Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 27 16:37:27 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_sensor_timing_summary_routed.rpt -pb TOP_sensor_timing_summary_routed.pb -rpx TOP_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.749        0.000                      0                   74        0.219        0.000                      0                   74        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.749        0.000                      0                   74        0.219        0.000                      0                   74        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.058ns (26.542%)  route 2.928ns (73.458%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          1.240     6.856    U_DHT11/U_Controller/c_state[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.152     7.008 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.791     7.798    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.326     8.124 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.398     8.522    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=6, routed)           0.499     9.145    U_DHT11/U_Controller/n_state
    SLICE_X3Y45          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X3Y45          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDCE (Setup_fdce_C_CE)      -0.205    14.894    U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/FSM_sequential_c_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.058ns (27.486%)  route 2.791ns (72.514%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          1.240     6.856    U_DHT11/U_Controller/c_state[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.152     7.008 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.791     7.798    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.326     8.124 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.398     8.522    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=6, routed)           0.362     9.008    U_DHT11/U_Controller/n_state
    SLICE_X3Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X3Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.894    U_DHT11/U_Controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.058ns (27.538%)  route 2.784ns (72.462%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          1.240     6.856    U_DHT11/U_Controller/c_state[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.152     7.008 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.791     7.798    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.326     8.124 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.398     8.522    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=6, routed)           0.355     9.001    U_DHT11/U_Controller/n_state
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.919    U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/c_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.058ns (27.538%)  route 2.784ns (72.462%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          1.240     6.856    U_DHT11/U_Controller/c_state[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.152     7.008 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.791     7.798    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.326     8.124 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.398     8.522    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=6, routed)           0.355     9.001    U_DHT11/U_Controller/n_state
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[0]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.919    U_DHT11/U_Controller/c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/c_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.058ns (27.538%)  route 2.784ns (72.462%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          1.240     6.856    U_DHT11/U_Controller/c_state[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.152     7.008 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.791     7.798    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.326     8.124 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.398     8.522    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=6, routed)           0.355     9.001    U_DHT11/U_Controller/n_state
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[1]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.919    U_DHT11/U_Controller/c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/c_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.058ns (27.538%)  route 2.784ns (72.462%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          1.240     6.856    U_DHT11/U_Controller/c_state[1]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.152     7.008 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.791     7.798    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.326     8.124 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.398     8.522    U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=6, routed)           0.355     9.001    U_DHT11/U_Controller/n_state
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[2]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.919    U_DHT11/U_Controller/c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.124ns (30.369%)  route 2.577ns (69.631%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_DHT11/U_Controller/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.945     6.622    U_DHT11/U_Controller/count_reg_reg_n_0_[2]
    SLICE_X0Y44          LUT5 (Prop_lut5_I1_O)        0.150     6.772 r  U_DHT11/U_Controller/count_reg[10]_i_6/O
                         net (fo=1, routed)           0.819     7.591    U_DHT11/U_Controller/count_reg[10]_i_6_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  U_DHT11/U_Controller/count_reg[10]_i_3/O
                         net (fo=10, routed)          0.813     8.736    U_DHT11/U_Controller/count_reg[10]_i_3_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  U_DHT11/U_Controller/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.860    U_DHT11/U_Controller/count_reg[8]_i_1_n_0
    SLICE_X0Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X0Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[8]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    U_DHT11/U_Controller/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.153ns (30.910%)  route 2.577ns (69.090%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_DHT11/U_Controller/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.945     6.622    U_DHT11/U_Controller/count_reg_reg_n_0_[2]
    SLICE_X0Y44          LUT5 (Prop_lut5_I1_O)        0.150     6.772 r  U_DHT11/U_Controller/count_reg[10]_i_6/O
                         net (fo=1, routed)           0.819     7.591    U_DHT11/U_Controller/count_reg[10]_i_6_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  U_DHT11/U_Controller/count_reg[10]_i_3/O
                         net (fo=10, routed)          0.813     8.736    U_DHT11/U_Controller/count_reg[10]_i_3_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I0_O)        0.153     8.889 r  U_DHT11/U_Controller/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.889    U_DHT11/U_Controller/count_reg[9]_i_1_n_0
    SLICE_X0Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X0Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.075    15.174    U_DHT11/U_Controller/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.058ns (28.760%)  route 2.621ns (71.240%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X0Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_DHT11/U_Controller/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.978     6.593    U_DHT11/U_Controller/count_reg_reg_n_0_[8]
    SLICE_X0Y46          LUT4 (Prop_lut4_I0_O)        0.152     6.745 r  U_DHT11/U_Controller/count_reg[10]_i_5/O
                         net (fo=1, routed)           0.860     7.605    U_DHT11/U_Controller/count_reg[10]_i_5_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.326     7.931 r  U_DHT11/U_Controller/count_reg[10]_i_3/O
                         net (fo=10, routed)          0.783     8.714    U_DHT11/U_Controller/count_reg[10]_i_3_n_0
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.124     8.838 r  U_DHT11/U_Controller/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.838    U_DHT11/U_Controller/count_reg[1]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDCE (Setup_fdce_C_D)        0.077    15.176    U_DHT11/U_Controller/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 U_DHT11/U_Controller/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.084ns (29.260%)  route 2.621ns (70.740%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.159    U_DHT11/U_Controller/CLK
    SLICE_X0Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_DHT11/U_Controller/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.978     6.593    U_DHT11/U_Controller/count_reg_reg_n_0_[8]
    SLICE_X0Y46          LUT4 (Prop_lut4_I0_O)        0.152     6.745 r  U_DHT11/U_Controller/count_reg[10]_i_5/O
                         net (fo=1, routed)           0.860     7.605    U_DHT11/U_Controller/count_reg[10]_i_5_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.326     7.931 r  U_DHT11/U_Controller/count_reg[10]_i_3/O
                         net (fo=10, routed)          0.783     8.714    U_DHT11/U_Controller/count_reg[10]_i_3_n_0
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.150     8.864 r  U_DHT11/U_Controller/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.864    U_DHT11/U_Controller/count_reg[6]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519    14.860    U_DHT11/U_Controller/CLK
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDCE (Setup_fdce_C_D)        0.118    15.217    U_DHT11/U_Controller/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  6.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_FND/U_clk_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_clk_divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.754%)  route 0.350ns (60.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X33Y50         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_FND/U_clk_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.231     1.817    U_FND/U_clk_divider/r_counter[9]
    SLICE_X33Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.862 r  U_FND/U_clk_divider/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.119     1.981    U_FND/U_clk_divider/r_counter[19]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.026 r  U_FND/U_clk_divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_FND/U_clk_divider/r_counter_0[7]
    SLICE_X31Y49         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     1.960    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X31Y49         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.091     1.807    U_FND/U_clk_divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_DHT11/U_Controller/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/bit_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    U_DHT11/U_Controller/CLK
    SLICE_X1Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_DHT11/U_Controller/bit_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.141     1.760    U_DHT11/U_Controller/bit_count_reg_reg_n_0_[0]
    SLICE_X0Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  U_DHT11/U_Controller/bit_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_DHT11/U_Controller/p_0_in[3]
    SLICE_X0Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_DHT11/U_Controller/CLK
    SLICE_X0Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.091     1.582    U_DHT11/U_Controller/bit_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_DHT11/U_Controller/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/bit_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    U_DHT11/U_Controller/CLK
    SLICE_X1Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_DHT11/U_Controller/bit_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.142     1.761    U_DHT11/U_Controller/bit_count_reg_reg_n_0_[0]
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  U_DHT11/U_Controller/bit_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_DHT11/U_Controller/p_0_in[4]
    SLICE_X0Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_DHT11/U_Controller/CLK
    SLICE_X0Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.092     1.583    U_DHT11/U_Controller/bit_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_DHT11/U_Controller/bit_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.499%)  route 0.149ns (44.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    U_DHT11/U_Controller/CLK
    SLICE_X0Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_DHT11/U_Controller/bit_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.149     1.768    U_DHT11/U_Controller/bit_count_reg_reg[4]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  U_DHT11/U_Controller/c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_DHT11/U_Controller/c_state[1]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/c_state_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    U_DHT11/U_Controller/c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.096%)  route 0.167ns (46.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    U_DHT11/U_Controller/CLK
    SLICE_X1Y44          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=15, routed)          0.167     1.786    U_DHT11/U_Controller/c_state[1]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.048     1.834 r  U_DHT11/U_Controller/FSM_sequential_c_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.834    U_DHT11/U_Controller/n_state__0[2]
    SLICE_X3Y45          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_DHT11/U_Controller/CLK
    SLICE_X3Y45          FDCE                                         r  U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.105     1.599    U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_FND/U_clk_divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_clk_divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.231ns (38.863%)  route 0.363ns (61.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X31Y49         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_FND/U_clk_divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.107     1.695    U_FND/U_clk_divider/r_counter[7]
    SLICE_X33Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  U_FND/U_clk_divider/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.256     1.997    U_FND/U_clk_divider/r_counter[19]_i_2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  U_FND/U_clk_divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.042    U_FND/U_clk_divider/r_counter_0[10]
    SLICE_X31Y50         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.958    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X31Y50         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.091     1.805    U_FND/U_clk_divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_FND/U_clk_divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_clk_divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.733%)  route 0.365ns (61.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X31Y49         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_FND/U_clk_divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.107     1.695    U_FND/U_clk_divider/r_counter[7]
    SLICE_X33Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  U_FND/U_clk_divider/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.258     1.999    U_FND/U_clk_divider/r_counter[19]_i_2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.044 r  U_FND/U_clk_divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.044    U_FND/U_clk_divider/r_counter_0[12]
    SLICE_X31Y50         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.958    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X31Y50         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.092     1.806    U_FND/U_clk_divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_DHT11/U_Controller/bit_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.225%)  route 0.171ns (47.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    U_DHT11/U_Controller/CLK
    SLICE_X0Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_DHT11/U_Controller/bit_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.171     1.790    U_DHT11/U_Controller/bit_count_reg_reg[4]
    SLICE_X1Y43          LUT5 (Prop_lut5_I2_O)        0.046     1.836 r  U_DHT11/U_Controller/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_DHT11/U_Controller/p_0_in[1]
    SLICE_X1Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_DHT11/U_Controller/CLK
    SLICE_X1Y43          FDCE                                         r  U_DHT11/U_Controller/bit_count_reg_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.107     1.598    U_DHT11/U_Controller/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_DHT11/U_Controller/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Controller/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.478    U_DHT11/U_Controller/CLK
    SLICE_X0Y45          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_DHT11/U_Controller/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.190     1.809    U_DHT11/U_Controller/count_reg_reg_n_0_[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  U_DHT11/U_Controller/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_DHT11/U_Controller/count_reg[1]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     1.993    U_DHT11/U_Controller/CLK
    SLICE_X2Y44          FDCE                                         r  U_DHT11/U_Controller/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.120     1.614    U_DHT11/U_Controller/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_FND/U_clk_divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_clk_divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.139%)  route 0.375ns (61.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X31Y50         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_FND/U_clk_divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.107     1.693    U_FND/U_clk_divider/r_counter[10]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.738 r  U_FND/U_clk_divider/r_counter[19]_i_6/O
                         net (fo=21, routed)          0.267     2.006    U_FND/U_clk_divider/r_counter[19]_i_6_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.051 r  U_FND/U_clk_divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.051    U_FND/U_clk_divider/r_counter_0[5]
    SLICE_X33Y49         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     1.960    U_FND/U_clk_divider/r_clk_reg_0
    SLICE_X33Y49         FDCE                                         r  U_FND/U_clk_divider/r_counter_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     1.808    U_FND/U_clk_divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    U_DHT11/U_Controller/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43    U_DHT11/U_Controller/bit_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43    U_DHT11/U_Controller/bit_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   U_FND/U_clk_divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   U_FND/U_clk_divider/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   U_FND/U_clk_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   U_FND/U_clk_divider/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   U_FND/U_clk_divider/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   U_FND/U_clk_divider/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   U_FND/U_clk_divider/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   U_FND/U_clk_divider/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   U_FND/U_clk_divider/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   U_FND/U_clk_divider/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    U_DHT11/U_Controller/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    U_DHT11/U_Controller/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    U_DHT11/U_Controller/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_DHT11/U_Controller/bit_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_DHT11/U_Controller/bit_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DHT11/U_Controller/bit_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    U_DHT11/U_Controller/c_state_reg[0]/C



