#ifndef _CSLR_SYS_1_H_
#define _CSLR_SYS_1_H_

#include <cslr.h>

#include <tistdtypes.h>

/* Minimum unit = 4 bytes */


typedef struct  {
    volatile Uint32 DEBOUNCE;
} CSL_SysDebounceRegs;


typedef struct  {

    volatile Uint32 PINMUX[5];
    volatile Uint32 BOOTCFG;
    volatile Uint32 ARM_INTMUX;
    volatile Uint32 EDMA_EVTMUX;
    volatile Uint32 DDR_SLEW;
    volatile Uint32 UHPI_CTL;
    volatile Uint32 DEVICE_ID;
    volatile Uint32 VDAC_CONFIG;
    volatile Uint32 TIMER64PLUS_CTL;
    volatile Uint32 USBPHY_CTL;
    volatile Uint32 MISC;
    volatile Uint32 MSTPRI0;
    volatile Uint32 MSTPRI1;
    volatile Uint32 VPSS_CLK_CTRL;
    volatile Uint32 PERI_CLK_CTRL;
    volatile Uint32 DEEPSLEEP;
    volatile Uint32 DFT_ENABLE;
    CSL_SysDebounceRegs DEBOUNCE[8];
    volatile Uint32 VTP_CONTROL;
    volatile Uint32 PUPDCTL0;
    volatile Uint32 PUPDCTL1;
    volatile Uint32 HDIMCOPBT;
    volatile Uint32 PLL0_CONFIG;
    volatile Uint32 PLL1_CONFIG;
} CSL_SysRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* DEBOUNCE */

#define CSL_SYS_DEBOUNCE_ENABLE_MASK (0x80000000u)
#define CSL_SYS_DEBOUNCE_ENABLE_SHIFT (0x0000001Fu)
#define CSL_SYS_DEBOUNCE_ENABLE_RESETVAL (0x00000000u)
/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE_ENABLE_DEBOUNCE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE_ENABLE_DEBOUNCE_ENABLE (0x00000001u)


#define CSL_SYS_DEBOUNCE_INTERVAL_MASK (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE_RESETVAL (0x00000000u)

/* PINMUX0 */

#define CSL_SYS_PINMUX0__RSV1_MASK (0xFE000000u)
#define CSL_SYS_PINMUX0__RSV1_SHIFT (0x00000019u)
#define CSL_SYS_PINMUX0__RSV1_RESETVAL (0x00000000u)

#define CSL_SYS_PINMUX0_MMCSD0_MS_MASK (0x01000000u)
#define CSL_SYS_PINMUX0_MMCSD0_MS_SHIFT (0x00000018u)
#define CSL_SYS_PINMUX0_MMCSD0_MS_RESETVAL (0x00000000u)
/*----MMCSD0_MS Tokens----*/
#define CSL_SYS_PINMUX0_MMCSD0_MS_MMCSD0_ENABLE (0x00000000u)
#define CSL_SYS_PINMUX0_MMCSD0_MS_MS_ENABLE (0x00000001u)

#define CSL_SYS_PINMUX0_GIO49_MASK (0x00800000u)
#define CSL_SYS_PINMUX0_GIO49_SHIFT (0x00000017u)
#define CSL_SYS_PINMUX0_GIO49_RESETVAL (0x00000000u)
/*----GIO49 Tokens----*/
#define CSL_SYS_PINMUX0_GIO49_GIO49 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO49_MCBSP_DX (0x00000001u)

#define CSL_SYS_PINMUX0_GIO48_MASK (0x00400000u)
#define CSL_SYS_PINMUX0_GIO48_SHIFT (0x00000016u)
#define CSL_SYS_PINMUX0_GIO48_RESETVAL (0x00000000u)
/*----GIO48 Tokens----*/
#define CSL_SYS_PINMUX0_GIO48_GIO48 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO48_MCBSP_CLKX (0x00000001u)

#define CSL_SYS_PINMUX0_GIO47_MASK (0x00200000u)
#define CSL_SYS_PINMUX0_GIO47_SHIFT (0x00000015u)
#define CSL_SYS_PINMUX0_GIO47_RESETVAL (0x00000000u)
/*----GIO47 Tokens----*/
#define CSL_SYS_PINMUX0_GIO47_GI047 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO47_MCBSP_FSX (0x00000001u)

#define CSL_SYS_PINMUX0_GIO46_MASK (0x00100000u)
#define CSL_SYS_PINMUX0_GIO46_SHIFT (0x00000014u)
#define CSL_SYS_PINMUX0_GIO46_RESETVAL (0x00000000u)
/*----GIO46 Tokens----*/
#define CSL_SYS_PINMUX0_GIO46_GI046 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO46_MCBSP_DR (0x00000001u)

#define CSL_SYS_PINMUX0_GIO45_MASK (0x00080000u)
#define CSL_SYS_PINMUX0_GIO45_SHIFT (0x00000013u)
#define CSL_SYS_PINMUX0_GIO45_RESETVAL (0x00000000u)
/*----GIO45 Tokens----*/
#define CSL_SYS_PINMUX0_GIO45_GIO45 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO45_MCBSP_CLKR (0x00000001u)

#define CSL_SYS_PINMUX0_GIO44_MASK (0x00040000u)
#define CSL_SYS_PINMUX0_GIO44_SHIFT (0x00000012u)
#define CSL_SYS_PINMUX0_GIO44_RESETVAL (0x00000000u)
/*----GIO44 Tokens----*/
#define CSL_SYS_PINMUX0_GIO44_GIO44 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO44_MCBSP_FSR (0x00000001u)

#define CSL_SYS_PINMUX0_GIO43_MASK (0x00030000u)
#define CSL_SYS_PINMUX0_GIO43_SHIFT (0x00000010u)
#define CSL_SYS_PINMUX0_GIO43_RESETVAL (0x00000000u)
/*----GIO43 Tokens----*/
#define CSL_SYS_PINMUX0_GIO43_GIO43 (0x00000000u)
#define CSL_SYS_PINMUX0_GIO43_SD1_CLK (0x00000001u)
#define CSL_SYS_PINMUX0_GIO43_EM_A20 (0x00000002u)

#define CSL_SYS_PINMUX0_CAM_WEN_FIELD_MASK (0x0000C000u)
#define CSL_SYS_PINMUX0_CAM_WEN_FIELD_SHIFT (0x0000000Eu)
#define CSL_SYS_PINMUX0_CAM_WEN_FIELD_RESETVAL (0x00000000u)
/*----CAM_WEN_FIELD Tokens----*/
#define CSL_SYS_PINMUX0_CAM_WEN_FIELD_CAM_WEN_FIELD (0x00000000u)
#define CSL_SYS_PINMUX0_CAM_WEN_FIELD_GIO93 (0x00000001u)
#define CSL_SYS_PINMUX0_CAM_WEN_FIELD_CLKOUT0 (0x00000002u)

#define CSL_SYS_PINMUX0_CAM_VD_MASK (0x00002000u)
#define CSL_SYS_PINMUX0_CAM_VD_SHIFT (0x0000000Du)
#define CSL_SYS_PINMUX0_CAM_VD_RESETVAL (0x00000000u)
/*----CAM_VD Tokens----*/
#define CSL_SYS_PINMUX0_CAM_VD_CAM_VD (0x00000000u)
#define CSL_SYS_PINMUX0_CAM_VD_GIO94 (0x00000001u)

#define CSL_SYS_PINMUX0_CAM_HD_MASK (0x00001000u)
#define CSL_SYS_PINMUX0_CAM_HD_SHIFT (0x0000000Cu)
#define CSL_SYS_PINMUX0_CAM_HD_RESETVAL (0x00000000u)
/*----CAM_HD Tokens----*/
#define CSL_SYS_PINMUX0_CAM_HD_CAM_HD (0x00000000u)
#define CSL_SYS_PINMUX0_CAM_HD_GIO95 (0x00000001u)

#define CSL_SYS_PINMUX0_YIN_0_MASK (0x00000800u)
#define CSL_SYS_PINMUX0_YIN_0_SHIFT (0x0000000Bu)
#define CSL_SYS_PINMUX0_YIN_0_RESETVAL (0x00000000u)
/*----YIN_0 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_0_YIN0 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_0_GIO96 (0x00000001u)

#define CSL_SYS_PINMUX0_YIN_1_MASK (0x00000400u)
#define CSL_SYS_PINMUX0_YIN_1_SHIFT (0x0000000Au)
#define CSL_SYS_PINMUX0_YIN_1_RESETVAL (0x00000000u)
/*----YIN_1 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_1_YIN1 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_1_GIO97 (0x00000001u)

#define CSL_SYS_PINMUX0_YIN_2_MASK (0x00000200u)
#define CSL_SYS_PINMUX0_YIN_2_SHIFT (0x00000009u)
#define CSL_SYS_PINMUX0_YIN_2_RESETVAL (0x00000000u)
/*----YIN_2 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_2_YIN2 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_2_GIO98 (0x00000001u)

#define CSL_SYS_PINMUX0_YIN_3_MASK (0x00000100u)
#define CSL_SYS_PINMUX0_YIN_3_SHIFT (0x00000008u)
#define CSL_SYS_PINMUX0_YIN_3_RESETVAL (0x00000000u)
/*----YIN_3 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_3_YIN3 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_3_GIO99 (0x00000001u)

#define CSL_SYS_PINMUX0_YIN_4_MASK (0x000000C0u)
#define CSL_SYS_PINMUX0_YIN_4_SHIFT (0x00000006u)
#define CSL_SYS_PINMUX0_YIN_4_RESETVAL (0x00000000u)
/*----YIN_4 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_4_YIN4 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_4_GIO100 (0x00000001u)
#define CSL_SYS_PINMUX0_YIN_4_SPI3_SDI3 (0x00000002u)
#define CSL_SYS_PINMUX0_YIN_4_SPI3_SDENA1 (0x00000003u)

#define CSL_SYS_PINMUX0_YIN_5_MASK (0x00000030u)
#define CSL_SYS_PINMUX0_YIN_5_SHIFT (0x00000004u)
#define CSL_SYS_PINMUX0_YIN_5_RESETVAL (0x00000000u)
/*----YIN_5 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_5_YIN5 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_5_GIO101 (0x00000001u)
#define CSL_SYS_PINMUX0_YIN_5_SPI3_SDENA0 (0x00000002u)

#define CSL_SYS_PINMUX0_YIN_6_MASK (0x0000000Cu)
#define CSL_SYS_PINMUX0_YIN_6_SHIFT (0x00000002u)
#define CSL_SYS_PINMUX0_YIN_6_RESETVAL (0x00000000u)
/*----YIN_6 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_6_YIN6 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_6_GIO102 (0x00000001u)
#define CSL_SYS_PINMUX0_YIN_6_SPI3_SDO (0x00000002u)

#define CSL_SYS_PINMUX0_YIN_7_MASK (0x00000003u)
#define CSL_SYS_PINMUX0_YIN_7_SHIFT (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_7_RESETVAL (0x00000000u)
/*----YIN_7 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_7_YIN7 (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_7_GIO103 (0x00000001u) //20 Nov 2007
#define CSL_SYS_PINMUX0_YIN_7_SPI3_SCLK (0x00000002u)

#define CSL_SYS_PINMUX0_RESETVAL (0x00000000u)

/* PINMUX1 */

#define CSL_SYS_PINMUX1__RSV2_MASK (0xFF800000u)
#define CSL_SYS_PINMUX1__RSV2_SHIFT (0x00000017u)
#define CSL_SYS_PINMUX1__RSV2_RESETVAL (0x00000000u)

#define CSL_SYS_PINMUX1_VCLK_MASK (0x00400000u)
#define CSL_SYS_PINMUX1_VCLK_SHIFT (0x00000016u)
#define CSL_SYS_PINMUX1_VCLK_RESETVAL (0x00000000u)
/*----VCLK Tokens----*/
#define CSL_SYS_PINMUX1_VCLK_VCLK (0x00000000u)
#define CSL_SYS_PINMUX1_VCLK_GIO79 (0x00000001u)

#define CSL_SYS_PINMUX1_EXTCLK_MASK (0x00300000u)
#define CSL_SYS_PINMUX1_EXTCLK_SHIFT (0x00000014u)
#define CSL_SYS_PINMUX1_EXTCLK_RESETVAL (0x00000000u)
/*----EXTCLK Tokens----*/
#define CSL_SYS_PINMUX1_EXTCLK_GIO80 (0x00000000u)
#define CSL_SYS_PINMUX1_EXTCLK_EXTCLK (0x00000001u)

#define CSL_SYS_PINMUX1_FIELD_MASK (0x000C0000u)
#define CSL_SYS_PINMUX1_FIELD_SHIFT (0x00000012u)
#define CSL_SYS_PINMUX1_FIELD_RESETVAL (0x00000000u)
/*----FIELD Tokens----*/
#define CSL_SYS_PINMUX1_FIELD_GIO81 (0x00000000u)
#define CSL_SYS_PINMUX1_FIELD_FIELD (0x00000001u)

#define CSL_SYS_PINMUX1_VVALID_MASK (0x00020000u)
#define CSL_SYS_PINMUX1_VVALID_SHIFT (0x00000011u)
#define CSL_SYS_PINMUX1_VVALID_RESETVAL (0x00000000u)
/*----VVALID Tokens----*/
#define CSL_SYS_PINMUX1_VVALID_VVALID (0x00000000u)
#define CSL_SYS_PINMUX1_VVALID_GIO82 (0x00000001u)

#define CSL_SYS_PINMUX1_HVSYNC_MASK (0x00010000u)
#define CSL_SYS_PINMUX1_HVSYNC_SHIFT (0x00000010u)
#define CSL_SYS_PINMUX1_HVSYNC_RESETVAL (0x00000000u)
/*----HVSYNC Tokens----*/
#define CSL_SYS_PINMUX1_HVSYNC_HSYNC_VSYNC (0x00000000u)
#define CSL_SYS_PINMUX1_HVSYNC_GIO83_GIO84 (0x00000001u)

#define CSL_SYS_PINMUX1_COUT_0_MASK (0x0000C000u)
#define CSL_SYS_PINMUX1_COUT_0_SHIFT (0x0000000Eu)
#define CSL_SYS_PINMUX1_COUT_0_RESETVAL (0x00000000u)
/*----COUT_0 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_0_GIO85 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_0_COUT0 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_0_PWM3 (0x00000002u)

#define CSL_SYS_PINMUX1_COUT_1_MASK (0x00003000u)
#define CSL_SYS_PINMUX1_COUT_1_SHIFT (0x0000000Cu)
#define CSL_SYS_PINMUX1_COUT_1_RESETVAL (0x00000000u)
/*----COUT_1 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_1_GIO86 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_1_COUT1 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_1_PWM3 (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_1_STTRIG (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_2_MASK (0x00000C00u)
#define CSL_SYS_PINMUX1_COUT_2_SHIFT (0x0000000Au)
#define CSL_SYS_PINMUX1_COUT_2_RESETVAL (0x00000000u)
/*----COUT_2 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_2_GIO87 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_2_COUT2 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_2_PWM2 (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_2_RTO3 (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_3_MASK (0x00000300u)
#define CSL_SYS_PINMUX1_COUT_3_SHIFT (0x00000008u)
#define CSL_SYS_PINMUX1_COUT_3_RESETVAL (0x00000000u)
/*----COUT_3 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_3_GIO88 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_3_COUT3 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_3_PWM2 (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_3_RTO2 (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_4_MASK (0x000000C0u)
#define CSL_SYS_PINMUX1_COUT_4_SHIFT (0x00000006u)
#define CSL_SYS_PINMUX1_COUT_4_RESETVAL (0x00000000u)
/*----COUT_4 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_4_GIO89 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_4_COUT4 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_4_PWM2 (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_4_RTO1 (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_5_MASK (0x00000030u)
#define CSL_SYS_PINMUX1_COUT_5_SHIFT (0x00000004u)
#define CSL_SYS_PINMUX1_COUT_5_RESETVAL (0x00000000u)
/*----COUT_5 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_5_GIO90 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_5_COUT5 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_5_PWM2 (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_5_RTO0 (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_6_MASK (0x0000000Cu)
#define CSL_SYS_PINMUX1_COUT_6_SHIFT (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_6_RESETVAL (0x00000000u)
/*----COUT_6 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_6_GIO91 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_6_COUT6 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_6_PWM1 (0x00000002u)

#define CSL_SYS_PINMUX1_COUT_7_MASK (0x00000003u)
#define CSL_SYS_PINMUX1_COUT_7_SHIFT (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_7_RESETVAL (0x00000000u)
/*----COUT_7 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_7_GIO92 (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_7_COUT7 (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_7_PWM0 (0x00000002u)

#define CSL_SYS_PINMUX1_RESETVAL (0x00000000u)

/* PINMUX2 */

#define CSL_SYS_PINMUX2__RSV3_MASK (0xFFFFE000u)
#define CSL_SYS_PINMUX2__RSV3_SHIFT (0x0000000Du)
#define CSL_SYS_PINMUX2__RSV3_RESETVAL (0x00000000u)

#define CSL_SYS_PINMUX2_EM_CLK_MASK (0x00001000u)
#define CSL_SYS_PINMUX2_EM_CLK_SHIFT (0x0000000Cu)
#define CSL_SYS_PINMUX2_EM_CLK_RESETVAL (0x00000000u)
/*----EM_CLK Tokens----*/
#define CSL_SYS_PINMUX2_EM_CLK_EM_CLK (0x00000000u)
#define CSL_SYS_PINMUX2_EM_CLK_GIO50 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_ADV_MASK (0x00000800u)
#define CSL_SYS_PINMUX2_EM_ADV_SHIFT (0x0000000Bu)
#define CSL_SYS_PINMUX2_EM_ADV_RESETVAL (0x00000000u)
/*----EM_ADV Tokens----*/
#define CSL_SYS_PINMUX2_EM_ADV_EM_ADV (0x00000000u)
#define CSL_SYS_PINMUX2_EM_ADV_GIO51 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_WAIT_MASK (0x00000400u)
#define CSL_SYS_PINMUX2_EM_WAIT_SHIFT (0x0000000Au)
#define CSL_SYS_PINMUX2_EM_WAIT_RESETVAL (0x00000000u)
/*----EM_WAIT Tokens----*/
#define CSL_SYS_PINMUX2_EM_WAIT_EM_WAIT (0x00000000u)
#define CSL_SYS_PINMUX2_EM_WAIT_GIO52 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_WE_OE_MASK (0x00000200u)
#define CSL_SYS_PINMUX2_EM_WE_OE_SHIFT (0x00000009u)
#define CSL_SYS_PINMUX2_EM_WE_OE_RESETVAL (0x00000000u)
/*----EM_WE_OE Tokens----*/
#define CSL_SYS_PINMUX2_EM_WE_OE_EM_WE_OE (0x00000000u)
#define CSL_SYS_PINMUX2_EM_WE_OE_GIO53_54 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_CE1_MASK (0x00000100u)
#define CSL_SYS_PINMUX2_EM_CE1_SHIFT (0x00000008u)
#define CSL_SYS_PINMUX2_EM_CE1_RESETVAL (0x00000000u)
/*----EM_CE1 Tokens----*/
#define CSL_SYS_PINMUX2_EM_CE1_EM_CE1 (0x00000000u)
#define CSL_SYS_PINMUX2_EM_CE1_GIO55 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_CE0_MASK (0x00000080u)
#define CSL_SYS_PINMUX2_EM_CE0_SHIFT (0x00000007u)
#define CSL_SYS_PINMUX2_EM_CE0_RESETVAL (0x00000000u)
/*----EM_CE0 Tokens----*/
#define CSL_SYS_PINMUX2_EM_CE0_EM_CE0 (0x00000000u)
#define CSL_SYS_PINMUX2_EM_CE0_GIO56 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_D15_8_MASK (0x00000040u)
#define CSL_SYS_PINMUX2_EM_D15_8_SHIFT (0x00000006u)
#define CSL_SYS_PINMUX2_EM_D15_8_RESETVAL (0x00000000u)
/*----EM_D15_8 Tokens----*/
#define CSL_SYS_PINMUX2_EM_D15_8_GIO64_57 (0x00000000u) //20 Nov 2007
#define CSL_SYS_PINMUX2_EM_D15_8_EM_D15_8 (0x00000001u)

#define CSL_SYS_PINMUX2_EM_A7_MASK (0x00000030u)
#define CSL_SYS_PINMUX2_EM_A7_SHIFT (0x00000004u)
#define CSL_SYS_PINMUX2_EM_A7_RESETVAL (0x00000000u)
/*----EM_A7 Tokens----*/
#define CSL_SYS_PINMUX2_EM_A7_GIO72 (0x00000000u)
#define CSL_SYS_PINMUX2_EM_A7_EM_A7_1 (0x00000001u)
#define CSL_SYS_PINMUX2_EM_A7_EM_A7_2 (0x00000002u)
#define CSL_SYS_PINMUX2_EM_A7_KEYA3 (0x00000003u)

#define CSL_SYS_PINMUX2_EM_A3_MASK (0x0000000Cu)
#define CSL_SYS_PINMUX2_EM_A3_SHIFT (0x00000002u)
#define CSL_SYS_PINMUX2_EM_A3_RESETVAL (0x00000000u)
/*----EM_A3 Tokens----*/
#define CSL_SYS_PINMUX2_EM_A3_GIO68 (0x00000000u)
#define CSL_SYS_PINMUX2_EM_A3_EM_A3_1 (0x00000001u)
#define CSL_SYS_PINMUX2_EM_A3_EM_A3_2 (0x00000002u)
#define CSL_SYS_PINMUX2_EM_A3_KEYB3 (0x00000003u)

#define CSL_SYS_PINMUX2_EM_AR_MASK (0x00000003u)
#define CSL_SYS_PINMUX2_EM_AR_SHIFT (0x00000000u)
#define CSL_SYS_PINMUX2_EM_AR_RESETVAL (0x00000000u)
/*----EM_AR Tokens----*/
#define CSL_SYS_PINMUX2_EM_AR_GIO78_65 (0x00000000u)
#define CSL_SYS_PINMUX2_EM_AR_EM_A13_A14 (0x00000001u)
#define CSL_SYS_PINMUX2_EM_AR_EM_A13_BA0 (0x00000002u)
#define CSL_SYS_PINMUX2_EM_AR_GIO_KEYAB (0x00000003u)

#define CSL_SYS_PINMUX2_RESETVAL (0x00000000u)

/* PINMUX3 */

#define CSL_SYS_PINMUX3_GIO26_MASK (0x80000000u)
#define CSL_SYS_PINMUX3_GIO26_SHIFT (0x0000001Fu)
#define CSL_SYS_PINMUX3_GIO26_RESETVAL (0x00000000u)
/*----GIO26 Tokens----*/
#define CSL_SYS_PINMUX3_GIO26_GIO26 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO26_SPI1_SD0 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO25_MASK (0x60000000u)
#define CSL_SYS_PINMUX3_GIO25_SHIFT (0x0000001Du)
#define CSL_SYS_PINMUX3_GIO25_RESETVAL (0x00000000u)
/*----GIO25 Tokens----*/
#define CSL_SYS_PINMUX3_GIO25_GIO25 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO25_SPI0_SDENA0 (0x00000001u)
#define CSL_SYS_PINMUX3_GIO25_PWM1 (0x00000002u)

#define CSL_SYS_PINMUX3_GIO24_MASK (0x10000000u)
#define CSL_SYS_PINMUX3_GIO24_SHIFT (0x0000001Cu)
#define CSL_SYS_PINMUX3_GIO24_RESETVAL (0x00000000u)
/*----GIO24 Tokens----*/
#define CSL_SYS_PINMUX3_GIO24_GIO24 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO24_SPI0_SCLK (0x00000001u)

#define CSL_SYS_PINMUX3_GIO23_MASK (0x0C000000u)
#define CSL_SYS_PINMUX3_GIO23_SHIFT (0x0000001Au)
#define CSL_SYS_PINMUX3_GIO23_RESETVAL (0x00000000u)
/*----GIO23 Tokens----*/
#define CSL_SYS_PINMUX3_GIO23_GIO23 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO23_SPI0_SDI (0x00000001u)
#define CSL_SYS_PINMUX3_GIO23_SPI0_SDENA1 (0x00000002u)
#define CSL_SYS_PINMUX3_GIO23_PWM0 (0x00000003u)

#define CSL_SYS_PINMUX3_GIO22_MASK (0x02000000u)
#define CSL_SYS_PINMUX3_GIO22_SHIFT (0x00000019u)
#define CSL_SYS_PINMUX3_GIO22_RESETVAL (0x00000000u)

#define CSL_SYS_PINMUX3_GIO21_MASK (0x01800000u)
#define CSL_SYS_PINMUX3_GIO21_SHIFT (0x00000017u)
#define CSL_SYS_PINMUX3_GIO21_RESETVAL (0x00000000u)
/*----GIO21 Tokens----*/
#define CSL_SYS_PINMUX3_GIO21_GIO21 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO21_UART1_RTS (0x00000001u)
#define CSL_SYS_PINMUX3_GIO21_I2C_SDA (0x00000002u)

#define CSL_SYS_PINMUX3_GIO20_MASK (0x00600000u)
#define CSL_SYS_PINMUX3_GIO20_SHIFT (0x00000015u)
#define CSL_SYS_PINMUX3_GIO20_RESETVAL (0x00000000u)
/*----GIO20 Tokens----*/
#define CSL_SYS_PINMUX3_GIO20_GIO20 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO20_UART1_CTS (0x00000001u)
#define CSL_SYS_PINMUX3_GIO20_I2C_SCL (0x00000002u)

#define CSL_SYS_PINMUX3_GIO19_MASK (0x00100000u)
#define CSL_SYS_PINMUX3_GIO19_SHIFT (0x00000014u)
#define CSL_SYS_PINMUX3_GIO19_RESETVAL (0x00000000u)
/*----GIO19 Tokens----*/
#define CSL_SYS_PINMUX3_GIO19_GIO19 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO19_UART1_RXD (0x00000001u)

#define CSL_SYS_PINMUX3_GIO18_MASK (0x00080000u)
#define CSL_SYS_PINMUX3_GIO18_SHIFT (0x00000013u)
#define CSL_SYS_PINMUX3_GIO18_RESETVAL (0x00000000u)
/*----GIO18 Tokens----*/
#define CSL_SYS_PINMUX3_GIO18_GIO18 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO18_UART1_TXD (0x00000001u)

#define CSL_SYS_PINMUX3_GIO17_MASK (0x00060000u)
#define CSL_SYS_PINMUX3_GIO17_SHIFT (0x00000011u)
#define CSL_SYS_PINMUX3_GIO17_RESETVAL (0x00000000u)
/*----GIO17 Tokens----*/
#define CSL_SYS_PINMUX3_GIO17_GIO17 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO17_TX_EN (0x00000001u)
#define CSL_SYS_PINMUX3_GIO17_UART0_RXD (0x00000002u)

#define CSL_SYS_PINMUX3_GIO16_MASK (0x00018000u)
#define CSL_SYS_PINMUX3_GIO16_SHIFT (0x0000000Fu)
#define CSL_SYS_PINMUX3_GIO16_RESETVAL (0x00000000u)
/*----GIO16 Tokens----*/
#define CSL_SYS_PINMUX3_GIO16_GIO16 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO16_TX_CLK (0x00000001u)
#define CSL_SYS_PINMUX3_GIO16_UART0_TXD (0x00000002u)

#define CSL_SYS_PINMUX3_GIO15_MASK (0x00004000u)
#define CSL_SYS_PINMUX3_GIO15_SHIFT (0x0000000Eu)
#define CSL_SYS_PINMUX3_GIO15_RESETVAL (0x00000000u)
/*----GIO15 Tokens----*/
#define CSL_SYS_PINMUX3_GIO15_GIO15 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO15_COL (0x00000001u)

#define CSL_SYS_PINMUX3_GIO14_MASK (0x00002000u)
#define CSL_SYS_PINMUX3_GIO14_SHIFT (0x0000000Du)
#define CSL_SYS_PINMUX3_GIO14_RESETVAL (0x00000000u)
/*----GIO14 Tokens----*/
#define CSL_SYS_PINMUX3_GIO14_GIO14 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO14_TXD3 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO13_MASK (0x00001000u)
#define CSL_SYS_PINMUX3_GIO13_SHIFT (0x0000000Cu)
#define CSL_SYS_PINMUX3_GIO13_RESETVAL (0x00000000u)
/*----GIO13 Tokens----*/
#define CSL_SYS_PINMUX3_GIO13_GIO13 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO13_TXD2 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO12_MASK (0x00000800u)
#define CSL_SYS_PINMUX3_GIO12_SHIFT (0x0000000Bu)
#define CSL_SYS_PINMUX3_GIO12_RESETVAL (0x00000000u)
/*----GIO12 Tokens----*/
#define CSL_SYS_PINMUX3_GIO12_GIO12 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO12_TXD1 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO11_MASK (0x00000400u)
#define CSL_SYS_PINMUX3_GIO11_SHIFT (0x0000000Au)
#define CSL_SYS_PINMUX3_GIO11_RESETVAL (0x00000000u)
/*----GIO11 Tokens----*/
#define CSL_SYS_PINMUX3_GIO11_GIO11 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO11_TXD0 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO10_MASK (0x00000200u)
#define CSL_SYS_PINMUX3_GIO10_SHIFT (0x00000009u)
#define CSL_SYS_PINMUX3_GIO10_RESETVAL (0x00000000u)
/*----GIO10 Tokens----*/
#define CSL_SYS_PINMUX3_GIO10_GIO10 (0x00000000u) //20 Nov 2007
#define CSL_SYS_PINMUX3_GIO10_RXD3 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO9_MASK (0x00000100u)
#define CSL_SYS_PINMUX3_GIO9_SHIFT (0x00000008u)
#define CSL_SYS_PINMUX3_GIO9_RESETVAL (0x00000000u)
/*----GIO9 Tokens----*/
#define CSL_SYS_PINMUX3_GIO9_GIO9 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO9_RXD2 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO8_MASK (0x00000080u)
#define CSL_SYS_PINMUX3_GIO8_SHIFT (0x00000007u)
#define CSL_SYS_PINMUX3_GIO8_RESETVAL (0x00000000u)
/*----GIO8 Tokens----*/
#define CSL_SYS_PINMUX3_GIO8_GIO8 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO8_RXD1 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO7_MASK (0x00000040u)
#define CSL_SYS_PINMUX3_GIO7_SHIFT (0x00000006u)
#define CSL_SYS_PINMUX3_GIO7_RESETVAL (0x00000000u)
/*----GIO7 Tokens----*/
#define CSL_SYS_PINMUX3_GIO7_GIO7 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO7_RXD0 (0x00000001u)

#define CSL_SYS_PINMUX3_GIO6_MASK (0x00000020u)
#define CSL_SYS_PINMUX3_GIO6_SHIFT (0x00000005u)
#define CSL_SYS_PINMUX3_GIO6_RESETVAL (0x00000000u)
/*----GIO6 Tokens----*/
#define CSL_SYS_PINMUX3_GIO6_GIO6 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO6_RX_CLK (0x00000001u)

#define CSL_SYS_PINMUX3_GIO5_MASK (0x00000010u)
#define CSL_SYS_PINMUX3_GIO5_SHIFT (0x00000004u)
#define CSL_SYS_PINMUX3_GIO5_RESETVAL (0x00000000u)
/*----GIO5 Tokens----*/
#define CSL_SYS_PINMUX3_GIO5_GIO5 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO5_RX_DV (0x00000001u)

#define CSL_SYS_PINMUX3_GIO4_MASK (0x00000008u)
#define CSL_SYS_PINMUX3_GIO4_SHIFT (0x00000003u)
#define CSL_SYS_PINMUX3_GIO4_RESETVAL (0x00000000u)
/*----GIO4 Tokens----*/
#define CSL_SYS_PINMUX3_GIO4_GIO4 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO4_RX_ER (0x00000001u)

#define CSL_SYS_PINMUX3_GIO3_MASK (0x00000004u)
#define CSL_SYS_PINMUX3_GIO3_SHIFT (0x00000002u)
#define CSL_SYS_PINMUX3_GIO3_RESETVAL (0x00000000u)
/*----GIO3 Tokens----*/
#define CSL_SYS_PINMUX3_GIO3_GIO3 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO3_CRS (0x00000001u)

#define CSL_SYS_PINMUX3_GIO2_MASK (0x00000002u)
#define CSL_SYS_PINMUX3_GIO2_SHIFT (0x00000001u)
#define CSL_SYS_PINMUX3_GIO2_RESETVAL (0x00000000u)
/*----GIO2 Tokens----*/
#define CSL_SYS_PINMUX3_GIO2_GIO2 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO2_MDIO (0x00000001u)

#define CSL_SYS_PINMUX3_GIO1_MASK (0x00000002u)
#define CSL_SYS_PINMUX3_GIO1_SHIFT (0x00000001u)
#define CSL_SYS_PINMUX3_GIO1_RESETVAL (0x00000000u)
/*----GIO1 Tokens----*/
#define CSL_SYS_PINMUX3_GIO1_GIO1 (0x00000000u)
#define CSL_SYS_PINMUX3_GIO1_MCCLK (0x00000001u)


#define CSL_SYS_PINMUX3_RESETVAL (0x00000000u)

/* PINMUX4 */

#define CSL_SYS_PINMUX4_GIO42_MASK (0xC0000000u)
#define CSL_SYS_PINMUX4_GIO42_SHIFT (0x0000001Eu)
#define CSL_SYS_PINMUX4_GIO42_RESETVAL (0x00000000u)
/*----GIO42 Tokens----*/
#define CSL_SYS_PINMUX4_GIO42_GIO42 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO42_SD1_CMD (0x00000001u)
#define CSL_SYS_PINMUX4_GIO42_EM_A19 (0x00000002u)

#define CSL_SYS_PINMUX4_GIO41_MASK (0x30000000u)
#define CSL_SYS_PINMUX4_GIO41_SHIFT (0x0000001Cu)
#define CSL_SYS_PINMUX4_GIO41_RESETVAL (0x00000000u)
/*----GIO41 Tokens----*/
#define CSL_SYS_PINMUX4_GIO41_GIO41 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO41_SD1_DAT3 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO41_EM_A18 (0x00000002u)

#define CSL_SYS_PINMUX4_GIO40_MASK (0x0C000000u)
#define CSL_SYS_PINMUX4_GIO40_SHIFT (0x0000001Au)
#define CSL_SYS_PINMUX4_GIO40_RESETVAL (0x00000000u)
/*----GIO40 Tokens----*/
#define CSL_SYS_PINMUX4_GIO40_GIO40 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO40_SD1_DAT2 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO40_EM_A17 (0x00000002u)

#define CSL_SYS_PINMUX4_GIO39_MASK (0x03000000u)
#define CSL_SYS_PINMUX4_GIO39_SHIFT (0x00000018u)
#define CSL_SYS_PINMUX4_GIO39_RESETVAL (0x00000000u)
/*----GIO39 Tokens----*/
#define CSL_SYS_PINMUX4_GIO39_GIO39 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO39_SD1_DAT1 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO39_EM_A16 (0x00000002u)

#define CSL_SYS_PINMUX4_GIO38_MASK (0x00C00000u)
#define CSL_SYS_PINMUX4_GIO38_SHIFT (0x00000016u)
#define CSL_SYS_PINMUX4_GIO38_RESETVAL (0x00000000u)
/*----GIO38 Tokens----*/
#define CSL_SYS_PINMUX4_GIO38_GIO38 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO38_SD1_DAT0 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO38_EM_A15 (0x00000002u)

#define CSL_SYS_PINMUX4_GIO37_MASK (0x00300000u)
#define CSL_SYS_PINMUX4_GIO37_SHIFT (0x00000014u)
#define CSL_SYS_PINMUX4_GIO37_RESETVAL (0x00000000u)
/*----GIO37 Tokens----*/
#define CSL_SYS_PINMUX4_GIO37_GIO37 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO37_SPI4_SDENA0 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO37_MCBSP_SCLK (0x00000002u)
#define CSL_SYS_PINMUX4_GIO37_CLKOUT0 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO36_MASK (0x000C0000u)
#define CSL_SYS_PINMUX4_GIO36_SHIFT (0x00000012u)
#define CSL_SYS_PINMUX4_GIO36_RESETVAL (0x00000000u)
/*----GIO36 Tokens----*/
#define CSL_SYS_PINMUX4_GIO36_GIO36 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO36_SPI4_SCLK (0x00000001u)
#define CSL_SYS_PINMUX4_GIO36_EM_A21 (0x00000002u)
#define CSL_SYS_PINMUX4_GIO36_EM_A14 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO35_MASK (0x00030000u)
#define CSL_SYS_PINMUX4_GIO35_SHIFT (0x00000010u)
#define CSL_SYS_PINMUX4_GIO35_RESETVAL (0x00000000u)
/*----GIO35 Tokens----*/
#define CSL_SYS_PINMUX4_GIO35_GIO35 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO35_SPI4_SDI (0x00000001u)
#define CSL_SYS_PINMUX4_GIO35_SPI4_SDENA1 (0x00000002u)
#define CSL_SYS_PINMUX4_GIO35_CLKOUT1 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO34_MASK (0x0000C000u)
#define CSL_SYS_PINMUX4_GIO34_SHIFT (0x0000000Eu)
#define CSL_SYS_PINMUX4_GIO34_RESETVAL (0x00000000u)
/*----GIO34 Tokens----*/
#define CSL_SYS_PINMUX4_GIO34_GIO34 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO34_SPI4_SDO (0x00000001u)
#define CSL_SYS_PINMUX4_GIO34_SPI4_SDI (0x00000002u)
#define CSL_SYS_PINMUX4_GIO34_CLKOUT1 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO33_MASK (0x00003000u)
#define CSL_SYS_PINMUX4_GIO33_SHIFT (0x0000000Cu)
#define CSL_SYS_PINMUX4_GIO33_RESETVAL (0x00000000u)
/*----GIO33 Tokens----*/
#define CSL_SYS_PINMUX4_GIO33_GIO33 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO33_SPI2_SDENA0 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO33_R1 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO32_MASK (0x00000C00u)
#define CSL_SYS_PINMUX4_GIO32_SHIFT (0x0000000Au)
#define CSL_SYS_PINMUX4_GIO32_RESETVAL (0x00000000u)
/*----GIO32 Tokens----*/
#define CSL_SYS_PINMUX4_GIO32_GIO32 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO32_SPI2_SCLK (0x00000001u)
#define CSL_SYS_PINMUX4_GIO32_R0 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO31_MASK (0x00000300u)
#define CSL_SYS_PINMUX4_GIO31_SHIFT (0x00000008u)
#define CSL_SYS_PINMUX4_GIO31_RESETVAL (0x00000000u)
/*----GIO31 Tokens----*/
#define CSL_SYS_PINMUX4_GIO31_GIO31 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO31_SPI2_SDI (0x00000001u)
#define CSL_SYS_PINMUX4_GIO31_SPI2_SDENA1 (0x00000002u)
#define CSL_SYS_PINMUX4_GIO31_CLKOUT2 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO30_MASK (0x000000C0u)
#define CSL_SYS_PINMUX4_GIO30_SHIFT (0x00000006u)
#define CSL_SYS_PINMUX4_GIO30_RESETVAL (0x00000000u)
/*----GIO30 Tokens----*/
#define CSL_SYS_PINMUX4_GIO30_GIO30 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO30_SPI2_SDIO (0x00000001u)
#define CSL_SYS_PINMUX4_GIO30_G1 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO29_MASK (0x00000030u)
#define CSL_SYS_PINMUX4_GIO29_SHIFT (0x00000004u)
#define CSL_SYS_PINMUX4_GIO29_RESETVAL (0x00000000u)
/*----GIO29 Tokens----*/
#define CSL_SYS_PINMUX4_GIO29_GIO29 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO29_SPI1_SDENA0 (0x00000001u)
#define CSL_SYS_PINMUX4_GIO29_G0 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO28_MASK (0x0000000Cu)
#define CSL_SYS_PINMUX4_GIO28_SHIFT (0x00000002u)
#define CSL_SYS_PINMUX4_GIO28_RESETVAL (0x00000000u)
/*----GIO28 Tokens----*/
#define CSL_SYS_PINMUX4_GIO28_GIO28 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO28_SPI1_SCLK (0x00000001u)
#define CSL_SYS_PINMUX4_GIO28_B1 (0x00000003u)

#define CSL_SYS_PINMUX4_GIO27_MASK (0x00000003u)
#define CSL_SYS_PINMUX4_GIO27_SHIFT (0x00000000u)
#define CSL_SYS_PINMUX4_GIO27_RESETVAL (0x00000000u)
/*----GIO27 Tokens----*/
#define CSL_SYS_PINMUX4_GIO27_GIO27 (0x00000000u)
#define CSL_SYS_PINMUX4_GIO27_SPI1_SDI (0x00000001u)
#define CSL_SYS_PINMUX4_GIO27_SPI1_SDENA1 (0x00000002u)
#define CSL_SYS_PINMUX4_GIO27_B0 (0x00000003u)

#define CSL_SYS_PINMUX4_RESETVAL (0x00000000u)

/* BOOTCFG */

#define CSL_SYS_BOOTCFG__RSV4_MASK (0xFFFFFE00u)
#define CSL_SYS_BOOTCFG__RSV4_SHIFT (0x00000009u)
#define CSL_SYS_BOOTCFG__RSV4_RESETVAL (0x00000000u)

#define CSL_SYS_BOOTCFG_FASTBOOT_MASK (0x00000100u)
#define CSL_SYS_BOOTCFG_FASTBOOT_SHIFT (0x00000008u)
#define CSL_SYS_BOOTCFG_FASTBOOT_RESETVAL (0x00000000u)

#define CSL_SYS_BOOTCFG_BTSEL_MASK (0x000000E0u)
#define CSL_SYS_BOOTCFG_BTSEL_SHIFT (0x00000005u)
#define CSL_SYS_BOOTCFG_BTSEL_RESETVAL (0x00000000u)

#define CSL_SYS_BOOTCFG_OSC_SW_MASK (0x00000018u)
#define CSL_SYS_BOOTCFG_OSC_SW_SHIFT (0x00000003u)
#define CSL_SYS_BOOTCFG_OSC_SW_RESETVAL (0x00000001u)
/*----OSC_SW Tokens----*/
#define CSL_SYS_BOOTCFG_OSC_SW_5_20MHZ (0x00000000u)
#define CSL_SYS_BOOTCFG_OSC_SW_15_35MHZ (0x00000001u)
#define CSL_SYS_BOOTCFG_OSC_SW_30_40MHZ (0x00000002u)
#define CSL_SYS_BOOTCFG_OSC_SW_40_48MHZ (0x00000003u)

#define CSL_SYS_BOOTCFG_AECFG_MASK (0x00000007u)
#define CSL_SYS_BOOTCFG_AECFG_SHIFT (0x00000000u)
#define CSL_SYS_BOOTCFG_AECFG_RESETVAL (0x00000000u)

#define CSL_SYS_BOOTCFG_RESETVAL (0x00000008u)

/* ARM_INTMUX */

#define CSL_SYS_ARM_INTMUX_INT0_MASK (0x80000000u)
#define CSL_SYS_ARM_INTMUX_INT0_SHIFT (0x0000001Fu)
#define CSL_SYS_ARM_INTMUX_INT0_RESETVAL (0x00000000u)
/*----INT0 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT0_VPSS_INT0 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT0_PBIST (0x00000001u)

#define CSL_SYS_ARM_INTMUX__RSV11_MASK (0x7C000000u)
#define CSL_SYS_ARM_INTMUX__RSV11_SHIFT (0x0000001Au)
#define CSL_SYS_ARM_INTMUX__RSV11_RESETVAL (0x00000000u)

#define CSL_SYS_ARM_INTMUX_INT7_MASK (0x02000000u)
#define CSL_SYS_ARM_INTMUX_INT7_SHIFT (0x00000019u)
#define CSL_SYS_ARM_INTMUX_INT7_RESETVAL (0x00000000u)
/*----INT7 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT7_VPSS_INT7 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT7_NSFINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT8_MASK (0x01000000u)
#define CSL_SYS_ARM_INTMUX_INT8_SHIFT (0x00000018u)
#define CSL_SYS_ARM_INTMUX_INT8_RESETVAL (0x00000000u)
/*----INT8 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT8_VPSS_INT8 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT8_IMXINT1 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT62_MASK (0x00800000u)
#define CSL_SYS_ARM_INTMUX_INT62_SHIFT (0x00000017u)
#define CSL_SYS_ARM_INTMUX_INT62_RESETVAL (0x00000000u)
/*----INT62 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT62_COMMRX (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT62_TCERRINT3 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT61_MASK (0x00400000u)
#define CSL_SYS_ARM_INTMUX_INT61_SHIFT (0x00000016u)
#define CSL_SYS_ARM_INTMUX_INT61_RESETVAL (0x00000000u)
/*----INT61 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT61_COMMTX (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT61_TCERRINT2 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT59_MASK (0x00200000u)
#define CSL_SYS_ARM_INTMUX_INT59_SHIFT (0x00000015u)
#define CSL_SYS_ARM_INTMUX_INT59_RESETVAL (0x00000000u)
/*----INT59 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT59_GPIO15 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT59_ADCINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT58_MASK (0x00100000u)
#define CSL_SYS_ARM_INTMUX_INT58_SHIFT (0x00000014u)
#define CSL_SYS_ARM_INTMUX_INT58_RESETVAL (0x00000000u)
/*----INT58 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT58_GPIO14 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT58_PWRGIO2 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT57_MASK (0x00080000u)
#define CSL_SYS_ARM_INTMUX_INT57_SHIFT (0x00000013u)
#define CSL_SYS_ARM_INTMUX_INT57_RESETVAL (0x00000000u)
/*----INT57 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT57_GPIO13 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT57_PWRGIO1 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT56_MASK (0x00040000u)
#define CSL_SYS_ARM_INTMUX_INT56_SHIFT (0x00000012u)
#define CSL_SYS_ARM_INTMUX_INT56_RESETVAL (0x00000000u)
/*----INT56 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT56_GPIO12 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT56_PWRGIO0 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT55_MASK (0x00020000u)
#define CSL_SYS_ARM_INTMUX_INT55_SHIFT (0x00000011u)
#define CSL_SYS_ARM_INTMUX_INT55_RESETVAL (0x00000000u)
/*----INT55 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT55_GPIO11 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT55_EMAC_MISC_THREASH (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT54_MASK (0x00010000u)
#define CSL_SYS_ARM_INTMUX_INT54_SHIFT (0x00000010u)
#define CSL_SYS_ARM_INTMUX_INT54_RESETVAL (0x00000000u)
/*----INT54 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT54_GPIO10 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT54_EMAC_TX_PULSE (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT53_MASK (0x00008000u)
#define CSL_SYS_ARM_INTMUX_INT53_SHIFT (0x0000000Fu)
#define CSL_SYS_ARM_INTMUX_INT53_RESETVAL (0x00000000u)
/*----INT53 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT53_GPIO9 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT53_EMAC_RX_PULSE (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT52_MASK (0x00004000u)
#define CSL_SYS_ARM_INTMUX_INT52_SHIFT (0x0000000Eu)
#define CSL_SYS_ARM_INTMUX_INT52_RESETVAL (0x00000000u)
/*----INT52 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT52_GPIO8 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT52_EMAC_RX_THREASH (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT43_MASK (0x00002000u)
#define CSL_SYS_ARM_INTMUX_INT43_SHIFT (0x0000000Du)
#define CSL_SYS_ARM_INTMUX_INT43_RESETVAL (0x00000000u)
/*----INT43 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT43_SPI0_1 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT43_SPI3_0 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT38_MASK (0x00001000u)
#define CSL_SYS_ARM_INTMUX_INT38_SHIFT (0x0000000Cu)
#define CSL_SYS_ARM_INTMUX_INT38_RESETVAL (0x00000000u)
/*----INT38 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT38_PWM2 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT38_TINT8 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT30_MASK (0x00000800u)
#define CSL_SYS_ARM_INTMUX_INT30_SHIFT (0x0000000Bu)
#define CSL_SYS_ARM_INTMUX_INT30_RESETVAL (0x00000000u)
/*----INT30 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT30_AEMIF (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT30_UHPI (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT29_MASK (0x00000400u)
#define CSL_SYS_ARM_INTMUX_INT29_SHIFT (0x0000000Au)
#define CSL_SYS_ARM_INTMUX_INT29_RESETVAL (0x00000000u)
/*----INT29 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT29_DDR_EMIF (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT29_RTC (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT28_MASK (0x00000200u)
#define CSL_SYS_ARM_INTMUX_INT28_SHIFT (0x00000009u)
#define CSL_SYS_ARM_INTMUX_INT28_RESETVAL (0x00000000u)
/*----INT28 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT28_PWM3 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT28_TINT9 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT26_MASK (0x00000100u)
#define CSL_SYS_ARM_INTMUX_INT26_SHIFT (0x00000008u)
#define CSL_SYS_ARM_INTMUX_INT26_RESETVAL (0x00000000u)
/*----INT26 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT26_MMCSD0 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT26_MS (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT24_MASK (0x00000080u)
#define CSL_SYS_ARM_INTMUX_INT24_SHIFT (0x00000007u)
#define CSL_SYS_ARM_INTMUX_INT24_RESETVAL (0x00000000u)
/*----INT24 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT24_MCBSP_XINT (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT24_VCINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT21_MASK (0x00000040u)
#define CSL_SYS_ARM_INTMUX_INT21_SHIFT (0x00000006u)
#define CSL_SYS_ARM_INTMUX_INT21_RESETVAL (0x00000000u)
/*----INT21 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT21_SPINT2_1 (0x00000000u)//20 Nov 2007
#define CSL_SYS_ARM_INTMUX_INT21_SPINT4_0 (0x00000001u)//20 Nov 2007

#define CSL_SYS_ARM_INTMUX_INT20_MASK (0x00000020u)
#define CSL_SYS_ARM_INTMUX_INT20_SHIFT (0x00000005u)
#define CSL_SYS_ARM_INTMUX_INT20_RESETVAL (0x00000000u)
/*----INT20 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT20_PSC (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT20_TVINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT19_MASK (0x00000010u)
#define CSL_SYS_ARM_INTMUX_INT19_SHIFT (0x00000004u)
#define CSL_SYS_ARM_INTMUX_INT19_RESETVAL (0x00000000u)
/*----INT19 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT19_SPINT2_0 (0x00000000u) //20 Nov 2007
#define CSL_SYS_ARM_INTMUX_INT19_TCERRIINT1 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT18_MASK (0x00000008u)
#define CSL_SYS_ARM_INTMUX_INT18_SHIFT (0x00000003u)
#define CSL_SYS_ARM_INTMUX_INT18_RESETVAL (0x00000000u)
/*----INT18 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT18_SPINT1_1 (0x00000000u) //20 Nov 2007
#define CSL_SYS_ARM_INTMUX_INT18_TCERRINT0 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT17_MASK (0x00000004u)
#define CSL_SYS_ARM_INTMUX_INT17_SHIFT (0x00000002u)
#define CSL_SYS_ARM_INTMUX_INT17_RESETVAL (0x00000000u)
/*----INT17 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT17_SPINT1_0 (0x00000000u) //20 Nov 2007
#define CSL_SYS_ARM_INTMUX_INT17_CCERRINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT13_MASK (0x00000002u)
#define CSL_SYS_ARM_INTMUX_INT13_SHIFT (0x00000001u)
#define CSL_SYS_ARM_INTMUX_INT13_RESETVAL (0x00000000u)
/*----INT13 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT13_RTO (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT13_TINT4 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT10_MASK (0x00000001u)
#define CSL_SYS_ARM_INTMUX_INT10_SHIFT (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT10_RESETVAL (0x00000000u)
/*----INT10 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT10_IMXINT (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT10_KLD_ARMINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_RESETVAL (0x00000000u)

/* EDMA_EVTMUX */


#define CSL_SYS_EDMA_EVTMUX_EVT63_MASK (0x00400000u)
#define CSL_SYS_EDMA_EVTMUX_EVT63_SHIFT (0x00000016u)
#define CSL_SYS_EDMA_EVTMUX_EVT63_RESETVAL (0x00000000u)
/*----EVT63 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT63_RCNTINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT63_CP_ECDEND (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT62_MASK (0x00200000u)
#define CSL_SYS_EDMA_EVTMUX_EVT62_SHIFT (0x00000015u)
#define CSL_SYS_EDMA_EVTMUX_EVT62_RESETVAL (0x00000000u)
/*----EVT62 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT62_RCNTINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT62_CP_MC (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT61_MASK (0x00100000u)
#define CSL_SYS_EDMA_EVTMUX_EVT61_SHIFT (0x00000014u)
#define CSL_SYS_EDMA_EVTMUX_EVT61_RESETVAL (0x00000000u)
/*----EVT61 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT61_VLCDERRINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT61_CP_LPF (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT60_MASK (0x00080000u)
#define CSL_SYS_EDMA_EVTMUX_EVT60_SHIFT (0x00000013u)
#define CSL_SYS_EDMA_EVTMUX_EVT60_RESETVAL (0x00000000u)
/*----EVT60 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT60_BPSINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT60_CP_BS (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT59_MASK (0x00040000u)
#define CSL_SYS_EDMA_EVTMUX_EVT59_SHIFT (0x00000012u)
#define CSL_SYS_EDMA_EVTMUX_EVT59_RESETVAL (0x00000000u)
/*----EVT59 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT59_QIQINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT59_CP_IPE (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT58_MASK (0x00020000u)
#define CSL_SYS_EDMA_EVTMUX_EVT58_SHIFT (0x00000011u)
#define CSL_SYS_EDMA_EVTMUX_EVT58_RESETVAL (0x00000000u)
/*----EVT58 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT58_DCTINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT58_CP_CALC (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT57_MASK (0x00010000u)
#define CSL_SYS_EDMA_EVTMUX_EVT57_SHIFT (0x00000010u)
#define CSL_SYS_EDMA_EVTMUX_EVT57_RESETVAL (0x00000000u)
/*----EVT57 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT57_BIMINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT57_CP_ME (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT56_MASK (0x00008000u)
#define CSL_SYS_EDMA_EVTMUX_EVT56_SHIFT (0x0000000Fu)
#define CSL_SYS_EDMA_EVTMUX_EVT56_RESETVAL (0x00000000u)
/*----EVT56 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT56_VLCDINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT56_CP_ECDCMP (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT55_MASK (0x00004000u)
#define CSL_SYS_EDMA_EVTMUX_EVT55_SHIFT (0x0000000Eu)
#define CSL_SYS_EDMA_EVTMUX_EVT55_RESETVAL (0x00000000u)
/*----EVT55 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT55_PWM3 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT55_CP_UNDEF (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT54_MASK (0x00002000u)
#define CSL_SYS_EDMA_EVTMUX_EVT54_SHIFT (0x0000000Du)
#define CSL_SYS_EDMA_EVTMUX_EVT54_RESETVAL (0x00000000u)
/*----EVT54 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT54_PWM2 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT54_NSFINT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT53_MASK (0x00001000u)
#define CSL_SYS_EDMA_EVTMUX_EVT53_SHIFT (0x0000000Cu)
#define CSL_SYS_EDMA_EVTMUX_EVT53_RESETVAL (0x00000000u)
/*----EVT53 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT53_PWM1 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT53_IMX1INT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT45_MASK (0x00000800u)
#define CSL_SYS_EDMA_EVTMUX_EVT45_SHIFT (0x0000000Bu)
#define CSL_SYS_EDMA_EVTMUX_EVT45_RESETVAL (0x00000000u)
/*----EVT45 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT45_GPINT15 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT45_SPI4REVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT44_MASK (0x00000400u)
#define CSL_SYS_EDMA_EVTMUX_EVT44_SHIFT (0x0000000Au)
#define CSL_SYS_EDMA_EVTMUX_EVT44_RESETVAL (0x00000000u)
/*----EVT44 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT44_GPINT14 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT44_SPI4XEVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT43_MASK (0x00000200u)
#define CSL_SYS_EDMA_EVTMUX_EVT43_SHIFT (0x00000009u)
#define CSL_SYS_EDMA_EVTMUX_EVT43_RESETVAL (0x00000000u)
/*----EVT43 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT43_GPINT14 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT43_EMAC_MISC_THREASH (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT42_MASK (0x00000100u)
#define CSL_SYS_EDMA_EVTMUX_EVT42_SHIFT (0x00000008u)
#define CSL_SYS_EDMA_EVTMUX_EVT42_RESETVAL (0x00000000u)
/*----EVT42 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT42_GPINT14 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT42_EMAC_TX_PULSE (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT41_MASK (0x00000080u)
#define CSL_SYS_EDMA_EVTMUX_EVT41_SHIFT (0x00000007u)
#define CSL_SYS_EDMA_EVTMUX_EVT41_RESETVAL (0x00000000u)
/*----EVT41 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT41_GPINT14 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT41_EMAC_RX_PULSE (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT40_MASK (0x00000040u)
#define CSL_SYS_EDMA_EVTMUX_EVT40_SHIFT (0x00000006u)
#define CSL_SYS_EDMA_EVTMUX_EVT40_RESETVAL (0x00000000u)
/*----EVT40 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT40_GPINT14 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT40_EMAC_RX_THREASH (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT26_MASK (0x00000020u)
#define CSL_SYS_EDMA_EVTMUX_EVT26_SHIFT (0x00000005u)
#define CSL_SYS_EDMA_EVTMUX_EVT26_RESETVAL (0x00000000u)
/*----EVT26 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT26_MMC0REVT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT26_MSEVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT19_MASK (0x00000010u)
#define CSL_SYS_EDMA_EVTMUX_EVT19_SHIFT (0x00000004u)
#define CSL_SYS_EDMA_EVTMUX_EVT19_RESETVAL (0x00000000u)
/*----EVT19 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT19_UTXEVT0 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT19_SPI3REVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT18_MASK (0x00000008u)
#define CSL_SYS_EDMA_EVTMUX_EVT18_SHIFT (0x00000003u)
#define CSL_SYS_EDMA_EVTMUX_EVT18_RESETVAL (0x00000000u)
/*----EVT18 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT18_UTREVT0 (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT18_SPI3XEVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT12_MASK (0x00000004u)
#define CSL_SYS_EDMA_EVTMUX_EVT12_SHIFT (0x00000002u)
#define CSL_SYS_EDMA_EVTMUX_EVT12_RESETVAL (0x00000000u)
/*----EVT12 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT12_IMXINT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT12_KLD_ARMINT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT3_MASK (0x00000002u)
#define CSL_SYS_EDMA_EVTMUX_EVT3_SHIFT (0x00000001u)
#define CSL_SYS_EDMA_EVTMUX_EVT3_RESETVAL (0x00000000u)
/*----EVT3 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT3_MCBSPREVT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT3_VCREVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT2_MASK (0x00000001u)
#define CSL_SYS_EDMA_EVTMUX_EVT2_SHIFT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT2_RESETVAL (0x00000000u)
/*----EVT2 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT2_MCBSPXEVT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT2_VCXEVT (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_RESETVAL (0x00000000u)

/* DDR_SLEW */

#define CSL_SYS_DDR_SLEW__RSV5_MASK (0xFFFFE000u)
#define CSL_SYS_DDR_SLEW__RSV5_SHIFT (0x0000000Du)
#define CSL_SYS_DDR_SLEW__RSV5_RESETVAL (0x00000000u)

#define CSL_SYS_DDR_SLEW_SKEW_DLL_TEST_MODE_MASK (0x00001F00u)
#define CSL_SYS_DDR_SLEW_SKEW_DLL_TEST_MODE_SHIFT (0x00000008u)
#define CSL_SYS_DDR_SLEW_SKEW_DLL_TEST_MODE_RESETVAL (0x00000007u)

#define CSL_SYS_DDR_SLEW__RSV6_MASK (0x000000E0u)
#define CSL_SYS_DDR_SLEW__RSV6_SHIFT (0x00000005u)
#define CSL_SYS_DDR_SLEW__RSV6_RESETVAL (0x00000000u)

#define CSL_SYS_DDR_SLEW_CMOSEN_MASK (0x00000010u)
#define CSL_SYS_DDR_SLEW_CMOSEN_SHIFT (0x00000004u)
#define CSL_SYS_DDR_SLEW_CMOSEN_RESETVAL (0x00000000u)
/*----CMOSEN Tokens----*/
#define CSL_SYS_DDR_SLEW_CMOSEN_DDR_IO (0x00000000u)
#define CSL_SYS_DDR_SLEW_CMOSEN_DDR_MOBILE (0x00000001u)

#define CSL_SYS_DDR_SLEW_DDRDATA_SLEW_MASK (0x0000000Cu)
#define CSL_SYS_DDR_SLEW_DDRDATA_SLEW_SHIFT (0x00000002u)
#define CSL_SYS_DDR_SLEW_DDRDATA_SLEW_RESETVAL (0x00000000u)

#define CSL_SYS_DDR_SLEW_DDRCMD_SLEW_MASK (0x00000003u)
#define CSL_SYS_DDR_SLEW_DDRCMD_SLEW_SHIFT (0x00000000u)
#define CSL_SYS_DDR_SLEW_DDRCMD_SLEW_RESETVAL (0x00000000u)

#define CSL_SYS_DDR_SLEW_RESETVAL (0x00000700u)

/* UHPI_CTL */

#define CSL_SYS_UHPI_CTL__RSV7_MASK (0xFFFFFC00u)
#define CSL_SYS_UHPI_CTL__RSV7_SHIFT (0x0000000Au)
#define CSL_SYS_UHPI_CTL__RSV7_RESETVAL (0x00000000u)

#define CSL_SYS_UHPI_CTL_CTLMODE_MASK (0x00000200u)
#define CSL_SYS_UHPI_CTL_CTLMODE_SHIFT (0x00000009u)
#define CSL_SYS_UHPI_CTL_CTLMODE_RESETVAL (0x00000000u)
/*----CTLMODE Tokens----*/
#define CSL_SYS_UHPI_CTL_CTLMODE_HOST (0x00000000u)
#define CSL_SYS_UHPI_CTL_CTLMODE_DM360 (0x00000001u)

#define CSL_SYS_UHPI_CTL_ADDMODE_MASK (0x00000100u)
#define CSL_SYS_UHPI_CTL_ADDMODE_SHIFT (0x00000008u)
#define CSL_SYS_UHPI_CTL_ADDMODE_RESETVAL (0x00000000u)
/*----ADDMODE Tokens----*/
#define CSL_SYS_UHPI_CTL_ADDMODE_HOST (0x00000000u)
#define CSL_SYS_UHPI_CTL_ADDMODE_DM360 (0x00000001u)

#define CSL_SYS_UHPI_CTL_TIMEOUT_MASK (0x000000FFu)
#define CSL_SYS_UHPI_CTL_TIMEOUT_SHIFT (0x00000000u)
#define CSL_SYS_UHPI_CTL_TIMEOUT_RESETVAL (0x00000000u)

#define CSL_SYS_UHPI_CTL_RESETVAL (0x00000000u)

/* DEVICE_ID */

#define CSL_SYS_DEVICE_ID_DEVREV_MASK (0xF0000000u)
#define CSL_SYS_DEVICE_ID_DEVREV_SHIFT (0x0000001Cu)
#define CSL_SYS_DEVICE_ID_DEVREV_RESETVAL (0x00000000u)

#define CSL_SYS_DEVICE_ID_PARTNUM_MASK (0x0FFFF000u)
#define CSL_SYS_DEVICE_ID_PARTNUM_SHIFT (0x0000000Cu)
#define CSL_SYS_DEVICE_ID_PARTNUM_RESETVAL (0x0000B83Eu)

#define CSL_SYS_DEVICE_ID_MFGR_MASK (0x00000FFEu)
#define CSL_SYS_DEVICE_ID_MFGR_SHIFT (0x00000001u)
#define CSL_SYS_DEVICE_ID_MFGR_RESETVAL (0x00000017u)

#define CSL_SYS_DEVICE_ID__RSV8_MASK (0x00000001u)
#define CSL_SYS_DEVICE_ID__RSV8_SHIFT (0x00000000u)
#define CSL_SYS_DEVICE_ID__RSV8_RESETVAL (0x00000001u)

#define CSL_SYS_DEVICE_ID_RESETVAL (0x0B83E02Fu)

/* VDAC_CONFIG */

#define CSL_SYS_VDAC_CONFIG_TVSHORT_MASK (0x80000000u)
#define CSL_SYS_VDAC_CONFIG_TVSHORT_SHIFT (0x0000001Fu)
#define CSL_SYS_VDAC_CONFIG_TVSHORT_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_TVINT_MASK (0x40000000u)
#define CSL_SYS_VDAC_CONFIG_TVINT_SHIFT (0x0000001Eu)
#define CSL_SYS_VDAC_CONFIG_TVINT_RESETVAL (0x00000000u)


#define CSL_SYS_VDAC_CONFIG_VBCSEL_MASK (0x18000000u)
#define CSL_SYS_VDAC_CONFIG_VBCSEL_SHIFT (0x0000001Bu)
#define CSL_SYS_VDAC_CONFIG_VBCSEL_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_IBBGBST2X_MASK (0x04000000u)
#define CSL_SYS_VDAC_CONFIG_IBBGBST2X_SHIFT (0x0000001Au)
#define CSL_SYS_VDAC_CONFIG_IBBGBST2X_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_IBAMPBST2X_MASK (0x02000000u)
#define CSL_SYS_VDAC_CONFIG_IBAMPBST2X_SHIFT (0x00000019u)
#define CSL_SYS_VDAC_CONFIG_IBAMPBST2X_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_IBAMPBST1P5X_MASK (0x01000000u)
#define CSL_SYS_VDAC_CONFIG_IBAMPBST1P5X_SHIFT (0x00000018u)
#define CSL_SYS_VDAC_CONFIG_IBAMPBST1P5X_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_DETREFTRIM_MASK (0x00F00000u)
#define CSL_SYS_VDAC_CONFIG_DETREFTRIM_SHIFT (0x00000014u)
#define CSL_SYS_VDAC_CONFIG_DETREFTRIM_RESETVAL (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_PDTVSHORTZ_MASK (0x00080000u)
#define CSL_SYS_VDAC_CONFIG_PDTVSHORTZ_SHIFT (0x00000013u)
#define CSL_SYS_VDAC_CONFIG_PDTVSHORTZ_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_BUF_CNT_MASK (0x00040000u)
#define CSL_SYS_VDAC_CONFIG_BUF_CNT_SHIFT (0x00000012u)
#define CSL_SYS_VDAC_CONFIG_BUF_CNT_RESETVAL (0x00000000u)
/*----BUF_CNT Tokens----*/
#define CSL_SYS_VDAC_CONFIG_BUF_CNT_GAIN_ENABLE (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_BUF_CNT_GAIN_DISABLE (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_CSEL2_MASK (0x00030000u)
#define CSL_SYS_VDAC_CONFIG_CSEL2_SHIFT (0x00000010u)
#define CSL_SYS_VDAC_CONFIG_CSEL2_RESETVAL (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_CSEL_MASK (0x0000F000u)
#define CSL_SYS_VDAC_CONFIG_CSEL_SHIFT (0x0000000Cu)
#define CSL_SYS_VDAC_CONFIG_CSEL_RESETVAL (0x00000005u)

#define CSL_SYS_VDAC_CONFIG_REFCSEL_MASK (0x00000C00u)
#define CSL_SYS_VDAC_CONFIG_REFCSEL_SHIFT (0x0000000Au)
#define CSL_SYS_VDAC_CONFIG_REFCSEL_RESETVAL (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_ACEN_MASK (0x00000200u)
#define CSL_SYS_VDAC_CONFIG_ACEN_SHIFT (0x00000009u)
#define CSL_SYS_VDAC_CONFIG_ACEN_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_REFMOD_MASK (0x00000100u)
#define CSL_SYS_VDAC_CONFIG_REFMOD_SHIFT (0x00000008u)
#define CSL_SYS_VDAC_CONFIG_REFMOD_RESETVAL (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_IVBMODE2_MASK (0x00000080u)
#define CSL_SYS_VDAC_CONFIG_IVBMODE2_SHIFT (0x00000007u)
#define CSL_SYS_VDAC_CONFIG_IVBMODE2_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_IVBMODE_MASK (0x00000040u)
#define CSL_SYS_VDAC_CONFIG_IVBMODE_SHIFT (0x00000006u)
#define CSL_SYS_VDAC_CONFIG_IVBMODE_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_XDMODE_MASK (0x00000020u)
#define CSL_SYS_VDAC_CONFIG_XDMODE_SHIFT (0x00000005u)
#define CSL_SYS_VDAC_CONFIG_XDMODE_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_PWDNZ_TVDETECT_MASK (0x00000010u)
#define CSL_SYS_VDAC_CONFIG_PWDNZ_TVDETECT_SHIFT (0x00000004u)
#define CSL_SYS_VDAC_CONFIG_PWDNZ_TVDETECT_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_PWDNBUFZ_MASK (0x00000008u)
#define CSL_SYS_VDAC_CONFIG_PWDNBUFZ_SHIFT (0x00000003u)
#define CSL_SYS_VDAC_CONFIG_PWDNBUFZ_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_PWD_C_MASK (0x00000004u)
#define CSL_SYS_VDAC_CONFIG_PWD_C_SHIFT (0x00000002u)
#define CSL_SYS_VDAC_CONFIG_PWD_C_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_PWD_B_MASK (0x00000002u)
#define CSL_SYS_VDAC_CONFIG_PWD_B_SHIFT (0x00000001u)
#define CSL_SYS_VDAC_CONFIG_PWD_B_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_PWD_A_MASK (0x00000001u)
#define CSL_SYS_VDAC_CONFIG_PWD_A_SHIFT (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_PWD_A_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_RESETVAL (0x00115500u)

/* Timer64PLUS_CTL */

#define CSL_SYS_TIMER64PLUS_CTL__RSV9_MASK (0xFFFFFFF8u)
#define CSL_SYS_TIMER64PLUS_CTL__RSV9_SHIFT (0x00000003u)
#define CSL_SYS_TIMER64PLUS_CTL__RSV9_RESETVAL (0x00000000u)


#define CSL_SYS_TIMER64PLUS_CTL_GIO3_4_MASK (0x00000002u)
#define CSL_SYS_TIMER64PLUS_CTL_GIO3_4_SHIFT (0x00000001u)
#define CSL_SYS_TIMER64PLUS_CTL_GIO3_4_RESETVAL (0x00000000u)
/*----GIO3_4 Tokens----*/
#define CSL_SYS_TIMER64PLUS_CTL_GIO3_4_GIO3 (0x00000000u)
#define CSL_SYS_TIMER64PLUS_CTL_GIO3_4_GIO4 (0x00000001u)

#define CSL_SYS_TIMER64PLUS_CTL_GIO1_2_MASK (0x00000001u)
#define CSL_SYS_TIMER64PLUS_CTL_GIO1_2_SHIFT (0x00000000u)
#define CSL_SYS_TIMER64PLUS_CTL_GIO1_2_RESETVAL (0x00000000u)
/*----GIO1_2 Tokens----*/
#define CSL_SYS_TIMER64PLUS_CTL_GIO1_2_GIO1 (0x00000000u)
#define CSL_SYS_TIMER64PLUS_CTL_GIO1_2_GIO2 (0x00000001u)

#define CSL_SYS_TIMER64PLUS_CTL_RESETVAL (0x00000000u)

/* USBPHY_CTL */


#define CSL_SYS_USBPHY_CTL_VBOVRRIDE_MASK (0x00010000u)
#define CSL_SYS_USBPHY_CTL_VBOVRRIDE_SHIFT (0x00000010u)
#define CSL_SYS_USBPHY_CTL_VBOVRRIDE_RESETVAL (0x00000000u)
/*----VBOVRRIDE Tokens----*/
#define CSL_SYS_USBPHY_CTL_VBOVRRIDE_NORMAL (0x00000000u)
#define CSL_SYS_USBPHY_CTL_VBOVRRIDE_OVERRIDE (0x00000001u)

#define CSL_SYS_USBPHY_CTL_PHYCLKFREQ_MASK (0x0000F000u)
#define CSL_SYS_USBPHY_CTL_PHYCLKFREQ_SHIFT (0x0000000Cu)
#define CSL_SYS_USBPHY_CTL_PHYCLKFREQ_RESETVAL (0x00000000u)

#define CSL_SYS_USBPHY_CTL_DATAPOL_MASK (0x00000800u)
#define CSL_SYS_USBPHY_CTL_DATAPOL_SHIFT (0x0000000Bu)
#define CSL_SYS_USBPHY_CTL_DATAPOL_RESETVAL (0x00000000u)
/*----DATAPOL Tokens----*/
#define CSL_SYS_USBPHY_CTL_DATAPOL_NO_INVERT (0x00000000u)
#define CSL_SYS_USBPHY_CTL_DATAPOL_INVERT (0x00000001u)

#define CSL_SYS_USBPHY_CTL_PHYCLKSRC_MASK (0x00000600u)
#define CSL_SYS_USBPHY_CTL_PHYCLKSRC_SHIFT (0x00000009u)
#define CSL_SYS_USBPHY_CTL_PHYCLKSRC_RESETVAL (0x00000000u)
/*----PHYCLKSRC Tokens----*/
#define CSL_SYS_USBPHY_CTL_PHYCLKSRC_19_2_0R_24MHZ (0x00000000u)
#define CSL_SYS_USBPHY_CTL_PHYCLKSRC_12MHZ (0x00000001u)

#define CSL_SYS_USBPHY_CTL_PHYCLKGD_MASK (0x00000100u)
#define CSL_SYS_USBPHY_CTL_PHYCLKGD_SHIFT (0x00000008u)
#define CSL_SYS_USBPHY_CTL_PHYCLKGD_RESETVAL (0x00000000u)

#define CSL_SYS_USBPHY_CTL_SESNDEN_MASK (0x00000080u)
#define CSL_SYS_USBPHY_CTL_SESNDEN_SHIFT (0x00000007u)
#define CSL_SYS_USBPHY_CTL_SESNDEN_RESETVAL (0x00000001u)
/*----SESNDEN Tokens----*/
#define CSL_SYS_USBPHY_CTL_SESNDEN_CMP_DISABLE (0x00000000u)
#define CSL_SYS_USBPHY_CTL_SESNDEN_CMP_ENABLE (0x00000001u)

#define CSL_SYS_USBPHY_CTL_VBDTCTEN_MASK (0x00000040u)
#define CSL_SYS_USBPHY_CTL_VBDTCTEN_SHIFT (0x00000006u)
#define CSL_SYS_USBPHY_CTL_VBDTCTEN_RESETVAL (0x00000001u)
/*----VBDTCTEN Tokens----*/
#define CSL_SYS_USBPHY_CTL_VBDTCTEN_CMP_DISABLE (0x00000000u)
#define CSL_SYS_USBPHY_CTL_VBDTCTEN_CMP_ENABLE (0x00000001u)

#define CSL_SYS_USBPHY_CTL_VBUSENS_MASK (0x00000020u)
#define CSL_SYS_USBPHY_CTL_VBUSENS_SHIFT (0x00000005u)
#define CSL_SYS_USBPHY_CTL_VBUSENS_RESETVAL (0x00000000u)
/*----VBUSENS Tokens----*/
#define CSL_SYS_USBPHY_CTL_VBUSENS_VBUS_NOTPRESENT (0x00000000u)
#define CSL_SYS_USBPHY_CTL_VBUSENS_VBUS_PRESENT (0x00000001u)

#define CSL_SYS_USBPHY_CTL_PHYPLLON_MASK (0x00000010u)
#define CSL_SYS_USBPHY_CTL_PHYPLLON_SHIFT (0x00000004u)
#define CSL_SYS_USBPHY_CTL_PHYPLLON_RESETVAL (0x00000000u)
/*----PHYPLLON Tokens----*/
#define CSL_SYS_USBPHY_CTL_PHYPLLON_NORMAL_PLL (0x00000000u)
#define CSL_SYS_USBPHY_CTL_PHYPLLON_OVERRIDE_PLL (0x00000001u)


#define CSL_SYS_USBPHY_CTL_VPSS_OSCPDWN_MASK (0x00000004u)
#define CSL_SYS_USBPHY_CTL_VPSS_OSCPDWN_SHIFT (0x00000002u)
#define CSL_SYS_USBPHY_CTL_VPSS_OSCPDWN_RESETVAL (0x00000001u)
/*----VPSS_OSCPDWN Tokens----*/
#define CSL_SYS_USBPHY_CTL_VPSS_OSCPDWN_VPSS_OSC_PWR_ON (0x00000000u)
#define CSL_SYS_USBPHY_CTL_VPSS_OSCPDWN_VPSS_OSC_PWR_OFF (0x00000001u)

#define CSL_SYS_USBPHY_CTL_OTGPDWN_MASK (0x00000002u)
#define CSL_SYS_USBPHY_CTL_OTGPDWN_SHIFT (0x00000001u)
#define CSL_SYS_USBPHY_CTL_OTGPDWN_RESETVAL (0x00000001u)
/*----OTGPDWN Tokens----*/
#define CSL_SYS_USBPHY_CTL_OTGPDWN_OTG_PWR_ON (0x00000000u)
#define CSL_SYS_USBPHY_CTL_OTGPDWN_OTG_PWR_OFF (0x00000001u)

#define CSL_SYS_USBPHY_CTL_PHYPDWN_MASK (0x00000001u)
#define CSL_SYS_USBPHY_CTL_PHYPDWN_SHIFT (0x00000000u)
#define CSL_SYS_USBPHY_CTL_PHYPDWN_RESETVAL (0x00000001u)
/*----PHYPDWN Tokens----*/
#define CSL_SYS_USBPHY_CTL_PHYPDWN_PHY_PWR_ON (0x00000000u)
#define CSL_SYS_USBPHY_CTL_PHYPDWN_PHY_PWR_OFF (0x00000001u)

#define CSL_SYS_USBPHY_CTL_RESETVAL (0x000000C7u)

/* MISC */

#define CSL_SYS_MISC__RSV10_MASK (0xFFFF0000u)
#define CSL_SYS_MISC__RSV10_SHIFT (0x00000010u)
#define CSL_SYS_MISC__RSV10_RESETVAL (0x00000000u)

#define CSL_SYS_MISC__RSV12_MASK (0x0000FC00u)
#define CSL_SYS_MISC__RSV12_SHIFT (0x0000000Au)
#define CSL_SYS_MISC__RSV12_RESETVAL (0x00000000u)

#define CSL_SYS_MISC_BOOTST_MASK (0x00000300u)
#define CSL_SYS_MISC_BOOTST_SHIFT (0x00000008u)
#define CSL_SYS_MISC_BOOTST_RESETVAL (0x00000000u)
/*----BOOTST Tokens----*/
#define CSL_SYS_MISC_BOOTST_BOOT_FIRST_AND_LAST_FAIL (0x00000000u)
#define CSL_SYS_MISC_BOOTST_BOOT_FIRSTFAIL_LASTPASS (0x00000001u)
#define CSL_SYS_MISC_BOOTST_INVALID (0x00000002u)
#define CSL_SYS_MISC_BOOTST_BOOT_FIRSTPASS (0x00000003u)

#define CSL_SYS_MISC_TPTC1_BST_MASK (0x00000080u)
#define CSL_SYS_MISC_TPTC1_BST_SHIFT (0x00000007u)
#define CSL_SYS_MISC_TPTC1_BST_RESETVAL (0x00000000u)
/*----TPTC1_BST Tokens----*/
#define CSL_SYS_MISC_TPTC1_BST_BURST_SIZE32 (0x00000000u)
#define CSL_SYS_MISC_TPTC1_BST_BURST_SIZE64 (0x00000001u)

#define CSL_SYS_MISC_CLKSTP_BYP1_MASK (0x00000040u)
#define CSL_SYS_MISC_CLKSTP_BYP1_SHIFT (0x00000006u)
#define CSL_SYS_MISC_CLKSTP_BYP1_RESETVAL (0x00000000u)
/*----CLKSTP_BYP1 Tokens----*/
#define CSL_SYS_MISC_CLKSTP_BYP1_EDMA_CLKSTP_NRMMODE (0x00000000u)
#define CSL_SYS_MISC_CLKSTP_BYP1_EDMA_CLKSTP_BYPASSMODE (0x00000001u)

#define CSL_SYS_MISC_CLKSTP_BYP0_MASK (0x00000020u)
#define CSL_SYS_MISC_CLKSTP_BYP0_SHIFT (0x00000005u)
#define CSL_SYS_MISC_CLKSTP_BYP0_RESETVAL (0x00000000u)
/*----CLKSTP_BYP0 Tokens----*/
#define CSL_SYS_MISC_CLKSTP_BYP0_MCBSP_CLKSTP_NRMMODE (0x00000000u)
#define CSL_SYS_MISC_CLKSTP_BYP0_MCBSP_CLKSTP_BYPASSMODE (0x00000001u)

#define CSL_SYS_MISC_TIMER2_WDT_MASK (0x00000010u)
#define CSL_SYS_MISC_TIMER2_WDT_SHIFT (0x00000004u)
#define CSL_SYS_MISC_TIMER2_WDT_RESETVAL (0x00000001u)
/*----TIMER2_WDT Tokens----*/
#define CSL_SYS_MISC_TIMER2_WDT_TMR2_ISNOT_WDT (0x00000000u)
#define CSL_SYS_MISC_TIMER2_WDT_TMR2_IS_WDT (0x00000001u)

#define CSL_SYS_MISC_EFUSE_BIT_MASK (0x0000000Cu)
#define CSL_SYS_MISC_EFUSE_BIT_SHIFT (0x00000002u)
#define CSL_SYS_MISC_EFUSE_BIT_RESETVAL (0x00000000u)

#define CSL_SYS_MISC__RSV13_MASK (0x00000002u)
#define CSL_SYS_MISC__RSV13_SHIFT (0x00000001u)
#define CSL_SYS_MISC__RSV13_RESETVAL (0x00000001u)

#define CSL_SYS_MISC_ARM_WAITST_MASK (0x00000001u)
#define CSL_SYS_MISC_ARM_WAITST_SHIFT (0x00000000u)
#define CSL_SYS_MISC_ARM_WAITST_RESETVAL (0x00000001u)
/*----ARM_WAITST Tokens----*/
#define CSL_SYS_MISC_ARM_WAITST_ONE_WAIT_STATE (0x00000000u)
#define CSL_SYS_MISC_ARM_WAITST_NO_WAIT_STATE (0x00000001u)

#define CSL_SYS_MISC_RESETVAL (0x00000013u)



/* MSTPRI0 */


#define CSL_SYS_MSTPRI0_KALEIDOP_MASK (0x00700000u)
#define CSL_SYS_MSTPRI0_KALEIDOP_SHIFT (0x00000014u)
#define CSL_SYS_MSTPRI0_KALEIDOP_RESETVAL (0x00000005u)


#define CSL_SYS_MSTPRI0_IMCOPP_MASK (0x00070000u)
#define CSL_SYS_MSTPRI0_IMCOPP_SHIFT (0x00000010u)
#define CSL_SYS_MSTPRI0_IMCOPP_RESETVAL (0x00000005u)


#define CSL_SYS_MSTPRI0_ARM_CFGP_MASK (0x00000070u)
#define CSL_SYS_MSTPRI0_ARM_CFGP_SHIFT (0x00000004u)
#define CSL_SYS_MSTPRI0_ARM_CFGP_RESETVAL (0x00000001u)


#define CSL_SYS_MSTPRI0_ARM_DMAP_MASK (0x00000007u)
#define CSL_SYS_MSTPRI0_ARM_DMAP_SHIFT (0x00000000u)
#define CSL_SYS_MSTPRI0_ARM_DMAP_RESETVAL (0x00000001u)

#define CSL_SYS_MSTPRI0_RESETVAL (0x00550011u)

/* MSTPRI1 */


#define CSL_SYS_MSTPRI1_USBP_MASK (0x00000700u)
#define CSL_SYS_MSTPRI1_USBP_SHIFT (0x00000008u)
#define CSL_SYS_MSTPRI1_USBP_RESETVAL (0x00000004u)


#define CSL_SYS_MSTPRI1_UHPIP_MASK (0x00000070u)
#define CSL_SYS_MSTPRI1_UHPIP_SHIFT (0x00000004u)
#define CSL_SYS_MSTPRI1_UHPIP_RESETVAL (0x00000004u)


#define CSL_SYS_MSTPRI1_EMACP_MASK (0x00000007u)
#define CSL_SYS_MSTPRI1_EMACP_SHIFT (0x00000000u)
#define CSL_SYS_MSTPRI1_EMACP_RESETVAL (0x00000004u)

#define CSL_SYS_MSTPRI1_RESETVAL (0x00000444u)

/* VPSS_CLK_CTRL */


#define CSL_SYS_VPSS_CLK_CTRL_VPSS_CLKMD_MASK (0x00000080u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_CLKMD_SHIFT (0x00000007u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_CLKMD_RESETVAL (0x00000000u)
/*----VPSS_CLKMD Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_CLKMD_DMA_VPSS_1_IS_2 (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_CLKMD_DMA_VPSS_1_IS_1 (0x00000001u)

#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_MASK (0x00000060u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_SHIFT (0x00000005u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_RESETVAL (0x00000000u)
/*----VENC_CLK_SRC Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_PLL0 (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_PLL1 (0x00000001u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_CRYSTAL_2 (0x00000002u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_CRYSTAL_3 (0x00000003u)

#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_MASK (0x00000010u)
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_SHIFT (0x00000004u)
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_RESETVAL (0x00000001u)
/*----DACCLKEN Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_DAC_CLK_DISABLE (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_DAC_CLK_ENABLE (0x00000001u)

#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_MASK (0x00000008u)
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_SHIFT (0x00000003u)
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_RESETVAL (0x00000000u)
/*----VENCLKEN Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_VENC_CLK_DISABLE (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_VENC_CLK_ENABLE (0x00000001u)

#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_MASK (0x00000004u)
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_SHIFT (0x00000002u)
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_RESETVAL (0x00000000u)
/*----PCLK_INV Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_VENC_PCLK_NORMAL (0x00000000u)

#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_MASK (0x00000003u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_SHIFT (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_RESETVAL (0x00000000u)
/*----VPSS_MUXSEL Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_27MHZ_0 (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_27MHZ_1 (0x00000001u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_EXTCLK (0x00000002u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_PCLK (0x00000003u)

#define CSL_SYS_VPSS_CLK_CTRL_RESETVAL (0x00000010u)

/* PERI_CLK_CTRL */
#define CSL_SYS_PERI_CLK_CTRL_RTCCLKS_MASK (0x40000000u)
#define CSL_SYS_PERI_CLK_CTRL_RTCCLKS_SHIFT (0x0000001Eu)
#define CSL_SYS_PERI_CLK_CTRL_RTCCLKS_RESETVAL (0x00000000u)

#define CSL_SYS_PERI_CLK_CTRL_ARM926CLKS_MASK (0x20000000u)
#define CSL_SYS_PERI_CLK_CTRL_ARM926CLKS_SHIFT (0x0000001Du)
#define CSL_SYS_PERI_CLK_CTRL_ARM926CLKS_RESETVAL (0x00000000u)
/*----ARM926CLKS Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_ARM926CLKS_PLL0 (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_ARM926CLKS_PLL1 (0x00000001u)

#define CSL_SYS_PERI_CLK_CTRL_KEYSCLKS_MASK (0x10000000u)
#define CSL_SYS_PERI_CLK_CTRL_KEYSCLKS_SHIFT (0x0000001Cu)
#define CSL_SYS_PERI_CLK_CTRL_KEYSCLKS_RESETVAL (0x00000000u)
/*----KEYSCLKS Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_KEYSCLKS_RTCXI (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_KEYSCLKS_PLL0 (0x00000001u)


#define CSL_SYS_PERI_CLK_CTRL_DDRCLKS_MASK (0x08000000u)
#define CSL_SYS_PERI_CLK_CTRL_DDRCLKS_SHIFT (0x0000001Bu)
#define CSL_SYS_PERI_CLK_CTRL_DDRCLKS_RESETVAL (0x00000001u)
/*----DDRCLKS Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_DDRCLKS_PLL0 (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_DDRCLKS_PLL1 (0x00000001u)

#define CSL_SYS_PERI_CLK_CTRL_KARMCLKS_MASK (0x04000000u)
#define CSL_SYS_PERI_CLK_CTRL_KARMCLKS_SHIFT (0x0000001Au)
#define CSL_SYS_PERI_CLK_CTRL_KARMCLKS_RESETVAL (0x00000000u)
/*----KARMCLKS Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_KARMCLKS_PLL0 (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_KARMCLKS_PLL1 (0x00000001u)

#define CSL_SYS_PERI_CLK_CTRL_PLLDIV2_MASK (0x03FF0000u)
#define CSL_SYS_PERI_CLK_CTRL_PLLDIV2_SHIFT (0x00000010u)
#define CSL_SYS_PERI_CLK_CTRL_PLLDIV2_RESETVAL (0x0000003Fu)

#define CSL_SYS_PERI_CLK_CTRL_PLLDIV1_MASK (0x0000FF80u)
#define CSL_SYS_PERI_CLK_CTRL_PLLDIV1_SHIFT (0x00000007u)
#define CSL_SYS_PERI_CLK_CTRL_PLLDIV1_RESETVAL (0x0000001Fu)

#define CSL_SYS_PERI_CLK_CTRL_PLLDIV0_MASK (0x00000078u)
#define CSL_SYS_PERI_CLK_CTRL_PLLDIV0_SHIFT (0x00000003u)
#define CSL_SYS_PERI_CLK_CTRL_PLLDIV0_RESETVAL (0x0000000Fu)

#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT2EN_MASK (0x00000004u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT2EN_SHIFT (0x00000002u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT2EN_RESETVAL (0x00000000u)
/*----CLOCKOUT2EN Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT2EN_CLKOUT2_DISABLE (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT2EN_CLKOUT2_ENABLE (0x00000001u)

#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT1EN_MASK (0x00000002u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT1EN_SHIFT (0x00000001u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT1EN_RESETVAL (0x00000000u)
/*----CLOCKOUT1EN Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT1EN_CLKOUT1_DISABLE (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT1EN_CLKOUT1_ENABLE (0x00000001u)

#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT0EN_MASK (0x00000001u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT0EN_SHIFT (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT0EN_RESETVAL (0x00000000u)
/*----CLOCKOUT0EN Tokens----*/
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT0EN_CLKOUT0_DISABLE (0x00000000u)
#define CSL_SYS_PERI_CLK_CTRL_CLOCKOUT0EN_CLKOUT0_ENABLE (0x00000001u)

#define CSL_SYS_PERI_CLK_CTRL_RESETVAL (0x003F0FF8u)

/* DEEPSLEEP */

#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_MASK (0x80000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_SHIFT (0x0000001Fu)
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_RESETVAL (0x00000000u)
/*----SLEEPENABLE Tokens----*/
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_NORMAL_OPER_MODE (0x00000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_DEEPSLEEP_OPER_MODE (0x00000001u)

#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_MASK (0x40000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_SHIFT (0x0000001Eu)
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_RESETVAL (0x00000000u)
/*----SLEEPCOMPLETE Tokens----*/
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_DEV_DEEPSLEEP (0x00000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_DEV_OUTOF_DEEPSLEEP (0x00000001u)


#define CSL_SYS_DEEPSLEEP_COUNTER_MASK (0x0000FFFFu)
#define CSL_SYS_DEEPSLEEP_COUNTER_SHIFT (0x00000000u)
#define CSL_SYS_DEEPSLEEP_COUNTER_RESETVAL (0x0000176Bu)

#define CSL_SYS_DEEPSLEEP_RESETVAL (0x0000176Bu)

/* DFT_ENABLE */


#define CSL_SYS_DFT_ENABLE_DFT_EN_MASK (0x00000001u)
#define CSL_SYS_DFT_ENABLE_DFT_EN_SHIFT (0x00000000u)
#define CSL_SYS_DFT_ENABLE_DFT_EN_RESETVAL (0x00000000u)
/*----DFT_EN Tokens----*/
#define CSL_SYS_DFT_ENABLE_DFT_EN_DFT_DISABLE (0x00000000u)
#define CSL_SYS_DFT_ENABLE_DFT_EN_DFT_ENABLE (0x00000001u)

#define CSL_SYS_DFT_ENABLE_RESETVAL (0x00000000u)

/* VTP_CONTROL */


#define CSL_SYS_VTP_CONTROL_DLLRSTZ_MASK (0x00100000u)
#define CSL_SYS_VTP_CONTROL_DLLRSTZ_SHIFT (0x00000014u)
#define CSL_SYS_VTP_CONTROL_DLLRSTZ_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_CLKRSTZ_MASK (0x00080000u)
#define CSL_SYS_VTP_CONTROL_CLKRSTZ_SHIFT (0x00000013u)
#define CSL_SYS_VTP_CONTROL_CLKRSTZ_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_VREFEN_MASK (0x00040000u)
#define CSL_SYS_VTP_CONTROL_VREFEN_SHIFT (0x00000012u)
#define CSL_SYS_VTP_CONTROL_VREFEN_RESETVAL (0x00000000u)
/*----VREFEN Tokens----*/
#define CSL_SYS_VTP_CONTROL_VREFEN_EXT_PAD_REFERENCE (0x00000000u)
#define CSL_SYS_VTP_CONTROL_VREFEN_INT_REFERENCE (0x00000001u)

#define CSL_SYS_VTP_CONTROL_VREFTAP_MASK (0x00030000u)
#define CSL_SYS_VTP_CONTROL_VREFTAP_SHIFT (0x00000010u)
#define CSL_SYS_VTP_CONTROL_VREFTAP_RESETVAL (0x00000000u)
/*----VREFTAP Tokens----*/
#define CSL_SYS_VTP_CONTROL_VREFTAP_VDDS_50PCNT (0x00000000u)
#define CSL_SYS_VTP_CONTROL_VREFTAP_VDDS_47_5PCNT (0x00000001u)
#define CSL_SYS_VTP_CONTROL_VREFTAP_VDDS_52_5PCNT (0x00000002u)

#define CSL_SYS_VTP_CONTROL_READY_MASK (0x00008000u)
#define CSL_SYS_VTP_CONTROL_READY_SHIFT (0x0000000Fu)
#define CSL_SYS_VTP_CONTROL_READY_RESETVAL (0x00000000u)
/*----READY Tokens----*/
#define CSL_SYS_VTP_CONTROL_READY_VTP_NOTREADY (0x00000000u)
#define CSL_SYS_VTP_CONTROL_READY_VTP_READY (0x00000001u)

#define CSL_SYS_VTP_CONTROL_IOPWRDN_MASK (0x00004000u)
#define CSL_SYS_VTP_CONTROL_IOPWRDN_SHIFT (0x0000000Eu)
#define CSL_SYS_VTP_CONTROL_IOPWRDN_RESETVAL (0x00000000u)
/*----IOPWRDN Tokens----*/
#define CSL_SYS_VTP_CONTROL_IOPWRDN_DDR_IOBUF_PWDN_DISABLE (0x00000000u)
#define CSL_SYS_VTP_CONTROL_IOPWRDN_DDR_IOBUF_PWDN_ENABLE (0x00000001u)

#define CSL_SYS_VTP_CONTROL_CLRZ_MASK (0x00002000u)
#define CSL_SYS_VTP_CONTROL_CLRZ_SHIFT (0x0000000Du)
#define CSL_SYS_VTP_CONTROL_CLRZ_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_FORCEUPP_MASK (0x00001000u)
#define CSL_SYS_VTP_CONTROL_FORCEUPP_SHIFT (0x0000000Cu)
#define CSL_SYS_VTP_CONTROL_FORCEUPP_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_FORCEUPN_MASK (0x00000800u)
#define CSL_SYS_VTP_CONTROL_FORCEUPN_SHIFT (0x0000000Bu)
#define CSL_SYS_VTP_CONTROL_FORCEUPN_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_FORCEDNP_MASK (0x00000400u)
#define CSL_SYS_VTP_CONTROL_FORCEDNP_SHIFT (0x0000000Au)
#define CSL_SYS_VTP_CONTROL_FORCEDNP_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_FORCEDNN_MASK (0x00000200u)
#define CSL_SYS_VTP_CONTROL_FORCEDNN_SHIFT (0x00000009u)
#define CSL_SYS_VTP_CONTROL_FORCEDNN_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_PWRSAVE_MASK (0x00000100u)
#define CSL_SYS_VTP_CONTROL_PWRSAVE_SHIFT (0x00000008u)
#define CSL_SYS_VTP_CONTROL_PWRSAVE_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_LOCK_MASK (0x00000080u)
#define CSL_SYS_VTP_CONTROL_LOCK_SHIFT (0x00000007u)
#define CSL_SYS_VTP_CONTROL_LOCK_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_PWRDN_MASK (0x00000040u)
#define CSL_SYS_VTP_CONTROL_PWRDN_SHIFT (0x00000006u)
#define CSL_SYS_VTP_CONTROL_PWRDN_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_D0_MASK (0x00000020u)
#define CSL_SYS_VTP_CONTROL_D0_SHIFT (0x00000005u)
#define CSL_SYS_VTP_CONTROL_D0_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_D1_MASK (0x00000010u)
#define CSL_SYS_VTP_CONTROL_D1_SHIFT (0x00000004u)
#define CSL_SYS_VTP_CONTROL_D1_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_D2_MASK (0x00000008u)
#define CSL_SYS_VTP_CONTROL_D2_SHIFT (0x00000003u)
#define CSL_SYS_VTP_CONTROL_D2_RESETVAL (0x00000000u)

#define CSL_SYS_VTP_CONTROL_F0_MASK (0x00000004u)
#define CSL_SYS_VTP_CONTROL_F0_SHIFT (0x00000002u)
#define CSL_SYS_VTP_CONTROL_F0_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_F1_MASK (0x00000002u)
#define CSL_SYS_VTP_CONTROL_F1_SHIFT (0x00000001u)
#define CSL_SYS_VTP_CONTROL_F1_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_F2_MASK (0x00000001u)
#define CSL_SYS_VTP_CONTROL_F2_SHIFT (0x00000000u)
#define CSL_SYS_VTP_CONTROL_F2_RESETVAL (0x00000001u)

#define CSL_SYS_VTP_CONTROL_RESETVAL (0x00182077u)







/* PUPDCTL0 */

#define CSL_SYS_PUPDCTL0_GIO31_MASK (0x80000000u)
#define CSL_SYS_PUPDCTL0_GIO31_SHIFT (0x0000001Fu)
#define CSL_SYS_PUPDCTL0_GIO31_RESETVAL (0x00000001u)
/*----GIO31 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO31_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO31_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO30_MASK (0x40000000u)
#define CSL_SYS_PUPDCTL0_GIO30_SHIFT (0x0000001Eu)
#define CSL_SYS_PUPDCTL0_GIO30_RESETVAL (0x00000001u)
/*----GIO30 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO30_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO30_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO29_MASK (0x20000000u)
#define CSL_SYS_PUPDCTL0_GIO29_SHIFT (0x0000001Du)
#define CSL_SYS_PUPDCTL0_GIO29_RESETVAL (0x00000001u)
/*----GIO29 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO29_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO29_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO28_MASK (0x10000000u)
#define CSL_SYS_PUPDCTL0_GIO28_SHIFT (0x0000001Cu)
#define CSL_SYS_PUPDCTL0_GIO28_RESETVAL (0x00000001u)
/*----GIO28 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO28_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO28_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO27_MASK (0x08000000u)
#define CSL_SYS_PUPDCTL0_GIO27_SHIFT (0x0000001Bu)
#define CSL_SYS_PUPDCTL0_GIO27_RESETVAL (0x00000001u)
/*----GIO27 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO27_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO27_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO26_MASK (0x04000000u)
#define CSL_SYS_PUPDCTL0_GIO26_SHIFT (0x0000001Au)
#define CSL_SYS_PUPDCTL0_GIO26_RESETVAL (0x00000001u)
/*----GIO26 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO26_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO26_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO25_MASK (0x02000000u)
#define CSL_SYS_PUPDCTL0_GIO25_SHIFT (0x00000019u)
#define CSL_SYS_PUPDCTL0_GIO25_RESETVAL (0x00000001u)
/*----GIO25 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO25_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO25_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO24_MASK (0x01000000u)
#define CSL_SYS_PUPDCTL0_GIO24_SHIFT (0x00000018u)
#define CSL_SYS_PUPDCTL0_GIO24_RESETVAL (0x00000001u)
/*----GIO24 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO24_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO24_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO23_MASK (0x00800000u)
#define CSL_SYS_PUPDCTL0_GIO23_SHIFT (0x00000017u)
#define CSL_SYS_PUPDCTL0_GIO23_RESETVAL (0x00000001u)
/*----GIO23 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO23_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO23_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO22_MASK (0x00400000u)
#define CSL_SYS_PUPDCTL0_GIO22_SHIFT (0x00000016u)
#define CSL_SYS_PUPDCTL0_GIO22_RESETVAL (0x00000001u)
/*----GIO22 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO22_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO22_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO21_MASK (0x00200000u)
#define CSL_SYS_PUPDCTL0_GIO21_SHIFT (0x00000015u)
#define CSL_SYS_PUPDCTL0_GIO21_RESETVAL (0x00000001u)
/*----GIO21 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO21_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO21_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO20_MASK (0x00100000u)
#define CSL_SYS_PUPDCTL0_GIO20_SHIFT (0x00000014u)
#define CSL_SYS_PUPDCTL0_GIO20_RESETVAL (0x00000001u)
/*----GIO20 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO20_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO20_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO19_MASK (0x00080000u)
#define CSL_SYS_PUPDCTL0_GIO19_SHIFT (0x00000013u)
#define CSL_SYS_PUPDCTL0_GIO19_RESETVAL (0x00000001u)
/*----GIO19 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO19_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO19_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO18_MASK (0x00040000u)
#define CSL_SYS_PUPDCTL0_GIO18_SHIFT (0x00000012u)
#define CSL_SYS_PUPDCTL0_GIO18_RESETVAL (0x00000001u)
/*----GIO18 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO18_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO18_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO17_MASK (0x00020000u)
#define CSL_SYS_PUPDCTL0_GIO17_SHIFT (0x00000011u)
#define CSL_SYS_PUPDCTL0_GIO17_RESETVAL (0x00000001u)
/*----GIO17 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO17_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO17_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO16_MASK (0x00010000u)
#define CSL_SYS_PUPDCTL0_GIO16_SHIFT (0x00000010u)
#define CSL_SYS_PUPDCTL0_GIO16_RESETVAL (0x00000001u)
/*----GIO16 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO16_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO16_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO15_MASK (0x00008000u)
#define CSL_SYS_PUPDCTL0_GIO15_SHIFT (0x0000000Fu)
#define CSL_SYS_PUPDCTL0_GIO15_RESETVAL (0x00000001u)
/*----GIO15 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO15_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO15_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO14_MASK (0x00004000u)
#define CSL_SYS_PUPDCTL0_GIO14_SHIFT (0x0000000Eu)
#define CSL_SYS_PUPDCTL0_GIO14_RESETVAL (0x00000001u)
/*----GIO14 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO14_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO14_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO13_MASK (0x00002000u)
#define CSL_SYS_PUPDCTL0_GIO13_SHIFT (0x0000000Du)
#define CSL_SYS_PUPDCTL0_GIO13_RESETVAL (0x00000001u)
/*----GIO13 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO13_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO13_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO12_MASK (0x00001000u)
#define CSL_SYS_PUPDCTL0_GIO12_SHIFT (0x0000000Cu)
#define CSL_SYS_PUPDCTL0_GIO12_RESETVAL (0x00000001u)
/*----GIO12 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO12_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO12_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO11_MASK (0x00000800u)
#define CSL_SYS_PUPDCTL0_GIO11_SHIFT (0x0000000Bu)
#define CSL_SYS_PUPDCTL0_GIO11_RESETVAL (0x00000001u)
/*----GIO11 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO11_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO11_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO10_MASK (0x00000400u)
#define CSL_SYS_PUPDCTL0_GIO10_SHIFT (0x0000000Au)
#define CSL_SYS_PUPDCTL0_GIO10_RESETVAL (0x00000001u)
/*----GIO10 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO10_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO10_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO9_MASK (0x00000200u)
#define CSL_SYS_PUPDCTL0_GIO9_SHIFT (0x00000009u)
#define CSL_SYS_PUPDCTL0_GIO9_RESETVAL (0x00000001u)
/*----GIO9 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO9_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO9_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO8_MASK (0x00000100u)
#define CSL_SYS_PUPDCTL0_GIO8_SHIFT (0x00000008u)
#define CSL_SYS_PUPDCTL0_GIO8_RESETVAL (0x00000001u)
/*----GIO8 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO8_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO8_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO7_MASK (0x00000080u)
#define CSL_SYS_PUPDCTL0_GIO7_SHIFT (0x00000007u)
#define CSL_SYS_PUPDCTL0_GIO7_RESETVAL (0x00000001u)
/*----GIO7 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO7_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO7_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO6_MASK (0x00000040u)
#define CSL_SYS_PUPDCTL0_GIO6_SHIFT (0x00000006u)
#define CSL_SYS_PUPDCTL0_GIO6_RESETVAL (0x00000001u)
/*----GIO6 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO6_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO6_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO5_MASK (0x00000020u)
#define CSL_SYS_PUPDCTL0_GIO5_SHIFT (0x00000005u)
#define CSL_SYS_PUPDCTL0_GIO5_RESETVAL (0x00000001u)
/*----GIO5 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO5_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO5_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO4_MASK (0x00000010u)
#define CSL_SYS_PUPDCTL0_GIO4_SHIFT (0x00000004u)
#define CSL_SYS_PUPDCTL0_GIO4_RESETVAL (0x00000001u)
/*----GIO4 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO4_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO4_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO3_MASK (0x00000008u)
#define CSL_SYS_PUPDCTL0_GIO3_SHIFT (0x00000003u)
#define CSL_SYS_PUPDCTL0_GIO3_RESETVAL (0x00000001u)
/*----GIO3 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO3_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO3_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO2_MASK (0x00000004u)
#define CSL_SYS_PUPDCTL0_GIO2_SHIFT (0x00000002u)
#define CSL_SYS_PUPDCTL0_GIO2_RESETVAL (0x00000001u)
/*----GIO2 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO2_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO2_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO1_MASK (0x00000002u)
#define CSL_SYS_PUPDCTL0_GIO1_SHIFT (0x00000001u)
#define CSL_SYS_PUPDCTL0_GIO1_RESETVAL (0x00000001u)
/*----GIO1 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO1_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO1_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_GIO0_MASK (0x00000001u)
#define CSL_SYS_PUPDCTL0_GIO0_SHIFT (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO0_RESETVAL (0x00000001u)
/*----GIO0 Tokens----*/
#define CSL_SYS_PUPDCTL0_GIO0_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL0_GIO0_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL0_RESETVAL (0xFFFFFFFFu)

/* PUPDCTL1 */

#define CSL_SYS_PUPDCTL1_YIN7_0_MASK (0x80000000u)
#define CSL_SYS_PUPDCTL1_YIN7_0_SHIFT (0x0000001Fu)
#define CSL_SYS_PUPDCTL1_YIN7_0_RESETVAL (0x00000001u)
/*----YIN7_0 Tokens----*/
#define CSL_SYS_PUPDCTL1_YIN7_0_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_YIN7_0_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_CIN7_0_MASK (0x40000000u)
#define CSL_SYS_PUPDCTL1_CIN7_0_SHIFT (0x0000001Eu)
#define CSL_SYS_PUPDCTL1_CIN7_0_RESETVAL (0x00000001u)
/*----CIN7_0 Tokens----*/
#define CSL_SYS_PUPDCTL1_CIN7_0_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_CIN7_0_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO95_MASK (0x20000000u)
#define CSL_SYS_PUPDCTL1_GIO95_SHIFT (0x0000001Du)
#define CSL_SYS_PUPDCTL1_GIO95_RESETVAL (0x00000001u)
/*----GIO95 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO95_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO95_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO94_MASK (0x10000000u)
#define CSL_SYS_PUPDCTL1_GIO94_SHIFT (0x0000001Cu)
#define CSL_SYS_PUPDCTL1_GIO94_RESETVAL (0x00000001u)
/*----GIO94 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO94_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO94_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO93_MASK (0x08000000u)
#define CSL_SYS_PUPDCTL1_GIO93_SHIFT (0x0000001Bu)
#define CSL_SYS_PUPDCTL1_GIO93_RESETVAL (0x00000001u)
/*----GIO93 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO93_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO93_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO81_MASK (0x04000000u)
#define CSL_SYS_PUPDCTL1_GIO81_SHIFT (0x0000001Au)
#define CSL_SYS_PUPDCTL1_GIO81_RESETVAL (0x00000001u)
/*----GIO81 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO81_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO81_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO80_MASK (0x02000000u)
#define CSL_SYS_PUPDCTL1_GIO80_SHIFT (0x00000019u)
#define CSL_SYS_PUPDCTL1_GIO80_RESETVAL (0x00000001u)
/*----GIO80 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO80_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO80_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO78_MASK (0x01000000u)
#define CSL_SYS_PUPDCTL1_GIO78_SHIFT (0x00000018u)
#define CSL_SYS_PUPDCTL1_GIO78_RESETVAL (0x00000001u)
/*----GIO78 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO78_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO78_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO77_MASK (0x00800000u)
#define CSL_SYS_PUPDCTL1_GIO77_SHIFT (0x00000017u)
#define CSL_SYS_PUPDCTL1_GIO77_RESETVAL (0x00000001u)
/*----GIO77 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO77_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO77_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO76_MASK (0x00400000u)
#define CSL_SYS_PUPDCTL1_GIO76_SHIFT (0x00000016u)
#define CSL_SYS_PUPDCTL1_GIO76_RESETVAL (0x00000001u)
/*----GIO76 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO76_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO76_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO75_MASK (0x00200000u)
#define CSL_SYS_PUPDCTL1_GIO75_SHIFT (0x00000015u)
#define CSL_SYS_PUPDCTL1_GIO75_RESETVAL (0x00000001u)
/*----GIO75 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO75_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO75_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO74_MASK (0x00100000u)
#define CSL_SYS_PUPDCTL1_GIO74_SHIFT (0x00000014u)
#define CSL_SYS_PUPDCTL1_GIO74_RESETVAL (0x00000001u)
/*----GIO74 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO74_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO74_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO73_MASK (0x00080000u)
#define CSL_SYS_PUPDCTL1_GIO73_SHIFT (0x00000013u)
#define CSL_SYS_PUPDCTL1_GIO73_RESETVAL (0x00000001u)
/*----GIO73 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO73_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO73_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO52_MASK (0x00040000u)
#define CSL_SYS_PUPDCTL1_GIO52_SHIFT (0x00000012u)
#define CSL_SYS_PUPDCTL1_GIO52_RESETVAL (0x00000001u)
/*----GIO52 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO52_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO52_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO49_MASK (0x00020000u)
#define CSL_SYS_PUPDCTL1_GIO49_SHIFT (0x00000011u)
#define CSL_SYS_PUPDCTL1_GIO49_RESETVAL (0x00000001u)
/*----GIO49 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO49_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO49_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO48_MASK (0x00010000u)
#define CSL_SYS_PUPDCTL1_GIO48_SHIFT (0x00000010u)
#define CSL_SYS_PUPDCTL1_GIO48_RESETVAL (0x00000001u)
/*----GIO48 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO48_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO48_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO47_MASK (0x00008000u)
#define CSL_SYS_PUPDCTL1_GIO47_SHIFT (0x0000000Fu)
#define CSL_SYS_PUPDCTL1_GIO47_RESETVAL (0x00000001u)
/*----GIO47 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO47_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO47_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO46_MASK (0x00004000u)
#define CSL_SYS_PUPDCTL1_GIO46_SHIFT (0x0000000Eu)
#define CSL_SYS_PUPDCTL1_GIO46_RESETVAL (0x00000001u)
/*----GIO46 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO46_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO46_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO45_MASK (0x00002000u)
#define CSL_SYS_PUPDCTL1_GIO45_SHIFT (0x0000000Du)
#define CSL_SYS_PUPDCTL1_GIO45_RESETVAL (0x00000001u)
/*----GIO45 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO45_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO45_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO44_MASK (0x00001000u)
#define CSL_SYS_PUPDCTL1_GIO44_SHIFT (0x0000000Cu)
#define CSL_SYS_PUPDCTL1_GIO44_RESETVAL (0x00000001u)
/*----GIO44 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO44_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO44_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO43_MASK (0x00000800u)
#define CSL_SYS_PUPDCTL1_GIO43_SHIFT (0x0000000Bu)
#define CSL_SYS_PUPDCTL1_GIO43_RESETVAL (0x00000001u)
/*----GIO43 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO43_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO43_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO42_MASK (0x00000400u)
#define CSL_SYS_PUPDCTL1_GIO42_SHIFT (0x0000000Au)
#define CSL_SYS_PUPDCTL1_GIO42_RESETVAL (0x00000001u)
/*----GIO42 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO42_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO42_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO41_MASK (0x00000200u)
#define CSL_SYS_PUPDCTL1_GIO41_SHIFT (0x00000009u)
#define CSL_SYS_PUPDCTL1_GIO41_RESETVAL (0x00000001u)
/*----GIO41 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO41_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO41_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO40_MASK (0x00000100u)
#define CSL_SYS_PUPDCTL1_GIO40_SHIFT (0x00000008u)
#define CSL_SYS_PUPDCTL1_GIO40_RESETVAL (0x00000001u)
/*----GIO40 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO40_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO40_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO39_MASK (0x00000080u)
#define CSL_SYS_PUPDCTL1_GIO39_SHIFT (0x00000007u)
#define CSL_SYS_PUPDCTL1_GIO39_RESETVAL (0x00000001u)
/*----GIO39 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO39_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO39_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO38_MASK (0x00000040u)
#define CSL_SYS_PUPDCTL1_GIO38_SHIFT (0x00000006u)
#define CSL_SYS_PUPDCTL1_GIO38_RESETVAL (0x00000001u)
/*----GIO38 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO38_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO38_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO37_MASK (0x00000020u)
#define CSL_SYS_PUPDCTL1_GIO37_SHIFT (0x00000005u)
#define CSL_SYS_PUPDCTL1_GIO37_RESETVAL (0x00000001u)
/*----GIO37 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO37_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO37_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO36_MASK (0x00000010u)
#define CSL_SYS_PUPDCTL1_GIO36_SHIFT (0x00000004u)
#define CSL_SYS_PUPDCTL1_GIO36_RESETVAL (0x00000001u)
/*----GIO36 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO36_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO36_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO35_MASK (0x00000008u)
#define CSL_SYS_PUPDCTL1_GIO35_SHIFT (0x00000003u)
#define CSL_SYS_PUPDCTL1_GIO35_RESETVAL (0x00000001u)
/*----GIO35 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO35_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO35_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO34_MASK (0x00000004u)
#define CSL_SYS_PUPDCTL1_GIO34_SHIFT (0x00000002u)
#define CSL_SYS_PUPDCTL1_GIO34_RESETVAL (0x00000001u)
/*----GIO34 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO34_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO34_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO33_MASK (0x00000002u)
#define CSL_SYS_PUPDCTL1_GIO33_SHIFT (0x00000001u)
#define CSL_SYS_PUPDCTL1_GIO33_RESETVAL (0x00000001u)
/*----GIO33 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO33_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO33_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_GIO32_MASK (0x00000001u)
#define CSL_SYS_PUPDCTL1_GIO32_SHIFT (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO32_RESETVAL (0x00000001u)
/*----GIO32 Tokens----*/
#define CSL_SYS_PUPDCTL1_GIO32_PULLDOWN_DISABLE (0x00000000u)
#define CSL_SYS_PUPDCTL1_GIO32_PULLDOWN_ENABLE (0x00000001u)

#define CSL_SYS_PUPDCTL1_RESETVAL (0xFFFFFFFFu)

/* HDIMCOPBT */


#define CSL_SYS_HDIMCOPBT_INITRAM_MASK (0x00000010u)
#define CSL_SYS_HDIMCOPBT_INITRAM_SHIFT (0x00000004u)
#define CSL_SYS_HDIMCOPBT_INITRAM_RESETVAL (0x00000000u)
/*----INITRAM Tokens----*/
#define CSL_SYS_HDIMCOPBT_INITRAM_KLD_ITCM_DISABLED (0x00000000u)
#define CSL_SYS_HDIMCOPBT_INITRAM_KLD_ITCM_ENABLED (0x00000001u)


#define CSL_SYS_HDIMCOPBT_COPHLT_MASK (0x00000001u)
#define CSL_SYS_HDIMCOPBT_COPHLT_SHIFT (0x00000000u)
#define CSL_SYS_HDIMCOPBT_COPHLT_RESETVAL (0x00000001u)
/*----COPHLT Tokens----*/
#define CSL_SYS_HDIMCOPBT_COPHLT_KLD_FETCH_ENABLED (0x00000000u)
#define CSL_SYS_HDIMCOPBT_COPHLT_KLD_FETCH_STALLED (0x00000001u)

#define CSL_SYS_HDIMCOPBT_RESETVAL (0x00000001u)

/* PLL0_CONFIG */


#define CSL_SYS_PLL0_CONFIG_LOOPLOCK_MASK (0x10000000u)
#define CSL_SYS_PLL0_CONFIG_LOOPLOCK_SHIFT (0x0000001Cu)
#define CSL_SYS_PLL0_CONFIG_LOOPLOCK_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_LOCK123_MASK (0x0E000000u)
#define CSL_SYS_PLL0_CONFIG_LOCK123_SHIFT (0x00000019u)
#define CSL_SYS_PLL0_CONFIG_LOCK123_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_LOCK_MASK (0x01000000u)
#define CSL_SYS_PLL0_CONFIG_LOCK_SHIFT (0x00000018u)
#define CSL_SYS_PLL0_CONFIG_LOCK_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_BREAKLOCKZ_MASK (0x00800000u)
#define CSL_SYS_PLL0_CONFIG_BREAKLOCKZ_SHIFT (0x00000017u)
#define CSL_SYS_PLL0_CONFIG_BREAKLOCKZ_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_LOSSREF_MASK (0x00400000u)
#define CSL_SYS_PLL0_CONFIG_LOSSREF_SHIFT (0x00000016u)
#define CSL_SYS_PLL0_CONFIG_LOSSREF_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_TICOPWDN_MASK (0x00200000u)
#define CSL_SYS_PLL0_CONFIG_TICOPWDN_SHIFT (0x00000015u)
#define CSL_SYS_PLL0_CONFIG_TICOPWDN_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_RECAL_MASK (0x00100000u)
#define CSL_SYS_PLL0_CONFIG_RECAL_SHIFT (0x00000014u)
#define CSL_SYS_PLL0_CONFIG_RECAL_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_FLG_RECAL_MASK (0x00080000u)
#define CSL_SYS_PLL0_CONFIG_FLG_RECAL_SHIFT (0x00000013u)
#define CSL_SYS_PLL0_CONFIG_FLG_RECAL_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_HIGHJITTER_MASK (0x00040000u)
#define CSL_SYS_PLL0_CONFIG_HIGHJITTER_SHIFT (0x00000012u)
#define CSL_SYS_PLL0_CONFIG_HIGHJITTER_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_BYPASS_MASK (0x00020000u)
#define CSL_SYS_PLL0_CONFIG_BYPASS_SHIFT (0x00000011u)
#define CSL_SYS_PLL0_CONFIG_BYPASS_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_LIMP_MASK (0x00010000u)
#define CSL_SYS_PLL0_CONFIG_LIMP_SHIFT (0x00000010u)
#define CSL_SYS_PLL0_CONFIG_LIMP_RESETVAL (0x00000000u)


#define CSL_SYS_PLL0_CONFIG_ULOWCLKEN_MASK (0x00000400u)
#define CSL_SYS_PLL0_CONFIG_ULOWCLKEN_SHIFT (0x0000000Au)
#define CSL_SYS_PLL0_CONFIG_ULOWCLKEN_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_FUTUREBITS_MASK (0x00000380u)
#define CSL_SYS_PLL0_CONFIG_FUTUREBITS_SHIFT (0x00000007u)
#define CSL_SYS_PLL0_CONFIG_FUTUREBITS_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_DCOLPMODE_MASK (0x00000060u)
#define CSL_SYS_PLL0_CONFIG_DCOLPMODE_SHIFT (0x00000005u)
#define CSL_SYS_PLL0_CONFIG_DCOLPMODE_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_CLKRAMPLEVEL_MASK (0x00000018u)
#define CSL_SYS_PLL0_CONFIG_CLKRAMPLEVEL_SHIFT (0x00000003u)
#define CSL_SYS_PLL0_CONFIG_CLKRAMPLEVEL_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_CLKRAMPRATE_MASK (0x00000007u)
#define CSL_SYS_PLL0_CONFIG_CLKRAMPRATE_SHIFT (0x00000000u)
#define CSL_SYS_PLL0_CONFIG_CLKRAMPRATE_RESETVAL (0x00000000u)

#define CSL_SYS_PLL0_CONFIG_RESETVAL (0x00000000u)

/* PLL1_CONFIG */


#define CSL_SYS_PLL1_CONFIG_LOOPLOCK_MASK (0x10000000u)
#define CSL_SYS_PLL1_CONFIG_LOOPLOCK_SHIFT (0x0000001Cu)
#define CSL_SYS_PLL1_CONFIG_LOOPLOCK_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_LOCK123_MASK (0x0E000000u)
#define CSL_SYS_PLL1_CONFIG_LOCK123_SHIFT (0x00000019u)
#define CSL_SYS_PLL1_CONFIG_LOCK123_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_LOCK_MASK (0x01000000u)
#define CSL_SYS_PLL1_CONFIG_LOCK_SHIFT (0x00000018u)
#define CSL_SYS_PLL1_CONFIG_LOCK_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_BREAKLOCKZ_MASK (0x00800000u)
#define CSL_SYS_PLL1_CONFIG_BREAKLOCKZ_SHIFT (0x00000017u)
#define CSL_SYS_PLL1_CONFIG_BREAKLOCKZ_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_LOSSREF_MASK (0x00400000u)
#define CSL_SYS_PLL1_CONFIG_LOSSREF_SHIFT (0x00000016u)
#define CSL_SYS_PLL1_CONFIG_LOSSREF_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_TICOPWDN_MASK (0x00200000u)
#define CSL_SYS_PLL1_CONFIG_TICOPWDN_SHIFT (0x00000015u)
#define CSL_SYS_PLL1_CONFIG_TICOPWDN_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_RECAL_MASK (0x00100000u)
#define CSL_SYS_PLL1_CONFIG_RECAL_SHIFT (0x00000014u)
#define CSL_SYS_PLL1_CONFIG_RECAL_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_FLG_RECAL_MASK (0x00080000u)
#define CSL_SYS_PLL1_CONFIG_FLG_RECAL_SHIFT (0x00000013u)
#define CSL_SYS_PLL1_CONFIG_FLG_RECAL_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_HIGHJITTER_MASK (0x00040000u)
#define CSL_SYS_PLL1_CONFIG_HIGHJITTER_SHIFT (0x00000012u)
#define CSL_SYS_PLL1_CONFIG_HIGHJITTER_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_BYPASS_MASK (0x00020000u)
#define CSL_SYS_PLL1_CONFIG_BYPASS_SHIFT (0x00000011u)
#define CSL_SYS_PLL1_CONFIG_BYPASS_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_LIMP_MASK (0x00010000u)
#define CSL_SYS_PLL1_CONFIG_LIMP_SHIFT (0x00000010u)
#define CSL_SYS_PLL1_CONFIG_LIMP_RESETVAL (0x00000000u)


#define CSL_SYS_PLL1_CONFIG_ULOWCLKEN_MASK (0x00000400u)
#define CSL_SYS_PLL1_CONFIG_ULOWCLKEN_SHIFT (0x0000000Au)
#define CSL_SYS_PLL1_CONFIG_ULOWCLKEN_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_FUTUREBITS_MASK (0x00000380u)
#define CSL_SYS_PLL1_CONFIG_FUTUREBITS_SHIFT (0x00000007u)
#define CSL_SYS_PLL1_CONFIG_FUTUREBITS_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_DCOLPMODE_MASK (0x00000060u)
#define CSL_SYS_PLL1_CONFIG_DCOLPMODE_SHIFT (0x00000005u)
#define CSL_SYS_PLL1_CONFIG_DCOLPMODE_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_CLKRAMPLEVEL_MASK (0x00000018u)
#define CSL_SYS_PLL1_CONFIG_CLKRAMPLEVEL_SHIFT (0x00000003u)
#define CSL_SYS_PLL1_CONFIG_CLKRAMPLEVEL_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_CLKRAMPRATE_MASK (0x00000007u)
#define CSL_SYS_PLL1_CONFIG_CLKRAMPRATE_SHIFT (0x00000000u)
#define CSL_SYS_PLL1_CONFIG_CLKRAMPRATE_RESETVAL (0x00000000u)

#define CSL_SYS_PLL1_CONFIG_RESETVAL (0x00000000u)

#endif
