Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Mar  4 18:09:39 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rx_slave/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx_slave/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx_slave/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx_slave/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     58.920        0.000                      0                  105        0.115        0.000                      0                  105       16.667        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
CLK_I           {0.000 41.667}     83.333          12.000          
  clk16         {0.000 31.250}     62.500          16.000          
  clk_feedback  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                            16.667        0.000                       0                     1  
  clk16              58.920        0.000                      0                  101        0.115        0.000                      0                  101       30.750        0.000                       0                    57  
  clk_feedback                                                                                                                                                   16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk16              clk16                   59.821        0.000                      0                    4        0.754        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk16
  To Clock:  clk16

Setup :            0  Failing Endpoints,  Worst Slack       58.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.920ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.413%)  route 2.471ns (74.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 68.342 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.531     9.506    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.513    68.342    tx_slave/clk16_BUFG
    SLICE_X3Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.325    68.667    
                         clock uncertainty           -0.036    68.631    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205    68.426    tx_slave/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         68.426    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                 58.920    

Slack (MET) :             58.920ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.413%)  route 2.471ns (74.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 68.342 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.531     9.506    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.513    68.342    tx_slave/clk16_BUFG
    SLICE_X3Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.325    68.667    
                         clock uncertainty           -0.036    68.631    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205    68.426    tx_slave/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         68.426    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                 58.920    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    

Slack (MET) :             59.086ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.534%)  route 2.331ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 68.343 - 62.500 ) 
    Source Clock Delay      (SCD):    6.193ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.633     6.193    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419     6.612 r  tx_slave/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           1.061     7.673    tx_slave/FSM_onehot_state_reg[6]_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.299     7.972 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.880     8.851    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.975 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.391     9.366    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.514    68.343    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.350    68.693    
                         clock uncertainty           -0.036    68.657    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.452    tx_slave/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         68.452    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 59.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rx_slave/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.581     1.830    rx_slave/clk16_BUFG
    SLICE_X65Y76         FDRE                                         r  rx_slave/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  rx_slave/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.063     2.034    rx_slave/rx_data[3]
    SLICE_X64Y76         FDRE                                         r  rx_slave/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.376    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/DATA_reg[3]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.076     1.919    rx_slave/DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.101     2.081    comm_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.045     2.126 r  comm_master/DATA_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.126    comm_master/DATA_OUT[0]
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[0]/C
                         clock pessimism             -0.535     1.853    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.974    comm_master/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rx_slave/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.650%)  route 0.112ns (44.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.581     1.830    rx_slave/clk16_BUFG
    SLICE_X63Y76         FDRE                                         r  rx_slave/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  rx_slave/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.112     2.083    rx_slave/rx_data[2]
    SLICE_X64Y76         FDRE                                         r  rx_slave/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.376    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/DATA_reg[2]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.076     1.919    rx_slave/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.121     2.102    comm_master/FSM_onehot_state_reg_n_0_[10]
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.045     2.147 r  comm_master/DATA_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.147    comm_master/DATA_OUT[2]
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[2]/C
                         clock pessimism             -0.535     1.853    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120     1.973    comm_master/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.125     2.106    comm_master/FSM_onehot_state_reg_n_0_[10]
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.045     2.151 r  comm_master/DATA_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.151    comm_master/DATA_OUT[3]
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[3]/C
                         clock pessimism             -0.535     1.853    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.974    comm_master/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X1Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.122     2.103    comm_master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.533     1.855    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.066     1.921    comm_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.147%)  route 0.140ns (49.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.140     2.121    comm_master/FSM_onehot_state_reg_n_0_[10]
    SLICE_X0Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X0Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.533     1.855    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.070     1.925    comm_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/DATA_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X0Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.148     2.129    comm_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.045     2.174 r  comm_master/DATA_OUT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.174    comm_master/DATA_OUT[6]
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[6]/C
                         clock pessimism             -0.533     1.855    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.976    comm_master/DATA_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.959%)  route 0.141ns (50.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X0Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.141     2.122    comm_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X1Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.535     1.853    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.070     1.923    comm_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.098%)  route 0.125ns (46.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.840    tx_slave/clk16_BUFG
    SLICE_X3Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  tx_slave/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.125     2.105    tx_slave/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.388    tx_slave/clk16_BUFG
    SLICE_X3Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.533     1.855    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.047     1.902    tx_slave/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk16
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clock/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    clk16_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y34      comm_master/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y34      comm_master/DATA_OUT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y35      comm_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y35      comm_master/FSM_onehot_state_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X61Y76     rx_slave/baud_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X61Y76     rx_slave/baud_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X61Y76     rx_slave/baud_counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         31.250      30.750     SLICE_X61Y76     rx_slave/baud_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y34      comm_master/DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y34      comm_master/DATA_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y34      comm_master/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y34      comm_master/DATA_OUT_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y34      comm_master/DATA_OUT_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk16
  To Clock:  clk16

Setup :            0  Failing Endpoints,  Worst Slack       59.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.821ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.322%)  route 1.623ns (73.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 68.321 - 62.500 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.606     6.166    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.456     6.622 r  rx_slave/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          1.085     7.707    rx_slave/state__0[2]
    SLICE_X62Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.831 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.538     8.369    rx_slave/RX_READY
    SLICE_X61Y76         FDCE                                         f  rx_slave/baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.493    68.321    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDCE                                         r  rx_slave/baud_counter_reg[1]/C
                         clock pessimism              0.309    68.630    
                         clock uncertainty           -0.036    68.595    
    SLICE_X61Y76         FDCE (Recov_fdce_C_CLR)     -0.405    68.190    rx_slave/baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         68.190    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                 59.821    

Slack (MET) :             59.821ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.322%)  route 1.623ns (73.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 68.321 - 62.500 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.606     6.166    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.456     6.622 r  rx_slave/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          1.085     7.707    rx_slave/state__0[2]
    SLICE_X62Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.831 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.538     8.369    rx_slave/RX_READY
    SLICE_X61Y76         FDCE                                         f  rx_slave/baud_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.493    68.321    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDCE                                         r  rx_slave/baud_counter_reg[2]/C
                         clock pessimism              0.309    68.630    
                         clock uncertainty           -0.036    68.595    
    SLICE_X61Y76         FDCE (Recov_fdce_C_CLR)     -0.405    68.190    rx_slave/baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         68.190    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                 59.821    

Slack (MET) :             59.867ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.322%)  route 1.623ns (73.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 68.321 - 62.500 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.606     6.166    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.456     6.622 r  rx_slave/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          1.085     7.707    rx_slave/state__0[2]
    SLICE_X62Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.831 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.538     8.369    rx_slave/RX_READY
    SLICE_X61Y76         FDPE                                         f  rx_slave/baud_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.493    68.321    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDPE                                         r  rx_slave/baud_counter_reg[0]/C
                         clock pessimism              0.309    68.630    
                         clock uncertainty           -0.036    68.595    
    SLICE_X61Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    68.236    rx_slave/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         68.236    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                 59.867    

Slack (MET) :             59.867ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.322%)  route 1.623ns (73.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 68.321 - 62.500 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.606     6.166    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.456     6.622 r  rx_slave/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          1.085     7.707    rx_slave/state__0[2]
    SLICE_X62Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.831 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.538     8.369    rx_slave/RX_READY
    SLICE_X61Y76         FDPE                                         f  rx_slave/baud_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          1.493    68.321    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDPE                                         r  rx_slave/baud_counter_reg[3]/C
                         clock pessimism              0.309    68.630    
                         clock uncertainty           -0.036    68.595    
    SLICE_X61Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    68.236    rx_slave/baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         68.236    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                 59.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.227ns (32.658%)  route 0.468ns (67.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.580     1.829    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.128     1.957 r  rx_slave/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.267     2.224    rx_slave/state__0[1]
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.099     2.323 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.201     2.524    rx_slave/RX_READY
    SLICE_X61Y76         FDCE                                         f  rx_slave/baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.846     2.374    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDCE                                         r  rx_slave/baud_counter_reg[1]/C
                         clock pessimism             -0.512     1.862    
    SLICE_X61Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.770    rx_slave/baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.227ns (32.658%)  route 0.468ns (67.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.580     1.829    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.128     1.957 r  rx_slave/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.267     2.224    rx_slave/state__0[1]
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.099     2.323 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.201     2.524    rx_slave/RX_READY
    SLICE_X61Y76         FDCE                                         f  rx_slave/baud_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.846     2.374    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDCE                                         r  rx_slave/baud_counter_reg[2]/C
                         clock pessimism             -0.512     1.862    
    SLICE_X61Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.770    rx_slave/baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[0]/PRE
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.227ns (32.658%)  route 0.468ns (67.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.580     1.829    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.128     1.957 r  rx_slave/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.267     2.224    rx_slave/state__0[1]
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.099     2.323 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.201     2.524    rx_slave/RX_READY
    SLICE_X61Y76         FDPE                                         f  rx_slave/baud_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.846     2.374    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDPE                                         r  rx_slave/baud_counter_reg[0]/C
                         clock pessimism             -0.512     1.862    
    SLICE_X61Y76         FDPE (Remov_fdpe_C_PRE)     -0.095     1.767    rx_slave/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[3]/PRE
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.227ns (32.658%)  route 0.468ns (67.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.580     1.829    rx_slave/clk16_BUFG
    SLICE_X62Y75         FDRE                                         r  rx_slave/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.128     1.957 r  rx_slave/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.267     2.224    rx_slave/state__0[1]
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.099     2.323 f  rx_slave/LEDS_reg[6]_i_1/O
                         net (fo=11, routed)          0.201     2.524    rx_slave/RX_READY
    SLICE_X61Y76         FDPE                                         f  rx_slave/baud_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=55, routed)          0.846     2.374    rx_slave/clk16_BUFG
    SLICE_X61Y76         FDPE                                         r  rx_slave/baud_counter_reg[3]/C
                         clock pessimism             -0.512     1.862    
    SLICE_X61Y76         FDPE (Remov_fdpe_C_PRE)     -0.095     1.767    rx_slave/baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.757    





