Analysis & Synthesis report for PipelinedProcessor
Thu Oct 17 13:00:05 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1
 16. Source assignments for InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1
 17. Source assignments for InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1
 18. Source assignments for InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1
 19. Source assignments for DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1
 20. Source assignments for DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1
 21. Source assignments for DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1
 22. Source assignments for DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1
 23. Source assignments for Register:rf|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated
 24. Source assignments for Register:rf|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated
 25. Parameter Settings for User Entity Instance: Mux2by1:pcmux
 26. Parameter Settings for User Entity Instance: FF32:ff0
 27. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: FF32:ff1
 32. Parameter Settings for User Entity Instance: FF32:ff2
 33. Parameter Settings for User Entity Instance: Mux2by1:srcbmux
 34. Parameter Settings for User Entity Instance: FF32:ff3
 35. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: FF32:ff4
 40. Parameter Settings for User Entity Instance: Mux3by1:resultmux
 41. Parameter Settings for Inferred Entity Instance: Register:rf|altsyncram:registers_rtl_0
 42. Parameter Settings for Inferred Entity Instance: Register:rf|altsyncram:registers_rtl_1
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "FF32:ff4"
 45. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst3"
 46. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst2"
 47. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst1"
 48. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst0"
 49. Port Connectivity Checks: "Adder:a0"
 50. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst3"
 51. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst2"
 52. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst1"
 53. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst0"
 54. In-System Memory Content Editor Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 17 13:00:04 2024       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; PipelinedProcessor                          ;
; Top-level Entity Name           ; PipelinedProcessor                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1140                                        ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,131,968                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; PipelinedProcessor ; PipelinedProcessor ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; ../SingleCycleProcessor/Register/Register.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v                                              ;             ;
; ../SingleCycleProcessor/Mux3by1/Mux3by1.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v                                                ;             ;
; ../SingleCycleProcessor/Mux2by1/Mux2by1.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v                                                ;             ;
; ../SingleCycleProcessor/MainDecoder/MainDecoder.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v                                        ;             ;
; ../SingleCycleProcessor/FF32/FF32.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v                                                      ;             ;
; ../SingleCycleProcessor/Extend/Extend.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v                                                  ;             ;
; ../SingleCycleProcessor/DataMemory/RAM.v                           ; yes             ; User Wizard-Generated File                   ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v                                                 ;             ;
; ../SingleCycleProcessor/DataMemory/DataMemory.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v                                          ;             ;
; ../SingleCycleProcessor/AluDecoder/AluDecoder.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder/AluDecoder.v                                          ;             ;
; ../SingleCycleProcessor/Instruction Memory/InstructionMemory.v     ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v                           ;             ;
; ../SingleCycleProcessor/Instruction Memory/INST.v                  ; yes             ; User Wizard-Generated File                   ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v                                        ;             ;
; ../SingleCycleProcessor/ALU/ALU.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v                                                        ;             ;
; ../SingleCycleProcessor/Adder/Adder.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v                                                    ;             ;
; Controller1.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v                                                      ;             ;
; PipelinedProcessor.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                           ;             ;
; db/altsyncram_d8j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf                                             ;             ;
; db/altsyncram_snk2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_snk2.tdf                                             ;             ;
; ../SingleCycleProcessor/SCPF/HazardCode.mif                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif                                              ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;             ;
; db/altsyncram_den1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf                                             ;             ;
; db/altsyncram_lre2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/decode_61a.tdf                                                  ;             ;
; db/mux_tfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/mux_tfb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld  ;
; db/ip/sld9b35f49c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;             ;
; db/altsyncram_6ji1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_6ji1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 857       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1159      ;
;     -- 7 input functions                    ; 22        ;
;     -- 6 input functions                    ; 316       ;
;     -- 5 input functions                    ; 173       ;
;     -- 4 input functions                    ; 249       ;
;     -- <=3 input functions                  ; 399       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1140      ;
;                                             ;           ;
; I/O pins                                    ; 2         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2131968   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 934       ;
; Total fan-out                               ; 19171     ;
; Average fan-out                             ; 7.20      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PipelinedProcessor                                                                                                                     ; 1159 (14)           ; 1140 (0)                  ; 2131968           ; 0          ; 2    ; 0            ; |PipelinedProcessor                                                                                                                                                                                                                                                                                                                                            ; PipelinedProcessor                ; work         ;
;    |ALU:alu|                                                                                                                            ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|ALU:alu                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;    |Adder:a0|                                                                                                                           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Adder:a0                                                                                                                                                                                                                                                                                                                                   ; Adder                             ; work         ;
;    |Adder:a1|                                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Adder:a1                                                                                                                                                                                                                                                                                                                                   ; Adder                             ; work         ;
;    |Controller1:c|                                                                                                                      ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Controller1:c                                                                                                                                                                                                                                                                                                                              ; Controller1                       ; work         ;
;       |AluDecoder:ad|                                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Controller1:c|AluDecoder:ad                                                                                                                                                                                                                                                                                                                ; AluDecoder                        ; work         ;
;       |MainDecoder:md|                                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Controller1:c|MainDecoder:md                                                                                                                                                                                                                                                                                                               ; MainDecoder                       ; work         ;
;    |DataMemory:DM|                                                                                                                      ; 452 (0)             ; 191 (0)                   ; 2097152           ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM                                                                                                                                                                                                                                                                                                                              ; DataMemory                        ; work         ;
;       |RAM:RAM_inst0|                                                                                                                   ; 125 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 125 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 125 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 56 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_a|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode4|                                                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 69 (55)             ; 44 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst1|                                                                                                                   ; 109 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 109 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 109 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 69 (55)             ; 44 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst2|                                                                                                                   ; 109 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 109 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 109 (0)             ; 47 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 69 (55)             ; 44 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst3|                                                                                                                   ; 109 (0)             ; 50 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 109 (0)             ; 50 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_den1:auto_generated|                                                                                            ; 109 (0)             ; 50 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_den1                   ; work         ;
;                |altsyncram_lre2:altsyncram1|                                                                                            ; 40 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_lre2                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                            ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |mux_tfb:mux6|                                                                                                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                        ; mux_tfb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 69 (55)             ; 44 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Extend:ext|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Extend:ext                                                                                                                                                                                                                                                                                                                                 ; Extend                            ; work         ;
;    |FF32:ff0|                                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|FF32:ff0                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff1|                                                                                                                           ; 0 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|FF32:ff1                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff2|                                                                                                                           ; 0 (0)               ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|FF32:ff2                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff3|                                                                                                                           ; 0 (0)               ; 103 (103)                 ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|FF32:ff3                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff4|                                                                                                                           ; 0 (0)               ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|FF32:ff4                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |InstructionMemory:IM|                                                                                                               ; 160 (0)             ; 152 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM                                                                                                                                                                                                                                                                                                                       ; InstructionMemory                 ; work         ;
;       |INST:INST_inst0|                                                                                                                 ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_d8j1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_d8j1                   ; work         ;
;                |altsyncram_snk2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1                                                                                                                                                                                                            ; altsyncram_snk2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |INST:INST_inst1|                                                                                                                 ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_d8j1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_d8j1                   ; work         ;
;                |altsyncram_snk2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1                                                                                                                                                                                                            ; altsyncram_snk2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |INST:INST_inst2|                                                                                                                 ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_d8j1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_d8j1                   ; work         ;
;                |altsyncram_snk2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1                                                                                                                                                                                                            ; altsyncram_snk2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |INST:INST_inst3|                                                                                                                 ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_d8j1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_d8j1                   ; work         ;
;                |altsyncram_snk2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1                                                                                                                                                                                                            ; altsyncram_snk2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |Mux2by1:srcbmux|                                                                                                                    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Mux2by1:srcbmux                                                                                                                                                                                                                                                                                                                            ; Mux2by1                           ; work         ;
;    |Mux3by1:resultmux|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|Mux3by1:resultmux                                                                                                                                                                                                                                                                                                                          ; Mux3by1                           ; work         ;
;    |Register:rf|                                                                                                                        ; 73 (73)             ; 88 (88)                   ; 2048              ; 0          ; 0    ; 0            ; |PipelinedProcessor|Register:rf                                                                                                                                                                                                                                                                                                                                ; Register                          ; work         ;
;       |altsyncram:registers_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PipelinedProcessor|Register:rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_6ji1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PipelinedProcessor|Register:rf|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_6ji1                   ; work         ;
;       |altsyncram:registers_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PipelinedProcessor|Register:rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_6ji1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PipelinedProcessor|Register:rf|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_6ji1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 183 (1)             ; 218 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 182 (0)             ; 218 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 182 (0)             ; 218 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 182 (1)             ; 218 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 181 (0)             ; 206 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 181 (138)           ; 206 (176)                 ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                   ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                   ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                   ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                   ;
; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; ../SCPF/HazardCode.mif ;
; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; ../SCPF/HazardCode.mif ;
; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; ../SCPF/HazardCode.mif ;
; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; ../SCPF/HazardCode.mif ;
; Register:rf|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; Register:rf|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelinedProcessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2] ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2] ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[2] ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[1]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[1] ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[1]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[1] ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[1]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[1] ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[0]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[0] ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[0]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[0] ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[0]                      ; Merged with DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|address_reg_a[0] ;
; FF32:ff2|q[52..62]                                                                                                                                           ; Merged with FF32:ff2|q[63]                                                                                                                          ;
; FF32:ff1|q[1]                                                                                                                                                ; Merged with FF32:ff1|q[33]                                                                                                                          ;
; FF32:ff1|q[0]                                                                                                                                                ; Merged with FF32:ff1|q[32]                                                                                                                          ;
; FF32:ff2|q[1]                                                                                                                                                ; Merged with FF32:ff2|q[70]                                                                                                                          ;
; FF32:ff2|q[0]                                                                                                                                                ; Merged with FF32:ff2|q[69]                                                                                                                          ;
; Register:rf|registers~1                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~2                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~3                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~4                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~5                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~6                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~7                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~8                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~9                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~10                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~11                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~12                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~13                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~14                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~15                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~16                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~17                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~18                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~19                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~20                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~21                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~22                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~23                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~24                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~25                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~26                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~27                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~28                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~29                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~30                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~31                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~32                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~34                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~35                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~36                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~37                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~38                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~39                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~40                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~41                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~42                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~43                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~44                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~45                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~46                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~47                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~48                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~49                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~50                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~51                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~52                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~53                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~54                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~55                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~56                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~57                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~58                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~59                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~60                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~61                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~62                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~63                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~64                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; Register:rf|registers~65                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                         ;
; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                              ;
; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                              ;
; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                              ;
; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                              ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; Total Number of Removed Registers = 96                                                                                                                       ;                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1140  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 312   ;
; Number of registers using Asynchronous Clear ; 866   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 477   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; Register:rf|registers_rtl_0_bypass[0]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[1]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[2]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[3]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[4]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[5]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[6]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[7]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[8]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[9]  ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[10] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[11] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[12] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[13] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[14] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[15] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[16] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[17] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[18] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[19] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[20] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[21] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[22] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[23] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[24] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[25] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[26] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[27] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[28] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[29] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[30] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[31] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[32] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[33] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[34] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[35] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[36] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[37] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[38] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[39] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[40] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[41] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_0_bypass[42] ; Register:rf|registers_rtl_0 ;
; Register:rf|registers_rtl_1_bypass[0]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[1]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[2]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[3]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[4]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[5]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[6]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[7]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[8]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[9]  ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[10] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[11] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[12] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[13] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[14] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[15] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[16] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[17] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[18] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[19] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[20] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[21] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[22] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[23] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[24] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[25] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[26] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[27] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[28] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[29] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[30] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[31] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[32] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[33] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[34] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[35] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[36] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[37] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[38] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[39] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[40] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[41] ; Register:rf|registers_rtl_1 ;
; Register:rf|registers_rtl_1_bypass[42] ; Register:rf|registers_rtl_1 ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PipelinedProcessor|FF32:ff2|q[159]                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PipelinedProcessor|FF32:ff2|q[111]                                                                                                                                                                                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |PipelinedProcessor|FF32:ff4|q[67]                                                                                                                                                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PipelinedProcessor|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |PipelinedProcessor|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PipelinedProcessor|Mux3by1:resultmux|y[17]                                                                                                                                                                             ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; No         ; |PipelinedProcessor|ALU:alu|Mux17                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Register:rf|altsyncram:registers_rtl_0|altsyncram_6ji1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Register:rf|altsyncram:registers_rtl_1|altsyncram_6ji1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2by1:pcmux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                             ;
; WIDTH_A                            ; 8                      ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 1                      ; Untyped                                             ;
; WIDTHAD_B                          ; 1                      ; Untyped                                             ;
; NUMWORDS_B                         ; 1                      ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; INIT_FILE                          ; ../SCPF/HazardCode.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_d8j1        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                             ;
; WIDTH_A                            ; 8                      ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 1                      ; Untyped                                             ;
; WIDTHAD_B                          ; 1                      ; Untyped                                             ;
; NUMWORDS_B                         ; 1                      ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; INIT_FILE                          ; ../SCPF/HazardCode.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_d8j1        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                             ;
; WIDTH_A                            ; 8                      ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 1                      ; Untyped                                             ;
; WIDTHAD_B                          ; 1                      ; Untyped                                             ;
; NUMWORDS_B                         ; 1                      ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; INIT_FILE                          ; ../SCPF/HazardCode.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_d8j1        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                ;
+------------------------------------+------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                             ;
; WIDTH_A                            ; 8                      ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                             ;
; WIDTH_B                            ; 1                      ; Untyped                                             ;
; WIDTHAD_B                          ; 1                      ; Untyped                                             ;
; NUMWORDS_B                         ; 1                      ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                             ;
; INIT_FILE                          ; ../SCPF/HazardCode.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_d8j1        ; Untyped                                             ;
+------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 96    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 175   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2by1:srcbmux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff3 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 105   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_den1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_den1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_den1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_den1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff4 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 104   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3by1:resultmux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Register:rf|altsyncram:registers_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_6ji1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Register:rf|altsyncram:registers_rtl_1 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_6ji1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                   ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Register:rf|altsyncram:registers_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Register:rf|altsyncram:registers_rtl_1                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FF32:ff4"                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; q[102..101] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst3" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; address[1..0] ; Input ; Info     ; Stuck at VCC         ;
+---------------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst2" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; address[1] ; Input ; Info     ; Stuck at VCC            ;
; address[0] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst1" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; address[1] ; Input ; Info     ; Stuck at GND            ;
; address[0] ; Input ; Info     ; Stuck at VCC            ;
+------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst0" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; address[1..0] ; Input ; Info     ; Stuck at GND         ;
+---------------+-------+----------+----------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Adder:a0"       ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst3" ;
+---------------+-------+----------+-------------------------------+
; Port          ; Type  ; Severity ; Details                       ;
+---------------+-------+----------+-------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at VCC                  ;
+---------------+-------+----------+-------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst2" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; address[1] ; Input ; Info     ; Stuck at VCC                     ;
; address[0] ; Input ; Info     ; Stuck at GND                     ;
+------------+-------+----------+----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst1" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; address[1] ; Input ; Info     ; Stuck at GND                     ;
; address[0] ; Input ; Info     ; Stuck at VCC                     ;
+------------+-------+----------+----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst0" ;
+---------------+-------+----------+-------------------------------+
; Port          ; Type  ; Severity ; Details                       ;
+---------------+-------+----------+-------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at GND                  ;
+---------------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 8     ; 1024  ; Read/Write ; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated ;
; 1              ; NONE        ; 8     ; 1024  ; Read/Write ; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated ;
; 2              ; NONE        ; 8     ; 1024  ; Read/Write ; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated ;
; 3              ; NONE        ; 8     ; 1024  ; Read/Write ; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated ;
; 4              ; NONE        ; 8     ; 65536 ; Read/Write ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated          ;
; 5              ; NONE        ; 8     ; 65536 ; Read/Write ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated          ;
; 6              ; NONE        ; 8     ; 65536 ; Read/Write ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated          ;
; 7              ; NONE        ; 8     ; 65536 ; Read/Write ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 922                         ;
;     CLR               ; 435                         ;
;     CLR SCLR          ; 64                          ;
;     CLR SLD           ; 42                          ;
;     ENA               ; 92                          ;
;     ENA CLR           ; 58                          ;
;     ENA CLR SLD       ; 104                         ;
;     ENA SLD           ; 32                          ;
;     plain             ; 95                          ;
; arriav_lcell_comb     ; 976                         ;
;     arith             ; 199                         ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 32                          ;
;         5 data inputs ; 32                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 761                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 150                         ;
;         4 data inputs ; 221                         ;
;         5 data inputs ; 108                         ;
;         6 data inputs ; 260                         ;
; boundary_port         ; 218                         ;
; stratixv_ram_block    ; 352                         ;
;                       ;                             ;
; Max LUT depth         ; 7.20                        ;
; Average LUT depth     ; 2.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Oct 17 12:58:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedProcessor -c PipelinedProcessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/register/register.v
    Info (12023): Found entity 1: Register File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux3by1/mux3by1.v
    Info (12023): Found entity 1: Mux3by1 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux2by1/mux2by1.v
    Info (12023): Found entity 1: Mux2by1 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder_tb.v
    Info (12023): Found entity 1: MainDecoder_tb File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder.v
    Info (12023): Found entity 1: MainDecoder File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v
    Info (12023): Found entity 1: FF32 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/extend/extend.v
    Info (12023): Found entity 1: Extend File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath_tb.v
    Info (12023): Found entity 1: DataPath_tb File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/controller/controller_tb.v
    Info (12023): Found entity 1: Controller_tb File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Controller/Controller_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/aludecoder/aludecoder.v
    Info (12023): Found entity 1: AluDecoder File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder/AluDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/inst.v
    Info (12023): Found entity 1: INST File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/adder/adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller1.v
    Info (12023): Found entity 1: Controller1 File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipelinedprocessor.v
    Info (12023): Found entity 1: PipelinedProcessor File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 1
Info (12127): Elaborating entity "PipelinedProcessor" for the top level hierarchy
Info (12128): Elaborating entity "Mux2by1" for hierarchy "Mux2by1:pcmux" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 27
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff0" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 29
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:IM" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 32
Info (12128): Elaborating entity "INST" for hierarchy "InstructionMemory:IM|INST:INST_inst0" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v Line: 3
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 82
Info (12130): Elaborated megafunction instantiation "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 82
Info (12133): Instantiated megafunction "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../SCPF/HazardCode.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8j1.tdf
    Info (12023): Found entity 1: altsyncram_d8j1 File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d8j1" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_snk2.tdf
    Info (12023): Found entity 1: altsyncram_snk2 File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_snk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_snk2" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|altsyncram_snk2:altsyncram1" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf Line: 35
Warning (113028): 912 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif Line: 1
    Warning (113027): Addresses ranging from 112 to 1023 are not initialized File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif Line: 1
Warning (113031): 4 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported. File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif Line: 1
    Warning (113030): Memory Initialization File address 96 is reinitialized File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/ Line: 121
    Warning (113030): Memory Initialization File address 97 is reinitialized File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/ Line: 122
    Warning (113030): Memory Initialization File address 98 is reinitialized File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/ Line: 123
    Warning (113030): Memory Initialization File address 99 is reinitialized File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/ Line: 124
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf Line: 36
Info (12133): Instantiated megafunction "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_d8j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:a0" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 33
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff1" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 36
Info (12128): Elaborating entity "Controller1" for hierarchy "Controller1:c" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 40
Info (12128): Elaborating entity "MainDecoder" for hierarchy "Controller1:c|MainDecoder:md" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v Line: 13
Info (12128): Elaborating entity "AluDecoder" for hierarchy "Controller1:c|AluDecoder:ad" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v Line: 14
Info (12128): Elaborating entity "Register" for hierarchy "Register:rf" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 41
Info (12128): Elaborating entity "Extend" for hierarchy "Extend:ext" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 42
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff2" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 47
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 51
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff3" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 62
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DM" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 65
Info (12128): Elaborating entity "RAM" for hierarchy "DataMemory:DM|RAM:RAM_inst0" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v Line: 9
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 86
Info (12133): Instantiated megafunction "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_den1.tdf
    Info (12023): Found entity 1: altsyncram_den1 File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_den1" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lre2.tdf
    Info (12023): Found entity 1: altsyncram_lre2 File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lre2" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_dla:decode4" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|decode_61a:rden_decode_a" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|mux_tfb:mux6" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf Line: 38
Info (12133): Instantiated megafunction "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff4" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 69
Info (12128): Elaborating entity "Mux3by1" for hierarchy "Mux3by1:resultmux" File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v Line: 71
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.17.12:59:20 Progress: Loading sld9b35f49c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 382
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (276020): Inferred RAM node "Register:rf|registers_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Register:rf|registers_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Register:rf|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Register:rf|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Register:rf|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "Register:rf|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf
    Info (12023): Found entity 1: altsyncram_6ji1 File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_6ji1.tdf Line: 28
Info (144001): Generated suppressed messages file C:/Users/PC/Desktop/fyd/PipelinedProcessor/output_files/PipelinedProcessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2192 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1833 logic cells
    Info (21064): Implemented 352 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4935 megabytes
    Info: Processing ended: Thu Oct 17 13:00:05 2024
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/fyd/PipelinedProcessor/output_files/PipelinedProcessor.map.smsg.


