0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x002e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0033: mov_imm:
	regs[5] = 0x69b7c96e, opcode= 0x04
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0054: mov_imm:
	regs[5] = 0xed4f8c7a, opcode= 0x04
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x007b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x07
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0093: mov_imm:
	regs[5] = 0x92081eab, opcode= 0x04
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x009c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x00c6: mov_imm:
	regs[5] = 0xf82842bb, opcode= 0x04
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x010b: mov_imm:
	regs[5] = 0xe616e434, opcode= 0x04
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x07
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0132: mov_imm:
	regs[5] = 0x4ed2d57c, opcode= 0x04
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x07
0x016b: mov_imm:
	regs[5] = 0x711572cf, opcode= 0x04
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x017a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x07
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x019b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x019e: mov_imm:
	regs[5] = 0xd8929762, opcode= 0x04
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x01b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01bc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x01e0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x01e3: mov_imm:
	regs[5] = 0x688e819f, opcode= 0x04
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x01ec: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x01ef: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0207: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x020a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x020d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0210: mov_imm:
	regs[5] = 0x177dee3a, opcode= 0x04
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x07
0x021c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x021f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0222: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0228: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x022e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0231: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x07
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x023d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0240: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0246: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0249: mov_imm:
	regs[5] = 0xe1ac2b5, opcode= 0x04
0x024f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0252: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0255: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0258: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x025c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x07
0x026a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x026d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0273: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0276: mov_imm:
	regs[5] = 0xf45a0658, opcode= 0x04
0x027c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0285: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0288: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x028e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0294: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0298: jmp_imm:
	pc += 0x1, opcode= 0x07
0x029d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x02ac: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x02af: mov_imm:
	regs[5] = 0x31480b4, opcode= 0x04
0x02b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x02b8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x02bb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x02be: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x02c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02cd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x02d3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x02d6: mov_imm:
	regs[5] = 0x893a721d, opcode= 0x04
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02e5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02ee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02f4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0300: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0303: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x030c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x030f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0312: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0315: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0318: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x031b: mov_imm:
	regs[5] = 0xc36e2697, opcode= 0x04
0x0321: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0324: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0327: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x032a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x032d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0331: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0336: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x033f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0342: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0345: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0348: mov_imm:
	regs[5] = 0x53010c2c, opcode= 0x04
0x034e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0357: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x035a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0360: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0366: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0369: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x036c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x036f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0372: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0375: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0378: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x037b: mov_imm:
	regs[5] = 0x2b54503c, opcode= 0x04
0x0381: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0384: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x07
0x038d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0390: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0394: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x039c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x039f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03b1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x03b4: mov_imm:
	regs[5] = 0x99a77beb, opcode= 0x04
0x03ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03bd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x03c0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03c6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x03d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03de: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03e4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x03e7: mov_imm:
	regs[5] = 0xf4fad2e1, opcode= 0x04
0x03ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x03f9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x03fc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x03ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0402: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x07
0x040b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x07
0x041d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0420: mov_imm:
	regs[5] = 0x5b50185c, opcode= 0x04
0x0426: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x042f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0432: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0438: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x043e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0441: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x07
0x044a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x044d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0456: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0459: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x045c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x045f: mov_imm:
	regs[5] = 0xdd726d38, opcode= 0x04
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x07
0x046b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0474: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0477: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x047a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x047d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x048f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x04a4: mov_imm:
	regs[5] = 0x190f3f22, opcode= 0x04
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04b3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x04b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04c2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04c8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04cb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x04da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04e0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x04e3: mov_imm:
	regs[5] = 0x3842d73, opcode= 0x04
0x04e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04ec: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x04ef: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x04f2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x04f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0501: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0504: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0507: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x050a: mov_imm:
	regs[5] = 0xaf7a7a30, opcode= 0x04
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0534: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0546: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x054c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x054f: mov_imm:
	regs[5] = 0xecfb46b2, opcode= 0x04
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x07
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0585: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0588: mov_imm:
	regs[5] = 0xfad231b1, opcode= 0x04
0x058e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0591: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0594: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x059a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05a9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05be: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x05c1: mov_imm:
	regs[5] = 0xa69db52f, opcode= 0x04
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05ca: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x05cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f4: mov_imm:
	regs[5] = 0x8fd695cb, opcode= 0x04
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05fd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0600: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x060f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x07
0x061b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x061e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0627: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x062a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x062d: mov_imm:
	regs[5] = 0x5ef5d30a, opcode= 0x04
0x0633: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0636: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x063f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0642: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0645: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x064b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x064e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0651: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0654: mov_imm:
	regs[5] = 0x9d2b7695, opcode= 0x04
0x065a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x065d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0660: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0666: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x066c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0670: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0675: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x067b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x067e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0684: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0687: mov_imm:
	regs[5] = 0xe8fac52b, opcode= 0x04
0x068d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0690: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x06ae: mov_imm:
	regs[5] = 0x3a862f49, opcode= 0x04
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x06b7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x06ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x06c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06e4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06ea: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x06ed: mov_imm:
	regs[5] = 0x58e21d66, opcode= 0x04
0x06f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x06f6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0702: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x07
0x070e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0712: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0717: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x071a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x071d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0720: mov_imm:
	regs[5] = 0xf1fb4c6a, opcode= 0x04
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x07
0x072c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x072f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0732: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0738: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0744: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0747: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0750: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0753: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0756: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x075c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x075f: mov_imm:
	regs[5] = 0x14ecda56, opcode= 0x04
0x0765: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0768: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x076b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x076e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x07
0x077d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0789: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x078c: mov_imm:
	regs[5] = 0x912b9b69, opcode= 0x04
0x0792: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0796: jmp_imm:
	pc += 0x1, opcode= 0x07
0x079b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x07b9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ce: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07d4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x07d7: mov_imm:
	regs[5] = 0xa129f4b7, opcode= 0x04
0x07de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07ec: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07fb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0801: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0804: mov_imm:
	regs[5] = 0x4ad6f411, opcode= 0x04
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0810: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x082e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0831: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x07
0x083d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x07
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0855: mov_imm:
	regs[5] = 0xe1db4053, opcode= 0x04
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0861: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0864: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x07
0x086d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0870: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0873: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0876: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0879: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x087c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x087f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0882: mov_imm:
	regs[5] = 0xd254ad10, opcode= 0x04
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x07
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0891: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x07
0x089a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08a6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x08a9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08b8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x08c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x08c7: mov_imm:
	regs[5] = 0x4e99305, opcode= 0x04
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x08dc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x08df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x08eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x08ee: mov_imm:
	regs[5] = 0xb7c7b441, opcode= 0x04
0x08f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x08f7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x08fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0900: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x07
0x090c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x090f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0918: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x091b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x091e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0921: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0924: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0927: mov_imm:
	regs[5] = 0xe0b6bbe8, opcode= 0x04
0x092d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0939: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x093c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0945: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0948: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x094b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x094e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0951: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0954: mov_imm:
	regs[5] = 0xe5e86f04, opcode= 0x04
0x095a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0963: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0966: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0972: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0978: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0981: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x07
0x098a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x098d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0993: mov_imm:
	regs[5] = 0xa8e296e, opcode= 0x04
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x099c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x099f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09a2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09ab: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09b1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x09b4: mov_imm:
	regs[5] = 0x38e570ae, opcode= 0x04
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x09cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09d2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09d8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x09db: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ea: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09f6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ff: mov_imm:
	regs[5] = 0xcf8301f7, opcode= 0x04
0x0a05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a08: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a1a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a29: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a2f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a32: mov_imm:
	regs[5] = 0x8fea3e89, opcode= 0x04
0x0a38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a3b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a3e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a4a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a4d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a56: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a5c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0a5f: mov_imm:
	regs[5] = 0x963cd45, opcode= 0x04
0x0a65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a68: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0a6b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a6e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a7d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a83: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a86: mov_imm:
	regs[5] = 0x61095294, opcode= 0x04
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a95: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a9e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0aa4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0abc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ac8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0acb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ad1: mov_imm:
	regs[5] = 0x83096c5a, opcode= 0x04
0x0ad7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ada: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0add: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ae0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ae3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ae6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aef: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0af8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0afb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0afe: mov_imm:
	regs[5] = 0xd87b45a1, opcode= 0x04
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b13: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b1c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b22: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b28: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b2b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b34: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b3a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b3d: mov_imm:
	regs[5] = 0xdfd43c10, opcode= 0x04
0x0b43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b46: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b49: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b61: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b64: mov_imm:
	regs[5] = 0x7506f0ae, opcode= 0x04
0x0b6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b73: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b7c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b88: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b8e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b91: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b9a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ba0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ba3: mov_imm:
	regs[5] = 0x56bb0a4e, opcode= 0x04
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0baf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0bb2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0bb5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bb8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0bc1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bdc: mov_imm:
	regs[5] = 0xe31474b3, opcode= 0x04
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bf4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c00: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c03: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c0a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c12: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c24: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c27: mov_imm:
	regs[5] = 0x3ebf2b50, opcode= 0x04
0x0c2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c30: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c39: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c42: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c51: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c57: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c5a: mov_imm:
	regs[5] = 0xf325c07e, opcode= 0x04
0x0c60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c69: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c6c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c72: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c81: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c90: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c96: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c99: mov_imm:
	regs[5] = 0xedae962b, opcode= 0x04
0x0c9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ca8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0cab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cb4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cbd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0cc3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0cc6: mov_imm:
	regs[5] = 0x93b53d5a, opcode= 0x04
0x0ccc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ccf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0cde: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ce4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ce7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0cea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cf7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d08: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d0b: mov_imm:
	regs[5] = 0xf5e92e5b, opcode= 0x04
0x0d11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d14: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d1d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d26: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d2f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d38: mov_imm:
	regs[5] = 0x2c4e7b57, opcode= 0x04
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d47: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d4a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d5c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d65: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d74: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d7a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d7d: mov_imm:
	regs[5] = 0xec637052, opcode= 0x04
0x0d83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d86: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0d89: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d9b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0da1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0daa: mov_imm:
	regs[5] = 0xe904341b, opcode= 0x04
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0db9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0dbc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dc8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0dce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0dd1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ddd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0de0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0de3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0de6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0def: mov_imm:
	regs[5] = 0x507fbc95, opcode= 0x04
0x0df5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0df8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0dfb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0dfe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e0d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e19: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e1c: mov_imm:
	regs[5] = 0x4640f56c, opcode= 0x04
0x0e22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e34: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e40: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e43: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e58: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e5e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0e61: mov_imm:
	regs[5] = 0x8cf0e649, opcode= 0x04
0x0e68: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e70: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0e73: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e7c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e8b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e91: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e9a: mov_imm:
	regs[5] = 0x92c83e2a, opcode= 0x04
0x0ea0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ea3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0ea6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0eac: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0eb2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0eb5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0eb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ebb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ec4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ec7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ecd: mov_imm:
	regs[5] = 0xb44f155, opcode= 0x04
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ed9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0edc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0edf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0eeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ef7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f03: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f06: mov_imm:
	regs[5] = 0x75dadc8b, opcode= 0x04
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f15: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f18: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f1e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f2a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f33: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f42: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f48: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f4b: mov_imm:
	regs[5] = 0x1df88463, opcode= 0x04
0x0f51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f54: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f57: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f5a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f75: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f78: mov_imm:
	regs[5] = 0x13516fe4, opcode= 0x04
0x0f7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f81: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f84: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f8a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f96: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f9f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fba: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0fbd: mov_imm:
	regs[5] = 0x94e1632d, opcode= 0x04
0x0fc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0fc6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0fc9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0fcc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0fcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fdb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fe4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fe7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ff0: mov_imm:
	regs[5] = 0x6c13ce91, opcode= 0x04
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ffc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1005: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x07
0x100e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1014: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x101a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x101d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1020: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1029: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x102c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x102f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1032: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1035: mov_imm:
	regs[5] = 0xda485f98, opcode= 0x04
0x103b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x103e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1041: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1044: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x07
0x104d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1050: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1053: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1056: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1059: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x105c: mov_imm:
	regs[5] = 0xdff6dbbe, opcode= 0x04
0x1062: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x07
0x106b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x106e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1074: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x107a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x107d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1080: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1089: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1092: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x07
0x109b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x109e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x10a1: mov_imm:
	regs[5] = 0xbabd2ce4, opcode= 0x04
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x10b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x10b3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10b6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10c5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ce: mov_imm:
	regs[5] = 0xa5d0ba06, opcode= 0x04
0x10d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10ec: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x10ef: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x10f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10fe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1101: mov_imm:
	regs[5] = 0x8b4e095f, opcode= 0x04
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1113: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x07
0x111c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x111f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1122: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1125: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x07
0x112e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1137: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x113a: mov_imm:
	regs[5] = 0x48eb7444, opcode= 0x04
0x1140: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1143: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1146: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x114c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1161: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1164: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1167: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x116a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x116d: mov_imm:
	regs[5] = 0xc7c16ca5, opcode= 0x04
0x1173: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1176: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1179: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x117c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x117f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1182: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1185: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1188: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x118b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1194: mov_imm:
	regs[5] = 0xb290adf1, opcode= 0x04
0x119a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x11a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11ac: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11b8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11cd: mov_imm:
	regs[5] = 0x1e89c805, opcode= 0x04
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x11df: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x11e2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11fd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1206: mov_imm:
	regs[5] = 0xcb5f0e4b, opcode= 0x04
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x07
0x121e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1224: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x122a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x122d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1230: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1233: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1236: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1239: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1242: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1245: mov_imm:
	regs[5] = 0x6e52785a, opcode= 0x04
0x124b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x124e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1251: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1254: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x07
0x125d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1266: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1269: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x126c: mov_imm:
	regs[5] = 0xcdab1511, opcode= 0x04
0x1272: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1275: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x07
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x07
0x128a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1290: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1293: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1296: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1299: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ab: mov_imm:
	regs[5] = 0x541c6c0d, opcode= 0x04
0x12b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x12b4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x12b7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12c0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x12c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12c9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12cf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x12d2: mov_imm:
	regs[5] = 0x9743126b, opcode= 0x04
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12e7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x12ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12fc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1308: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1311: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1314: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1317: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x131a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x131d: mov_imm:
	regs[5] = 0xdd356918, opcode= 0x04
0x1323: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1326: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1329: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x132c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x132f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1338: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x133b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1344: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1347: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x134a: mov_imm:
	regs[5] = 0xff3db9f3, opcode= 0x04
0x1350: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1359: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x135c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1362: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x136b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1374: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1377: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x137a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x137d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1380: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1383: mov_imm:
	regs[5] = 0xc720504d, opcode= 0x04
0x1389: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x138c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x138f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1392: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1395: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1398: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x139b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x139e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13aa: mov_imm:
	regs[5] = 0x1f25ab61, opcode= 0x04
0x13b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13b9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x13c8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x13ce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13d7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13e6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13ec: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x13ef: mov_imm:
	regs[5] = 0xf4967c39, opcode= 0x04
0x13f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13fe: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1401: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1404: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1407: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x140a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1413: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x07
0x141c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x141f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1428: mov_imm:
	regs[5] = 0x33dbbeb0, opcode= 0x04
0x142e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1437: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x143a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1440: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1446: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1449: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1452: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1455: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1458: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x145b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x145e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1467: mov_imm:
	regs[5] = 0x7c4ecb4a, opcode= 0x04
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1473: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1476: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x147f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1482: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1485: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1488: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x148b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x148e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1492: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1497: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x149a: mov_imm:
	regs[5] = 0x8c94394f, opcode= 0x04
0x14a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14a3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x14a6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14b8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14bb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x14be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ca: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14d0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x14d3: mov_imm:
	regs[5] = 0x68a01a7f, opcode= 0x04
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14e2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x14e5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x14e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x14eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14f1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14f7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x14fa: mov_imm:
	regs[5] = 0x5ef5af84, opcode= 0x04
0x1500: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1503: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1506: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x150c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1512: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1515: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x07
0x151e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1527: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x152a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x152d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1530: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1539: mov_imm:
	regs[5] = 0x5388ad67, opcode= 0x04
0x153f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1542: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1545: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1548: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x154b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1554: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1557: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1560: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1563: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x07
0x156c: mov_imm:
	regs[5] = 0x832c5fef, opcode= 0x04
0x1572: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1575: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1578: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1584: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x158a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1593: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x07
0x159c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x159f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15a8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15ae: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x15b1: mov_imm:
	regs[5] = 0xcddae5fa, opcode= 0x04
0x15b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15ba: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x15bd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x15c0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15d5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15e1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ea: mov_imm:
	regs[5] = 0x1f746a13, opcode= 0x04
0x15f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x15fc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1602: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1608: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x160b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x160e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1617: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1620: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1623: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x07
0x162c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x162f: mov_imm:
	regs[5] = 0x8ca87ab8, opcode= 0x04
0x1635: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1638: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x163b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x163e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1641: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1644: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x07
0x164d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1656: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1659: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1662: mov_imm:
	regs[5] = 0xcfb8b15c, opcode= 0x04
0x1668: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x166b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x166e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1674: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x167a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x167d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1680: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1683: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1686: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x168f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1692: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1695: mov_imm:
	regs[5] = 0x7b414459, opcode= 0x04
0x169b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x16a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x16a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16bf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16cb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x16ce: mov_imm:
	regs[5] = 0x5bdce456, opcode= 0x04
0x16d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16dd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x16e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16f2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x16f5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x16f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1701: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1704: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x07
0x170d: mov_imm:
	regs[5] = 0x28bcf6cc, opcode= 0x04
0x1713: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1716: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1719: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x171c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1725: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1728: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x172b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x172e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1731: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1734: mov_imm:
	regs[5] = 0xc61e4c75, opcode= 0x04
0x173a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x173d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1746: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x174c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1758: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1761: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1764: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1767: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x176a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1773: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1776: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1779: mov_imm:
	regs[5] = 0xa9a8f9d, opcode= 0x04
0x177f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1782: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1785: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1789: jmp_imm:
	pc += 0x1, opcode= 0x07
0x178e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1797: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x179a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17a9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x17ac: mov_imm:
	regs[5] = 0x6600c77f, opcode= 0x04
0x17b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x17b5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17be: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17c4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x17ca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x17d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17e8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17f4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x17f7: mov_imm:
	regs[5] = 0x9e6a0200, opcode= 0x04
0x17fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1800: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1809: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x180c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x180f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1818: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x181b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x181e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1821: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1824: mov_imm:
	regs[5] = 0x3e519067, opcode= 0x04
0x182a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x182d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1836: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1842: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1848: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1854: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x07
0x185d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x07
0x186c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1875: mov_imm:
	regs[5] = 0x187d5da7, opcode= 0x04
0x187b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x187e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1881: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1884: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1887: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x188d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1896: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1899: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x189c: mov_imm:
	regs[5] = 0x16ba1f59, opcode= 0x04
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18ab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x18ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x18b4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x18ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x18bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18c6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18cc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x18cf: mov_imm:
	regs[5] = 0x6a10831c, opcode= 0x04
0x18d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18d8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x18db: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18e4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x18e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18ed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18f3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x18f6: mov_imm:
	regs[5] = 0x1932cab3, opcode= 0x04
0x18fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18ff: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1902: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x07
0x190e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x191d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1920: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1923: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x07
0x192c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x192f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1932: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1935: mov_imm:
	regs[5] = 0x45653d96, opcode= 0x04
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1941: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1944: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x07
0x194d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1950: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1953: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x07
0x195c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x195f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1968: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x196b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1974: mov_imm:
	regs[5] = 0x66edeaa5, opcode= 0x04
0x197a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1983: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1986: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x198c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1992: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x07
0x199b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x199e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19a4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x19ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19bf: mov_imm:
	regs[5] = 0x570a5fa1, opcode= 0x04
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19ce: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x19da: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x19dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19e9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x19ec: mov_imm:
	regs[5] = 0x6ed57d20, opcode= 0x04
0x19f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19fb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x19ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a04: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a3d: mov_imm:
	regs[5] = 0x95fb4317, opcode= 0x04
0x1a43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a46: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1a49: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a52: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a6a: mov_imm:
	regs[5] = 0x18414645, opcode= 0x04
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a8e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a91: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aa0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1aa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1aaf: mov_imm:
	regs[5] = 0xabce2d20, opcode= 0x04
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ac7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1aca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1acd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ad0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ad3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ad6: mov_imm:
	regs[5] = 0x6ee89a74, opcode= 0x04
0x1adc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1adf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ae8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1aee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1af4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1af7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1afa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1afd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b06: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b0c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b0f: mov_imm:
	regs[5] = 0xa4c01b5c, opcode= 0x04
0x1b15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b1e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b21: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b24: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b2d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b36: mov_imm:
	regs[5] = 0x342c4f8e, opcode= 0x04
0x1b3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1b48: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b4e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b60: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b66: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b6f: mov_imm:
	regs[5] = 0x18ba1df2, opcode= 0x04
0x1b75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b78: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b7b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b7e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b8d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b99: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b9c: mov_imm:
	regs[5] = 0xc952895c, opcode= 0x04
0x1ba2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ba5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ba8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bb4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1bba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1bc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bc4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1bcc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1bd8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1be1: mov_imm:
	regs[5] = 0x81248475, opcode= 0x04
0x1be7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1bea: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bfc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1bff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c05: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c0e: mov_imm:
	regs[5] = 0x30020fb7, opcode= 0x04
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c20: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c26: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c2f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c3e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c44: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1c47: mov_imm:
	regs[5] = 0x8850fb49, opcode= 0x04
0x1c4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c50: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c53: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c56: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c5f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c65: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c68: mov_imm:
	regs[5] = 0x58089d1a, opcode= 0x04
0x1c6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c71: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c74: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c7a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c80: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c83: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c92: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c9e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1ca1: mov_imm:
	regs[5] = 0x5e466f20, opcode= 0x04
0x1ca7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1caa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cb3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1cb6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1cb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cbf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ccb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cd4: mov_imm:
	regs[5] = 0x3376a47a, opcode= 0x04
0x1cda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ce6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cf8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1cfb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d10: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d13: mov_imm:
	regs[5] = 0xe65032af, opcode= 0x04
0x1d19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d1c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d1f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d22: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d2b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d31: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d3a: mov_imm:
	regs[5] = 0x9eec8bde, opcode= 0x04
0x1d40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d49: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d4c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d52: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d58: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d5b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d6a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d76: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d79: mov_imm:
	regs[5] = 0xc7bda00, opcode= 0x04
0x1d7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d88: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d8b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d8e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1da3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1daf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1db2: mov_imm:
	regs[5] = 0x2f4339c3, opcode= 0x04
0x1db8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1dbb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1dbe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1dc4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1dca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1dcd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1dd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1dd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ddf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1de2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1deb: mov_imm:
	regs[5] = 0x7c79ac26, opcode= 0x04
0x1df1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1df4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dfd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e00: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e09: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e15: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1e18: mov_imm:
	regs[5] = 0x7c16c6c0, opcode= 0x04
0x1e1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e21: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1e24: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e2a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e36: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e39: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e48: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e54: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e57: mov_imm:
	regs[5] = 0xbdaa6327, opcode= 0x04
0x1e5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e60: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e63: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e66: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e7b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1e7e: mov_imm:
	regs[5] = 0x1a8b34b5, opcode= 0x04
0x1e84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e9f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ea2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1eae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1eb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1eb4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1eb7: mov_imm:
	regs[5] = 0xaade0bbd, opcode= 0x04
0x1ebd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ec0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ec3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ec6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ec9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ed2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ed5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ed8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1edb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ede: mov_imm:
	regs[5] = 0x6f0a2af8, opcode= 0x04
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1efc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f02: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f0e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f11: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f20: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f26: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f2f: mov_imm:
	regs[5] = 0x2c8a325e, opcode= 0x04
0x1f35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f3e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f47: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f4a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f5f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1f62: mov_imm:
	regs[5] = 0xf9caccd8, opcode= 0x04
0x1f68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f71: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1f74: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f80: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f86: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f98: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f9e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1fa1: mov_imm:
	regs[5] = 0x97b1993f, opcode= 0x04
0x1fa7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1faa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1fad: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1fb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fbf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fc5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fce: mov_imm:
	regs[5] = 0x2fb9f4ed, opcode= 0x04
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1fdd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1fec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ffb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ffe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2001: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2004: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2008: jmp_imm:
	pc += 0x1, opcode= 0x07
0x200d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2010: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2013: mov_imm:
	regs[5] = 0x416502c1, opcode= 0x04
0x2019: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2022: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2025: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2028: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x202b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x202e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2031: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2034: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2037: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x203a: mov_imm:
	regs[5] = 0xb759168a, opcode= 0x04
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2046: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2049: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2052: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2058: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x205e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2061: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2064: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x07
0x206d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2070: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2073: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x07
0x207c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x207f: mov_imm:
	regs[5] = 0xc259fb8a, opcode= 0x04
0x2085: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x07
0x208e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2091: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2094: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2097: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x209a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x209d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20a9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x20ac: mov_imm:
	regs[5] = 0x959c3c68, opcode= 0x04
0x20b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20b5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x20b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x20ca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x20cd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x20d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20dc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20e8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x20eb: mov_imm:
	regs[5] = 0xb05463a3, opcode= 0x04
0x20f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20f4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x20f7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20fa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2109: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x210c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x210f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2112: mov_imm:
	regs[5] = 0x9fa73771, opcode= 0x04
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x07
0x211e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2124: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x212a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2130: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2133: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2136: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2139: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2142: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2145: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2148: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x214b: mov_imm:
	regs[5] = 0xdc5baee8, opcode= 0x04
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2157: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x215a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2163: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x07
0x216c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2170: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2175: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2178: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x217b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x217e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2182: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2187: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x218a: mov_imm:
	regs[5] = 0xf7069b7f, opcode= 0x04
0x2190: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2193: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2196: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21c0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21d2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x21d5: mov_imm:
	regs[5] = 0x487af31, opcode= 0x04
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x21e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x21ea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x21ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2208: mov_imm:
	regs[5] = 0xe330c26a, opcode= 0x04
0x220e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2217: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2220: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2226: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2229: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x07
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2244: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2247: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x224a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x224d: mov_imm:
	regs[5] = 0xae07927f, opcode= 0x04
0x2253: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x07
0x225c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x225f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2268: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x226b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2277: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x227a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x227d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2280: mov_imm:
	regs[5] = 0xa87447, opcode= 0x04
0x2286: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2289: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x228c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2298: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x229b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22b0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22b6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x22b9: mov_imm:
	regs[5] = 0xbf32af20, opcode= 0x04
0x22bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22c8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x22cb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x22d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22dd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22e3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x22e6: mov_imm:
	regs[5] = 0x8ade5968, opcode= 0x04
0x22ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22ef: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x22f2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22fe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2301: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2304: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2307: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x230a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x230d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2310: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2319: mov_imm:
	regs[5] = 0x61b9a7a8, opcode= 0x04
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2325: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2328: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2331: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2334: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2337: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x233a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x233d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2346: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x234f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2352: mov_imm:
	regs[5] = 0x668e8ef6, opcode= 0x04
0x2358: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2361: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x07
0x236a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2370: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2376: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2379: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x237c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x237f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2382: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2385: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x07
0x238e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2397: mov_imm:
	regs[5] = 0x8c462a1, opcode= 0x04
0x239d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23a0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x23a3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x23a6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x23a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x23b5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x23b8: mov_imm:
	regs[5] = 0x2b7b50b7, opcode= 0x04
0x23be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23c1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23d0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x23df: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x23e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23fa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x23fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2403: mov_imm:
	regs[5] = 0xedc94362, opcode= 0x04
0x2409: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x240f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2418: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x241b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x241e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2421: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2424: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2427: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x242a: mov_imm:
	regs[5] = 0xf3458b75, opcode= 0x04
0x2430: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2433: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2448: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x244b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x244e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2451: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2454: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2457: mov_imm:
	regs[5] = 0x920f834, opcode= 0x04
0x245d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2460: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2463: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2466: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2469: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2472: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x07
0x247b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x247e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2481: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2484: mov_imm:
	regs[5] = 0x3dcdedf4, opcode= 0x04
0x248a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x248d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2496: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x249c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24a8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24b1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24c0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x24c3: mov_imm:
	regs[5] = 0x80b18d4, opcode= 0x04
0x24c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x24cc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24e1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ed: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24f6: mov_imm:
	regs[5] = 0x9ee8d5e, opcode= 0x04
0x24fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2505: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x07
0x251a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x251d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2526: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x252a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x252f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2532: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2535: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2538: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x253b: mov_imm:
	regs[5] = 0x4e64ceef, opcode= 0x04
0x2541: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x07
0x254a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x254d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2550: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2553: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2556: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2559: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x255c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2565: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2568: mov_imm:
	regs[5] = 0x96395b3f, opcode= 0x04
0x256e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2574: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x257a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2580: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2583: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2586: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2589: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x258c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x258f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2598: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x259b: mov_imm:
	regs[5] = 0xf8bc3179, opcode= 0x04
0x25a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25aa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x25ad: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x25b0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x25b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25c5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x25ce: mov_imm:
	regs[5] = 0x418506dc, opcode= 0x04
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25dd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x25e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25e6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25ec: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25f5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x25f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2602: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2607: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x260a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2613: mov_imm:
	regs[5] = 0xbf610832, opcode= 0x04
0x2619: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2625: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x262b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x262e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2631: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2634: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x07
0x263d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2646: mov_imm:
	regs[5] = 0x80cddd45, opcode= 0x04
0x264c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x264f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2652: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2658: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x265e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2661: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2667: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x266a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x266d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2670: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2679: mov_imm:
	regs[5] = 0xda84e37d, opcode= 0x04
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x268b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x268e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2691: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2694: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2697: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x269a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x26a6: mov_imm:
	regs[5] = 0x32b25774, opcode= 0x04
0x26ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x26d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26dc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x26e8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x26eb: mov_imm:
	regs[5] = 0xc1543ca6, opcode= 0x04
0x26f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26f4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x26f7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2709: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x270c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x270f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2712: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2715: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2718: mov_imm:
	regs[5] = 0xf30b4c5f, opcode= 0x04
0x271e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2721: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2724: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x272a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2730: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2739: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2742: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2745: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2748: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x274b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2751: mov_imm:
	regs[5] = 0x90cc94df, opcode= 0x04
0x2757: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2760: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2763: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2766: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2769: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x276c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2775: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x07
0x277e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2781: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2784: mov_imm:
	regs[5] = 0x813f9c53, opcode= 0x04
0x278a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2793: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2796: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x279c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x27a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x27bd: mov_imm:
	regs[5] = 0xe7be07ff, opcode= 0x04
0x27c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x27cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x27d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x27d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ed: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x27f0: mov_imm:
	regs[5] = 0x5be739a7, opcode= 0x04
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27ff: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2802: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x280e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x07
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2826: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x282c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x282f: mov_imm:
	regs[5] = 0x78924e13, opcode= 0x04
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x07
0x283b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x283e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2847: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2850: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2853: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x07
0x285c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x285f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2862: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2865: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2868: mov_imm:
	regs[5] = 0x8bb39128, opcode= 0x04
0x286e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2877: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x287a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2886: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x288c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x288f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2892: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2895: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2898: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x289b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x289e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x28a1: mov_imm:
	regs[5] = 0x86f68535, opcode= 0x04
0x28a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28aa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x28ad: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28dd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x28e0: mov_imm:
	regs[5] = 0xf4bb3924, opcode= 0x04
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x28f8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x28fe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2904: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2907: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x290a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2913: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2916: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2919: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x291c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2925: mov_imm:
	regs[5] = 0x99a38053, opcode= 0x04
0x292b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x292e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2931: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2934: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x07
0x293d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2940: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2949: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x294c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2955: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x07
0x295e: mov_imm:
	regs[5] = 0x99e616f5, opcode= 0x04
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x07
0x296a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x296d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2976: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x297c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2988: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x298b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x298e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2997: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x299a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x299e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29a6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x29a9: mov_imm:
	regs[5] = 0xf204454d, opcode= 0x04
0x29af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29b8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x29bb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29c4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29ee: mov_imm:
	regs[5] = 0x4977777f, opcode= 0x04
0x29f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29f7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a00: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a06: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a0c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a0f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a1e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2a21: mov_imm:
	regs[5] = 0xa5afdf56, opcode= 0x04
0x2a27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a30: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2a33: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a36: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a3f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a45: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a48: mov_imm:
	regs[5] = 0x2e7657ca, opcode= 0x04
0x2a4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a51: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a54: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a5a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a66: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a6f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a78: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a84: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a8d: mov_imm:
	regs[5] = 0x3507b03f, opcode= 0x04
0x2a93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a9c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aa5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2aa8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2aab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2aae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ab1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2abd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ac0: mov_imm:
	regs[5] = 0x1af4e15, opcode= 0x04
0x2ac6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ac9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2acc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ad2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ad8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2adb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ade: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ae1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ae4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ae7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2aea: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2aed: mov_imm:
	regs[5] = 0x72bb256e, opcode= 0x04
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2afc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2aff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b08: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b17: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b1d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b20: mov_imm:
	regs[5] = 0x64436224, opcode= 0x04
0x2b26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b29: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b2c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b32: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b3e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b41: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b56: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b59: mov_imm:
	regs[5] = 0x944bd0cd, opcode= 0x04
0x2b5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b62: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b65: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b68: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b71: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b7d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b80: mov_imm:
	regs[5] = 0xaa7adc63, opcode= 0x04
0x2b86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b89: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b8c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b98: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b9e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ba7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bc8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2bcb: mov_imm:
	regs[5] = 0xfb624dd9, opcode= 0x04
0x2bd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2bd4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2be0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2be3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2be6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2be9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2bf5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2bf8: mov_imm:
	regs[5] = 0xd22831b7, opcode= 0x04
0x2bfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c07: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c0a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c10: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c16: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c1f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c2e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c3a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c3d: mov_imm:
	regs[5] = 0xf843ae72, opcode= 0x04
0x2c43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c46: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c49: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c52: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c61: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c67: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c70: mov_imm:
	regs[5] = 0x177a0b8a, opcode= 0x04
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c7f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c82: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c88: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c97: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cac: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2caf: mov_imm:
	regs[5] = 0x9e81af1f, opcode= 0x04
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cc4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ccd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cd9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2cdf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ce2: mov_imm:
	regs[5] = 0x5da50f61, opcode= 0x04
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2cf1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2cf4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2cfa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d09: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d12: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d18: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d1b: mov_imm:
	regs[5] = 0xf8ffedeb, opcode= 0x04
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d2a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d2d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d30: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d3f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d45: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d48: mov_imm:
	regs[5] = 0x743af74b, opcode= 0x04
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d51: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d54: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d5a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d60: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d69: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d72: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d7e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d87: mov_imm:
	regs[5] = 0x5df7173d, opcode= 0x04
0x2d8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d96: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d9f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2da2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2da5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2da8: mov_imm:
	regs[5] = 0x24be6d83, opcode= 0x04
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2db4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2dc0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2dc6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ddb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2de1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2de4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2de7: mov_imm:
	regs[5] = 0x36a3f68d, opcode= 0x04
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e02: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e1d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e20: mov_imm:
	regs[5] = 0x31721d4a, opcode= 0x04
0x2e26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e29: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e32: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e3e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e53: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e68: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e6b: mov_imm:
	regs[5] = 0x6646699c, opcode= 0x04
0x2e71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e74: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e98: mov_imm:
	regs[5] = 0xe3116b95, opcode= 0x04
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ea4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ea7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2eaa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2eb0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2eb6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2eb9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ebd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ec2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ec5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ec8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ecb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ece: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ed7: mov_imm:
	regs[5] = 0x232542dc, opcode= 0x04
0x2edd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ee0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ee3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2ee6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ee9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2eec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2efe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f07: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f0a: mov_imm:
	regs[5] = 0x6f6b857d, opcode= 0x04
0x2f10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f1c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f22: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f25: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f34: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f40: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2f43: mov_imm:
	regs[5] = 0xfec9d1c4, opcode= 0x04
0x2f49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f55: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f5e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f82: mov_imm:
	regs[5] = 0x3f8235e, opcode= 0x04
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2fa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fb2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fbe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2fc1: mov_imm:
	regs[5] = 0x4af44295, opcode= 0x04
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2fee: mov_imm:
	regs[5] = 0x288b6c66, opcode= 0x04
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x300c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x300f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3018: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x301b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3024: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x07
0x302d: mov_imm:
	regs[5] = 0x57ee121c, opcode= 0x04
0x3033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3036: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x303f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3051: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x07
0x305d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3060: mov_imm:
	regs[5] = 0xd5f836ed, opcode= 0x04
0x3066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x306a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x306f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3072: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3078: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x307e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3081: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x308a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x308d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3096: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3099: mov_imm:
	regs[5] = 0xf9ce6c2c, opcode= 0x04
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x30ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30b1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x30bd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30c6: mov_imm:
	regs[5] = 0x90b75730, opcode= 0x04
0x30cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30cf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x30d2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30d8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x30de: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x30e1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x30e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30ea: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x30f0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x30f3: mov_imm:
	regs[5] = 0x4a342f16, opcode= 0x04
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3102: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3105: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x310e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3117: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x311a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x311d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3120: mov_imm:
	regs[5] = 0x1999220c, opcode= 0x04
0x3126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3129: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x312c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3138: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x313e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3141: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3144: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x07
0x314d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3150: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3156: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3159: mov_imm:
	regs[5] = 0x89532cb3, opcode= 0x04
0x315f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3162: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x07
0x316b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3174: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3177: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x317a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x317d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x318f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3192: mov_imm:
	regs[5] = 0xa3336bd, opcode= 0x04
0x3198: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x319b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x319e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x31aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31c8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x31ce: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31d7: mov_imm:
	regs[5] = 0x8aa2517d, opcode= 0x04
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31ec: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x31ef: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x31f2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x31f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31fb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3201: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3204: mov_imm:
	regs[5] = 0x5a2c3c12, opcode= 0x04
0x320a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3213: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3216: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x321c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3222: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3225: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x322b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x322e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3234: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3237: mov_imm:
	regs[5] = 0x4c4c5dc2, opcode= 0x04
0x323d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3240: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3243: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3246: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3249: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x324c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3255: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3261: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3264: mov_imm:
	regs[5] = 0xe01a57ac, opcode= 0x04
0x326a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x326d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3270: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x07
0x327c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3288: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x328b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x328e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x329a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32a6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x32a9: mov_imm:
	regs[5] = 0x799f8d5a, opcode= 0x04
0x32af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32b2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x32b5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x32b8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32c7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32cd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d6: mov_imm:
	regs[5] = 0x7cd20c22, opcode= 0x04
0x32dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32df: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x32e2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x32e8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32f4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x32f7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x32fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3306: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3309: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x330c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x330f: mov_imm:
	regs[5] = 0xc8055e45, opcode= 0x04
0x3315: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3318: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3321: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x07
0x332a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x332d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3330: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3333: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x333f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3342: mov_imm:
	regs[5] = 0x85e16b5b, opcode= 0x04
0x3348: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x334b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x334e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x07
0x335a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3360: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3363: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3366: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3369: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3372: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3375: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x07
0x337e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3387: mov_imm:
	regs[5] = 0xe0bb0657, opcode= 0x04
0x338d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3390: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3393: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3396: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x339c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33a5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ba: mov_imm:
	regs[5] = 0xac59e728, opcode= 0x04
0x33c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x33c3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x33c6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33cc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33d2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33db: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x33de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33e4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x33f0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x33f3: mov_imm:
	regs[5] = 0xda64b3c9, opcode= 0x04
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3405: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x07
0x340e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x07
0x341a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3423: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3429: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x342c: mov_imm:
	regs[5] = 0x9bc3a01, opcode= 0x04
0x3432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3435: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x07
0x343e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x07
0x344a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3450: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3474: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3478: jmp_imm:
	pc += 0x1, opcode= 0x07
0x347d: mov_imm:
	regs[5] = 0x6aaca8f6, opcode= 0x04
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3486: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3489: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x348c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x349b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x349e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34aa: mov_imm:
	regs[5] = 0xb210007c, opcode= 0x04
0x34b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34b3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x34b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34c2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34d7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34e6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34f2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x34f5: mov_imm:
	regs[5] = 0xc70ea9e6, opcode= 0x04
0x34fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34fe: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3501: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x07
0x350a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x350d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x351f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3522: mov_imm:
	regs[5] = 0xa0973467, opcode= 0x04
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x352b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3534: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3540: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3546: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3549: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x354c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x354f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3552: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3555: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x07
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3561: mov_imm:
	regs[5] = 0xbb68f370, opcode= 0x04
0x3567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3570: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3585: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3588: mov_imm:
	regs[5] = 0xca9e830, opcode= 0x04
0x358e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3591: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3594: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x35a6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35af: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x35c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35cd: mov_imm:
	regs[5] = 0xb20d88f3, opcode= 0x04
0x35d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x35d6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35df: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35fd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3609: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3612: mov_imm:
	regs[5] = 0x5fa6f1a7, opcode= 0x04
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x361e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3621: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3624: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3630: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3636: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3639: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x363c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x363f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3648: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3651: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3654: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3657: mov_imm:
	regs[5] = 0x533c4e5a, opcode= 0x04
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3663: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3666: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x366f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3672: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3675: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3678: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x367b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3684: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x07
0x368d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3690: mov_imm:
	regs[5] = 0x8618dd9, opcode= 0x04
0x3696: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3699: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x369c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x36a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x36a8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x36ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x36ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x36ba: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x36bd: mov_imm:
	regs[5] = 0x270cc82f, opcode= 0x04
0x36c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36c6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x36c9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x36cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x36cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x36e1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x36e4: mov_imm:
	regs[5] = 0xdabf454d, opcode= 0x04
0x36ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36f3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x36f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3702: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3708: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x370b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x370e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3714: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x371a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x371d: mov_imm:
	regs[5] = 0xde904478, opcode= 0x04
0x3723: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x07
0x372c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x372f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3732: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3735: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x07
0x373e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3741: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x07
0x374a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x374d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3756: mov_imm:
	regs[5] = 0x5ec4a17d, opcode= 0x04
0x375c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x375f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3768: mov_imm:
	regs[30] = 0x2268668d, opcode= 0x04
0x376e: mov_imm:
	regs[31] = 0xd226422f, opcode= 0x04
0x3774: xor_regs:
	regs[0] ^= regs[30], opcode= 0x05
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x07
0x377d: xor_regs:
	regs[1] ^= regs[31], opcode= 0x05
max register index:31
