[TEST 0 - 60.json]
	MEM WRITE: 4147 / (16711) => 60 / (96)
	MEM WRITE: 4148 / (16712) => 14 / (20)
	MEM WRITE: 4149 / (16713) => e2 / (226)
	MEM WRITE: 1cb / (459) => 98 / (152)
	MEM WRITE: 1cc / (460) => dc / (220)
	MEM WRITE: 1cd / (461) => 1d / (29)
	MEM WRITE: 1ddc / (7644) => 5d / (93)
	MEM WRITE: 1ddd / (7645) => da / (218)
	MEM READ: 4147 / (16711) => 60 / (96)
[OP START 16711 -> 0x60 -> rts]
	REGS:
		PC: 16711 (4147)
		SP: 203 (cb)
		A:  231 (e7)
		X:  20 (14)
		Y:  100 (64)
		P:  166 (a6)
		|C|Z|I|D|B|X|V|N|
		|0|1|1|0|0|1|0|1|
	ADDRESSING MODE: IMPLIED
	MEM READ: 1cc / (460) => dc / (220)
	MEM READ: 1cd / (461) => 1d / (29)
RTS -> 7644
[OP END @ 7644]
Done..
