<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/mnt/c/Users/maha7943/Documents/PersonalProjects/Cocotb/SpiToAxi/spi2axi.sv" language="1800-2017"/>
    <file id="c" filename="/usr/local/share/verilator/include/verilated_std.sv" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="/mnt/c/Users/maha7943/Documents/PersonalProjects/Cocotb/SpiToAxi/spi2axi.sv" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="d,33,8,33,15" name="$root" submodname="$root" hier="$root"/>
  </cells>
  <netlist>
    <module loc="d,33,8,33,15" name="$root" origName="$root" topModule="1" public="true">
      <cellinline loc="d,33,8,33,15" name="spi2axi"/>
      <cellinline loc="d,166,41,166,48" name="spi2axi.spi_fsm"/>
      <cellinline loc="d,353,41,353,48" name="spi2axi.axi_fsm"/>
      <cellinline loc="d,143,5,143,22" name="spi2axi.spi_sck_sync_inst"/>
      <cellinline loc="d,529,57,529,71" name="spi2axi.spi_sck_sync_inst.p_synchronizer"/>
      <cellinline loc="d,535,13,535,20" name="spi2axi.spi_sck_sync_inst.p_synchronizer.sync_ff"/>
      <cellinline loc="d,536,13,536,22" name="spi2axi.spi_sck_sync_inst.p_synchronizer.guard_ffs"/>
      <cellinline loc="d,155,5,155,21" name="spi2axi.spi_ss_sync_inst"/>
      <cellinline loc="d,529,57,529,71" name="spi2axi.spi_ss_sync_inst.p_synchronizer"/>
      <cellinline loc="d,535,13,535,20" name="spi2axi.spi_ss_sync_inst.p_synchronizer.sync_ff"/>
      <cellinline loc="d,536,13,536,22" name="spi2axi.spi_ss_sync_inst.p_synchronizer.guard_ffs"/>
      <var loc="d,44,16,44,24" name="axi_aclk" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="axi_aclk" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,128,12,128,22" name="spi2axi.axi_areset" dtype_id="1" vartype="logic" origName="axi_areset" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,39,16,39,23" name="spi_sck" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="spi_sck" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,40,16,40,24" name="spi_ss_n" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="spi_ss_n" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,41,16,41,24" name="spi_mosi" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="spi_mosi" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,42,17,42,25" name="spi_miso" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="spi_miso" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,45,16,45,27" name="axi_aresetn" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="axi_aresetn" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="2" dir="output" pinIndex="8" vartype="logic" origName="s_axi_awprot" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="1" dir="output" pinIndex="9" vartype="logic" origName="s_axi_awvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,50,16,50,29" name="s_axi_awready" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="s_axi_awready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="s_axi_wstrb" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="1" dir="output" pinIndex="13" vartype="logic" origName="s_axi_wvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,55,16,55,28" name="s_axi_wready" dtype_id="1" dir="input" pinIndex="14" vartype="logic" origName="s_axi_wready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="2" dir="output" pinIndex="16" vartype="logic" origName="s_axi_arprot" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="1" dir="output" pinIndex="17" vartype="logic" origName="s_axi_arvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,60,16,60,29" name="s_axi_arready" dtype_id="1" dir="input" pinIndex="18" vartype="logic" origName="s_axi_arready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,63,22,63,33" name="s_axi_rresp" dtype_id="4" dir="input" pinIndex="20" vartype="logic" origName="s_axi_rresp" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,64,16,64,28" name="s_axi_rvalid" dtype_id="1" dir="input" pinIndex="21" vartype="logic" origName="s_axi_rvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,65,17,65,29" name="s_axi_rready" dtype_id="1" dir="output" pinIndex="22" vartype="logic" origName="s_axi_rready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,67,22,67,33" name="s_axi_bresp" dtype_id="4" dir="input" pinIndex="23" vartype="logic" origName="s_axi_bresp" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,68,16,68,28" name="s_axi_bvalid" dtype_id="1" dir="input" pinIndex="24" vartype="logic" origName="s_axi_bvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,69,17,69,29" name="s_axi_bready" dtype_id="1" dir="output" pinIndex="25" vartype="logic" origName="s_axi_bready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,39,16,39,23" name="spi2axi.spi_sck" dtype_id="1" vartype="logic" origName="spi_sck" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,40,16,40,24" name="spi2axi.spi_ss_n" dtype_id="1" vartype="logic" origName="spi_ss_n" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,41,16,41,24" name="spi2axi.spi_mosi" dtype_id="1" vartype="logic" origName="spi_mosi" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,42,17,42,25" name="spi2axi.spi_miso" dtype_id="1" vartype="logic" origName="spi_miso" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,44,16,44,24" name="spi2axi.axi_aclk" dtype_id="1" vartype="logic" origName="axi_aclk" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,45,16,45,27" name="spi2axi.axi_aresetn" dtype_id="1" vartype="logic" origName="axi_aresetn" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,48,23,48,35" name="spi2axi.s_axi_awprot" dtype_id="2" vartype="logic" origName="s_axi_awprot" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,49,17,49,30" name="spi2axi.s_axi_awvalid" dtype_id="1" vartype="logic" origName="s_axi_awvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,50,16,50,29" name="spi2axi.s_axi_awready" dtype_id="1" vartype="logic" origName="s_axi_awready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,53,23,53,34" name="spi2axi.s_axi_wstrb" dtype_id="3" vartype="logic" origName="s_axi_wstrb" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,54,17,54,29" name="spi2axi.s_axi_wvalid" dtype_id="1" vartype="logic" origName="s_axi_wvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,55,16,55,28" name="spi2axi.s_axi_wready" dtype_id="1" vartype="logic" origName="s_axi_wready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,58,23,58,35" name="spi2axi.s_axi_arprot" dtype_id="2" vartype="logic" origName="s_axi_arprot" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,59,17,59,30" name="spi2axi.s_axi_arvalid" dtype_id="1" vartype="logic" origName="s_axi_arvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,60,16,60,29" name="spi2axi.s_axi_arready" dtype_id="1" vartype="logic" origName="s_axi_arready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,63,22,63,33" name="spi2axi.s_axi_rresp" dtype_id="4" vartype="logic" origName="s_axi_rresp" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,64,16,64,28" name="spi2axi.s_axi_rvalid" dtype_id="1" vartype="logic" origName="s_axi_rvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,65,17,65,29" name="spi2axi.s_axi_rready" dtype_id="1" vartype="logic" origName="s_axi_rready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,67,22,67,33" name="spi2axi.s_axi_bresp" dtype_id="4" vartype="logic" origName="s_axi_bresp" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,68,16,68,28" name="spi2axi.s_axi_bvalid" dtype_id="1" vartype="logic" origName="s_axi_bvalid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,69,17,69,29" name="spi2axi.s_axi_bready" dtype_id="1" vartype="logic" origName="s_axi_bready" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,76,27,76,36" name="spi2axi.CMD_WRITE" dtype_id="5" vartype="logic" origName="CMD_WRITE" public="true" public_flat_rd="true" public_flat_rw="true" localparam="true">
        <const loc="d,76,40,76,45" name="8&apos;h0" dtype_id="6"/>
      </var>
      <var loc="d,77,27,77,35" name="spi2axi.CMD_READ" dtype_id="5" vartype="logic" origName="CMD_READ" public="true" public_flat_rd="true" public_flat_rw="true" localparam="true">
        <const loc="d,77,38,77,43" name="8&apos;h1" dtype_id="6"/>
      </var>
      <var loc="d,100,11,100,27" name="spi2axi.spi_sck_sync_old" dtype_id="1" vartype="logic" origName="spi_sck_sync_old" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,101,17,101,29" name="spi2axi.spi_rx_shreg" dtype_id="5" vartype="logic" origName="spi_rx_shreg" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,102,17,102,29" name="spi2axi.spi_tx_shreg" dtype_id="5" vartype="logic" origName="spi_tx_shreg" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,103,11,103,26" name="spi2axi.axi_bresp_valid" dtype_id="1" vartype="logic" origName="axi_bresp_valid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,104,17,104,26" name="spi2axi.axi_bresp" dtype_id="4" vartype="logic" origName="axi_bresp" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,105,17,105,26" name="spi2axi.axi_rresp" dtype_id="4" vartype="logic" origName="axi_rresp" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,106,11,106,26" name="spi2axi.axi_rdata_valid" dtype_id="1" vartype="logic" origName="axi_rdata_valid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,108,16,108,26" name="spi2axi.spi_rx_cmd" dtype_id="5" vartype="logic" origName="spi_rx_cmd" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,111,11,111,23" name="spi2axi.spi_rx_valid" dtype_id="1" vartype="logic" origName="spi_rx_valid" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,112,11,112,28" name="spi2axi.s_axi_awvalid_int" dtype_id="1" vartype="logic" origName="s_axi_awvalid_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,113,11,113,27" name="spi2axi.s_axi_wvalid_int" dtype_id="1" vartype="logic" origName="s_axi_wvalid_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,114,11,114,24" name="spi2axi.axi_fsm_reset" dtype_id="1" vartype="logic" origName="axi_fsm_reset" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,116,17,116,33" name="spi2axi.s_axi_awprot_int" dtype_id="2" vartype="logic" origName="s_axi_awprot_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,118,17,118,32" name="spi2axi.s_axi_wstrb_int" dtype_id="3" vartype="logic" origName="s_axi_wstrb_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,120,17,120,33" name="spi2axi.s_axi_arprot_int" dtype_id="2" vartype="logic" origName="s_axi_arprot_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,121,11,121,28" name="spi2axi.s_axi_arvalid_int" dtype_id="1" vartype="logic" origName="s_axi_arvalid_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,122,11,122,27" name="spi2axi.s_axi_rready_int" dtype_id="1" vartype="logic" origName="s_axi_rready_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,123,11,123,27" name="spi2axi.s_axi_bready_int" dtype_id="1" vartype="logic" origName="s_axi_bready_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="1" vartype="logic" origName="spi_sck_sync" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="1" vartype="logic" origName="spi_ss_n_sync" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,167,21,167,35" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="2" vartype="logic" origName="spi_rx_bit_idx" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,168,50,168,65" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="7" vartype="logic" origName="spi_rx_byte_idx" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,169,21,169,35" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="2" vartype="logic" origName="spi_tx_bit_idx" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,170,50,170,65" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="7" vartype="logic" origName="spi_tx_byte_idx" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,171,15,171,25" name="spi2axi.spi_fsm.spi_sck_re" dtype_id="1" vartype="logic" origName="spi_sck_re" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,172,15,172,25" name="spi2axi.spi_fsm.spi_sck_fe" dtype_id="1" vartype="logic" origName="spi_sck_fe" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,173,21,173,32" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="2" vartype="logic" origName="spi_tx_byte" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,514,16,514,23" name="spi2axi.spi_sck_sync_inst.i_reset" dtype_id="1" vartype="logic" origName="i_reset" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,515,16,515,21" name="spi2axi.spi_sck_sync_inst.i_clk" dtype_id="1" vartype="logic" origName="i_clk" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,516,16,516,22" name="spi2axi.spi_sck_sync_inst.i_data" dtype_id="1" vartype="logic" origName="i_data" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,517,17,517,23" name="spi2axi.spi_sck_sync_inst.o_data" dtype_id="1" vartype="logic" origName="o_data" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,523,11,523,24" name="spi2axi.spi_sck_sync_inst.s_data_sync_r" dtype_id="1" vartype="logic" origName="s_data_sync_r" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,524,33,524,47" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="8" vartype="logic" origName="s_data_guard_r" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,514,16,514,23" name="spi2axi.spi_ss_sync_inst.i_reset" dtype_id="1" vartype="logic" origName="i_reset" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,515,16,515,21" name="spi2axi.spi_ss_sync_inst.i_clk" dtype_id="1" vartype="logic" origName="i_clk" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,516,16,516,22" name="spi2axi.spi_ss_sync_inst.i_data" dtype_id="1" vartype="logic" origName="i_data" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,517,17,517,23" name="spi2axi.spi_ss_sync_inst.o_data" dtype_id="1" vartype="logic" origName="o_data" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,523,11,523,24" name="spi2axi.spi_ss_sync_inst.s_data_sync_r" dtype_id="1" vartype="logic" origName="s_data_sync_r" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,524,33,524,47" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="8" vartype="logic" origName="s_data_guard_r" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,33,8,33,15" name="__VstlFirstIteration" dtype_id="9" vartype="bit" origName="__VstlFirstIteration"/>
      <var loc="d,33,8,33,15" name="__VicoFirstIteration" dtype_id="9" vartype="bit" origName="__VicoFirstIteration"/>
      <var loc="d,33,8,33,15" name="__Vtrigprevexpr___TOP__axi_aclk__0" dtype_id="1" vartype="logic" origName="__Vtrigprevexpr___TOP__axi_aclk__0"/>
      <var loc="d,33,8,33,15" name="__Vtrigprevexpr___TOP__spi2axi.axi_areset__0" dtype_id="1" vartype="logic" origName="__Vtrigprevexpr___TOP__spi2axi__DOT__axi_areset__0"/>
      <var loc="d,33,8,33,15" name="__VactContinue" dtype_id="9" vartype="bit" origName="__VactContinue"/>
      <var loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10" dir="output" pinIndex="7" vartype="logic" origName="s_axi_awaddr" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10" dir="output" pinIndex="11" vartype="logic" origName="s_axi_wdata" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10" dir="output" pinIndex="15" vartype="logic" origName="s_axi_araddr" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,62,23,62,34" name="s_axi_rdata" dtype_id="10" dir="input" pinIndex="19" vartype="logic" origName="s_axi_rdata" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,34,15,34,23" name="spi2axi.SPI_CPOL" dtype_id="11" vartype="logic" origName="SPI_CPOL" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,34,32,34,33" name="32&apos;sh0" dtype_id="11"/>
      </var>
      <var loc="d,35,15,35,23" name="spi2axi.SPI_CPHA" dtype_id="11" vartype="logic" origName="SPI_CPHA" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,35,32,35,33" name="32&apos;sh0" dtype_id="11"/>
      </var>
      <var loc="d,36,15,36,29" name="spi2axi.AXI_ADDR_WIDTH" dtype_id="11" vartype="logic" origName="AXI_ADDR_WIDTH" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,36,32,36,34" name="32&apos;sh20" dtype_id="11"/>
      </var>
      <var loc="d,47,40,47,52" name="spi2axi.s_axi_awaddr" dtype_id="10" vartype="logic" origName="s_axi_awaddr" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,52,24,52,35" name="spi2axi.s_axi_wdata" dtype_id="10" vartype="logic" origName="s_axi_wdata" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,57,40,57,52" name="spi2axi.s_axi_araddr" dtype_id="10" vartype="logic" origName="s_axi_araddr" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,62,23,62,34" name="spi2axi.s_axi_rdata" dtype_id="10" vartype="logic" origName="s_axi_rdata" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,78,20,78,42" name="spi2axi.SPI_FRAME_LENGTH_BYTES" dtype_id="12" vartype="int" origName="SPI_FRAME_LENGTH_BYTES" public="true" public_flat_rd="true" public_flat_rw="true" localparam="true">
        <const loc="d,78,45,78,47" name="32&apos;shb" dtype_id="11"/>
      </var>
      <var loc="d,98,17,98,26" name="spi2axi.spi_state" dtype_id="12" vartype="spi_state_t" origName="spi_state" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,99,17,99,26" name="spi2axi.axi_state" dtype_id="12" vartype="axi_state_t" origName="axi_state" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,107,17,107,26" name="spi2axi.axi_rdata" dtype_id="10" vartype="logic" origName="axi_rdata" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,109,17,109,28" name="spi2axi.spi_rx_addr" dtype_id="10" vartype="logic" origName="spi_rx_addr" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,110,17,110,29" name="spi2axi.spi_rx_wdata" dtype_id="10" vartype="logic" origName="spi_rx_wdata" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,115,34,115,50" name="spi2axi.s_axi_awaddr_int" dtype_id="10" vartype="logic" origName="s_axi_awaddr_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,117,18,117,33" name="spi2axi.s_axi_wdata_int" dtype_id="10" vartype="logic" origName="s_axi_wdata_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,119,34,119,50" name="spi2axi.s_axi_araddr_int" dtype_id="10" vartype="logic" origName="s_axi_araddr_int" public="true" public_flat_rd="true" public_flat_rw="true"/>
      <var loc="d,511,15,511,27" name="spi2axi.spi_sck_sync_inst.G_INIT_VALUE" dtype_id="11" vartype="logic" origName="G_INIT_VALUE" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,511,33,511,34" name="32&apos;sh0" dtype_id="11"/>
      </var>
      <var loc="d,512,15,512,30" name="spi2axi.spi_sck_sync_inst.G_NUM_GUARD_FFS" dtype_id="11" vartype="logic" origName="G_NUM_GUARD_FFS" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,512,33,512,34" name="32&apos;sh1" dtype_id="11"/>
      </var>
      <var loc="d,511,15,511,27" name="spi2axi.spi_ss_sync_inst.G_INIT_VALUE" dtype_id="11" vartype="logic" origName="G_INIT_VALUE" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,511,33,511,34" name="32&apos;sh0" dtype_id="11"/>
      </var>
      <var loc="d,512,15,512,30" name="spi2axi.spi_ss_sync_inst.G_NUM_GUARD_FFS" dtype_id="11" vartype="logic" origName="G_NUM_GUARD_FFS" public="true" public_flat_rd="true" public_flat_rw="true" param="true">
        <const loc="d,512,33,512,34" name="32&apos;sh1" dtype_id="11"/>
      </var>
      <var loc="d,33,8,33,15" name="__VactIterCount" dtype_id="13" vartype="bit" origName="__VactIterCount"/>
      <var loc="d,33,8,33,15" name="__VstlTriggered" dtype_id="14" vartype="VlTriggerVec" origName="__VstlTriggered"/>
      <var loc="d,33,8,33,15" name="__VicoTriggered" dtype_id="15" vartype="VlTriggerVec" origName="__VicoTriggered"/>
      <var loc="d,33,8,33,15" name="__VactTriggered" dtype_id="16" vartype="VlTriggerVec" origName="__VactTriggered"/>
      <var loc="d,33,8,33,15" name="__VnbaTriggered" dtype_id="16" vartype="VlTriggerVec" origName="__VnbaTriggered"/>
      <topscope loc="d,33,8,33,15">
        <scope loc="d,33,8,33,15" name="TOP"/>
      </topscope>
      <cfunc loc="a,0,0,0,0" name="_eval_static">
        <stmtexpr loc="d,33,8,33,15">
          <ccall loc="d,33,8,33,15" dtype_id="17" func="_eval_static__TOP"/>
        </stmtexpr>
      </cfunc>
      <cfunc loc="d,33,8,33,15" name="_eval_static__TOP">
        <assign loc="d,98,29,98,40" dtype_id="12">
          <const loc="d,98,29,98,40" name="32&apos;h0" dtype_id="12"/>
          <varref loc="d,98,29,98,40" name="spi2axi.spi_state" dtype_id="12"/>
        </assign>
        <assign loc="d,99,29,99,37" dtype_id="12">
          <const loc="d,99,29,99,37" name="32&apos;h0" dtype_id="12"/>
          <varref loc="d,99,29,99,37" name="spi2axi.axi_state" dtype_id="12"/>
        </assign>
        <assign loc="d,100,30,100,38" dtype_id="18">
          <const loc="d,100,30,100,38" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,100,30,100,38" name="spi2axi.spi_sck_sync_old" dtype_id="18"/>
        </assign>
        <assign loc="d,101,32,101,34" dtype_id="6">
          <const loc="d,101,32,101,34" name="8&apos;h0" dtype_id="6"/>
          <varref loc="d,101,32,101,34" name="spi2axi.spi_rx_shreg" dtype_id="6"/>
        </assign>
        <assign loc="d,102,32,102,34" dtype_id="6">
          <const loc="d,102,32,102,34" name="8&apos;h0" dtype_id="6"/>
          <varref loc="d,102,32,102,34" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
        </assign>
        <assign loc="d,103,29,103,33" dtype_id="18">
          <const loc="d,103,29,103,33" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,103,29,103,33" name="spi2axi.axi_bresp_valid" dtype_id="18"/>
        </assign>
        <assign loc="d,104,29,104,31" dtype_id="19">
          <const loc="d,104,29,104,31" name="2&apos;h0" dtype_id="19"/>
          <varref loc="d,104,29,104,31" name="spi2axi.axi_bresp" dtype_id="19"/>
        </assign>
        <assign loc="d,105,29,105,31" dtype_id="19">
          <const loc="d,105,29,105,31" name="2&apos;h0" dtype_id="19"/>
          <varref loc="d,105,29,105,31" name="spi2axi.axi_rresp" dtype_id="19"/>
        </assign>
        <assign loc="d,106,29,106,33" dtype_id="18">
          <const loc="d,106,29,106,33" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,106,29,106,33" name="spi2axi.axi_rdata_valid" dtype_id="18"/>
        </assign>
        <assign loc="d,107,29,107,31" dtype_id="10">
          <const loc="d,107,29,107,31" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,107,29,107,31" name="spi2axi.axi_rdata" dtype_id="10"/>
        </assign>
        <assign loc="d,108,30,108,32" dtype_id="6">
          <const loc="d,108,30,108,32" name="8&apos;h0" dtype_id="6"/>
          <varref loc="d,108,30,108,32" name="spi2axi.spi_rx_cmd" dtype_id="6"/>
        </assign>
        <assign loc="d,109,31,109,33" dtype_id="10">
          <const loc="d,109,31,109,33" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,109,31,109,33" name="spi2axi.spi_rx_addr" dtype_id="10"/>
        </assign>
        <assign loc="d,110,32,110,34" dtype_id="10">
          <const loc="d,110,32,110,34" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,110,32,110,34" name="spi2axi.spi_rx_wdata" dtype_id="10"/>
        </assign>
        <assign loc="d,111,26,111,30" dtype_id="18">
          <const loc="d,111,26,111,30" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,111,26,111,30" name="spi2axi.spi_rx_valid" dtype_id="18"/>
        </assign>
        <assign loc="d,112,31,112,35" dtype_id="18">
          <const loc="d,112,31,112,35" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,112,31,112,35" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
        </assign>
        <assign loc="d,113,30,113,34" dtype_id="18">
          <const loc="d,113,30,113,34" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,113,30,113,34" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
        </assign>
        <assign loc="d,114,27,114,31" dtype_id="18">
          <const loc="d,114,27,114,31" name="1&apos;h1" dtype_id="18"/>
          <varref loc="d,114,27,114,31" name="spi2axi.axi_fsm_reset" dtype_id="18"/>
        </assign>
        <assign loc="d,115,53,115,55" dtype_id="10">
          <const loc="d,115,53,115,55" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,115,53,115,55" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
        </assign>
        <assign loc="d,116,36,116,38" dtype_id="20">
          <const loc="d,116,36,116,38" name="3&apos;h0" dtype_id="20"/>
          <varref loc="d,116,36,116,38" name="spi2axi.s_axi_awprot_int" dtype_id="20"/>
        </assign>
        <assign loc="d,117,36,117,38" dtype_id="10">
          <const loc="d,117,36,117,38" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,117,36,117,38" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
        </assign>
        <assign loc="d,118,35,118,37" dtype_id="21">
          <const loc="d,118,35,118,37" name="4&apos;h0" dtype_id="21"/>
          <varref loc="d,118,35,118,37" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
        </assign>
        <assign loc="d,119,53,119,55" dtype_id="10">
          <const loc="d,119,53,119,55" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,119,53,119,55" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
        </assign>
        <assign loc="d,120,36,120,38" dtype_id="20">
          <const loc="d,120,36,120,38" name="3&apos;h0" dtype_id="20"/>
          <varref loc="d,120,36,120,38" name="spi2axi.s_axi_arprot_int" dtype_id="20"/>
        </assign>
        <assign loc="d,121,31,121,35" dtype_id="18">
          <const loc="d,121,31,121,35" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,121,31,121,35" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
        </assign>
        <assign loc="d,122,31,122,35" dtype_id="18">
          <const loc="d,122,31,122,35" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,122,31,122,35" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
        </assign>
        <assign loc="d,123,30,123,34" dtype_id="18">
          <const loc="d,123,30,123,34" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,123,30,123,34" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
        </assign>
        <assign loc="d,523,28,523,40" dtype_id="18">
          <const loc="d,523,28,523,40" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,523,28,523,40" name="spi2axi.spi_sck_sync_inst.s_data_sync_r" dtype_id="18"/>
        </assign>
        <assign loc="d,524,66,524,67" dtype_id="18">
          <const loc="d,524,66,524,67" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,524,66,524,67" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="18"/>
        </assign>
        <assign loc="d,523,28,523,40" dtype_id="18">
          <const loc="d,523,28,523,40" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,523,28,523,40" name="spi2axi.spi_ss_sync_inst.s_data_sync_r" dtype_id="18"/>
        </assign>
        <assign loc="d,524,66,524,67" dtype_id="18">
          <const loc="d,524,66,524,67" name="1&apos;h0" dtype_id="18"/>
          <varref loc="d,524,66,524,67" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="18"/>
        </assign>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_initial">
        <assign loc="d,166,24,166,32" dtype_id="18">
          <varref loc="d,166,24,166,32" name="axi_aclk" dtype_id="18"/>
          <varref loc="d,166,24,166,32" name="__Vtrigprevexpr___TOP__axi_aclk__0" dtype_id="18"/>
        </assign>
        <assign loc="d,529,41,529,48" dtype_id="18">
          <varref loc="d,529,41,529,48" name="spi2axi.axi_areset" dtype_id="18"/>
          <varref loc="d,529,41,529,48" name="__Vtrigprevexpr___TOP__spi2axi.axi_areset__0" dtype_id="18"/>
        </assign>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_final"/>
      <cfunc loc="a,0,0,0,0" name="_eval_settle">
        <var loc="d,33,8,33,15" name="__VstlIterCount" dtype_id="13" vartype="bit" origName="__VstlIterCount"/>
        <var loc="d,33,8,33,15" name="__VstlContinue" dtype_id="9" vartype="bit" origName="__VstlContinue"/>
        <assign loc="d,33,8,33,15" dtype_id="13">
          <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,33,8,33,15" name="__VstlIterCount" dtype_id="13"/>
        </assign>
        <assign loc="d,33,8,33,15" dtype_id="18">
          <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
          <varref loc="d,33,8,33,15" name="__VstlFirstIteration" dtype_id="18"/>
        </assign>
        <assign loc="d,33,8,33,15" dtype_id="18">
          <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
          <varref loc="d,33,8,33,15" name="__VstlContinue" dtype_id="18"/>
        </assign>
        <while loc="a,0,0,0,0">
          <begin>
          </begin>
          <begin>
            <varref loc="a,0,0,0,0" name="__VstlContinue" dtype_id="18"/>
          </begin>
          <begin>
            <if loc="a,0,0,0,0">
              <lt loc="a,0,0,0,0" dtype_id="18">
                <const loc="a,0,0,0,0" name="32&apos;h64" dtype_id="10"/>
                <varref loc="a,0,0,0,0" name="__VstlIterCount" dtype_id="13"/>
              </lt>
              <begin>
                <textblock loc="a,0,0,0,0">
                  <text loc="a,0,0,0,0"/>
                  <stmtexpr loc="a,0,0,0,0">
                    <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__stl"/>
                  </stmtexpr>
                  <text loc="a,0,0,0,0"/>
                  <text loc="a,0,0,0,0"/>
                  <text loc="a,0,0,0,0"/>
                </textblock>
              </begin>
            </if>
            <assign loc="d,33,8,33,15" dtype_id="13">
              <add loc="d,33,8,33,15" dtype_id="13">
                <ccast loc="d,33,8,33,15" dtype_id="10">
                  <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
                </ccast>
                <varref loc="d,33,8,33,15" name="__VstlIterCount" dtype_id="13"/>
              </add>
              <varref loc="d,33,8,33,15" name="__VstlIterCount" dtype_id="13"/>
            </assign>
            <assign loc="d,33,8,33,15" dtype_id="18">
              <const loc="d,33,8,33,15" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,33,8,33,15" name="__VstlContinue" dtype_id="18"/>
            </assign>
            <if loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="18" func="_eval_phase__stl"/>
              <begin>
                <assign loc="d,33,8,33,15" dtype_id="18">
                  <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
                  <varref loc="d,33,8,33,15" name="__VstlContinue" dtype_id="18"/>
                </assign>
              </begin>
            </if>
            <assign loc="d,33,8,33,15" dtype_id="18">
              <const loc="d,33,8,33,15" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,33,8,33,15" name="__VstlFirstIteration" dtype_id="18"/>
            </assign>
          </begin>
        </while>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_triggers__stl">
        <stmtexpr loc="d,33,8,33,15">
          <cmethodhard loc="d,33,8,33,15" name="set" dtype_id="17">
            <varref loc="d,33,8,33,15" name="__VstlTriggered" dtype_id="18"/>
            <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            <ccast loc="d,33,8,33,15" dtype_id="18">
              <varref loc="d,33,8,33,15" name="__VstlFirstIteration" dtype_id="18"/>
            </ccast>
          </cmethodhard>
        </stmtexpr>
        <textblock loc="d,33,8,33,15">
          <text loc="d,33,8,33,15"/>
          <text loc="d,33,8,33,15"/>
          <stmtexpr loc="a,0,0,0,0">
            <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__stl"/>
          </stmtexpr>
          <text loc="d,33,8,33,15"/>
          <text loc="d,33,8,33,15"/>
        </textblock>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_dump_triggers__stl">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="18">
            <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
            <not loc="d,33,8,33,15" dtype_id="18">
              <ccast loc="d,33,8,33,15" dtype_id="18">
                <cmethodhard loc="d,33,8,33,15" name="any" dtype_id="18">
                  <varref loc="d,33,8,33,15" name="__VstlTriggered" dtype_id="18"/>
                </cmethodhard>
              </ccast>
            </not>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VstlTriggered" dtype_id="18"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="d,41,16,41,24" name="_stl_sequent__TOP__0">
        <assignalias loc="d,41,16,41,24" dtype_id="18">
          <varref loc="d,41,16,41,24" name="spi_mosi" dtype_id="18"/>
          <varref loc="d,41,16,41,24" name="spi2axi.spi_mosi" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,45,16,45,27" dtype_id="18">
          <varref loc="d,45,16,45,27" name="axi_aresetn" dtype_id="18"/>
          <varref loc="d,45,16,45,27" name="spi2axi.axi_aresetn" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,50,16,50,29" dtype_id="18">
          <varref loc="d,50,16,50,29" name="s_axi_awready" dtype_id="18"/>
          <varref loc="d,50,16,50,29" name="spi2axi.s_axi_awready" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,55,16,55,28" dtype_id="18">
          <varref loc="d,55,16,55,28" name="s_axi_wready" dtype_id="18"/>
          <varref loc="d,55,16,55,28" name="spi2axi.s_axi_wready" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,60,16,60,29" dtype_id="18">
          <varref loc="d,60,16,60,29" name="s_axi_arready" dtype_id="18"/>
          <varref loc="d,60,16,60,29" name="spi2axi.s_axi_arready" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,62,23,62,34" dtype_id="10">
          <varref loc="d,62,23,62,34" name="s_axi_rdata" dtype_id="10"/>
          <varref loc="d,62,23,62,34" name="spi2axi.s_axi_rdata" dtype_id="10"/>
        </assignalias>
        <assignalias loc="d,63,22,63,33" dtype_id="19">
          <varref loc="d,63,22,63,33" name="s_axi_rresp" dtype_id="19"/>
          <varref loc="d,63,22,63,33" name="spi2axi.s_axi_rresp" dtype_id="19"/>
        </assignalias>
        <assignalias loc="d,64,16,64,28" dtype_id="18">
          <varref loc="d,64,16,64,28" name="s_axi_rvalid" dtype_id="18"/>
          <varref loc="d,64,16,64,28" name="spi2axi.s_axi_rvalid" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,67,22,67,33" dtype_id="19">
          <varref loc="d,67,22,67,33" name="s_axi_bresp" dtype_id="19"/>
          <varref loc="d,67,22,67,33" name="spi2axi.s_axi_bresp" dtype_id="19"/>
        </assignalias>
        <assignalias loc="d,68,16,68,28" dtype_id="18">
          <varref loc="d,68,16,68,28" name="s_axi_bvalid" dtype_id="18"/>
          <varref loc="d,68,16,68,28" name="spi2axi.s_axi_bvalid" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,39,16,39,23" dtype_id="18">
          <varref loc="d,39,16,39,23" name="spi_sck" dtype_id="18"/>
          <varref loc="d,39,16,39,23" name="spi2axi.spi_sck" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,40,16,40,24" dtype_id="18">
          <varref loc="d,40,16,40,24" name="spi_ss_n" dtype_id="18"/>
          <varref loc="d,40,16,40,24" name="spi2axi.spi_ss_n" dtype_id="18"/>
        </assignalias>
        <contassign loc="d,42,17,42,25" dtype_id="18">
          <and loc="d,347,35,347,36" dtype_id="18">
            <const loc="d,347,35,347,36" name="32&apos;h1" dtype_id="10"/>
            <shiftr loc="d,347,35,347,36" dtype_id="18">
              <ccast loc="d,102,17,102,29" dtype_id="6">
                <varref loc="d,102,17,102,29" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
              </ccast>
              <const loc="d,347,35,347,36" name="32&apos;h7" dtype_id="10"/>
            </shiftr>
          </and>
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="18"/>
        </contassign>
        <contassign loc="d,47,40,47,52" dtype_id="10">
          <varref loc="d,115,34,115,50" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,48,23,48,35" dtype_id="20">
          <varref loc="d,116,17,116,33" name="spi2axi.s_axi_awprot_int" dtype_id="20"/>
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,49,17,49,30" dtype_id="18">
          <varref loc="d,112,11,112,28" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,52,24,52,35" dtype_id="10">
          <varref loc="d,117,18,117,33" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
        </contassign>
        <contassign loc="d,53,23,53,34" dtype_id="21">
          <varref loc="d,118,17,118,32" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="21"/>
        </contassign>
        <contassign loc="d,54,17,54,29" dtype_id="18">
          <varref loc="d,113,11,113,27" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,57,40,57,52" dtype_id="10">
          <varref loc="d,119,34,119,50" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,58,23,58,35" dtype_id="20">
          <varref loc="d,120,17,120,33" name="spi2axi.s_axi_arprot_int" dtype_id="20"/>
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,59,17,59,30" dtype_id="18">
          <varref loc="d,121,11,121,28" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,65,17,65,29" dtype_id="18">
          <varref loc="d,122,11,122,27" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,69,17,69,29" dtype_id="18">
          <varref loc="d,123,11,123,27" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,517,17,517,23" dtype_id="18">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="18"/>
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="18"/>
        </contassign>
        <contassign loc="d,517,17,517,23" dtype_id="18">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="18"/>
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
        </contassign>
        <assignalias loc="d,44,16,44,24" dtype_id="18">
          <varref loc="d,44,16,44,24" name="axi_aclk" dtype_id="18"/>
          <varref loc="d,44,16,44,24" name="spi2axi.axi_aclk" dtype_id="18"/>
        </assignalias>
        <contassign loc="d,132,23,132,24" dtype_id="18">
          <and loc="d,132,25,132,26" dtype_id="18">
            <const loc="d,132,25,132,26" name="32&apos;h1" dtype_id="10"/>
            <not loc="d,132,25,132,26" dtype_id="18">
              <ccast loc="d,45,16,45,27" dtype_id="18">
                <varref loc="d,45,16,45,27" name="axi_aresetn" dtype_id="18"/>
              </ccast>
            </not>
          </and>
          <varref loc="d,128,12,128,22" name="spi2axi.axi_areset" dtype_id="18"/>
        </contassign>
        <assignalias loc="d,516,16,516,22" dtype_id="18">
          <varref loc="d,146,18,146,25" name="spi2axi.spi_sck" dtype_id="18"/>
          <varref loc="d,516,16,516,22" name="spi2axi.spi_sck_sync_inst.i_data" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,516,16,516,22" dtype_id="18">
          <varref loc="d,158,19,158,27" name="spi2axi.spi_ss_n" dtype_id="18"/>
          <varref loc="d,516,16,516,22" name="spi2axi.spi_ss_sync_inst.i_data" dtype_id="18"/>
        </assignalias>
        <contassign loc="d,347,21,347,22" dtype_id="18">
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="18"/>
          <varref loc="d,42,17,42,25" name="spi2axi.spi_miso" dtype_id="18"/>
        </contassign>
        <contassign loc="d,466,26,466,27" dtype_id="10">
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
          <varref loc="d,47,40,47,52" name="spi2axi.s_axi_awaddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,465,26,465,27" dtype_id="20">
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="20"/>
          <varref loc="d,48,23,48,35" name="spi2axi.s_axi_awprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,464,26,464,27" dtype_id="18">
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="18"/>
          <varref loc="d,49,17,49,30" name="spi2axi.s_axi_awvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,472,26,472,27" dtype_id="10">
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
          <varref loc="d,52,24,52,35" name="spi2axi.s_axi_wdata" dtype_id="10"/>
        </contassign>
        <contassign loc="d,471,26,471,27" dtype_id="21">
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="21"/>
          <varref loc="d,53,23,53,34" name="spi2axi.s_axi_wstrb" dtype_id="21"/>
        </contassign>
        <contassign loc="d,470,26,470,27" dtype_id="18">
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="18"/>
          <varref loc="d,54,17,54,29" name="spi2axi.s_axi_wvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,469,26,469,27" dtype_id="10">
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
          <varref loc="d,57,40,57,52" name="spi2axi.s_axi_araddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,468,26,468,27" dtype_id="20">
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="20"/>
          <varref loc="d,58,23,58,35" name="spi2axi.s_axi_arprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,467,26,467,27" dtype_id="18">
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="18"/>
          <varref loc="d,59,17,59,30" name="spi2axi.s_axi_arvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,474,26,474,27" dtype_id="18">
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="18"/>
          <varref loc="d,65,17,65,29" name="spi2axi.s_axi_rready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,473,26,473,27" dtype_id="18">
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="18"/>
          <varref loc="d,69,17,69,29" name="spi2axi.s_axi_bready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,547,19,547,20" dtype_id="18">
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="18"/>
          <varref loc="d,517,17,517,23" name="spi2axi.spi_sck_sync_inst.o_data" dtype_id="18"/>
        </contassign>
        <contassign loc="d,547,19,547,20" dtype_id="18">
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
          <varref loc="d,517,17,517,23" name="spi2axi.spi_ss_sync_inst.o_data" dtype_id="18"/>
        </contassign>
        <assignalias loc="d,515,16,515,21" dtype_id="18">
          <varref loc="d,145,18,145,26" name="spi2axi.axi_aclk" dtype_id="18"/>
          <varref loc="d,515,16,515,21" name="spi2axi.spi_sck_sync_inst.i_clk" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,515,16,515,21" dtype_id="18">
          <varref loc="d,157,19,157,27" name="spi2axi.axi_aclk" dtype_id="18"/>
          <varref loc="d,515,16,515,21" name="spi2axi.spi_ss_sync_inst.i_clk" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,514,16,514,23" dtype_id="18">
          <varref loc="d,144,18,144,28" name="spi2axi.axi_areset" dtype_id="18"/>
          <varref loc="d,514,16,514,23" name="spi2axi.spi_sck_sync_inst.i_reset" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,514,16,514,23" dtype_id="18">
          <varref loc="d,156,19,156,29" name="spi2axi.axi_areset" dtype_id="18"/>
          <varref loc="d,514,16,514,23" name="spi2axi.spi_ss_sync_inst.i_reset" dtype_id="18"/>
        </assignalias>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_stl">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VstlTriggered" dtype_id="18"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <stmtexpr loc="d,41,16,41,24">
              <ccall loc="d,41,16,41,24" dtype_id="17" func="_stl_sequent__TOP__0"/>
            </stmtexpr>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_phase__stl">
        <var loc="d,33,8,33,15" name="__VstlExecute" dtype_id="9" vartype="bit" origName="__VstlExecute"/>
        <stmtexpr loc="a,0,0,0,0">
          <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_triggers__stl"/>
        </stmtexpr>
        <assign loc="a,0,0,0,0" dtype_id="18">
          <cmethodhard loc="a,0,0,0,0" name="any" dtype_id="18">
            <varref loc="a,0,0,0,0" name="__VstlTriggered" dtype_id="18"/>
          </cmethodhard>
          <varref loc="a,0,0,0,0" name="__VstlExecute" dtype_id="18"/>
        </assign>
        <if loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VstlExecute" dtype_id="18"/>
          <begin>
            <stmtexpr loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_stl"/>
            </stmtexpr>
          </begin>
        </if>
        <creturn loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VstlExecute" dtype_id="18"/>
        </creturn>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_triggers__ico">
        <stmtexpr loc="d,33,8,33,15">
          <cmethodhard loc="d,33,8,33,15" name="set" dtype_id="17">
            <varref loc="d,33,8,33,15" name="__VicoTriggered" dtype_id="18"/>
            <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            <ccast loc="d,33,8,33,15" dtype_id="18">
              <varref loc="d,33,8,33,15" name="__VicoFirstIteration" dtype_id="18"/>
            </ccast>
          </cmethodhard>
        </stmtexpr>
        <textblock loc="d,33,8,33,15">
          <text loc="d,33,8,33,15"/>
          <text loc="d,33,8,33,15"/>
          <stmtexpr loc="a,0,0,0,0">
            <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__ico"/>
          </stmtexpr>
          <text loc="d,33,8,33,15"/>
          <text loc="d,33,8,33,15"/>
        </textblock>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_dump_triggers__ico">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="18">
            <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
            <not loc="d,33,8,33,15" dtype_id="18">
              <ccast loc="d,33,8,33,15" dtype_id="18">
                <cmethodhard loc="d,33,8,33,15" name="any" dtype_id="18">
                  <varref loc="d,33,8,33,15" name="__VicoTriggered" dtype_id="18"/>
                </cmethodhard>
              </ccast>
            </not>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VicoTriggered" dtype_id="18"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="d,41,16,41,24" name="_ico_sequent__TOP__0">
        <assignalias loc="d,41,16,41,24" dtype_id="18">
          <varref loc="d,41,16,41,24" name="spi_mosi" dtype_id="18"/>
          <varref loc="d,41,16,41,24" name="spi2axi.spi_mosi" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,45,16,45,27" dtype_id="18">
          <varref loc="d,45,16,45,27" name="axi_aresetn" dtype_id="18"/>
          <varref loc="d,45,16,45,27" name="spi2axi.axi_aresetn" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,50,16,50,29" dtype_id="18">
          <varref loc="d,50,16,50,29" name="s_axi_awready" dtype_id="18"/>
          <varref loc="d,50,16,50,29" name="spi2axi.s_axi_awready" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,55,16,55,28" dtype_id="18">
          <varref loc="d,55,16,55,28" name="s_axi_wready" dtype_id="18"/>
          <varref loc="d,55,16,55,28" name="spi2axi.s_axi_wready" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,60,16,60,29" dtype_id="18">
          <varref loc="d,60,16,60,29" name="s_axi_arready" dtype_id="18"/>
          <varref loc="d,60,16,60,29" name="spi2axi.s_axi_arready" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,62,23,62,34" dtype_id="10">
          <varref loc="d,62,23,62,34" name="s_axi_rdata" dtype_id="10"/>
          <varref loc="d,62,23,62,34" name="spi2axi.s_axi_rdata" dtype_id="10"/>
        </assignalias>
        <assignalias loc="d,63,22,63,33" dtype_id="19">
          <varref loc="d,63,22,63,33" name="s_axi_rresp" dtype_id="19"/>
          <varref loc="d,63,22,63,33" name="spi2axi.s_axi_rresp" dtype_id="19"/>
        </assignalias>
        <assignalias loc="d,64,16,64,28" dtype_id="18">
          <varref loc="d,64,16,64,28" name="s_axi_rvalid" dtype_id="18"/>
          <varref loc="d,64,16,64,28" name="spi2axi.s_axi_rvalid" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,67,22,67,33" dtype_id="19">
          <varref loc="d,67,22,67,33" name="s_axi_bresp" dtype_id="19"/>
          <varref loc="d,67,22,67,33" name="spi2axi.s_axi_bresp" dtype_id="19"/>
        </assignalias>
        <assignalias loc="d,68,16,68,28" dtype_id="18">
          <varref loc="d,68,16,68,28" name="s_axi_bvalid" dtype_id="18"/>
          <varref loc="d,68,16,68,28" name="spi2axi.s_axi_bvalid" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,39,16,39,23" dtype_id="18">
          <varref loc="d,39,16,39,23" name="spi_sck" dtype_id="18"/>
          <varref loc="d,39,16,39,23" name="spi2axi.spi_sck" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,40,16,40,24" dtype_id="18">
          <varref loc="d,40,16,40,24" name="spi_ss_n" dtype_id="18"/>
          <varref loc="d,40,16,40,24" name="spi2axi.spi_ss_n" dtype_id="18"/>
        </assignalias>
        <contassign loc="d,42,17,42,25" dtype_id="18">
          <and loc="d,347,35,347,36" dtype_id="18">
            <const loc="d,347,35,347,36" name="32&apos;h1" dtype_id="10"/>
            <shiftr loc="d,347,35,347,36" dtype_id="18">
              <ccast loc="d,102,17,102,29" dtype_id="6">
                <varref loc="d,102,17,102,29" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
              </ccast>
              <const loc="d,347,35,347,36" name="32&apos;h7" dtype_id="10"/>
            </shiftr>
          </and>
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="18"/>
        </contassign>
        <contassign loc="d,47,40,47,52" dtype_id="10">
          <varref loc="d,115,34,115,50" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,48,23,48,35" dtype_id="20">
          <varref loc="d,116,17,116,33" name="spi2axi.s_axi_awprot_int" dtype_id="20"/>
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,49,17,49,30" dtype_id="18">
          <varref loc="d,112,11,112,28" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,52,24,52,35" dtype_id="10">
          <varref loc="d,117,18,117,33" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
        </contassign>
        <contassign loc="d,53,23,53,34" dtype_id="21">
          <varref loc="d,118,17,118,32" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="21"/>
        </contassign>
        <contassign loc="d,54,17,54,29" dtype_id="18">
          <varref loc="d,113,11,113,27" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,57,40,57,52" dtype_id="10">
          <varref loc="d,119,34,119,50" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,58,23,58,35" dtype_id="20">
          <varref loc="d,120,17,120,33" name="spi2axi.s_axi_arprot_int" dtype_id="20"/>
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,59,17,59,30" dtype_id="18">
          <varref loc="d,121,11,121,28" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,65,17,65,29" dtype_id="18">
          <varref loc="d,122,11,122,27" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,69,17,69,29" dtype_id="18">
          <varref loc="d,123,11,123,27" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,517,17,517,23" dtype_id="18">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="18"/>
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="18"/>
        </contassign>
        <contassign loc="d,517,17,517,23" dtype_id="18">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="18"/>
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
        </contassign>
        <contassign loc="d,132,23,132,24" dtype_id="18">
          <and loc="d,132,25,132,26" dtype_id="18">
            <const loc="d,132,25,132,26" name="32&apos;h1" dtype_id="10"/>
            <not loc="d,132,25,132,26" dtype_id="18">
              <ccast loc="d,45,16,45,27" dtype_id="18">
                <varref loc="d,45,16,45,27" name="axi_aresetn" dtype_id="18"/>
              </ccast>
            </not>
          </and>
          <varref loc="d,128,12,128,22" name="spi2axi.axi_areset" dtype_id="18"/>
        </contassign>
        <assignalias loc="d,44,16,44,24" dtype_id="18">
          <varref loc="d,44,16,44,24" name="axi_aclk" dtype_id="18"/>
          <varref loc="d,44,16,44,24" name="spi2axi.axi_aclk" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,516,16,516,22" dtype_id="18">
          <varref loc="d,146,18,146,25" name="spi2axi.spi_sck" dtype_id="18"/>
          <varref loc="d,516,16,516,22" name="spi2axi.spi_sck_sync_inst.i_data" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,516,16,516,22" dtype_id="18">
          <varref loc="d,158,19,158,27" name="spi2axi.spi_ss_n" dtype_id="18"/>
          <varref loc="d,516,16,516,22" name="spi2axi.spi_ss_sync_inst.i_data" dtype_id="18"/>
        </assignalias>
        <contassign loc="d,347,21,347,22" dtype_id="18">
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="18"/>
          <varref loc="d,42,17,42,25" name="spi2axi.spi_miso" dtype_id="18"/>
        </contassign>
        <contassign loc="d,466,26,466,27" dtype_id="10">
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
          <varref loc="d,47,40,47,52" name="spi2axi.s_axi_awaddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,465,26,465,27" dtype_id="20">
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="20"/>
          <varref loc="d,48,23,48,35" name="spi2axi.s_axi_awprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,464,26,464,27" dtype_id="18">
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="18"/>
          <varref loc="d,49,17,49,30" name="spi2axi.s_axi_awvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,472,26,472,27" dtype_id="10">
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
          <varref loc="d,52,24,52,35" name="spi2axi.s_axi_wdata" dtype_id="10"/>
        </contassign>
        <contassign loc="d,471,26,471,27" dtype_id="21">
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="21"/>
          <varref loc="d,53,23,53,34" name="spi2axi.s_axi_wstrb" dtype_id="21"/>
        </contassign>
        <contassign loc="d,470,26,470,27" dtype_id="18">
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="18"/>
          <varref loc="d,54,17,54,29" name="spi2axi.s_axi_wvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,469,26,469,27" dtype_id="10">
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
          <varref loc="d,57,40,57,52" name="spi2axi.s_axi_araddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,468,26,468,27" dtype_id="20">
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="20"/>
          <varref loc="d,58,23,58,35" name="spi2axi.s_axi_arprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,467,26,467,27" dtype_id="18">
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="18"/>
          <varref loc="d,59,17,59,30" name="spi2axi.s_axi_arvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,474,26,474,27" dtype_id="18">
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="18"/>
          <varref loc="d,65,17,65,29" name="spi2axi.s_axi_rready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,473,26,473,27" dtype_id="18">
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="18"/>
          <varref loc="d,69,17,69,29" name="spi2axi.s_axi_bready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,547,19,547,20" dtype_id="18">
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="18"/>
          <varref loc="d,517,17,517,23" name="spi2axi.spi_sck_sync_inst.o_data" dtype_id="18"/>
        </contassign>
        <contassign loc="d,547,19,547,20" dtype_id="18">
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
          <varref loc="d,517,17,517,23" name="spi2axi.spi_ss_sync_inst.o_data" dtype_id="18"/>
        </contassign>
        <assignalias loc="d,514,16,514,23" dtype_id="18">
          <varref loc="d,144,18,144,28" name="spi2axi.axi_areset" dtype_id="18"/>
          <varref loc="d,514,16,514,23" name="spi2axi.spi_sck_sync_inst.i_reset" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,514,16,514,23" dtype_id="18">
          <varref loc="d,156,19,156,29" name="spi2axi.axi_areset" dtype_id="18"/>
          <varref loc="d,514,16,514,23" name="spi2axi.spi_ss_sync_inst.i_reset" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,515,16,515,21" dtype_id="18">
          <varref loc="d,145,18,145,26" name="spi2axi.axi_aclk" dtype_id="18"/>
          <varref loc="d,515,16,515,21" name="spi2axi.spi_sck_sync_inst.i_clk" dtype_id="18"/>
        </assignalias>
        <assignalias loc="d,515,16,515,21" dtype_id="18">
          <varref loc="d,157,19,157,27" name="spi2axi.axi_aclk" dtype_id="18"/>
          <varref loc="d,515,16,515,21" name="spi2axi.spi_ss_sync_inst.i_clk" dtype_id="18"/>
        </assignalias>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_ico">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VicoTriggered" dtype_id="18"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <stmtexpr loc="d,41,16,41,24">
              <ccall loc="d,41,16,41,24" dtype_id="17" func="_ico_sequent__TOP__0"/>
            </stmtexpr>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_phase__ico">
        <var loc="d,33,8,33,15" name="__VicoExecute" dtype_id="9" vartype="bit" origName="__VicoExecute"/>
        <stmtexpr loc="a,0,0,0,0">
          <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_triggers__ico"/>
        </stmtexpr>
        <assign loc="a,0,0,0,0" dtype_id="18">
          <cmethodhard loc="a,0,0,0,0" name="any" dtype_id="18">
            <varref loc="a,0,0,0,0" name="__VicoTriggered" dtype_id="18"/>
          </cmethodhard>
          <varref loc="a,0,0,0,0" name="__VicoExecute" dtype_id="18"/>
        </assign>
        <if loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VicoExecute" dtype_id="18"/>
          <begin>
            <stmtexpr loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_ico"/>
            </stmtexpr>
          </begin>
        </if>
        <creturn loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VicoExecute" dtype_id="18"/>
        </creturn>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_triggers__act">
        <stmtexpr loc="d,33,8,33,15">
          <cmethodhard loc="d,33,8,33,15" name="set" dtype_id="17">
            <varref loc="d,33,8,33,15" name="__VactTriggered" dtype_id="19"/>
            <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            <and loc="d,166,16,166,23" dtype_id="18">
              <ccast loc="d,166,24,166,32" dtype_id="18">
                <varref loc="d,166,24,166,32" name="axi_aclk" dtype_id="18"/>
              </ccast>
              <not loc="d,166,16,166,23" dtype_id="18">
                <ccast loc="d,166,16,166,23" dtype_id="18">
                  <varref loc="d,166,16,166,23" name="__Vtrigprevexpr___TOP__axi_aclk__0" dtype_id="18"/>
                </ccast>
              </not>
            </and>
          </cmethodhard>
        </stmtexpr>
        <stmtexpr loc="d,33,8,33,15">
          <cmethodhard loc="d,33,8,33,15" name="set" dtype_id="17">
            <varref loc="d,33,8,33,15" name="__VactTriggered" dtype_id="19"/>
            <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
            <or loc="d,529,14,529,15" dtype_id="18">
              <and loc="d,529,16,529,23" dtype_id="18">
                <ccast loc="d,529,24,529,29" dtype_id="18">
                  <varref loc="d,529,24,529,29" name="axi_aclk" dtype_id="18"/>
                </ccast>
                <not loc="d,529,16,529,23" dtype_id="18">
                  <ccast loc="d,529,16,529,23" dtype_id="18">
                    <varref loc="d,529,16,529,23" name="__Vtrigprevexpr___TOP__axi_aclk__0" dtype_id="18"/>
                  </ccast>
                </not>
              </and>
              <and loc="d,529,33,529,40" dtype_id="18">
                <ccast loc="d,529,41,529,48" dtype_id="18">
                  <varref loc="d,529,41,529,48" name="spi2axi.axi_areset" dtype_id="18"/>
                </ccast>
                <not loc="d,529,33,529,40" dtype_id="18">
                  <ccast loc="d,529,33,529,40" dtype_id="18">
                    <varref loc="d,529,33,529,40" name="__Vtrigprevexpr___TOP__spi2axi.axi_areset__0" dtype_id="18"/>
                  </ccast>
                </not>
              </and>
            </or>
          </cmethodhard>
        </stmtexpr>
        <assign loc="d,166,24,166,32" dtype_id="18">
          <varref loc="d,166,24,166,32" name="axi_aclk" dtype_id="18"/>
          <varref loc="d,166,24,166,32" name="__Vtrigprevexpr___TOP__axi_aclk__0" dtype_id="18"/>
        </assign>
        <assign loc="d,529,41,529,48" dtype_id="18">
          <varref loc="d,529,41,529,48" name="spi2axi.axi_areset" dtype_id="18"/>
          <varref loc="d,529,41,529,48" name="__Vtrigprevexpr___TOP__spi2axi.axi_areset__0" dtype_id="18"/>
        </assign>
        <textblock loc="d,33,8,33,15">
          <text loc="d,33,8,33,15"/>
          <text loc="d,33,8,33,15"/>
          <stmtexpr loc="a,0,0,0,0">
            <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__act"/>
          </stmtexpr>
          <text loc="d,33,8,33,15"/>
          <text loc="d,33,8,33,15"/>
        </textblock>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_dump_triggers__act">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="18">
            <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
            <not loc="d,33,8,33,15" dtype_id="18">
              <ccast loc="d,33,8,33,15" dtype_id="18">
                <cmethodhard loc="d,33,8,33,15" name="any" dtype_id="18">
                  <varref loc="d,33,8,33,15" name="__VactTriggered" dtype_id="19"/>
                </cmethodhard>
              </ccast>
            </not>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VactTriggered" dtype_id="19"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h2" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VactTriggered" dtype_id="19"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_dump_triggers__nba">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="18">
            <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
            <not loc="d,33,8,33,15" dtype_id="18">
              <ccast loc="d,33,8,33,15" dtype_id="18">
                <cmethodhard loc="d,33,8,33,15" name="any" dtype_id="18">
                  <varref loc="d,33,8,33,15" name="__VnbaTriggered" dtype_id="19"/>
                </cmethodhard>
              </ccast>
            </not>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VnbaTriggered" dtype_id="19"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h2" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VnbaTriggered" dtype_id="19"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <text loc="d,33,8,33,15"/>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_act"/>
      <cfunc loc="d,371,13,371,22" name="_nba_sequent__TOP__0">
        <var loc="d,111,11,111,23" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="1" vartype="logic" origName="__Vdly__spi2axi__DOT__spi_rx_valid"/>
        <creset loc="d,111,11,111,23">
          <varref loc="d,111,11,111,23" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="1"/>
        </creset>
        <var loc="d,114,11,114,24" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="1" vartype="logic" origName="__Vdly__spi2axi__DOT__axi_fsm_reset"/>
        <creset loc="d,114,11,114,24">
          <varref loc="d,114,11,114,24" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="1"/>
        </creset>
        <var loc="d,101,17,101,29" name="__Vdly__spi2axi.spi_rx_shreg" dtype_id="5" vartype="logic" origName="__Vdly__spi2axi__DOT__spi_rx_shreg"/>
        <creset loc="d,101,17,101,29">
          <varref loc="d,101,17,101,29" name="__Vdly__spi2axi.spi_rx_shreg" dtype_id="5"/>
        </creset>
        <var loc="d,98,17,98,26" name="__Vdly__spi2axi.spi_state" dtype_id="12" vartype="spi_state_t" origName="__Vdly__spi2axi__DOT__spi_state"/>
        <creset loc="d,98,17,98,26">
          <varref loc="d,98,17,98,26" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
        </creset>
        <var loc="d,108,16,108,26" name="__Vdly__spi2axi.spi_rx_cmd" dtype_id="5" vartype="logic" origName="__Vdly__spi2axi__DOT__spi_rx_cmd"/>
        <creset loc="d,108,16,108,26">
          <varref loc="d,108,16,108,26" name="__Vdly__spi2axi.spi_rx_cmd" dtype_id="5"/>
        </creset>
        <var loc="d,109,17,109,28" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10" vartype="logic" origName="__Vdly__spi2axi__DOT__spi_rx_addr"/>
        <creset loc="d,109,17,109,28">
          <varref loc="d,109,17,109,28" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10"/>
        </creset>
        <var loc="d,110,17,110,29" name="__Vdly__spi2axi.spi_rx_wdata" dtype_id="10" vartype="logic" origName="__Vdly__spi2axi__DOT__spi_rx_wdata"/>
        <creset loc="d,110,17,110,29">
          <varref loc="d,110,17,110,29" name="__Vdly__spi2axi.spi_rx_wdata" dtype_id="10"/>
        </creset>
        <var loc="d,112,11,112,28" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="1" vartype="logic" origName="__Vdly__spi2axi__DOT__s_axi_awvalid_int"/>
        <creset loc="d,112,11,112,28">
          <varref loc="d,112,11,112,28" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="1"/>
        </creset>
        <var loc="d,113,11,113,27" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="1" vartype="logic" origName="__Vdly__spi2axi__DOT__s_axi_wvalid_int"/>
        <creset loc="d,113,11,113,27">
          <varref loc="d,113,11,113,27" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="1"/>
        </creset>
        <var loc="d,99,17,99,26" name="__Vdly__spi2axi.axi_state" dtype_id="12" vartype="axi_state_t" origName="__Vdly__spi2axi__DOT__axi_state"/>
        <creset loc="d,99,17,99,26">
          <varref loc="d,99,17,99,26" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
        </creset>
        <assignpre loc="d,371,13,371,22" dtype_id="12">
          <varref loc="d,371,13,371,22" name="spi2axi.axi_state" dtype_id="12"/>
          <varref loc="d,371,13,371,22" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
        </assignpre>
        <assignpre loc="d,361,13,361,29" dtype_id="18">
          <varref loc="d,361,13,361,29" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
          <varref loc="d,361,13,361,29" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="18"/>
        </assignpre>
        <assignpre loc="d,355,13,355,30" dtype_id="18">
          <varref loc="d,355,13,355,30" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
          <varref loc="d,355,13,355,30" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="18"/>
        </assignpre>
        <assignpre loc="d,270,33,270,45" dtype_id="10">
          <varref loc="d,270,33,270,45" name="spi2axi.spi_rx_wdata" dtype_id="10"/>
          <varref loc="d,270,33,270,45" name="__Vdly__spi2axi.spi_rx_wdata" dtype_id="10"/>
        </assignpre>
        <assignpre loc="d,268,33,268,44" dtype_id="10">
          <varref loc="d,268,33,268,44" name="spi2axi.spi_rx_addr" dtype_id="10"/>
          <varref loc="d,268,33,268,44" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10"/>
        </assignpre>
        <assignpre loc="d,264,25,264,35" dtype_id="6">
          <varref loc="d,264,25,264,35" name="spi2axi.spi_rx_cmd" dtype_id="6"/>
          <varref loc="d,264,25,264,35" name="__Vdly__spi2axi.spi_rx_cmd" dtype_id="6"/>
        </assignpre>
        <assignpre loc="d,219,37,219,46" dtype_id="12">
          <varref loc="d,219,37,219,46" name="spi2axi.spi_state" dtype_id="12"/>
          <varref loc="d,219,37,219,46" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
        </assignpre>
        <assignpre loc="d,213,29,213,41" dtype_id="6">
          <varref loc="d,213,29,213,41" name="spi2axi.spi_rx_shreg" dtype_id="6"/>
          <varref loc="d,213,29,213,41" name="__Vdly__spi2axi.spi_rx_shreg" dtype_id="6"/>
        </assignpre>
        <assignpre loc="d,254,25,254,38" dtype_id="18">
          <varref loc="d,254,25,254,38" name="spi2axi.axi_fsm_reset" dtype_id="18"/>
          <varref loc="d,254,25,254,38" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="18"/>
        </assignpre>
        <assignpre loc="d,192,13,192,25" dtype_id="18">
          <varref loc="d,192,13,192,25" name="spi2axi.spi_rx_valid" dtype_id="18"/>
          <varref loc="d,192,13,192,25" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="18"/>
        </assignpre>
        <assign loc="d,167,38,167,39" dtype_id="20">
          <const loc="d,167,38,167,39" name="3&apos;h0" dtype_id="20"/>
          <varref loc="d,167,38,167,39" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
        </assign>
        <assign loc="d,168,68,168,69" dtype_id="24">
          <const loc="d,168,68,168,69" name="5&apos;h0" dtype_id="24"/>
          <varref loc="d,168,68,168,69" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
        </assign>
        <assign loc="d,169,38,169,39" dtype_id="20">
          <const loc="d,169,38,169,39" name="3&apos;h0" dtype_id="20"/>
          <varref loc="d,169,38,169,39" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
        </assign>
        <assign loc="d,170,68,170,69" dtype_id="24">
          <const loc="d,170,68,170,69" name="5&apos;h0" dtype_id="24"/>
          <varref loc="d,170,68,170,69" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
        </assign>
        <if loc="d,175,9,175,11">
          <varref loc="d,175,14,175,25" name="axi_aresetn" dtype_id="18"/>
          <begin>
            <assigndly loc="d,192,30,192,32" dtype_id="18">
              <const loc="d,192,33,192,37" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,192,13,192,25" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="18"/>
            </assigndly>
            <if loc="d,201,29,201,30">
              <eq loc="d,201,29,201,30" dtype_id="18">
                <const loc="d,201,17,201,28" name="32&apos;h0" dtype_id="12"/>
                <varref loc="d,195,19,195,28" name="spi2axi.spi_state" dtype_id="12"/>
              </eq>
              <begin>
                <if loc="d,202,21,202,23">
                  <varref loc="d,202,25,202,38" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
                  <begin>
                    <assign loc="d,249,41,249,42" dtype_id="20">
                      <const loc="d,249,43,249,44" name="3&apos;h0" dtype_id="20"/>
                      <varref loc="d,249,25,249,39" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
                    </assign>
                    <assign loc="d,250,41,250,42" dtype_id="24">
                      <const loc="d,250,43,250,44" name="5&apos;h0" dtype_id="24"/>
                      <varref loc="d,250,25,250,40" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                    </assign>
                    <assign loc="d,251,41,251,42" dtype_id="20">
                      <const loc="d,251,43,251,44" name="3&apos;h0" dtype_id="20"/>
                      <varref loc="d,251,25,251,39" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
                    </assign>
                    <assign loc="d,252,41,252,42" dtype_id="24">
                      <const loc="d,252,43,252,44" name="5&apos;h0" dtype_id="24"/>
                      <varref loc="d,252,25,252,40" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                    </assign>
                    <assign loc="d,253,41,253,42" dtype_id="20">
                      <const loc="d,253,43,253,45" name="3&apos;h0" dtype_id="20"/>
                      <varref loc="d,253,25,253,36" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                    </assign>
                    <assigndly loc="d,254,41,254,43" dtype_id="18">
                      <const loc="d,254,44,254,48" name="1&apos;h1" dtype_id="18"/>
                      <varref loc="d,254,25,254,38" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="18"/>
                    </assigndly>
                  </begin>
                  <begin>
                    <assign loc="d,205,36,205,37" dtype_id="18">
                      <and loc="d,205,60,205,62" dtype_id="18">
                        <ccast loc="d,205,39,205,51" dtype_id="18">
                          <varref loc="d,205,39,205,51" name="spi2axi.spi_sck_sync" dtype_id="18"/>
                        </ccast>
                        <not loc="d,205,80,205,82" dtype_id="18">
                          <ccast loc="d,205,63,205,79" dtype_id="18">
                            <varref loc="d,205,63,205,79" name="spi2axi.spi_sck_sync_old" dtype_id="18"/>
                          </ccast>
                        </not>
                      </and>
                      <varref loc="d,205,25,205,35" name="spi2axi.spi_fsm.spi_sck_re" dtype_id="18"/>
                    </assign>
                    <assign loc="d,206,36,206,37" dtype_id="18">
                      <and loc="d,206,60,206,62" dtype_id="18">
                        <not loc="d,206,52,206,54" dtype_id="18">
                          <ccast loc="d,206,39,206,51" dtype_id="18">
                            <varref loc="d,206,39,206,51" name="spi2axi.spi_sck_sync" dtype_id="18"/>
                          </ccast>
                        </not>
                        <ccast loc="d,206,63,206,79" dtype_id="18">
                          <varref loc="d,206,63,206,79" name="spi2axi.spi_sck_sync_old" dtype_id="18"/>
                        </ccast>
                      </and>
                      <varref loc="d,206,25,206,35" name="spi2axi.spi_fsm.spi_sck_fe" dtype_id="18"/>
                    </assign>
                    <assigndly loc="d,203,39,203,41" dtype_id="18">
                      <const loc="d,203,42,203,46" name="1&apos;h0" dtype_id="18"/>
                      <varref loc="d,203,25,203,38" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="18"/>
                    </assigndly>
                    <if loc="d,209,25,209,27">
                      <varref loc="d,209,64,209,74" name="spi2axi.spi_fsm.spi_sck_re" dtype_id="18"/>
                      <begin>
                        <assigndly loc="d,213,42,213,44" dtype_id="6">
                          <or loc="d,213,88,213,89" dtype_id="6">
                            <and loc="d,213,59,213,60" dtype_id="25">
                              <const loc="d,213,88,213,89" name="32&apos;hfe" dtype_id="10"/>
                              <shiftl loc="d,213,88,213,89" dtype_id="10">
                                <ccast loc="d,213,47,213,59" dtype_id="25">
                                  <varref loc="d,213,47,213,59" name="spi2axi.spi_rx_shreg" dtype_id="25"/>
                                </ccast>
                                <const loc="d,213,88,213,89" name="32&apos;h1" dtype_id="10"/>
                              </shiftl>
                            </and>
                            <ccast loc="d,213,90,213,98" dtype_id="18">
                              <varref loc="d,213,90,213,98" name="spi_mosi" dtype_id="18"/>
                            </ccast>
                          </or>
                          <varref loc="d,213,29,213,41" name="__Vdly__spi2axi.spi_rx_shreg" dtype_id="6"/>
                        </assigndly>
                        <if loc="d,215,29,215,31">
                          <eq loc="d,215,48,215,50" dtype_id="18">
                            <const loc="d,215,51,215,52" name="3&apos;h7" dtype_id="20"/>
                            <ccast loc="d,215,33,215,47" dtype_id="20">
                              <varref loc="d,215,33,215,47" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
                            </ccast>
                          </eq>
                          <begin>
                            <assign loc="d,216,48,216,49" dtype_id="20">
                              <const loc="d,216,50,216,51" name="3&apos;h0" dtype_id="20"/>
                              <varref loc="d,216,33,216,47" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
                            </assign>
                            <if loc="d,218,33,218,35">
                              <gt loc="d,218,53,218,54" dtype_id="18">
                                <const loc="d,218,55,218,77" name="5&apos;hb" dtype_id="24"/>
                                <ccast loc="d,218,37,218,52" dtype_id="24">
                                  <varref loc="d,218,37,218,52" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                                </ccast>
                              </gt>
                              <begin>
                                <assigndly loc="d,219,47,219,49" dtype_id="12">
                                  <const loc="d,219,50,219,69" name="32&apos;h1" dtype_id="12"/>
                                  <varref loc="d,219,37,219,46" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
                                </assigndly>
                              </begin>
                            </if>
                          </begin>
                          <begin>
                            <assign loc="d,222,48,222,49" dtype_id="20">
                              <and loc="d,222,65,222,66" dtype_id="20">
                                <const loc="d,222,65,222,66" name="32&apos;h7" dtype_id="10"/>
                                <add loc="d,222,65,222,66" dtype_id="20">
                                  <ccast loc="d,222,65,222,66" dtype_id="20">
                                    <const loc="d,222,65,222,66" name="3&apos;h1" dtype_id="20"/>
                                  </ccast>
                                  <ccast loc="d,222,50,222,64" dtype_id="20">
                                    <varref loc="d,222,50,222,64" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
                                  </ccast>
                                </add>
                              </and>
                              <varref loc="d,222,33,222,47" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
                            </assign>
                          </begin>
                        </if>
                      </begin>
                      <begin>
                        <if loc="d,226,34,226,36">
                          <varref loc="d,226,73,226,83" name="spi2axi.spi_fsm.spi_sck_fe" dtype_id="18"/>
                          <begin>
                            <assigndly loc="d,234,46,234,48" dtype_id="6">
                              <and loc="d,234,63,234,64" dtype_id="6">
                                <const loc="d,234,92,234,93" name="32&apos;hfe" dtype_id="10"/>
                                <shiftl loc="d,234,92,234,93" dtype_id="10">
                                  <ccast loc="d,234,51,234,63" dtype_id="25">
                                    <varref loc="d,234,51,234,63" name="spi2axi.spi_tx_shreg" dtype_id="25"/>
                                  </ccast>
                                  <const loc="d,234,92,234,93" name="32&apos;h1" dtype_id="10"/>
                                </shiftl>
                              </and>
                              <varref loc="d,234,33,234,45" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
                            </assigndly>
                            <if loc="d,236,33,236,35">
                              <eq loc="d,236,52,236,54" dtype_id="18">
                                <const loc="d,236,55,236,56" name="3&apos;h7" dtype_id="20"/>
                                <ccast loc="d,236,37,236,51" dtype_id="20">
                                  <varref loc="d,236,37,236,51" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
                                </ccast>
                              </eq>
                              <begin>
                                <assign loc="d,237,52,237,53" dtype_id="20">
                                  <const loc="d,237,54,237,55" name="3&apos;h0" dtype_id="20"/>
                                  <varref loc="d,237,37,237,51" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
                                </assign>
                                <if loc="d,239,37,239,39">
                                  <gt loc="d,239,57,239,58" dtype_id="18">
                                    <const loc="d,239,82,239,83" name="5&apos;ha" dtype_id="24"/>
                                    <ccast loc="d,239,41,239,56" dtype_id="24">
                                      <varref loc="d,239,41,239,56" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                    </ccast>
                                  </gt>
                                  <begin>
                                    <assign loc="d,240,57,240,58" dtype_id="24">
                                      <and loc="d,240,75,240,76" dtype_id="24">
                                        <const loc="d,240,75,240,76" name="32&apos;h1f" dtype_id="10"/>
                                        <add loc="d,240,75,240,76" dtype_id="24">
                                          <ccast loc="d,240,75,240,76" dtype_id="24">
                                            <const loc="d,240,75,240,76" name="5&apos;h1" dtype_id="24"/>
                                          </ccast>
                                          <ccast loc="d,240,59,240,74" dtype_id="24">
                                            <varref loc="d,240,59,240,74" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                          </ccast>
                                        </add>
                                      </and>
                                      <varref loc="d,240,41,240,56" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                    </assign>
                                    <assigndly loc="d,241,57,241,59" dtype_id="12">
                                      <const loc="d,241,60,241,76" name="32&apos;h2" dtype_id="12"/>
                                      <varref loc="d,241,41,241,50" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
                                    </assigndly>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="d,244,52,244,53" dtype_id="20">
                                  <and loc="d,244,69,244,70" dtype_id="20">
                                    <const loc="d,244,69,244,70" name="32&apos;h7" dtype_id="10"/>
                                    <add loc="d,244,69,244,70" dtype_id="20">
                                      <ccast loc="d,244,69,244,70" dtype_id="20">
                                        <const loc="d,244,69,244,70" name="3&apos;h1" dtype_id="20"/>
                                      </ccast>
                                      <ccast loc="d,244,54,244,68" dtype_id="20">
                                        <varref loc="d,244,54,244,68" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
                                      </ccast>
                                    </add>
                                  </and>
                                  <varref loc="d,244,37,244,51" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
                                </assign>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
              <begin>
                <if loc="d,262,37,262,38">
                  <eq loc="d,262,37,262,38" dtype_id="18">
                    <const loc="d,262,17,262,36" name="32&apos;h1" dtype_id="12"/>
                    <varref loc="d,195,19,195,28" name="spi2axi.spi_state" dtype_id="12"/>
                  </eq>
                  <begin>
                    <if loc="d,263,21,263,23">
                      <eq loc="d,263,41,263,43" dtype_id="18">
                        <const loc="d,263,44,263,45" name="5&apos;h0" dtype_id="24"/>
                        <ccast loc="d,263,25,263,40" dtype_id="24">
                          <varref loc="d,263,25,263,40" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                        </ccast>
                      </eq>
                      <begin>
                        <assigndly loc="d,264,36,264,38" dtype_id="6">
                          <varref loc="d,264,39,264,51" name="spi2axi.spi_rx_shreg" dtype_id="6"/>
                          <varref loc="d,264,25,264,35" name="__Vdly__spi2axi.spi_rx_cmd" dtype_id="6"/>
                        </assigndly>
                      </begin>
                      <begin>
                        <if loc="d,266,25,266,27">
                          <eq loc="d,266,40,266,42" dtype_id="18">
                            <const loc="d,266,43,266,52" name="8&apos;h0" dtype_id="6"/>
                            <ccast loc="d,266,29,266,39" dtype_id="6">
                              <varref loc="d,266,29,266,39" name="spi2axi.spi_rx_cmd" dtype_id="6"/>
                            </ccast>
                          </eq>
                          <begin>
                            <if loc="d,267,29,267,31">
                              <gte loc="d,267,49,267,51" dtype_id="18">
                                <const loc="d,267,52,267,53" name="5&apos;h4" dtype_id="24"/>
                                <ccast loc="d,267,33,267,48" dtype_id="24">
                                  <varref loc="d,267,33,267,48" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                                </ccast>
                              </gte>
                              <begin>
                                <assigndly loc="d,268,45,268,47" dtype_id="10">
                                  <and loc="d,268,66,268,67" dtype_id="10">
                                    <const loc="d,268,59,268,60" name="32&apos;hffffff" dtype_id="10"/>
                                    <and loc="d,268,59,268,60" dtype_id="10">
                                      <varref loc="d,268,48,268,59" name="spi2axi.spi_rx_addr" dtype_id="26"/>
                                      <ccast loc="d,268,68,268,80" dtype_id="10">
                                        <varref loc="d,268,68,268,80" name="spi2axi.spi_rx_shreg" dtype_id="10"/>
                                      </ccast>
                                    </and>
                                  </and>
                                  <varref loc="d,268,33,268,44" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10"/>
                                </assigndly>
                              </begin>
                              <begin>
                                <if loc="d,269,38,269,40">
                                  <gte loc="d,269,58,269,60" dtype_id="18">
                                    <const loc="d,269,61,269,62" name="5&apos;h8" dtype_id="24"/>
                                    <ccast loc="d,269,42,269,57" dtype_id="24">
                                      <varref loc="d,269,42,269,57" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                                    </ccast>
                                  </gte>
                                  <begin>
                                    <assigndly loc="d,270,46,270,48" dtype_id="10">
                                      <and loc="d,270,68,270,69" dtype_id="10">
                                        <const loc="d,270,61,270,62" name="32&apos;hffffff" dtype_id="10"/>
                                        <and loc="d,270,61,270,62" dtype_id="10">
                                          <varref loc="d,270,49,270,61" name="spi2axi.spi_rx_wdata" dtype_id="26"/>
                                          <ccast loc="d,270,70,270,82" dtype_id="10">
                                            <varref loc="d,270,70,270,82" name="spi2axi.spi_rx_shreg" dtype_id="10"/>
                                          </ccast>
                                        </and>
                                      </and>
                                      <varref loc="d,270,33,270,45" name="__Vdly__spi2axi.spi_rx_wdata" dtype_id="10"/>
                                    </assigndly>
                                    <if loc="d,272,33,272,35">
                                      <eq loc="d,272,53,272,55" dtype_id="18">
                                        <const loc="d,272,56,272,57" name="5&apos;h8" dtype_id="24"/>
                                        <ccast loc="d,272,37,272,52" dtype_id="24">
                                          <varref loc="d,272,37,272,52" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                                        </ccast>
                                      </eq>
                                      <begin>
                                        <assigndly loc="d,274,50,274,52" dtype_id="18">
                                          <const loc="d,274,53,274,57" name="1&apos;h1" dtype_id="18"/>
                                          <varref loc="d,274,37,274,49" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="18"/>
                                        </assigndly>
                                      </begin>
                                    </if>
                                  </begin>
                                </if>
                              </begin>
                            </if>
                          </begin>
                          <begin>
                            <if loc="d,281,29,281,31">
                              <gte loc="d,281,49,281,51" dtype_id="18">
                                <const loc="d,281,52,281,53" name="5&apos;h4" dtype_id="24"/>
                                <ccast loc="d,281,33,281,48" dtype_id="24">
                                  <varref loc="d,281,33,281,48" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                                </ccast>
                              </gte>
                              <begin>
                                <assigndly loc="d,282,45,282,47" dtype_id="10">
                                  <or loc="d,282,67,282,68" dtype_id="10">
                                    <shiftl loc="d,282,67,282,68" dtype_id="26">
                                      <varref loc="d,282,50,282,61" name="spi2axi.spi_rx_addr" dtype_id="26"/>
                                      <const loc="d,282,67,282,68" name="32&apos;h8" dtype_id="10"/>
                                    </shiftl>
                                    <ccast loc="d,282,69,282,81" dtype_id="6">
                                      <varref loc="d,282,69,282,81" name="spi2axi.spi_rx_shreg" dtype_id="6"/>
                                    </ccast>
                                  </or>
                                  <varref loc="d,282,33,282,44" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10"/>
                                </assigndly>
                                <if loc="d,284,33,284,35">
                                  <eq loc="d,284,53,284,55" dtype_id="18">
                                    <const loc="d,284,56,284,57" name="5&apos;h4" dtype_id="24"/>
                                    <ccast loc="d,284,37,284,52" dtype_id="24">
                                      <varref loc="d,284,37,284,52" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                                    </ccast>
                                  </eq>
                                  <begin>
                                    <assigndly loc="d,286,50,286,52" dtype_id="18">
                                      <const loc="d,286,53,286,57" name="1&apos;h1" dtype_id="18"/>
                                      <varref loc="d,286,37,286,49" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="18"/>
                                    </assigndly>
                                  </begin>
                                </if>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </if>
                    <assigndly loc="d,295,37,295,39" dtype_id="12">
                      <const loc="d,295,40,295,51" name="32&apos;h0" dtype_id="12"/>
                      <varref loc="d,295,21,295,30" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
                    </assigndly>
                    <assign loc="d,294,37,294,38" dtype_id="24">
                      <and loc="d,294,55,294,56" dtype_id="24">
                        <const loc="d,294,55,294,56" name="32&apos;h1f" dtype_id="10"/>
                        <add loc="d,294,55,294,56" dtype_id="24">
                          <ccast loc="d,294,55,294,56" dtype_id="24">
                            <const loc="d,294,55,294,56" name="5&apos;h1" dtype_id="24"/>
                          </ccast>
                          <ccast loc="d,294,39,294,54" dtype_id="24">
                            <varref loc="d,294,39,294,54" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                          </ccast>
                        </add>
                      </and>
                      <varref loc="d,294,21,294,36" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
                    </assign>
                  </begin>
                  <begin>
                    <if loc="d,302,33,302,34">
                      <eq loc="d,302,33,302,34" dtype_id="18">
                        <const loc="d,302,17,302,33" name="32&apos;h2" dtype_id="12"/>
                        <varref loc="d,195,19,195,28" name="spi2axi.spi_state" dtype_id="12"/>
                      </eq>
                      <begin>
                        <assign loc="d,303,33,303,34" dtype_id="20">
                          <const loc="d,303,35,303,37" name="3&apos;h0" dtype_id="20"/>
                          <varref loc="d,303,21,303,32" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                        </assign>
                        <if loc="d,305,21,305,23">
                          <eq loc="d,305,36,305,38" dtype_id="18">
                            <const loc="d,305,39,305,48" name="8&apos;h0" dtype_id="6"/>
                            <ccast loc="d,305,25,305,35" dtype_id="6">
                              <varref loc="d,305,25,305,35" name="spi2axi.spi_rx_cmd" dtype_id="6"/>
                            </ccast>
                          </eq>
                          <begin>
                            <if loc="d,306,25,306,27">
                              <eq loc="d,306,45,306,47" dtype_id="18">
                                <const loc="d,306,48,306,50" name="5&apos;ha" dtype_id="24"/>
                                <ccast loc="d,306,29,306,44" dtype_id="24">
                                  <varref loc="d,306,29,306,44" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                </ccast>
                              </eq>
                              <begin>
                                <assign loc="d,311,46,311,47" dtype_id="20">
                                  <const loc="d,311,48,311,50" name="3&apos;h0" dtype_id="20"/>
                                  <varref loc="d,311,29,311,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                </assign>
                                <assign loc="d,312,46,312,47" dtype_id="20">
                                  <or loc="d,312,48,312,49" dtype_id="20">
                                    <and loc="d,312,48,312,49" dtype_id="18">
                                      <const loc="d,312,48,312,49" name="32&apos;h4" dtype_id="10"/>
                                      <shiftl loc="d,312,48,312,49" dtype_id="10">
                                        <not loc="d,312,48,312,49" dtype_id="18">
                                          <ccast loc="d,312,49,312,64" dtype_id="18">
                                            <varref loc="d,312,49,312,64" name="spi2axi.axi_bresp_valid" dtype_id="18"/>
                                          </ccast>
                                        </not>
                                        <const loc="d,312,48,312,49" name="32&apos;h2" dtype_id="10"/>
                                      </shiftl>
                                    </and>
                                    <ccast loc="d,313,48,313,57" dtype_id="19">
                                      <varref loc="d,313,48,313,57" name="spi2axi.axi_bresp" dtype_id="19"/>
                                    </ccast>
                                  </or>
                                  <varref loc="d,312,29,312,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                </assign>
                              </begin>
                            </if>
                          </begin>
                          <begin>
                            <if loc="d,316,25,316,27">
                              <lt loc="d,316,45,316,47" dtype_id="18">
                                <const loc="d,316,48,316,49" name="5&apos;h5" dtype_id="24"/>
                                <ccast loc="d,316,29,316,44" dtype_id="24">
                                  <varref loc="d,316,29,316,44" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                </ccast>
                              </lt>
                              <begin>
                                <if loc="d,318,34,318,36">
                                  <eq loc="d,318,54,318,56" dtype_id="18">
                                    <const loc="d,318,57,318,58" name="5&apos;h6" dtype_id="24"/>
                                    <ccast loc="d,318,38,318,53" dtype_id="24">
                                      <varref loc="d,318,38,318,53" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                    </ccast>
                                  </eq>
                                  <begin>
                                    <assign loc="d,319,41,319,42" dtype_id="20">
                                      <and loc="d,319,52,319,53" dtype_id="20">
                                        <const loc="d,319,52,319,53" name="32&apos;h7" dtype_id="10"/>
                                        <shiftr loc="d,319,52,319,53" dtype_id="20">
                                          <varref loc="d,319,43,319,52" name="spi2axi.axi_rdata" dtype_id="10"/>
                                          <const loc="d,319,52,319,53" name="32&apos;h18" dtype_id="10"/>
                                        </shiftr>
                                      </and>
                                      <varref loc="d,319,29,319,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                    </assign>
                                  </begin>
                                  <begin>
                                    <if loc="d,320,34,320,36">
                                      <eq loc="d,320,54,320,56" dtype_id="18">
                                        <const loc="d,320,57,320,58" name="5&apos;h7" dtype_id="24"/>
                                        <ccast loc="d,320,38,320,53" dtype_id="24">
                                          <varref loc="d,320,38,320,53" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                        </ccast>
                                      </eq>
                                      <begin>
                                        <assign loc="d,321,41,321,42" dtype_id="20">
                                          <and loc="d,321,52,321,53" dtype_id="20">
                                            <const loc="d,321,52,321,53" name="32&apos;h7" dtype_id="10"/>
                                            <shiftr loc="d,321,52,321,53" dtype_id="20">
                                              <varref loc="d,321,43,321,52" name="spi2axi.axi_rdata" dtype_id="10"/>
                                              <const loc="d,321,52,321,53" name="32&apos;h10" dtype_id="10"/>
                                            </shiftr>
                                          </and>
                                          <varref loc="d,321,29,321,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                        </assign>
                                      </begin>
                                      <begin>
                                        <if loc="d,322,34,322,36">
                                          <eq loc="d,322,54,322,56" dtype_id="18">
                                            <const loc="d,322,57,322,58" name="5&apos;h8" dtype_id="24"/>
                                            <ccast loc="d,322,38,322,53" dtype_id="24">
                                              <varref loc="d,322,38,322,53" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                            </ccast>
                                          </eq>
                                          <begin>
                                            <assign loc="d,323,41,323,42" dtype_id="20">
                                              <and loc="d,323,52,323,53" dtype_id="20">
                                                <const loc="d,323,52,323,53" name="32&apos;h7" dtype_id="10"/>
                                                <shiftr loc="d,323,52,323,53" dtype_id="20">
                                                  <varref loc="d,323,43,323,52" name="spi2axi.axi_rdata" dtype_id="10"/>
                                                  <const loc="d,323,52,323,53" name="32&apos;h8" dtype_id="10"/>
                                                </shiftr>
                                              </and>
                                              <varref loc="d,323,29,323,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                            </assign>
                                          </begin>
                                          <begin>
                                            <if loc="d,324,34,324,36">
                                              <eq loc="d,324,54,324,56" dtype_id="18">
                                                <const loc="d,324,57,324,58" name="5&apos;h9" dtype_id="24"/>
                                                <ccast loc="d,324,38,324,53" dtype_id="24">
                                                  <varref loc="d,324,38,324,53" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
                                                </ccast>
                                              </eq>
                                              <begin>
                                                <assign loc="d,325,41,325,42" dtype_id="20">
                                                  <and loc="d,325,52,325,53" dtype_id="20">
                                                    <const loc="d,325,52,325,53" name="32&apos;h7" dtype_id="10"/>
                                                    <varref loc="d,325,43,325,52" name="spi2axi.axi_rdata" dtype_id="20"/>
                                                  </and>
                                                  <varref loc="d,325,29,325,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                                </assign>
                                              </begin>
                                              <begin>
                                                <assign loc="d,331,46,331,47" dtype_id="20">
                                                  <const loc="d,331,48,331,50" name="3&apos;h0" dtype_id="20"/>
                                                  <varref loc="d,331,29,331,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                                </assign>
                                                <assign loc="d,332,46,332,47" dtype_id="20">
                                                  <or loc="d,332,48,332,49" dtype_id="20">
                                                    <and loc="d,332,48,332,49" dtype_id="18">
                                                      <const loc="d,332,48,332,49" name="32&apos;h4" dtype_id="10"/>
                                                      <shiftl loc="d,332,48,332,49" dtype_id="10">
                                                        <not loc="d,332,48,332,49" dtype_id="18">
                                                          <ccast loc="d,332,49,332,64" dtype_id="18">
                                                            <varref loc="d,332,49,332,64" name="spi2axi.axi_rdata_valid" dtype_id="18"/>
                                                          </ccast>
                                                        </not>
                                                        <const loc="d,332,48,332,49" name="32&apos;h2" dtype_id="10"/>
                                                      </shiftl>
                                                    </and>
                                                    <ccast loc="d,333,48,333,57" dtype_id="19">
                                                      <varref loc="d,333,48,333,57" name="spi2axi.axi_rresp" dtype_id="19"/>
                                                    </ccast>
                                                  </or>
                                                  <varref loc="d,332,29,332,40" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
                                                </assign>
                                              </begin>
                                            </if>
                                          </begin>
                                        </if>
                                      </begin>
                                    </if>
                                  </begin>
                                </if>
                              </begin>
                            </if>
                          </begin>
                        </if>
                        <assigndly loc="d,341,31,341,33" dtype_id="12">
                          <const loc="d,341,34,341,45" name="32&apos;h0" dtype_id="12"/>
                          <varref loc="d,341,21,341,30" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
                        </assigndly>
                        <assigndly loc="d,338,38,338,40" dtype_id="6">
                          <varref loc="d,338,41,338,52" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="6"/>
                          <varref loc="d,338,25,338,37" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
                        </assigndly>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </if>
          </begin>
          <begin>
            <assign loc="d,176,30,176,31" dtype_id="20">
              <const loc="d,176,32,176,33" name="3&apos;h0" dtype_id="20"/>
              <varref loc="d,176,13,176,27" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="20"/>
            </assign>
            <assign loc="d,177,30,177,31" dtype_id="24">
              <const loc="d,177,32,177,33" name="5&apos;h0" dtype_id="24"/>
              <varref loc="d,177,13,177,28" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="24"/>
            </assign>
            <assign loc="d,178,30,178,31" dtype_id="20">
              <const loc="d,178,32,178,33" name="3&apos;h0" dtype_id="20"/>
              <varref loc="d,178,13,178,27" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="20"/>
            </assign>
            <assign loc="d,179,30,179,31" dtype_id="24">
              <const loc="d,179,32,179,33" name="5&apos;h0" dtype_id="24"/>
              <varref loc="d,179,13,179,28" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="24"/>
            </assign>
            <assign loc="d,180,30,180,31" dtype_id="20">
              <const loc="d,180,32,180,34" name="3&apos;h0" dtype_id="20"/>
              <varref loc="d,180,13,180,24" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="20"/>
            </assign>
            <assigndly loc="d,185,30,185,32" dtype_id="10">
              <const loc="d,185,33,185,35" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,185,13,185,25" name="__Vdly__spi2axi.spi_rx_wdata" dtype_id="10"/>
            </assigndly>
            <assigndly loc="d,186,30,186,32" dtype_id="6">
              <const loc="d,186,33,186,35" name="8&apos;h0" dtype_id="6"/>
              <varref loc="d,186,13,186,25" name="__Vdly__spi2axi.spi_rx_shreg" dtype_id="6"/>
            </assigndly>
            <assigndly loc="d,187,30,187,32" dtype_id="6">
              <const loc="d,187,33,187,35" name="8&apos;h0" dtype_id="6"/>
              <varref loc="d,187,13,187,25" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
            </assigndly>
            <assigndly loc="d,182,30,182,32" dtype_id="18">
              <const loc="d,182,33,182,37" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,182,13,182,25" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,183,30,183,32" dtype_id="6">
              <const loc="d,183,33,183,35" name="8&apos;h0" dtype_id="6"/>
              <varref loc="d,183,13,183,23" name="__Vdly__spi2axi.spi_rx_cmd" dtype_id="6"/>
            </assigndly>
            <assigndly loc="d,184,30,184,32" dtype_id="10">
              <const loc="d,184,33,184,35" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,184,13,184,24" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10"/>
            </assigndly>
            <assigndly loc="d,188,30,188,32" dtype_id="18">
              <const loc="d,188,33,188,37" name="1&apos;h1" dtype_id="18"/>
              <varref loc="d,188,13,188,26" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,189,30,189,32" dtype_id="12">
              <const loc="d,189,33,189,44" name="32&apos;h0" dtype_id="12"/>
              <varref loc="d,189,13,189,22" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
            </assigndly>
          </begin>
        </if>
        <assignpost loc="d,213,29,213,41" dtype_id="6">
          <varref loc="d,213,29,213,41" name="__Vdly__spi2axi.spi_rx_shreg" dtype_id="6"/>
          <varref loc="d,213,29,213,41" name="spi2axi.spi_rx_shreg" dtype_id="6"/>
        </assignpost>
        <assignpost loc="d,219,37,219,46" dtype_id="12">
          <varref loc="d,219,37,219,46" name="__Vdly__spi2axi.spi_state" dtype_id="12"/>
          <varref loc="d,219,37,219,46" name="spi2axi.spi_state" dtype_id="12"/>
        </assignpost>
        <contassign loc="d,42,17,42,25" dtype_id="18">
          <and loc="d,347,35,347,36" dtype_id="18">
            <const loc="d,347,35,347,36" name="32&apos;h1" dtype_id="10"/>
            <shiftr loc="d,347,35,347,36" dtype_id="18">
              <ccast loc="d,102,17,102,29" dtype_id="6">
                <varref loc="d,102,17,102,29" name="spi2axi.spi_tx_shreg" dtype_id="6"/>
              </ccast>
              <const loc="d,347,35,347,36" name="32&apos;h7" dtype_id="10"/>
            </shiftr>
          </and>
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="18"/>
        </contassign>
        <assigndly loc="d,193,30,193,32" dtype_id="18">
          <logand loc="d,193,33,193,45" dtype_id="18">
            <ccast loc="d,175,14,175,25" dtype_id="18">
              <varref loc="d,175,14,175,25" name="axi_aresetn" dtype_id="18"/>
            </ccast>
            <ccast loc="d,193,33,193,45" dtype_id="18">
              <varref loc="d,193,33,193,45" name="spi2axi.spi_sck_sync" dtype_id="18"/>
            </ccast>
          </logand>
          <varref loc="d,193,13,193,29" name="spi2axi.spi_sck_sync_old" dtype_id="18"/>
        </assigndly>
        <if loc="d,354,9,354,11">
          <and loc="d,354,26,354,28" dtype_id="18">
            <const loc="d,354,26,354,28" name="32&apos;h1" dtype_id="10"/>
            <or loc="d,354,26,354,28" dtype_id="18">
              <not loc="d,354,13,354,14" dtype_id="18">
                <ccast loc="d,354,14,354,25" dtype_id="18">
                  <varref loc="d,354,14,354,25" name="axi_aresetn" dtype_id="18"/>
                </ccast>
              </not>
              <ccast loc="d,354,29,354,42" dtype_id="18">
                <varref loc="d,354,29,354,42" name="spi2axi.axi_fsm_reset" dtype_id="18"/>
              </ccast>
            </or>
          </and>
          <begin>
            <assigndly loc="d,355,31,355,33" dtype_id="18">
              <const loc="d,355,34,355,38" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,355,13,355,30" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,356,35,356,37" dtype_id="20">
              <const loc="d,356,38,356,40" name="3&apos;h0" dtype_id="20"/>
              <varref loc="d,356,13,356,29" name="spi2axi.s_axi_awprot_int" dtype_id="20"/>
            </assigndly>
            <assigndly loc="d,357,35,357,37" dtype_id="10">
              <const loc="d,357,38,357,40" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,357,13,357,29" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
            </assigndly>
            <assigndly loc="d,358,35,358,37" dtype_id="18">
              <const loc="d,358,38,358,42" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,358,13,358,30" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,359,35,359,37" dtype_id="20">
              <const loc="d,359,38,359,40" name="3&apos;h0" dtype_id="20"/>
              <varref loc="d,359,13,359,29" name="spi2axi.s_axi_arprot_int" dtype_id="20"/>
            </assigndly>
            <assigndly loc="d,360,35,360,37" dtype_id="10">
              <const loc="d,360,38,360,40" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,360,13,360,29" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
            </assigndly>
            <assigndly loc="d,361,31,361,33" dtype_id="18">
              <const loc="d,361,34,361,38" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,361,13,361,29" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,362,35,362,37" dtype_id="21">
              <const loc="d,362,38,362,40" name="4&apos;h0" dtype_id="21"/>
              <varref loc="d,362,13,362,28" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
            </assigndly>
            <assigndly loc="d,363,35,363,37" dtype_id="10">
              <const loc="d,363,38,363,40" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,363,13,363,28" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
            </assigndly>
            <assigndly loc="d,364,35,364,37" dtype_id="18">
              <const loc="d,364,38,364,42" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,364,13,364,29" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,365,35,365,37" dtype_id="18">
              <const loc="d,365,38,365,42" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,365,13,365,29" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,366,31,366,33" dtype_id="18">
              <const loc="d,366,34,366,38" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,366,13,366,28" name="spi2axi.axi_bresp_valid" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,367,31,367,33" dtype_id="19">
              <const loc="d,367,34,367,36" name="2&apos;h0" dtype_id="19"/>
              <varref loc="d,367,13,367,22" name="spi2axi.axi_bresp" dtype_id="19"/>
            </assigndly>
            <assigndly loc="d,368,31,368,33" dtype_id="19">
              <const loc="d,368,34,368,36" name="2&apos;h0" dtype_id="19"/>
              <varref loc="d,368,13,368,22" name="spi2axi.axi_rresp" dtype_id="19"/>
            </assigndly>
            <assigndly loc="d,369,31,369,33" dtype_id="18">
              <const loc="d,369,34,369,38" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,369,13,369,28" name="spi2axi.axi_rdata_valid" dtype_id="18"/>
            </assigndly>
            <assigndly loc="d,370,31,370,33" dtype_id="10">
              <const loc="d,370,34,370,36" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,370,13,370,22" name="spi2axi.axi_rdata" dtype_id="10"/>
            </assigndly>
            <assigndly loc="d,371,31,371,33" dtype_id="12">
              <const loc="d,371,34,371,42" name="32&apos;h0" dtype_id="12"/>
              <varref loc="d,371,13,371,22" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
            </assigndly>
          </begin>
          <begin>
            <if loc="d,377,26,377,27">
              <eq loc="d,377,26,377,27" dtype_id="18">
                <const loc="d,377,17,377,25" name="32&apos;h0" dtype_id="12"/>
                <varref loc="d,373,19,373,28" name="spi2axi.axi_state" dtype_id="12"/>
              </eq>
              <begin>
                <if loc="d,378,21,378,23">
                  <varref loc="d,378,25,378,37" name="spi2axi.spi_rx_valid" dtype_id="18"/>
                  <begin>
                    <assigndly loc="d,379,41,379,43" dtype_id="18">
                      <const loc="d,379,44,379,48" name="1&apos;h0" dtype_id="18"/>
                      <varref loc="d,379,25,379,40" name="spi2axi.axi_bresp_valid" dtype_id="18"/>
                    </assigndly>
                    <assigndly loc="d,380,41,380,43" dtype_id="18">
                      <const loc="d,380,44,380,48" name="1&apos;h0" dtype_id="18"/>
                      <varref loc="d,380,25,380,40" name="spi2axi.axi_rdata_valid" dtype_id="18"/>
                    </assigndly>
                    <if loc="d,382,25,382,27">
                      <eq loc="d,382,40,382,42" dtype_id="18">
                        <const loc="d,382,43,382,52" name="8&apos;h0" dtype_id="6"/>
                        <ccast loc="d,382,29,382,39" dtype_id="6">
                          <varref loc="d,382,29,382,39" name="spi2axi.spi_rx_cmd" dtype_id="6"/>
                        </ccast>
                      </eq>
                      <begin>
                        <assigndly loc="d,383,55,383,57" dtype_id="18">
                          <const loc="d,383,58,383,62" name="1&apos;h1" dtype_id="18"/>
                          <varref loc="d,383,29,383,46" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="18"/>
                        </assigndly>
                        <assigndly loc="d,384,59,384,61" dtype_id="10">
                          <const loc="d,384,62,384,64" name="32&apos;h0" dtype_id="10"/>
                          <varref loc="d,384,29,384,45" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
                        </assigndly>
                        <assigndly loc="d,386,59,386,61" dtype_id="20">
                          <const loc="d,386,62,386,64" name="3&apos;h0" dtype_id="20"/>
                          <varref loc="d,386,29,386,45" name="spi2axi.s_axi_awprot_int" dtype_id="20"/>
                        </assigndly>
                        <assigndly loc="d,387,55,387,57" dtype_id="18">
                          <const loc="d,387,58,387,62" name="1&apos;h1" dtype_id="18"/>
                          <varref loc="d,387,29,387,45" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="18"/>
                        </assigndly>
                        <assigndly loc="d,388,59,388,61" dtype_id="10">
                          <varref loc="d,388,62,388,74" name="spi2axi.spi_rx_wdata" dtype_id="10"/>
                          <varref loc="d,388,29,388,44" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
                        </assigndly>
                        <assigndly loc="d,389,59,389,61" dtype_id="21">
                          <const loc="d,389,62,389,64" name="4&apos;hf" dtype_id="21"/>
                          <varref loc="d,389,29,389,44" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
                        </assigndly>
                        <assigndly loc="d,390,55,390,57" dtype_id="12">
                          <const loc="d,390,58,390,71" name="32&apos;h1" dtype_id="12"/>
                          <varref loc="d,390,29,390,38" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                        </assigndly>
                        <assigndly loc="d,385,52,385,54" dtype_id="10">
                          <varref loc="d,385,55,385,66" name="spi2axi.spi_rx_addr" dtype_id="10"/>
                          <varref loc="d,385,29,385,45" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
                        </assigndly>
                      </begin>
                      <begin>
                        <assigndly loc="d,392,59,392,61" dtype_id="18">
                          <const loc="d,392,62,392,66" name="1&apos;h1" dtype_id="18"/>
                          <varref loc="d,392,29,392,46" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
                        </assigndly>
                        <assigndly loc="d,393,59,393,61" dtype_id="10">
                          <const loc="d,393,62,393,64" name="32&apos;h0" dtype_id="10"/>
                          <varref loc="d,393,29,393,45" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
                        </assigndly>
                        <assigndly loc="d,395,59,395,61" dtype_id="20">
                          <const loc="d,395,62,395,64" name="3&apos;h0" dtype_id="20"/>
                          <varref loc="d,395,29,395,45" name="spi2axi.s_axi_arprot_int" dtype_id="20"/>
                        </assigndly>
                        <assigndly loc="d,396,55,396,57" dtype_id="12">
                          <const loc="d,396,58,396,75" name="32&apos;h3" dtype_id="12"/>
                          <varref loc="d,396,29,396,38" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                        </assigndly>
                        <assigndly loc="d,394,52,394,54" dtype_id="10">
                          <varref loc="d,394,55,394,66" name="spi2axi.spi_rx_addr" dtype_id="10"/>
                          <varref loc="d,394,29,394,45" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
                        </assigndly>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
              <begin>
                <if loc="d,404,31,404,32">
                  <eq loc="d,404,31,404,32" dtype_id="18">
                    <const loc="d,404,17,404,30" name="32&apos;h1" dtype_id="12"/>
                    <varref loc="d,373,19,373,28" name="spi2axi.axi_state" dtype_id="12"/>
                  </eq>
                  <begin>
                    <if loc="d,405,21,405,23">
                      <varref loc="d,405,25,405,38" name="s_axi_awready" dtype_id="18"/>
                      <begin>
                        <assigndly loc="d,406,43,406,45" dtype_id="18">
                          <const loc="d,406,46,406,50" name="1&apos;h0" dtype_id="18"/>
                          <varref loc="d,406,25,406,42" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="18"/>
                        </assigndly>
                        <if loc="d,408,25,408,27">
                          <and loc="d,408,46,408,48" dtype_id="18">
                            <const loc="d,408,46,408,48" name="32&apos;h1" dtype_id="10"/>
                            <not loc="d,408,46,408,48" dtype_id="18">
                              <ccast loc="d,408,29,408,45" dtype_id="18">
                                <varref loc="d,408,29,408,45" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
                              </ccast>
                            </not>
                          </and>
                          <begin>
                            <assigndly loc="d,409,46,409,48" dtype_id="18">
                              <const loc="d,409,49,409,53" name="1&apos;h1" dtype_id="18"/>
                              <varref loc="d,409,29,409,45" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
                            </assigndly>
                            <assigndly loc="d,410,42,410,44" dtype_id="12">
                              <const loc="d,410,45,410,60" name="32&apos;h2" dtype_id="12"/>
                              <varref loc="d,410,29,410,38" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </if>
                      </begin>
                    </if>
                    <if loc="d,414,21,414,23">
                      <varref loc="d,414,25,414,37" name="s_axi_wready" dtype_id="18"/>
                      <begin>
                        <assigndly loc="d,415,42,415,44" dtype_id="18">
                          <const loc="d,415,45,415,49" name="1&apos;h0" dtype_id="18"/>
                          <varref loc="d,415,25,415,41" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="18"/>
                        </assigndly>
                        <assigndly loc="d,416,46,416,48" dtype_id="21">
                          <const loc="d,416,49,416,51" name="4&apos;h0" dtype_id="21"/>
                          <varref loc="d,416,25,416,40" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
                        </assigndly>
                        <if loc="d,418,25,418,27">
                          <and loc="d,418,47,418,49" dtype_id="18">
                            <const loc="d,418,47,418,49" name="32&apos;h1" dtype_id="10"/>
                            <not loc="d,418,47,418,49" dtype_id="18">
                              <ccast loc="d,418,29,418,46" dtype_id="18">
                                <varref loc="d,418,29,418,46" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
                              </ccast>
                            </not>
                          </and>
                          <begin>
                            <assigndly loc="d,419,46,419,48" dtype_id="18">
                              <const loc="d,419,49,419,53" name="1&apos;h1" dtype_id="18"/>
                              <varref loc="d,419,29,419,45" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
                            </assigndly>
                            <assigndly loc="d,420,42,420,44" dtype_id="12">
                              <const loc="d,420,45,420,60" name="32&apos;h2" dtype_id="12"/>
                              <varref loc="d,420,29,420,38" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                  <begin>
                    <if loc="d,428,33,428,34">
                      <eq loc="d,428,33,428,34" dtype_id="18">
                        <const loc="d,428,17,428,32" name="32&apos;h2" dtype_id="12"/>
                        <varref loc="d,373,19,373,28" name="spi2axi.axi_state" dtype_id="12"/>
                      </eq>
                      <begin>
                        <if loc="d,429,21,429,23">
                          <varref loc="d,429,25,429,37" name="s_axi_bvalid" dtype_id="18"/>
                          <begin>
                            <assigndly loc="d,430,45,430,47" dtype_id="18">
                              <const loc="d,430,48,430,52" name="1&apos;h0" dtype_id="18"/>
                              <varref loc="d,430,25,430,41" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
                            </assigndly>
                            <assigndly loc="d,431,41,431,43" dtype_id="18">
                              <const loc="d,431,44,431,48" name="1&apos;h1" dtype_id="18"/>
                              <varref loc="d,431,25,431,40" name="spi2axi.axi_bresp_valid" dtype_id="18"/>
                            </assigndly>
                            <assigndly loc="d,432,41,432,43" dtype_id="19">
                              <varref loc="d,432,44,432,55" name="s_axi_bresp" dtype_id="19"/>
                              <varref loc="d,432,25,432,34" name="spi2axi.axi_bresp" dtype_id="19"/>
                            </assigndly>
                            <assigndly loc="d,433,41,433,43" dtype_id="12">
                              <const loc="d,433,44,433,52" name="32&apos;h0" dtype_id="12"/>
                              <varref loc="d,433,25,433,34" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </if>
                      </begin>
                      <begin>
                        <if loc="d,440,35,440,36">
                          <eq loc="d,440,35,440,36" dtype_id="18">
                            <const loc="d,440,17,440,34" name="32&apos;h3" dtype_id="12"/>
                            <varref loc="d,373,19,373,28" name="spi2axi.axi_state" dtype_id="12"/>
                          </eq>
                          <begin>
                            <if loc="d,441,21,441,23">
                              <varref loc="d,441,25,441,38" name="s_axi_arready" dtype_id="18"/>
                              <begin>
                                <assigndly loc="d,442,43,442,45" dtype_id="18">
                                  <const loc="d,442,46,442,50" name="1&apos;h0" dtype_id="18"/>
                                  <varref loc="d,442,25,442,42" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
                                </assigndly>
                                <assigndly loc="d,443,43,443,45" dtype_id="18">
                                  <const loc="d,443,46,443,50" name="1&apos;h1" dtype_id="18"/>
                                  <varref loc="d,443,25,443,41" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
                                </assigndly>
                                <assigndly loc="d,444,39,444,41" dtype_id="12">
                                  <const loc="d,444,42,444,55" name="32&apos;h4" dtype_id="12"/>
                                  <varref loc="d,444,25,444,34" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                                </assigndly>
                              </begin>
                            </if>
                          </begin>
                          <begin>
                            <if loc="d,451,31,451,32">
                              <eq loc="d,451,31,451,32" dtype_id="18">
                                <const loc="d,451,17,451,30" name="32&apos;h4" dtype_id="12"/>
                                <varref loc="d,373,19,373,28" name="spi2axi.axi_state" dtype_id="12"/>
                              </eq>
                              <begin>
                                <if loc="d,452,21,452,23">
                                  <varref loc="d,452,25,452,37" name="s_axi_rvalid" dtype_id="18"/>
                                  <begin>
                                    <assigndly loc="d,453,45,453,47" dtype_id="18">
                                      <const loc="d,453,48,453,52" name="1&apos;h0" dtype_id="18"/>
                                      <varref loc="d,453,25,453,41" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
                                    </assigndly>
                                    <assigndly loc="d,454,41,454,43" dtype_id="18">
                                      <const loc="d,454,44,454,48" name="1&apos;h1" dtype_id="18"/>
                                      <varref loc="d,454,25,454,40" name="spi2axi.axi_rdata_valid" dtype_id="18"/>
                                    </assigndly>
                                    <assigndly loc="d,455,41,455,43" dtype_id="10">
                                      <varref loc="d,455,44,455,55" name="s_axi_rdata" dtype_id="10"/>
                                      <varref loc="d,455,25,455,34" name="spi2axi.axi_rdata" dtype_id="10"/>
                                    </assigndly>
                                    <assigndly loc="d,456,41,456,43" dtype_id="19">
                                      <varref loc="d,456,44,456,55" name="s_axi_rresp" dtype_id="19"/>
                                      <varref loc="d,456,25,456,34" name="spi2axi.axi_rresp" dtype_id="19"/>
                                    </assigndly>
                                    <assigndly loc="d,457,41,457,43" dtype_id="12">
                                      <const loc="d,457,44,457,52" name="32&apos;h0" dtype_id="12"/>
                                      <varref loc="d,457,25,457,34" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
                                    </assigndly>
                                  </begin>
                                </if>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </if>
          </begin>
        </if>
        <contassign loc="d,347,21,347,22" dtype_id="18">
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="18"/>
          <varref loc="d,42,17,42,25" name="spi2axi.spi_miso" dtype_id="18"/>
        </contassign>
        <assignpost loc="d,254,25,254,38" dtype_id="18">
          <varref loc="d,254,25,254,38" name="__Vdly__spi2axi.axi_fsm_reset" dtype_id="18"/>
          <varref loc="d,254,25,254,38" name="spi2axi.axi_fsm_reset" dtype_id="18"/>
        </assignpost>
        <assignpost loc="d,192,13,192,25" dtype_id="18">
          <varref loc="d,192,13,192,25" name="__Vdly__spi2axi.spi_rx_valid" dtype_id="18"/>
          <varref loc="d,192,13,192,25" name="spi2axi.spi_rx_valid" dtype_id="18"/>
        </assignpost>
        <assignpost loc="d,371,13,371,22" dtype_id="12">
          <varref loc="d,371,13,371,22" name="__Vdly__spi2axi.axi_state" dtype_id="12"/>
          <varref loc="d,371,13,371,22" name="spi2axi.axi_state" dtype_id="12"/>
        </assignpost>
        <assignpost loc="d,264,25,264,35" dtype_id="6">
          <varref loc="d,264,25,264,35" name="__Vdly__spi2axi.spi_rx_cmd" dtype_id="6"/>
          <varref loc="d,264,25,264,35" name="spi2axi.spi_rx_cmd" dtype_id="6"/>
        </assignpost>
        <assignpost loc="d,270,33,270,45" dtype_id="10">
          <varref loc="d,270,33,270,45" name="__Vdly__spi2axi.spi_rx_wdata" dtype_id="10"/>
          <varref loc="d,270,33,270,45" name="spi2axi.spi_rx_wdata" dtype_id="10"/>
        </assignpost>
        <assignpost loc="d,268,33,268,44" dtype_id="10">
          <varref loc="d,268,33,268,44" name="__Vdly__spi2axi.spi_rx_addr" dtype_id="10"/>
          <varref loc="d,268,33,268,44" name="spi2axi.spi_rx_addr" dtype_id="10"/>
        </assignpost>
        <assignpost loc="d,355,13,355,30" dtype_id="18">
          <varref loc="d,355,13,355,30" name="__Vdly__spi2axi.s_axi_awvalid_int" dtype_id="18"/>
          <varref loc="d,355,13,355,30" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
        </assignpost>
        <assignpost loc="d,361,13,361,29" dtype_id="18">
          <varref loc="d,361,13,361,29" name="__Vdly__spi2axi.s_axi_wvalid_int" dtype_id="18"/>
          <varref loc="d,361,13,361,29" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
        </assignpost>
        <contassign loc="d,49,17,49,30" dtype_id="18">
          <varref loc="d,112,11,112,28" name="spi2axi.s_axi_awvalid_int" dtype_id="18"/>
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,48,23,48,35" dtype_id="20">
          <varref loc="d,116,17,116,33" name="spi2axi.s_axi_awprot_int" dtype_id="20"/>
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,47,40,47,52" dtype_id="10">
          <varref loc="d,115,34,115,50" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,59,17,59,30" dtype_id="18">
          <varref loc="d,121,11,121,28" name="spi2axi.s_axi_arvalid_int" dtype_id="18"/>
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,58,23,58,35" dtype_id="20">
          <varref loc="d,120,17,120,33" name="spi2axi.s_axi_arprot_int" dtype_id="20"/>
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,57,40,57,52" dtype_id="10">
          <varref loc="d,119,34,119,50" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,54,17,54,29" dtype_id="18">
          <varref loc="d,113,11,113,27" name="spi2axi.s_axi_wvalid_int" dtype_id="18"/>
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,53,23,53,34" dtype_id="21">
          <varref loc="d,118,17,118,32" name="spi2axi.s_axi_wstrb_int" dtype_id="21"/>
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="21"/>
        </contassign>
        <contassign loc="d,52,24,52,35" dtype_id="10">
          <varref loc="d,117,18,117,33" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
        </contassign>
        <contassign loc="d,69,17,69,29" dtype_id="18">
          <varref loc="d,123,11,123,27" name="spi2axi.s_axi_bready_int" dtype_id="18"/>
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,65,17,65,29" dtype_id="18">
          <varref loc="d,122,11,122,27" name="spi2axi.s_axi_rready_int" dtype_id="18"/>
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,464,26,464,27" dtype_id="18">
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="18"/>
          <varref loc="d,49,17,49,30" name="spi2axi.s_axi_awvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,465,26,465,27" dtype_id="20">
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="20"/>
          <varref loc="d,48,23,48,35" name="spi2axi.s_axi_awprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,466,26,466,27" dtype_id="10">
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
          <varref loc="d,47,40,47,52" name="spi2axi.s_axi_awaddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,467,26,467,27" dtype_id="18">
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="18"/>
          <varref loc="d,59,17,59,30" name="spi2axi.s_axi_arvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,468,26,468,27" dtype_id="20">
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="20"/>
          <varref loc="d,58,23,58,35" name="spi2axi.s_axi_arprot" dtype_id="20"/>
        </contassign>
        <contassign loc="d,469,26,469,27" dtype_id="10">
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
          <varref loc="d,57,40,57,52" name="spi2axi.s_axi_araddr" dtype_id="10"/>
        </contassign>
        <contassign loc="d,470,26,470,27" dtype_id="18">
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="18"/>
          <varref loc="d,54,17,54,29" name="spi2axi.s_axi_wvalid" dtype_id="18"/>
        </contassign>
        <contassign loc="d,471,26,471,27" dtype_id="21">
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="21"/>
          <varref loc="d,53,23,53,34" name="spi2axi.s_axi_wstrb" dtype_id="21"/>
        </contassign>
        <contassign loc="d,472,26,472,27" dtype_id="10">
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
          <varref loc="d,52,24,52,35" name="spi2axi.s_axi_wdata" dtype_id="10"/>
        </contassign>
        <contassign loc="d,473,26,473,27" dtype_id="18">
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="18"/>
          <varref loc="d,69,17,69,29" name="spi2axi.s_axi_bready" dtype_id="18"/>
        </contassign>
        <contassign loc="d,474,26,474,27" dtype_id="18">
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="18"/>
          <varref loc="d,65,17,65,29" name="spi2axi.s_axi_rready" dtype_id="18"/>
        </contassign>
      </cfunc>
      <cfunc loc="d,532,13,532,27" name="_nba_sequent__TOP__1">
        <assigndly loc="d,532,28,532,30" dtype_id="18">
          <logand loc="d,532,47,532,48" dtype_id="18">
            <and loc="d,532,47,532,48" dtype_id="18">
              <const loc="d,532,47,532,48" name="32&apos;h1" dtype_id="10"/>
              <not loc="d,532,47,532,48" dtype_id="18">
                <ccast loc="d,530,13,530,20" dtype_id="18">
                  <varref loc="d,530,13,530,20" name="spi2axi.axi_areset" dtype_id="18"/>
                </ccast>
              </not>
            </and>
            <ccast loc="d,537,38,537,51" dtype_id="18">
              <varref loc="d,537,38,537,51" name="spi2axi.spi_ss_sync_inst.s_data_sync_r" dtype_id="18"/>
            </ccast>
          </logand>
          <varref loc="d,532,13,532,27" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="18"/>
        </assigndly>
        <assigndly loc="d,532,28,532,30" dtype_id="18">
          <logand loc="d,532,47,532,48" dtype_id="18">
            <and loc="d,532,47,532,48" dtype_id="18">
              <const loc="d,532,47,532,48" name="32&apos;h1" dtype_id="10"/>
              <not loc="d,532,47,532,48" dtype_id="18">
                <ccast loc="d,530,13,530,20" dtype_id="18">
                  <varref loc="d,530,13,530,20" name="spi2axi.axi_areset" dtype_id="18"/>
                </ccast>
              </not>
            </and>
            <ccast loc="d,537,38,537,51" dtype_id="18">
              <varref loc="d,537,38,537,51" name="spi2axi.spi_sck_sync_inst.s_data_sync_r" dtype_id="18"/>
            </ccast>
          </logand>
          <varref loc="d,532,13,532,27" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="18"/>
        </assigndly>
        <contassign loc="d,517,17,517,23" dtype_id="18">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="18"/>
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
        </contassign>
        <assigndly loc="d,531,28,531,30" dtype_id="18">
          <logand loc="d,531,31,531,43" dtype_id="18">
            <and loc="d,531,31,531,43" dtype_id="18">
              <const loc="d,531,31,531,43" name="32&apos;h1" dtype_id="10"/>
              <not loc="d,531,31,531,43" dtype_id="18">
                <ccast loc="d,530,13,530,20" dtype_id="18">
                  <varref loc="d,530,13,530,20" name="spi2axi.axi_areset" dtype_id="18"/>
                </ccast>
              </not>
            </and>
            <ccast loc="d,535,40,535,46" dtype_id="18">
              <varref loc="d,535,40,535,46" name="spi_ss_n" dtype_id="18"/>
            </ccast>
          </logand>
          <varref loc="d,531,13,531,26" name="spi2axi.spi_ss_sync_inst.s_data_sync_r" dtype_id="18"/>
        </assigndly>
        <contassign loc="d,517,17,517,23" dtype_id="18">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="18"/>
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="18"/>
        </contassign>
        <assigndly loc="d,531,28,531,30" dtype_id="18">
          <logand loc="d,531,31,531,43" dtype_id="18">
            <and loc="d,531,31,531,43" dtype_id="18">
              <const loc="d,531,31,531,43" name="32&apos;h1" dtype_id="10"/>
              <not loc="d,531,31,531,43" dtype_id="18">
                <ccast loc="d,530,13,530,20" dtype_id="18">
                  <varref loc="d,530,13,530,20" name="spi2axi.axi_areset" dtype_id="18"/>
                </ccast>
              </not>
            </and>
            <ccast loc="d,535,40,535,46" dtype_id="18">
              <varref loc="d,535,40,535,46" name="spi_sck" dtype_id="18"/>
            </ccast>
          </logand>
          <varref loc="d,531,13,531,26" name="spi2axi.spi_sck_sync_inst.s_data_sync_r" dtype_id="18"/>
        </assigndly>
        <contassign loc="d,547,19,547,20" dtype_id="18">
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="18"/>
          <varref loc="d,517,17,517,23" name="spi2axi.spi_ss_sync_inst.o_data" dtype_id="18"/>
        </contassign>
        <contassign loc="d,547,19,547,20" dtype_id="18">
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="18"/>
          <varref loc="d,517,17,517,23" name="spi2axi.spi_sck_sync_inst.o_data" dtype_id="18"/>
        </contassign>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_nba">
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h1" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VnbaTriggered" dtype_id="19"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <stmtexpr loc="d,371,13,371,22">
              <ccall loc="d,371,13,371,22" dtype_id="17" func="_nba_sequent__TOP__0"/>
            </stmtexpr>
          </begin>
        </if>
        <if loc="d,33,8,33,15">
          <and loc="d,33,8,33,15" dtype_id="22">
            <const loc="d,33,8,33,15" name="64&apos;h2" dtype_id="22"/>
            <cmethodhard loc="d,33,8,33,15" name="word" dtype_id="23">
              <varref loc="d,33,8,33,15" name="__VnbaTriggered" dtype_id="19"/>
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
            </cmethodhard>
          </and>
          <begin>
            <stmtexpr loc="d,532,13,532,27">
              <ccall loc="d,532,13,532,27" dtype_id="17" func="_nba_sequent__TOP__1"/>
            </stmtexpr>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_phase__act">
        <var loc="d,33,8,33,15" name="__VpreTriggered" dtype_id="16" vartype="VlTriggerVec" origName="__VpreTriggered"/>
        <var loc="d,33,8,33,15" name="__VactExecute" dtype_id="9" vartype="bit" origName="__VactExecute"/>
        <stmtexpr loc="a,0,0,0,0">
          <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_triggers__act"/>
        </stmtexpr>
        <assign loc="a,0,0,0,0" dtype_id="18">
          <cmethodhard loc="a,0,0,0,0" name="any" dtype_id="18">
            <varref loc="a,0,0,0,0" name="__VactTriggered" dtype_id="19"/>
          </cmethodhard>
          <varref loc="a,0,0,0,0" name="__VactExecute" dtype_id="18"/>
        </assign>
        <if loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VactExecute" dtype_id="18"/>
          <begin>
            <stmtexpr loc="a,0,0,0,0">
              <cmethodhard loc="a,0,0,0,0" name="andNot" dtype_id="17">
                <varref loc="a,0,0,0,0" name="__VpreTriggered" dtype_id="19"/>
                <varref loc="a,0,0,0,0" name="__VactTriggered" dtype_id="19"/>
                <varref loc="a,0,0,0,0" name="__VnbaTriggered" dtype_id="19"/>
              </cmethodhard>
            </stmtexpr>
            <stmtexpr loc="a,0,0,0,0">
              <cmethodhard loc="a,0,0,0,0" name="thisOr" dtype_id="17">
                <varref loc="a,0,0,0,0" name="__VnbaTriggered" dtype_id="19"/>
                <varref loc="a,0,0,0,0" name="__VactTriggered" dtype_id="19"/>
              </cmethodhard>
            </stmtexpr>
            <stmtexpr loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_act"/>
            </stmtexpr>
          </begin>
        </if>
        <creturn loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VactExecute" dtype_id="18"/>
        </creturn>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval_phase__nba">
        <var loc="d,33,8,33,15" name="__VnbaExecute" dtype_id="9" vartype="bit" origName="__VnbaExecute"/>
        <assign loc="a,0,0,0,0" dtype_id="18">
          <cmethodhard loc="a,0,0,0,0" name="any" dtype_id="18">
            <varref loc="a,0,0,0,0" name="__VnbaTriggered" dtype_id="19"/>
          </cmethodhard>
          <varref loc="a,0,0,0,0" name="__VnbaExecute" dtype_id="18"/>
        </assign>
        <if loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VnbaExecute" dtype_id="18"/>
          <begin>
            <stmtexpr loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="17" func="_eval_nba"/>
            </stmtexpr>
            <stmtexpr loc="a,0,0,0,0">
              <cmethodhard loc="a,0,0,0,0" name="clear" dtype_id="17">
                <varref loc="a,0,0,0,0" name="__VnbaTriggered" dtype_id="19"/>
              </cmethodhard>
            </stmtexpr>
          </begin>
        </if>
        <creturn loc="a,0,0,0,0">
          <varref loc="a,0,0,0,0" name="__VnbaExecute" dtype_id="18"/>
        </creturn>
      </cfunc>
      <cfunc loc="a,0,0,0,0" name="_eval">
        <var loc="d,33,8,33,15" name="__VicoIterCount" dtype_id="13" vartype="bit" origName="__VicoIterCount"/>
        <var loc="d,33,8,33,15" name="__VicoContinue" dtype_id="9" vartype="bit" origName="__VicoContinue"/>
        <var loc="d,33,8,33,15" name="__VnbaIterCount" dtype_id="13" vartype="bit" origName="__VnbaIterCount"/>
        <var loc="d,33,8,33,15" name="__VnbaContinue" dtype_id="9" vartype="bit" origName="__VnbaContinue"/>
        <assign loc="d,33,8,33,15" dtype_id="13">
          <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,33,8,33,15" name="__VicoIterCount" dtype_id="13"/>
        </assign>
        <assign loc="d,33,8,33,15" dtype_id="18">
          <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
          <varref loc="d,33,8,33,15" name="__VicoFirstIteration" dtype_id="18"/>
        </assign>
        <assign loc="d,33,8,33,15" dtype_id="18">
          <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
          <varref loc="d,33,8,33,15" name="__VicoContinue" dtype_id="18"/>
        </assign>
        <while loc="a,0,0,0,0">
          <begin>
          </begin>
          <begin>
            <varref loc="a,0,0,0,0" name="__VicoContinue" dtype_id="18"/>
          </begin>
          <begin>
            <if loc="a,0,0,0,0">
              <lt loc="a,0,0,0,0" dtype_id="18">
                <const loc="a,0,0,0,0" name="32&apos;h64" dtype_id="10"/>
                <varref loc="a,0,0,0,0" name="__VicoIterCount" dtype_id="13"/>
              </lt>
              <begin>
                <textblock loc="a,0,0,0,0">
                  <text loc="a,0,0,0,0"/>
                  <stmtexpr loc="a,0,0,0,0">
                    <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__ico"/>
                  </stmtexpr>
                  <text loc="a,0,0,0,0"/>
                  <text loc="a,0,0,0,0"/>
                  <text loc="a,0,0,0,0"/>
                </textblock>
              </begin>
            </if>
            <assign loc="d,33,8,33,15" dtype_id="13">
              <add loc="d,33,8,33,15" dtype_id="13">
                <ccast loc="d,33,8,33,15" dtype_id="10">
                  <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
                </ccast>
                <varref loc="d,33,8,33,15" name="__VicoIterCount" dtype_id="13"/>
              </add>
              <varref loc="d,33,8,33,15" name="__VicoIterCount" dtype_id="13"/>
            </assign>
            <assign loc="d,33,8,33,15" dtype_id="18">
              <const loc="d,33,8,33,15" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,33,8,33,15" name="__VicoContinue" dtype_id="18"/>
            </assign>
            <if loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="18" func="_eval_phase__ico"/>
              <begin>
                <assign loc="d,33,8,33,15" dtype_id="18">
                  <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
                  <varref loc="d,33,8,33,15" name="__VicoContinue" dtype_id="18"/>
                </assign>
              </begin>
            </if>
            <assign loc="d,33,8,33,15" dtype_id="18">
              <const loc="d,33,8,33,15" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,33,8,33,15" name="__VicoFirstIteration" dtype_id="18"/>
            </assign>
          </begin>
        </while>
        <assign loc="d,33,8,33,15" dtype_id="13">
          <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
          <varref loc="d,33,8,33,15" name="__VnbaIterCount" dtype_id="13"/>
        </assign>
        <assign loc="d,33,8,33,15" dtype_id="18">
          <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
          <varref loc="d,33,8,33,15" name="__VnbaContinue" dtype_id="18"/>
        </assign>
        <while loc="a,0,0,0,0">
          <begin>
          </begin>
          <begin>
            <varref loc="a,0,0,0,0" name="__VnbaContinue" dtype_id="18"/>
          </begin>
          <begin>
            <if loc="a,0,0,0,0">
              <lt loc="a,0,0,0,0" dtype_id="18">
                <const loc="a,0,0,0,0" name="32&apos;h64" dtype_id="10"/>
                <varref loc="a,0,0,0,0" name="__VnbaIterCount" dtype_id="13"/>
              </lt>
              <begin>
                <textblock loc="a,0,0,0,0">
                  <text loc="a,0,0,0,0"/>
                  <stmtexpr loc="a,0,0,0,0">
                    <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__nba"/>
                  </stmtexpr>
                  <text loc="a,0,0,0,0"/>
                  <text loc="a,0,0,0,0"/>
                  <text loc="a,0,0,0,0"/>
                </textblock>
              </begin>
            </if>
            <assign loc="d,33,8,33,15" dtype_id="13">
              <add loc="d,33,8,33,15" dtype_id="13">
                <ccast loc="d,33,8,33,15" dtype_id="10">
                  <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
                </ccast>
                <varref loc="d,33,8,33,15" name="__VnbaIterCount" dtype_id="13"/>
              </add>
              <varref loc="d,33,8,33,15" name="__VnbaIterCount" dtype_id="13"/>
            </assign>
            <assign loc="d,33,8,33,15" dtype_id="18">
              <const loc="d,33,8,33,15" name="1&apos;h0" dtype_id="18"/>
              <varref loc="d,33,8,33,15" name="__VnbaContinue" dtype_id="18"/>
            </assign>
            <assign loc="d,33,8,33,15" dtype_id="13">
              <const loc="d,33,8,33,15" name="32&apos;h0" dtype_id="10"/>
              <varref loc="d,33,8,33,15" name="__VactIterCount" dtype_id="13"/>
            </assign>
            <assign loc="d,33,8,33,15" dtype_id="18">
              <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
              <varref loc="d,33,8,33,15" name="__VactContinue" dtype_id="18"/>
            </assign>
            <while loc="a,0,0,0,0">
              <begin>
              </begin>
              <begin>
                <varref loc="a,0,0,0,0" name="__VactContinue" dtype_id="18"/>
              </begin>
              <begin>
                <if loc="a,0,0,0,0">
                  <lt loc="a,0,0,0,0" dtype_id="18">
                    <const loc="a,0,0,0,0" name="32&apos;h64" dtype_id="10"/>
                    <varref loc="a,0,0,0,0" name="__VactIterCount" dtype_id="13"/>
                  </lt>
                  <begin>
                    <textblock loc="a,0,0,0,0">
                      <text loc="a,0,0,0,0"/>
                      <stmtexpr loc="a,0,0,0,0">
                        <ccall loc="a,0,0,0,0" dtype_id="17" func="_dump_triggers__act"/>
                      </stmtexpr>
                      <text loc="a,0,0,0,0"/>
                      <text loc="a,0,0,0,0"/>
                      <text loc="a,0,0,0,0"/>
                    </textblock>
                  </begin>
                </if>
                <assign loc="d,33,8,33,15" dtype_id="13">
                  <add loc="d,33,8,33,15" dtype_id="13">
                    <ccast loc="d,33,8,33,15" dtype_id="10">
                      <const loc="d,33,8,33,15" name="32&apos;h1" dtype_id="10"/>
                    </ccast>
                    <varref loc="d,33,8,33,15" name="__VactIterCount" dtype_id="13"/>
                  </add>
                  <varref loc="d,33,8,33,15" name="__VactIterCount" dtype_id="13"/>
                </assign>
                <assign loc="d,33,8,33,15" dtype_id="18">
                  <const loc="d,33,8,33,15" name="1&apos;h0" dtype_id="18"/>
                  <varref loc="d,33,8,33,15" name="__VactContinue" dtype_id="18"/>
                </assign>
                <if loc="a,0,0,0,0">
                  <ccall loc="a,0,0,0,0" dtype_id="18" func="_eval_phase__act"/>
                  <begin>
                    <assign loc="d,33,8,33,15" dtype_id="18">
                      <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
                      <varref loc="d,33,8,33,15" name="__VactContinue" dtype_id="18"/>
                    </assign>
                  </begin>
                </if>
              </begin>
            </while>
            <if loc="a,0,0,0,0">
              <ccall loc="a,0,0,0,0" dtype_id="18" func="_eval_phase__nba"/>
              <begin>
                <assign loc="d,33,8,33,15" dtype_id="18">
                  <const loc="d,33,8,33,15" name="1&apos;h1" dtype_id="18"/>
                  <varref loc="d,33,8,33,15" name="__VnbaContinue" dtype_id="18"/>
                </assign>
              </begin>
            </if>
          </begin>
        </while>
      </cfunc>
      <cfunc loc="d,33,8,33,15" name="_eval_debug_assertions">
        <if loc="d,39,16,39,23">
          <and loc="d,39,16,39,23" dtype_id="1">
            <varref loc="d,39,16,39,23" name="spi_sck" dtype_id="1"/>
            <const loc="d,39,16,39,23" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,39,16,39,23">
              <text loc="d,39,16,39,23"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,40,16,40,24">
          <and loc="d,40,16,40,24" dtype_id="1">
            <varref loc="d,40,16,40,24" name="spi_ss_n" dtype_id="1"/>
            <const loc="d,40,16,40,24" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,40,16,40,24">
              <text loc="d,40,16,40,24"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,41,16,41,24">
          <and loc="d,41,16,41,24" dtype_id="1">
            <varref loc="d,41,16,41,24" name="spi_mosi" dtype_id="1"/>
            <const loc="d,41,16,41,24" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,41,16,41,24">
              <text loc="d,41,16,41,24"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,44,16,44,24">
          <and loc="d,44,16,44,24" dtype_id="1">
            <varref loc="d,44,16,44,24" name="axi_aclk" dtype_id="1"/>
            <const loc="d,44,16,44,24" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,44,16,44,24">
              <text loc="d,44,16,44,24"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,45,16,45,27">
          <and loc="d,45,16,45,27" dtype_id="1">
            <varref loc="d,45,16,45,27" name="axi_aresetn" dtype_id="1"/>
            <const loc="d,45,16,45,27" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,45,16,45,27">
              <text loc="d,45,16,45,27"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,50,16,50,29">
          <and loc="d,50,16,50,29" dtype_id="1">
            <varref loc="d,50,16,50,29" name="s_axi_awready" dtype_id="1"/>
            <const loc="d,50,16,50,29" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,50,16,50,29">
              <text loc="d,50,16,50,29"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,55,16,55,28">
          <and loc="d,55,16,55,28" dtype_id="1">
            <varref loc="d,55,16,55,28" name="s_axi_wready" dtype_id="1"/>
            <const loc="d,55,16,55,28" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,55,16,55,28">
              <text loc="d,55,16,55,28"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,60,16,60,29">
          <and loc="d,60,16,60,29" dtype_id="1">
            <varref loc="d,60,16,60,29" name="s_axi_arready" dtype_id="1"/>
            <const loc="d,60,16,60,29" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,60,16,60,29">
              <text loc="d,60,16,60,29"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,63,22,63,33">
          <and loc="d,63,22,63,33" dtype_id="4">
            <varref loc="d,63,22,63,33" name="s_axi_rresp" dtype_id="4"/>
            <const loc="d,63,22,63,33" name="8&apos;hfc" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,63,22,63,33">
              <text loc="d,63,22,63,33"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,64,16,64,28">
          <and loc="d,64,16,64,28" dtype_id="1">
            <varref loc="d,64,16,64,28" name="s_axi_rvalid" dtype_id="1"/>
            <const loc="d,64,16,64,28" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,64,16,64,28">
              <text loc="d,64,16,64,28"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,67,22,67,33">
          <and loc="d,67,22,67,33" dtype_id="4">
            <varref loc="d,67,22,67,33" name="s_axi_bresp" dtype_id="4"/>
            <const loc="d,67,22,67,33" name="8&apos;hfc" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,67,22,67,33">
              <text loc="d,67,22,67,33"/>
            </cstmt>
          </begin>
        </if>
        <if loc="d,68,16,68,28">
          <and loc="d,68,16,68,28" dtype_id="1">
            <varref loc="d,68,16,68,28" name="s_axi_bvalid" dtype_id="1"/>
            <const loc="d,68,16,68,28" name="8&apos;hfe" dtype_id="5"/>
          </and>
          <begin>
            <cstmt loc="d,68,16,68,28">
              <text loc="d,68,16,68,28"/>
            </cstmt>
          </begin>
        </if>
      </cfunc>
      <cfunc loc="d,33,8,33,15" name="_ctor_var_reset">
        <creset loc="d,39,16,39,23">
          <varref loc="d,39,16,39,23" name="spi_sck" dtype_id="1"/>
        </creset>
        <creset loc="d,40,16,40,24">
          <varref loc="d,40,16,40,24" name="spi_ss_n" dtype_id="1"/>
        </creset>
        <creset loc="d,41,16,41,24">
          <varref loc="d,41,16,41,24" name="spi_mosi" dtype_id="1"/>
        </creset>
        <creset loc="d,42,17,42,25">
          <varref loc="d,42,17,42,25" name="spi_miso" dtype_id="1"/>
        </creset>
        <creset loc="d,44,16,44,24">
          <varref loc="d,44,16,44,24" name="axi_aclk" dtype_id="1"/>
        </creset>
        <creset loc="d,45,16,45,27">
          <varref loc="d,45,16,45,27" name="axi_aresetn" dtype_id="1"/>
        </creset>
        <creset loc="d,47,40,47,52">
          <varref loc="d,47,40,47,52" name="s_axi_awaddr" dtype_id="10"/>
        </creset>
        <creset loc="d,48,23,48,35">
          <varref loc="d,48,23,48,35" name="s_axi_awprot" dtype_id="2"/>
        </creset>
        <creset loc="d,49,17,49,30">
          <varref loc="d,49,17,49,30" name="s_axi_awvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,50,16,50,29">
          <varref loc="d,50,16,50,29" name="s_axi_awready" dtype_id="1"/>
        </creset>
        <creset loc="d,52,24,52,35">
          <varref loc="d,52,24,52,35" name="s_axi_wdata" dtype_id="10"/>
        </creset>
        <creset loc="d,53,23,53,34">
          <varref loc="d,53,23,53,34" name="s_axi_wstrb" dtype_id="3"/>
        </creset>
        <creset loc="d,54,17,54,29">
          <varref loc="d,54,17,54,29" name="s_axi_wvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,55,16,55,28">
          <varref loc="d,55,16,55,28" name="s_axi_wready" dtype_id="1"/>
        </creset>
        <creset loc="d,57,40,57,52">
          <varref loc="d,57,40,57,52" name="s_axi_araddr" dtype_id="10"/>
        </creset>
        <creset loc="d,58,23,58,35">
          <varref loc="d,58,23,58,35" name="s_axi_arprot" dtype_id="2"/>
        </creset>
        <creset loc="d,59,17,59,30">
          <varref loc="d,59,17,59,30" name="s_axi_arvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,60,16,60,29">
          <varref loc="d,60,16,60,29" name="s_axi_arready" dtype_id="1"/>
        </creset>
        <creset loc="d,62,23,62,34">
          <varref loc="d,62,23,62,34" name="s_axi_rdata" dtype_id="10"/>
        </creset>
        <creset loc="d,63,22,63,33">
          <varref loc="d,63,22,63,33" name="s_axi_rresp" dtype_id="4"/>
        </creset>
        <creset loc="d,64,16,64,28">
          <varref loc="d,64,16,64,28" name="s_axi_rvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,65,17,65,29">
          <varref loc="d,65,17,65,29" name="s_axi_rready" dtype_id="1"/>
        </creset>
        <creset loc="d,67,22,67,33">
          <varref loc="d,67,22,67,33" name="s_axi_bresp" dtype_id="4"/>
        </creset>
        <creset loc="d,68,16,68,28">
          <varref loc="d,68,16,68,28" name="s_axi_bvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,69,17,69,29">
          <varref loc="d,69,17,69,29" name="s_axi_bready" dtype_id="1"/>
        </creset>
        <creset loc="d,39,16,39,23">
          <varref loc="d,39,16,39,23" name="spi2axi.spi_sck" dtype_id="1"/>
        </creset>
        <creset loc="d,40,16,40,24">
          <varref loc="d,40,16,40,24" name="spi2axi.spi_ss_n" dtype_id="1"/>
        </creset>
        <creset loc="d,41,16,41,24">
          <varref loc="d,41,16,41,24" name="spi2axi.spi_mosi" dtype_id="1"/>
        </creset>
        <creset loc="d,42,17,42,25">
          <varref loc="d,42,17,42,25" name="spi2axi.spi_miso" dtype_id="1"/>
        </creset>
        <creset loc="d,44,16,44,24">
          <varref loc="d,44,16,44,24" name="spi2axi.axi_aclk" dtype_id="1"/>
        </creset>
        <creset loc="d,45,16,45,27">
          <varref loc="d,45,16,45,27" name="spi2axi.axi_aresetn" dtype_id="1"/>
        </creset>
        <creset loc="d,47,40,47,52">
          <varref loc="d,47,40,47,52" name="spi2axi.s_axi_awaddr" dtype_id="10"/>
        </creset>
        <creset loc="d,48,23,48,35">
          <varref loc="d,48,23,48,35" name="spi2axi.s_axi_awprot" dtype_id="2"/>
        </creset>
        <creset loc="d,49,17,49,30">
          <varref loc="d,49,17,49,30" name="spi2axi.s_axi_awvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,50,16,50,29">
          <varref loc="d,50,16,50,29" name="spi2axi.s_axi_awready" dtype_id="1"/>
        </creset>
        <creset loc="d,52,24,52,35">
          <varref loc="d,52,24,52,35" name="spi2axi.s_axi_wdata" dtype_id="10"/>
        </creset>
        <creset loc="d,53,23,53,34">
          <varref loc="d,53,23,53,34" name="spi2axi.s_axi_wstrb" dtype_id="3"/>
        </creset>
        <creset loc="d,54,17,54,29">
          <varref loc="d,54,17,54,29" name="spi2axi.s_axi_wvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,55,16,55,28">
          <varref loc="d,55,16,55,28" name="spi2axi.s_axi_wready" dtype_id="1"/>
        </creset>
        <creset loc="d,57,40,57,52">
          <varref loc="d,57,40,57,52" name="spi2axi.s_axi_araddr" dtype_id="10"/>
        </creset>
        <creset loc="d,58,23,58,35">
          <varref loc="d,58,23,58,35" name="spi2axi.s_axi_arprot" dtype_id="2"/>
        </creset>
        <creset loc="d,59,17,59,30">
          <varref loc="d,59,17,59,30" name="spi2axi.s_axi_arvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,60,16,60,29">
          <varref loc="d,60,16,60,29" name="spi2axi.s_axi_arready" dtype_id="1"/>
        </creset>
        <creset loc="d,62,23,62,34">
          <varref loc="d,62,23,62,34" name="spi2axi.s_axi_rdata" dtype_id="10"/>
        </creset>
        <creset loc="d,63,22,63,33">
          <varref loc="d,63,22,63,33" name="spi2axi.s_axi_rresp" dtype_id="4"/>
        </creset>
        <creset loc="d,64,16,64,28">
          <varref loc="d,64,16,64,28" name="spi2axi.s_axi_rvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,65,17,65,29">
          <varref loc="d,65,17,65,29" name="spi2axi.s_axi_rready" dtype_id="1"/>
        </creset>
        <creset loc="d,67,22,67,33">
          <varref loc="d,67,22,67,33" name="spi2axi.s_axi_bresp" dtype_id="4"/>
        </creset>
        <creset loc="d,68,16,68,28">
          <varref loc="d,68,16,68,28" name="spi2axi.s_axi_bvalid" dtype_id="1"/>
        </creset>
        <creset loc="d,69,17,69,29">
          <varref loc="d,69,17,69,29" name="spi2axi.s_axi_bready" dtype_id="1"/>
        </creset>
        <creset loc="d,98,17,98,26">
          <varref loc="d,98,17,98,26" name="spi2axi.spi_state" dtype_id="12"/>
        </creset>
        <creset loc="d,99,17,99,26">
          <varref loc="d,99,17,99,26" name="spi2axi.axi_state" dtype_id="12"/>
        </creset>
        <creset loc="d,100,11,100,27">
          <varref loc="d,100,11,100,27" name="spi2axi.spi_sck_sync_old" dtype_id="1"/>
        </creset>
        <creset loc="d,101,17,101,29">
          <varref loc="d,101,17,101,29" name="spi2axi.spi_rx_shreg" dtype_id="5"/>
        </creset>
        <creset loc="d,102,17,102,29">
          <varref loc="d,102,17,102,29" name="spi2axi.spi_tx_shreg" dtype_id="5"/>
        </creset>
        <creset loc="d,103,11,103,26">
          <varref loc="d,103,11,103,26" name="spi2axi.axi_bresp_valid" dtype_id="1"/>
        </creset>
        <creset loc="d,104,17,104,26">
          <varref loc="d,104,17,104,26" name="spi2axi.axi_bresp" dtype_id="4"/>
        </creset>
        <creset loc="d,105,17,105,26">
          <varref loc="d,105,17,105,26" name="spi2axi.axi_rresp" dtype_id="4"/>
        </creset>
        <creset loc="d,106,11,106,26">
          <varref loc="d,106,11,106,26" name="spi2axi.axi_rdata_valid" dtype_id="1"/>
        </creset>
        <creset loc="d,107,17,107,26">
          <varref loc="d,107,17,107,26" name="spi2axi.axi_rdata" dtype_id="10"/>
        </creset>
        <creset loc="d,108,16,108,26">
          <varref loc="d,108,16,108,26" name="spi2axi.spi_rx_cmd" dtype_id="5"/>
        </creset>
        <creset loc="d,109,17,109,28">
          <varref loc="d,109,17,109,28" name="spi2axi.spi_rx_addr" dtype_id="10"/>
        </creset>
        <creset loc="d,110,17,110,29">
          <varref loc="d,110,17,110,29" name="spi2axi.spi_rx_wdata" dtype_id="10"/>
        </creset>
        <creset loc="d,111,11,111,23">
          <varref loc="d,111,11,111,23" name="spi2axi.spi_rx_valid" dtype_id="1"/>
        </creset>
        <creset loc="d,112,11,112,28">
          <varref loc="d,112,11,112,28" name="spi2axi.s_axi_awvalid_int" dtype_id="1"/>
        </creset>
        <creset loc="d,113,11,113,27">
          <varref loc="d,113,11,113,27" name="spi2axi.s_axi_wvalid_int" dtype_id="1"/>
        </creset>
        <creset loc="d,114,11,114,24">
          <varref loc="d,114,11,114,24" name="spi2axi.axi_fsm_reset" dtype_id="1"/>
        </creset>
        <creset loc="d,115,34,115,50">
          <varref loc="d,115,34,115,50" name="spi2axi.s_axi_awaddr_int" dtype_id="10"/>
        </creset>
        <creset loc="d,116,17,116,33">
          <varref loc="d,116,17,116,33" name="spi2axi.s_axi_awprot_int" dtype_id="2"/>
        </creset>
        <creset loc="d,117,18,117,33">
          <varref loc="d,117,18,117,33" name="spi2axi.s_axi_wdata_int" dtype_id="10"/>
        </creset>
        <creset loc="d,118,17,118,32">
          <varref loc="d,118,17,118,32" name="spi2axi.s_axi_wstrb_int" dtype_id="3"/>
        </creset>
        <creset loc="d,119,34,119,50">
          <varref loc="d,119,34,119,50" name="spi2axi.s_axi_araddr_int" dtype_id="10"/>
        </creset>
        <creset loc="d,120,17,120,33">
          <varref loc="d,120,17,120,33" name="spi2axi.s_axi_arprot_int" dtype_id="2"/>
        </creset>
        <creset loc="d,121,11,121,28">
          <varref loc="d,121,11,121,28" name="spi2axi.s_axi_arvalid_int" dtype_id="1"/>
        </creset>
        <creset loc="d,122,11,122,27">
          <varref loc="d,122,11,122,27" name="spi2axi.s_axi_rready_int" dtype_id="1"/>
        </creset>
        <creset loc="d,123,11,123,27">
          <varref loc="d,123,11,123,27" name="spi2axi.s_axi_bready_int" dtype_id="1"/>
        </creset>
        <creset loc="d,126,12,126,24">
          <varref loc="d,126,12,126,24" name="spi2axi.spi_sck_sync" dtype_id="1"/>
        </creset>
        <creset loc="d,127,12,127,25">
          <varref loc="d,127,12,127,25" name="spi2axi.spi_ss_n_sync" dtype_id="1"/>
        </creset>
        <creset loc="d,128,12,128,22">
          <varref loc="d,128,12,128,22" name="spi2axi.axi_areset" dtype_id="1"/>
        </creset>
        <creset loc="d,167,21,167,35">
          <varref loc="d,167,21,167,35" name="spi2axi.spi_fsm.spi_rx_bit_idx" dtype_id="2"/>
        </creset>
        <creset loc="d,168,50,168,65">
          <varref loc="d,168,50,168,65" name="spi2axi.spi_fsm.spi_rx_byte_idx" dtype_id="7"/>
        </creset>
        <creset loc="d,169,21,169,35">
          <varref loc="d,169,21,169,35" name="spi2axi.spi_fsm.spi_tx_bit_idx" dtype_id="2"/>
        </creset>
        <creset loc="d,170,50,170,65">
          <varref loc="d,170,50,170,65" name="spi2axi.spi_fsm.spi_tx_byte_idx" dtype_id="7"/>
        </creset>
        <creset loc="d,171,15,171,25">
          <varref loc="d,171,15,171,25" name="spi2axi.spi_fsm.spi_sck_re" dtype_id="1"/>
        </creset>
        <creset loc="d,172,15,172,25">
          <varref loc="d,172,15,172,25" name="spi2axi.spi_fsm.spi_sck_fe" dtype_id="1"/>
        </creset>
        <creset loc="d,173,21,173,32">
          <varref loc="d,173,21,173,32" name="spi2axi.spi_fsm.spi_tx_byte" dtype_id="2"/>
        </creset>
        <creset loc="d,514,16,514,23">
          <varref loc="d,514,16,514,23" name="spi2axi.spi_sck_sync_inst.i_reset" dtype_id="1"/>
        </creset>
        <creset loc="d,515,16,515,21">
          <varref loc="d,515,16,515,21" name="spi2axi.spi_sck_sync_inst.i_clk" dtype_id="1"/>
        </creset>
        <creset loc="d,516,16,516,22">
          <varref loc="d,516,16,516,22" name="spi2axi.spi_sck_sync_inst.i_data" dtype_id="1"/>
        </creset>
        <creset loc="d,517,17,517,23">
          <varref loc="d,517,17,517,23" name="spi2axi.spi_sck_sync_inst.o_data" dtype_id="1"/>
        </creset>
        <creset loc="d,523,11,523,24">
          <varref loc="d,523,11,523,24" name="spi2axi.spi_sck_sync_inst.s_data_sync_r" dtype_id="1"/>
        </creset>
        <creset loc="d,524,33,524,47">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_sck_sync_inst.s_data_guard_r" dtype_id="8"/>
        </creset>
        <creset loc="d,514,16,514,23">
          <varref loc="d,514,16,514,23" name="spi2axi.spi_ss_sync_inst.i_reset" dtype_id="1"/>
        </creset>
        <creset loc="d,515,16,515,21">
          <varref loc="d,515,16,515,21" name="spi2axi.spi_ss_sync_inst.i_clk" dtype_id="1"/>
        </creset>
        <creset loc="d,516,16,516,22">
          <varref loc="d,516,16,516,22" name="spi2axi.spi_ss_sync_inst.i_data" dtype_id="1"/>
        </creset>
        <creset loc="d,517,17,517,23">
          <varref loc="d,517,17,517,23" name="spi2axi.spi_ss_sync_inst.o_data" dtype_id="1"/>
        </creset>
        <creset loc="d,523,11,523,24">
          <varref loc="d,523,11,523,24" name="spi2axi.spi_ss_sync_inst.s_data_sync_r" dtype_id="1"/>
        </creset>
        <creset loc="d,524,33,524,47">
          <varref loc="d,524,33,524,47" name="spi2axi.spi_ss_sync_inst.s_data_guard_r" dtype_id="8"/>
        </creset>
        <creset loc="d,33,8,33,15">
          <varref loc="d,33,8,33,15" name="__Vtrigprevexpr___TOP__axi_aclk__0" dtype_id="1"/>
        </creset>
        <creset loc="d,33,8,33,15">
          <varref loc="d,33,8,33,15" name="__Vtrigprevexpr___TOP__spi2axi.axi_areset__0" dtype_id="1"/>
        </creset>
      </cfunc>
    </module>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop__Syms.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop__Syms.h"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop__Dpi.h"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop__Dpi.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop.h"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop_$root.h"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop_$root__Slow.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop_$root__DepSet_h84412442__0__Slow.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop_$root__DepSet_heccd7ead__0__Slow.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop_$root__DepSet_h84412442__0.cpp"/>
    <cfile loc="a,0,0,0,0" name="sim_build/Vtop_$root__DepSet_heccd7ead__0.cpp"/>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="c,50,22,50,24" id="1" name="logic"/>
      <voiddtype loc="c,51,21,51,30" id="17"/>
      <basicdtype loc="d,76,40,76,45" id="5" name="logic" left="7" right="0"/>
      <basicdtype loc="d,78,16,78,19" id="12" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="d,524,5,524,10" id="8" name="logic" left="0" right="0"/>
      <basicdtype loc="d,47,17,47,18" id="10" name="logic" left="31" right="0"/>
      <basicdtype loc="d,48,17,48,18" id="2" name="logic" left="2" right="0"/>
      <basicdtype loc="d,53,17,53,18" id="3" name="logic" left="3" right="0"/>
      <basicdtype loc="d,63,16,63,17" id="4" name="logic" left="1" right="0"/>
      <enumdtype loc="d,85,13,85,17" id="27" name="spi2axi.spi_state_t" sub_dtype_id="12">
        <enumitem loc="d,86,9,86,20" name="SPI_RECEIVE" dtype_id="12">
          <const loc="d,86,9,86,20" name="32&apos;h0" dtype_id="10"/>
        </enumitem>
        <enumitem loc="d,86,22,86,41" name="SPI_PROCESS_RX_BYTE" dtype_id="12">
          <const loc="d,86,22,86,41" name="32&apos;h1" dtype_id="10"/>
        </enumitem>
        <enumitem loc="d,86,43,86,59" name="SPI_LOAD_TX_BYTE" dtype_id="12">
          <const loc="d,86,43,86,59" name="32&apos;h2" dtype_id="10"/>
        </enumitem>
      </enumdtype>
      <enumdtype loc="d,89,13,89,17" id="28" name="spi2axi.axi_state_t" sub_dtype_id="12">
        <enumitem loc="d,90,9,90,17" name="AXI_IDLE" dtype_id="12">
          <const loc="d,90,9,90,17" name="32&apos;h0" dtype_id="10"/>
        </enumitem>
        <enumitem loc="d,90,19,90,32" name="AXI_WRITE_ACK" dtype_id="12">
          <const loc="d,90,19,90,32" name="32&apos;h1" dtype_id="10"/>
        </enumitem>
        <enumitem loc="d,90,34,90,49" name="AXI_WRITE_BRESP" dtype_id="12">
          <const loc="d,90,34,90,49" name="32&apos;h2" dtype_id="10"/>
        </enumitem>
        <enumitem loc="d,90,51,90,68" name="AXI_READ_ADDR_ACK" dtype_id="12">
          <const loc="d,90,51,90,68" name="32&apos;h3" dtype_id="10"/>
        </enumitem>
        <enumitem loc="d,90,70,90,83" name="AXI_READ_DATA" dtype_id="12">
          <const loc="d,90,70,90,83" name="32&apos;h4" dtype_id="10"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="d,98,5,98,16" id="29" name="spi_state_t" sub_dtype_id="12"/>
      <refdtype loc="d,99,5,99,16" id="30" name="axi_state_t" sub_dtype_id="12"/>
      <basicdtype loc="d,168,9,168,14" id="7" name="logic" left="4" right="0"/>
      <basicdtype loc="d,34,32,34,33" id="11" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="d,33,8,33,15" id="14" name="VlTriggerVec"/>
      <basicdtype loc="d,33,8,33,15" id="23" name="QData" left="63" right="0"/>
      <basicdtype loc="d,33,8,33,15" id="22" name="logic" left="63" right="0"/>
      <basicdtype loc="d,33,8,33,15" id="9" name="bit"/>
      <basicdtype loc="d,33,8,33,15" id="13" name="bit" left="31" right="0"/>
      <basicdtype loc="d,33,8,33,15" id="15" name="VlTriggerVec"/>
      <basicdtype loc="d,33,8,33,15" id="16" name="VlTriggerVec" left="1" right="0"/>
      <basicdtype loc="d,76,40,76,45" id="6" name="logic" left="31" right="0"/>
      <basicdtype loc="d,100,30,100,38" id="18" name="logic" left="31" right="0"/>
      <basicdtype loc="d,104,29,104,31" id="19" name="logic" left="31" right="0"/>
      <basicdtype loc="d,116,36,116,38" id="20" name="logic" left="31" right="0"/>
      <basicdtype loc="d,118,35,118,37" id="21" name="logic" left="31" right="0"/>
      <basicdtype loc="d,168,68,168,69" id="24" name="logic" left="31" right="0"/>
      <basicdtype loc="d,213,59,213,60" id="25" name="logic" left="31" right="0"/>
      <basicdtype loc="d,268,59,268,60" id="26" name="logic" left="31" right="0"/>
    </typetable>
    <constpool>
      <module loc="a,0,0,0,0" name="@CONST-POOL@" origName="@CONST-POOL@">
        <scope loc="a,0,0,0,0" name="TOP"/>
      </module>
    </constpool>
  </netlist>
</verilator_xml>
