
Basic_State_Machine_Embedded.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a78  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08007c00  08007c00  00017c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d0c  08007d0c  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08007d0c  08007d0c  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007d0c  08007d0c  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d0c  08007d0c  00017d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d10  08007d10  00017d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08007d14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dbc  200000a8  08007dbc  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e64  08007dbc  00020e64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157ef  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003309  00000000  00000000  000358c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  00038bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001238  00000000  00000000  00039f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194f6  00000000  00000000  0003b1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000184a8  00000000  00000000  00054696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000944c8  00000000  00000000  0006cb3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101006  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005308  00000000  00000000  00101058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a8 	.word	0x200000a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007be8 	.word	0x08007be8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000ac 	.word	0x200000ac
 80001c4:	08007be8 	.word	0x08007be8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <Manual_delay>:
 					Entry_flag;

 uint8_t Receive_Buffer[255];

void Manual_delay(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
	for(int i=0;i<=120;i++)
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e002      	b.n	80001ea <Manual_delay+0x12>
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	3301      	adds	r3, #1
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	2b78      	cmp	r3, #120	; 0x78
 80001ee:	ddf9      	ble.n	80001e4 <Manual_delay+0xc>
	{

	}
}
 80001f0:	bf00      	nop
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
	...

08000200 <Lan_Interrupt_Service>:

void Lan_Interrupt_Service(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	if(getSn_IR(0) & (1 << 2))
 8000204:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000208:	f002 fa2c 	bl	8002664 <WIZCHIP_READ>
 800020c:	4603      	mov	r3, r0
 800020e:	f003 0304 	and.w	r3, r3, #4
 8000212:	2b00      	cmp	r3, #0
 8000214:	d00f      	beq.n	8000236 <Lan_Interrupt_Service+0x36>
	{
		recv(0,Receive_Buffer,255);
 8000216:	22ff      	movs	r2, #255	; 0xff
 8000218:	4913      	ldr	r1, [pc, #76]	; (8000268 <Lan_Interrupt_Service+0x68>)
 800021a:	2000      	movs	r0, #0
 800021c:	f001 fd5c 	bl	8001cd8 <recv>
//		if(Receive_Buffer==PING_ACK_CMD)
//		{
//			//Set State Idle State
//		}

		memset(Receive_Buffer,0,sizeof Receive_Buffer);// clear the receiving buffer
 8000220:	22ff      	movs	r2, #255	; 0xff
 8000222:	2100      	movs	r1, #0
 8000224:	4810      	ldr	r0, [pc, #64]	; (8000268 <Lan_Interrupt_Service+0x68>)
 8000226:	f007 fb87 	bl	8007938 <memset>
		setSn_IR(0, 0x04);
 800022a:	2104      	movs	r1, #4
 800022c:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000230:	f002 fa64 	bl	80026fc <WIZCHIP_WRITE>

	else
	{
		setSn_IR(0, 0x1F);/// decimal 31 .. for more info check W5500 datasheet, Page 48
	}
}
 8000234:	e015      	b.n	8000262 <Lan_Interrupt_Service+0x62>
	else if(getSn_IR(0) & (1 << 1))
 8000236:	f44f 7002 	mov.w	r0, #520	; 0x208
 800023a:	f002 fa13 	bl	8002664 <WIZCHIP_READ>
 800023e:	4603      	mov	r3, r0
 8000240:	f003 0302 	and.w	r3, r3, #2
 8000244:	2b00      	cmp	r3, #0
 8000246:	d007      	beq.n	8000258 <Lan_Interrupt_Service+0x58>
		Ethernet_Connect();
 8000248:	f000 fbb8 	bl	80009bc <Ethernet_Connect>
		setSn_IR(0, 0x02);
 800024c:	2102      	movs	r1, #2
 800024e:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000252:	f002 fa53 	bl	80026fc <WIZCHIP_WRITE>
}
 8000256:	e004      	b.n	8000262 <Lan_Interrupt_Service+0x62>
		setSn_IR(0, 0x1F);/// decimal 31 .. for more info check W5500 datasheet, Page 48
 8000258:	211f      	movs	r1, #31
 800025a:	f44f 7002 	mov.w	r0, #520	; 0x208
 800025e:	f002 fa4d 	bl	80026fc <WIZCHIP_WRITE>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	200000e4 	.word	0x200000e4

0800026c <WR_Interrupt_Service>:

void WR_Interrupt_Service(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
	WR_Counts++;
 8000270:	4b2c      	ldr	r3, [pc, #176]	; (8000324 <WR_Interrupt_Service+0xb8>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	3301      	adds	r3, #1
 8000276:	4a2b      	ldr	r2, [pc, #172]	; (8000324 <WR_Interrupt_Service+0xb8>)
 8000278:	6013      	str	r3, [r2, #0]
	if(Lt_Rt_flag==0)
 800027a:	4b2b      	ldr	r3, [pc, #172]	; (8000328 <WR_Interrupt_Service+0xbc>)
 800027c:	881b      	ldrh	r3, [r3, #0]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d130      	bne.n	80002e4 <WR_Interrupt_Service+0x78>
	{
		switch(WR_Counts)
 8000282:	4b28      	ldr	r3, [pc, #160]	; (8000324 <WR_Interrupt_Service+0xb8>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	2b01      	cmp	r3, #1
 8000288:	d002      	beq.n	8000290 <WR_Interrupt_Service+0x24>
 800028a:	2b02      	cmp	r3, #2
 800028c:	d012      	beq.n	80002b4 <WR_Interrupt_Service+0x48>
 800028e:	e02a      	b.n	80002e6 <WR_Interrupt_Service+0x7a>
		{
		case(1):
				send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
 8000290:	2206      	movs	r2, #6
 8000292:	4926      	ldr	r1, [pc, #152]	; (800032c <WR_Interrupt_Service+0xc0>)
 8000294:	2000      	movs	r0, #0
 8000296:	f001 fc25 	bl	8001ae4 <send>
		        Timer2_Start();
 800029a:	f000 fc37 	bl	8000b0c <Timer2_Start>
				WR_Instant=Timer2_GetTimer();
 800029e:	f000 fc53 	bl	8000b48 <Timer2_GetTimer>
 80002a2:	4603      	mov	r3, r0
 80002a4:	461a      	mov	r2, r3
 80002a6:	4b22      	ldr	r3, [pc, #136]	; (8000330 <WR_Interrupt_Service+0xc4>)
 80002a8:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WR_Ring,&WR_Instant);
 80002aa:	4921      	ldr	r1, [pc, #132]	; (8000330 <WR_Interrupt_Service+0xc4>)
 80002ac:	4821      	ldr	r0, [pc, #132]	; (8000334 <WR_Interrupt_Service+0xc8>)
 80002ae:	f001 f925 	bl	80014fc <RingWriteElement>
				break;
 80002b2:	e018      	b.n	80002e6 <WR_Interrupt_Service+0x7a>
		case(2):
				send(0, (uint8_t *)GRAB_START_CMD,strlen(GRAB_START_CMD));
 80002b4:	220b      	movs	r2, #11
 80002b6:	4920      	ldr	r1, [pc, #128]	; (8000338 <WR_Interrupt_Service+0xcc>)
 80002b8:	2000      	movs	r0, #0
 80002ba:	f001 fc13 	bl	8001ae4 <send>
				Entry_flag=1;
 80002be:	4b1f      	ldr	r3, [pc, #124]	; (800033c <WR_Interrupt_Service+0xd0>)
 80002c0:	2201      	movs	r2, #1
 80002c2:	801a      	strh	r2, [r3, #0]
				Rt_Lt_flag=1;
 80002c4:	4b1e      	ldr	r3, [pc, #120]	; (8000340 <WR_Interrupt_Service+0xd4>)
 80002c6:	2201      	movs	r2, #1
 80002c8:	801a      	strh	r2, [r3, #0]
				WR_Instant=Timer2_GetTimer();
 80002ca:	f000 fc3d 	bl	8000b48 <Timer2_GetTimer>
 80002ce:	4603      	mov	r3, r0
 80002d0:	461a      	mov	r2, r3
 80002d2:	4b17      	ldr	r3, [pc, #92]	; (8000330 <WR_Interrupt_Service+0xc4>)
 80002d4:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WR_Ring,&WR_Instant);
 80002d6:	4916      	ldr	r1, [pc, #88]	; (8000330 <WR_Interrupt_Service+0xc4>)
 80002d8:	4816      	ldr	r0, [pc, #88]	; (8000334 <WR_Interrupt_Service+0xc8>)
 80002da:	f001 f90f 	bl	80014fc <RingWriteElement>
				Timer6_Start();
 80002de:	f000 fc1f 	bl	8000b20 <Timer6_Start>
				break;
 80002e2:	e000      	b.n	80002e6 <WR_Interrupt_Service+0x7a>
		}
	}
 80002e4:	bf00      	nop

	if(count<=TIMEOOUTPERIOD  || WR_Counts>=2 )
 80002e6:	4b17      	ldr	r3, [pc, #92]	; (8000344 <WR_Interrupt_Service+0xd8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2b14      	cmp	r3, #20
 80002ec:	d903      	bls.n	80002f6 <WR_Interrupt_Service+0x8a>
 80002ee:	4b0d      	ldr	r3, [pc, #52]	; (8000324 <WR_Interrupt_Service+0xb8>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2b01      	cmp	r3, #1
 80002f4:	d906      	bls.n	8000304 <WR_Interrupt_Service+0x98>
	{
		Timer6_Stop();
 80002f6:	f000 fc1d 	bl	8000b34 <Timer6_Stop>
		count=0;
 80002fa:	4b12      	ldr	r3, [pc, #72]	; (8000344 <WR_Interrupt_Service+0xd8>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 8000300:	f000 fc0e 	bl	8000b20 <Timer6_Start>
	}

	if(Entry_flag==1)
 8000304:	4b0d      	ldr	r3, [pc, #52]	; (800033c <WR_Interrupt_Service+0xd0>)
 8000306:	881b      	ldrh	r3, [r3, #0]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d109      	bne.n	8000320 <WR_Interrupt_Service+0xb4>
	{
		WR_Instant=Timer2_GetTimer();
 800030c:	f000 fc1c 	bl	8000b48 <Timer2_GetTimer>
 8000310:	4603      	mov	r3, r0
 8000312:	461a      	mov	r2, r3
 8000314:	4b06      	ldr	r3, [pc, #24]	; (8000330 <WR_Interrupt_Service+0xc4>)
 8000316:	601a      	str	r2, [r3, #0]
		RingWriteElement(&WR_Ring,&WR_Instant);
 8000318:	4905      	ldr	r1, [pc, #20]	; (8000330 <WR_Interrupt_Service+0xc4>)
 800031a:	4806      	ldr	r0, [pc, #24]	; (8000334 <WR_Interrupt_Service+0xc8>)
 800031c:	f001 f8ee 	bl	80014fc <RingWriteElement>
	}
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	200000c4 	.word	0x200000c4
 8000328:	200000dc 	.word	0x200000dc
 800032c:	08007c00 	.word	0x08007c00
 8000330:	200000d0 	.word	0x200000d0
 8000334:	20000de4 	.word	0x20000de4
 8000338:	08007c08 	.word	0x08007c08
 800033c:	200000e0 	.word	0x200000e0
 8000340:	200000de 	.word	0x200000de
 8000344:	20000464 	.word	0x20000464

08000348 <FCT_Interrupt_Service>:


void FCT_Interrupt_Service(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	FCT_Counts++;
 800034c:	4b27      	ldr	r3, [pc, #156]	; (80003ec <FCT_Interrupt_Service+0xa4>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	3301      	adds	r3, #1
 8000352:	4a26      	ldr	r2, [pc, #152]	; (80003ec <FCT_Interrupt_Service+0xa4>)
 8000354:	6013      	str	r3, [r2, #0]
	if(Lt_Rt_flag==1)
 8000356:	4b26      	ldr	r3, [pc, #152]	; (80003f0 <FCT_Interrupt_Service+0xa8>)
 8000358:	881b      	ldrh	r3, [r3, #0]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d10a      	bne.n	8000374 <FCT_Interrupt_Service+0x2c>
	{
		FCT_Instant=Timer2_GetTimer();
 800035e:	f000 fbf3 	bl	8000b48 <Timer2_GetTimer>
 8000362:	4603      	mov	r3, r0
 8000364:	461a      	mov	r2, r3
 8000366:	4b23      	ldr	r3, [pc, #140]	; (80003f4 <FCT_Interrupt_Service+0xac>)
 8000368:	601a      	str	r2, [r3, #0]
		RingWriteElement(&FCT_Ring,&FCT_Instant);
 800036a:	4922      	ldr	r1, [pc, #136]	; (80003f4 <FCT_Interrupt_Service+0xac>)
 800036c:	4822      	ldr	r0, [pc, #136]	; (80003f8 <FCT_Interrupt_Service+0xb0>)
 800036e:	f001 f8c5 	bl	80014fc <RingWriteElement>
 8000372:	e029      	b.n	80003c8 <FCT_Interrupt_Service+0x80>
	}
	else if(Rt_Lt_flag==1)
 8000374:	4b21      	ldr	r3, [pc, #132]	; (80003fc <FCT_Interrupt_Service+0xb4>)
 8000376:	881b      	ldrh	r3, [r3, #0]
 8000378:	2b01      	cmp	r3, #1
 800037a:	d125      	bne.n	80003c8 <FCT_Interrupt_Service+0x80>
	{
		FCT_Instant=Timer2_GetTimer();
 800037c:	f000 fbe4 	bl	8000b48 <Timer2_GetTimer>
 8000380:	4603      	mov	r3, r0
 8000382:	461a      	mov	r2, r3
 8000384:	4b1b      	ldr	r3, [pc, #108]	; (80003f4 <FCT_Interrupt_Service+0xac>)
 8000386:	601a      	str	r2, [r3, #0]
		RingWriteElement(&FCT_Ring,&FCT_Instant);
 8000388:	491a      	ldr	r1, [pc, #104]	; (80003f4 <FCT_Interrupt_Service+0xac>)
 800038a:	481b      	ldr	r0, [pc, #108]	; (80003f8 <FCT_Interrupt_Service+0xb0>)
 800038c:	f001 f8b6 	bl	80014fc <RingWriteElement>

		//Camera ON
		//Laser ON
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000396:	481a      	ldr	r0, [pc, #104]	; (8000400 <FCT_Interrupt_Service+0xb8>)
 8000398:	f003 fc2c 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003a6:	f003 fc25 	bl	8003bf4 <HAL_GPIO_WritePin>

		Manual_delay();
 80003aa:	f7ff ff15 	bl	80001d8 <Manual_delay>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_SET);
 80003ae:	2201      	movs	r2, #1
 80003b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <FCT_Interrupt_Service+0xb8>)
 80003b6:	f003 fc1d 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_SET);
 80003ba:	2201      	movs	r2, #1
 80003bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003c4:	f003 fc16 	bl	8003bf4 <HAL_GPIO_WritePin>
	}

	if(count<=TIMEOOUTPERIOD  || FCT_Counts>=2 )
 80003c8:	4b0e      	ldr	r3, [pc, #56]	; (8000404 <FCT_Interrupt_Service+0xbc>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2b14      	cmp	r3, #20
 80003ce:	d903      	bls.n	80003d8 <FCT_Interrupt_Service+0x90>
 80003d0:	4b06      	ldr	r3, [pc, #24]	; (80003ec <FCT_Interrupt_Service+0xa4>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	2b01      	cmp	r3, #1
 80003d6:	d906      	bls.n	80003e6 <FCT_Interrupt_Service+0x9e>
	{
		Timer6_Stop();
 80003d8:	f000 fbac 	bl	8000b34 <Timer6_Stop>
		count=0;
 80003dc:	4b09      	ldr	r3, [pc, #36]	; (8000404 <FCT_Interrupt_Service+0xbc>)
 80003de:	2200      	movs	r2, #0
 80003e0:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 80003e2:	f000 fb9d 	bl	8000b20 <Timer6_Start>
	}

}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	200000c8 	.word	0x200000c8
 80003f0:	200000dc 	.word	0x200000dc
 80003f4:	200000d8 	.word	0x200000d8
 80003f8:	20000e04 	.word	0x20000e04
 80003fc:	200000de 	.word	0x200000de
 8000400:	48000400 	.word	0x48000400
 8000404:	20000464 	.word	0x20000464

08000408 <WL_Interrupt_Service>:

void WL_Interrupt_Service(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	WL_Counts++;
 800040c:	4b2b      	ldr	r3, [pc, #172]	; (80004bc <WL_Interrupt_Service+0xb4>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	3301      	adds	r3, #1
 8000412:	4a2a      	ldr	r2, [pc, #168]	; (80004bc <WL_Interrupt_Service+0xb4>)
 8000414:	6013      	str	r3, [r2, #0]
	if(Rt_Lt_flag==0)
 8000416:	4b2a      	ldr	r3, [pc, #168]	; (80004c0 <WL_Interrupt_Service+0xb8>)
 8000418:	881b      	ldrh	r3, [r3, #0]
 800041a:	2b00      	cmp	r3, #0
 800041c:	d12e      	bne.n	800047c <WL_Interrupt_Service+0x74>
	{
		switch(WL_Counts)
 800041e:	4b27      	ldr	r3, [pc, #156]	; (80004bc <WL_Interrupt_Service+0xb4>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	2b01      	cmp	r3, #1
 8000424:	d002      	beq.n	800042c <WL_Interrupt_Service+0x24>
 8000426:	2b02      	cmp	r3, #2
 8000428:	d012      	beq.n	8000450 <WL_Interrupt_Service+0x48>
 800042a:	e028      	b.n	800047e <WL_Interrupt_Service+0x76>
		{
		case(1):
				send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
 800042c:	2206      	movs	r2, #6
 800042e:	4925      	ldr	r1, [pc, #148]	; (80004c4 <WL_Interrupt_Service+0xbc>)
 8000430:	2000      	movs	r0, #0
 8000432:	f001 fb57 	bl	8001ae4 <send>
				Timer2_Start();
 8000436:	f000 fb69 	bl	8000b0c <Timer2_Start>
				WL_Instant=Timer2_GetTimer();
 800043a:	f000 fb85 	bl	8000b48 <Timer2_GetTimer>
 800043e:	4603      	mov	r3, r0
 8000440:	461a      	mov	r2, r3
 8000442:	4b21      	ldr	r3, [pc, #132]	; (80004c8 <WL_Interrupt_Service+0xc0>)
 8000444:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WL_Ring,&WL_Instant);
 8000446:	4920      	ldr	r1, [pc, #128]	; (80004c8 <WL_Interrupt_Service+0xc0>)
 8000448:	4820      	ldr	r0, [pc, #128]	; (80004cc <WL_Interrupt_Service+0xc4>)
 800044a:	f001 f857 	bl	80014fc <RingWriteElement>
				break;
 800044e:	e016      	b.n	800047e <WL_Interrupt_Service+0x76>

		case(2):
				send(0, (uint8_t *)GRAB_START_CMD,strlen(GRAB_START_CMD));
 8000450:	220b      	movs	r2, #11
 8000452:	491f      	ldr	r1, [pc, #124]	; (80004d0 <WL_Interrupt_Service+0xc8>)
 8000454:	2000      	movs	r0, #0
 8000456:	f001 fb45 	bl	8001ae4 <send>
				Entry_flag=1;
 800045a:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <WL_Interrupt_Service+0xcc>)
 800045c:	2201      	movs	r2, #1
 800045e:	801a      	strh	r2, [r3, #0]
				Lt_Rt_flag=1;
 8000460:	4b1d      	ldr	r3, [pc, #116]	; (80004d8 <WL_Interrupt_Service+0xd0>)
 8000462:	2201      	movs	r2, #1
 8000464:	801a      	strh	r2, [r3, #0]
				WL_Instant=Timer2_GetTimer();
 8000466:	f000 fb6f 	bl	8000b48 <Timer2_GetTimer>
 800046a:	4603      	mov	r3, r0
 800046c:	461a      	mov	r2, r3
 800046e:	4b16      	ldr	r3, [pc, #88]	; (80004c8 <WL_Interrupt_Service+0xc0>)
 8000470:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WL_Ring,&WL_Instant);
 8000472:	4915      	ldr	r1, [pc, #84]	; (80004c8 <WL_Interrupt_Service+0xc0>)
 8000474:	4815      	ldr	r0, [pc, #84]	; (80004cc <WL_Interrupt_Service+0xc4>)
 8000476:	f001 f841 	bl	80014fc <RingWriteElement>
				break;
 800047a:	e000      	b.n	800047e <WL_Interrupt_Service+0x76>
		}
	}
 800047c:	bf00      	nop

	if(Entry_flag==1)
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <WL_Interrupt_Service+0xcc>)
 8000480:	881b      	ldrh	r3, [r3, #0]
 8000482:	2b01      	cmp	r3, #1
 8000484:	d109      	bne.n	800049a <WL_Interrupt_Service+0x92>
	{
		WL_Instant=Timer2_GetTimer();
 8000486:	f000 fb5f 	bl	8000b48 <Timer2_GetTimer>
 800048a:	4603      	mov	r3, r0
 800048c:	461a      	mov	r2, r3
 800048e:	4b0e      	ldr	r3, [pc, #56]	; (80004c8 <WL_Interrupt_Service+0xc0>)
 8000490:	601a      	str	r2, [r3, #0]
		RingWriteElement(&WL_Ring,&WL_Instant);
 8000492:	490d      	ldr	r1, [pc, #52]	; (80004c8 <WL_Interrupt_Service+0xc0>)
 8000494:	480d      	ldr	r0, [pc, #52]	; (80004cc <WL_Interrupt_Service+0xc4>)
 8000496:	f001 f831 	bl	80014fc <RingWriteElement>
	}

	if(count<=TIMEOOUTPERIOD  || WL_Counts>=2 )
 800049a:	4b10      	ldr	r3, [pc, #64]	; (80004dc <WL_Interrupt_Service+0xd4>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2b14      	cmp	r3, #20
 80004a0:	d903      	bls.n	80004aa <WL_Interrupt_Service+0xa2>
 80004a2:	4b06      	ldr	r3, [pc, #24]	; (80004bc <WL_Interrupt_Service+0xb4>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b01      	cmp	r3, #1
 80004a8:	d906      	bls.n	80004b8 <WL_Interrupt_Service+0xb0>
	{
		Timer6_Stop();
 80004aa:	f000 fb43 	bl	8000b34 <Timer6_Stop>
		count=0;
 80004ae:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <WL_Interrupt_Service+0xd4>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 80004b4:	f000 fb34 	bl	8000b20 <Timer6_Start>
	}
}
 80004b8:	bf00      	nop
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	200000cc 	.word	0x200000cc
 80004c0:	200000de 	.word	0x200000de
 80004c4:	08007c00 	.word	0x08007c00
 80004c8:	200000d4 	.word	0x200000d4
 80004cc:	20000e24 	.word	0x20000e24
 80004d0:	08007c08 	.word	0x08007c08
 80004d4:	200000e0 	.word	0x200000e0
 80004d8:	200000dc 	.word	0x200000dc
 80004dc:	20000464 	.word	0x20000464

080004e0 <Send_WR_Samples>:
 buff_size	WR_Ring_Unit,
 			WL_Ring_Unit,
 			FCT_Ring_Unit;

void Send_WR_Samples()
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
	WR_Roller = (BUFFERSIZE-1)-(WR_Ring.place + 1);
 80004e6:	4b27      	ldr	r3, [pc, #156]	; (8000584 <Send_WR_Samples+0xa4>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	b2da      	uxtb	r2, r3
 80004ec:	f06f 0339 	mvn.w	r3, #57	; 0x39
 80004f0:	1a9b      	subs	r3, r3, r2
 80004f2:	b2da      	uxtb	r2, r3
 80004f4:	4b24      	ldr	r3, [pc, #144]	; (8000588 <Send_WR_Samples+0xa8>)
 80004f6:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<=WR_Roller;Iter++)
 80004f8:	2300      	movs	r3, #0
 80004fa:	607b      	str	r3, [r7, #4]
 80004fc:	e036      	b.n	800056c <Send_WR_Samples+0x8c>
	{
		RingReadElement(&WR_Ring,&WR_Ring_Unit);
 80004fe:	4923      	ldr	r1, [pc, #140]	; (800058c <Send_WR_Samples+0xac>)
 8000500:	4820      	ldr	r0, [pc, #128]	; (8000584 <Send_WR_Samples+0xa4>)
 8000502:	f001 f84b 	bl	800159c <RingReadElement>
		itoa(WR_Ring_Unit,WR_Ring_Bulletin,10);
 8000506:	4b21      	ldr	r3, [pc, #132]	; (800058c <Send_WR_Samples+0xac>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	220a      	movs	r2, #10
 800050c:	4920      	ldr	r1, [pc, #128]	; (8000590 <Send_WR_Samples+0xb0>)
 800050e:	4618      	mov	r0, r3
 8000510:	f007 f9f2 	bl	80078f8 <itoa>
		unsigned char* WR_Packet;
		WR_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(WR_Ring_Bulletin));
 8000514:	481e      	ldr	r0, [pc, #120]	; (8000590 <Send_WR_Samples+0xb0>)
 8000516:	f7ff fe57 	bl	80001c8 <strlen>
 800051a:	4603      	mov	r3, r0
 800051c:	3309      	adds	r3, #9
 800051e:	4618      	mov	r0, r3
 8000520:	f007 f9ec 	bl	80078fc <malloc>
 8000524:	4603      	mov	r3, r0
 8000526:	603b      	str	r3, [r7, #0]
		strcpy(WR_Packet,LOG_WRITE_CMD);
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	491a      	ldr	r1, [pc, #104]	; (8000594 <Send_WR_Samples+0xb4>)
 800052c:	461a      	mov	r2, r3
 800052e:	460b      	mov	r3, r1
 8000530:	cb03      	ldmia	r3!, {r0, r1}
 8000532:	6010      	str	r0, [r2, #0]
 8000534:	6051      	str	r1, [r2, #4]
 8000536:	881b      	ldrh	r3, [r3, #0]
 8000538:	8113      	strh	r3, [r2, #8]
		strcat(WR_Packet,WR_Ring_Bulletin);
 800053a:	4915      	ldr	r1, [pc, #84]	; (8000590 <Send_WR_Samples+0xb0>)
 800053c:	6838      	ldr	r0, [r7, #0]
 800053e:	f007 faf3 	bl	8007b28 <strcat>

		send(0, (buff_size *)WR_Packet,strlen(WR_Packet));
 8000542:	6838      	ldr	r0, [r7, #0]
 8000544:	f7ff fe40 	bl	80001c8 <strlen>
 8000548:	4603      	mov	r3, r0
 800054a:	b29b      	uxth	r3, r3
 800054c:	461a      	mov	r2, r3
 800054e:	6839      	ldr	r1, [r7, #0]
 8000550:	2000      	movs	r0, #0
 8000552:	f001 fac7 	bl	8001ae4 <send>
		free(WR_Packet);
 8000556:	6838      	ldr	r0, [r7, #0]
 8000558:	f007 f9d8 	bl	800790c <free>
		WR_Packet=NULL;
 800055c:	2300      	movs	r3, #0
 800055e:	603b      	str	r3, [r7, #0]

		HAL_Delay(100);
 8000560:	2064      	movs	r0, #100	; 0x64
 8000562:	f003 f86d 	bl	8003640 <HAL_Delay>
	for(int Iter=0;Iter<=WR_Roller;Iter++)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	3301      	adds	r3, #1
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <Send_WR_Samples+0xa8>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	461a      	mov	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4293      	cmp	r3, r2
 8000576:	ddc2      	ble.n	80004fe <Send_WR_Samples+0x1e>
	}
}
 8000578:	bf00      	nop
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	20000de4 	.word	0x20000de4
 8000588:	20000246 	.word	0x20000246
 800058c:	2000024c 	.word	0x2000024c
 8000590:	200001e4 	.word	0x200001e4
 8000594:	08007c14 	.word	0x08007c14

08000598 <Send_FCT_Samples>:

void Send_FCT_Samples()
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
	FCT_Roller = (BUFFERSIZE-1)-(FCT_Ring.place + 1);
 800059e:	4b27      	ldr	r3, [pc, #156]	; (800063c <Send_FCT_Samples+0xa4>)
 80005a0:	699b      	ldr	r3, [r3, #24]
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	f06f 0339 	mvn.w	r3, #57	; 0x39
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	4b24      	ldr	r3, [pc, #144]	; (8000640 <Send_FCT_Samples+0xa8>)
 80005ae:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<=FCT_Roller;Iter++)
 80005b0:	2300      	movs	r3, #0
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	e036      	b.n	8000624 <Send_FCT_Samples+0x8c>
	{
		RingReadElement(&FCT_Ring,&FCT_Ring_Unit);
 80005b6:	4923      	ldr	r1, [pc, #140]	; (8000644 <Send_FCT_Samples+0xac>)
 80005b8:	4820      	ldr	r0, [pc, #128]	; (800063c <Send_FCT_Samples+0xa4>)
 80005ba:	f000 ffef 	bl	800159c <RingReadElement>
		itoa(FCT_Ring_Unit,FCT_Ring_Bulletin,10);
 80005be:	4b21      	ldr	r3, [pc, #132]	; (8000644 <Send_FCT_Samples+0xac>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	220a      	movs	r2, #10
 80005c4:	4920      	ldr	r1, [pc, #128]	; (8000648 <Send_FCT_Samples+0xb0>)
 80005c6:	4618      	mov	r0, r3
 80005c8:	f007 f996 	bl	80078f8 <itoa>
		unsigned char* FCT_Packet;
		FCT_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(FCT_Ring_Bulletin));
 80005cc:	481e      	ldr	r0, [pc, #120]	; (8000648 <Send_FCT_Samples+0xb0>)
 80005ce:	f7ff fdfb 	bl	80001c8 <strlen>
 80005d2:	4603      	mov	r3, r0
 80005d4:	3309      	adds	r3, #9
 80005d6:	4618      	mov	r0, r3
 80005d8:	f007 f990 	bl	80078fc <malloc>
 80005dc:	4603      	mov	r3, r0
 80005de:	603b      	str	r3, [r7, #0]
		strcpy(FCT_Packet,LOG_WRITE_CMD);
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	491a      	ldr	r1, [pc, #104]	; (800064c <Send_FCT_Samples+0xb4>)
 80005e4:	461a      	mov	r2, r3
 80005e6:	460b      	mov	r3, r1
 80005e8:	cb03      	ldmia	r3!, {r0, r1}
 80005ea:	6010      	str	r0, [r2, #0]
 80005ec:	6051      	str	r1, [r2, #4]
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	8113      	strh	r3, [r2, #8]
		strcat(FCT_Packet,FCT_Ring_Bulletin);
 80005f2:	4915      	ldr	r1, [pc, #84]	; (8000648 <Send_FCT_Samples+0xb0>)
 80005f4:	6838      	ldr	r0, [r7, #0]
 80005f6:	f007 fa97 	bl	8007b28 <strcat>

		send(0, (buff_size *)FCT_Packet,strlen(FCT_Packet));
 80005fa:	6838      	ldr	r0, [r7, #0]
 80005fc:	f7ff fde4 	bl	80001c8 <strlen>
 8000600:	4603      	mov	r3, r0
 8000602:	b29b      	uxth	r3, r3
 8000604:	461a      	mov	r2, r3
 8000606:	6839      	ldr	r1, [r7, #0]
 8000608:	2000      	movs	r0, #0
 800060a:	f001 fa6b 	bl	8001ae4 <send>
		free(FCT_Packet);
 800060e:	6838      	ldr	r0, [r7, #0]
 8000610:	f007 f97c 	bl	800790c <free>
		FCT_Packet=NULL;
 8000614:	2300      	movs	r3, #0
 8000616:	603b      	str	r3, [r7, #0]
		HAL_Delay(100);
 8000618:	2064      	movs	r0, #100	; 0x64
 800061a:	f003 f811 	bl	8003640 <HAL_Delay>
	for(int Iter=0;Iter<=FCT_Roller;Iter++)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	3301      	adds	r3, #1
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <Send_FCT_Samples+0xa8>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4293      	cmp	r3, r2
 800062e:	ddc2      	ble.n	80005b6 <Send_FCT_Samples+0x1e>
	}
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000e04 	.word	0x20000e04
 8000640:	20000248 	.word	0x20000248
 8000644:	20000254 	.word	0x20000254
 8000648:	20000218 	.word	0x20000218
 800064c:	08007c14 	.word	0x08007c14

08000650 <Send_WL_Samples>:


void Send_WL_Samples()
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
	WL_Roller = (BUFFERSIZE-1)-(WL_Ring.place + 1);
 8000656:	4b27      	ldr	r3, [pc, #156]	; (80006f4 <Send_WL_Samples+0xa4>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	b2da      	uxtb	r2, r3
 800065c:	f06f 0339 	mvn.w	r3, #57	; 0x39
 8000660:	1a9b      	subs	r3, r3, r2
 8000662:	b2da      	uxtb	r2, r3
 8000664:	4b24      	ldr	r3, [pc, #144]	; (80006f8 <Send_WL_Samples+0xa8>)
 8000666:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<=WL_Roller;Iter++)
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	e036      	b.n	80006dc <Send_WL_Samples+0x8c>
	{
		RingReadElement(&WL_Ring,&WL_Ring_Unit);
 800066e:	4923      	ldr	r1, [pc, #140]	; (80006fc <Send_WL_Samples+0xac>)
 8000670:	4820      	ldr	r0, [pc, #128]	; (80006f4 <Send_WL_Samples+0xa4>)
 8000672:	f000 ff93 	bl	800159c <RingReadElement>
		itoa(WL_Ring_Unit,WL_Ring_Bulletin,10);
 8000676:	4b21      	ldr	r3, [pc, #132]	; (80006fc <Send_WL_Samples+0xac>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	220a      	movs	r2, #10
 800067c:	4920      	ldr	r1, [pc, #128]	; (8000700 <Send_WL_Samples+0xb0>)
 800067e:	4618      	mov	r0, r3
 8000680:	f007 f93a 	bl	80078f8 <itoa>
		unsigned char* WL_Packet;
		WL_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(WL_Ring_Bulletin));
 8000684:	481e      	ldr	r0, [pc, #120]	; (8000700 <Send_WL_Samples+0xb0>)
 8000686:	f7ff fd9f 	bl	80001c8 <strlen>
 800068a:	4603      	mov	r3, r0
 800068c:	3309      	adds	r3, #9
 800068e:	4618      	mov	r0, r3
 8000690:	f007 f934 	bl	80078fc <malloc>
 8000694:	4603      	mov	r3, r0
 8000696:	603b      	str	r3, [r7, #0]
		strcpy(WL_Packet,LOG_WRITE_CMD);
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	491a      	ldr	r1, [pc, #104]	; (8000704 <Send_WL_Samples+0xb4>)
 800069c:	461a      	mov	r2, r3
 800069e:	460b      	mov	r3, r1
 80006a0:	cb03      	ldmia	r3!, {r0, r1}
 80006a2:	6010      	str	r0, [r2, #0]
 80006a4:	6051      	str	r1, [r2, #4]
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	8113      	strh	r3, [r2, #8]
		strcat(WL_Packet,WL_Ring_Bulletin);
 80006aa:	4915      	ldr	r1, [pc, #84]	; (8000700 <Send_WL_Samples+0xb0>)
 80006ac:	6838      	ldr	r0, [r7, #0]
 80006ae:	f007 fa3b 	bl	8007b28 <strcat>

		send(0, (buff_size *)WL_Packet,strlen(WL_Packet));
 80006b2:	6838      	ldr	r0, [r7, #0]
 80006b4:	f7ff fd88 	bl	80001c8 <strlen>
 80006b8:	4603      	mov	r3, r0
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	461a      	mov	r2, r3
 80006be:	6839      	ldr	r1, [r7, #0]
 80006c0:	2000      	movs	r0, #0
 80006c2:	f001 fa0f 	bl	8001ae4 <send>
		free(WL_Packet);
 80006c6:	6838      	ldr	r0, [r7, #0]
 80006c8:	f007 f920 	bl	800790c <free>
		WL_Packet=NULL;
 80006cc:	2300      	movs	r3, #0
 80006ce:	603b      	str	r3, [r7, #0]
		HAL_Delay(100);
 80006d0:	2064      	movs	r0, #100	; 0x64
 80006d2:	f002 ffb5 	bl	8003640 <HAL_Delay>
	for(int Iter=0;Iter<=WL_Roller;Iter++)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	3301      	adds	r3, #1
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <Send_WL_Samples+0xa8>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	461a      	mov	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4293      	cmp	r3, r2
 80006e6:	ddc2      	ble.n	800066e <Send_WL_Samples+0x1e>
	}
}
 80006e8:	bf00      	nop
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000e24 	.word	0x20000e24
 80006f8:	20000247 	.word	0x20000247
 80006fc:	20000250 	.word	0x20000250
 8000700:	2000020c 	.word	0x2000020c
 8000704:	08007c14 	.word	0x08007c14

08000708 <Send_Data>:

void Send_Data()
{
 8000708:	b598      	push	{r3, r4, r7, lr}
 800070a:	af00      	add	r7, sp, #0
	send(0, (uint8_t *)GRAB_STOP_CMD,strlen(GRAB_STOP_CMD));
 800070c:	220a      	movs	r2, #10
 800070e:	4963      	ldr	r1, [pc, #396]	; (800089c <Send_Data+0x194>)
 8000710:	2000      	movs	r0, #0
 8000712:	f001 f9e7 	bl	8001ae4 <send>
	HAL_Delay(500);
 8000716:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800071a:	f002 ff91 	bl	8003640 <HAL_Delay>
	send(0, (uint8_t *)LOG_START_CMD,strlen(LOG_START_CMD));
 800071e:	220a      	movs	r2, #10
 8000720:	495f      	ldr	r1, [pc, #380]	; (80008a0 <Send_Data+0x198>)
 8000722:	2000      	movs	r0, #0
 8000724:	f001 f9de 	bl	8001ae4 <send>
	HAL_Delay(500);
 8000728:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800072c:	f002 ff88 	bl	8003640 <HAL_Delay>

	send(0, (uint8_t *)LOG_WR_CMD,strlen(LOG_WR_CMD));
 8000730:	220d      	movs	r2, #13
 8000732:	495c      	ldr	r1, [pc, #368]	; (80008a4 <Send_Data+0x19c>)
 8000734:	2000      	movs	r0, #0
 8000736:	f001 f9d5 	bl	8001ae4 <send>
	HAL_Delay(500);
 800073a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073e:	f002 ff7f 	bl	8003640 <HAL_Delay>

	Send_WR_Samples();//send WR Samples
 8000742:	f7ff fecd 	bl	80004e0 <Send_WR_Samples>
	HAL_Delay(500);
 8000746:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800074a:	f002 ff79 	bl	8003640 <HAL_Delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 800074e:	220c      	movs	r2, #12
 8000750:	4955      	ldr	r1, [pc, #340]	; (80008a8 <Send_Data+0x1a0>)
 8000752:	2000      	movs	r0, #0
 8000754:	f001 f9c6 	bl	8001ae4 <send>
	HAL_Delay(500);
 8000758:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800075c:	f002 ff70 	bl	8003640 <HAL_Delay>

	send(0, (uint8_t *)LOG_FCT_CMD,strlen(LOG_FCT_CMD));
 8000760:	220e      	movs	r2, #14
 8000762:	4952      	ldr	r1, [pc, #328]	; (80008ac <Send_Data+0x1a4>)
 8000764:	2000      	movs	r0, #0
 8000766:	f001 f9bd 	bl	8001ae4 <send>
	HAL_Delay(500);
 800076a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800076e:	f002 ff67 	bl	8003640 <HAL_Delay>

	Send_FCT_Samples();//send  Samples
 8000772:	f7ff ff11 	bl	8000598 <Send_FCT_Samples>
	HAL_Delay(500);
 8000776:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800077a:	f002 ff61 	bl	8003640 <HAL_Delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 800077e:	220c      	movs	r2, #12
 8000780:	4949      	ldr	r1, [pc, #292]	; (80008a8 <Send_Data+0x1a0>)
 8000782:	2000      	movs	r0, #0
 8000784:	f001 f9ae 	bl	8001ae4 <send>
	HAL_Delay(500);
 8000788:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800078c:	f002 ff58 	bl	8003640 <HAL_Delay>

	send(0, (uint8_t *)LOG_WL_CMD,strlen(LOG_WL_CMD));
 8000790:	220d      	movs	r2, #13
 8000792:	4947      	ldr	r1, [pc, #284]	; (80008b0 <Send_Data+0x1a8>)
 8000794:	2000      	movs	r0, #0
 8000796:	f001 f9a5 	bl	8001ae4 <send>
	HAL_Delay(500);
 800079a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800079e:	f002 ff4f 	bl	8003640 <HAL_Delay>

	Send_WL_Samples();
 80007a2:	f7ff ff55 	bl	8000650 <Send_WL_Samples>
	HAL_Delay(500);
 80007a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007aa:	f002 ff49 	bl	8003640 <HAL_Delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 80007ae:	220c      	movs	r2, #12
 80007b0:	493d      	ldr	r1, [pc, #244]	; (80008a8 <Send_Data+0x1a0>)
 80007b2:	2000      	movs	r0, #0
 80007b4:	f001 f996 	bl	8001ae4 <send>
	HAL_Delay(500);
 80007b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007bc:	f002 ff40 	bl	8003640 <HAL_Delay>

	itoa(WR_Counts,WR_Count_Bulletin,10);
 80007c0:	4b3c      	ldr	r3, [pc, #240]	; (80008b4 <Send_Data+0x1ac>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	220a      	movs	r2, #10
 80007c6:	493c      	ldr	r1, [pc, #240]	; (80008b8 <Send_Data+0x1b0>)
 80007c8:	4618      	mov	r0, r3
 80007ca:	f007 f895 	bl	80078f8 <itoa>
	send(0, (buff_size *)strcat(WR_Count_Bulletin,","),strlen(WR_Count_Bulletin));
 80007ce:	483a      	ldr	r0, [pc, #232]	; (80008b8 <Send_Data+0x1b0>)
 80007d0:	f7ff fcfa 	bl	80001c8 <strlen>
 80007d4:	4603      	mov	r3, r0
 80007d6:	461a      	mov	r2, r3
 80007d8:	4b37      	ldr	r3, [pc, #220]	; (80008b8 <Send_Data+0x1b0>)
 80007da:	4413      	add	r3, r2
 80007dc:	4937      	ldr	r1, [pc, #220]	; (80008bc <Send_Data+0x1b4>)
 80007de:	461a      	mov	r2, r3
 80007e0:	460b      	mov	r3, r1
 80007e2:	881b      	ldrh	r3, [r3, #0]
 80007e4:	8013      	strh	r3, [r2, #0]
 80007e6:	4c34      	ldr	r4, [pc, #208]	; (80008b8 <Send_Data+0x1b0>)
 80007e8:	4833      	ldr	r0, [pc, #204]	; (80008b8 <Send_Data+0x1b0>)
 80007ea:	f7ff fced 	bl	80001c8 <strlen>
 80007ee:	4603      	mov	r3, r0
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	461a      	mov	r2, r3
 80007f4:	4621      	mov	r1, r4
 80007f6:	2000      	movs	r0, #0
 80007f8:	f001 f974 	bl	8001ae4 <send>

	HAL_Delay(500);
 80007fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000800:	f002 ff1e 	bl	8003640 <HAL_Delay>
	itoa(FCT_Counts,FCT_Count_Bulletin,10);
 8000804:	4b2e      	ldr	r3, [pc, #184]	; (80008c0 <Send_Data+0x1b8>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	220a      	movs	r2, #10
 800080a:	492e      	ldr	r1, [pc, #184]	; (80008c4 <Send_Data+0x1bc>)
 800080c:	4618      	mov	r0, r3
 800080e:	f007 f873 	bl	80078f8 <itoa>
	send(0, (buff_size *)strcat(FCT_Count_Bulletin,","),strlen(FCT_Count_Bulletin));
 8000812:	482c      	ldr	r0, [pc, #176]	; (80008c4 <Send_Data+0x1bc>)
 8000814:	f7ff fcd8 	bl	80001c8 <strlen>
 8000818:	4603      	mov	r3, r0
 800081a:	461a      	mov	r2, r3
 800081c:	4b29      	ldr	r3, [pc, #164]	; (80008c4 <Send_Data+0x1bc>)
 800081e:	4413      	add	r3, r2
 8000820:	4926      	ldr	r1, [pc, #152]	; (80008bc <Send_Data+0x1b4>)
 8000822:	461a      	mov	r2, r3
 8000824:	460b      	mov	r3, r1
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	8013      	strh	r3, [r2, #0]
 800082a:	4c26      	ldr	r4, [pc, #152]	; (80008c4 <Send_Data+0x1bc>)
 800082c:	4825      	ldr	r0, [pc, #148]	; (80008c4 <Send_Data+0x1bc>)
 800082e:	f7ff fccb 	bl	80001c8 <strlen>
 8000832:	4603      	mov	r3, r0
 8000834:	b29b      	uxth	r3, r3
 8000836:	461a      	mov	r2, r3
 8000838:	4621      	mov	r1, r4
 800083a:	2000      	movs	r0, #0
 800083c:	f001 f952 	bl	8001ae4 <send>

	HAL_Delay(500);
 8000840:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000844:	f002 fefc 	bl	8003640 <HAL_Delay>
	itoa(WL_Counts,WL_Count_Bulletin,10);
 8000848:	4b1f      	ldr	r3, [pc, #124]	; (80008c8 <Send_Data+0x1c0>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	220a      	movs	r2, #10
 800084e:	491f      	ldr	r1, [pc, #124]	; (80008cc <Send_Data+0x1c4>)
 8000850:	4618      	mov	r0, r3
 8000852:	f007 f851 	bl	80078f8 <itoa>
	send(0, (buff_size *)strcat(WL_Count_Bulletin,","),strlen(WL_Count_Bulletin));
 8000856:	481d      	ldr	r0, [pc, #116]	; (80008cc <Send_Data+0x1c4>)
 8000858:	f7ff fcb6 	bl	80001c8 <strlen>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <Send_Data+0x1c4>)
 8000862:	4413      	add	r3, r2
 8000864:	4915      	ldr	r1, [pc, #84]	; (80008bc <Send_Data+0x1b4>)
 8000866:	461a      	mov	r2, r3
 8000868:	460b      	mov	r3, r1
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	8013      	strh	r3, [r2, #0]
 800086e:	4c17      	ldr	r4, [pc, #92]	; (80008cc <Send_Data+0x1c4>)
 8000870:	4816      	ldr	r0, [pc, #88]	; (80008cc <Send_Data+0x1c4>)
 8000872:	f7ff fca9 	bl	80001c8 <strlen>
 8000876:	4603      	mov	r3, r0
 8000878:	b29b      	uxth	r3, r3
 800087a:	461a      	mov	r2, r3
 800087c:	4621      	mov	r1, r4
 800087e:	2000      	movs	r0, #0
 8000880:	f001 f930 	bl	8001ae4 <send>

	HAL_Delay(500);
 8000884:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000888:	f002 feda 	bl	8003640 <HAL_Delay>
	send(0, (uint8_t *)LOG_STOP_CMD,strlen(LOG_STOP_CMD));
 800088c:	2209      	movs	r2, #9
 800088e:	4910      	ldr	r1, [pc, #64]	; (80008d0 <Send_Data+0x1c8>)
 8000890:	2000      	movs	r0, #0
 8000892:	f001 f927 	bl	8001ae4 <send>
}
 8000896:	bf00      	nop
 8000898:	bd98      	pop	{r3, r4, r7, pc}
 800089a:	bf00      	nop
 800089c:	08007c20 	.word	0x08007c20
 80008a0:	08007c2c 	.word	0x08007c2c
 80008a4:	08007c38 	.word	0x08007c38
 80008a8:	08007c48 	.word	0x08007c48
 80008ac:	08007c58 	.word	0x08007c58
 80008b0:	08007c68 	.word	0x08007c68
 80008b4:	200000c4 	.word	0x200000c4
 80008b8:	20000224 	.word	0x20000224
 80008bc:	08007c78 	.word	0x08007c78
 80008c0:	200000c8 	.word	0x200000c8
 80008c4:	2000023c 	.word	0x2000023c
 80008c8:	200000cc 	.word	0x200000cc
 80008cc:	20000230 	.word	0x20000230
 80008d0:	08007c7c 	.word	0x08007c7c

080008d4 <cs_sel>:
uint8_t  IntStatus;
uint8_t  Sock_Rx_Flag;
uint8_t  Sock_Disconnect_Flag;

void cs_sel(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_RESET); //CS LOW
 80008d8:	2200      	movs	r2, #0
 80008da:	2101      	movs	r1, #1
 80008dc:	4802      	ldr	r0, [pc, #8]	; (80008e8 <cs_sel+0x14>)
 80008de:	f003 f989 	bl	8003bf4 <HAL_GPIO_WritePin>
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	48000400 	.word	0x48000400

080008ec <cs_desel>:

void cs_desel(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_SET); //CS HIGH
 80008f0:	2201      	movs	r2, #1
 80008f2:	2101      	movs	r1, #1
 80008f4:	4802      	ldr	r0, [pc, #8]	; (8000900 <cs_desel+0x14>)
 80008f6:	f003 f97d 	bl	8003bf4 <HAL_GPIO_WritePin>
}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	48000400 	.word	0x48000400

08000904 <Init_Ethernet>:


void Init_Ethernet(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b088      	sub	sp, #32
 8000908:	af00      	add	r7, sp, #0
	uint8_t bufSize[] = {2, 2, 2, 2};
 800090a:	f04f 3302 	mov.w	r3, #33686018	; 0x2020202
 800090e:	61fb      	str	r3, [r7, #28]

	reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
 8000910:	4922      	ldr	r1, [pc, #136]	; (800099c <Init_Ethernet+0x98>)
 8000912:	4823      	ldr	r0, [pc, #140]	; (80009a0 <Init_Ethernet+0x9c>)
 8000914:	f002 f99a 	bl	8002c4c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
 8000918:	4922      	ldr	r1, [pc, #136]	; (80009a4 <Init_Ethernet+0xa0>)
 800091a:	4823      	ldr	r0, [pc, #140]	; (80009a8 <Init_Ethernet+0xa4>)
 800091c:	f002 f9bc 	bl	8002c98 <reg_wizchip_spi_cbfunc>

	wizchip_init(bufSize, bufSize);
 8000920:	f107 021c 	add.w	r2, r7, #28
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4611      	mov	r1, r2
 800092a:	4618      	mov	r0, r3
 800092c:	f002 fb0a 	bl	8002f44 <wizchip_init>
	wiz_NetInfo netInfo = { .mac = {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef}, // Mac address
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]
 800093e:	f8c3 2013 	str.w	r2, [r3, #19]
 8000942:	4a1a      	ldr	r2, [pc, #104]	; (80009ac <Init_Ethernet+0xa8>)
 8000944:	1d3b      	adds	r3, r7, #4
 8000946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800094a:	6018      	str	r0, [r3, #0]
 800094c:	3304      	adds	r3, #4
 800094e:	8019      	strh	r1, [r3, #0]
 8000950:	4a17      	ldr	r2, [pc, #92]	; (80009b0 <Init_Ethernet+0xac>)
 8000952:	f107 030a 	add.w	r3, r7, #10
 8000956:	6810      	ldr	r0, [r2, #0]
 8000958:	6018      	str	r0, [r3, #0]
 800095a:	4a16      	ldr	r2, [pc, #88]	; (80009b4 <Init_Ethernet+0xb0>)
 800095c:	f107 030e 	add.w	r3, r7, #14
 8000960:	6810      	ldr	r0, [r2, #0]
 8000962:	6018      	str	r0, [r3, #0]
 8000964:	4a14      	ldr	r2, [pc, #80]	; (80009b8 <Init_Ethernet+0xb4>)
 8000966:	f107 0312 	add.w	r3, r7, #18
 800096a:	6810      	ldr	r0, [r2, #0]
 800096c:	6018      	str	r0, [r3, #0]
	 .ip = {192, 168, 1, 204},    // IP address
	 .sn = {255, 255, 255, 0},    // Subnet mask
	 .gw = {192, 168, 1, 1}};    // Gateway address

	wizchip_setnetinfo(&netInfo);
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	4618      	mov	r0, r3
 8000972:	f002 fd55 	bl	8003420 <wizchip_setnetinfo>
	wizchip_getnetinfo(&netInfo);
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	4618      	mov	r0, r3
 800097a:	f002 fd91 	bl	80034a0 <wizchip_getnetinfo>

	setSn_IMR(0, 0x06);
 800097e:	2106      	movs	r1, #6
 8000980:	f642 4008 	movw	r0, #11272	; 0x2c08
 8000984:	f001 feba 	bl	80026fc <WIZCHIP_WRITE>
	WIZCHIP_WRITE(SIMR,0x01);
 8000988:	2101      	movs	r1, #1
 800098a:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 800098e:	f001 feb5 	bl	80026fc <WIZCHIP_WRITE>
}
 8000992:	bf00      	nop
 8000994:	3720      	adds	r7, #32
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	080008ed 	.word	0x080008ed
 80009a0:	080008d5 	.word	0x080008d5
 80009a4:	08000aad 	.word	0x08000aad
 80009a8:	08000a89 	.word	0x08000a89
 80009ac:	08007c88 	.word	0x08007c88
 80009b0:	08007c90 	.word	0x08007c90
 80009b4:	08007c94 	.word	0x08007c94
 80009b8:	08007c98 	.word	0x08007c98

080009bc <Ethernet_Connect>:

void Ethernet_Connect(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
	Init_Ethernet();
 80009c0:	f7ff ffa0 	bl	8000904 <Init_Ethernet>


	while(Connect_Reply !=SOCK_OK)
 80009c4:	e012      	b.n	80009ec <Ethernet_Connect+0x30>
	{
		socket(0, Sn_MR_TCP, PORT_ADDR, SF_TCP_NODELAY);
 80009c6:	2320      	movs	r3, #32
 80009c8:	f242 328b 	movw	r2, #9099	; 0x238b
 80009cc:	2101      	movs	r1, #1
 80009ce:	2000      	movs	r0, #0
 80009d0:	f000 fe28 	bl	8001624 <socket>
		Refresh_Watchdog();
 80009d4:	f000 f822 	bl	8000a1c <Refresh_Watchdog>
		Connect_Reply = connect(0,server_Add,PORT_ADDR);
 80009d8:	f242 328b 	movw	r2, #9099	; 0x238b
 80009dc:	490d      	ldr	r1, [pc, #52]	; (8000a14 <Ethernet_Connect+0x58>)
 80009de:	2000      	movs	r0, #0
 80009e0:	f000 ffa4 	bl	800192c <connect>
 80009e4:	4603      	mov	r3, r0
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <Ethernet_Connect+0x5c>)
 80009ea:	701a      	strb	r2, [r3, #0]
	while(Connect_Reply !=SOCK_OK)
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <Ethernet_Connect+0x5c>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d1e8      	bne.n	80009c6 <Ethernet_Connect+0xa>
	}

	if(Connect_Reply == 1)
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <Ethernet_Connect+0x5c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d102      	bne.n	8000a02 <Ethernet_Connect+0x46>
	{
		Connect_Reply = 0;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <Ethernet_Connect+0x5c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(500);
 8000a02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a06:	f002 fe1b 	bl	8003640 <HAL_Delay>
	Refresh_Watchdog();
 8000a0a:	f000 f807 	bl	8000a1c <Refresh_Watchdog>

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000000 	.word	0x20000000
 8000a18:	20000258 	.word	0x20000258

08000a1c <Refresh_Watchdog>:

void Refresh_Watchdog(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
	IWDG->KR  = 0x0000AAAA;
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <Refresh_Watchdog+0x18>)
 8000a22:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000a26:	601a      	str	r2, [r3, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	40003000 	.word	0x40003000

08000a38 <Get_event>:
#include"event.h"

struct EventStruct test_Events = {NULL_Event,NULL_Event};

myEvents Get_event()
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0

	return test_Events.Next_Event;
 8000a3c:	4b03      	ldr	r3, [pc, #12]	; (8000a4c <Get_event+0x14>)
 8000a3e:	785b      	ldrb	r3, [r3, #1]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	2000025c 	.word	0x2000025c

08000a50 <Set_event>:

void Set_event(myEvents N_E)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
	test_Events.Next_Event = N_E;
 8000a5a:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <Set_event+0x1c>)
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	7053      	strb	r3, [r2, #1]
}
 8000a60:	bf00      	nop
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	2000025c 	.word	0x2000025c

08000a70 <Reset_event>:



void Reset_event()
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
	test_Events.Next_Event=NULL_Event;
 8000a74:	4b03      	ldr	r3, [pc, #12]	; (8000a84 <Reset_event+0x14>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	705a      	strb	r2, [r3, #1]
}
 8000a7a:	bf00      	nop
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	2000025c 	.word	0x2000025c

08000a88 <spi_rb>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t spi_rb(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi3, &rbuf, 1, 0xffffffff);
 8000a8e:	1df9      	adds	r1, r7, #7
 8000a90:	f04f 33ff 	mov.w	r3, #4294967295
 8000a94:	2201      	movs	r2, #1
 8000a96:	4804      	ldr	r0, [pc, #16]	; (8000aa8 <spi_rb+0x20>)
 8000a98:	f005 f966 	bl	8005d68 <HAL_SPI_Receive>
	return rbuf;
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200002e4 	.word	0x200002e4

08000aac <spi_wb>:

void spi_wb(uint8_t b)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi3, &b, 1, 0xffffffff);
 8000ab6:	1df9      	adds	r1, r7, #7
 8000ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8000abc:	2201      	movs	r2, #1
 8000abe:	4803      	ldr	r0, [pc, #12]	; (8000acc <spi_wb+0x20>)
 8000ac0:	f004 ffe4 	bl	8005a8c <HAL_SPI_Transmit>
}
 8000ac4:	bf00      	nop
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	200002e4 	.word	0x200002e4

08000ad0 <Timer2_Stop>:

void Timer2_Stop()
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim2);
 8000ad4:	4802      	ldr	r0, [pc, #8]	; (8000ae0 <Timer2_Stop+0x10>)
 8000ad6:	f005 ff47 	bl	8006968 <HAL_TIM_Base_Stop>
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000348 	.word	0x20000348

08000ae4 <Timer2_DeInitilized>:

void Timer2_DeInitilized()
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_DeInit(&htim2);
 8000ae8:	4802      	ldr	r0, [pc, #8]	; (8000af4 <Timer2_DeInitilized+0x10>)
 8000aea:	f005 fe94 	bl	8006816 <HAL_TIM_Base_DeInit>
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000348 	.word	0x20000348

08000af8 <Timer2_Initilized>:

void Timer2_Initilized()
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim2);
 8000afc:	4802      	ldr	r0, [pc, #8]	; (8000b08 <Timer2_Initilized+0x10>)
 8000afe:	f005 fe33 	bl	8006768 <HAL_TIM_Base_Init>
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20000348 	.word	0x20000348

08000b0c <Timer2_Start>:

void Timer2_Start()
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <Timer2_Start+0x10>)
 8000b12:	f005 fedd 	bl	80068d0 <HAL_TIM_Base_Start>
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000348 	.word	0x20000348

08000b20 <Timer6_Start>:

void Timer6_Start()
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8000b24:	4802      	ldr	r0, [pc, #8]	; (8000b30 <Timer6_Start+0x10>)
 8000b26:	f005 ff47 	bl	80069b8 <HAL_TIM_Base_Start_IT>
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000394 	.word	0x20000394

08000b34 <Timer6_Stop>:

void Timer6_Stop()
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 8000b38:	4802      	ldr	r0, [pc, #8]	; (8000b44 <Timer6_Stop+0x10>)
 8000b3a:	f005 ff91 	bl	8006a60 <HAL_TIM_Base_Stop_IT>
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000394 	.word	0x20000394

08000b48 <Timer2_GetTimer>:

int Timer2_GetTimer()
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
	uint32_t Tim_val = __HAL_TIM_GetCounter(&htim2);
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <Timer2_GetTimer+0x1c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b54:	607b      	str	r3, [r7, #4]
	return Tim_val;
 8000b56:	687b      	ldr	r3, [r7, #4]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	20000348 	.word	0x20000348

08000b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b099      	sub	sp, #100	; 0x64
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b6e:	f002 fd01 	bl	8003574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b72:	f000 f911 	bl	8000d98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b76:	f000 fb07 	bl	8001188 <MX_GPIO_Init>
  MX_RTC_Init();
 8000b7a:	f000 f975 	bl	8000e68 <MX_RTC_Init>
  MX_SPI2_Init();
 8000b7e:	f000 f9cd 	bl	8000f1c <MX_SPI2_Init>
  MX_SPI3_Init();
 8000b82:	f000 fa09 	bl	8000f98 <MX_SPI3_Init>
  MX_TIM2_Init();
 8000b86:	f000 fa45 	bl	8001014 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000b8a:	f000 fac9 	bl	8001120 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000b8e:	f000 fa8f 	bl	80010b0 <MX_TIM6_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(Get_state())
 8000b92:	f001 fa6f 	bl	8002074 <Get_state>
 8000b96:	4603      	mov	r3, r0
 8000b98:	3b01      	subs	r3, #1
 8000b9a:	2b06      	cmp	r3, #6
 8000b9c:	d8f9      	bhi.n	8000b92 <main+0x2a>
 8000b9e:	a201      	add	r2, pc, #4	; (adr r2, 8000ba4 <main+0x3c>)
 8000ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba4:	08000bc1 	.word	0x08000bc1
 8000ba8:	08000bd7 	.word	0x08000bd7
 8000bac:	08000be9 	.word	0x08000be9
 8000bb0:	08000c67 	.word	0x08000c67
 8000bb4:	08000cd9 	.word	0x08000cd9
 8000bb8:	08000d4b 	.word	0x08000d4b
 8000bbc:	08000d5b 	.word	0x08000d5b
	  	  {
	  	  case Initilisation_State:
	  		  Initilisation_State_Handler();
 8000bc0:	f001 fa74 	bl	80020ac <Initilisation_State_Handler>

	  		  if(Get_event()==Reset_Event)
 8000bc4:	f7ff ff38 	bl	8000a38 <Get_event>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	f040 80cd 	bne.w	8000d6a <main+0x202>
	  		  {
	  			  Reset_State_Handler();
 8000bd0:	f001 faa2 	bl	8002118 <Reset_State_Handler>
	  		  }
	  		  break;
 8000bd4:	e0c9      	b.n	8000d6a <main+0x202>

	  	  case Reset_State:
	  		  if(Get_event()==Idle_Event)
 8000bd6:	f7ff ff2f 	bl	8000a38 <Get_event>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	f040 80c6 	bne.w	8000d6e <main+0x206>
	  		  {
	  			  Idle_State_Handler();
 8000be2:	f001 fad9 	bl	8002198 <Idle_State_Handler>
	  		  }
	  		  break;
 8000be6:	e0c2      	b.n	8000d6e <main+0x206>

	  	  case Idle_State:
	  		  if(Get_event()==WRSide_Train_Detect_Event)
 8000be8:	f7ff ff26 	bl	8000a38 <Get_event>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d102      	bne.n	8000bf8 <main+0x90>
	  			  //Nothing should happen in the idle state! It only polls for a change in state. Event setting and getting and state change happens WRT ISR
	  		  {
	  			  WRSide_Train_Presence_State_Handler();
 8000bf2:	f001 fadb 	bl	80021ac <WRSide_Train_Presence_State_Handler>
 8000bf6:	e006      	b.n	8000c06 <main+0x9e>
	  		  }
	  		  else if (Get_event()==WLSide_Train_Detect_Event)
 8000bf8:	f7ff ff1e 	bl	8000a38 <Get_event>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	d101      	bne.n	8000c06 <main+0x9e>
	  		  {
	  			  WLSide_Train_Presence_State_Handler();
 8000c02:	f001 fae1 	bl	80021c8 <WLSide_Train_Presence_State_Handler>
	  		  }

	  		  // Check for physical connection.
	  		  ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP); // gets physical status of the TCPIP
 8000c06:	4960      	ldr	r1, [pc, #384]	; (8000d88 <main+0x220>)
 8000c08:	200f      	movs	r0, #15
 8000c0a:	f002 f871 	bl	8002cf0 <ctlwizchip>

	  		  //if phy connection NOK, set state to initialization state
	  		  if(Phy_TCP_IP==PHY_LINK_OFF)
 8000c0e:	4b5e      	ldr	r3, [pc, #376]	; (8000d88 <main+0x220>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d103      	bne.n	8000c1e <main+0xb6>
	  		  {
					//Save the status in the flash memory with date and time stamp+++++++++++++++++++++
	  			  Set_state(Initilisation_State);
 8000c16:	2001      	movs	r0, #1
 8000c18:	f001 fa38 	bl	800208c <Set_state>
 8000c1c:	e006      	b.n	8000c2c <main+0xc4>
	  		  }

	  		  // Else If physical connection OK, send ping command to abox,
	  		  else if(Phy_TCP_IP==PHY_LINK_ON)
 8000c1e:	4b5a      	ldr	r3, [pc, #360]	; (8000d88 <main+0x220>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d102      	bne.n	8000c2c <main+0xc4>
	  		  {
	  			  HAL_Delay(100);
 8000c26:	2064      	movs	r0, #100	; 0x64
 8000c28:	f002 fd0a 	bl	8003640 <HAL_Delay>
	  			  //send(0, (uint8_t *)PING_CMD,strlen(PING_CMD));
	  		  }

	  		  uint8_t  server_Address[4] = {192,168,1,111};
 8000c2c:	4b57      	ldr	r3, [pc, #348]	; (8000d8c <main+0x224>)
 8000c2e:	60bb      	str	r3, [r7, #8]
	  		  Refresh_Watchdog();
 8000c30:	f7ff fef4 	bl	8000a1c <Refresh_Watchdog>
	  		  connect(0,server_Address,PORT_ADDR);
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	f242 328b 	movw	r2, #9099	; 0x238b
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f000 fe74 	bl	800192c <connect>


	  		  uint8_t remotePort;
	  		  uint8_t remote;
	  		  remote = getsockopt(0,SO_STATUS, &remotePort);
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	461a      	mov	r2, r3
 8000c48:	210a      	movs	r1, #10
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f001 f8fa 	bl	8001e44 <getsockopt>
 8000c50:	4603      	mov	r3, r0
 8000c52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
//	  		  HAL_Delay(500);
	  		  //memset(&remotePort,0,sizeof(remotePort));
	  		  //remotePort=0;
	  		  if(remotePort==28)
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	2b1c      	cmp	r3, #28
 8000c5a:	f040 808a 	bne.w	8000d72 <main+0x20a>
	  		  {
	  			  Set_state(Initilisation_State);
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f001 fa14 	bl	800208c <Set_state>
	  		  }

	  		  break;
 8000c64:	e085      	b.n	8000d72 <main+0x20a>

	  	  case WRSide_Train_Presence_State:

			  itoa(count,Count_Bulletin,10);
 8000c66:	4b4a      	ldr	r3, [pc, #296]	; (8000d90 <main+0x228>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c70:	220a      	movs	r2, #10
 8000c72:	4619      	mov	r1, r3
 8000c74:	f006 fe40 	bl	80078f8 <itoa>
			  send(0, (uint32_t *)strcat(Count_Bulletin,","), strlen(Count_Bulletin));
 8000c78:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff faa3 	bl	80001c8 <strlen>
 8000c82:	4603      	mov	r3, r0
 8000c84:	461a      	mov	r2, r3
 8000c86:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c8a:	4413      	add	r3, r2
 8000c8c:	4941      	ldr	r1, [pc, #260]	; (8000d94 <main+0x22c>)
 8000c8e:	461a      	mov	r2, r3
 8000c90:	460b      	mov	r3, r1
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	8013      	strh	r3, [r2, #0]
 8000c96:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000c9a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fa92 	bl	80001c8 <strlen>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4621      	mov	r1, r4
 8000cac:	2000      	movs	r0, #0
 8000cae:	f000 ff19 	bl	8001ae4 <send>
			  HAL_Delay(1000);
 8000cb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cb6:	f002 fcc3 	bl	8003640 <HAL_Delay>

			  if (count>TIMEOOUTPERIOD)
 8000cba:	4b35      	ldr	r3, [pc, #212]	; (8000d90 <main+0x228>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2b14      	cmp	r3, #20
 8000cc0:	d902      	bls.n	8000cc8 <main+0x160>
			  {
				  Set_event(Train_Exit_Event);
 8000cc2:	2005      	movs	r0, #5
 8000cc4:	f7ff fec4 	bl	8000a50 <Set_event>
			  }

	  		  if(Get_event()==Train_Exit_Event)
 8000cc8:	f7ff feb6 	bl	8000a38 <Get_event>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b05      	cmp	r3, #5
 8000cd0:	d151      	bne.n	8000d76 <main+0x20e>
	  		  {
	  			  Train_Exit_State_Handler();
 8000cd2:	f001 fa87 	bl	80021e4 <Train_Exit_State_Handler>
	  		  }
	  		  break;
 8000cd6:	e04e      	b.n	8000d76 <main+0x20e>

	  	  case WLSide_Train_Presence_State:

			  itoa(count,Count_Bulletin1,10);
 8000cd8:	4b2d      	ldr	r3, [pc, #180]	; (8000d90 <main+0x228>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	220a      	movs	r2, #10
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f006 fe07 	bl	80078f8 <itoa>
			  send(0, (uint32_t *)strcat(Count_Bulletin1,","), strlen(Count_Bulletin1));
 8000cea:	f107 030c 	add.w	r3, r7, #12
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fa6a 	bl	80001c8 <strlen>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	f107 030c 	add.w	r3, r7, #12
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4925      	ldr	r1, [pc, #148]	; (8000d94 <main+0x22c>)
 8000d00:	461a      	mov	r2, r3
 8000d02:	460b      	mov	r3, r1
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	8013      	strh	r3, [r2, #0]
 8000d08:	f107 040c 	add.w	r4, r7, #12
 8000d0c:	f107 030c 	add.w	r3, r7, #12
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fa59 	bl	80001c8 <strlen>
 8000d16:	4603      	mov	r3, r0
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	4621      	mov	r1, r4
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f000 fee0 	bl	8001ae4 <send>
			  HAL_Delay(1000);
 8000d24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d28:	f002 fc8a 	bl	8003640 <HAL_Delay>

			  if (count>TIMEOOUTPERIOD)
 8000d2c:	4b18      	ldr	r3, [pc, #96]	; (8000d90 <main+0x228>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b14      	cmp	r3, #20
 8000d32:	d902      	bls.n	8000d3a <main+0x1d2>
			  {
				  Set_event(Train_Exit_Event);
 8000d34:	2005      	movs	r0, #5
 8000d36:	f7ff fe8b 	bl	8000a50 <Set_event>
			  }

	  		  if(Get_event()==Train_Exit_Event)
 8000d3a:	f7ff fe7d 	bl	8000a38 <Get_event>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b05      	cmp	r3, #5
 8000d42:	d11a      	bne.n	8000d7a <main+0x212>
	  		  {
	  			  Train_Exit_State_Handler();
 8000d44:	f001 fa4e 	bl	80021e4 <Train_Exit_State_Handler>
	  		  }
	  		  break;
 8000d48:	e017      	b.n	8000d7a <main+0x212>

	  	  case Train_Exit_State:
	  		  if(Get_event()==Log_Data_Event)
 8000d4a:	f7ff fe75 	bl	8000a38 <Get_event>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b06      	cmp	r3, #6
 8000d52:	d114      	bne.n	8000d7e <main+0x216>
	  		  {
	  			  Log_Data_State_Handler();
 8000d54:	f001 fa52 	bl	80021fc <Log_Data_State_Handler>
	  		  }
	  		  break;
 8000d58:	e011      	b.n	8000d7e <main+0x216>

	  	  case Log_Data_State:
	  		  if(Get_event()==Reset_Event)
 8000d5a:	f7ff fe6d 	bl	8000a38 <Get_event>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d10e      	bne.n	8000d82 <main+0x21a>
	  		  {
	  			  Reset_State_Handler();
 8000d64:	f001 f9d8 	bl	8002118 <Reset_State_Handler>
	  		  }
	  		  break;
 8000d68:	e00b      	b.n	8000d82 <main+0x21a>
	  		  break;
 8000d6a:	bf00      	nop
 8000d6c:	e711      	b.n	8000b92 <main+0x2a>
	  		  break;
 8000d6e:	bf00      	nop
 8000d70:	e70f      	b.n	8000b92 <main+0x2a>
	  		  break;
 8000d72:	bf00      	nop
 8000d74:	e70d      	b.n	8000b92 <main+0x2a>
	  		  break;
 8000d76:	bf00      	nop
 8000d78:	e70b      	b.n	8000b92 <main+0x2a>
	  		  break;
 8000d7a:	bf00      	nop
 8000d7c:	e709      	b.n	8000b92 <main+0x2a>
	  		  break;
 8000d7e:	bf00      	nop
 8000d80:	e707      	b.n	8000b92 <main+0x2a>
	  		  break;
 8000d82:	bf00      	nop
	  switch(Get_state())
 8000d84:	e705      	b.n	8000b92 <main+0x2a>
 8000d86:	bf00      	nop
 8000d88:	20000259 	.word	0x20000259
 8000d8c:	6f01a8c0 	.word	0x6f01a8c0
 8000d90:	20000464 	.word	0x20000464
 8000d94:	08007c9c 	.word	0x08007c9c

08000d98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b09c      	sub	sp, #112	; 0x70
 8000d9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000da2:	2228      	movs	r2, #40	; 0x28
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f006 fdc6 	bl	8007938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2230      	movs	r2, #48	; 0x30
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f006 fdb8 	bl	8007938 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000dc8:	f002 ff44 	bl	8003c54 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000dcc:	4b25      	ldr	r3, [pc, #148]	; (8000e64 <SystemClock_Config+0xcc>)
 8000dce:	6a1b      	ldr	r3, [r3, #32]
 8000dd0:	4a24      	ldr	r2, [pc, #144]	; (8000e64 <SystemClock_Config+0xcc>)
 8000dd2:	f023 0318 	bic.w	r3, r3, #24
 8000dd6:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000dd8:	2305      	movs	r3, #5
 8000dda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000de0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000de2:	2304      	movs	r3, #4
 8000de4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000de6:	2301      	movs	r3, #1
 8000de8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dea:	2301      	movs	r3, #1
 8000dec:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dee:	2302      	movs	r3, #2
 8000df0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000df2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000df6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL14;
 8000df8:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8000dfc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000e02:	4618      	mov	r0, r3
 8000e04:	f002 ff36 	bl	8003c74 <HAL_RCC_OscConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000e0e:	f000 fb21 	bl	8001454 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	230f      	movs	r3, #15
 8000e14:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e16:	2302      	movs	r3, #2
 8000e18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e24:	2300      	movs	r3, #0
 8000e26:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e28:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e2c:	2102      	movs	r1, #2
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f003 ff5e 	bl	8004cf0 <HAL_RCC_ClockConfig>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000e3a:	f000 fb0b 	bl	8001454 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e42:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e48:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f004 f987 	bl	8005160 <HAL_RCCEx_PeriphCLKConfig>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e58:	f000 fafc 	bl	8001454 <Error_Handler>
  }
}
 8000e5c:	bf00      	nop
 8000e5e:	3770      	adds	r7, #112	; 0x70
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40021000 	.word	0x40021000

08000e68 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e80:	4b24      	ldr	r3, [pc, #144]	; (8000f14 <MX_RTC_Init+0xac>)
 8000e82:	4a25      	ldr	r2, [pc, #148]	; (8000f18 <MX_RTC_Init+0xb0>)
 8000e84:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e86:	4b23      	ldr	r3, [pc, #140]	; (8000f14 <MX_RTC_Init+0xac>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e8c:	4b21      	ldr	r3, [pc, #132]	; (8000f14 <MX_RTC_Init+0xac>)
 8000e8e:	227f      	movs	r2, #127	; 0x7f
 8000e90:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e92:	4b20      	ldr	r3, [pc, #128]	; (8000f14 <MX_RTC_Init+0xac>)
 8000e94:	22ff      	movs	r2, #255	; 0xff
 8000e96:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e98:	4b1e      	ldr	r3, [pc, #120]	; (8000f14 <MX_RTC_Init+0xac>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <MX_RTC_Init+0xac>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	; (8000f14 <MX_RTC_Init+0xac>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000eaa:	481a      	ldr	r0, [pc, #104]	; (8000f14 <MX_RTC_Init+0xac>)
 8000eac:	f004 fadc 	bl	8005468 <HAL_RTC_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000eb6:	f000 facd 	bl	8001454 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	480f      	ldr	r0, [pc, #60]	; (8000f14 <MX_RTC_Init+0xac>)
 8000ed6:	f004 fb58 	bl	800558a <HAL_RTC_SetTime>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000ee0:	f000 fab8 	bl	8001454 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000ee8:	2305      	movs	r3, #5
 8000eea:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x25;
 8000eec:	2325      	movs	r3, #37	; 0x25
 8000eee:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8000ef0:	2322      	movs	r3, #34	; 0x22
 8000ef2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4806      	ldr	r0, [pc, #24]	; (8000f14 <MX_RTC_Init+0xac>)
 8000efc:	f004 fc02 	bl	8005704 <HAL_RTC_SetDate>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000f06:	f000 faa5 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000260 	.word	0x20000260
 8000f18:	40002800 	.word	0x40002800

08000f1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f22:	4a1c      	ldr	r2, [pc, #112]	; (8000f94 <MX_SPI2_Init+0x78>)
 8000f24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f26:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f34:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f36:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f3a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f42:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f4e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f50:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f56:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f6a:	2207      	movs	r2, #7
 8000f6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f76:	2208      	movs	r2, #8
 8000f78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MX_SPI2_Init+0x74>)
 8000f7c:	f004 fcdb 	bl	8005936 <HAL_SPI_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f86:	f000 fa65 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000280 	.word	0x20000280
 8000f94:	40003800 	.word	0x40003800

08000f98 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_SPI3_Init+0x74>)
 8000f9e:	4a1c      	ldr	r2, [pc, #112]	; (8001010 <MX_SPI3_Init+0x78>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <MX_SPI3_Init+0x74>)
 8000fa4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fa8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_SPI3_Init+0x74>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <MX_SPI3_Init+0x74>)
 8000fb2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000fb6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fb8:	4b14      	ldr	r3, [pc, #80]	; (800100c <MX_SPI3_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fbe:	4b13      	ldr	r3, [pc, #76]	; (800100c <MX_SPI3_Init+0x74>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_SPI3_Init+0x74>)
 8000fc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_SPI3_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	; (800100c <MX_SPI3_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <MX_SPI3_Init+0x74>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	; (800100c <MX_SPI3_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	; (800100c <MX_SPI3_Init+0x74>)
 8000fe6:	2207      	movs	r2, #7
 8000fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fea:	4b08      	ldr	r3, [pc, #32]	; (800100c <MX_SPI3_Init+0x74>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <MX_SPI3_Init+0x74>)
 8000ff2:	2208      	movs	r2, #8
 8000ff4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_SPI3_Init+0x74>)
 8000ff8:	f004 fc9d 	bl	8005936 <HAL_SPI_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001002:	f000 fa27 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200002e4 	.word	0x200002e4
 8001010:	40003c00 	.word	0x40003c00

08001014 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001032:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <MX_TIM2_Init+0x98>)
 8001034:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001038:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 70-1;
 800103a:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <MX_TIM2_Init+0x98>)
 800103c:	2245      	movs	r2, #69	; 0x45
 800103e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001040:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <MX_TIM2_Init+0x98>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF-1;
 8001046:	4b19      	ldr	r3, [pc, #100]	; (80010ac <MX_TIM2_Init+0x98>)
 8001048:	f06f 0201 	mvn.w	r2, #1
 800104c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800104e:	4b17      	ldr	r3, [pc, #92]	; (80010ac <MX_TIM2_Init+0x98>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001054:	4b15      	ldr	r3, [pc, #84]	; (80010ac <MX_TIM2_Init+0x98>)
 8001056:	2200      	movs	r2, #0
 8001058:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800105a:	4814      	ldr	r0, [pc, #80]	; (80010ac <MX_TIM2_Init+0x98>)
 800105c:	f005 fb84 	bl	8006768 <HAL_TIM_Base_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001066:	f000 f9f5 	bl	8001454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800106a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4619      	mov	r1, r3
 8001076:	480d      	ldr	r0, [pc, #52]	; (80010ac <MX_TIM2_Init+0x98>)
 8001078:	f005 fe40 	bl	8006cfc <HAL_TIM_ConfigClockSource>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001082:	f000 f9e7 	bl	8001454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001086:	2300      	movs	r3, #0
 8001088:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800108e:	1d3b      	adds	r3, r7, #4
 8001090:	4619      	mov	r1, r3
 8001092:	4806      	ldr	r0, [pc, #24]	; (80010ac <MX_TIM2_Init+0x98>)
 8001094:	f006 f836 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800109e:	f000 f9d9 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000348 	.word	0x20000348

080010b0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80010c0:	4b15      	ldr	r3, [pc, #84]	; (8001118 <MX_TIM6_Init+0x68>)
 80010c2:	4a16      	ldr	r2, [pc, #88]	; (800111c <MX_TIM6_Init+0x6c>)
 80010c4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 6999;
 80010c6:	4b14      	ldr	r3, [pc, #80]	; (8001118 <MX_TIM6_Init+0x68>)
 80010c8:	f641 3257 	movw	r2, #6999	; 0x1b57
 80010cc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ce:	4b12      	ldr	r3, [pc, #72]	; (8001118 <MX_TIM6_Init+0x68>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 80010d4:	4b10      	ldr	r3, [pc, #64]	; (8001118 <MX_TIM6_Init+0x68>)
 80010d6:	f242 720f 	movw	r2, #9999	; 0x270f
 80010da:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <MX_TIM6_Init+0x68>)
 80010de:	2280      	movs	r2, #128	; 0x80
 80010e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80010e2:	480d      	ldr	r0, [pc, #52]	; (8001118 <MX_TIM6_Init+0x68>)
 80010e4:	f005 fb40 	bl	8006768 <HAL_TIM_Base_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80010ee:	f000 f9b1 	bl	8001454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	; (8001118 <MX_TIM6_Init+0x68>)
 8001100:	f006 f800 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800110a:	f000 f9a3 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000394 	.word	0x20000394
 800111c:	40001000 	.word	0x40001000

08001120 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001124:	4b16      	ldr	r3, [pc, #88]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001126:	4a17      	ldr	r2, [pc, #92]	; (8001184 <MX_USART2_UART_Init+0x64>)
 8001128:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800112a:	4b15      	ldr	r3, [pc, #84]	; (8001180 <MX_USART2_UART_Init+0x60>)
 800112c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001130:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001132:	4b13      	ldr	r3, [pc, #76]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001138:	4b11      	ldr	r3, [pc, #68]	; (8001180 <MX_USART2_UART_Init+0x60>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001144:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001146:	220c      	movs	r2, #12
 8001148:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <MX_USART2_UART_Init+0x60>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001150:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001156:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001158:	2200      	movs	r2, #0
 800115a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <MX_USART2_UART_Init+0x60>)
 800115e:	2210      	movs	r2, #16
 8001160:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001162:	4b07      	ldr	r3, [pc, #28]	; (8001180 <MX_USART2_UART_Init+0x60>)
 8001164:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001168:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800116a:	4805      	ldr	r0, [pc, #20]	; (8001180 <MX_USART2_UART_Init+0x60>)
 800116c:	f006 f84e 	bl	800720c <HAL_UART_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8001176:	f000 f96d 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200003e0 	.word	0x200003e0
 8001184:	40004400 	.word	0x40004400

08001188 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	; 0x28
 800118c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119e:	4b56      	ldr	r3, [pc, #344]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	4a55      	ldr	r2, [pc, #340]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011a8:	6153      	str	r3, [r2, #20]
 80011aa:	4b53      	ldr	r3, [pc, #332]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011b6:	4b50      	ldr	r3, [pc, #320]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	4a4f      	ldr	r2, [pc, #316]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011c0:	6153      	str	r3, [r2, #20]
 80011c2:	4b4d      	ldr	r3, [pc, #308]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ce:	4b4a      	ldr	r3, [pc, #296]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	4a49      	ldr	r2, [pc, #292]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011d8:	6153      	str	r3, [r2, #20]
 80011da:	4b47      	ldr	r3, [pc, #284]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e6:	4b44      	ldr	r3, [pc, #272]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	4a43      	ldr	r2, [pc, #268]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011f0:	6153      	str	r3, [r2, #20]
 80011f2:	4b41      	ldr	r3, [pc, #260]	; (80012f8 <MX_GPIO_Init+0x170>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2101      	movs	r1, #1
 8001202:	483e      	ldr	r0, [pc, #248]	; (80012fc <MX_GPIO_Init+0x174>)
 8001204:	f002 fcf6 	bl	8003bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|CA_OP_Pin|LA_OP_Pin, GPIO_PIN_RESET);
 8001208:	2200      	movs	r2, #0
 800120a:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 800120e:	483b      	ldr	r0, [pc, #236]	; (80012fc <MX_GPIO_Init+0x174>)
 8001210:	f002 fcf0 	bl	8003bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CA_OP1_Pin|LA_OP1_Pin, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 7140 	mov.w	r1, #768	; 0x300
 800121a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121e:	f002 fce9 	bl	8003bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAN_RESET_GPIO_Port, LAN_RESET_Pin, GPIO_PIN_SET);
 8001222:	2201      	movs	r2, #1
 8001224:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001228:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800122c:	f002 fce2 	bl	8003bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WR_IP_Pin WL_IP_Pin F_IP_Pin */
  GPIO_InitStruct.Pin = WR_IP_Pin|WL_IP_Pin|F_IP_Pin;
 8001230:	2323      	movs	r3, #35	; 0x23
 8001232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001234:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001238:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123a:	2301      	movs	r3, #1
 800123c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	4619      	mov	r1, r3
 8001244:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001248:	f002 fb62 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : LAN_CS_Pin */
  GPIO_InitStruct.Pin = LAN_CS_Pin;
 800124c:	2301      	movs	r3, #1
 800124e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001250:	2301      	movs	r3, #1
 8001252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001254:	2301      	movs	r3, #1
 8001256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LAN_CS_GPIO_Port, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4826      	ldr	r0, [pc, #152]	; (80012fc <MX_GPIO_Init+0x174>)
 8001264:	f002 fb54 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : LAN_INT_Pin */
  GPIO_InitStruct.Pin = LAN_INT_Pin;
 8001268:	2304      	movs	r3, #4
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800126c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001272:	2301      	movs	r3, #1
 8001274:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LAN_INT_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	481f      	ldr	r0, [pc, #124]	; (80012fc <MX_GPIO_Init+0x174>)
 800127e:	f002 fb47 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 CA_OP_Pin LA_OP_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|CA_OP_Pin|LA_OP_Pin;
 8001282:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4818      	ldr	r0, [pc, #96]	; (80012fc <MX_GPIO_Init+0x174>)
 800129c:	f002 fb38 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pins : CA_OP1_Pin LA_OP1_Pin LAN_RESET_Pin */
  GPIO_InitStruct.Pin = CA_OP1_Pin|LA_OP1_Pin|LAN_RESET_Pin;
 80012a0:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012bc:	f002 fb28 	bl	8003910 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012c0:	2200      	movs	r2, #0
 80012c2:	2100      	movs	r1, #0
 80012c4:	2006      	movs	r0, #6
 80012c6:	f002 fade 	bl	8003886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012ca:	2006      	movs	r0, #6
 80012cc:	f002 faf7 	bl	80038be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2100      	movs	r1, #0
 80012d4:	2007      	movs	r0, #7
 80012d6:	f002 fad6 	bl	8003886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80012da:	2007      	movs	r0, #7
 80012dc:	f002 faef 	bl	80038be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2100      	movs	r1, #0
 80012e4:	2017      	movs	r0, #23
 80012e6:	f002 face 	bl	8003886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012ea:	2017      	movs	r0, #23
 80012ec:	f002 fae7 	bl	80038be <HAL_NVIC_EnableIRQ>

}
 80012f0:	bf00      	nop
 80012f2:	3728      	adds	r7, #40	; 0x28
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40021000 	.word	0x40021000
 80012fc:	48000400 	.word	0x48000400

08001300 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed
   */

  switch(GPIO_Pin)
 800130a:	88fb      	ldrh	r3, [r7, #6]
 800130c:	3b01      	subs	r3, #1
 800130e:	2b1f      	cmp	r3, #31
 8001310:	f200 8097 	bhi.w	8001442 <HAL_GPIO_EXTI_Callback+0x142>
 8001314:	a201      	add	r2, pc, #4	; (adr r2, 800131c <HAL_GPIO_EXTI_Callback+0x1c>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	0800139d 	.word	0x0800139d
 8001320:	080013db 	.word	0x080013db
 8001324:	08001443 	.word	0x08001443
 8001328:	08001437 	.word	0x08001437
 800132c:	08001443 	.word	0x08001443
 8001330:	08001443 	.word	0x08001443
 8001334:	08001443 	.word	0x08001443
 8001338:	08001443 	.word	0x08001443
 800133c:	08001443 	.word	0x08001443
 8001340:	08001443 	.word	0x08001443
 8001344:	08001443 	.word	0x08001443
 8001348:	08001443 	.word	0x08001443
 800134c:	08001443 	.word	0x08001443
 8001350:	08001443 	.word	0x08001443
 8001354:	08001443 	.word	0x08001443
 8001358:	08001443 	.word	0x08001443
 800135c:	08001443 	.word	0x08001443
 8001360:	08001443 	.word	0x08001443
 8001364:	08001443 	.word	0x08001443
 8001368:	08001443 	.word	0x08001443
 800136c:	08001443 	.word	0x08001443
 8001370:	08001443 	.word	0x08001443
 8001374:	08001443 	.word	0x08001443
 8001378:	08001443 	.word	0x08001443
 800137c:	08001443 	.word	0x08001443
 8001380:	08001443 	.word	0x08001443
 8001384:	08001443 	.word	0x08001443
 8001388:	08001443 	.word	0x08001443
 800138c:	08001443 	.word	0x08001443
 8001390:	08001443 	.word	0x08001443
 8001394:	08001443 	.word	0x08001443
 8001398:	08001419 	.word	0x08001419
  {
  case WR_IP_Pin:
	  switch(Get_state()){
 800139c:	f000 fe6a 	bl	8002074 <Get_state>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b05      	cmp	r3, #5
 80013a4:	d00c      	beq.n	80013c0 <HAL_GPIO_EXTI_Callback+0xc0>
 80013a6:	2b05      	cmp	r3, #5
 80013a8:	dc0d      	bgt.n	80013c6 <HAL_GPIO_EXTI_Callback+0xc6>
 80013aa:	2b03      	cmp	r3, #3
 80013ac:	d002      	beq.n	80013b4 <HAL_GPIO_EXTI_Callback+0xb4>
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_EXTI_Callback+0xba>
 80013b2:	e008      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0xc6>
	  case Idle_State:
		  Set_event(WRSide_Train_Detect_Event);
 80013b4:	2003      	movs	r0, #3
 80013b6:	f7ff fb4b 	bl	8000a50 <Set_event>
	  case WRSide_Train_Presence_State:
		  WR_Interrupt_Service();
 80013ba:	f7fe ff57 	bl	800026c <WR_Interrupt_Service>
		  break;
 80013be:	e002      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0xc6>
	  case WLSide_Train_Presence_State:
		  WR_Interrupt_Service();
 80013c0:	f7fe ff54 	bl	800026c <WR_Interrupt_Service>
		  break;
 80013c4:	bf00      	nop
	  }

	  if (WR_Counts==WL_Counts)//(Counts of WL_Counts==WR_Counts)
 80013c6:	4b21      	ldr	r3, [pc, #132]	; (800144c <HAL_GPIO_EXTI_Callback+0x14c>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	4b21      	ldr	r3, [pc, #132]	; (8001450 <HAL_GPIO_EXTI_Callback+0x150>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d134      	bne.n	800143c <HAL_GPIO_EXTI_Callback+0x13c>
	  {
		  Set_event(Train_Exit_Event);
 80013d2:	2005      	movs	r0, #5
 80013d4:	f7ff fb3c 	bl	8000a50 <Set_event>
	  }
	  break;
 80013d8:	e030      	b.n	800143c <HAL_GPIO_EXTI_Callback+0x13c>

  case WL_IP_Pin:

	  switch(Get_state()){
 80013da:	f000 fe4b 	bl	8002074 <Get_state>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b05      	cmp	r3, #5
 80013e2:	d00c      	beq.n	80013fe <HAL_GPIO_EXTI_Callback+0xfe>
 80013e4:	2b05      	cmp	r3, #5
 80013e6:	dc0d      	bgt.n	8001404 <HAL_GPIO_EXTI_Callback+0x104>
 80013e8:	2b03      	cmp	r3, #3
 80013ea:	d002      	beq.n	80013f2 <HAL_GPIO_EXTI_Callback+0xf2>
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d003      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0xf8>
 80013f0:	e008      	b.n	8001404 <HAL_GPIO_EXTI_Callback+0x104>
	  case Idle_State:
		  Set_event(WLSide_Train_Detect_Event);
 80013f2:	2004      	movs	r0, #4
 80013f4:	f7ff fb2c 	bl	8000a50 <Set_event>
	  case WRSide_Train_Presence_State:
		  WL_Interrupt_Service();
 80013f8:	f7ff f806 	bl	8000408 <WL_Interrupt_Service>
		  break;
 80013fc:	e002      	b.n	8001404 <HAL_GPIO_EXTI_Callback+0x104>
	  case WLSide_Train_Presence_State:
		  WL_Interrupt_Service();
 80013fe:	f7ff f803 	bl	8000408 <WL_Interrupt_Service>
		  break;
 8001402:	bf00      	nop
	  }

	  if (WR_Counts==WL_Counts)
 8001404:	4b11      	ldr	r3, [pc, #68]	; (800144c <HAL_GPIO_EXTI_Callback+0x14c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_GPIO_EXTI_Callback+0x150>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	429a      	cmp	r2, r3
 800140e:	d117      	bne.n	8001440 <HAL_GPIO_EXTI_Callback+0x140>
	  {
		  Set_event(Train_Exit_Event);
 8001410:	2005      	movs	r0, #5
 8001412:	f7ff fb1d 	bl	8000a50 <Set_event>
	  }

	  break;
 8001416:	e013      	b.n	8001440 <HAL_GPIO_EXTI_Callback+0x140>


  case F_IP_Pin:

	  switch(Get_state())
 8001418:	f000 fe2c 	bl	8002074 <Get_state>
 800141c:	4603      	mov	r3, r0
 800141e:	2b04      	cmp	r3, #4
 8001420:	d002      	beq.n	8001428 <HAL_GPIO_EXTI_Callback+0x128>
 8001422:	2b05      	cmp	r3, #5
 8001424:	d003      	beq.n	800142e <HAL_GPIO_EXTI_Callback+0x12e>
		  break;
	  case WLSide_Train_Presence_State:
		  FCT_Interrupt_Service();
		  break;
	  }
	  break;
 8001426:	e00c      	b.n	8001442 <HAL_GPIO_EXTI_Callback+0x142>
		  FCT_Interrupt_Service();
 8001428:	f7fe ff8e 	bl	8000348 <FCT_Interrupt_Service>
		  break;
 800142c:	e002      	b.n	8001434 <HAL_GPIO_EXTI_Callback+0x134>
		  FCT_Interrupt_Service();
 800142e:	f7fe ff8b 	bl	8000348 <FCT_Interrupt_Service>
		  break;
 8001432:	bf00      	nop
	  break;
 8001434:	e005      	b.n	8001442 <HAL_GPIO_EXTI_Callback+0x142>

  case LAN_INT_Pin:

	  Lan_Interrupt_Service();
 8001436:	f7fe fee3 	bl	8000200 <Lan_Interrupt_Service>
	  break;
 800143a:	e002      	b.n	8001442 <HAL_GPIO_EXTI_Callback+0x142>
	  break;
 800143c:	bf00      	nop
 800143e:	e000      	b.n	8001442 <HAL_GPIO_EXTI_Callback+0x142>
	  break;
 8001440:	bf00      	nop
  }
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200000c4 	.word	0x200000c4
 8001450:	200000cc 	.word	0x200000cc

08001454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <RingInit>:
uint32_t RingGetDataCnt (RingBuffer_t* buffer){
	return buffer -> size - RingGetSpace(buffer);
}

/* DONE: Add null pointer exceptions. */
RingStatus_t RingInit (RingBuffer_t* buffer, void* arrayBuffer, size_t bufferSize, size_t elementSize){
 8001462:	b580      	push	{r7, lr}
 8001464:	b084      	sub	sp, #16
 8001466:	af00      	add	r7, sp, #0
 8001468:	60f8      	str	r0, [r7, #12]
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	607a      	str	r2, [r7, #4]
 800146e:	603b      	str	r3, [r7, #0]
	if(NULL == buffer) return NO_PTR;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d102      	bne.n	800147c <RingInit+0x1a>
 8001476:	f06f 0302 	mvn.w	r3, #2
 800147a:	e03b      	b.n	80014f4 <RingInit+0x92>
	if(NULL == arrayBuffer) return NO_PTR;
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d102      	bne.n	8001488 <RingInit+0x26>
 8001482:	f06f 0302 	mvn.w	r3, #2
 8001486:	e035      	b.n	80014f4 <RingInit+0x92>

	memset(buffer, 0, sizeof(RingBuffer_t));
 8001488:	2220      	movs	r2, #32
 800148a:	2100      	movs	r1, #0
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f006 fa53 	bl	8007938 <memset>

	if(arrayBuffer == NULL) return NO_PTR;
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <RingInit+0x3c>
 8001498:	f06f 0302 	mvn.w	r3, #2
 800149c:	e02a      	b.n	80014f4 <RingInit+0x92>
	if(bufferSize <= 0) return NO_DATA;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <RingInit+0x48>
 80014a4:	f06f 0301 	mvn.w	r3, #1
 80014a8:	e024      	b.n	80014f4 <RingInit+0x92>

	buffer -> buffer = arrayBuffer;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	68ba      	ldr	r2, [r7, #8]
 80014ae:	61da      	str	r2, [r3, #28]
	buffer -> size = bufferSize;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
	buffer -> place = buffer -> size - 1;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	1e5a      	subs	r2, r3, #1
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	619a      	str	r2, [r3, #24]
	buffer -> writePtr = 0;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
	buffer -> readPtr = 0;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
	buffer -> elementSize = elementSize;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	683a      	ldr	r2, [r7, #0]
 80014d0:	605a      	str	r2, [r3, #4]
	buffer -> sizeB = buffer -> elementSize * buffer -> size;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	fb03 f202 	mul.w	r2, r3, r2
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	609a      	str	r2, [r3, #8]

	memset(buffer -> buffer, 0, buffer -> sizeB);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	69d8      	ldr	r0, [r3, #28]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	461a      	mov	r2, r3
 80014ec:	2100      	movs	r1, #0
 80014ee:	f006 fa23 	bl	8007938 <memset>
	return OK;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <RingWriteElement>:
		return NO_PTR;
	}
	return RingInit(buffer, ptr, bufferSize, elementSize);
}

RingStatus_t RingWriteElement (RingBuffer_t* buffer, void* data){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
	RingStatus_t retval = OK;
 8001506:	2301      	movs	r3, #1
 8001508:	77fb      	strb	r3, [r7, #31]

	if(buffer == NULL) return NO_PTR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d102      	bne.n	8001516 <RingWriteElement+0x1a>
 8001510:	f06f 0302 	mvn.w	r3, #2
 8001514:	e03e      	b.n	8001594 <RingWriteElement+0x98>
	if(data == NULL) return NO_PTR;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <RingWriteElement+0x26>
 800151c:	f06f 0302 	mvn.w	r3, #2
 8001520:	e038      	b.n	8001594 <RingWriteElement+0x98>
	if(buffer -> buffer == NULL) return NO_PTR;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d102      	bne.n	8001530 <RingWriteElement+0x34>
 800152a:	f06f 0302 	mvn.w	r3, #2
 800152e:	e031      	b.n	8001594 <RingWriteElement+0x98>

	uint32_t tempHead = buffer -> writePtr;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	61bb      	str	r3, [r7, #24]
	uint32_t tempTail = buffer -> readPtr;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	617b      	str	r3, [r7, #20]
	size_t elSize = buffer -> elementSize;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	613b      	str	r3, [r7, #16]
	size_t bufferSize = buffer -> sizeB;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	60fb      	str	r3, [r7, #12]

	void* wrPtr;
	wrPtr = buffer -> buffer + tempHead;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	69da      	ldr	r2, [r3, #28]
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	4413      	add	r3, r2
 8001550:	60bb      	str	r3, [r7, #8]

	tempHead = MODULO_BUF(tempHead + elSize, bufferSize);
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4413      	add	r3, r2
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	fbb3 f2f2 	udiv	r2, r3, r2
 800155e:	68f9      	ldr	r1, [r7, #12]
 8001560:	fb01 f202 	mul.w	r2, r1, r2
 8001564:	1a9b      	subs	r3, r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
	if(tempHead != tempTail){
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	429a      	cmp	r2, r3
 800156e:	d00d      	beq.n	800158c <RingWriteElement+0x90>
		memcpy(wrPtr, data, elSize);
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	6839      	ldr	r1, [r7, #0]
 8001574:	68b8      	ldr	r0, [r7, #8]
 8001576:	f006 f9d1 	bl	800791c <memcpy>
		buffer -> writePtr = tempHead;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	611a      	str	r2, [r3, #16]
		buffer -> place --;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	1e5a      	subs	r2, r3, #1
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	619a      	str	r2, [r3, #24]
 800158a:	e001      	b.n	8001590 <RingWriteElement+0x94>
	}else{
		retval = NO_PLACE;
 800158c:	23ff      	movs	r3, #255	; 0xff
 800158e:	77fb      	strb	r3, [r7, #31]
	}
	return retval;
 8001590:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3720      	adds	r7, #32
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <RingReadElement>:
	}

	return retval;
}

RingStatus_t RingReadElement (RingBuffer_t* buffer, void* data){
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	; 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
	RingStatus_t retval = OK;
 80015a6:	2301      	movs	r3, #1
 80015a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t tempHead = buffer -> writePtr;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	623b      	str	r3, [r7, #32]
	uint32_t tempTail = buffer -> readPtr;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	61fb      	str	r3, [r7, #28]
	uint32_t tempPlace = buffer -> place;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	61bb      	str	r3, [r7, #24]
	size_t bufferSize = buffer -> sizeB;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	617b      	str	r3, [r7, #20]
	size_t elSize = buffer -> elementSize;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	613b      	str	r3, [r7, #16]
	void* wrPtr;
	wrPtr = buffer -> buffer + tempTail;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69da      	ldr	r2, [r3, #28]
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	4413      	add	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]

	if(tempHead != tempTail){
 80015d4:	6a3a      	ldr	r2, [r7, #32]
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d019      	beq.n	8001610 <RingReadElement+0x74>
		memcpy(data, wrPtr, elSize);
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	68f9      	ldr	r1, [r7, #12]
 80015e0:	6838      	ldr	r0, [r7, #0]
 80015e2:	f006 f99b 	bl	800791c <memcpy>
		tempTail = MODULO_BUF(tempTail + elSize, bufferSize);
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	4413      	add	r3, r2
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80015f2:	6979      	ldr	r1, [r7, #20]
 80015f4:	fb01 f202 	mul.w	r2, r1, r2
 80015f8:	1a9b      	subs	r3, r3, r2
 80015fa:	61fb      	str	r3, [r7, #28]
		tempPlace++;
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	3301      	adds	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
		buffer -> readPtr = tempTail;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69fa      	ldr	r2, [r7, #28]
 8001606:	615a      	str	r2, [r3, #20]
		buffer -> place = tempPlace;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	619a      	str	r2, [r3, #24]
 800160e:	e002      	b.n	8001616 <RingReadElement+0x7a>
	}else{
		retval = NO_DATA;
 8001610:	23fe      	movs	r3, #254	; 0xfe
 8001612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return retval;
 8001616:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800161a:	4618      	mov	r0, r3
 800161c:	3728      	adds	r7, #40	; 0x28
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	4604      	mov	r4, r0
 800162c:	4608      	mov	r0, r1
 800162e:	4611      	mov	r1, r2
 8001630:	461a      	mov	r2, r3
 8001632:	4623      	mov	r3, r4
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	4603      	mov	r3, r0
 8001638:	71bb      	strb	r3, [r7, #6]
 800163a:	460b      	mov	r3, r1
 800163c:	80bb      	strh	r3, [r7, #4]
 800163e:	4613      	mov	r3, r2
 8001640:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2b08      	cmp	r3, #8
 8001646:	d902      	bls.n	800164e <socket+0x2a>
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
 800164c:	e0f2      	b.n	8001834 <socket+0x210>
	switch(protocol)
 800164e:	79bb      	ldrb	r3, [r7, #6]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d005      	beq.n	8001660 <socket+0x3c>
 8001654:	2b00      	cmp	r3, #0
 8001656:	dd11      	ble.n	800167c <socket+0x58>
 8001658:	3b02      	subs	r3, #2
 800165a:	2b02      	cmp	r3, #2
 800165c:	d80e      	bhi.n	800167c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800165e:	e011      	b.n	8001684 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	2204      	movs	r2, #4
 8001666:	4619      	mov	r1, r3
 8001668:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800166c:	f001 f894 	bl	8002798 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d105      	bne.n	8001682 <socket+0x5e>
 8001676:	f06f 0302 	mvn.w	r3, #2
 800167a:	e0db      	b.n	8001834 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800167c:	f06f 0304 	mvn.w	r3, #4
 8001680:	e0d8      	b.n	8001834 <socket+0x210>
	    break;
 8001682:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8001684:	78fb      	ldrb	r3, [r7, #3]
 8001686:	f003 0304 	and.w	r3, r3, #4
 800168a:	2b00      	cmp	r3, #0
 800168c:	d002      	beq.n	8001694 <socket+0x70>
 800168e:	f06f 0305 	mvn.w	r3, #5
 8001692:	e0cf      	b.n	8001834 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d025      	beq.n	80016e6 <socket+0xc2>
	{
   	switch(protocol)
 800169a:	79bb      	ldrb	r3, [r7, #6]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d002      	beq.n	80016a6 <socket+0x82>
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d008      	beq.n	80016b6 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80016a4:	e024      	b.n	80016f0 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80016a6:	78fb      	ldrb	r3, [r7, #3]
 80016a8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d11c      	bne.n	80016ea <socket+0xc6>
 80016b0:	f06f 0305 	mvn.w	r3, #5
 80016b4:	e0be      	b.n	8001834 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 80016b6:	78fb      	ldrb	r3, [r7, #3]
 80016b8:	f003 0320 	and.w	r3, r3, #32
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d006      	beq.n	80016ce <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80016c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	db02      	blt.n	80016ce <socket+0xaa>
 80016c8:	f06f 0305 	mvn.w	r3, #5
 80016cc:	e0b2      	b.n	8001834 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	f003 0310 	and.w	r3, r3, #16
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d00a      	beq.n	80016ee <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80016d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	db06      	blt.n	80016ee <socket+0xca>
 80016e0:	f06f 0305 	mvn.w	r3, #5
 80016e4:	e0a6      	b.n	8001834 <socket+0x210>
   	}
   }
 80016e6:	bf00      	nop
 80016e8:	e002      	b.n	80016f0 <socket+0xcc>
   	      break;
 80016ea:	bf00      	nop
 80016ec:	e000      	b.n	80016f0 <socket+0xcc>
   	      break;
 80016ee:	bf00      	nop
	close(sn);
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 f8ac 	bl	8001850 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	3301      	adds	r3, #1
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	4618      	mov	r0, r3
 8001702:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001706:	f023 030f 	bic.w	r3, r3, #15
 800170a:	b25a      	sxtb	r2, r3
 800170c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001710:	4313      	orrs	r3, r2
 8001712:	b25b      	sxtb	r3, r3
 8001714:	b2db      	uxtb	r3, r3
 8001716:	4619      	mov	r1, r3
 8001718:	f000 fff0 	bl	80026fc <WIZCHIP_WRITE>
    #endif
	if(!port)
 800171c:	88bb      	ldrh	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d110      	bne.n	8001744 <socket+0x120>
	{
	   port = sock_any_port++;
 8001722:	4b46      	ldr	r3, [pc, #280]	; (800183c <socket+0x218>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	b291      	uxth	r1, r2
 800172a:	4a44      	ldr	r2, [pc, #272]	; (800183c <socket+0x218>)
 800172c:	8011      	strh	r1, [r2, #0]
 800172e:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001730:	4b42      	ldr	r3, [pc, #264]	; (800183c <socket+0x218>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001738:	4293      	cmp	r3, r2
 800173a:	d103      	bne.n	8001744 <socket+0x120>
 800173c:	4b3f      	ldr	r3, [pc, #252]	; (800183c <socket+0x218>)
 800173e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001742:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	3301      	adds	r3, #1
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001750:	461a      	mov	r2, r3
 8001752:	88bb      	ldrh	r3, [r7, #4]
 8001754:	0a1b      	lsrs	r3, r3, #8
 8001756:	b29b      	uxth	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	4619      	mov	r1, r3
 800175c:	4610      	mov	r0, r2
 800175e:	f000 ffcd 	bl	80026fc <WIZCHIP_WRITE>
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	3301      	adds	r3, #1
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800176e:	461a      	mov	r2, r3
 8001770:	88bb      	ldrh	r3, [r7, #4]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	4619      	mov	r1, r3
 8001776:	4610      	mov	r0, r2
 8001778:	f000 ffc0 	bl	80026fc <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	3301      	adds	r3, #1
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001788:	2101      	movs	r1, #1
 800178a:	4618      	mov	r0, r3
 800178c:	f000 ffb6 	bl	80026fc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001790:	bf00      	nop
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	3301      	adds	r3, #1
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 ff60 	bl	8002664 <WIZCHIP_READ>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f3      	bne.n	8001792 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	2201      	movs	r2, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	b21a      	sxth	r2, r3
 80017b8:	4b21      	ldr	r3, [pc, #132]	; (8001840 <socket+0x21c>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	4013      	ands	r3, r2
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <socket+0x21c>)
 80017c6:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	f003 0201 	and.w	r2, r3, #1
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	b21a      	sxth	r2, r3
 80017d6:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <socket+0x21c>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	b21b      	sxth	r3, r3
 80017dc:	4313      	orrs	r3, r2
 80017de:	b21b      	sxth	r3, r3
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	4b17      	ldr	r3, [pc, #92]	; (8001840 <socket+0x21c>)
 80017e4:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2201      	movs	r2, #1
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	b21a      	sxth	r2, r3
 80017f4:	4b13      	ldr	r3, [pc, #76]	; (8001844 <socket+0x220>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	b21b      	sxth	r3, r3
 80017fa:	4013      	ands	r3, r2
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	b29a      	uxth	r2, r3
 8001800:	4b10      	ldr	r3, [pc, #64]	; (8001844 <socket+0x220>)
 8001802:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	4a10      	ldr	r2, [pc, #64]	; (8001848 <socket+0x224>)
 8001808:	2100      	movs	r1, #0
 800180a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	4a0e      	ldr	r2, [pc, #56]	; (800184c <socket+0x228>)
 8001812:	2100      	movs	r1, #0
 8001814:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8001816:	bf00      	nop
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	3301      	adds	r3, #1
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001824:	4618      	mov	r0, r3
 8001826:	f000 ff1d 	bl	8002664 <WIZCHIP_READ>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0f3      	beq.n	8001818 <socket+0x1f4>
   return (int8_t)sn;
 8001830:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8001834:	4618      	mov	r0, r3
 8001836:	3714      	adds	r7, #20
 8001838:	46bd      	mov	sp, r7
 800183a:	bd90      	pop	{r4, r7, pc}
 800183c:	20000004 	.word	0x20000004
 8001840:	20000468 	.word	0x20000468
 8001844:	2000046a 	.word	0x2000046a
 8001848:	2000046c 	.word	0x2000046c
 800184c:	2000047c 	.word	0x2000047c

08001850 <close>:

int8_t close(uint8_t sn)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	2b08      	cmp	r3, #8
 800185e:	d902      	bls.n	8001866 <close+0x16>
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	e055      	b.n	8001912 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	3301      	adds	r3, #1
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001872:	2110      	movs	r1, #16
 8001874:	4618      	mov	r0, r3
 8001876:	f000 ff41 	bl	80026fc <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800187a:	bf00      	nop
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	3301      	adds	r3, #1
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001888:	4618      	mov	r0, r3
 800188a:	f000 feeb 	bl	8002664 <WIZCHIP_READ>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1f3      	bne.n	800187c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	3301      	adds	r3, #1
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80018a0:	211f      	movs	r1, #31
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 ff2a 	bl	80026fc <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	2201      	movs	r2, #1
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	b21b      	sxth	r3, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	b21a      	sxth	r2, r3
 80018b6:	4b19      	ldr	r3, [pc, #100]	; (800191c <close+0xcc>)
 80018b8:	881b      	ldrh	r3, [r3, #0]
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	4013      	ands	r3, r2
 80018be:	b21b      	sxth	r3, r3
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <close+0xcc>)
 80018c4:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	2201      	movs	r2, #1
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	b21a      	sxth	r2, r3
 80018d4:	4b12      	ldr	r3, [pc, #72]	; (8001920 <close+0xd0>)
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	b21b      	sxth	r3, r3
 80018da:	4013      	ands	r3, r2
 80018dc:	b21b      	sxth	r3, r3
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <close+0xd0>)
 80018e2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	4a0f      	ldr	r2, [pc, #60]	; (8001924 <close+0xd4>)
 80018e8:	2100      	movs	r1, #0
 80018ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	4a0d      	ldr	r2, [pc, #52]	; (8001928 <close+0xd8>)
 80018f2:	2100      	movs	r1, #0
 80018f4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80018f6:	bf00      	nop
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	3301      	adds	r3, #1
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001904:	4618      	mov	r0, r3
 8001906:	f000 fead 	bl	8002664 <WIZCHIP_READ>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1f3      	bne.n	80018f8 <close+0xa8>
	return SOCK_OK;
 8001910:	2301      	movs	r3, #1
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000468 	.word	0x20000468
 8001920:	2000046a 	.word	0x2000046a
 8001924:	2000046c 	.word	0x2000046c
 8001928:	2000047c 	.word	0x2000047c

0800192c <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	6039      	str	r1, [r7, #0]
 8001936:	71fb      	strb	r3, [r7, #7]
 8001938:	4613      	mov	r3, r2
 800193a:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	2b08      	cmp	r3, #8
 8001940:	d902      	bls.n	8001948 <connect+0x1c>
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e0c6      	b.n	8001ad6 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	3301      	adds	r3, #1
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4618      	mov	r0, r3
 8001952:	f000 fe87 	bl	8002664 <WIZCHIP_READ>
 8001956:	4603      	mov	r3, r0
 8001958:	f003 030f 	and.w	r3, r3, #15
 800195c:	2b01      	cmp	r3, #1
 800195e:	d002      	beq.n	8001966 <connect+0x3a>
 8001960:	f06f 0304 	mvn.w	r3, #4
 8001964:	e0b7      	b.n	8001ad6 <connect+0x1aa>
   CHECK_SOCKINIT();
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	3301      	adds	r3, #1
 800196c:	00db      	lsls	r3, r3, #3
 800196e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001972:	4618      	mov	r0, r3
 8001974:	f000 fe76 	bl	8002664 <WIZCHIP_READ>
 8001978:	4603      	mov	r3, r0
 800197a:	2b13      	cmp	r3, #19
 800197c:	d002      	beq.n	8001984 <connect+0x58>
 800197e:	f06f 0302 	mvn.w	r3, #2
 8001982:	e0a8      	b.n	8001ad6 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	3201      	adds	r2, #1
 8001992:	7812      	ldrb	r2, [r2, #0]
 8001994:	4413      	add	r3, r2
 8001996:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	021b      	lsls	r3, r3, #8
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	3202      	adds	r2, #2
 80019a0:	7812      	ldrb	r2, [r2, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	021b      	lsls	r3, r3, #8
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	3203      	adds	r2, #3
 80019ae:	7812      	ldrb	r2, [r2, #0]
 80019b0:	4413      	add	r3, r2
 80019b2:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ba:	d002      	beq.n	80019c2 <connect+0x96>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d102      	bne.n	80019c8 <connect+0x9c>
 80019c2:	f06f 030b 	mvn.w	r3, #11
 80019c6:	e086      	b.n	8001ad6 <connect+0x1aa>
   }

	if(port == 0) return SOCKERR_PORTZERO;
 80019c8:	88bb      	ldrh	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d102      	bne.n	80019d4 <connect+0xa8>
 80019ce:	f06f 030a 	mvn.w	r3, #10
 80019d2:	e080      	b.n	8001ad6 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	3301      	adds	r3, #1
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80019e0:	2204      	movs	r2, #4
 80019e2:	6839      	ldr	r1, [r7, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f000 ff37 	bl	8002858 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	3301      	adds	r3, #1
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019f6:	461a      	mov	r2, r3
 80019f8:	88bb      	ldrh	r3, [r7, #4]
 80019fa:	0a1b      	lsrs	r3, r3, #8
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	4619      	mov	r1, r3
 8001a02:	4610      	mov	r0, r2
 8001a04:	f000 fe7a 	bl	80026fc <WIZCHIP_WRITE>
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001a14:	461a      	mov	r2, r3
 8001a16:	88bb      	ldrh	r3, [r7, #4]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	f000 fe6d 	bl	80026fc <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	3301      	adds	r3, #1
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001a2e:	2104      	movs	r1, #4
 8001a30:	4618      	mov	r0, r3
 8001a32:	f000 fe63 	bl	80026fc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001a36:	bf00      	nop
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001a44:	4618      	mov	r0, r3
 8001a46:	f000 fe0d 	bl	8002664 <WIZCHIP_READ>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1f3      	bne.n	8001a38 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001a50:	4b23      	ldr	r3, [pc, #140]	; (8001ae0 <connect+0x1b4>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	461a      	mov	r2, r3
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	fa42 f303 	asr.w	r3, r2, r3
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d02b      	beq.n	8001abc <connect+0x190>
 8001a64:	2300      	movs	r3, #0
 8001a66:	e036      	b.n	8001ad6 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
//	    Refresh_Watchdog();
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 fdf5 	bl	8002664 <WIZCHIP_READ>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	f003 0308 	and.w	r3, r3, #8
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d00c      	beq.n	8001a9e <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	3301      	adds	r3, #1
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a90:	2108      	movs	r1, #8
 8001a92:	4618      	mov	r0, r3
 8001a94:	f000 fe32 	bl	80026fc <WIZCHIP_WRITE>
			return SOCKERR_TIMEOUT;
 8001a98:	f06f 030c 	mvn.w	r3, #12
 8001a9c:	e01b      	b.n	8001ad6 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fdda 	bl	8002664 <WIZCHIP_READ>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d102      	bne.n	8001abc <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8001ab6:	f06f 0303 	mvn.w	r3, #3
 8001aba:	e00c      	b.n	8001ad6 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f000 fdcb 	bl	8002664 <WIZCHIP_READ>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b17      	cmp	r3, #23
 8001ad2:	d1c9      	bne.n	8001a68 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8001ad4:	2301      	movs	r3, #1
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000468 	.word	0x20000468

08001ae4 <send>:
	return SOCK_OK;
}


int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	71fb      	strb	r3, [r7, #7]
 8001af0:	4613      	mov	r3, r2
 8001af2:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	2b08      	cmp	r3, #8
 8001b00:	d902      	bls.n	8001b08 <send+0x24>
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
 8001b06:	e0de      	b.n	8001cc6 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 fda7 	bl	8002664 <WIZCHIP_READ>
 8001b16:	4603      	mov	r3, r0
 8001b18:	f003 030f 	and.w	r3, r3, #15
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d002      	beq.n	8001b26 <send+0x42>
 8001b20:	f06f 0304 	mvn.w	r3, #4
 8001b24:	e0cf      	b.n	8001cc6 <send+0x1e2>
   CHECK_SOCKDATA();
 8001b26:	88bb      	ldrh	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d102      	bne.n	8001b32 <send+0x4e>
 8001b2c:	f06f 030d 	mvn.w	r3, #13
 8001b30:	e0c9      	b.n	8001cc6 <send+0x1e2>
   tmp = getSn_SR(sn);
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	3301      	adds	r3, #1
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 fd90 	bl	8002664 <WIZCHIP_READ>
 8001b44:	4603      	mov	r3, r0
 8001b46:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
 8001b4a:	2b17      	cmp	r3, #23
 8001b4c:	d005      	beq.n	8001b5a <send+0x76>
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	2b1c      	cmp	r3, #28
 8001b52:	d002      	beq.n	8001b5a <send+0x76>
 8001b54:	f06f 0306 	mvn.w	r3, #6
 8001b58:	e0b5      	b.n	8001cc6 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8001b5a:	4b5d      	ldr	r3, [pc, #372]	; (8001cd0 <send+0x1ec>)
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	fa42 f303 	asr.w	r3, r2, r3
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d039      	beq.n	8001be2 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	3301      	adds	r3, #1
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 fd72 	bl	8002664 <WIZCHIP_READ>
 8001b80:	4603      	mov	r3, r0
 8001b82:	f003 031f 	and.w	r3, r3, #31
 8001b86:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	f003 0310 	and.w	r3, r3, #16
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d019      	beq.n	8001bc6 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	3301      	adds	r3, #1
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b9e:	2110      	movs	r1, #16
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f000 fdab 	bl	80026fc <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	b21a      	sxth	r2, r3
 8001bb4:	4b46      	ldr	r3, [pc, #280]	; (8001cd0 <send+0x1ec>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	4013      	ands	r3, r2
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	4b43      	ldr	r3, [pc, #268]	; (8001cd0 <send+0x1ec>)
 8001bc2:	801a      	strh	r2, [r3, #0]
 8001bc4:	e00d      	b.n	8001be2 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d006      	beq.n	8001bde <send+0xfa>
      {
         close(sn);
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fe3c 	bl	8001850 <close>
         return SOCKERR_TIMEOUT;
 8001bd8:	f06f 030c 	mvn.w	r3, #12
 8001bdc:	e073      	b.n	8001cc6 <send+0x1e2>
      }
      else return SOCK_BUSY;
 8001bde:	2300      	movs	r3, #0
 8001be0:	e071      	b.n	8001cc6 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	3301      	adds	r3, #1
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fd38 	bl	8002664 <WIZCHIP_READ>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	029b      	lsls	r3, r3, #10
 8001bfa:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001bfc:	88ba      	ldrh	r2, [r7, #4]
 8001bfe:	89bb      	ldrh	r3, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d901      	bls.n	8001c08 <send+0x124>
 8001c04:	89bb      	ldrh	r3, [r7, #12]
 8001c06:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fe84 	bl	8002918 <getSn_TX_FSR>
 8001c10:	4603      	mov	r3, r0
 8001c12:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	3301      	adds	r3, #1
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 fd1f 	bl	8002664 <WIZCHIP_READ>
 8001c26:	4603      	mov	r3, r0
 8001c28:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	2b17      	cmp	r3, #23
 8001c2e:	d009      	beq.n	8001c44 <send+0x160>
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	2b1c      	cmp	r3, #28
 8001c34:	d006      	beq.n	8001c44 <send+0x160>
      {
         close(sn);
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fe09 	bl	8001850 <close>
         return SOCKERR_SOCKSTATUS;
 8001c3e:	f06f 0306 	mvn.w	r3, #6
 8001c42:	e040      	b.n	8001cc6 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001c44:	4b23      	ldr	r3, [pc, #140]	; (8001cd4 <send+0x1f0>)
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	fa42 f303 	asr.w	r3, r2, r3
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d005      	beq.n	8001c64 <send+0x180>
 8001c58:	88ba      	ldrh	r2, [r7, #4]
 8001c5a:	89bb      	ldrh	r3, [r7, #12]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d901      	bls.n	8001c64 <send+0x180>
 8001c60:	2300      	movs	r3, #0
 8001c62:	e030      	b.n	8001cc6 <send+0x1e2>
      if(len <= freesize) break;
 8001c64:	88ba      	ldrh	r2, [r7, #4]
 8001c66:	89bb      	ldrh	r3, [r7, #12]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d900      	bls.n	8001c6e <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8001c6c:	e7cc      	b.n	8001c08 <send+0x124>
      if(len <= freesize) break;
 8001c6e:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001c70:	88ba      	ldrh	r2, [r7, #4]
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	6839      	ldr	r1, [r7, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 fee4 	bl	8002a44 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	3301      	adds	r3, #1
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c88:	2120      	movs	r1, #32
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f000 fd36 	bl	80026fc <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8001c90:	bf00      	nop
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	3301      	adds	r3, #1
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 fce0 	bl	8002664 <WIZCHIP_READ>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1f3      	bne.n	8001c92 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	2201      	movs	r2, #1
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	b21a      	sxth	r2, r3
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <send+0x1ec>)
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	b21b      	sxth	r3, r3
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	b21b      	sxth	r3, r3
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <send+0x1ec>)
 8001cc2:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001cc4:	88bb      	ldrh	r3, [r7, #4]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	2000046a 	.word	0x2000046a
 8001cd4:	20000468 	.word	0x20000468

08001cd8 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	71fb      	strb	r3, [r7, #7]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	2b08      	cmp	r3, #8
 8001cf4:	d902      	bls.n	8001cfc <recv+0x24>
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfa:	e09c      	b.n	8001e36 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	3301      	adds	r3, #1
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	4618      	mov	r0, r3
 8001d06:	f000 fcad 	bl	8002664 <WIZCHIP_READ>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d002      	beq.n	8001d1a <recv+0x42>
 8001d14:	f06f 0304 	mvn.w	r3, #4
 8001d18:	e08d      	b.n	8001e36 <recv+0x15e>
   CHECK_SOCKDATA();
 8001d1a:	88bb      	ldrh	r3, [r7, #4]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d102      	bne.n	8001d26 <recv+0x4e>
 8001d20:	f06f 030d 	mvn.w	r3, #13
 8001d24:	e087      	b.n	8001e36 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 fc96 	bl	8002664 <WIZCHIP_READ>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	029b      	lsls	r3, r3, #10
 8001d3e:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8001d40:	89ba      	ldrh	r2, [r7, #12]
 8001d42:	88bb      	ldrh	r3, [r7, #4]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d201      	bcs.n	8001d4c <recv+0x74>
 8001d48:	89bb      	ldrh	r3, [r7, #12]
 8001d4a:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 fe2d 	bl	80029ae <getSn_RX_RSR>
 8001d54:	4603      	mov	r3, r0
 8001d56:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d64:	4618      	mov	r0, r3
 8001d66:	f000 fc7d 	bl	8002664 <WIZCHIP_READ>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8001d6e:	7bfb      	ldrb	r3, [r7, #15]
 8001d70:	2b17      	cmp	r3, #23
 8001d72:	d026      	beq.n	8001dc2 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	2b1c      	cmp	r3, #28
 8001d78:	d11c      	bne.n	8001db4 <recv+0xdc>
            {
               if(recvsize != 0) break;
 8001d7a:	89bb      	ldrh	r3, [r7, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d133      	bne.n	8001de8 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 fdc8 	bl	8002918 <getSn_TX_FSR>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	461c      	mov	r4, r3
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	3301      	adds	r3, #1
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f000 fc63 	bl	8002664 <WIZCHIP_READ>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	029b      	lsls	r3, r3, #10
 8001da2:	429c      	cmp	r4, r3
 8001da4:	d10d      	bne.n	8001dc2 <recv+0xea>
               {
                  close(sn);
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fd51 	bl	8001850 <close>
                  return SOCKERR_SOCKSTATUS;
 8001dae:	f06f 0306 	mvn.w	r3, #6
 8001db2:	e040      	b.n	8001e36 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fd4a 	bl	8001850 <close>
               return SOCKERR_SOCKSTATUS;
 8001dbc:	f06f 0306 	mvn.w	r3, #6
 8001dc0:	e039      	b.n	8001e36 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8001dc2:	4b1f      	ldr	r3, [pc, #124]	; (8001e40 <recv+0x168>)
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	fa42 f303 	asr.w	r3, r2, r3
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d004      	beq.n	8001de0 <recv+0x108>
 8001dd6:	89bb      	ldrh	r3, [r7, #12]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <recv+0x108>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e02a      	b.n	8001e36 <recv+0x15e>
         if(recvsize != 0) break;
 8001de0:	89bb      	ldrh	r3, [r7, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 8001de6:	e7b1      	b.n	8001d4c <recv+0x74>
               if(recvsize != 0) break;
 8001de8:	bf00      	nop
 8001dea:	e000      	b.n	8001dee <recv+0x116>
         if(recvsize != 0) break;
 8001dec:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8001dee:	89ba      	ldrh	r2, [r7, #12]
 8001df0:	88bb      	ldrh	r3, [r7, #4]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d201      	bcs.n	8001dfa <recv+0x122>
 8001df6:	89bb      	ldrh	r3, [r7, #12]
 8001df8:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8001dfa:	88ba      	ldrh	r2, [r7, #4]
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	6839      	ldr	r1, [r7, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f000 fe7b 	bl	8002afc <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);    //Sn_CR_RECV - Update RX buffer pointer and receive data
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e12:	2140      	movs	r1, #64	; 0x40
 8001e14:	4618      	mov	r0, r3
 8001e16:	f000 fc71 	bl	80026fc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001e1a:	bf00      	nop
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	3301      	adds	r3, #1
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f000 fc1b 	bl	8002664 <WIZCHIP_READ>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f3      	bne.n	8001e1c <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001e34:	88bb      	ldrh	r3, [r7, #4]
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd90      	pop	{r4, r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000468 	.word	0x20000468

08001e44 <getsockopt>:
   }   
   return SOCK_OK;
}

int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
 8001e44:	b590      	push	{r4, r7, lr}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	603a      	str	r2, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
 8001e50:	460b      	mov	r3, r1
 8001e52:	71bb      	strb	r3, [r7, #6]
   CHECK_SOCKNUM();
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	2b08      	cmp	r3, #8
 8001e58:	d902      	bls.n	8001e60 <getsockopt+0x1c>
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5e:	e101      	b.n	8002064 <getsockopt+0x220>
   switch(sotype)
 8001e60:	79bb      	ldrb	r3, [r7, #6]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	f200 80fa 	bhi.w	800205c <getsockopt+0x218>
 8001e68:	a201      	add	r2, pc, #4	; (adr r2, 8001e70 <getsockopt+0x2c>)
 8001e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e6e:	bf00      	nop
 8001e70:	08001ea5 	.word	0x08001ea5
 8001e74:	08001ec1 	.word	0x08001ec1
 8001e78:	08001edd 	.word	0x08001edd
 8001e7c:	08001ef9 	.word	0x08001ef9
 8001e80:	08001f33 	.word	0x08001f33
 8001e84:	08001f4b 	.word	0x08001f4b
 8001e88:	0800205d 	.word	0x0800205d
 8001e8c:	08001f85 	.word	0x08001f85
 8001e90:	08001fbf 	.word	0x08001fbf
 8001e94:	08001fd1 	.word	0x08001fd1
 8001e98:	08001fe3 	.word	0x08001fe3
 8001e9c:	08001fff 	.word	0x08001fff
 8001ea0:	08002037 	.word	0x08002037
   {
      case SO_FLAG:
         *(uint8_t*)arg = getSn_MR(sn) & 0xF0;
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	00db      	lsls	r3, r3, #3
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fbd9 	bl	8002664 <WIZCHIP_READ>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	f023 030f 	bic.w	r3, r3, #15
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	701a      	strb	r2, [r3, #0]
         break;
 8001ebe:	e0d0      	b.n	8002062 <getsockopt+0x21e>
      case SO_TTL:
         *(uint8_t*) arg = getSn_TTL(sn);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	f503 53b0 	add.w	r3, r3, #5632	; 0x1600
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f000 fbc9 	bl	8002664 <WIZCHIP_READ>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	701a      	strb	r2, [r3, #0]
         break;
 8001eda:	e0c2      	b.n	8002062 <getsockopt+0x21e>
      case SO_TOS:
         *(uint8_t*) arg = getSn_TOS(sn);
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f000 fbbb 	bl	8002664 <WIZCHIP_READ>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	701a      	strb	r2, [r3, #0]
         break;
 8001ef6:	e0b4      	b.n	8002062 <getsockopt+0x21e>
      case SO_MSS:   
         *(uint16_t*) arg = getSn_MSSR(sn);
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	3301      	adds	r3, #1
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001f04:	4618      	mov	r0, r3
 8001f06:	f000 fbad 	bl	8002664 <WIZCHIP_READ>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	021b      	lsls	r3, r3, #8
 8001f10:	b29c      	uxth	r4, r3
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	3301      	adds	r3, #1
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f000 fba0 	bl	8002664 <WIZCHIP_READ>
 8001f24:	4603      	mov	r3, r0
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	4423      	add	r3, r4
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	801a      	strh	r2, [r3, #0]
         break;
 8001f30:	e097      	b.n	8002062 <getsockopt+0x21e>
      case SO_DESTIP:
         getSn_DIPR(sn, (uint8_t*)arg);
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	3301      	adds	r3, #1
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001f3e:	2204      	movs	r2, #4
 8001f40:	6839      	ldr	r1, [r7, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 fc28 	bl	8002798 <WIZCHIP_READ_BUF>
         break;
 8001f48:	e08b      	b.n	8002062 <getsockopt+0x21e>
      case SO_DESTPORT:  
         *(uint16_t*) arg = getSn_DPORT(sn);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	3301      	adds	r3, #1
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 fb84 	bl	8002664 <WIZCHIP_READ>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	021b      	lsls	r3, r3, #8
 8001f62:	b29c      	uxth	r4, r3
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	3301      	adds	r3, #1
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 fb77 	bl	8002664 <WIZCHIP_READ>
 8001f76:	4603      	mov	r3, r0
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	4423      	add	r3, r4
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	801a      	strh	r2, [r3, #0]
         break;
 8001f82:	e06e      	b.n	8002062 <getsockopt+0x21e>
   #if _WIZCHIP_ > 5200   
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	3301      	adds	r3, #1
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f000 fb69 	bl	8002664 <WIZCHIP_READ>
 8001f92:	4603      	mov	r3, r0
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d002      	beq.n	8001fa2 <getsockopt+0x15e>
 8001f9c:	f06f 0304 	mvn.w	r3, #4
 8001fa0:	e060      	b.n	8002064 <getsockopt+0x220>
         *(uint16_t*) arg = getSn_KPALVTR(sn);
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	00db      	lsls	r3, r3, #3
 8001faa:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f000 fb58 	bl	8002664 <WIZCHIP_READ>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	801a      	strh	r2, [r3, #0]
         break;
 8001fbc:	e051      	b.n	8002062 <getsockopt+0x21e>
   #endif      
      case SO_SENDBUF:
         *(uint16_t*) arg = getSn_TX_FSR(sn);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 fca9 	bl	8002918 <getSn_TX_FSR>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	461a      	mov	r2, r3
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	801a      	strh	r2, [r3, #0]
         break;
 8001fce:	e048      	b.n	8002062 <getsockopt+0x21e>
      case SO_RECVBUF:
         *(uint16_t*) arg = getSn_RX_RSR(sn);
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 fceb 	bl	80029ae <getSn_RX_RSR>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	461a      	mov	r2, r3
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	801a      	strh	r2, [r3, #0]
         break;
 8001fe0:	e03f      	b.n	8002062 <getsockopt+0x21e>
      case SO_STATUS:
         *(uint8_t*) arg = getSn_SR(sn);
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 fb38 	bl	8002664 <WIZCHIP_READ>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	701a      	strb	r2, [r3, #0]
         break;
 8001ffc:	e031      	b.n	8002062 <getsockopt+0x21e>
      case SO_REMAINSIZE:
         if(getSn_MR(sn) & Sn_MR_TCP)
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	3301      	adds	r3, #1
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4618      	mov	r0, r3
 8002008:	f000 fb2c 	bl	8002664 <WIZCHIP_READ>
 800200c:	4603      	mov	r3, r0
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	2b00      	cmp	r3, #0
 8002014:	d008      	beq.n	8002028 <getsockopt+0x1e4>
            *(uint16_t*)arg = getSn_RX_RSR(sn);
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	4618      	mov	r0, r3
 800201a:	f000 fcc8 	bl	80029ae <getSn_RX_RSR>
 800201e:	4603      	mov	r3, r0
 8002020:	461a      	mov	r2, r3
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	801a      	strh	r2, [r3, #0]
         else
            *(uint16_t*)arg = sock_remained_size[sn];
         break;
 8002026:	e01c      	b.n	8002062 <getsockopt+0x21e>
            *(uint16_t*)arg = sock_remained_size[sn];
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	4a10      	ldr	r2, [pc, #64]	; (800206c <getsockopt+0x228>)
 800202c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	801a      	strh	r2, [r3, #0]
         break;
 8002034:	e015      	b.n	8002062 <getsockopt+0x21e>
      case SO_PACKINFO:
         //CHECK_SOCKMODE(Sn_MR_TCP);
#if _WIZCHIP_ != 5300
         if((getSn_MR(sn) == Sn_MR_TCP))
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	3301      	adds	r3, #1
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fb10 	bl	8002664 <WIZCHIP_READ>
 8002044:	4603      	mov	r3, r0
 8002046:	2b01      	cmp	r3, #1
 8002048:	d102      	bne.n	8002050 <getsockopt+0x20c>
             return SOCKERR_SOCKMODE;
 800204a:	f06f 0304 	mvn.w	r3, #4
 800204e:	e009      	b.n	8002064 <getsockopt+0x220>
#endif
         *(uint8_t*)arg = sock_pack_info[sn];
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	4a07      	ldr	r2, [pc, #28]	; (8002070 <getsockopt+0x22c>)
 8002054:	5cd2      	ldrb	r2, [r2, r3]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	701a      	strb	r2, [r3, #0]
         break;
 800205a:	e002      	b.n	8002062 <getsockopt+0x21e>
      default:
         return SOCKERR_SOCKOPT;
 800205c:	f06f 0301 	mvn.w	r3, #1
 8002060:	e000      	b.n	8002064 <getsockopt+0x220>
   }
   return SOCK_OK;
 8002062:	2301      	movs	r3, #1
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bd90      	pop	{r4, r7, pc}
 800206c:	2000046c 	.word	0x2000046c
 8002070:	2000047c 	.word	0x2000047c

08002074 <Get_state>:


struct StatesStruct test_states={Initilisation_State, NULL_State}; // current state defined as initilisation state, next state defined as NULL state

myStates Get_state()
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
	return	 test_states.Current_State;
 8002078:	4b03      	ldr	r3, [pc, #12]	; (8002088 <Get_state+0x14>)
 800207a:	781b      	ldrb	r3, [r3, #0]
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000008 	.word	0x20000008

0800208c <Set_state>:

void Set_state(myStates N_S)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
test_states.Current_State = N_S;
 8002096:	4a04      	ldr	r2, [pc, #16]	; (80020a8 <Set_state+0x1c>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	7013      	strb	r3, [r2, #0]
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	20000008 	.word	0x20000008

080020ac <Initilisation_State_Handler>:
 extern unsigned long int	WR_Counts,
 					FCT_Counts,
 					WL_Counts;

void Initilisation_State_Handler()
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	Set_state(Initilisation_State);
 80020b0:	2001      	movs	r0, #1
 80020b2:	f7ff ffeb 	bl	800208c <Set_state>
	Reset_event();
 80020b6:	f7fe fcdb 	bl	8000a70 <Reset_event>
	//Initialize the TCPIP Connection
	Init_Ethernet();
 80020ba:	f7fe fc23 	bl	8000904 <Init_Ethernet>
	//Check the physical Connection of TCP IP
	ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP); // gets physical status of the TCPIP
 80020be:	4914      	ldr	r1, [pc, #80]	; (8002110 <Initilisation_State_Handler+0x64>)
 80020c0:	200f      	movs	r0, #15
 80020c2:	f000 fe15 	bl	8002cf0 <ctlwizchip>

	if(Phy_TCP_IP==PHY_LINK_OFF)
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <Initilisation_State_Handler+0x64>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d103      	bne.n	80020d6 <Initilisation_State_Handler+0x2a>
	{
		//Save the status in the flash memory with date and time stamp+++++++++++++++++++++
		Set_state(Initilisation_State);
 80020ce:	2001      	movs	r0, #1
 80020d0:	f7ff ffdc 	bl	800208c <Set_state>
		HAL_Delay(100);
		send(0, (uint8_t *)SYS_INIT_CMD,strlen(SYS_INIT_CMD));

		Set_event(Reset_Event);
	}
}
 80020d4:	e019      	b.n	800210a <Initilisation_State_Handler+0x5e>
	else if(Phy_TCP_IP==PHY_LINK_ON)
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <Initilisation_State_Handler+0x64>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d115      	bne.n	800210a <Initilisation_State_Handler+0x5e>
		HAL_Delay(500);
 80020de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020e2:	f001 faad 	bl	8003640 <HAL_Delay>
		HAL_Delay(100);
 80020e6:	2064      	movs	r0, #100	; 0x64
 80020e8:	f001 faaa 	bl	8003640 <HAL_Delay>
		Refresh_Watchdog();
 80020ec:	f7fe fc96 	bl	8000a1c <Refresh_Watchdog>
		Ethernet_Connect();
 80020f0:	f7fe fc64 	bl	80009bc <Ethernet_Connect>
		HAL_Delay(100);
 80020f4:	2064      	movs	r0, #100	; 0x64
 80020f6:	f001 faa3 	bl	8003640 <HAL_Delay>
		send(0, (uint8_t *)SYS_INIT_CMD,strlen(SYS_INIT_CMD));
 80020fa:	2209      	movs	r2, #9
 80020fc:	4905      	ldr	r1, [pc, #20]	; (8002114 <Initilisation_State_Handler+0x68>)
 80020fe:	2000      	movs	r0, #0
 8002100:	f7ff fcf0 	bl	8001ae4 <send>
		Set_event(Reset_Event);
 8002104:	2001      	movs	r0, #1
 8002106:	f7fe fca3 	bl	8000a50 <Set_event>
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000259 	.word	0x20000259
 8002114:	08007ca0 	.word	0x08007ca0

08002118 <Reset_State_Handler>:

void Reset_State_Handler()
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	Set_state(Reset_State);
 800211c:	2002      	movs	r0, #2
 800211e:	f7ff ffb5 	bl	800208c <Set_state>
	Reset_event();
 8002122:	f7fe fca5 	bl	8000a70 <Reset_event>
	//Reset the RingBuffers
	RingInit(&WR_Ring,&WR_Samples[0],BUFFERSIZE,sizeof(buff_size));
 8002126:	2304      	movs	r3, #4
 8002128:	22c8      	movs	r2, #200	; 0xc8
 800212a:	4912      	ldr	r1, [pc, #72]	; (8002174 <Reset_State_Handler+0x5c>)
 800212c:	4812      	ldr	r0, [pc, #72]	; (8002178 <Reset_State_Handler+0x60>)
 800212e:	f7ff f998 	bl	8001462 <RingInit>
	RingInit(&WL_Ring,&WL_Samples[0],BUFFERSIZE,sizeof(buff_size));
 8002132:	2304      	movs	r3, #4
 8002134:	22c8      	movs	r2, #200	; 0xc8
 8002136:	4911      	ldr	r1, [pc, #68]	; (800217c <Reset_State_Handler+0x64>)
 8002138:	4811      	ldr	r0, [pc, #68]	; (8002180 <Reset_State_Handler+0x68>)
 800213a:	f7ff f992 	bl	8001462 <RingInit>
	RingInit(&FCT_Ring,&FCT_Samples[0],BUFFERSIZE,sizeof(buff_size));
 800213e:	2304      	movs	r3, #4
 8002140:	22c8      	movs	r2, #200	; 0xc8
 8002142:	4910      	ldr	r1, [pc, #64]	; (8002184 <Reset_State_Handler+0x6c>)
 8002144:	4810      	ldr	r0, [pc, #64]	; (8002188 <Reset_State_Handler+0x70>)
 8002146:	f7ff f98c 	bl	8001462 <RingInit>
	//Reset the Counts
	WR_Counts=0;
 800214a:	4b10      	ldr	r3, [pc, #64]	; (800218c <Reset_State_Handler+0x74>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
	WL_Counts=0;
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <Reset_State_Handler+0x78>)
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
	FCT_Counts=0;
 8002156:	4b0f      	ldr	r3, [pc, #60]	; (8002194 <Reset_State_Handler+0x7c>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
	//Reset the 32 bit timer 2
	Timer2_Stop(); //Timer Stopped
 800215c:	f7fe fcb8 	bl	8000ad0 <Timer2_Stop>

	Timer2_DeInitilized();//Timer DeInitilized
 8002160:	f7fe fcc0 	bl	8000ae4 <Timer2_DeInitilized>

	Timer2_Initilized(); //Timer Initialized
 8002164:	f7fe fcc8 	bl	8000af8 <Timer2_Initilized>

	//send(0, (buff_size *)" Reset,",strlen(" Reset,"));

	//set the event to idle
	Set_event(Idle_Event);
 8002168:	2002      	movs	r0, #2
 800216a:	f7fe fc71 	bl	8000a50 <Set_event>
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000484 	.word	0x20000484
 8002178:	20000de4 	.word	0x20000de4
 800217c:	20000ac4 	.word	0x20000ac4
 8002180:	20000e24 	.word	0x20000e24
 8002184:	200007a4 	.word	0x200007a4
 8002188:	20000e04 	.word	0x20000e04
 800218c:	200000c4 	.word	0x200000c4
 8002190:	200000cc 	.word	0x200000cc
 8002194:	200000c8 	.word	0x200000c8

08002198 <Idle_State_Handler>:

void Idle_State_Handler()
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
	//Set state to idle state
	Set_state(Idle_State);
 800219c:	2003      	movs	r0, #3
 800219e:	f7ff ff75 	bl	800208c <Set_state>


	//send(0, (buff_size *)" Idle,",strlen(" Idle,"));
	//reset the event
	Reset_event();
 80021a2:	f7fe fc65 	bl	8000a70 <Reset_event>
	//
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <WRSide_Train_Presence_State_Handler>:

void WRSide_Train_Presence_State_Handler()
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
	if(Get_state!=WRSide_Train_Presence_State)
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <WRSide_Train_Presence_State_Handler+0x18>)
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d004      	beq.n	80021c0 <WRSide_Train_Presence_State_Handler+0x14>
	{
		//set state to WRSide Train Presence state
		Set_state(WRSide_Train_Presence_State);
 80021b6:	2004      	movs	r0, #4
 80021b8:	f7ff ff68 	bl	800208c <Set_state>

		//send(0, (buff_size *)" WRSide,",strlen(" WRSide,"));
		//reset the event
		Reset_event();
 80021bc:	f7fe fc58 	bl	8000a70 <Reset_event>
	}
	//tasks that need to be done on each WR trigger
}
 80021c0:	bf00      	nop
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	08002075 	.word	0x08002075

080021c8 <WLSide_Train_Presence_State_Handler>:

void WLSide_Train_Presence_State_Handler()
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
	if(Get_state!=WLSide_Train_Presence_State)
 80021cc:	4b04      	ldr	r3, [pc, #16]	; (80021e0 <WLSide_Train_Presence_State_Handler+0x18>)
 80021ce:	2b05      	cmp	r3, #5
 80021d0:	d004      	beq.n	80021dc <WLSide_Train_Presence_State_Handler+0x14>
	{
		//set state to WLSide Train Presence state
		Set_state(WLSide_Train_Presence_State);
 80021d2:	2005      	movs	r0, #5
 80021d4:	f7ff ff5a 	bl	800208c <Set_state>

		//send(0, (buff_size *)" WLSide,",strlen(" WLSide,"));
		//reset the event
		Reset_event();
 80021d8:	f7fe fc4a 	bl	8000a70 <Reset_event>
	}
	//tasks that need to be done on each WL trigger
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	08002075 	.word	0x08002075

080021e4 <Train_Exit_State_Handler>:

void Train_Exit_State_Handler()
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
	//Set state to Train Exit state
	Set_state(Train_Exit_State);
 80021e8:	2006      	movs	r0, #6
 80021ea:	f7ff ff4f 	bl	800208c <Set_state>

	//send(0, (buff_size *)" Exit,",strlen(" Exit,"));
	//reset the event
	Reset_event();
 80021ee:	f7fe fc3f 	bl	8000a70 <Reset_event>
	//shut down the purge and close the shutters
	//set the event to Log Data event
	Set_event(Log_Data_Event);
 80021f2:	2006      	movs	r0, #6
 80021f4:	f7fe fc2c 	bl	8000a50 <Set_event>
}
 80021f8:	bf00      	nop
 80021fa:	bd80      	pop	{r7, pc}

080021fc <Log_Data_State_Handler>:

void Log_Data_State_Handler()
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	//Set state to Log Data state
	Set_state(Log_Data_State);
 8002200:	2007      	movs	r0, #7
 8002202:	f7ff ff43 	bl	800208c <Set_state>

	//send(0, (buff_size *)" Log,",strlen(" Log,"));
	//reset the event
	Reset_event();
 8002206:	f7fe fc33 	bl	8000a70 <Reset_event>
	//send the data over TCPIP
	Send_Data();
 800220a:	f7fe fa7d 	bl	8000708 <Send_Data>
	//set the event to reset event
	Set_event(Reset_Event);
 800220e:	2001      	movs	r0, #1
 8002210:	f7fe fc1e 	bl	8000a50 <Set_event>
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221e:	4b0f      	ldr	r3, [pc, #60]	; (800225c <HAL_MspInit+0x44>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	4a0e      	ldr	r2, [pc, #56]	; (800225c <HAL_MspInit+0x44>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6193      	str	r3, [r2, #24]
 800222a:	4b0c      	ldr	r3, [pc, #48]	; (800225c <HAL_MspInit+0x44>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <HAL_MspInit+0x44>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	4a08      	ldr	r2, [pc, #32]	; (800225c <HAL_MspInit+0x44>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002240:	61d3      	str	r3, [r2, #28]
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_MspInit+0x44>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000

08002260 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0d      	ldr	r2, [pc, #52]	; (80022a4 <HAL_RTC_MspInit+0x44>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d111      	bne.n	8002296 <HAL_RTC_MspInit+0x36>
 8002272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002276:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	fa93 f3a3 	rbit	r3, r3
 800227e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002280:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002282:	fab3 f383 	clz	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	461a      	mov	r2, r3
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <HAL_RTC_MspInit+0x48>)
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	461a      	mov	r2, r3
 8002292:	2301      	movs	r3, #1
 8002294:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40002800 	.word	0x40002800
 80022a8:	10908100 	.word	0x10908100

080022ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08c      	sub	sp, #48	; 0x30
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a3d      	ldr	r2, [pc, #244]	; (80023c0 <HAL_SPI_MspInit+0x114>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d147      	bne.n	800235e <HAL_SPI_MspInit+0xb2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80022ce:	4b3d      	ldr	r3, [pc, #244]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	4a3c      	ldr	r2, [pc, #240]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 80022d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022d8:	61d3      	str	r3, [r2, #28]
 80022da:	4b3a      	ldr	r3, [pc, #232]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e6:	4b37      	ldr	r3, [pc, #220]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	4a36      	ldr	r2, [pc, #216]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 80022ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022f0:	6153      	str	r3, [r2, #20]
 80022f2:	4b34      	ldr	r3, [pc, #208]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fe:	4b31      	ldr	r3, [pc, #196]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 8002300:	695b      	ldr	r3, [r3, #20]
 8002302:	4a30      	ldr	r2, [pc, #192]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 8002304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002308:	6153      	str	r3, [r2, #20]
 800230a:	4b2e      	ldr	r3, [pc, #184]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PA10     ------> SPI2_MISO
    PA11     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002316:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800231a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002324:	2303      	movs	r3, #3
 8002326:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002328:	2305      	movs	r3, #5
 800232a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800232c:	f107 031c 	add.w	r3, r7, #28
 8002330:	4619      	mov	r1, r3
 8002332:	4825      	ldr	r0, [pc, #148]	; (80023c8 <HAL_SPI_MspInit+0x11c>)
 8002334:	f001 faec 	bl	8003910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002338:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800233c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002346:	2303      	movs	r3, #3
 8002348:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800234a:	2305      	movs	r3, #5
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234e:	f107 031c 	add.w	r3, r7, #28
 8002352:	4619      	mov	r1, r3
 8002354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002358:	f001 fada 	bl	8003910 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800235c:	e02c      	b.n	80023b8 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a1a      	ldr	r2, [pc, #104]	; (80023cc <HAL_SPI_MspInit+0x120>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d127      	bne.n	80023b8 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002368:	4b16      	ldr	r3, [pc, #88]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	4a15      	ldr	r2, [pc, #84]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 800236e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002372:	61d3      	str	r3, [r2, #28]
 8002374:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002380:	4b10      	ldr	r3, [pc, #64]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 8002382:	695b      	ldr	r3, [r3, #20]
 8002384:	4a0f      	ldr	r2, [pc, #60]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 8002386:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800238a:	6153      	str	r3, [r2, #20]
 800238c:	4b0d      	ldr	r3, [pc, #52]	; (80023c4 <HAL_SPI_MspInit+0x118>)
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002394:	60bb      	str	r3, [r7, #8]
 8002396:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002398:	2338      	movs	r3, #56	; 0x38
 800239a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239c:	2302      	movs	r3, #2
 800239e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023a4:	2303      	movs	r3, #3
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80023a8:	2306      	movs	r3, #6
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ac:	f107 031c 	add.w	r3, r7, #28
 80023b0:	4619      	mov	r1, r3
 80023b2:	4805      	ldr	r0, [pc, #20]	; (80023c8 <HAL_SPI_MspInit+0x11c>)
 80023b4:	f001 faac 	bl	8003910 <HAL_GPIO_Init>
}
 80023b8:	bf00      	nop
 80023ba:	3730      	adds	r7, #48	; 0x30
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40003800 	.word	0x40003800
 80023c4:	40021000 	.word	0x40021000
 80023c8:	48000400 	.word	0x48000400
 80023cc:	40003c00 	.word	0x40003c00

080023d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023e0:	d10c      	bne.n	80023fc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <HAL_TIM_Base_MspInit+0x68>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4a14      	ldr	r2, [pc, #80]	; (8002438 <HAL_TIM_Base_MspInit+0x68>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	61d3      	str	r3, [r2, #28]
 80023ee:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_TIM_Base_MspInit+0x68>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80023fa:	e018      	b.n	800242e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a0e      	ldr	r2, [pc, #56]	; (800243c <HAL_TIM_Base_MspInit+0x6c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d113      	bne.n	800242e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002406:	4b0c      	ldr	r3, [pc, #48]	; (8002438 <HAL_TIM_Base_MspInit+0x68>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	4a0b      	ldr	r2, [pc, #44]	; (8002438 <HAL_TIM_Base_MspInit+0x68>)
 800240c:	f043 0310 	orr.w	r3, r3, #16
 8002410:	61d3      	str	r3, [r2, #28]
 8002412:	4b09      	ldr	r3, [pc, #36]	; (8002438 <HAL_TIM_Base_MspInit+0x68>)
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	2100      	movs	r1, #0
 8002422:	2036      	movs	r0, #54	; 0x36
 8002424:	f001 fa2f 	bl	8003886 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002428:	2036      	movs	r0, #54	; 0x36
 800242a:	f001 fa48 	bl	80038be <HAL_NVIC_EnableIRQ>
}
 800242e:	bf00      	nop
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40021000 	.word	0x40021000
 800243c:	40001000 	.word	0x40001000

08002440 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002450:	d106      	bne.n	8002460 <HAL_TIM_Base_MspDeInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */

  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 8002452:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <HAL_TIM_Base_MspDeInit+0x44>)
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	4a0b      	ldr	r2, [pc, #44]	; (8002484 <HAL_TIM_Base_MspDeInit+0x44>)
 8002458:	f023 0301 	bic.w	r3, r3, #1
 800245c:	61d3      	str	r3, [r2, #28]
  /* USER CODE BEGIN TIM6_MspDeInit 1 */

  /* USER CODE END TIM6_MspDeInit 1 */
  }

}
 800245e:	e00d      	b.n	800247c <HAL_TIM_Base_MspDeInit+0x3c>
  else if(htim_base->Instance==TIM6)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a08      	ldr	r2, [pc, #32]	; (8002488 <HAL_TIM_Base_MspDeInit+0x48>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d108      	bne.n	800247c <HAL_TIM_Base_MspDeInit+0x3c>
    __HAL_RCC_TIM6_CLK_DISABLE();
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_TIM_Base_MspDeInit+0x44>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	4a05      	ldr	r2, [pc, #20]	; (8002484 <HAL_TIM_Base_MspDeInit+0x44>)
 8002470:	f023 0310 	bic.w	r3, r3, #16
 8002474:	61d3      	str	r3, [r2, #28]
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8002476:	2036      	movs	r0, #54	; 0x36
 8002478:	f001 fa2f 	bl	80038da <HAL_NVIC_DisableIRQ>
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40021000 	.word	0x40021000
 8002488:	40001000 	.word	0x40001000

0800248c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a17      	ldr	r2, [pc, #92]	; (8002508 <HAL_UART_MspInit+0x7c>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d128      	bne.n	8002500 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024ae:	4b17      	ldr	r3, [pc, #92]	; (800250c <HAL_UART_MspInit+0x80>)
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	4a16      	ldr	r2, [pc, #88]	; (800250c <HAL_UART_MspInit+0x80>)
 80024b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024b8:	61d3      	str	r3, [r2, #28]
 80024ba:	4b14      	ldr	r3, [pc, #80]	; (800250c <HAL_UART_MspInit+0x80>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c6:	4b11      	ldr	r3, [pc, #68]	; (800250c <HAL_UART_MspInit+0x80>)
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	4a10      	ldr	r2, [pc, #64]	; (800250c <HAL_UART_MspInit+0x80>)
 80024cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d0:	6153      	str	r3, [r2, #20]
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <HAL_UART_MspInit+0x80>)
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80024de:	230c      	movs	r3, #12
 80024e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e2:	2302      	movs	r3, #2
 80024e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ea:	2303      	movs	r3, #3
 80024ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024ee:	2307      	movs	r3, #7
 80024f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f2:	f107 0314 	add.w	r3, r7, #20
 80024f6:	4619      	mov	r1, r3
 80024f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fc:	f001 fa08 	bl	8003910 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002500:	bf00      	nop
 8002502:	3728      	adds	r7, #40	; 0x28
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40004400 	.word	0x40004400
 800250c:	40021000 	.word	0x40021000

08002510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800251e:	b480      	push	{r7}
 8002520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002522:	e7fe      	b.n	8002522 <HardFault_Handler+0x4>

08002524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002528:	e7fe      	b.n	8002528 <MemManage_Handler+0x4>

0800252a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800252a:	b480      	push	{r7}
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800252e:	e7fe      	b.n	800252e <BusFault_Handler+0x4>

08002530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002534:	e7fe      	b.n	8002534 <UsageFault_Handler+0x4>

08002536 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002564:	f001 f84c 	bl	8003600 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	bd80      	pop	{r7, pc}

0800256c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002570:	2001      	movs	r0, #1
 8002572:	f001 fb57 	bl	8003c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}

0800257a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800257e:	2002      	movs	r0, #2
 8002580:	f001 fb50 	bl	8003c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}

08002588 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800258c:	2020      	movs	r0, #32
 800258e:	f001 fb49 	bl	8003c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ((TIM6->SR & 0x0001))
 800259c:	4b0a      	ldr	r3, [pc, #40]	; (80025c8 <TIM6_DAC_IRQHandler+0x30>)
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00a      	beq.n	80025be <TIM6_DAC_IRQHandler+0x26>
	{
		TIM6->SR &= ~(1 << 0);		           //Reset the update interrupt flag
 80025a8:	4b07      	ldr	r3, [pc, #28]	; (80025c8 <TIM6_DAC_IRQHandler+0x30>)
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	4a06      	ldr	r2, [pc, #24]	; (80025c8 <TIM6_DAC_IRQHandler+0x30>)
 80025ae:	f023 0301 	bic.w	r3, r3, #1
 80025b2:	6113      	str	r3, [r2, #16]
		count++;
 80025b4:	4b05      	ldr	r3, [pc, #20]	; (80025cc <TIM6_DAC_IRQHandler+0x34>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	3301      	adds	r3, #1
 80025ba:	4a04      	ldr	r2, [pc, #16]	; (80025cc <TIM6_DAC_IRQHandler+0x34>)
 80025bc:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025be:	4804      	ldr	r0, [pc, #16]	; (80025d0 <TIM6_DAC_IRQHandler+0x38>)
 80025c0:	f004 fa7d 	bl	8006abe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40001000 	.word	0x40001000
 80025cc:	20000464 	.word	0x20000464
 80025d0:	20000394 	.word	0x20000394

080025d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025dc:	4a14      	ldr	r2, [pc, #80]	; (8002630 <_sbrk+0x5c>)
 80025de:	4b15      	ldr	r3, [pc, #84]	; (8002634 <_sbrk+0x60>)
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <_sbrk+0x64>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d102      	bne.n	80025f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <_sbrk+0x64>)
 80025f2:	4a12      	ldr	r2, [pc, #72]	; (800263c <_sbrk+0x68>)
 80025f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025f6:	4b10      	ldr	r3, [pc, #64]	; (8002638 <_sbrk+0x64>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4413      	add	r3, r2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	429a      	cmp	r2, r3
 8002602:	d207      	bcs.n	8002614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002604:	f005 f936 	bl	8007874 <__errno>
 8002608:	4603      	mov	r3, r0
 800260a:	220c      	movs	r2, #12
 800260c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800260e:	f04f 33ff 	mov.w	r3, #4294967295
 8002612:	e009      	b.n	8002628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002614:	4b08      	ldr	r3, [pc, #32]	; (8002638 <_sbrk+0x64>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800261a:	4b07      	ldr	r3, [pc, #28]	; (8002638 <_sbrk+0x64>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4413      	add	r3, r2
 8002622:	4a05      	ldr	r2, [pc, #20]	; (8002638 <_sbrk+0x64>)
 8002624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002626:	68fb      	ldr	r3, [r7, #12]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20004000 	.word	0x20004000
 8002634:	00000400 	.word	0x00000400
 8002638:	20000e44 	.word	0x20000e44
 800263c:	20000e68 	.word	0x20000e68

08002640 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002644:	4b06      	ldr	r3, [pc, #24]	; (8002660 <SystemInit+0x20>)
 8002646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264a:	4a05      	ldr	r2, [pc, #20]	; (8002660 <SystemInit+0x20>)
 800264c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 800266c:	4b22      	ldr	r3, [pc, #136]	; (80026f8 <WIZCHIP_READ+0x94>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002672:	4b21      	ldr	r3, [pc, #132]	; (80026f8 <WIZCHIP_READ+0x94>)
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002678:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <WIZCHIP_READ+0x94>)
 800267a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <WIZCHIP_READ+0x24>
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <WIZCHIP_READ+0x94>)
 8002682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002684:	2b00      	cmp	r3, #0
 8002686:	d114      	bne.n	80026b2 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002688:	4b1b      	ldr	r3, [pc, #108]	; (80026f8 <WIZCHIP_READ+0x94>)
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	0c12      	lsrs	r2, r2, #16
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	4610      	mov	r0, r2
 8002694:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002696:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <WIZCHIP_READ+0x94>)
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	0a12      	lsrs	r2, r2, #8
 800269e:	b2d2      	uxtb	r2, r2
 80026a0:	4610      	mov	r0, r2
 80026a2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80026a4:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <WIZCHIP_READ+0x94>)
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	4610      	mov	r0, r2
 80026ae:	4798      	blx	r3
 80026b0:	e011      	b.n	80026d6 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	0c1b      	lsrs	r3, r3, #16
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	0a1b      	lsrs	r3, r3, #8
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <WIZCHIP_READ+0x94>)
 80026ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026cc:	f107 020c 	add.w	r2, r7, #12
 80026d0:	2103      	movs	r1, #3
 80026d2:	4610      	mov	r0, r2
 80026d4:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80026d6:	4b08      	ldr	r3, [pc, #32]	; (80026f8 <WIZCHIP_READ+0x94>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	4798      	blx	r3
 80026dc:	4603      	mov	r3, r0
 80026de:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80026e0:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <WIZCHIP_READ+0x94>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80026e6:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <WIZCHIP_READ+0x94>)
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	4798      	blx	r3
   return ret;
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000010 	.word	0x20000010

080026fc <WIZCHIP_WRITE>:

void WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];
   WIZCHIP_CRITICAL_ENTER();
 8002708:	4b22      	ldr	r3, [pc, #136]	; (8002794 <WIZCHIP_WRITE+0x98>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800270e:	4b21      	ldr	r3, [pc, #132]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f043 0304 	orr.w	r3, r3, #4
 800271a:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800271c:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <WIZCHIP_WRITE+0x98>)
 800271e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002720:	2b00      	cmp	r3, #0
 8002722:	d119      	bne.n	8002758 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002724:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	0c12      	lsrs	r2, r2, #16
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	4610      	mov	r0, r2
 8002730:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002732:	4b18      	ldr	r3, [pc, #96]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	0a12      	lsrs	r2, r2, #8
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	4610      	mov	r0, r2
 800273e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002740:	4b14      	ldr	r3, [pc, #80]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	b2d2      	uxtb	r2, r2
 8002748:	4610      	mov	r0, r2
 800274a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 800274c:	4b11      	ldr	r3, [pc, #68]	; (8002794 <WIZCHIP_WRITE+0x98>)
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	4610      	mov	r0, r2
 8002754:	4798      	blx	r3
 8002756:	e013      	b.n	8002780 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	0c1b      	lsrs	r3, r3, #16
 800275c:	b2db      	uxtb	r3, r3
 800275e:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	0a1b      	lsrs	r3, r3, #8
 8002764:	b2db      	uxtb	r3, r3
 8002766:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	b2db      	uxtb	r3, r3
 800276c:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	f107 020c 	add.w	r2, r7, #12
 800277a:	2104      	movs	r1, #4
 800277c:	4610      	mov	r0, r2
 800277e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002780:	4b04      	ldr	r3, [pc, #16]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002786:	4b03      	ldr	r3, [pc, #12]	; (8002794 <WIZCHIP_WRITE+0x98>)
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	4798      	blx	r3
}
 800278c:	bf00      	nop
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20000010 	.word	0x20000010

08002798 <WIZCHIP_READ_BUF>:
         
void WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002798:	b590      	push	{r4, r7, lr}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	4613      	mov	r3, r2
 80027a4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80027a6:	4b2b      	ldr	r3, [pc, #172]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	4798      	blx	r3
   WIZCHIP.CS._select();
 80027ac:	4b29      	ldr	r3, [pc, #164]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80027b2:	4b28      	ldr	r3, [pc, #160]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <WIZCHIP_READ_BUF+0x2a>
 80027ba:	4b26      	ldr	r3, [pc, #152]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d126      	bne.n	8002810 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80027c2:	4b24      	ldr	r3, [pc, #144]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	0c12      	lsrs	r2, r2, #16
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	4610      	mov	r0, r2
 80027ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80027d0:	4b20      	ldr	r3, [pc, #128]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	0a12      	lsrs	r2, r2, #8
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	4610      	mov	r0, r2
 80027dc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80027de:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	4610      	mov	r0, r2
 80027e8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80027ea:	2300      	movs	r3, #0
 80027ec:	82fb      	strh	r3, [r7, #22]
 80027ee:	e00a      	b.n	8002806 <WIZCHIP_READ_BUF+0x6e>
		pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80027f0:	4b18      	ldr	r3, [pc, #96]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	8afa      	ldrh	r2, [r7, #22]
 80027f6:	68b9      	ldr	r1, [r7, #8]
 80027f8:	188c      	adds	r4, r1, r2
 80027fa:	4798      	blx	r3
 80027fc:	4603      	mov	r3, r0
 80027fe:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8002800:	8afb      	ldrh	r3, [r7, #22]
 8002802:	3301      	adds	r3, #1
 8002804:	82fb      	strh	r3, [r7, #22]
 8002806:	8afa      	ldrh	r2, [r7, #22]
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	429a      	cmp	r2, r3
 800280c:	d3f0      	bcc.n	80027f0 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800280e:	e017      	b.n	8002840 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	0c1b      	lsrs	r3, r3, #16
 8002814:	b2db      	uxtb	r3, r3
 8002816:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	0a1b      	lsrs	r3, r3, #8
 800281c:	b2db      	uxtb	r3, r3
 800281e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	b2db      	uxtb	r3, r3
 8002824:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002826:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 8002828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282a:	f107 0210 	add.w	r2, r7, #16
 800282e:	2103      	movs	r1, #3
 8002830:	4610      	mov	r0, r2
 8002832:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8002834:	4b07      	ldr	r3, [pc, #28]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 8002836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002838:	88fa      	ldrh	r2, [r7, #6]
 800283a:	4611      	mov	r1, r2
 800283c:	68b8      	ldr	r0, [r7, #8]
 800283e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002840:	4b04      	ldr	r3, [pc, #16]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002846:	4b03      	ldr	r3, [pc, #12]	; (8002854 <WIZCHIP_READ_BUF+0xbc>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	4798      	blx	r3
}
 800284c:	bf00      	nop
 800284e:	371c      	adds	r7, #28
 8002850:	46bd      	mov	sp, r7
 8002852:	bd90      	pop	{r4, r7, pc}
 8002854:	20000010 	.word	0x20000010

08002858 <WIZCHIP_WRITE_BUF>:


void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	4613      	mov	r3, r2
 8002864:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002866:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800286c:	4b29      	ldr	r3, [pc, #164]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f043 0304 	orr.w	r3, r3, #4
 8002878:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800287a:	4b26      	ldr	r3, [pc, #152]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 800287c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800287e:	2b00      	cmp	r3, #0
 8002880:	d126      	bne.n	80028d0 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002882:	4b24      	ldr	r3, [pc, #144]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	0c12      	lsrs	r2, r2, #16
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	4610      	mov	r0, r2
 800288e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002890:	4b20      	ldr	r3, [pc, #128]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	0a12      	lsrs	r2, r2, #8
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	4610      	mov	r0, r2
 800289c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800289e:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	4610      	mov	r0, r2
 80028a8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80028aa:	2300      	movs	r3, #0
 80028ac:	82fb      	strh	r3, [r7, #22]
 80028ae:	e00a      	b.n	80028c6 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80028b0:	4b18      	ldr	r3, [pc, #96]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	8afa      	ldrh	r2, [r7, #22]
 80028b6:	68b9      	ldr	r1, [r7, #8]
 80028b8:	440a      	add	r2, r1
 80028ba:	7812      	ldrb	r2, [r2, #0]
 80028bc:	4610      	mov	r0, r2
 80028be:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80028c0:	8afb      	ldrh	r3, [r7, #22]
 80028c2:	3301      	adds	r3, #1
 80028c4:	82fb      	strh	r3, [r7, #22]
 80028c6:	8afa      	ldrh	r2, [r7, #22]
 80028c8:	88fb      	ldrh	r3, [r7, #6]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d3f0      	bcc.n	80028b0 <WIZCHIP_WRITE_BUF+0x58>
 80028ce:	e017      	b.n	8002900 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else 														// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	0c1b      	lsrs	r3, r3, #16
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	0a1b      	lsrs	r3, r3, #8
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	f107 0210 	add.w	r2, r7, #16
 80028ee:	2103      	movs	r1, #3
 80028f0:	4610      	mov	r0, r2
 80028f2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80028f4:	4b07      	ldr	r3, [pc, #28]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 80028f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f8:	88fa      	ldrh	r2, [r7, #6]
 80028fa:	4611      	mov	r1, r2
 80028fc:	68b8      	ldr	r0, [r7, #8]
 80028fe:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002900:	4b04      	ldr	r3, [pc, #16]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002906:	4b03      	ldr	r3, [pc, #12]	; (8002914 <WIZCHIP_WRITE_BUF+0xbc>)
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	4798      	blx	r3
}
 800290c:	bf00      	nop
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000010 	.word	0x20000010

08002918 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002918:	b590      	push	{r4, r7, lr}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002922:	2300      	movs	r3, #0
 8002924:	81fb      	strh	r3, [r7, #14]
 8002926:	2300      	movs	r3, #0
 8002928:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	3301      	adds	r3, #1
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fe94 	bl	8002664 <WIZCHIP_READ>
 800293c:	4603      	mov	r3, r0
 800293e:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002940:	89bb      	ldrh	r3, [r7, #12]
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	b29c      	uxth	r4, r3
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	3301      	adds	r3, #1
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff fe86 	bl	8002664 <WIZCHIP_READ>
 8002958:	4603      	mov	r3, r0
 800295a:	b29b      	uxth	r3, r3
 800295c:	4423      	add	r3, r4
 800295e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002960:	89bb      	ldrh	r3, [r7, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d01a      	beq.n	800299c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	3301      	adds	r3, #1
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fe76 	bl	8002664 <WIZCHIP_READ>
 8002978:	4603      	mov	r3, r0
 800297a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800297c:	89fb      	ldrh	r3, [r7, #14]
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	b29c      	uxth	r4, r3
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	3301      	adds	r3, #1
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fe68 	bl	8002664 <WIZCHIP_READ>
 8002994:	4603      	mov	r3, r0
 8002996:	b29b      	uxth	r3, r3
 8002998:	4423      	add	r3, r4
 800299a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800299c:	89fa      	ldrh	r2, [r7, #14]
 800299e:	89bb      	ldrh	r3, [r7, #12]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d1c2      	bne.n	800292a <getSn_TX_FSR+0x12>
   return val;
 80029a4:	89fb      	ldrh	r3, [r7, #14]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd90      	pop	{r4, r7, pc}

080029ae <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80029ae:	b590      	push	{r4, r7, lr}
 80029b0:	b085      	sub	sp, #20
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	81fb      	strh	r3, [r7, #14]
 80029bc:	2300      	movs	r3, #0
 80029be:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	3301      	adds	r3, #1
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fe49 	bl	8002664 <WIZCHIP_READ>
 80029d2:	4603      	mov	r3, r0
 80029d4:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80029d6:	89bb      	ldrh	r3, [r7, #12]
 80029d8:	021b      	lsls	r3, r3, #8
 80029da:	b29c      	uxth	r4, r3
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	3301      	adds	r3, #1
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff fe3b 	bl	8002664 <WIZCHIP_READ>
 80029ee:	4603      	mov	r3, r0
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	4423      	add	r3, r4
 80029f4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80029f6:	89bb      	ldrh	r3, [r7, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d01a      	beq.n	8002a32 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80029fc:	79fb      	ldrb	r3, [r7, #7]
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	3301      	adds	r3, #1
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fe2b 	bl	8002664 <WIZCHIP_READ>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002a12:	89fb      	ldrh	r3, [r7, #14]
 8002a14:	021b      	lsls	r3, r3, #8
 8002a16:	b29c      	uxth	r4, r3
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff fe1d 	bl	8002664 <WIZCHIP_READ>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	4423      	add	r3, r4
 8002a30:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002a32:	89fa      	ldrh	r2, [r7, #14]
 8002a34:	89bb      	ldrh	r3, [r7, #12]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d1c2      	bne.n	80029c0 <getSn_RX_RSR+0x12>
   return val;
 8002a3a:	89fb      	ldrh	r3, [r7, #14]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd90      	pop	{r4, r7, pc}

08002a44 <wiz_send_data>:


void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002a44:	b590      	push	{r4, r7, lr}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	6039      	str	r1, [r7, #0]
 8002a4e:	71fb      	strb	r3, [r7, #7]
 8002a50:	4613      	mov	r3, r2
 8002a52:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8002a5c:	88bb      	ldrh	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d048      	beq.n	8002af4 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	3301      	adds	r3, #1
 8002a68:	00db      	lsls	r3, r3, #3
 8002a6a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff fdf8 	bl	8002664 <WIZCHIP_READ>
 8002a74:	4603      	mov	r3, r0
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	021b      	lsls	r3, r3, #8
 8002a7a:	b29c      	uxth	r4, r3
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	3301      	adds	r3, #1
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff fdeb 	bl	8002664 <WIZCHIP_READ>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	4423      	add	r3, r4
 8002a94:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002a96:	89fb      	ldrh	r3, [r7, #14]
 8002a98:	021b      	lsls	r3, r3, #8
 8002a9a:	79fa      	ldrb	r2, [r7, #7]
 8002a9c:	0092      	lsls	r2, r2, #2
 8002a9e:	3202      	adds	r2, #2
 8002aa0:	00d2      	lsls	r2, r2, #3
 8002aa2:	4413      	add	r3, r2
 8002aa4:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002aa6:	88bb      	ldrh	r3, [r7, #4]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	6839      	ldr	r1, [r7, #0]
 8002aac:	68b8      	ldr	r0, [r7, #8]
 8002aae:	f7ff fed3 	bl	8002858 <WIZCHIP_WRITE_BUF>
   ptr += len;
 8002ab2:	89fa      	ldrh	r2, [r7, #14]
 8002ab4:	88bb      	ldrh	r3, [r7, #4]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	3301      	adds	r3, #1
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	89fb      	ldrh	r3, [r7, #14]
 8002aca:	0a1b      	lsrs	r3, r3, #8
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	f7ff fe12 	bl	80026fc <WIZCHIP_WRITE>
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	3301      	adds	r3, #1
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	89fb      	ldrh	r3, [r7, #14]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	4619      	mov	r1, r3
 8002aec:	4610      	mov	r0, r2
 8002aee:	f7ff fe05 	bl	80026fc <WIZCHIP_WRITE>
 8002af2:	e000      	b.n	8002af6 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8002af4:	bf00      	nop
}
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd90      	pop	{r4, r7, pc}

08002afc <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002afc:	b590      	push	{r4, r7, lr}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	6039      	str	r1, [r7, #0]
 8002b06:	71fb      	strb	r3, [r7, #7]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8002b14:	88bb      	ldrh	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d048      	beq.n	8002bac <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	3301      	adds	r3, #1
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff fd9c 	bl	8002664 <WIZCHIP_READ>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	b29c      	uxth	r4, r3
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	3301      	adds	r3, #1
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fd8f 	bl	8002664 <WIZCHIP_READ>
 8002b46:	4603      	mov	r3, r0
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	4423      	add	r3, r4
 8002b4c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002b4e:	89fb      	ldrh	r3, [r7, #14]
 8002b50:	021b      	lsls	r3, r3, #8
 8002b52:	79fa      	ldrb	r2, [r7, #7]
 8002b54:	0092      	lsls	r2, r2, #2
 8002b56:	3203      	adds	r2, #3
 8002b58:	00d2      	lsls	r2, r2, #3
 8002b5a:	4413      	add	r3, r2
 8002b5c:	60bb      	str	r3, [r7, #8]

   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002b5e:	88bb      	ldrh	r3, [r7, #4]
 8002b60:	461a      	mov	r2, r3
 8002b62:	6839      	ldr	r1, [r7, #0]
 8002b64:	68b8      	ldr	r0, [r7, #8]
 8002b66:	f7ff fe17 	bl	8002798 <WIZCHIP_READ_BUF>
   ptr += len;
 8002b6a:	89fa      	ldrh	r2, [r7, #14]
 8002b6c:	88bb      	ldrh	r3, [r7, #4]
 8002b6e:	4413      	add	r3, r2
 8002b70:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	3301      	adds	r3, #1
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002b7e:	461a      	mov	r2, r3
 8002b80:	89fb      	ldrh	r3, [r7, #14]
 8002b82:	0a1b      	lsrs	r3, r3, #8
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	f7ff fdb6 	bl	80026fc <WIZCHIP_WRITE>
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	3301      	adds	r3, #1
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	89fb      	ldrh	r3, [r7, #14]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	f7ff fda9 	bl	80026fc <WIZCHIP_WRITE>
 8002baa:	e000      	b.n	8002bae <wiz_recv_data+0xb2>
   if(len == 0) return;
 8002bac:	bf00      	nop
}
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd90      	pop	{r4, r7, pc}

08002bb4 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	bf00      	nop
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	bf00      	nop
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002bde:	b480      	push	{r7}
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	bf00      	nop
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	70fb      	strb	r3, [r7, #3]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	701a      	strb	r2, [r3, #0]
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	2300      	movs	r3, #0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d002      	beq.n	8002c62 <reg_wizchip_cs_cbfunc+0x16>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d106      	bne.n	8002c70 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002c62:	4b0a      	ldr	r3, [pc, #40]	; (8002c8c <reg_wizchip_cs_cbfunc+0x40>)
 8002c64:	4a0a      	ldr	r2, [pc, #40]	; (8002c90 <reg_wizchip_cs_cbfunc+0x44>)
 8002c66:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002c68:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <reg_wizchip_cs_cbfunc+0x40>)
 8002c6a:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <reg_wizchip_cs_cbfunc+0x48>)
 8002c6c:	619a      	str	r2, [r3, #24]
 8002c6e:	e006      	b.n	8002c7e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002c70:	4a06      	ldr	r2, [pc, #24]	; (8002c8c <reg_wizchip_cs_cbfunc+0x40>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8002c76:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <reg_wizchip_cs_cbfunc+0x40>)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	6193      	str	r3, [r2, #24]
   }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000010 	.word	0x20000010
 8002c90:	08002bd1 	.word	0x08002bd1
 8002c94:	08002bdf 	.word	0x08002bdf

08002c98 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002ca2:	bf00      	nop
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f9      	beq.n	8002ca4 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d002      	beq.n	8002cbc <reg_wizchip_spi_cbfunc+0x24>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d106      	bne.n	8002cca <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002cbc:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cbe:	4a0a      	ldr	r2, [pc, #40]	; (8002ce8 <reg_wizchip_spi_cbfunc+0x50>)
 8002cc0:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002cc2:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cc4:	4a09      	ldr	r2, [pc, #36]	; (8002cec <reg_wizchip_spi_cbfunc+0x54>)
 8002cc6:	621a      	str	r2, [r3, #32]
 8002cc8:	e006      	b.n	8002cd8 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002cca:	4a06      	ldr	r2, [pc, #24]	; (8002ce4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	6213      	str	r3, [r2, #32]
   }
}
 8002cd6:	bf00      	nop
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	20000010 	.word	0x20000010
 8002ce8:	08002c25 	.word	0x08002c25
 8002cec:	08002c35 	.word	0x08002c35

08002cf0 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b087      	sub	sp, #28
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	6039      	str	r1, [r7, #0]
 8002cfa:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8002d00:	2300      	movs	r3, #0
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	2300      	movs	r3, #0
 8002d06:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	2b0f      	cmp	r3, #15
 8002d0c:	f200 80c2 	bhi.w	8002e94 <ctlwizchip+0x1a4>
 8002d10:	a201      	add	r2, pc, #4	; (adr r2, 8002d18 <ctlwizchip+0x28>)
 8002d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d16:	bf00      	nop
 8002d18:	08002d59 	.word	0x08002d59
 8002d1c:	08002d5f 	.word	0x08002d5f
 8002d20:	08002d8b 	.word	0x08002d8b
 8002d24:	08002d7f 	.word	0x08002d7f
 8002d28:	08002d99 	.word	0x08002d99
 8002d2c:	08002da5 	.word	0x08002da5
 8002d30:	08002db3 	.word	0x08002db3
 8002d34:	08002dd9 	.word	0x08002dd9
 8002d38:	08002dff 	.word	0x08002dff
 8002d3c:	08002e39 	.word	0x08002e39
 8002d40:	08002e3f 	.word	0x08002e3f
 8002d44:	08002e47 	.word	0x08002e47
 8002d48:	08002e9b 	.word	0x08002e9b
 8002d4c:	08002e4f 	.word	0x08002e4f
 8002d50:	08002e5d 	.word	0x08002e5d
 8002d54:	08002e79 	.word	0x08002e79
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002d58:	f000 f8a8 	bl	8002eac <wizchip_sw_reset>
         break;
 8002d5c:	e09e      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4611      	mov	r1, r2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 f8e5 	bl	8002f44 <wizchip_init>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	e08f      	b.n	8002e9e <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f000 f96a 	bl	800305c <wizchip_clrinterrupt>
         break;
 8002d88:	e088      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002d8a:	f000 f99b 	bl	80030c4 <wizchip_getinterrupt>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	461a      	mov	r2, r3
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	801a      	strh	r2, [r3, #0]
         break;
 8002d96:	e081      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f9b6 	bl	800310e <wizchip_setinterruptmask>
         break;         
 8002da2:	e07b      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002da4:	f000 f9ce 	bl	8003144 <wizchip_getinterruptmask>
 8002da8:	4603      	mov	r3, r0
 8002daa:	461a      	mov	r2, r3
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	801a      	strh	r2, [r3, #0]
         break;
 8002db0:	e074      	b.n	8002e9c <ctlwizchip+0x1ac>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	0a1b      	lsrs	r3, r3, #8
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002dc2:	f7ff fc9b 	bl	80026fc <WIZCHIP_WRITE>
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	881b      	ldrh	r3, [r3, #0]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	4619      	mov	r1, r3
 8002dce:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002dd2:	f7ff fc93 	bl	80026fc <WIZCHIP_WRITE>
         break;
 8002dd6:	e061      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002dd8:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002ddc:	f7ff fc42 	bl	8002664 <WIZCHIP_READ>
 8002de0:	4603      	mov	r3, r0
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	021b      	lsls	r3, r3, #8
 8002de6:	b29c      	uxth	r4, r3
 8002de8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002dec:	f7ff fc3a 	bl	8002664 <WIZCHIP_READ>
 8002df0:	4603      	mov	r3, r0
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	4423      	add	r3, r4
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	801a      	strh	r2, [r3, #0]
         break;
 8002dfc:	e04e      	b.n	8002e9c <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002dfe:	4b2a      	ldr	r3, [pc, #168]	; (8002ea8 <ctlwizchip+0x1b8>)
 8002e00:	789a      	ldrb	r2, [r3, #2]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	4a27      	ldr	r2, [pc, #156]	; (8002ea8 <ctlwizchip+0x1b8>)
 8002e0c:	78d2      	ldrb	r2, [r2, #3]
 8002e0e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	3302      	adds	r3, #2
 8002e14:	4a24      	ldr	r2, [pc, #144]	; (8002ea8 <ctlwizchip+0x1b8>)
 8002e16:	7912      	ldrb	r2, [r2, #4]
 8002e18:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	3303      	adds	r3, #3
 8002e1e:	4a22      	ldr	r2, [pc, #136]	; (8002ea8 <ctlwizchip+0x1b8>)
 8002e20:	7952      	ldrb	r2, [r2, #5]
 8002e22:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	3304      	adds	r3, #4
 8002e28:	4a1f      	ldr	r2, [pc, #124]	; (8002ea8 <ctlwizchip+0x1b8>)
 8002e2a:	7992      	ldrb	r2, [r2, #6]
 8002e2c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	3305      	adds	r3, #5
 8002e32:	2200      	movs	r2, #0
 8002e34:	701a      	strb	r2, [r3, #0]
         break;
 8002e36:	e031      	b.n	8002e9c <ctlwizchip+0x1ac>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8002e38:	f000 f9d6 	bl	80031e8 <wizphy_reset>
         break;
 8002e3c:	e02e      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002e3e:	6838      	ldr	r0, [r7, #0]
 8002e40:	f000 f9f9 	bl	8003236 <wizphy_setphyconf>
         break;
 8002e44:	e02a      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8002e46:	6838      	ldr	r0, [r7, #0]
 8002e48:	f000 fa37 	bl	80032ba <wizphy_getphyconf>
         break;
 8002e4c:	e026      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 fa9a 	bl	800338c <wizphy_setphypmode>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	e020      	b.n	8002e9e <ctlwizchip+0x1ae>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8002e5c:	f000 f9ab 	bl	80031b6 <wizphy_getphypmode>
 8002e60:	4603      	mov	r3, r0
 8002e62:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002e64:	7dfb      	ldrb	r3, [r7, #23]
 8002e66:	2bff      	cmp	r3, #255	; 0xff
 8002e68:	d102      	bne.n	8002e70 <ctlwizchip+0x180>
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	e016      	b.n	8002e9e <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	7dfa      	ldrb	r2, [r7, #23]
 8002e74:	701a      	strb	r2, [r3, #0]
         break;
 8002e76:	e011      	b.n	8002e9c <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002e78:	f000 f987 	bl	800318a <wizphy_getphylink>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
 8002e82:	2bff      	cmp	r3, #255	; 0xff
 8002e84:	d102      	bne.n	8002e8c <ctlwizchip+0x19c>
 8002e86:	f04f 33ff 	mov.w	r3, #4294967295
 8002e8a:	e008      	b.n	8002e9e <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	7dfa      	ldrb	r2, [r7, #23]
 8002e90:	701a      	strb	r2, [r3, #0]
         break;
 8002e92:	e003      	b.n	8002e9c <ctlwizchip+0x1ac>
   #endif      
      default:
         return -1;
 8002e94:	f04f 33ff 	mov.w	r3, #4294967295
 8002e98:	e001      	b.n	8002e9e <ctlwizchip+0x1ae>
         break;
 8002e9a:	bf00      	nop
   }
   return 0;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd90      	pop	{r4, r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000010 	.word	0x20000010

08002eac <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8002eb2:	1d3b      	adds	r3, r7, #4
 8002eb4:	2206      	movs	r2, #6
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002ebc:	f7ff fc6c 	bl	8002798 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002ec0:	f107 0314 	add.w	r3, r7, #20
 8002ec4:	2204      	movs	r2, #4
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002ecc:	f7ff fc64 	bl	8002798 <WIZCHIP_READ_BUF>
 8002ed0:	f107 0310 	add.w	r3, r7, #16
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002edc:	f7ff fc5c 	bl	8002798 <WIZCHIP_READ_BUF>
 8002ee0:	f107 030c 	add.w	r3, r7, #12
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002eec:	f7ff fc54 	bl	8002798 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002ef0:	2180      	movs	r1, #128	; 0x80
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f7ff fc02 	bl	80026fc <WIZCHIP_WRITE>
   getMR(); // for delay
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f7ff fbb3 	bl	8002664 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002efe:	1d3b      	adds	r3, r7, #4
 8002f00:	2206      	movs	r2, #6
 8002f02:	4619      	mov	r1, r3
 8002f04:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002f08:	f7ff fca6 	bl	8002858 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002f0c:	f107 0314 	add.w	r3, r7, #20
 8002f10:	2204      	movs	r2, #4
 8002f12:	4619      	mov	r1, r3
 8002f14:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f18:	f7ff fc9e 	bl	8002858 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002f1c:	f107 0310 	add.w	r3, r7, #16
 8002f20:	2204      	movs	r2, #4
 8002f22:	4619      	mov	r1, r3
 8002f24:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002f28:	f7ff fc96 	bl	8002858 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002f2c:	f107 030c 	add.w	r3, r7, #12
 8002f30:	2204      	movs	r2, #4
 8002f32:	4619      	mov	r1, r3
 8002f34:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002f38:	f7ff fc8e 	bl	8002858 <WIZCHIP_WRITE_BUF>
}
 8002f3c:	bf00      	nop
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002f52:	f7ff ffab 	bl	8002eac <wizchip_sw_reset>
   if(txsize)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d03b      	beq.n	8002fd4 <wizchip_init+0x90>
   {
      tmp = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f60:	2300      	movs	r3, #0
 8002f62:	73fb      	strb	r3, [r7, #15]
 8002f64:	e015      	b.n	8002f92 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	781a      	ldrb	r2, [r3, #0]
 8002f70:	7bbb      	ldrb	r3, [r7, #14]
 8002f72:	4413      	add	r3, r2
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8002f78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f7c:	2b10      	cmp	r3, #16
 8002f7e:	dd02      	ble.n	8002f86 <wizchip_init+0x42>
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	e066      	b.n	8003054 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	73fb      	strb	r3, [r7, #15]
 8002f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f96:	2b07      	cmp	r3, #7
 8002f98:	dde5      	ble.n	8002f66 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	73fb      	strb	r3, [r7, #15]
 8002f9e:	e015      	b.n	8002fcc <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8002fa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	f7ff fb9e 	bl	80026fc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd0:	2b07      	cmp	r3, #7
 8002fd2:	dde5      	ble.n	8002fa0 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d03b      	beq.n	8003052 <wizchip_init+0x10e>
   {
      tmp = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002fde:	2300      	movs	r3, #0
 8002fe0:	73fb      	strb	r3, [r7, #15]
 8002fe2:	e015      	b.n	8003010 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8002fe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	4413      	add	r3, r2
 8002fec:	781a      	ldrb	r2, [r3, #0]
 8002fee:	7bbb      	ldrb	r3, [r7, #14]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8002ff6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ffa:	2b10      	cmp	r3, #16
 8002ffc:	dd02      	ble.n	8003004 <wizchip_init+0xc0>
 8002ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8003002:	e027      	b.n	8003054 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003004:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	3301      	adds	r3, #1
 800300c:	b2db      	uxtb	r3, r3
 800300e:	73fb      	strb	r3, [r7, #15]
 8003010:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003014:	2b07      	cmp	r3, #7
 8003016:	dde5      	ble.n	8002fe4 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003018:	2300      	movs	r3, #0
 800301a:	73fb      	strb	r3, [r7, #15]
 800301c:	e015      	b.n	800304a <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800301e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	3301      	adds	r3, #1
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800302c:	4618      	mov	r0, r3
 800302e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	4413      	add	r3, r2
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	4619      	mov	r1, r3
 800303a:	f7ff fb5f 	bl	80026fc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800303e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	3301      	adds	r3, #1
 8003046:	b2db      	uxtb	r3, r3
 8003048:	73fb      	strb	r3, [r7, #15]
 800304a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304e:	2b07      	cmp	r3, #7
 8003050:	dde5      	ble.n	800301e <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8003066:	88fb      	ldrh	r3, [r7, #6]
 8003068:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800306a:	88fb      	ldrh	r3, [r7, #6]
 800306c:	0a1b      	lsrs	r3, r3, #8
 800306e:	b29b      	uxth	r3, r3
 8003070:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8003072:	7bfb      	ldrb	r3, [r7, #15]
 8003074:	f023 030f 	bic.w	r3, r3, #15
 8003078:	b2db      	uxtb	r3, r3
 800307a:	4619      	mov	r1, r3
 800307c:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8003080:	f7ff fb3c 	bl	80026fc <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8003084:	2300      	movs	r3, #0
 8003086:	73fb      	strb	r3, [r7, #15]
 8003088:	e014      	b.n	80030b4 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 800308a:	7bba      	ldrb	r2, [r7, #14]
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	fa42 f303 	asr.w	r3, r2, r3
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d009      	beq.n	80030ae <wizchip_clrinterrupt+0x52>
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	3301      	adds	r3, #1
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80030a6:	211f      	movs	r1, #31
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff fb27 	bl	80026fc <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80030ae:	7bfb      	ldrb	r3, [r7, #15]
 80030b0:	3301      	adds	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	2b07      	cmp	r3, #7
 80030b8:	d9e7      	bls.n	800308a <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80030ba:	bf00      	nop
 80030bc:	bf00      	nop
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80030ca:	2300      	movs	r3, #0
 80030cc:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80030d2:	2300      	movs	r3, #0
 80030d4:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80030d6:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80030da:	f7ff fac3 	bl	8002664 <WIZCHIP_READ>
 80030de:	4603      	mov	r3, r0
 80030e0:	f023 030f 	bic.w	r3, r3, #15
 80030e4:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80030e6:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80030ea:	f7ff fabb 	bl	8002664 <WIZCHIP_READ>
 80030ee:	4603      	mov	r3, r0
 80030f0:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80030f2:	79bb      	ldrb	r3, [r7, #6]
 80030f4:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80030f6:	88bb      	ldrh	r3, [r7, #4]
 80030f8:	021b      	lsls	r3, r3, #8
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	b29b      	uxth	r3, r3
 8003100:	4413      	add	r3, r2
 8003102:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003104:	88bb      	ldrh	r3, [r7, #4]
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b084      	sub	sp, #16
 8003112:	af00      	add	r7, sp, #0
 8003114:	4603      	mov	r3, r0
 8003116:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 800311c:	88fb      	ldrh	r3, [r7, #6]
 800311e:	0a1b      	lsrs	r3, r3, #8
 8003120:	b29b      	uxth	r3, r3
 8003122:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8003124:	7bfb      	ldrb	r3, [r7, #15]
 8003126:	4619      	mov	r1, r3
 8003128:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800312c:	f7ff fae6 	bl	80026fc <WIZCHIP_WRITE>
   setSIMR(simr);
 8003130:	7bbb      	ldrb	r3, [r7, #14]
 8003132:	4619      	mov	r1, r3
 8003134:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003138:	f7ff fae0 	bl	80026fc <WIZCHIP_WRITE>
#endif   
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800314e:	2300      	movs	r3, #0
 8003150:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003152:	2300      	movs	r3, #0
 8003154:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8003156:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800315a:	f7ff fa83 	bl	8002664 <WIZCHIP_READ>
 800315e:	4603      	mov	r3, r0
 8003160:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8003162:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003166:	f7ff fa7d 	bl	8002664 <WIZCHIP_READ>
 800316a:	4603      	mov	r3, r0
 800316c:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800316e:	79bb      	ldrb	r3, [r7, #6]
 8003170:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8003172:	88bb      	ldrh	r3, [r7, #4]
 8003174:	021b      	lsls	r3, r3, #8
 8003176:	b29a      	uxth	r2, r3
 8003178:	79fb      	ldrb	r3, [r7, #7]
 800317a:	b29b      	uxth	r3, r3
 800317c:	4413      	add	r3, r2
 800317e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003180:	88bb      	ldrh	r3, [r7, #4]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8003190:	2300      	movs	r3, #0
 8003192:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8003194:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003198:	f7ff fa64 	bl	8002664 <WIZCHIP_READ>
 800319c:	4603      	mov	r3, r0
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80031a6:	2301      	movs	r3, #1
 80031a8:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80031aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80031c0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80031c4:	f7ff fa4e 	bl	8002664 <WIZCHIP_READ>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031ce:	2b30      	cmp	r3, #48	; 0x30
 80031d0:	d102      	bne.n	80031d8 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80031d2:	2301      	movs	r3, #1
 80031d4:	71fb      	strb	r3, [r7, #7]
 80031d6:	e001      	b.n	80031dc <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80031d8:	2300      	movs	r3, #0
 80031da:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80031dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80031ee:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80031f2:	f7ff fa37 	bl	8002664 <WIZCHIP_READ>
 80031f6:	4603      	mov	r3, r0
 80031f8:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003200:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	4619      	mov	r1, r3
 8003206:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800320a:	f7ff fa77 	bl	80026fc <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800320e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003212:	f7ff fa27 	bl	8002664 <WIZCHIP_READ>
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003220:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	4619      	mov	r1, r3
 8003226:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800322a:	f7ff fa67 	bl	80026fc <WIZCHIP_WRITE>
}
 800322e:	bf00      	nop
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b084      	sub	sp, #16
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800323e:	2300      	movs	r3, #0
 8003240:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d104      	bne.n	8003254 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003250:	73fb      	strb	r3, [r7, #15]
 8003252:	e003      	b.n	800325c <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8003254:	7bfb      	ldrb	r3, [r7, #15]
 8003256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800325a:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	785b      	ldrb	r3, [r3, #1]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d104      	bne.n	800326e <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003264:	7bfb      	ldrb	r3, [r7, #15]
 8003266:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800326a:	73fb      	strb	r3, [r7, #15]
 800326c:	e019      	b.n	80032a2 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	78db      	ldrb	r3, [r3, #3]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d10d      	bne.n	8003292 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	789b      	ldrb	r3, [r3, #2]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d104      	bne.n	8003288 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	f043 0318 	orr.w	r3, r3, #24
 8003284:	73fb      	strb	r3, [r7, #15]
 8003286:	e00c      	b.n	80032a2 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	f043 0308 	orr.w	r3, r3, #8
 800328e:	73fb      	strb	r3, [r7, #15]
 8003290:	e007      	b.n	80032a2 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	789b      	ldrb	r3, [r3, #2]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d103      	bne.n	80032a2 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	f043 0310 	orr.w	r3, r3, #16
 80032a0:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	4619      	mov	r1, r3
 80032a6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80032aa:	f7ff fa27 	bl	80026fc <WIZCHIP_WRITE>
   wizphy_reset();
 80032ae:	f7ff ff9b 	bl	80031e8 <wizphy_reset>
}
 80032b2:	bf00      	nop
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b084      	sub	sp, #16
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80032c6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80032ca:	f7ff f9cb 	bl	8002664 <WIZCHIP_READ>
 80032ce:	4603      	mov	r3, r0
 80032d0:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
 80032d4:	119b      	asrs	r3, r3, #6
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032e8:	2b20      	cmp	r3, #32
 80032ea:	d001      	beq.n	80032f0 <wizphy_getphyconf+0x36>
 80032ec:	2b38      	cmp	r3, #56	; 0x38
 80032ee:	d103      	bne.n	80032f8 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	705a      	strb	r2, [r3, #1]
         break;
 80032f6:	e003      	b.n	8003300 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	705a      	strb	r2, [r3, #1]
         break;
 80032fe:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003300:	7bfb      	ldrb	r3, [r7, #15]
 8003302:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003306:	3b10      	subs	r3, #16
 8003308:	2b10      	cmp	r3, #16
 800330a:	bf8c      	ite	hi
 800330c:	2201      	movhi	r2, #1
 800330e:	2200      	movls	r2, #0
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	2a00      	cmp	r2, #0
 8003314:	d111      	bne.n	800333a <wizphy_getphyconf+0x80>
 8003316:	2201      	movs	r2, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003320:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf14      	ite	ne
 8003328:	2301      	movne	r3, #1
 800332a:	2300      	moveq	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <wizphy_getphyconf+0x80>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	709a      	strb	r2, [r3, #2]
         break;
 8003338:	e003      	b.n	8003342 <wizphy_getphyconf+0x88>
      default:
         phyconf->speed = PHY_SPEED_10;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	709a      	strb	r2, [r3, #2]
         break;
 8003340:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003342:	7bfb      	ldrb	r3, [r7, #15]
 8003344:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003348:	3b08      	subs	r3, #8
 800334a:	2b18      	cmp	r3, #24
 800334c:	bf8c      	ite	hi
 800334e:	2201      	movhi	r2, #1
 8003350:	2200      	movls	r2, #0
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	2a00      	cmp	r2, #0
 8003356:	d111      	bne.n	800337c <wizphy_getphyconf+0xc2>
 8003358:	2201      	movs	r2, #1
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003362:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003366:	2b00      	cmp	r3, #0
 8003368:	bf14      	ite	ne
 800336a:	2301      	movne	r3, #1
 800336c:	2300      	moveq	r3, #0
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d003      	beq.n	800337c <wizphy_getphyconf+0xc2>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	70da      	strb	r2, [r3, #3]
         break;
 800337a:	e003      	b.n	8003384 <wizphy_getphyconf+0xca>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	70da      	strb	r2, [r3, #3]
         break;
 8003382:	bf00      	nop
   }
}
 8003384:	bf00      	nop
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	4603      	mov	r3, r0
 8003394:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8003396:	2300      	movs	r3, #0
 8003398:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800339a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800339e:	f7ff f961 	bl	8002664 <WIZCHIP_READ>
 80033a2:	4603      	mov	r3, r0
 80033a4:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
 80033a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d102      	bne.n	80033b6 <wizphy_setphypmode+0x2a>
 80033b0:	f04f 33ff 	mov.w	r3, #4294967295
 80033b4:	e030      	b.n	8003418 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80033bc:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80033be:	79fb      	ldrb	r3, [r7, #7]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d104      	bne.n	80033ce <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
 80033c6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80033ca:	73fb      	strb	r3, [r7, #15]
 80033cc:	e003      	b.n	80033d6 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80033d4:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	4619      	mov	r1, r3
 80033da:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80033de:	f7ff f98d 	bl	80026fc <WIZCHIP_WRITE>
   wizphy_reset();
 80033e2:	f7ff ff01 	bl	80031e8 <wizphy_reset>
   tmp = getPHYCFGR();
 80033e6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80033ea:	f7ff f93b 	bl	8002664 <WIZCHIP_READ>
 80033ee:	4603      	mov	r3, r0
 80033f0:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d106      	bne.n	8003406 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
 80033fa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <wizphy_setphypmode+0x88>
 8003402:	2300      	movs	r3, #0
 8003404:	e008      	b.n	8003418 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <wizphy_setphypmode+0x88>
 8003410:	2300      	movs	r3, #0
 8003412:	e001      	b.n	8003418 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8003414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2206      	movs	r2, #6
 800342c:	4619      	mov	r1, r3
 800342e:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003432:	f7ff fa11 	bl	8002858 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	330e      	adds	r3, #14
 800343a:	2204      	movs	r2, #4
 800343c:	4619      	mov	r1, r3
 800343e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003442:	f7ff fa09 	bl	8002858 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	330a      	adds	r3, #10
 800344a:	2204      	movs	r2, #4
 800344c:	4619      	mov	r1, r3
 800344e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003452:	f7ff fa01 	bl	8002858 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3306      	adds	r3, #6
 800345a:	2204      	movs	r2, #4
 800345c:	4619      	mov	r1, r3
 800345e:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003462:	f7ff f9f9 	bl	8002858 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	7c9a      	ldrb	r2, [r3, #18]
 800346a:	4b0b      	ldr	r3, [pc, #44]	; (8003498 <wizchip_setnetinfo+0x78>)
 800346c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	7cda      	ldrb	r2, [r3, #19]
 8003472:	4b09      	ldr	r3, [pc, #36]	; (8003498 <wizchip_setnetinfo+0x78>)
 8003474:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	7d1a      	ldrb	r2, [r3, #20]
 800347a:	4b07      	ldr	r3, [pc, #28]	; (8003498 <wizchip_setnetinfo+0x78>)
 800347c:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7d5a      	ldrb	r2, [r3, #21]
 8003482:	4b05      	ldr	r3, [pc, #20]	; (8003498 <wizchip_setnetinfo+0x78>)
 8003484:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7d9a      	ldrb	r2, [r3, #22]
 800348a:	4b04      	ldr	r3, [pc, #16]	; (800349c <wizchip_setnetinfo+0x7c>)
 800348c:	701a      	strb	r2, [r3, #0]
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000e48 	.word	0x20000e48
 800349c:	20000e4c 	.word	0x20000e4c

080034a0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2206      	movs	r2, #6
 80034ac:	4619      	mov	r1, r3
 80034ae:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80034b2:	f7ff f971 	bl	8002798 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	330e      	adds	r3, #14
 80034ba:	2204      	movs	r2, #4
 80034bc:	4619      	mov	r1, r3
 80034be:	f44f 7080 	mov.w	r0, #256	; 0x100
 80034c2:	f7ff f969 	bl	8002798 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	330a      	adds	r3, #10
 80034ca:	2204      	movs	r2, #4
 80034cc:	4619      	mov	r1, r3
 80034ce:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80034d2:	f7ff f961 	bl	8002798 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3306      	adds	r3, #6
 80034da:	2204      	movs	r2, #4
 80034dc:	4619      	mov	r1, r3
 80034de:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80034e2:	f7ff f959 	bl	8002798 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80034e6:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <wizchip_getnetinfo+0x78>)
 80034e8:	781a      	ldrb	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80034ee:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <wizchip_getnetinfo+0x78>)
 80034f0:	785a      	ldrb	r2, [r3, #1]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80034f6:	4b08      	ldr	r3, [pc, #32]	; (8003518 <wizchip_getnetinfo+0x78>)
 80034f8:	789a      	ldrb	r2, [r3, #2]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80034fe:	4b06      	ldr	r3, [pc, #24]	; (8003518 <wizchip_getnetinfo+0x78>)
 8003500:	78da      	ldrb	r2, [r3, #3]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003506:	4b05      	ldr	r3, [pc, #20]	; (800351c <wizchip_getnetinfo+0x7c>)
 8003508:	781a      	ldrb	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	759a      	strb	r2, [r3, #22]
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000e48 	.word	0x20000e48
 800351c:	20000e4c 	.word	0x20000e4c

08003520 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003558 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003524:	480d      	ldr	r0, [pc, #52]	; (800355c <LoopForever+0x6>)
  ldr r1, =_edata
 8003526:	490e      	ldr	r1, [pc, #56]	; (8003560 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003528:	4a0e      	ldr	r2, [pc, #56]	; (8003564 <LoopForever+0xe>)
  movs r3, #0
 800352a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800352c:	e002      	b.n	8003534 <LoopCopyDataInit>

0800352e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800352e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003532:	3304      	adds	r3, #4

08003534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003538:	d3f9      	bcc.n	800352e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800353a:	4a0b      	ldr	r2, [pc, #44]	; (8003568 <LoopForever+0x12>)
  ldr r4, =_ebss
 800353c:	4c0b      	ldr	r4, [pc, #44]	; (800356c <LoopForever+0x16>)
  movs r3, #0
 800353e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003540:	e001      	b.n	8003546 <LoopFillZerobss>

08003542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003544:	3204      	adds	r2, #4

08003546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003548:	d3fb      	bcc.n	8003542 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800354a:	f7ff f879 	bl	8002640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800354e:	f004 f997 	bl	8007880 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003552:	f7fd fb09 	bl	8000b68 <main>

08003556 <LoopForever>:

LoopForever:
    b LoopForever
 8003556:	e7fe      	b.n	8003556 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003558:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800355c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003560:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8003564:	08007d14 	.word	0x08007d14
  ldr r2, =_sbss
 8003568:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 800356c:	20000e64 	.word	0x20000e64

08003570 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003570:	e7fe      	b.n	8003570 <ADC1_IRQHandler>
	...

08003574 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003578:	4b08      	ldr	r3, [pc, #32]	; (800359c <HAL_Init+0x28>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a07      	ldr	r2, [pc, #28]	; (800359c <HAL_Init+0x28>)
 800357e:	f043 0310 	orr.w	r3, r3, #16
 8003582:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003584:	2003      	movs	r0, #3
 8003586:	f000 f973 	bl	8003870 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800358a:	2000      	movs	r0, #0
 800358c:	f000 f808 	bl	80035a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003590:	f7fe fe42 	bl	8002218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40022000 	.word	0x40022000

080035a0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035a8:	4b12      	ldr	r3, [pc, #72]	; (80035f4 <HAL_InitTick+0x54>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b12      	ldr	r3, [pc, #72]	; (80035f8 <HAL_InitTick+0x58>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	4619      	mov	r1, r3
 80035b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 f999 	bl	80038f6 <HAL_SYSTICK_Config>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e00e      	b.n	80035ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b0f      	cmp	r3, #15
 80035d2:	d80a      	bhi.n	80035ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035d4:	2200      	movs	r2, #0
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295
 80035dc:	f000 f953 	bl	8003886 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035e0:	4a06      	ldr	r2, [pc, #24]	; (80035fc <HAL_InitTick+0x5c>)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
 80035e8:	e000      	b.n	80035ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	2000000c 	.word	0x2000000c
 80035f8:	20000040 	.word	0x20000040
 80035fc:	2000003c 	.word	0x2000003c

08003600 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003604:	4b06      	ldr	r3, [pc, #24]	; (8003620 <HAL_IncTick+0x20>)
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	461a      	mov	r2, r3
 800360a:	4b06      	ldr	r3, [pc, #24]	; (8003624 <HAL_IncTick+0x24>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4413      	add	r3, r2
 8003610:	4a04      	ldr	r2, [pc, #16]	; (8003624 <HAL_IncTick+0x24>)
 8003612:	6013      	str	r3, [r2, #0]
}
 8003614:	bf00      	nop
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	20000040 	.word	0x20000040
 8003624:	20000e50 	.word	0x20000e50

08003628 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return uwTick;  
 800362c:	4b03      	ldr	r3, [pc, #12]	; (800363c <HAL_GetTick+0x14>)
 800362e:	681b      	ldr	r3, [r3, #0]
}
 8003630:	4618      	mov	r0, r3
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	20000e50 	.word	0x20000e50

08003640 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003648:	f7ff ffee 	bl	8003628 <HAL_GetTick>
 800364c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003658:	d005      	beq.n	8003666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800365a:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <HAL_Delay+0x44>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4413      	add	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003666:	bf00      	nop
 8003668:	f7ff ffde 	bl	8003628 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	429a      	cmp	r2, r3
 8003676:	d8f7      	bhi.n	8003668 <HAL_Delay+0x28>
  {
  }
}
 8003678:	bf00      	nop
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000040 	.word	0x20000040

08003688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003698:	4b0c      	ldr	r3, [pc, #48]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036a4:	4013      	ands	r3, r2
 80036a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ba:	4a04      	ldr	r2, [pc, #16]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	60d3      	str	r3, [r2, #12]
}
 80036c0:	bf00      	nop
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	e000ed00 	.word	0xe000ed00

080036d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d4:	4b04      	ldr	r3, [pc, #16]	; (80036e8 <__NVIC_GetPriorityGrouping+0x18>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	f003 0307 	and.w	r3, r3, #7
}
 80036de:	4618      	mov	r0, r3
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	e000ed00 	.word	0xe000ed00

080036ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	db0b      	blt.n	8003716 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	f003 021f 	and.w	r2, r3, #31
 8003704:	4907      	ldr	r1, [pc, #28]	; (8003724 <__NVIC_EnableIRQ+0x38>)
 8003706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	2001      	movs	r0, #1
 800370e:	fa00 f202 	lsl.w	r2, r0, r2
 8003712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	e000e100 	.word	0xe000e100

08003728 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003736:	2b00      	cmp	r3, #0
 8003738:	db12      	blt.n	8003760 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	f003 021f 	and.w	r2, r3, #31
 8003740:	490a      	ldr	r1, [pc, #40]	; (800376c <__NVIC_DisableIRQ+0x44>)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	2001      	movs	r0, #1
 800374a:	fa00 f202 	lsl.w	r2, r0, r2
 800374e:	3320      	adds	r3, #32
 8003750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003754:	f3bf 8f4f 	dsb	sy
}
 8003758:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800375a:	f3bf 8f6f 	isb	sy
}
 800375e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000e100 	.word	0xe000e100

08003770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	6039      	str	r1, [r7, #0]
 800377a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003780:	2b00      	cmp	r3, #0
 8003782:	db0a      	blt.n	800379a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	b2da      	uxtb	r2, r3
 8003788:	490c      	ldr	r1, [pc, #48]	; (80037bc <__NVIC_SetPriority+0x4c>)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	0112      	lsls	r2, r2, #4
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	440b      	add	r3, r1
 8003794:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003798:	e00a      	b.n	80037b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	b2da      	uxtb	r2, r3
 800379e:	4908      	ldr	r1, [pc, #32]	; (80037c0 <__NVIC_SetPriority+0x50>)
 80037a0:	79fb      	ldrb	r3, [r7, #7]
 80037a2:	f003 030f 	and.w	r3, r3, #15
 80037a6:	3b04      	subs	r3, #4
 80037a8:	0112      	lsls	r2, r2, #4
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	440b      	add	r3, r1
 80037ae:	761a      	strb	r2, [r3, #24]
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	e000e100 	.word	0xe000e100
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b089      	sub	sp, #36	; 0x24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f1c3 0307 	rsb	r3, r3, #7
 80037de:	2b04      	cmp	r3, #4
 80037e0:	bf28      	it	cs
 80037e2:	2304      	movcs	r3, #4
 80037e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	3304      	adds	r3, #4
 80037ea:	2b06      	cmp	r3, #6
 80037ec:	d902      	bls.n	80037f4 <NVIC_EncodePriority+0x30>
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	3b03      	subs	r3, #3
 80037f2:	e000      	b.n	80037f6 <NVIC_EncodePriority+0x32>
 80037f4:	2300      	movs	r3, #0
 80037f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f8:	f04f 32ff 	mov.w	r2, #4294967295
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43da      	mvns	r2, r3
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	401a      	ands	r2, r3
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800380c:	f04f 31ff 	mov.w	r1, #4294967295
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	fa01 f303 	lsl.w	r3, r1, r3
 8003816:	43d9      	mvns	r1, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800381c:	4313      	orrs	r3, r2
         );
}
 800381e:	4618      	mov	r0, r3
 8003820:	3724      	adds	r7, #36	; 0x24
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
	...

0800382c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	3b01      	subs	r3, #1
 8003838:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800383c:	d301      	bcc.n	8003842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800383e:	2301      	movs	r3, #1
 8003840:	e00f      	b.n	8003862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003842:	4a0a      	ldr	r2, [pc, #40]	; (800386c <SysTick_Config+0x40>)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3b01      	subs	r3, #1
 8003848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800384a:	210f      	movs	r1, #15
 800384c:	f04f 30ff 	mov.w	r0, #4294967295
 8003850:	f7ff ff8e 	bl	8003770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003854:	4b05      	ldr	r3, [pc, #20]	; (800386c <SysTick_Config+0x40>)
 8003856:	2200      	movs	r2, #0
 8003858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800385a:	4b04      	ldr	r3, [pc, #16]	; (800386c <SysTick_Config+0x40>)
 800385c:	2207      	movs	r2, #7
 800385e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	e000e010 	.word	0xe000e010

08003870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff ff05 	bl	8003688 <__NVIC_SetPriorityGrouping>
}
 800387e:	bf00      	nop
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b086      	sub	sp, #24
 800388a:	af00      	add	r7, sp, #0
 800388c:	4603      	mov	r3, r0
 800388e:	60b9      	str	r1, [r7, #8]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003898:	f7ff ff1a 	bl	80036d0 <__NVIC_GetPriorityGrouping>
 800389c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	68b9      	ldr	r1, [r7, #8]
 80038a2:	6978      	ldr	r0, [r7, #20]
 80038a4:	f7ff ff8e 	bl	80037c4 <NVIC_EncodePriority>
 80038a8:	4602      	mov	r2, r0
 80038aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ae:	4611      	mov	r1, r2
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff ff5d 	bl	8003770 <__NVIC_SetPriority>
}
 80038b6:	bf00      	nop
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b082      	sub	sp, #8
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	4603      	mov	r3, r0
 80038c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff ff0d 	bl	80036ec <__NVIC_EnableIRQ>
}
 80038d2:	bf00      	nop
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b082      	sub	sp, #8
 80038de:	af00      	add	r7, sp, #0
 80038e0:	4603      	mov	r3, r0
 80038e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80038e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff ff1d 	bl	8003728 <__NVIC_DisableIRQ>
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ff94 	bl	800382c <SysTick_Config>
 8003904:	4603      	mov	r3, r0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003910:	b480      	push	{r7}
 8003912:	b087      	sub	sp, #28
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800391a:	2300      	movs	r3, #0
 800391c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800391e:	e14e      	b.n	8003bbe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	2101      	movs	r1, #1
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	fa01 f303 	lsl.w	r3, r1, r3
 800392c:	4013      	ands	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 8140 	beq.w	8003bb8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0303 	and.w	r3, r3, #3
 8003940:	2b01      	cmp	r3, #1
 8003942:	d005      	beq.n	8003950 <HAL_GPIO_Init+0x40>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f003 0303 	and.w	r3, r3, #3
 800394c:	2b02      	cmp	r3, #2
 800394e:	d130      	bne.n	80039b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	2203      	movs	r2, #3
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4313      	orrs	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003986:	2201      	movs	r2, #1
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	43db      	mvns	r3, r3
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	4013      	ands	r3, r2
 8003994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	f003 0201 	and.w	r2, r3, #1
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	fa02 f303 	lsl.w	r3, r2, r3
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f003 0303 	and.w	r3, r3, #3
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	d017      	beq.n	80039ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	2203      	movs	r2, #3
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4013      	ands	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689a      	ldr	r2, [r3, #8]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d123      	bne.n	8003a42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	08da      	lsrs	r2, r3, #3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3208      	adds	r2, #8
 8003a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	220f      	movs	r2, #15
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	43db      	mvns	r3, r3
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	691a      	ldr	r2, [r3, #16]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	08da      	lsrs	r2, r3, #3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3208      	adds	r2, #8
 8003a3c:	6939      	ldr	r1, [r7, #16]
 8003a3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43db      	mvns	r3, r3
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	4013      	ands	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f003 0203 	and.w	r2, r3, #3
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f000 809a 	beq.w	8003bb8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a84:	4b55      	ldr	r3, [pc, #340]	; (8003bdc <HAL_GPIO_Init+0x2cc>)
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	4a54      	ldr	r2, [pc, #336]	; (8003bdc <HAL_GPIO_Init+0x2cc>)
 8003a8a:	f043 0301 	orr.w	r3, r3, #1
 8003a8e:	6193      	str	r3, [r2, #24]
 8003a90:	4b52      	ldr	r3, [pc, #328]	; (8003bdc <HAL_GPIO_Init+0x2cc>)
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a9c:	4a50      	ldr	r2, [pc, #320]	; (8003be0 <HAL_GPIO_Init+0x2d0>)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	089b      	lsrs	r3, r3, #2
 8003aa2:	3302      	adds	r3, #2
 8003aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f003 0303 	and.w	r3, r3, #3
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	220f      	movs	r2, #15
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003ac6:	d013      	beq.n	8003af0 <HAL_GPIO_Init+0x1e0>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a46      	ldr	r2, [pc, #280]	; (8003be4 <HAL_GPIO_Init+0x2d4>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d00d      	beq.n	8003aec <HAL_GPIO_Init+0x1dc>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a45      	ldr	r2, [pc, #276]	; (8003be8 <HAL_GPIO_Init+0x2d8>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d007      	beq.n	8003ae8 <HAL_GPIO_Init+0x1d8>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a44      	ldr	r2, [pc, #272]	; (8003bec <HAL_GPIO_Init+0x2dc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d101      	bne.n	8003ae4 <HAL_GPIO_Init+0x1d4>
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e006      	b.n	8003af2 <HAL_GPIO_Init+0x1e2>
 8003ae4:	2305      	movs	r3, #5
 8003ae6:	e004      	b.n	8003af2 <HAL_GPIO_Init+0x1e2>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e002      	b.n	8003af2 <HAL_GPIO_Init+0x1e2>
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <HAL_GPIO_Init+0x1e2>
 8003af0:	2300      	movs	r3, #0
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	f002 0203 	and.w	r2, r2, #3
 8003af8:	0092      	lsls	r2, r2, #2
 8003afa:	4093      	lsls	r3, r2
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b02:	4937      	ldr	r1, [pc, #220]	; (8003be0 <HAL_GPIO_Init+0x2d0>)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	089b      	lsrs	r3, r3, #2
 8003b08:	3302      	adds	r3, #2
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b10:	4b37      	ldr	r3, [pc, #220]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003b34:	4a2e      	ldr	r2, [pc, #184]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b3a:	4b2d      	ldr	r3, [pc, #180]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	43db      	mvns	r3, r3
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	4013      	ands	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003b5e:	4a24      	ldr	r2, [pc, #144]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b64:	4b22      	ldr	r3, [pc, #136]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	4013      	ands	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b88:	4a19      	ldr	r2, [pc, #100]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b8e:	4b18      	ldr	r3, [pc, #96]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	43db      	mvns	r3, r3
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003bb2:	4a0f      	ldr	r2, [pc, #60]	; (8003bf0 <HAL_GPIO_Init+0x2e0>)
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f47f aea9 	bne.w	8003920 <HAL_GPIO_Init+0x10>
  }
}
 8003bce:	bf00      	nop
 8003bd0:	bf00      	nop
 8003bd2:	371c      	adds	r7, #28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	40010000 	.word	0x40010000
 8003be4:	48000400 	.word	0x48000400
 8003be8:	48000800 	.word	0x48000800
 8003bec:	48000c00 	.word	0x48000c00
 8003bf0:	40010400 	.word	0x40010400

08003bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	807b      	strh	r3, [r7, #2]
 8003c00:	4613      	mov	r3, r2
 8003c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c04:	787b      	ldrb	r3, [r7, #1]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c0a:	887a      	ldrh	r2, [r7, #2]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c10:	e002      	b.n	8003c18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c12:	887a      	ldrh	r2, [r7, #2]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c2e:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c30:	695a      	ldr	r2, [r3, #20]
 8003c32:	88fb      	ldrh	r3, [r7, #6]
 8003c34:	4013      	ands	r3, r2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d006      	beq.n	8003c48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c3a:	4a05      	ldr	r2, [pc, #20]	; (8003c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c3c:	88fb      	ldrh	r3, [r7, #6]
 8003c3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c40:	88fb      	ldrh	r3, [r7, #6]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd fb5c 	bl	8001300 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c48:	bf00      	nop
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40010400 	.word	0x40010400

08003c54 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8003c58:	4b05      	ldr	r3, [pc, #20]	; (8003c70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a04      	ldr	r2, [pc, #16]	; (8003c70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c62:	6013      	str	r3, [r2, #0]
}
 8003c64:	bf00      	nop
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40007000 	.word	0x40007000

08003c74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c80:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c84:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d102      	bne.n	8003c9a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	f001 b823 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 817d 	beq.w	8003faa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003cb0:	4bbc      	ldr	r3, [pc, #752]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 030c 	and.w	r3, r3, #12
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d00c      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003cbc:	4bb9      	ldr	r3, [pc, #740]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f003 030c 	and.w	r3, r3, #12
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d15c      	bne.n	8003d82 <HAL_RCC_OscConfig+0x10e>
 8003cc8:	4bb6      	ldr	r3, [pc, #728]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cd4:	d155      	bne.n	8003d82 <HAL_RCC_OscConfig+0x10e>
 8003cd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cda:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cde:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003ce2:	fa93 f3a3 	rbit	r3, r3
 8003ce6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8003cea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cee:	fab3 f383 	clz	r3, r3
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	095b      	lsrs	r3, r3, #5
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d102      	bne.n	8003d08 <HAL_RCC_OscConfig+0x94>
 8003d02:	4ba8      	ldr	r3, [pc, #672]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	e015      	b.n	8003d34 <HAL_RCC_OscConfig+0xc0>
 8003d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d0c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d10:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003d14:	fa93 f3a3 	rbit	r3, r3
 8003d18:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003d1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d20:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003d24:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003d28:	fa93 f3a3 	rbit	r3, r3
 8003d2c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003d30:	4b9c      	ldr	r3, [pc, #624]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d38:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003d3c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003d40:	fa92 f2a2 	rbit	r2, r2
 8003d44:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003d48:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003d4c:	fab2 f282 	clz	r2, r2
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	f042 0220 	orr.w	r2, r2, #32
 8003d56:	b2d2      	uxtb	r2, r2
 8003d58:	f002 021f 	and.w	r2, r2, #31
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 811f 	beq.w	8003fa8 <HAL_RCC_OscConfig+0x334>
 8003d6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f040 8116 	bne.w	8003fa8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f000 bfaf 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d92:	d106      	bne.n	8003da2 <HAL_RCC_OscConfig+0x12e>
 8003d94:	4b83      	ldr	r3, [pc, #524]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a82      	ldr	r2, [pc, #520]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	e036      	b.n	8003e10 <HAL_RCC_OscConfig+0x19c>
 8003da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003da6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10c      	bne.n	8003dcc <HAL_RCC_OscConfig+0x158>
 8003db2:	4b7c      	ldr	r3, [pc, #496]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a7b      	ldr	r2, [pc, #492]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003db8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dbc:	6013      	str	r3, [r2, #0]
 8003dbe:	4b79      	ldr	r3, [pc, #484]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a78      	ldr	r2, [pc, #480]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003dc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	e021      	b.n	8003e10 <HAL_RCC_OscConfig+0x19c>
 8003dcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dd0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ddc:	d10c      	bne.n	8003df8 <HAL_RCC_OscConfig+0x184>
 8003dde:	4b71      	ldr	r3, [pc, #452]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a70      	ldr	r2, [pc, #448]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003de4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003de8:	6013      	str	r3, [r2, #0]
 8003dea:	4b6e      	ldr	r3, [pc, #440]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a6d      	ldr	r2, [pc, #436]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	e00b      	b.n	8003e10 <HAL_RCC_OscConfig+0x19c>
 8003df8:	4b6a      	ldr	r3, [pc, #424]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a69      	ldr	r2, [pc, #420]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	4b67      	ldr	r3, [pc, #412]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a66      	ldr	r2, [pc, #408]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003e0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e0e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e10:	4b64      	ldr	r3, [pc, #400]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e14:	f023 020f 	bic.w	r2, r3, #15
 8003e18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	495f      	ldr	r1, [pc, #380]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d059      	beq.n	8003eee <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3a:	f7ff fbf5 	bl	8003628 <HAL_GetTick>
 8003e3e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e42:	e00a      	b.n	8003e5a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e44:	f7ff fbf0 	bl	8003628 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b64      	cmp	r3, #100	; 0x64
 8003e52:	d902      	bls.n	8003e5a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	f000 bf43 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8003e5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e5e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003e66:	fa93 f3a3 	rbit	r3, r3
 8003e6a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003e6e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e72:	fab3 f383 	clz	r3, r3
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	095b      	lsrs	r3, r3, #5
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	f043 0301 	orr.w	r3, r3, #1
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d102      	bne.n	8003e8c <HAL_RCC_OscConfig+0x218>
 8003e86:	4b47      	ldr	r3, [pc, #284]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	e015      	b.n	8003eb8 <HAL_RCC_OscConfig+0x244>
 8003e8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e90:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e94:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003e98:	fa93 f3a3 	rbit	r3, r3
 8003e9c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003ea0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ea4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003ea8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003eac:	fa93 f3a3 	rbit	r3, r3
 8003eb0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003eb4:	4b3b      	ldr	r3, [pc, #236]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ebc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003ec0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003ec4:	fa92 f2a2 	rbit	r2, r2
 8003ec8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003ecc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003ed0:	fab2 f282 	clz	r2, r2
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	f042 0220 	orr.w	r2, r2, #32
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	f002 021f 	and.w	r2, r2, #31
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d0ab      	beq.n	8003e44 <HAL_RCC_OscConfig+0x1d0>
 8003eec:	e05d      	b.n	8003faa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eee:	f7ff fb9b 	bl	8003628 <HAL_GetTick>
 8003ef2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ef6:	e00a      	b.n	8003f0e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7ff fb96 	bl	8003628 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b64      	cmp	r3, #100	; 0x64
 8003f06:	d902      	bls.n	8003f0e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	f000 bee9 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8003f0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f12:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f16:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003f1a:	fa93 f3a3 	rbit	r3, r3
 8003f1e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003f22:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f26:	fab3 f383 	clz	r3, r3
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	095b      	lsrs	r3, r3, #5
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d102      	bne.n	8003f40 <HAL_RCC_OscConfig+0x2cc>
 8003f3a:	4b1a      	ldr	r3, [pc, #104]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	e015      	b.n	8003f6c <HAL_RCC_OscConfig+0x2f8>
 8003f40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f44:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f48:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003f4c:	fa93 f3a3 	rbit	r3, r3
 8003f50:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003f54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f58:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003f5c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003f60:	fa93 f3a3 	rbit	r3, r3
 8003f64:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003f68:	4b0e      	ldr	r3, [pc, #56]	; (8003fa4 <HAL_RCC_OscConfig+0x330>)
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f70:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003f74:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003f78:	fa92 f2a2 	rbit	r2, r2
 8003f7c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003f80:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003f84:	fab2 f282 	clz	r2, r2
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	f042 0220 	orr.w	r2, r2, #32
 8003f8e:	b2d2      	uxtb	r2, r2
 8003f90:	f002 021f 	and.w	r2, r2, #31
 8003f94:	2101      	movs	r1, #1
 8003f96:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1ab      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x284>
 8003fa0:	e003      	b.n	8003faa <HAL_RCC_OscConfig+0x336>
 8003fa2:	bf00      	nop
 8003fa4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003faa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 817d 	beq.w	80042ba <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003fc0:	4ba6      	ldr	r3, [pc, #664]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 030c 	and.w	r3, r3, #12
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00b      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003fcc:	4ba3      	ldr	r3, [pc, #652]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f003 030c 	and.w	r3, r3, #12
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d172      	bne.n	80040be <HAL_RCC_OscConfig+0x44a>
 8003fd8:	4ba0      	ldr	r3, [pc, #640]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d16c      	bne.n	80040be <HAL_RCC_OscConfig+0x44a>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003fee:	fa93 f3a3 	rbit	r3, r3
 8003ff2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003ff6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffa:	fab3 f383 	clz	r3, r3
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	095b      	lsrs	r3, r3, #5
 8004002:	b2db      	uxtb	r3, r3
 8004004:	f043 0301 	orr.w	r3, r3, #1
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b01      	cmp	r3, #1
 800400c:	d102      	bne.n	8004014 <HAL_RCC_OscConfig+0x3a0>
 800400e:	4b93      	ldr	r3, [pc, #588]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	e013      	b.n	800403c <HAL_RCC_OscConfig+0x3c8>
 8004014:	2302      	movs	r3, #2
 8004016:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800401e:	fa93 f3a3 	rbit	r3, r3
 8004022:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004026:	2302      	movs	r3, #2
 8004028:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800402c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004030:	fa93 f3a3 	rbit	r3, r3
 8004034:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004038:	4b88      	ldr	r3, [pc, #544]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	2202      	movs	r2, #2
 800403e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004042:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004046:	fa92 f2a2 	rbit	r2, r2
 800404a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800404e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004052:	fab2 f282 	clz	r2, r2
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	f042 0220 	orr.w	r2, r2, #32
 800405c:	b2d2      	uxtb	r2, r2
 800405e:	f002 021f 	and.w	r2, r2, #31
 8004062:	2101      	movs	r1, #1
 8004064:	fa01 f202 	lsl.w	r2, r1, r2
 8004068:	4013      	ands	r3, r2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCC_OscConfig+0x410>
 800406e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004072:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d002      	beq.n	8004084 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	f000 be2e 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004084:	4b75      	ldr	r3, [pc, #468]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800408c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004090:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	21f8      	movs	r1, #248	; 0xf8
 800409a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800409e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80040a2:	fa91 f1a1 	rbit	r1, r1
 80040a6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80040aa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80040ae:	fab1 f181 	clz	r1, r1
 80040b2:	b2c9      	uxtb	r1, r1
 80040b4:	408b      	lsls	r3, r1
 80040b6:	4969      	ldr	r1, [pc, #420]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040bc:	e0fd      	b.n	80042ba <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 8088 	beq.w	80041e0 <HAL_RCC_OscConfig+0x56c>
 80040d0:	2301      	movs	r3, #1
 80040d2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80040da:	fa93 f3a3 	rbit	r3, r3
 80040de:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80040e2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e6:	fab3 f383 	clz	r3, r3
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80040f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	461a      	mov	r2, r3
 80040f8:	2301      	movs	r3, #1
 80040fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fc:	f7ff fa94 	bl	8003628 <HAL_GetTick>
 8004100:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004104:	e00a      	b.n	800411c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004106:	f7ff fa8f 	bl	8003628 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d902      	bls.n	800411c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	f000 bde2 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
 800411c:	2302      	movs	r3, #2
 800411e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004122:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004126:	fa93 f3a3 	rbit	r3, r3
 800412a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800412e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	b2db      	uxtb	r3, r3
 800413c:	f043 0301 	orr.w	r3, r3, #1
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b01      	cmp	r3, #1
 8004144:	d102      	bne.n	800414c <HAL_RCC_OscConfig+0x4d8>
 8004146:	4b45      	ldr	r3, [pc, #276]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	e013      	b.n	8004174 <HAL_RCC_OscConfig+0x500>
 800414c:	2302      	movs	r3, #2
 800414e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004152:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004156:	fa93 f3a3 	rbit	r3, r3
 800415a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800415e:	2302      	movs	r3, #2
 8004160:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004164:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004168:	fa93 f3a3 	rbit	r3, r3
 800416c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004170:	4b3a      	ldr	r3, [pc, #232]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	2202      	movs	r2, #2
 8004176:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800417a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800417e:	fa92 f2a2 	rbit	r2, r2
 8004182:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004186:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800418a:	fab2 f282 	clz	r2, r2
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	f042 0220 	orr.w	r2, r2, #32
 8004194:	b2d2      	uxtb	r2, r2
 8004196:	f002 021f 	and.w	r2, r2, #31
 800419a:	2101      	movs	r1, #1
 800419c:	fa01 f202 	lsl.w	r2, r1, r2
 80041a0:	4013      	ands	r3, r2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0af      	beq.n	8004106 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a6:	4b2d      	ldr	r3, [pc, #180]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	21f8      	movs	r1, #248	; 0xf8
 80041bc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80041c4:	fa91 f1a1 	rbit	r1, r1
 80041c8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80041cc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80041d0:	fab1 f181 	clz	r1, r1
 80041d4:	b2c9      	uxtb	r1, r1
 80041d6:	408b      	lsls	r3, r1
 80041d8:	4920      	ldr	r1, [pc, #128]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	600b      	str	r3, [r1, #0]
 80041de:	e06c      	b.n	80042ba <HAL_RCC_OscConfig+0x646>
 80041e0:	2301      	movs	r3, #1
 80041e2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80041ea:	fa93 f3a3 	rbit	r3, r3
 80041ee:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80041f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041f6:	fab3 f383 	clz	r3, r3
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004200:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	461a      	mov	r2, r3
 8004208:	2300      	movs	r3, #0
 800420a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800420c:	f7ff fa0c 	bl	8003628 <HAL_GetTick>
 8004210:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004214:	e00a      	b.n	800422c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004216:	f7ff fa07 	bl	8003628 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d902      	bls.n	800422c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	f000 bd5a 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
 800422c:	2302      	movs	r3, #2
 800422e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004232:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004236:	fa93 f3a3 	rbit	r3, r3
 800423a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800423e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004242:	fab3 f383 	clz	r3, r3
 8004246:	b2db      	uxtb	r3, r3
 8004248:	095b      	lsrs	r3, r3, #5
 800424a:	b2db      	uxtb	r3, r3
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b01      	cmp	r3, #1
 8004254:	d104      	bne.n	8004260 <HAL_RCC_OscConfig+0x5ec>
 8004256:	4b01      	ldr	r3, [pc, #4]	; (800425c <HAL_RCC_OscConfig+0x5e8>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	e015      	b.n	8004288 <HAL_RCC_OscConfig+0x614>
 800425c:	40021000 	.word	0x40021000
 8004260:	2302      	movs	r3, #2
 8004262:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004266:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800426a:	fa93 f3a3 	rbit	r3, r3
 800426e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004272:	2302      	movs	r3, #2
 8004274:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004278:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800427c:	fa93 f3a3 	rbit	r3, r3
 8004280:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004284:	4bc8      	ldr	r3, [pc, #800]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	2202      	movs	r2, #2
 800428a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800428e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004292:	fa92 f2a2 	rbit	r2, r2
 8004296:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800429a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800429e:	fab2 f282 	clz	r2, r2
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	f042 0220 	orr.w	r2, r2, #32
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	f002 021f 	and.w	r2, r2, #31
 80042ae:	2101      	movs	r1, #1
 80042b0:	fa01 f202 	lsl.w	r2, r1, r2
 80042b4:	4013      	ands	r3, r2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1ad      	bne.n	8004216 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f000 8110 	beq.w	80044f0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d079      	beq.n	80043d4 <HAL_RCC_OscConfig+0x760>
 80042e0:	2301      	movs	r3, #1
 80042e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80042ea:	fa93 f3a3 	rbit	r3, r3
 80042ee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80042f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042f6:	fab3 f383 	clz	r3, r3
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	461a      	mov	r2, r3
 80042fe:	4bab      	ldr	r3, [pc, #684]	; (80045ac <HAL_RCC_OscConfig+0x938>)
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	461a      	mov	r2, r3
 8004306:	2301      	movs	r3, #1
 8004308:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800430a:	f7ff f98d 	bl	8003628 <HAL_GetTick>
 800430e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004312:	e00a      	b.n	800432a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004314:	f7ff f988 	bl	8003628 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d902      	bls.n	800432a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	f000 bcdb 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
 800432a:	2302      	movs	r3, #2
 800432c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004330:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004334:	fa93 f3a3 	rbit	r3, r3
 8004338:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800433c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004340:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004344:	2202      	movs	r2, #2
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800434c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	fa93 f2a3 	rbit	r2, r3
 8004356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800435a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004364:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004368:	2202      	movs	r2, #2
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004370:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	fa93 f2a3 	rbit	r2, r3
 800437a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800437e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004382:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004384:	4b88      	ldr	r3, [pc, #544]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 8004386:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004388:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800438c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004390:	2102      	movs	r1, #2
 8004392:	6019      	str	r1, [r3, #0]
 8004394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004398:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	fa93 f1a3 	rbit	r1, r3
 80043a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043a6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80043aa:	6019      	str	r1, [r3, #0]
  return result;
 80043ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043b0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	fab3 f383 	clz	r3, r3
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	2101      	movs	r1, #1
 80043c8:	fa01 f303 	lsl.w	r3, r1, r3
 80043cc:	4013      	ands	r3, r2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0a0      	beq.n	8004314 <HAL_RCC_OscConfig+0x6a0>
 80043d2:	e08d      	b.n	80044f0 <HAL_RCC_OscConfig+0x87c>
 80043d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043d8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80043dc:	2201      	movs	r2, #1
 80043de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043e4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	fa93 f2a3 	rbit	r2, r3
 80043ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043f2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80043f6:	601a      	str	r2, [r3, #0]
  return result;
 80043f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043fc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004400:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004402:	fab3 f383 	clz	r3, r3
 8004406:	b2db      	uxtb	r3, r3
 8004408:	461a      	mov	r2, r3
 800440a:	4b68      	ldr	r3, [pc, #416]	; (80045ac <HAL_RCC_OscConfig+0x938>)
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	461a      	mov	r2, r3
 8004412:	2300      	movs	r3, #0
 8004414:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004416:	f7ff f907 	bl	8003628 <HAL_GetTick>
 800441a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800441e:	e00a      	b.n	8004436 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004420:	f7ff f902 	bl	8003628 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d902      	bls.n	8004436 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	f000 bc55 	b.w	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8004436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800443a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800443e:	2202      	movs	r2, #2
 8004440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004446:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	fa93 f2a3 	rbit	r2, r3
 8004450:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004454:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800445e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004462:	2202      	movs	r2, #2
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800446a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	fa93 f2a3 	rbit	r2, r3
 8004474:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004478:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004482:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004486:	2202      	movs	r2, #2
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800448e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	fa93 f2a3 	rbit	r2, r3
 8004498:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800449c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80044a0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a2:	4b41      	ldr	r3, [pc, #260]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 80044a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044aa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80044ae:	2102      	movs	r1, #2
 80044b0:	6019      	str	r1, [r3, #0]
 80044b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044b6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	fa93 f1a3 	rbit	r1, r3
 80044c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044c4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80044c8:	6019      	str	r1, [r3, #0]
  return result;
 80044ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ce:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	fab3 f383 	clz	r3, r3
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	f003 031f 	and.w	r3, r3, #31
 80044e4:	2101      	movs	r1, #1
 80044e6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d197      	bne.n	8004420 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0304 	and.w	r3, r3, #4
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 81a1 	beq.w	8004848 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004506:	2300      	movs	r3, #0
 8004508:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800450c:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d116      	bne.n	8004546 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004518:	4b23      	ldr	r3, [pc, #140]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	4a22      	ldr	r2, [pc, #136]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 800451e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004522:	61d3      	str	r3, [r2, #28]
 8004524:	4b20      	ldr	r3, [pc, #128]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800452c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004530:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800453a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800453e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004540:	2301      	movs	r3, #1
 8004542:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004546:	4b1a      	ldr	r3, [pc, #104]	; (80045b0 <HAL_RCC_OscConfig+0x93c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454e:	2b00      	cmp	r3, #0
 8004550:	d11a      	bne.n	8004588 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004552:	4b17      	ldr	r3, [pc, #92]	; (80045b0 <HAL_RCC_OscConfig+0x93c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a16      	ldr	r2, [pc, #88]	; (80045b0 <HAL_RCC_OscConfig+0x93c>)
 8004558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800455c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800455e:	f7ff f863 	bl	8003628 <HAL_GetTick>
 8004562:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004566:	e009      	b.n	800457c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004568:	f7ff f85e 	bl	8003628 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b64      	cmp	r3, #100	; 0x64
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e3b1      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457c:	4b0c      	ldr	r3, [pc, #48]	; (80045b0 <HAL_RCC_OscConfig+0x93c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0ef      	beq.n	8004568 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004588:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800458c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d10d      	bne.n	80045b4 <HAL_RCC_OscConfig+0x940>
 8004598:	4b03      	ldr	r3, [pc, #12]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	4a02      	ldr	r2, [pc, #8]	; (80045a8 <HAL_RCC_OscConfig+0x934>)
 800459e:	f043 0301 	orr.w	r3, r3, #1
 80045a2:	6213      	str	r3, [r2, #32]
 80045a4:	e03c      	b.n	8004620 <HAL_RCC_OscConfig+0x9ac>
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000
 80045ac:	10908120 	.word	0x10908120
 80045b0:	40007000 	.word	0x40007000
 80045b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10c      	bne.n	80045de <HAL_RCC_OscConfig+0x96a>
 80045c4:	4bc1      	ldr	r3, [pc, #772]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	4ac0      	ldr	r2, [pc, #768]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045ca:	f023 0301 	bic.w	r3, r3, #1
 80045ce:	6213      	str	r3, [r2, #32]
 80045d0:	4bbe      	ldr	r3, [pc, #760]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	4abd      	ldr	r2, [pc, #756]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045d6:	f023 0304 	bic.w	r3, r3, #4
 80045da:	6213      	str	r3, [r2, #32]
 80045dc:	e020      	b.n	8004620 <HAL_RCC_OscConfig+0x9ac>
 80045de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	2b05      	cmp	r3, #5
 80045ec:	d10c      	bne.n	8004608 <HAL_RCC_OscConfig+0x994>
 80045ee:	4bb7      	ldr	r3, [pc, #732]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	4ab6      	ldr	r2, [pc, #728]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045f4:	f043 0304 	orr.w	r3, r3, #4
 80045f8:	6213      	str	r3, [r2, #32]
 80045fa:	4bb4      	ldr	r3, [pc, #720]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	4ab3      	ldr	r2, [pc, #716]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6213      	str	r3, [r2, #32]
 8004606:	e00b      	b.n	8004620 <HAL_RCC_OscConfig+0x9ac>
 8004608:	4bb0      	ldr	r3, [pc, #704]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	4aaf      	ldr	r2, [pc, #700]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 800460e:	f023 0301 	bic.w	r3, r3, #1
 8004612:	6213      	str	r3, [r2, #32]
 8004614:	4bad      	ldr	r3, [pc, #692]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	4aac      	ldr	r2, [pc, #688]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 800461a:	f023 0304 	bic.w	r3, r3, #4
 800461e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004620:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004624:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 8081 	beq.w	8004734 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004632:	f7fe fff9 	bl	8003628 <HAL_GetTick>
 8004636:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800463a:	e00b      	b.n	8004654 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800463c:	f7fe fff4 	bl	8003628 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	f241 3288 	movw	r2, #5000	; 0x1388
 800464c:	4293      	cmp	r3, r2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e345      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8004654:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004658:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800465c:	2202      	movs	r2, #2
 800465e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004660:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004664:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	fa93 f2a3 	rbit	r2, r3
 800466e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004672:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004676:	601a      	str	r2, [r3, #0]
 8004678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800467c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004680:	2202      	movs	r2, #2
 8004682:	601a      	str	r2, [r3, #0]
 8004684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004688:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	fa93 f2a3 	rbit	r2, r3
 8004692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004696:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800469a:	601a      	str	r2, [r3, #0]
  return result;
 800469c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046a0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80046a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a6:	fab3 f383 	clz	r3, r3
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	095b      	lsrs	r3, r3, #5
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	f043 0302 	orr.w	r3, r3, #2
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d102      	bne.n	80046c0 <HAL_RCC_OscConfig+0xa4c>
 80046ba:	4b84      	ldr	r3, [pc, #528]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	e013      	b.n	80046e8 <HAL_RCC_OscConfig+0xa74>
 80046c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046c4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80046c8:	2202      	movs	r2, #2
 80046ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046d0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	fa93 f2a3 	rbit	r2, r3
 80046da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046de:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	4b79      	ldr	r3, [pc, #484]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80046ec:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80046f0:	2102      	movs	r1, #2
 80046f2:	6011      	str	r1, [r2, #0]
 80046f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80046f8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80046fc:	6812      	ldr	r2, [r2, #0]
 80046fe:	fa92 f1a2 	rbit	r1, r2
 8004702:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004706:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800470a:	6011      	str	r1, [r2, #0]
  return result;
 800470c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004710:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004714:	6812      	ldr	r2, [r2, #0]
 8004716:	fab2 f282 	clz	r2, r2
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	f002 021f 	and.w	r2, r2, #31
 8004726:	2101      	movs	r1, #1
 8004728:	fa01 f202 	lsl.w	r2, r1, r2
 800472c:	4013      	ands	r3, r2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d084      	beq.n	800463c <HAL_RCC_OscConfig+0x9c8>
 8004732:	e07f      	b.n	8004834 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004734:	f7fe ff78 	bl	8003628 <HAL_GetTick>
 8004738:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473c:	e00b      	b.n	8004756 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800473e:	f7fe ff73 	bl	8003628 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	f241 3288 	movw	r2, #5000	; 0x1388
 800474e:	4293      	cmp	r3, r2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e2c4      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8004756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800475a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800475e:	2202      	movs	r2, #2
 8004760:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004766:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	fa93 f2a3 	rbit	r2, r3
 8004770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004774:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800477e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004782:	2202      	movs	r2, #2
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800478a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	fa93 f2a3 	rbit	r2, r3
 8004794:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004798:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800479c:	601a      	str	r2, [r3, #0]
  return result;
 800479e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047a2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80047a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047a8:	fab3 f383 	clz	r3, r3
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	f043 0302 	orr.w	r3, r3, #2
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d102      	bne.n	80047c2 <HAL_RCC_OscConfig+0xb4e>
 80047bc:	4b43      	ldr	r3, [pc, #268]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	e013      	b.n	80047ea <HAL_RCC_OscConfig+0xb76>
 80047c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047c6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80047ca:	2202      	movs	r2, #2
 80047cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	fa93 f2a3 	rbit	r2, r3
 80047dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047e0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	4b39      	ldr	r3, [pc, #228]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80047ee:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80047f2:	2102      	movs	r1, #2
 80047f4:	6011      	str	r1, [r2, #0]
 80047f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80047fa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	fa92 f1a2 	rbit	r1, r2
 8004804:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004808:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800480c:	6011      	str	r1, [r2, #0]
  return result;
 800480e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004812:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004816:	6812      	ldr	r2, [r2, #0]
 8004818:	fab2 f282 	clz	r2, r2
 800481c:	b2d2      	uxtb	r2, r2
 800481e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	f002 021f 	and.w	r2, r2, #31
 8004828:	2101      	movs	r1, #1
 800482a:	fa01 f202 	lsl.w	r2, r1, r2
 800482e:	4013      	ands	r3, r2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d184      	bne.n	800473e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004834:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004838:	2b01      	cmp	r3, #1
 800483a:	d105      	bne.n	8004848 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800483c:	4b23      	ldr	r3, [pc, #140]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 800483e:	69db      	ldr	r3, [r3, #28]
 8004840:	4a22      	ldr	r2, [pc, #136]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 8004842:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004846:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800484c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69db      	ldr	r3, [r3, #28]
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8242 	beq.w	8004cde <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800485a:	4b1c      	ldr	r3, [pc, #112]	; (80048cc <HAL_RCC_OscConfig+0xc58>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f003 030c 	and.w	r3, r3, #12
 8004862:	2b08      	cmp	r3, #8
 8004864:	f000 8213 	beq.w	8004c8e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	2b02      	cmp	r3, #2
 8004876:	f040 8162 	bne.w	8004b3e <HAL_RCC_OscConfig+0xeca>
 800487a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800487e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004882:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004886:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004888:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800488c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	fa93 f2a3 	rbit	r2, r3
 8004896:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800489a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800489e:	601a      	str	r2, [r3, #0]
  return result;
 80048a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048a4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80048a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048aa:	fab3 f383 	clz	r3, r3
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80048b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	461a      	mov	r2, r3
 80048bc:	2300      	movs	r3, #0
 80048be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c0:	f7fe feb2 	bl	8003628 <HAL_GetTick>
 80048c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048c8:	e00c      	b.n	80048e4 <HAL_RCC_OscConfig+0xc70>
 80048ca:	bf00      	nop
 80048cc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048d0:	f7fe feaa 	bl	8003628 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d901      	bls.n	80048e4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e1fd      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
 80048e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048e8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80048ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80048f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	fa93 f2a3 	rbit	r2, r3
 8004900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004904:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004908:	601a      	str	r2, [r3, #0]
  return result;
 800490a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800490e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004912:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004914:	fab3 f383 	clz	r3, r3
 8004918:	b2db      	uxtb	r3, r3
 800491a:	095b      	lsrs	r3, r3, #5
 800491c:	b2db      	uxtb	r3, r3
 800491e:	f043 0301 	orr.w	r3, r3, #1
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b01      	cmp	r3, #1
 8004926:	d102      	bne.n	800492e <HAL_RCC_OscConfig+0xcba>
 8004928:	4bb0      	ldr	r3, [pc, #704]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	e027      	b.n	800497e <HAL_RCC_OscConfig+0xd0a>
 800492e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004932:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004936:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800493a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004940:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	fa93 f2a3 	rbit	r2, r3
 800494a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800494e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004958:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800495c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004960:	601a      	str	r2, [r3, #0]
 8004962:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004966:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	fa93 f2a3 	rbit	r2, r3
 8004970:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004974:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	4b9c      	ldr	r3, [pc, #624]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004982:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004986:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800498a:	6011      	str	r1, [r2, #0]
 800498c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004990:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004994:	6812      	ldr	r2, [r2, #0]
 8004996:	fa92 f1a2 	rbit	r1, r2
 800499a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800499e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80049a2:	6011      	str	r1, [r2, #0]
  return result;
 80049a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80049a8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80049ac:	6812      	ldr	r2, [r2, #0]
 80049ae:	fab2 f282 	clz	r2, r2
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	f042 0220 	orr.w	r2, r2, #32
 80049b8:	b2d2      	uxtb	r2, r2
 80049ba:	f002 021f 	and.w	r2, r2, #31
 80049be:	2101      	movs	r1, #1
 80049c0:	fa01 f202 	lsl.w	r2, r1, r2
 80049c4:	4013      	ands	r3, r2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d182      	bne.n	80048d0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049ca:	4b88      	ldr	r3, [pc, #544]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80049de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	430b      	orrs	r3, r1
 80049ec:	497f      	ldr	r1, [pc, #508]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	604b      	str	r3, [r1, #4]
 80049f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049f6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80049fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80049fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a04:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	fa93 f2a3 	rbit	r2, r3
 8004a0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a12:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004a16:	601a      	str	r2, [r3, #0]
  return result;
 8004a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a1c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004a20:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a22:	fab3 f383 	clz	r3, r3
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	461a      	mov	r2, r3
 8004a34:	2301      	movs	r3, #1
 8004a36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a38:	f7fe fdf6 	bl	8003628 <HAL_GetTick>
 8004a3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a40:	e009      	b.n	8004a56 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a42:	f7fe fdf1 	bl	8003628 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e144      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8004a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a5a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004a5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a68:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	fa93 f2a3 	rbit	r2, r3
 8004a72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a76:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004a7a:	601a      	str	r2, [r3, #0]
  return result;
 8004a7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a80:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004a84:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a86:	fab3 f383 	clz	r3, r3
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	095b      	lsrs	r3, r3, #5
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	f043 0301 	orr.w	r3, r3, #1
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d102      	bne.n	8004aa0 <HAL_RCC_OscConfig+0xe2c>
 8004a9a:	4b54      	ldr	r3, [pc, #336]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	e027      	b.n	8004af0 <HAL_RCC_OscConfig+0xe7c>
 8004aa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aa4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004aa8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004aac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ab2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	fa93 f2a3 	rbit	r2, r3
 8004abc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ac0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aca:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004ace:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ad8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	fa93 f2a3 	rbit	r2, r3
 8004ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ae6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	4b3f      	ldr	r3, [pc, #252]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 8004aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004af4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004af8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004afc:	6011      	str	r1, [r2, #0]
 8004afe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b02:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004b06:	6812      	ldr	r2, [r2, #0]
 8004b08:	fa92 f1a2 	rbit	r1, r2
 8004b0c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b10:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004b14:	6011      	str	r1, [r2, #0]
  return result;
 8004b16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b1a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	fab2 f282 	clz	r2, r2
 8004b24:	b2d2      	uxtb	r2, r2
 8004b26:	f042 0220 	orr.w	r2, r2, #32
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	f002 021f 	and.w	r2, r2, #31
 8004b30:	2101      	movs	r1, #1
 8004b32:	fa01 f202 	lsl.w	r2, r1, r2
 8004b36:	4013      	ands	r3, r2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d082      	beq.n	8004a42 <HAL_RCC_OscConfig+0xdce>
 8004b3c:	e0cf      	b.n	8004cde <HAL_RCC_OscConfig+0x106a>
 8004b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b42:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004b46:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b50:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	fa93 f2a3 	rbit	r2, r3
 8004b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b5e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004b62:	601a      	str	r2, [r3, #0]
  return result;
 8004b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b68:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004b6c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b6e:	fab3 f383 	clz	r3, r3
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b78:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	461a      	mov	r2, r3
 8004b80:	2300      	movs	r3, #0
 8004b82:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b84:	f7fe fd50 	bl	8003628 <HAL_GetTick>
 8004b88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b8c:	e009      	b.n	8004ba2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b8e:	f7fe fd4b 	bl	8003628 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e09e      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
 8004ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ba6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004baa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004bae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bb4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	fa93 f2a3 	rbit	r2, r3
 8004bbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bc2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004bc6:	601a      	str	r2, [r3, #0]
  return result;
 8004bc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bcc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004bd0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bd2:	fab3 f383 	clz	r3, r3
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	095b      	lsrs	r3, r3, #5
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	f043 0301 	orr.w	r3, r3, #1
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d104      	bne.n	8004bf0 <HAL_RCC_OscConfig+0xf7c>
 8004be6:	4b01      	ldr	r3, [pc, #4]	; (8004bec <HAL_RCC_OscConfig+0xf78>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	e029      	b.n	8004c40 <HAL_RCC_OscConfig+0xfcc>
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bf4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004bf8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004bfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c02:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	fa93 f2a3 	rbit	r2, r3
 8004c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c10:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004c1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c28:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	fa93 f2a3 	rbit	r2, r3
 8004c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c36:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	4b2b      	ldr	r3, [pc, #172]	; (8004cec <HAL_RCC_OscConfig+0x1078>)
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c44:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004c48:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004c4c:	6011      	str	r1, [r2, #0]
 8004c4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c52:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004c56:	6812      	ldr	r2, [r2, #0]
 8004c58:	fa92 f1a2 	rbit	r1, r2
 8004c5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c60:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004c64:	6011      	str	r1, [r2, #0]
  return result;
 8004c66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c6a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004c6e:	6812      	ldr	r2, [r2, #0]
 8004c70:	fab2 f282 	clz	r2, r2
 8004c74:	b2d2      	uxtb	r2, r2
 8004c76:	f042 0220 	orr.w	r2, r2, #32
 8004c7a:	b2d2      	uxtb	r2, r2
 8004c7c:	f002 021f 	and.w	r2, r2, #31
 8004c80:	2101      	movs	r1, #1
 8004c82:	fa01 f202 	lsl.w	r2, r1, r2
 8004c86:	4013      	ands	r3, r2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d180      	bne.n	8004b8e <HAL_RCC_OscConfig+0xf1a>
 8004c8c:	e027      	b.n	8004cde <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d101      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e01e      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ca2:	4b12      	ldr	r3, [pc, #72]	; (8004cec <HAL_RCC_OscConfig+0x1078>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004caa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004cae:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d10b      	bne.n	8004cda <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004cc2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004cc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d001      	beq.n	8004cde <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e000      	b.n	8004ce0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40021000 	.word	0x40021000

08004cf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b09e      	sub	sp, #120	; 0x78
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e162      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d08:	4b90      	ldr	r3, [pc, #576]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d910      	bls.n	8004d38 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d16:	4b8d      	ldr	r3, [pc, #564]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f023 0207 	bic.w	r2, r3, #7
 8004d1e:	498b      	ldr	r1, [pc, #556]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d26:	4b89      	ldr	r3, [pc, #548]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d001      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e14a      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d008      	beq.n	8004d56 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d44:	4b82      	ldr	r3, [pc, #520]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	497f      	ldr	r1, [pc, #508]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80dc 	beq.w	8004f1c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d13c      	bne.n	8004de6 <HAL_RCC_ClockConfig+0xf6>
 8004d6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d70:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d74:	fa93 f3a3 	rbit	r3, r3
 8004d78:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d7c:	fab3 f383 	clz	r3, r3
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	f043 0301 	orr.w	r3, r3, #1
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d102      	bne.n	8004d96 <HAL_RCC_ClockConfig+0xa6>
 8004d90:	4b6f      	ldr	r3, [pc, #444]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	e00f      	b.n	8004db6 <HAL_RCC_ClockConfig+0xc6>
 8004d96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d9a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d9e:	fa93 f3a3 	rbit	r3, r3
 8004da2:	667b      	str	r3, [r7, #100]	; 0x64
 8004da4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004da8:	663b      	str	r3, [r7, #96]	; 0x60
 8004daa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dac:	fa93 f3a3 	rbit	r3, r3
 8004db0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004db2:	4b67      	ldr	r3, [pc, #412]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004dba:	65ba      	str	r2, [r7, #88]	; 0x58
 8004dbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004dbe:	fa92 f2a2 	rbit	r2, r2
 8004dc2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004dc4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004dc6:	fab2 f282 	clz	r2, r2
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	f042 0220 	orr.w	r2, r2, #32
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	f002 021f 	and.w	r2, r2, #31
 8004dd6:	2101      	movs	r1, #1
 8004dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d17b      	bne.n	8004eda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e0f3      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d13c      	bne.n	8004e68 <HAL_RCC_ClockConfig+0x178>
 8004dee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004df2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004df6:	fa93 f3a3 	rbit	r3, r3
 8004dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dfe:	fab3 f383 	clz	r3, r3
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	095b      	lsrs	r3, r3, #5
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	f043 0301 	orr.w	r3, r3, #1
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d102      	bne.n	8004e18 <HAL_RCC_ClockConfig+0x128>
 8004e12:	4b4f      	ldr	r3, [pc, #316]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	e00f      	b.n	8004e38 <HAL_RCC_ClockConfig+0x148>
 8004e18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e1c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e20:	fa93 f3a3 	rbit	r3, r3
 8004e24:	647b      	str	r3, [r7, #68]	; 0x44
 8004e26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e2a:	643b      	str	r3, [r7, #64]	; 0x40
 8004e2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e2e:	fa93 f3a3 	rbit	r3, r3
 8004e32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e34:	4b46      	ldr	r3, [pc, #280]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e38:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e3c:	63ba      	str	r2, [r7, #56]	; 0x38
 8004e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e40:	fa92 f2a2 	rbit	r2, r2
 8004e44:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004e46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e48:	fab2 f282 	clz	r2, r2
 8004e4c:	b2d2      	uxtb	r2, r2
 8004e4e:	f042 0220 	orr.w	r2, r2, #32
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	f002 021f 	and.w	r2, r2, #31
 8004e58:	2101      	movs	r1, #1
 8004e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d13a      	bne.n	8004eda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e0b2      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6e:	fa93 f3a3 	rbit	r3, r3
 8004e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e76:	fab3 f383 	clz	r3, r3
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	095b      	lsrs	r3, r3, #5
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d102      	bne.n	8004e90 <HAL_RCC_ClockConfig+0x1a0>
 8004e8a:	4b31      	ldr	r3, [pc, #196]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	e00d      	b.n	8004eac <HAL_RCC_ClockConfig+0x1bc>
 8004e90:	2302      	movs	r3, #2
 8004e92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e96:	fa93 f3a3 	rbit	r3, r3
 8004e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	623b      	str	r3, [r7, #32]
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	fa93 f3a3 	rbit	r3, r3
 8004ea6:	61fb      	str	r3, [r7, #28]
 8004ea8:	4b29      	ldr	r3, [pc, #164]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eac:	2202      	movs	r2, #2
 8004eae:	61ba      	str	r2, [r7, #24]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	fa92 f2a2 	rbit	r2, r2
 8004eb6:	617a      	str	r2, [r7, #20]
  return result;
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	fab2 f282 	clz	r2, r2
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	f042 0220 	orr.w	r2, r2, #32
 8004ec4:	b2d2      	uxtb	r2, r2
 8004ec6:	f002 021f 	and.w	r2, r2, #31
 8004eca:	2101      	movs	r1, #1
 8004ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e079      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004eda:	4b1d      	ldr	r3, [pc, #116]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f023 0203 	bic.w	r2, r3, #3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	491a      	ldr	r1, [pc, #104]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004eec:	f7fe fb9c 	bl	8003628 <HAL_GetTick>
 8004ef0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ef2:	e00a      	b.n	8004f0a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ef4:	f7fe fb98 	bl	8003628 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d901      	bls.n	8004f0a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e061      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f0a:	4b11      	ldr	r3, [pc, #68]	; (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f003 020c 	and.w	r2, r3, #12
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d1eb      	bne.n	8004ef4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f1c:	4b0b      	ldr	r3, [pc, #44]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0307 	and.w	r3, r3, #7
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d214      	bcs.n	8004f54 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2a:	4b08      	ldr	r3, [pc, #32]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f023 0207 	bic.w	r2, r3, #7
 8004f32:	4906      	ldr	r1, [pc, #24]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3a:	4b04      	ldr	r3, [pc, #16]	; (8004f4c <HAL_RCC_ClockConfig+0x25c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0307 	and.w	r3, r3, #7
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d005      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e040      	b.n	8004fce <HAL_RCC_ClockConfig+0x2de>
 8004f4c:	40022000 	.word	0x40022000
 8004f50:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d008      	beq.n	8004f72 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f60:	4b1d      	ldr	r3, [pc, #116]	; (8004fd8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	491a      	ldr	r1, [pc, #104]	; (8004fd8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0308 	and.w	r3, r3, #8
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d009      	beq.n	8004f92 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f7e:	4b16      	ldr	r3, [pc, #88]	; (8004fd8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	4912      	ldr	r1, [pc, #72]	; (8004fd8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004f92:	f000 f829 	bl	8004fe8 <HAL_RCC_GetSysClockFreq>
 8004f96:	4601      	mov	r1, r0
 8004f98:	4b0f      	ldr	r3, [pc, #60]	; (8004fd8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fa0:	22f0      	movs	r2, #240	; 0xf0
 8004fa2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	fa92 f2a2 	rbit	r2, r2
 8004faa:	60fa      	str	r2, [r7, #12]
  return result;
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	fab2 f282 	clz	r2, r2
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	40d3      	lsrs	r3, r2
 8004fb6:	4a09      	ldr	r2, [pc, #36]	; (8004fdc <HAL_RCC_ClockConfig+0x2ec>)
 8004fb8:	5cd3      	ldrb	r3, [r2, r3]
 8004fba:	fa21 f303 	lsr.w	r3, r1, r3
 8004fbe:	4a08      	ldr	r2, [pc, #32]	; (8004fe0 <HAL_RCC_ClockConfig+0x2f0>)
 8004fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004fc2:	4b08      	ldr	r3, [pc, #32]	; (8004fe4 <HAL_RCC_ClockConfig+0x2f4>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe faea 	bl	80035a0 <HAL_InitTick>
  
  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3778      	adds	r7, #120	; 0x78
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	08007cac 	.word	0x08007cac
 8004fe0:	2000000c 	.word	0x2000000c
 8004fe4:	2000003c 	.word	0x2000003c

08004fe8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b08b      	sub	sp, #44	; 0x2c
 8004fec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61fb      	str	r3, [r7, #28]
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61bb      	str	r3, [r7, #24]
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	627b      	str	r3, [r7, #36]	; 0x24
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004ffe:	2300      	movs	r3, #0
 8005000:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005002:	4b29      	ldr	r3, [pc, #164]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	f003 030c 	and.w	r3, r3, #12
 800500e:	2b04      	cmp	r3, #4
 8005010:	d002      	beq.n	8005018 <HAL_RCC_GetSysClockFreq+0x30>
 8005012:	2b08      	cmp	r3, #8
 8005014:	d003      	beq.n	800501e <HAL_RCC_GetSysClockFreq+0x36>
 8005016:	e03c      	b.n	8005092 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005018:	4b24      	ldr	r3, [pc, #144]	; (80050ac <HAL_RCC_GetSysClockFreq+0xc4>)
 800501a:	623b      	str	r3, [r7, #32]
      break;
 800501c:	e03c      	b.n	8005098 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005024:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005028:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	fa92 f2a2 	rbit	r2, r2
 8005030:	607a      	str	r2, [r7, #4]
  return result;
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	fab2 f282 	clz	r2, r2
 8005038:	b2d2      	uxtb	r2, r2
 800503a:	40d3      	lsrs	r3, r2
 800503c:	4a1c      	ldr	r2, [pc, #112]	; (80050b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800503e:	5cd3      	ldrb	r3, [r2, r3]
 8005040:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005042:	4b19      	ldr	r3, [pc, #100]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	220f      	movs	r2, #15
 800504c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	fa92 f2a2 	rbit	r2, r2
 8005054:	60fa      	str	r2, [r7, #12]
  return result;
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	fab2 f282 	clz	r2, r2
 800505c:	b2d2      	uxtb	r2, r2
 800505e:	40d3      	lsrs	r3, r2
 8005060:	4a14      	ldr	r2, [pc, #80]	; (80050b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005062:	5cd3      	ldrb	r3, [r2, r3]
 8005064:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d008      	beq.n	8005082 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005070:	4a0e      	ldr	r2, [pc, #56]	; (80050ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	fbb2 f2f3 	udiv	r2, r2, r3
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	fb02 f303 	mul.w	r3, r2, r3
 800507e:	627b      	str	r3, [r7, #36]	; 0x24
 8005080:	e004      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	4a0c      	ldr	r2, [pc, #48]	; (80050b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005086:	fb02 f303 	mul.w	r3, r2, r3
 800508a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800508c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508e:	623b      	str	r3, [r7, #32]
      break;
 8005090:	e002      	b.n	8005098 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005092:	4b0a      	ldr	r3, [pc, #40]	; (80050bc <HAL_RCC_GetSysClockFreq+0xd4>)
 8005094:	623b      	str	r3, [r7, #32]
      break;
 8005096:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005098:	6a3b      	ldr	r3, [r7, #32]
}
 800509a:	4618      	mov	r0, r3
 800509c:	372c      	adds	r7, #44	; 0x2c
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40021000 	.word	0x40021000
 80050ac:	017d7840 	.word	0x017d7840
 80050b0:	08007cc4 	.word	0x08007cc4
 80050b4:	08007cd4 	.word	0x08007cd4
 80050b8:	003d0900 	.word	0x003d0900
 80050bc:	007a1200 	.word	0x007a1200

080050c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c0:	b480      	push	{r7}
 80050c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050c4:	4b03      	ldr	r3, [pc, #12]	; (80050d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050c6:	681b      	ldr	r3, [r3, #0]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	2000000c 	.word	0x2000000c

080050d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80050de:	f7ff ffef 	bl	80050c0 <HAL_RCC_GetHCLKFreq>
 80050e2:	4601      	mov	r1, r0
 80050e4:	4b0b      	ldr	r3, [pc, #44]	; (8005114 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80050ec:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80050f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	fa92 f2a2 	rbit	r2, r2
 80050f8:	603a      	str	r2, [r7, #0]
  return result;
 80050fa:	683a      	ldr	r2, [r7, #0]
 80050fc:	fab2 f282 	clz	r2, r2
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	40d3      	lsrs	r3, r2
 8005104:	4a04      	ldr	r2, [pc, #16]	; (8005118 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005106:	5cd3      	ldrb	r3, [r2, r3]
 8005108:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800510c:	4618      	mov	r0, r3
 800510e:	3708      	adds	r7, #8
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	40021000 	.word	0x40021000
 8005118:	08007cbc 	.word	0x08007cbc

0800511c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005122:	f7ff ffcd 	bl	80050c0 <HAL_RCC_GetHCLKFreq>
 8005126:	4601      	mov	r1, r0
 8005128:	4b0b      	ldr	r3, [pc, #44]	; (8005158 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005130:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005134:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	fa92 f2a2 	rbit	r2, r2
 800513c:	603a      	str	r2, [r7, #0]
  return result;
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	fab2 f282 	clz	r2, r2
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	40d3      	lsrs	r3, r2
 8005148:	4a04      	ldr	r2, [pc, #16]	; (800515c <HAL_RCC_GetPCLK2Freq+0x40>)
 800514a:	5cd3      	ldrb	r3, [r2, r3]
 800514c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005150:	4618      	mov	r0, r3
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	40021000 	.word	0x40021000
 800515c:	08007cbc 	.word	0x08007cbc

08005160 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b092      	sub	sp, #72	; 0x48
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005170:	2300      	movs	r3, #0
 8005172:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 80d4 	beq.w	800532c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005184:	4b4e      	ldr	r3, [pc, #312]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10e      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005190:	4b4b      	ldr	r3, [pc, #300]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	4a4a      	ldr	r2, [pc, #296]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800519a:	61d3      	str	r3, [r2, #28]
 800519c:	4b48      	ldr	r3, [pc, #288]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a4:	60bb      	str	r3, [r7, #8]
 80051a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051a8:	2301      	movs	r3, #1
 80051aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ae:	4b45      	ldr	r3, [pc, #276]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d118      	bne.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ba:	4b42      	ldr	r3, [pc, #264]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a41      	ldr	r2, [pc, #260]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051c6:	f7fe fa2f 	bl	8003628 <HAL_GetTick>
 80051ca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051cc:	e008      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ce:	f7fe fa2b 	bl	8003628 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b64      	cmp	r3, #100	; 0x64
 80051da:	d901      	bls.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e13c      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e0:	4b38      	ldr	r3, [pc, #224]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d0f0      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051ec:	4b34      	ldr	r3, [pc, #208]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 8084 	beq.w	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005206:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005208:	429a      	cmp	r2, r3
 800520a:	d07c      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800520c:	4b2c      	ldr	r3, [pc, #176]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005216:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800521a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521e:	fa93 f3a3 	rbit	r3, r3
 8005222:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005226:	fab3 f383 	clz	r3, r3
 800522a:	b2db      	uxtb	r3, r3
 800522c:	461a      	mov	r2, r3
 800522e:	4b26      	ldr	r3, [pc, #152]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005230:	4413      	add	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	461a      	mov	r2, r3
 8005236:	2301      	movs	r3, #1
 8005238:	6013      	str	r3, [r2, #0]
 800523a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800523e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005242:	fa93 f3a3 	rbit	r3, r3
 8005246:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800524a:	fab3 f383 	clz	r3, r3
 800524e:	b2db      	uxtb	r3, r3
 8005250:	461a      	mov	r2, r3
 8005252:	4b1d      	ldr	r3, [pc, #116]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005254:	4413      	add	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	461a      	mov	r2, r3
 800525a:	2300      	movs	r3, #0
 800525c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800525e:	4a18      	ldr	r2, [pc, #96]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005262:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d04b      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526e:	f7fe f9db 	bl	8003628 <HAL_GetTick>
 8005272:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005274:	e00a      	b.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005276:	f7fe f9d7 	bl	8003628 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	f241 3288 	movw	r2, #5000	; 0x1388
 8005284:	4293      	cmp	r3, r2
 8005286:	d901      	bls.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e0e6      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 800528c:	2302      	movs	r3, #2
 800528e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005292:	fa93 f3a3 	rbit	r3, r3
 8005296:	627b      	str	r3, [r7, #36]	; 0x24
 8005298:	2302      	movs	r3, #2
 800529a:	623b      	str	r3, [r7, #32]
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	fa93 f3a3 	rbit	r3, r3
 80052a2:	61fb      	str	r3, [r7, #28]
  return result;
 80052a4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a6:	fab3 f383 	clz	r3, r3
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	095b      	lsrs	r3, r3, #5
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	f043 0302 	orr.w	r3, r3, #2
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d108      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80052ba:	4b01      	ldr	r3, [pc, #4]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	e00d      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80052c0:	40021000 	.word	0x40021000
 80052c4:	40007000 	.word	0x40007000
 80052c8:	10908100 	.word	0x10908100
 80052cc:	2302      	movs	r3, #2
 80052ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	fa93 f3a3 	rbit	r3, r3
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	4b62      	ldr	r3, [pc, #392]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	2202      	movs	r2, #2
 80052de:	613a      	str	r2, [r7, #16]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	fa92 f2a2 	rbit	r2, r2
 80052e6:	60fa      	str	r2, [r7, #12]
  return result;
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	fab2 f282 	clz	r2, r2
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052f4:	b2d2      	uxtb	r2, r2
 80052f6:	f002 021f 	and.w	r2, r2, #31
 80052fa:	2101      	movs	r1, #1
 80052fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005300:	4013      	ands	r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0b7      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005306:	4b57      	ldr	r3, [pc, #348]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	4954      	ldr	r1, [pc, #336]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005314:	4313      	orrs	r3, r2
 8005316:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005318:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800531c:	2b01      	cmp	r3, #1
 800531e:	d105      	bne.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005320:	4b50      	ldr	r3, [pc, #320]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	4a4f      	ldr	r2, [pc, #316]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005326:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800532a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b00      	cmp	r3, #0
 8005336:	d008      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005338:	4b4a      	ldr	r3, [pc, #296]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	f023 0203 	bic.w	r2, r3, #3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	4947      	ldr	r1, [pc, #284]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005346:	4313      	orrs	r3, r2
 8005348:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0320 	and.w	r3, r3, #32
 8005352:	2b00      	cmp	r3, #0
 8005354:	d008      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005356:	4b43      	ldr	r3, [pc, #268]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535a:	f023 0210 	bic.w	r2, r3, #16
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	4940      	ldr	r1, [pc, #256]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005364:	4313      	orrs	r3, r2
 8005366:	630b      	str	r3, [r1, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005370:	2b00      	cmp	r3, #0
 8005372:	d008      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005374:	4b3b      	ldr	r3, [pc, #236]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005378:	f023 0220 	bic.w	r2, r3, #32
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	4938      	ldr	r1, [pc, #224]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005382:	4313      	orrs	r3, r2
 8005384:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d008      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005392:	4b34      	ldr	r3, [pc, #208]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005396:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	4931      	ldr	r1, [pc, #196]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d008      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053b0:	4b2c      	ldr	r3, [pc, #176]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	4929      	ldr	r1, [pc, #164]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d008      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80053ce:	4b25      	ldr	r3, [pc, #148]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	4922      	ldr	r1, [pc, #136]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d008      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80053ec:	4b1d      	ldr	r3, [pc, #116]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	491a      	ldr	r1, [pc, #104]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053fa:	4313      	orrs	r3, r2
 80053fc:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d008      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800540a:	4b16      	ldr	r3, [pc, #88]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800540c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005416:	4913      	ldr	r1, [pc, #76]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005418:	4313      	orrs	r3, r2
 800541a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d008      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005428:	4b0e      	ldr	r3, [pc, #56]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800542a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005434:	490b      	ldr	r1, [pc, #44]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005436:	4313      	orrs	r3, r2
 8005438:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d008      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005446:	4b07      	ldr	r3, [pc, #28]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005452:	4904      	ldr	r1, [pc, #16]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005454:	4313      	orrs	r3, r2
 8005456:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3748      	adds	r7, #72	; 0x48
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000

08005468 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b082      	sub	sp, #8
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e083      	b.n	8005582 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	7f5b      	ldrb	r3, [r3, #29]
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b00      	cmp	r3, #0
 8005482:	d105      	bne.n	8005490 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7fc fee8 	bl	8002260 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2202      	movs	r2, #2
 8005494:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	22ca      	movs	r2, #202	; 0xca
 800549c:	625a      	str	r2, [r3, #36]	; 0x24
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2253      	movs	r2, #83	; 0x53
 80054a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f9fb 	bl	80058a2 <RTC_EnterInitMode>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d008      	beq.n	80054c4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	22ff      	movs	r2, #255	; 0xff
 80054b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2204      	movs	r2, #4
 80054be:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e05e      	b.n	8005582 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6812      	ldr	r2, [r2, #0]
 80054ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80054d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054d6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6899      	ldr	r1, [r3, #8]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	431a      	orrs	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	431a      	orrs	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	68d2      	ldr	r2, [r2, #12]
 80054fe:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6919      	ldr	r1, [r3, #16]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	041a      	lsls	r2, r3, #16
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68da      	ldr	r2, [r3, #12]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005522:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10e      	bne.n	8005550 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f98d 	bl	8005852 <HAL_RTC_WaitForSynchro>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d008      	beq.n	8005550 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	22ff      	movs	r2, #255	; 0xff
 8005544:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2204      	movs	r2, #4
 800554a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e018      	b.n	8005582 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800555e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	22ff      	movs	r2, #255	; 0xff
 8005578:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005580:	2300      	movs	r3, #0
  }
}
 8005582:	4618      	mov	r0, r3
 8005584:	3708      	adds	r7, #8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800558a:	b590      	push	{r4, r7, lr}
 800558c:	b087      	sub	sp, #28
 800558e:	af00      	add	r7, sp, #0
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	7f1b      	ldrb	r3, [r3, #28]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d101      	bne.n	80055a6 <HAL_RTC_SetTime+0x1c>
 80055a2:	2302      	movs	r3, #2
 80055a4:	e0aa      	b.n	80056fc <HAL_RTC_SetTime+0x172>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2201      	movs	r2, #1
 80055aa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2202      	movs	r2, #2
 80055b0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d126      	bne.n	8005606 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d102      	bne.n	80055cc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	2200      	movs	r2, #0
 80055ca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 f992 	bl	80058fa <RTC_ByteToBcd2>
 80055d6:	4603      	mov	r3, r0
 80055d8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	785b      	ldrb	r3, [r3, #1]
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 f98b 	bl	80058fa <RTC_ByteToBcd2>
 80055e4:	4603      	mov	r3, r0
 80055e6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80055e8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	789b      	ldrb	r3, [r3, #2]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 f983 	bl	80058fa <RTC_ByteToBcd2>
 80055f4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80055f6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	78db      	ldrb	r3, [r3, #3]
 80055fe:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005600:	4313      	orrs	r3, r2
 8005602:	617b      	str	r3, [r7, #20]
 8005604:	e018      	b.n	8005638 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005610:	2b00      	cmp	r3, #0
 8005612:	d102      	bne.n	800561a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2200      	movs	r2, #0
 8005618:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	785b      	ldrb	r3, [r3, #1]
 8005624:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005626:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800562c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	78db      	ldrb	r3, [r3, #3]
 8005632:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	22ca      	movs	r2, #202	; 0xca
 800563e:	625a      	str	r2, [r3, #36]	; 0x24
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2253      	movs	r2, #83	; 0x53
 8005646:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 f92a 	bl	80058a2 <RTC_EnterInitMode>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00b      	beq.n	800566c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	22ff      	movs	r2, #255	; 0xff
 800565a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2204      	movs	r2, #4
 8005660:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e047      	b.n	80056fc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005676:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800567a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800568a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6899      	ldr	r1, [r3, #8]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	68da      	ldr	r2, [r3, #12]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	431a      	orrs	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056b2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d111      	bne.n	80056e6 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f000 f8c5 	bl	8005852 <HAL_RTC_WaitForSynchro>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00b      	beq.n	80056e6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	22ff      	movs	r2, #255	; 0xff
 80056d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2204      	movs	r2, #4
 80056da:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e00a      	b.n	80056fc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	22ff      	movs	r2, #255	; 0xff
 80056ec:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80056fa:	2300      	movs	r3, #0
  }
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	371c      	adds	r7, #28
 8005700:	46bd      	mov	sp, r7
 8005702:	bd90      	pop	{r4, r7, pc}

08005704 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005704:	b590      	push	{r4, r7, lr}
 8005706:	b087      	sub	sp, #28
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	7f1b      	ldrb	r3, [r3, #28]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d101      	bne.n	8005720 <HAL_RTC_SetDate+0x1c>
 800571c:	2302      	movs	r3, #2
 800571e:	e094      	b.n	800584a <HAL_RTC_SetDate+0x146>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2201      	movs	r2, #1
 8005724:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2202      	movs	r2, #2
 800572a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10e      	bne.n	8005750 <HAL_RTC_SetDate+0x4c>
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	785b      	ldrb	r3, [r3, #1]
 8005736:	f003 0310 	and.w	r3, r3, #16
 800573a:	2b00      	cmp	r3, #0
 800573c:	d008      	beq.n	8005750 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	785b      	ldrb	r3, [r3, #1]
 8005742:	f023 0310 	bic.w	r3, r3, #16
 8005746:	b2db      	uxtb	r3, r3
 8005748:	330a      	adds	r3, #10
 800574a:	b2da      	uxtb	r2, r3
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d11c      	bne.n	8005790 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	78db      	ldrb	r3, [r3, #3]
 800575a:	4618      	mov	r0, r3
 800575c:	f000 f8cd 	bl	80058fa <RTC_ByteToBcd2>
 8005760:	4603      	mov	r3, r0
 8005762:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	785b      	ldrb	r3, [r3, #1]
 8005768:	4618      	mov	r0, r3
 800576a:	f000 f8c6 	bl	80058fa <RTC_ByteToBcd2>
 800576e:	4603      	mov	r3, r0
 8005770:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005772:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	789b      	ldrb	r3, [r3, #2]
 8005778:	4618      	mov	r0, r3
 800577a:	f000 f8be 	bl	80058fa <RTC_ByteToBcd2>
 800577e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005780:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]
 800578e:	e00e      	b.n	80057ae <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	78db      	ldrb	r3, [r3, #3]
 8005794:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	785b      	ldrb	r3, [r3, #1]
 800579a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800579c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80057a2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	22ca      	movs	r2, #202	; 0xca
 80057b4:	625a      	str	r2, [r3, #36]	; 0x24
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2253      	movs	r2, #83	; 0x53
 80057bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f000 f86f 	bl	80058a2 <RTC_EnterInitMode>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00b      	beq.n	80057e2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	22ff      	movs	r2, #255	; 0xff
 80057d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2204      	movs	r2, #4
 80057d6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e033      	b.n	800584a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80057ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80057f0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68da      	ldr	r2, [r3, #12]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005800:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 0320 	and.w	r3, r3, #32
 800580c:	2b00      	cmp	r3, #0
 800580e:	d111      	bne.n	8005834 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f81e 	bl	8005852 <HAL_RTC_WaitForSynchro>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d00b      	beq.n	8005834 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	22ff      	movs	r2, #255	; 0xff
 8005822:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2204      	movs	r2, #4
 8005828:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e00a      	b.n	800584a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	22ff      	movs	r2, #255	; 0xff
 800583a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2201      	movs	r2, #1
 8005840:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005848:	2300      	movs	r3, #0
  }
}
 800584a:	4618      	mov	r0, r3
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	bd90      	pop	{r4, r7, pc}

08005852 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005852:	b580      	push	{r7, lr}
 8005854:	b084      	sub	sp, #16
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68da      	ldr	r2, [r3, #12]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800586c:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800586e:	f7fd fedb 	bl	8003628 <HAL_GetTick>
 8005872:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005874:	e009      	b.n	800588a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005876:	f7fd fed7 	bl	8003628 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005884:	d901      	bls.n	800588a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e007      	b.n	800589a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f003 0320 	and.w	r3, r3, #32
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0ee      	beq.n	8005876 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b084      	sub	sp, #16
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d119      	bne.n	80058f0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f04f 32ff 	mov.w	r2, #4294967295
 80058c4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80058c6:	f7fd feaf 	bl	8003628 <HAL_GetTick>
 80058ca:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058cc:	e009      	b.n	80058e2 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058ce:	f7fd feab 	bl	8003628 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058dc:	d901      	bls.n	80058e2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e007      	b.n	80058f2 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0ee      	beq.n	80058ce <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b085      	sub	sp, #20
 80058fe:	af00      	add	r7, sp, #0
 8005900:	4603      	mov	r3, r0
 8005902:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005904:	2300      	movs	r3, #0
 8005906:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005908:	e005      	b.n	8005916 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	3301      	adds	r3, #1
 800590e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005910:	79fb      	ldrb	r3, [r7, #7]
 8005912:	3b0a      	subs	r3, #10
 8005914:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005916:	79fb      	ldrb	r3, [r7, #7]
 8005918:	2b09      	cmp	r3, #9
 800591a:	d8f6      	bhi.n	800590a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	b2db      	uxtb	r3, r3
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	b2da      	uxtb	r2, r3
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	4313      	orrs	r3, r2
 8005928:	b2db      	uxtb	r3, r3
}
 800592a:	4618      	mov	r0, r3
 800592c:	3714      	adds	r7, #20
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005936:	b580      	push	{r7, lr}
 8005938:	b084      	sub	sp, #16
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e09d      	b.n	8005a84 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594c:	2b00      	cmp	r3, #0
 800594e:	d108      	bne.n	8005962 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005958:	d009      	beq.n	800596e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	61da      	str	r2, [r3, #28]
 8005960:	e005      	b.n	800596e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f7fc fc8f 	bl	80022ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2202      	movs	r2, #2
 8005992:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059a4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059ae:	d902      	bls.n	80059b6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80059b0:	2300      	movs	r3, #0
 80059b2:	60fb      	str	r3, [r7, #12]
 80059b4:	e002      	b.n	80059bc <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80059b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059ba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80059c4:	d007      	beq.n	80059d6 <HAL_SPI_Init+0xa0>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059ce:	d002      	beq.n	80059d6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	431a      	orrs	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a18:	ea42 0103 	orr.w	r1, r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a20:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	0c1b      	lsrs	r3, r3, #16
 8005a32:	f003 0204 	and.w	r2, r3, #4
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	f003 0310 	and.w	r3, r3, #16
 8005a3e:	431a      	orrs	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a44:	f003 0308 	and.w	r3, r3, #8
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005a52:	ea42 0103 	orr.w	r1, r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	430a      	orrs	r2, r1
 8005a62:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	69da      	ldr	r2, [r3, #28]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a72:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d101      	bne.n	8005aae <HAL_SPI_Transmit+0x22>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	e158      	b.n	8005d60 <HAL_SPI_Transmit+0x2d4>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ab6:	f7fd fdb7 	bl	8003628 <HAL_GetTick>
 8005aba:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005abc:	88fb      	ldrh	r3, [r7, #6]
 8005abe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d002      	beq.n	8005ad2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005acc:	2302      	movs	r3, #2
 8005ace:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ad0:	e13d      	b.n	8005d4e <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d002      	beq.n	8005ade <HAL_SPI_Transmit+0x52>
 8005ad8:	88fb      	ldrh	r3, [r7, #6]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d102      	bne.n	8005ae4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ae2:	e134      	b.n	8005d4e <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2203      	movs	r2, #3
 8005ae8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	88fa      	ldrh	r2, [r7, #6]
 8005afc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	88fa      	ldrh	r2, [r7, #6]
 8005b02:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b2e:	d10f      	bne.n	8005b50 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b4e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5a:	2b40      	cmp	r3, #64	; 0x40
 8005b5c:	d007      	beq.n	8005b6e <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b76:	d94b      	bls.n	8005c10 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d002      	beq.n	8005b86 <HAL_SPI_Transmit+0xfa>
 8005b80:	8afb      	ldrh	r3, [r7, #22]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d13e      	bne.n	8005c04 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8a:	881a      	ldrh	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b96:	1c9a      	adds	r2, r3, #2
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005baa:	e02b      	b.n	8005c04 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f003 0302 	and.w	r3, r3, #2
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d112      	bne.n	8005be0 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bbe:	881a      	ldrh	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bca:	1c9a      	adds	r2, r3, #2
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bde:	e011      	b.n	8005c04 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005be0:	f7fd fd22 	bl	8003628 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d803      	bhi.n	8005bf8 <HAL_SPI_Transmit+0x16c>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf6:	d102      	bne.n	8005bfe <HAL_SPI_Transmit+0x172>
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d102      	bne.n	8005c04 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c02:	e0a4      	b.n	8005d4e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1ce      	bne.n	8005bac <HAL_SPI_Transmit+0x120>
 8005c0e:	e07c      	b.n	8005d0a <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d002      	beq.n	8005c1e <HAL_SPI_Transmit+0x192>
 8005c18:	8afb      	ldrh	r3, [r7, #22]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d170      	bne.n	8005d00 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d912      	bls.n	8005c4e <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2c:	881a      	ldrh	r2, [r3, #0]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c38:	1c9a      	adds	r2, r3, #2
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b02      	subs	r3, #2
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c4c:	e058      	b.n	8005d00 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	330c      	adds	r3, #12
 8005c58:	7812      	ldrb	r2, [r2, #0]
 8005c5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c60:	1c5a      	adds	r2, r3, #1
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005c74:	e044      	b.n	8005d00 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	d12b      	bne.n	8005cdc <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d912      	bls.n	8005cb4 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c92:	881a      	ldrh	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9e:	1c9a      	adds	r2, r3, #2
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	3b02      	subs	r3, #2
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cb2:	e025      	b.n	8005d00 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	330c      	adds	r3, #12
 8005cbe:	7812      	ldrb	r2, [r2, #0]
 8005cc0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc6:	1c5a      	adds	r2, r3, #1
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cda:	e011      	b.n	8005d00 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cdc:	f7fd fca4 	bl	8003628 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d803      	bhi.n	8005cf4 <HAL_SPI_Transmit+0x268>
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf2:	d102      	bne.n	8005cfa <HAL_SPI_Transmit+0x26e>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d102      	bne.n	8005d00 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005cfe:	e026      	b.n	8005d4e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1b5      	bne.n	8005c76 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	6839      	ldr	r1, [r7, #0]
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f000 fce4 	bl	80066dc <SPI_EndRxTxTransaction>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10a      	bne.n	8005d3e <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d28:	2300      	movs	r3, #0
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	613b      	str	r3, [r7, #16]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	613b      	str	r3, [r7, #16]
 8005d3c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d002      	beq.n	8005d4c <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	77fb      	strb	r3, [r7, #31]
 8005d4a:	e000      	b.n	8005d4e <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005d4c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3720      	adds	r7, #32
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b088      	sub	sp, #32
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	603b      	str	r3, [r7, #0]
 8005d74:	4613      	mov	r3, r2
 8005d76:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d84:	d112      	bne.n	8005dac <HAL_SPI_Receive+0x44>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10e      	bne.n	8005dac <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2204      	movs	r2, #4
 8005d92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005d96:	88fa      	ldrh	r2, [r7, #6]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 f910 	bl	8005fc8 <HAL_SPI_TransmitReceive>
 8005da8:	4603      	mov	r3, r0
 8005daa:	e109      	b.n	8005fc0 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d101      	bne.n	8005dba <HAL_SPI_Receive+0x52>
 8005db6:	2302      	movs	r3, #2
 8005db8:	e102      	b.n	8005fc0 <HAL_SPI_Receive+0x258>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dc2:	f7fd fc31 	bl	8003628 <HAL_GetTick>
 8005dc6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d002      	beq.n	8005dda <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dd8:	e0e9      	b.n	8005fae <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d002      	beq.n	8005de6 <HAL_SPI_Receive+0x7e>
 8005de0:	88fb      	ldrh	r3, [r7, #6]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d102      	bne.n	8005dec <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dea:	e0e0      	b.n	8005fae <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2204      	movs	r2, #4
 8005df0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	88fa      	ldrh	r2, [r7, #6]
 8005e04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	88fa      	ldrh	r2, [r7, #6]
 8005e0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e36:	d908      	bls.n	8005e4a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e46:	605a      	str	r2, [r3, #4]
 8005e48:	e007      	b.n	8005e5a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e58:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e62:	d10f      	bne.n	8005e84 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e82:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e8e:	2b40      	cmp	r3, #64	; 0x40
 8005e90:	d007      	beq.n	8005ea2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ea0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005eaa:	d867      	bhi.n	8005f7c <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005eac:	e030      	b.n	8005f10 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f003 0301 	and.w	r3, r3, #1
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d117      	bne.n	8005eec <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f103 020c 	add.w	r2, r3, #12
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec8:	7812      	ldrb	r2, [r2, #0]
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005eea:	e011      	b.n	8005f10 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eec:	f7fd fb9c 	bl	8003628 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	683a      	ldr	r2, [r7, #0]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d803      	bhi.n	8005f04 <HAL_SPI_Receive+0x19c>
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f02:	d102      	bne.n	8005f0a <HAL_SPI_Receive+0x1a2>
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d102      	bne.n	8005f10 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f0e:	e04e      	b.n	8005fae <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d1c8      	bne.n	8005eae <HAL_SPI_Receive+0x146>
 8005f1c:	e034      	b.n	8005f88 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d115      	bne.n	8005f58 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f36:	b292      	uxth	r2, r2
 8005f38:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3e:	1c9a      	adds	r2, r3, #2
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	b29a      	uxth	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005f56:	e011      	b.n	8005f7c <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f58:	f7fd fb66 	bl	8003628 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d803      	bhi.n	8005f70 <HAL_SPI_Receive+0x208>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6e:	d102      	bne.n	8005f76 <HAL_SPI_Receive+0x20e>
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d102      	bne.n	8005f7c <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f7a:	e018      	b.n	8005fae <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1ca      	bne.n	8005f1e <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	6839      	ldr	r1, [r7, #0]
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 fb4d 	bl	800662c <SPI_EndRxTransaction>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d002      	beq.n	8005fac <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	75fb      	strb	r3, [r7, #23]
 8005faa:	e000      	b.n	8005fae <HAL_SPI_Receive+0x246>
  }

error :
 8005fac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b08a      	sub	sp, #40	; 0x28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_SPI_TransmitReceive+0x26>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e1fb      	b.n	80063e6 <HAL_SPI_TransmitReceive+0x41e>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ff6:	f7fd fb17 	bl	8003628 <HAL_GetTick>
 8005ffa:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006002:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800600a:	887b      	ldrh	r3, [r7, #2]
 800600c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800600e:	887b      	ldrh	r3, [r7, #2]
 8006010:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006012:	7efb      	ldrb	r3, [r7, #27]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d00e      	beq.n	8006036 <HAL_SPI_TransmitReceive+0x6e>
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800601e:	d106      	bne.n	800602e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d102      	bne.n	800602e <HAL_SPI_TransmitReceive+0x66>
 8006028:	7efb      	ldrb	r3, [r7, #27]
 800602a:	2b04      	cmp	r3, #4
 800602c:	d003      	beq.n	8006036 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800602e:	2302      	movs	r3, #2
 8006030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006034:	e1cd      	b.n	80063d2 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d005      	beq.n	8006048 <HAL_SPI_TransmitReceive+0x80>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d002      	beq.n	8006048 <HAL_SPI_TransmitReceive+0x80>
 8006042:	887b      	ldrh	r3, [r7, #2]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d103      	bne.n	8006050 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800604e:	e1c0      	b.n	80063d2 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b04      	cmp	r3, #4
 800605a:	d003      	beq.n	8006064 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2205      	movs	r2, #5
 8006060:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	887a      	ldrh	r2, [r7, #2]
 8006074:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	887a      	ldrh	r2, [r7, #2]
 800607c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	68ba      	ldr	r2, [r7, #8]
 8006084:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	887a      	ldrh	r2, [r7, #2]
 800608a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	887a      	ldrh	r2, [r7, #2]
 8006090:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060a6:	d802      	bhi.n	80060ae <HAL_SPI_TransmitReceive+0xe6>
 80060a8:	8a3b      	ldrh	r3, [r7, #16]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d908      	bls.n	80060c0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060bc:	605a      	str	r2, [r3, #4]
 80060be:	e007      	b.n	80060d0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80060ce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060da:	2b40      	cmp	r3, #64	; 0x40
 80060dc:	d007      	beq.n	80060ee <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060f6:	d97c      	bls.n	80061f2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d002      	beq.n	8006106 <HAL_SPI_TransmitReceive+0x13e>
 8006100:	8a7b      	ldrh	r3, [r7, #18]
 8006102:	2b01      	cmp	r3, #1
 8006104:	d169      	bne.n	80061da <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800610a:	881a      	ldrh	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006116:	1c9a      	adds	r2, r3, #2
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006120:	b29b      	uxth	r3, r3
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800612a:	e056      	b.n	80061da <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b02      	cmp	r3, #2
 8006138:	d11b      	bne.n	8006172 <HAL_SPI_TransmitReceive+0x1aa>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800613e:	b29b      	uxth	r3, r3
 8006140:	2b00      	cmp	r3, #0
 8006142:	d016      	beq.n	8006172 <HAL_SPI_TransmitReceive+0x1aa>
 8006144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006146:	2b01      	cmp	r3, #1
 8006148:	d113      	bne.n	8006172 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614e:	881a      	ldrh	r2, [r3, #0]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615a:	1c9a      	adds	r2, r3, #2
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006164:	b29b      	uxth	r3, r3
 8006166:	3b01      	subs	r3, #1
 8006168:	b29a      	uxth	r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800616e:	2300      	movs	r3, #0
 8006170:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b01      	cmp	r3, #1
 800617e:	d11c      	bne.n	80061ba <HAL_SPI_TransmitReceive+0x1f2>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006186:	b29b      	uxth	r3, r3
 8006188:	2b00      	cmp	r3, #0
 800618a:	d016      	beq.n	80061ba <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68da      	ldr	r2, [r3, #12]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006196:	b292      	uxth	r2, r2
 8006198:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619e:	1c9a      	adds	r2, r3, #2
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	3b01      	subs	r3, #1
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061b6:	2301      	movs	r3, #1
 80061b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80061ba:	f7fd fa35 	bl	8003628 <HAL_GetTick>
 80061be:	4602      	mov	r2, r0
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	1ad3      	subs	r3, r2, r3
 80061c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d807      	bhi.n	80061da <HAL_SPI_TransmitReceive+0x212>
 80061ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d0:	d003      	beq.n	80061da <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80061d8:	e0fb      	b.n	80063d2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061de:	b29b      	uxth	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1a3      	bne.n	800612c <HAL_SPI_TransmitReceive+0x164>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d19d      	bne.n	800612c <HAL_SPI_TransmitReceive+0x164>
 80061f0:	e0df      	b.n	80063b2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_SPI_TransmitReceive+0x23a>
 80061fa:	8a7b      	ldrh	r3, [r7, #18]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	f040 80cb 	bne.w	8006398 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006206:	b29b      	uxth	r3, r3
 8006208:	2b01      	cmp	r3, #1
 800620a:	d912      	bls.n	8006232 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006210:	881a      	ldrh	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621c:	1c9a      	adds	r2, r3, #2
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006226:	b29b      	uxth	r3, r3
 8006228:	3b02      	subs	r3, #2
 800622a:	b29a      	uxth	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006230:	e0b2      	b.n	8006398 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	330c      	adds	r3, #12
 800623c:	7812      	ldrb	r2, [r2, #0]
 800623e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	1c5a      	adds	r2, r3, #1
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800624e:	b29b      	uxth	r3, r3
 8006250:	3b01      	subs	r3, #1
 8006252:	b29a      	uxth	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006258:	e09e      	b.n	8006398 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b02      	cmp	r3, #2
 8006266:	d134      	bne.n	80062d2 <HAL_SPI_TransmitReceive+0x30a>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d02f      	beq.n	80062d2 <HAL_SPI_TransmitReceive+0x30a>
 8006272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006274:	2b01      	cmp	r3, #1
 8006276:	d12c      	bne.n	80062d2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b01      	cmp	r3, #1
 8006280:	d912      	bls.n	80062a8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006286:	881a      	ldrh	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006292:	1c9a      	adds	r2, r3, #2
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b02      	subs	r3, #2
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062a6:	e012      	b.n	80062ce <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	330c      	adds	r3, #12
 80062b2:	7812      	ldrb	r2, [r2, #0]
 80062b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	3b01      	subs	r3, #1
 80062c8:	b29a      	uxth	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062ce:	2300      	movs	r3, #0
 80062d0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d148      	bne.n	8006372 <HAL_SPI_TransmitReceive+0x3aa>
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d042      	beq.n	8006372 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d923      	bls.n	8006340 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68da      	ldr	r2, [r3, #12]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006302:	b292      	uxth	r2, r2
 8006304:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630a:	1c9a      	adds	r2, r3, #2
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006316:	b29b      	uxth	r3, r3
 8006318:	3b02      	subs	r3, #2
 800631a:	b29a      	uxth	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b01      	cmp	r3, #1
 800632c:	d81f      	bhi.n	800636e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800633c:	605a      	str	r2, [r3, #4]
 800633e:	e016      	b.n	800636e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f103 020c 	add.w	r2, r3, #12
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634c:	7812      	ldrb	r2, [r2, #0]
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006362:	b29b      	uxth	r3, r3
 8006364:	3b01      	subs	r3, #1
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800636e:	2301      	movs	r3, #1
 8006370:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006372:	f7fd f959 	bl	8003628 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800637e:	429a      	cmp	r2, r3
 8006380:	d803      	bhi.n	800638a <HAL_SPI_TransmitReceive+0x3c2>
 8006382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006388:	d102      	bne.n	8006390 <HAL_SPI_TransmitReceive+0x3c8>
 800638a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006396:	e01c      	b.n	80063d2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800639c:	b29b      	uxth	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f47f af5b 	bne.w	800625a <HAL_SPI_TransmitReceive+0x292>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f47f af54 	bne.w	800625a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063b2:	69fa      	ldr	r2, [r7, #28]
 80063b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 f990 	bl	80066dc <SPI_EndRxTxTransaction>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d006      	beq.n	80063d0 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2220      	movs	r2, #32
 80063cc:	661a      	str	r2, [r3, #96]	; 0x60
 80063ce:	e000      	b.n	80063d2 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80063d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80063e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3728      	adds	r7, #40	; 0x28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b088      	sub	sp, #32
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	4613      	mov	r3, r2
 80063fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006400:	f7fd f912 	bl	8003628 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006408:	1a9b      	subs	r3, r3, r2
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	4413      	add	r3, r2
 800640e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006410:	f7fd f90a 	bl	8003628 <HAL_GetTick>
 8006414:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006416:	4b39      	ldr	r3, [pc, #228]	; (80064fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	015b      	lsls	r3, r3, #5
 800641c:	0d1b      	lsrs	r3, r3, #20
 800641e:	69fa      	ldr	r2, [r7, #28]
 8006420:	fb02 f303 	mul.w	r3, r2, r3
 8006424:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006426:	e054      	b.n	80064d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642e:	d050      	beq.n	80064d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006430:	f7fd f8fa 	bl	8003628 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	69fa      	ldr	r2, [r7, #28]
 800643c:	429a      	cmp	r2, r3
 800643e:	d902      	bls.n	8006446 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d13d      	bne.n	80064c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006454:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800645e:	d111      	bne.n	8006484 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006468:	d004      	beq.n	8006474 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006472:	d107      	bne.n	8006484 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006482:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006488:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800648c:	d10f      	bne.n	80064ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800649c:	601a      	str	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e017      	b.n	80064f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	689a      	ldr	r2, [r3, #8]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	4013      	ands	r3, r2
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	429a      	cmp	r2, r3
 80064e0:	bf0c      	ite	eq
 80064e2:	2301      	moveq	r3, #1
 80064e4:	2300      	movne	r3, #0
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	461a      	mov	r2, r3
 80064ea:	79fb      	ldrb	r3, [r7, #7]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d19b      	bne.n	8006428 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3720      	adds	r7, #32
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	2000000c 	.word	0x2000000c

08006500 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b08a      	sub	sp, #40	; 0x28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
 800650c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006512:	f7fd f889 	bl	8003628 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800651a:	1a9b      	subs	r3, r3, r2
 800651c:	683a      	ldr	r2, [r7, #0]
 800651e:	4413      	add	r3, r2
 8006520:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006522:	f7fd f881 	bl	8003628 <HAL_GetTick>
 8006526:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	330c      	adds	r3, #12
 800652e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006530:	4b3d      	ldr	r3, [pc, #244]	; (8006628 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	4613      	mov	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4413      	add	r3, r2
 800653a:	00da      	lsls	r2, r3, #3
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	0d1b      	lsrs	r3, r3, #20
 8006540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006542:	fb02 f303 	mul.w	r3, r2, r3
 8006546:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006548:	e060      	b.n	800660c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006550:	d107      	bne.n	8006562 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d104      	bne.n	8006562 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	b2db      	uxtb	r3, r3
 800655e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006560:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006568:	d050      	beq.n	800660c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800656a:	f7fd f85d 	bl	8003628 <HAL_GetTick>
 800656e:	4602      	mov	r2, r0
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006576:	429a      	cmp	r2, r3
 8006578:	d902      	bls.n	8006580 <SPI_WaitFifoStateUntilTimeout+0x80>
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	2b00      	cmp	r3, #0
 800657e:	d13d      	bne.n	80065fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800658e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006598:	d111      	bne.n	80065be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065a2:	d004      	beq.n	80065ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ac:	d107      	bne.n	80065be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065c6:	d10f      	bne.n	80065e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065d6:	601a      	str	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e010      	b.n	800661e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006602:	2300      	movs	r3, #0
 8006604:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	3b01      	subs	r3, #1
 800660a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	4013      	ands	r3, r2
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	429a      	cmp	r2, r3
 800661a:	d196      	bne.n	800654a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3728      	adds	r7, #40	; 0x28
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	2000000c 	.word	0x2000000c

0800662c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b086      	sub	sp, #24
 8006630:	af02      	add	r7, sp, #8
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006640:	d111      	bne.n	8006666 <SPI_EndRxTransaction+0x3a>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800664a:	d004      	beq.n	8006656 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006654:	d107      	bne.n	8006666 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006664:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	9300      	str	r3, [sp, #0]
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2200      	movs	r2, #0
 800666e:	2180      	movs	r1, #128	; 0x80
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f7ff febd 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d007      	beq.n	800668c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006680:	f043 0220 	orr.w	r2, r3, #32
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e023      	b.n	80066d4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006694:	d11d      	bne.n	80066d2 <SPI_EndRxTransaction+0xa6>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800669e:	d004      	beq.n	80066aa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a8:	d113      	bne.n	80066d2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f7ff ff22 	bl	8006500 <SPI_WaitFifoStateUntilTimeout>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d007      	beq.n	80066d2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066c6:	f043 0220 	orr.w	r2, r3, #32
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e000      	b.n	80066d4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af02      	add	r7, sp, #8
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f7ff ff03 	bl	8006500 <SPI_WaitFifoStateUntilTimeout>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d007      	beq.n	8006710 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006704:	f043 0220 	orr.w	r2, r3, #32
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e027      	b.n	8006760 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	9300      	str	r3, [sp, #0]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	2200      	movs	r2, #0
 8006718:	2180      	movs	r1, #128	; 0x80
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f7ff fe68 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d007      	beq.n	8006736 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800672a:	f043 0220 	orr.w	r2, r3, #32
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e014      	b.n	8006760 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	2200      	movs	r2, #0
 800673e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f7ff fedc 	bl	8006500 <SPI_WaitFifoStateUntilTimeout>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d007      	beq.n	800675e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006752:	f043 0220 	orr.w	r2, r3, #32
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e000      	b.n	8006760 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e049      	b.n	800680e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d106      	bne.n	8006794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fb fe1e 	bl	80023d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4619      	mov	r1, r3
 80067a6:	4610      	mov	r0, r2
 80067a8:	f000 fba4 	bl	8006ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}

08006816 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8006816:	b580      	push	{r7, lr}
 8006818:	b082      	sub	sp, #8
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2202      	movs	r2, #2
 8006822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6a1a      	ldr	r2, [r3, #32]
 800682c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006830:	4013      	ands	r3, r2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10f      	bne.n	8006856 <HAL_TIM_Base_DeInit+0x40>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6a1a      	ldr	r2, [r3, #32]
 800683c:	f240 4344 	movw	r3, #1092	; 0x444
 8006840:	4013      	ands	r3, r2
 8006842:	2b00      	cmp	r3, #0
 8006844:	d107      	bne.n	8006856 <HAL_TIM_Base_DeInit+0x40>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f022 0201 	bic.w	r2, r2, #1
 8006854:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fb fdf2 	bl	8002440 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3708      	adds	r7, #8
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d001      	beq.n	80068e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e033      	b.n	8006950 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2202      	movs	r2, #2
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a19      	ldr	r2, [pc, #100]	; (800695c <HAL_TIM_Base_Start+0x8c>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d009      	beq.n	800690e <HAL_TIM_Base_Start+0x3e>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006902:	d004      	beq.n	800690e <HAL_TIM_Base_Start+0x3e>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a15      	ldr	r2, [pc, #84]	; (8006960 <HAL_TIM_Base_Start+0x90>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d115      	bne.n	800693a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689a      	ldr	r2, [r3, #8]
 8006914:	4b13      	ldr	r3, [pc, #76]	; (8006964 <HAL_TIM_Base_Start+0x94>)
 8006916:	4013      	ands	r3, r2
 8006918:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2b06      	cmp	r3, #6
 800691e:	d015      	beq.n	800694c <HAL_TIM_Base_Start+0x7c>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006926:	d011      	beq.n	800694c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f042 0201 	orr.w	r2, r2, #1
 8006936:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006938:	e008      	b.n	800694c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0201 	orr.w	r2, r2, #1
 8006948:	601a      	str	r2, [r3, #0]
 800694a:	e000      	b.n	800694e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800694c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40012c00 	.word	0x40012c00
 8006960:	40014000 	.word	0x40014000
 8006964:	00010007 	.word	0x00010007

08006968 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6a1a      	ldr	r2, [r3, #32]
 8006976:	f241 1311 	movw	r3, #4369	; 0x1111
 800697a:	4013      	ands	r3, r2
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10f      	bne.n	80069a0 <HAL_TIM_Base_Stop+0x38>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6a1a      	ldr	r2, [r3, #32]
 8006986:	f240 4344 	movw	r3, #1092	; 0x444
 800698a:	4013      	ands	r3, r2
 800698c:	2b00      	cmp	r3, #0
 800698e:	d107      	bne.n	80069a0 <HAL_TIM_Base_Stop+0x38>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f022 0201 	bic.w	r2, r2, #1
 800699e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
	...

080069b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d001      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e03b      	b.n	8006a48 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2202      	movs	r2, #2
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68da      	ldr	r2, [r3, #12]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f042 0201 	orr.w	r2, r2, #1
 80069e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a19      	ldr	r2, [pc, #100]	; (8006a54 <HAL_TIM_Base_Start_IT+0x9c>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d009      	beq.n	8006a06 <HAL_TIM_Base_Start_IT+0x4e>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069fa:	d004      	beq.n	8006a06 <HAL_TIM_Base_Start_IT+0x4e>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a15      	ldr	r2, [pc, #84]	; (8006a58 <HAL_TIM_Base_Start_IT+0xa0>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d115      	bne.n	8006a32 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	689a      	ldr	r2, [r3, #8]
 8006a0c:	4b13      	ldr	r3, [pc, #76]	; (8006a5c <HAL_TIM_Base_Start_IT+0xa4>)
 8006a0e:	4013      	ands	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2b06      	cmp	r3, #6
 8006a16:	d015      	beq.n	8006a44 <HAL_TIM_Base_Start_IT+0x8c>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a1e:	d011      	beq.n	8006a44 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f042 0201 	orr.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a30:	e008      	b.n	8006a44 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f042 0201 	orr.w	r2, r2, #1
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	e000      	b.n	8006a46 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3714      	adds	r7, #20
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr
 8006a54:	40012c00 	.word	0x40012c00
 8006a58:	40014000 	.word	0x40014000
 8006a5c:	00010007 	.word	0x00010007

08006a60 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68da      	ldr	r2, [r3, #12]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 0201 	bic.w	r2, r2, #1
 8006a76:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6a1a      	ldr	r2, [r3, #32]
 8006a7e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a82:	4013      	ands	r3, r2
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10f      	bne.n	8006aa8 <HAL_TIM_Base_Stop_IT+0x48>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6a1a      	ldr	r2, [r3, #32]
 8006a8e:	f240 4344 	movw	r3, #1092	; 0x444
 8006a92:	4013      	ands	r3, r2
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d107      	bne.n	8006aa8 <HAL_TIM_Base_Stop_IT+0x48>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f022 0201 	bic.w	r2, r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b082      	sub	sp, #8
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	f003 0302 	and.w	r3, r3, #2
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d122      	bne.n	8006b1a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f003 0302 	and.w	r3, r3, #2
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d11b      	bne.n	8006b1a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f06f 0202 	mvn.w	r2, #2
 8006aea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	699b      	ldr	r3, [r3, #24]
 8006af8:	f003 0303 	and.w	r3, r3, #3
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d003      	beq.n	8006b08 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 f9d8 	bl	8006eb6 <HAL_TIM_IC_CaptureCallback>
 8006b06:	e005      	b.n	8006b14 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f9ca 	bl	8006ea2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f9db 	bl	8006eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	f003 0304 	and.w	r3, r3, #4
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	d122      	bne.n	8006b6e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	f003 0304 	and.w	r3, r3, #4
 8006b32:	2b04      	cmp	r3, #4
 8006b34:	d11b      	bne.n	8006b6e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f06f 0204 	mvn.w	r2, #4
 8006b3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d003      	beq.n	8006b5c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 f9ae 	bl	8006eb6 <HAL_TIM_IC_CaptureCallback>
 8006b5a:	e005      	b.n	8006b68 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f9a0 	bl	8006ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f9b1 	bl	8006eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	f003 0308 	and.w	r3, r3, #8
 8006b78:	2b08      	cmp	r3, #8
 8006b7a:	d122      	bne.n	8006bc2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	2b08      	cmp	r3, #8
 8006b88:	d11b      	bne.n	8006bc2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f06f 0208 	mvn.w	r2, #8
 8006b92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2204      	movs	r2, #4
 8006b98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f003 0303 	and.w	r3, r3, #3
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d003      	beq.n	8006bb0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 f984 	bl	8006eb6 <HAL_TIM_IC_CaptureCallback>
 8006bae:	e005      	b.n	8006bbc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 f976 	bl	8006ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 f987 	bl	8006eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	f003 0310 	and.w	r3, r3, #16
 8006bcc:	2b10      	cmp	r3, #16
 8006bce:	d122      	bne.n	8006c16 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f003 0310 	and.w	r3, r3, #16
 8006bda:	2b10      	cmp	r3, #16
 8006bdc:	d11b      	bne.n	8006c16 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f06f 0210 	mvn.w	r2, #16
 8006be6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2208      	movs	r2, #8
 8006bec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d003      	beq.n	8006c04 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f95a 	bl	8006eb6 <HAL_TIM_IC_CaptureCallback>
 8006c02:	e005      	b.n	8006c10 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 f94c 	bl	8006ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f95d 	bl	8006eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	f003 0301 	and.w	r3, r3, #1
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d10e      	bne.n	8006c42 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d107      	bne.n	8006c42 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f06f 0201 	mvn.w	r2, #1
 8006c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 f926 	bl	8006e8e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c4c:	2b80      	cmp	r3, #128	; 0x80
 8006c4e:	d10e      	bne.n	8006c6e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c5a:	2b80      	cmp	r3, #128	; 0x80
 8006c5c:	d107      	bne.n	8006c6e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fabb 	bl	80071e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c7c:	d10e      	bne.n	8006c9c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c88:	2b80      	cmp	r3, #128	; 0x80
 8006c8a:	d107      	bne.n	8006c9c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 faae 	bl	80071f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca6:	2b40      	cmp	r3, #64	; 0x40
 8006ca8:	d10e      	bne.n	8006cc8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb4:	2b40      	cmp	r3, #64	; 0x40
 8006cb6:	d107      	bne.n	8006cc8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 f90b 	bl	8006ede <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	f003 0320 	and.w	r3, r3, #32
 8006cd2:	2b20      	cmp	r3, #32
 8006cd4:	d10e      	bne.n	8006cf4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	f003 0320 	and.w	r3, r3, #32
 8006ce0:	2b20      	cmp	r3, #32
 8006ce2:	d107      	bne.n	8006cf4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f06f 0220 	mvn.w	r2, #32
 8006cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fa6e 	bl	80071d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cf4:	bf00      	nop
 8006cf6:	3708      	adds	r7, #8
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d06:	2300      	movs	r3, #0
 8006d08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d101      	bne.n	8006d18 <HAL_TIM_ConfigClockSource+0x1c>
 8006d14:	2302      	movs	r3, #2
 8006d16:	e0b6      	b.n	8006e86 <HAL_TIM_ConfigClockSource+0x18a>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2202      	movs	r2, #2
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d54:	d03e      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0xd8>
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d5a:	f200 8087 	bhi.w	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d62:	f000 8086 	beq.w	8006e72 <HAL_TIM_ConfigClockSource+0x176>
 8006d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d6a:	d87f      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d6c:	2b70      	cmp	r3, #112	; 0x70
 8006d6e:	d01a      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0xaa>
 8006d70:	2b70      	cmp	r3, #112	; 0x70
 8006d72:	d87b      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d74:	2b60      	cmp	r3, #96	; 0x60
 8006d76:	d050      	beq.n	8006e1a <HAL_TIM_ConfigClockSource+0x11e>
 8006d78:	2b60      	cmp	r3, #96	; 0x60
 8006d7a:	d877      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d7c:	2b50      	cmp	r3, #80	; 0x50
 8006d7e:	d03c      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0xfe>
 8006d80:	2b50      	cmp	r3, #80	; 0x50
 8006d82:	d873      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d84:	2b40      	cmp	r3, #64	; 0x40
 8006d86:	d058      	beq.n	8006e3a <HAL_TIM_ConfigClockSource+0x13e>
 8006d88:	2b40      	cmp	r3, #64	; 0x40
 8006d8a:	d86f      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d8c:	2b30      	cmp	r3, #48	; 0x30
 8006d8e:	d064      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x15e>
 8006d90:	2b30      	cmp	r3, #48	; 0x30
 8006d92:	d86b      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d94:	2b20      	cmp	r3, #32
 8006d96:	d060      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x15e>
 8006d98:	2b20      	cmp	r3, #32
 8006d9a:	d867      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d05c      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x15e>
 8006da0:	2b10      	cmp	r3, #16
 8006da2:	d05a      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x15e>
 8006da4:	e062      	b.n	8006e6c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6818      	ldr	r0, [r3, #0]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	6899      	ldr	r1, [r3, #8]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	f000 f985 	bl	80070c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006dc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	609a      	str	r2, [r3, #8]
      break;
 8006dd2:	e04f      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	6899      	ldr	r1, [r3, #8]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f000 f96e 	bl	80070c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689a      	ldr	r2, [r3, #8]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006df6:	609a      	str	r2, [r3, #8]
      break;
 8006df8:	e03c      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6818      	ldr	r0, [r3, #0]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	6859      	ldr	r1, [r3, #4]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	461a      	mov	r2, r3
 8006e08:	f000 f8e2 	bl	8006fd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2150      	movs	r1, #80	; 0x50
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 f93b 	bl	800708e <TIM_ITRx_SetConfig>
      break;
 8006e18:	e02c      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	6859      	ldr	r1, [r3, #4]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	461a      	mov	r2, r3
 8006e28:	f000 f901 	bl	800702e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2160      	movs	r1, #96	; 0x60
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 f92b 	bl	800708e <TIM_ITRx_SetConfig>
      break;
 8006e38:	e01c      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	6859      	ldr	r1, [r3, #4]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	461a      	mov	r2, r3
 8006e48:	f000 f8c2 	bl	8006fd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2140      	movs	r1, #64	; 0x40
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 f91b 	bl	800708e <TIM_ITRx_SetConfig>
      break;
 8006e58:	e00c      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4619      	mov	r1, r3
 8006e64:	4610      	mov	r0, r2
 8006e66:	f000 f912 	bl	800708e <TIM_ITRx_SetConfig>
      break;
 8006e6a:	e003      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e70:	e000      	b.n	8006e74 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006e72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b083      	sub	sp, #12
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006e96:	bf00      	nop
 8006e98:	370c      	adds	r7, #12
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr

08006ea2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b083      	sub	sp, #12
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006eaa:	bf00      	nop
 8006eac:	370c      	adds	r7, #12
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr

08006eb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b083      	sub	sp, #12
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ebe:	bf00      	nop
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b083      	sub	sp, #12
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ed2:	bf00      	nop
 8006ed4:	370c      	adds	r7, #12
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr

08006ede <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b083      	sub	sp, #12
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ee6:	bf00      	nop
 8006ee8:	370c      	adds	r7, #12
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
	...

08006ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a2e      	ldr	r2, [pc, #184]	; (8006fc0 <TIM_Base_SetConfig+0xcc>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d003      	beq.n	8006f14 <TIM_Base_SetConfig+0x20>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f12:	d108      	bne.n	8006f26 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a25      	ldr	r2, [pc, #148]	; (8006fc0 <TIM_Base_SetConfig+0xcc>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d00f      	beq.n	8006f4e <TIM_Base_SetConfig+0x5a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f34:	d00b      	beq.n	8006f4e <TIM_Base_SetConfig+0x5a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a22      	ldr	r2, [pc, #136]	; (8006fc4 <TIM_Base_SetConfig+0xd0>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d007      	beq.n	8006f4e <TIM_Base_SetConfig+0x5a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a21      	ldr	r2, [pc, #132]	; (8006fc8 <TIM_Base_SetConfig+0xd4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d003      	beq.n	8006f4e <TIM_Base_SetConfig+0x5a>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a20      	ldr	r2, [pc, #128]	; (8006fcc <TIM_Base_SetConfig+0xd8>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d108      	bne.n	8006f60 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	689a      	ldr	r2, [r3, #8]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a0e      	ldr	r2, [pc, #56]	; (8006fc0 <TIM_Base_SetConfig+0xcc>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d00b      	beq.n	8006fa4 <TIM_Base_SetConfig+0xb0>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a0d      	ldr	r2, [pc, #52]	; (8006fc4 <TIM_Base_SetConfig+0xd0>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d007      	beq.n	8006fa4 <TIM_Base_SetConfig+0xb0>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a0c      	ldr	r2, [pc, #48]	; (8006fc8 <TIM_Base_SetConfig+0xd4>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d003      	beq.n	8006fa4 <TIM_Base_SetConfig+0xb0>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a0b      	ldr	r2, [pc, #44]	; (8006fcc <TIM_Base_SetConfig+0xd8>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d103      	bne.n	8006fac <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	691a      	ldr	r2, [r3, #16]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	615a      	str	r2, [r3, #20]
}
 8006fb2:	bf00      	nop
 8006fb4:	3714      	adds	r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	40012c00 	.word	0x40012c00
 8006fc4:	40014000 	.word	0x40014000
 8006fc8:	40014400 	.word	0x40014400
 8006fcc:	40014800 	.word	0x40014800

08006fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	f023 0201 	bic.w	r2, r3, #1
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	011b      	lsls	r3, r3, #4
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	4313      	orrs	r3, r2
 8007004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f023 030a 	bic.w	r3, r3, #10
 800700c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	4313      	orrs	r3, r2
 8007014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	621a      	str	r2, [r3, #32]
}
 8007022:	bf00      	nop
 8007024:	371c      	adds	r7, #28
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr

0800702e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800702e:	b480      	push	{r7}
 8007030:	b087      	sub	sp, #28
 8007032:	af00      	add	r7, sp, #0
 8007034:	60f8      	str	r0, [r7, #12]
 8007036:	60b9      	str	r1, [r7, #8]
 8007038:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	f023 0210 	bic.w	r2, r3, #16
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007058:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	031b      	lsls	r3, r3, #12
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	4313      	orrs	r3, r2
 8007062:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800706a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	011b      	lsls	r3, r3, #4
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	4313      	orrs	r3, r2
 8007074:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	621a      	str	r2, [r3, #32]
}
 8007082:	bf00      	nop
 8007084:	371c      	adds	r7, #28
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr

0800708e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800708e:	b480      	push	{r7}
 8007090:	b085      	sub	sp, #20
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
 8007096:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070a6:	683a      	ldr	r2, [r7, #0]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	f043 0307 	orr.w	r3, r3, #7
 80070b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	609a      	str	r2, [r3, #8]
}
 80070b8:	bf00      	nop
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
 80070d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	021a      	lsls	r2, r3, #8
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	431a      	orrs	r2, r3
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	609a      	str	r2, [r3, #8]
}
 80070f8:	bf00      	nop
 80070fa:	371c      	adds	r7, #28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007114:	2b01      	cmp	r3, #1
 8007116:	d101      	bne.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007118:	2302      	movs	r3, #2
 800711a:	e04f      	b.n	80071bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2202      	movs	r2, #2
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a21      	ldr	r2, [pc, #132]	; (80071c8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d108      	bne.n	8007158 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800714c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	4313      	orrs	r3, r2
 8007156:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800715e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	4313      	orrs	r3, r2
 8007168:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a14      	ldr	r2, [pc, #80]	; (80071c8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d009      	beq.n	8007190 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007184:	d004      	beq.n	8007190 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a10      	ldr	r2, [pc, #64]	; (80071cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d10c      	bne.n	80071aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007196:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	4313      	orrs	r3, r2
 80071a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3714      	adds	r7, #20
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr
 80071c8:	40012c00 	.word	0x40012c00
 80071cc:	40014000 	.word	0x40014000

080071d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e040      	b.n	80072a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007222:	2b00      	cmp	r3, #0
 8007224:	d106      	bne.n	8007234 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f7fb f92c 	bl	800248c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2224      	movs	r2, #36	; 0x24
 8007238:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0201 	bic.w	r2, r2, #1
 8007248:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f82c 	bl	80072a8 <UART_SetConfig>
 8007250:	4603      	mov	r3, r0
 8007252:	2b01      	cmp	r3, #1
 8007254:	d101      	bne.n	800725a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e022      	b.n	80072a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800725e:	2b00      	cmp	r3, #0
 8007260:	d002      	beq.n	8007268 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f956 	bl	8007514 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007276:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689a      	ldr	r2, [r3, #8]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007286:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f042 0201 	orr.w	r2, r2, #1
 8007296:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 f9dd 	bl	8007658 <UART_CheckIdleState>
 800729e:	4603      	mov	r3, r0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072b0:	2300      	movs	r3, #0
 80072b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	689a      	ldr	r2, [r3, #8]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	695b      	ldr	r3, [r3, #20]
 80072c2:	431a      	orrs	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	69db      	ldr	r3, [r3, #28]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	4b8a      	ldr	r3, [pc, #552]	; (80074fc <UART_SetConfig+0x254>)
 80072d4:	4013      	ands	r3, r2
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	6812      	ldr	r2, [r2, #0]
 80072da:	6979      	ldr	r1, [r7, #20]
 80072dc:	430b      	orrs	r3, r1
 80072de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6a1b      	ldr	r3, [r3, #32]
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	4313      	orrs	r3, r2
 8007304:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	430a      	orrs	r2, r1
 8007318:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a78      	ldr	r2, [pc, #480]	; (8007500 <UART_SetConfig+0x258>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d120      	bne.n	8007366 <UART_SetConfig+0xbe>
 8007324:	4b77      	ldr	r3, [pc, #476]	; (8007504 <UART_SetConfig+0x25c>)
 8007326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007328:	f003 0303 	and.w	r3, r3, #3
 800732c:	2b03      	cmp	r3, #3
 800732e:	d817      	bhi.n	8007360 <UART_SetConfig+0xb8>
 8007330:	a201      	add	r2, pc, #4	; (adr r2, 8007338 <UART_SetConfig+0x90>)
 8007332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007336:	bf00      	nop
 8007338:	08007349 	.word	0x08007349
 800733c:	08007355 	.word	0x08007355
 8007340:	0800735b 	.word	0x0800735b
 8007344:	0800734f 	.word	0x0800734f
 8007348:	2300      	movs	r3, #0
 800734a:	77fb      	strb	r3, [r7, #31]
 800734c:	e01d      	b.n	800738a <UART_SetConfig+0xe2>
 800734e:	2302      	movs	r3, #2
 8007350:	77fb      	strb	r3, [r7, #31]
 8007352:	e01a      	b.n	800738a <UART_SetConfig+0xe2>
 8007354:	2304      	movs	r3, #4
 8007356:	77fb      	strb	r3, [r7, #31]
 8007358:	e017      	b.n	800738a <UART_SetConfig+0xe2>
 800735a:	2308      	movs	r3, #8
 800735c:	77fb      	strb	r3, [r7, #31]
 800735e:	e014      	b.n	800738a <UART_SetConfig+0xe2>
 8007360:	2310      	movs	r3, #16
 8007362:	77fb      	strb	r3, [r7, #31]
 8007364:	e011      	b.n	800738a <UART_SetConfig+0xe2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a67      	ldr	r2, [pc, #412]	; (8007508 <UART_SetConfig+0x260>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d102      	bne.n	8007376 <UART_SetConfig+0xce>
 8007370:	2300      	movs	r3, #0
 8007372:	77fb      	strb	r3, [r7, #31]
 8007374:	e009      	b.n	800738a <UART_SetConfig+0xe2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a64      	ldr	r2, [pc, #400]	; (800750c <UART_SetConfig+0x264>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d102      	bne.n	8007386 <UART_SetConfig+0xde>
 8007380:	2300      	movs	r3, #0
 8007382:	77fb      	strb	r3, [r7, #31]
 8007384:	e001      	b.n	800738a <UART_SetConfig+0xe2>
 8007386:	2310      	movs	r3, #16
 8007388:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007392:	d15b      	bne.n	800744c <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8007394:	7ffb      	ldrb	r3, [r7, #31]
 8007396:	2b08      	cmp	r3, #8
 8007398:	d827      	bhi.n	80073ea <UART_SetConfig+0x142>
 800739a:	a201      	add	r2, pc, #4	; (adr r2, 80073a0 <UART_SetConfig+0xf8>)
 800739c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a0:	080073c5 	.word	0x080073c5
 80073a4:	080073cd 	.word	0x080073cd
 80073a8:	080073d5 	.word	0x080073d5
 80073ac:	080073eb 	.word	0x080073eb
 80073b0:	080073db 	.word	0x080073db
 80073b4:	080073eb 	.word	0x080073eb
 80073b8:	080073eb 	.word	0x080073eb
 80073bc:	080073eb 	.word	0x080073eb
 80073c0:	080073e3 	.word	0x080073e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073c4:	f7fd fe88 	bl	80050d8 <HAL_RCC_GetPCLK1Freq>
 80073c8:	61b8      	str	r0, [r7, #24]
        break;
 80073ca:	e013      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073cc:	f7fd fea6 	bl	800511c <HAL_RCC_GetPCLK2Freq>
 80073d0:	61b8      	str	r0, [r7, #24]
        break;
 80073d2:	e00f      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073d4:	4b4e      	ldr	r3, [pc, #312]	; (8007510 <UART_SetConfig+0x268>)
 80073d6:	61bb      	str	r3, [r7, #24]
        break;
 80073d8:	e00c      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073da:	f7fd fe05 	bl	8004fe8 <HAL_RCC_GetSysClockFreq>
 80073de:	61b8      	str	r0, [r7, #24]
        break;
 80073e0:	e008      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073e6:	61bb      	str	r3, [r7, #24]
        break;
 80073e8:	e004      	b.n	80073f4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	77bb      	strb	r3, [r7, #30]
        break;
 80073f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d074      	beq.n	80074e4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	005a      	lsls	r2, r3, #1
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	085b      	lsrs	r3, r3, #1
 8007404:	441a      	add	r2, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	fbb2 f3f3 	udiv	r3, r2, r3
 800740e:	b29b      	uxth	r3, r3
 8007410:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	2b0f      	cmp	r3, #15
 8007416:	d916      	bls.n	8007446 <UART_SetConfig+0x19e>
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800741e:	d212      	bcs.n	8007446 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	b29b      	uxth	r3, r3
 8007424:	f023 030f 	bic.w	r3, r3, #15
 8007428:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	085b      	lsrs	r3, r3, #1
 800742e:	b29b      	uxth	r3, r3
 8007430:	f003 0307 	and.w	r3, r3, #7
 8007434:	b29a      	uxth	r2, r3
 8007436:	89fb      	ldrh	r3, [r7, #14]
 8007438:	4313      	orrs	r3, r2
 800743a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	89fa      	ldrh	r2, [r7, #14]
 8007442:	60da      	str	r2, [r3, #12]
 8007444:	e04e      	b.n	80074e4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	77bb      	strb	r3, [r7, #30]
 800744a:	e04b      	b.n	80074e4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800744c:	7ffb      	ldrb	r3, [r7, #31]
 800744e:	2b08      	cmp	r3, #8
 8007450:	d827      	bhi.n	80074a2 <UART_SetConfig+0x1fa>
 8007452:	a201      	add	r2, pc, #4	; (adr r2, 8007458 <UART_SetConfig+0x1b0>)
 8007454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007458:	0800747d 	.word	0x0800747d
 800745c:	08007485 	.word	0x08007485
 8007460:	0800748d 	.word	0x0800748d
 8007464:	080074a3 	.word	0x080074a3
 8007468:	08007493 	.word	0x08007493
 800746c:	080074a3 	.word	0x080074a3
 8007470:	080074a3 	.word	0x080074a3
 8007474:	080074a3 	.word	0x080074a3
 8007478:	0800749b 	.word	0x0800749b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800747c:	f7fd fe2c 	bl	80050d8 <HAL_RCC_GetPCLK1Freq>
 8007480:	61b8      	str	r0, [r7, #24]
        break;
 8007482:	e013      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007484:	f7fd fe4a 	bl	800511c <HAL_RCC_GetPCLK2Freq>
 8007488:	61b8      	str	r0, [r7, #24]
        break;
 800748a:	e00f      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800748c:	4b20      	ldr	r3, [pc, #128]	; (8007510 <UART_SetConfig+0x268>)
 800748e:	61bb      	str	r3, [r7, #24]
        break;
 8007490:	e00c      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007492:	f7fd fda9 	bl	8004fe8 <HAL_RCC_GetSysClockFreq>
 8007496:	61b8      	str	r0, [r7, #24]
        break;
 8007498:	e008      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800749a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800749e:	61bb      	str	r3, [r7, #24]
        break;
 80074a0:	e004      	b.n	80074ac <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	77bb      	strb	r3, [r7, #30]
        break;
 80074aa:	bf00      	nop
    }

    if (pclk != 0U)
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d018      	beq.n	80074e4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	085a      	lsrs	r2, r3, #1
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	441a      	add	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	2b0f      	cmp	r3, #15
 80074cc:	d908      	bls.n	80074e0 <UART_SetConfig+0x238>
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074d4:	d204      	bcs.n	80074e0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	60da      	str	r2, [r3, #12]
 80074de:	e001      	b.n	80074e4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80074f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3720      	adds	r7, #32
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	efff69f3 	.word	0xefff69f3
 8007500:	40013800 	.word	0x40013800
 8007504:	40021000 	.word	0x40021000
 8007508:	40004400 	.word	0x40004400
 800750c:	40004800 	.word	0x40004800
 8007510:	007a1200 	.word	0x007a1200

08007514 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00a      	beq.n	800753e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	430a      	orrs	r2, r1
 800753c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	430a      	orrs	r2, r1
 800755e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007564:	f003 0304 	and.w	r3, r3, #4
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00a      	beq.n	8007582 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	430a      	orrs	r2, r1
 8007580:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007586:	f003 0308 	and.w	r3, r3, #8
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00a      	beq.n	80075a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	430a      	orrs	r2, r1
 80075a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a8:	f003 0310 	and.w	r3, r3, #16
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00a      	beq.n	80075c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00a      	beq.n	80075e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	430a      	orrs	r2, r1
 80075e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d01a      	beq.n	800762a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007612:	d10a      	bne.n	800762a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00a      	beq.n	800764c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	430a      	orrs	r2, r1
 800764a:	605a      	str	r2, [r3, #4]
  }
}
 800764c:	bf00      	nop
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af02      	add	r7, sp, #8
 800765e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007668:	f7fb ffde 	bl	8003628 <HAL_GetTick>
 800766c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0308 	and.w	r3, r3, #8
 8007678:	2b08      	cmp	r3, #8
 800767a:	d10e      	bne.n	800769a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800767c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 f82d 	bl	80076ea <UART_WaitOnFlagUntilTimeout>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e023      	b.n	80076e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f003 0304 	and.w	r3, r3, #4
 80076a4:	2b04      	cmp	r3, #4
 80076a6:	d10e      	bne.n	80076c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f817 	bl	80076ea <UART_WaitOnFlagUntilTimeout>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d001      	beq.n	80076c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e00d      	b.n	80076e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2220      	movs	r2, #32
 80076ca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2220      	movs	r2, #32
 80076d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b09c      	sub	sp, #112	; 0x70
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	60f8      	str	r0, [r7, #12]
 80076f2:	60b9      	str	r1, [r7, #8]
 80076f4:	603b      	str	r3, [r7, #0]
 80076f6:	4613      	mov	r3, r2
 80076f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076fa:	e0a5      	b.n	8007848 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007702:	f000 80a1 	beq.w	8007848 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007706:	f7fb ff8f 	bl	8003628 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007712:	429a      	cmp	r2, r3
 8007714:	d302      	bcc.n	800771c <UART_WaitOnFlagUntilTimeout+0x32>
 8007716:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007718:	2b00      	cmp	r3, #0
 800771a:	d13e      	bne.n	800779a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007724:	e853 3f00 	ldrex	r3, [r3]
 8007728:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800772a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800772c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007730:	667b      	str	r3, [r7, #100]	; 0x64
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	461a      	mov	r2, r3
 8007738:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800773a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800773c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007740:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007742:	e841 2300 	strex	r3, r2, [r1]
 8007746:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007748:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e6      	bne.n	800771c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	3308      	adds	r3, #8
 8007754:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007758:	e853 3f00 	ldrex	r3, [r3]
 800775c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800775e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007760:	f023 0301 	bic.w	r3, r3, #1
 8007764:	663b      	str	r3, [r7, #96]	; 0x60
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3308      	adds	r3, #8
 800776c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800776e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007770:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007772:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007774:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007776:	e841 2300 	strex	r3, r2, [r1]
 800777a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800777c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1e5      	bne.n	800774e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2220      	movs	r2, #32
 8007786:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2220      	movs	r2, #32
 800778c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007796:	2303      	movs	r3, #3
 8007798:	e067      	b.n	800786a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0304 	and.w	r3, r3, #4
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d04f      	beq.n	8007848 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077b6:	d147      	bne.n	8007848 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077c0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ca:	e853 3f00 	ldrex	r3, [r3]
 80077ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	461a      	mov	r2, r3
 80077de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077e0:	637b      	str	r3, [r7, #52]	; 0x34
 80077e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077e8:	e841 2300 	strex	r3, r2, [r1]
 80077ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80077ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d1e6      	bne.n	80077c2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	3308      	adds	r3, #8
 80077fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	e853 3f00 	ldrex	r3, [r3]
 8007802:	613b      	str	r3, [r7, #16]
   return(result);
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	f023 0301 	bic.w	r3, r3, #1
 800780a:	66bb      	str	r3, [r7, #104]	; 0x68
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3308      	adds	r3, #8
 8007812:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007814:	623a      	str	r2, [r7, #32]
 8007816:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007818:	69f9      	ldr	r1, [r7, #28]
 800781a:	6a3a      	ldr	r2, [r7, #32]
 800781c:	e841 2300 	strex	r3, r2, [r1]
 8007820:	61bb      	str	r3, [r7, #24]
   return(result);
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1e5      	bne.n	80077f4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2220      	movs	r2, #32
 800782c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2220      	movs	r2, #32
 8007832:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2220      	movs	r2, #32
 8007838:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	e010      	b.n	800786a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	69da      	ldr	r2, [r3, #28]
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	4013      	ands	r3, r2
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	429a      	cmp	r2, r3
 8007856:	bf0c      	ite	eq
 8007858:	2301      	moveq	r3, #1
 800785a:	2300      	movne	r3, #0
 800785c:	b2db      	uxtb	r3, r3
 800785e:	461a      	mov	r2, r3
 8007860:	79fb      	ldrb	r3, [r7, #7]
 8007862:	429a      	cmp	r2, r3
 8007864:	f43f af4a 	beq.w	80076fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3770      	adds	r7, #112	; 0x70
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <__errno>:
 8007874:	4b01      	ldr	r3, [pc, #4]	; (800787c <__errno+0x8>)
 8007876:	6818      	ldr	r0, [r3, #0]
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	20000044 	.word	0x20000044

08007880 <__libc_init_array>:
 8007880:	b570      	push	{r4, r5, r6, lr}
 8007882:	4d0d      	ldr	r5, [pc, #52]	; (80078b8 <__libc_init_array+0x38>)
 8007884:	4c0d      	ldr	r4, [pc, #52]	; (80078bc <__libc_init_array+0x3c>)
 8007886:	1b64      	subs	r4, r4, r5
 8007888:	10a4      	asrs	r4, r4, #2
 800788a:	2600      	movs	r6, #0
 800788c:	42a6      	cmp	r6, r4
 800788e:	d109      	bne.n	80078a4 <__libc_init_array+0x24>
 8007890:	4d0b      	ldr	r5, [pc, #44]	; (80078c0 <__libc_init_array+0x40>)
 8007892:	4c0c      	ldr	r4, [pc, #48]	; (80078c4 <__libc_init_array+0x44>)
 8007894:	f000 f9a8 	bl	8007be8 <_init>
 8007898:	1b64      	subs	r4, r4, r5
 800789a:	10a4      	asrs	r4, r4, #2
 800789c:	2600      	movs	r6, #0
 800789e:	42a6      	cmp	r6, r4
 80078a0:	d105      	bne.n	80078ae <__libc_init_array+0x2e>
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
 80078a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80078a8:	4798      	blx	r3
 80078aa:	3601      	adds	r6, #1
 80078ac:	e7ee      	b.n	800788c <__libc_init_array+0xc>
 80078ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80078b2:	4798      	blx	r3
 80078b4:	3601      	adds	r6, #1
 80078b6:	e7f2      	b.n	800789e <__libc_init_array+0x1e>
 80078b8:	08007d0c 	.word	0x08007d0c
 80078bc:	08007d0c 	.word	0x08007d0c
 80078c0:	08007d0c 	.word	0x08007d0c
 80078c4:	08007d10 	.word	0x08007d10

080078c8 <__itoa>:
 80078c8:	1e93      	subs	r3, r2, #2
 80078ca:	2b22      	cmp	r3, #34	; 0x22
 80078cc:	b510      	push	{r4, lr}
 80078ce:	460c      	mov	r4, r1
 80078d0:	d904      	bls.n	80078dc <__itoa+0x14>
 80078d2:	2300      	movs	r3, #0
 80078d4:	700b      	strb	r3, [r1, #0]
 80078d6:	461c      	mov	r4, r3
 80078d8:	4620      	mov	r0, r4
 80078da:	bd10      	pop	{r4, pc}
 80078dc:	2a0a      	cmp	r2, #10
 80078de:	d109      	bne.n	80078f4 <__itoa+0x2c>
 80078e0:	2800      	cmp	r0, #0
 80078e2:	da07      	bge.n	80078f4 <__itoa+0x2c>
 80078e4:	232d      	movs	r3, #45	; 0x2d
 80078e6:	700b      	strb	r3, [r1, #0]
 80078e8:	4240      	negs	r0, r0
 80078ea:	2101      	movs	r1, #1
 80078ec:	4421      	add	r1, r4
 80078ee:	f000 f92b 	bl	8007b48 <__utoa>
 80078f2:	e7f1      	b.n	80078d8 <__itoa+0x10>
 80078f4:	2100      	movs	r1, #0
 80078f6:	e7f9      	b.n	80078ec <__itoa+0x24>

080078f8 <itoa>:
 80078f8:	f7ff bfe6 	b.w	80078c8 <__itoa>

080078fc <malloc>:
 80078fc:	4b02      	ldr	r3, [pc, #8]	; (8007908 <malloc+0xc>)
 80078fe:	4601      	mov	r1, r0
 8007900:	6818      	ldr	r0, [r3, #0]
 8007902:	f000 b88d 	b.w	8007a20 <_malloc_r>
 8007906:	bf00      	nop
 8007908:	20000044 	.word	0x20000044

0800790c <free>:
 800790c:	4b02      	ldr	r3, [pc, #8]	; (8007918 <free+0xc>)
 800790e:	4601      	mov	r1, r0
 8007910:	6818      	ldr	r0, [r3, #0]
 8007912:	f000 b819 	b.w	8007948 <_free_r>
 8007916:	bf00      	nop
 8007918:	20000044 	.word	0x20000044

0800791c <memcpy>:
 800791c:	440a      	add	r2, r1
 800791e:	4291      	cmp	r1, r2
 8007920:	f100 33ff 	add.w	r3, r0, #4294967295
 8007924:	d100      	bne.n	8007928 <memcpy+0xc>
 8007926:	4770      	bx	lr
 8007928:	b510      	push	{r4, lr}
 800792a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800792e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007932:	4291      	cmp	r1, r2
 8007934:	d1f9      	bne.n	800792a <memcpy+0xe>
 8007936:	bd10      	pop	{r4, pc}

08007938 <memset>:
 8007938:	4402      	add	r2, r0
 800793a:	4603      	mov	r3, r0
 800793c:	4293      	cmp	r3, r2
 800793e:	d100      	bne.n	8007942 <memset+0xa>
 8007940:	4770      	bx	lr
 8007942:	f803 1b01 	strb.w	r1, [r3], #1
 8007946:	e7f9      	b.n	800793c <memset+0x4>

08007948 <_free_r>:
 8007948:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800794a:	2900      	cmp	r1, #0
 800794c:	d044      	beq.n	80079d8 <_free_r+0x90>
 800794e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007952:	9001      	str	r0, [sp, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	f1a1 0404 	sub.w	r4, r1, #4
 800795a:	bfb8      	it	lt
 800795c:	18e4      	addlt	r4, r4, r3
 800795e:	f000 f935 	bl	8007bcc <__malloc_lock>
 8007962:	4a1e      	ldr	r2, [pc, #120]	; (80079dc <_free_r+0x94>)
 8007964:	9801      	ldr	r0, [sp, #4]
 8007966:	6813      	ldr	r3, [r2, #0]
 8007968:	b933      	cbnz	r3, 8007978 <_free_r+0x30>
 800796a:	6063      	str	r3, [r4, #4]
 800796c:	6014      	str	r4, [r2, #0]
 800796e:	b003      	add	sp, #12
 8007970:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007974:	f000 b930 	b.w	8007bd8 <__malloc_unlock>
 8007978:	42a3      	cmp	r3, r4
 800797a:	d908      	bls.n	800798e <_free_r+0x46>
 800797c:	6825      	ldr	r5, [r4, #0]
 800797e:	1961      	adds	r1, r4, r5
 8007980:	428b      	cmp	r3, r1
 8007982:	bf01      	itttt	eq
 8007984:	6819      	ldreq	r1, [r3, #0]
 8007986:	685b      	ldreq	r3, [r3, #4]
 8007988:	1949      	addeq	r1, r1, r5
 800798a:	6021      	streq	r1, [r4, #0]
 800798c:	e7ed      	b.n	800796a <_free_r+0x22>
 800798e:	461a      	mov	r2, r3
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	b10b      	cbz	r3, 8007998 <_free_r+0x50>
 8007994:	42a3      	cmp	r3, r4
 8007996:	d9fa      	bls.n	800798e <_free_r+0x46>
 8007998:	6811      	ldr	r1, [r2, #0]
 800799a:	1855      	adds	r5, r2, r1
 800799c:	42a5      	cmp	r5, r4
 800799e:	d10b      	bne.n	80079b8 <_free_r+0x70>
 80079a0:	6824      	ldr	r4, [r4, #0]
 80079a2:	4421      	add	r1, r4
 80079a4:	1854      	adds	r4, r2, r1
 80079a6:	42a3      	cmp	r3, r4
 80079a8:	6011      	str	r1, [r2, #0]
 80079aa:	d1e0      	bne.n	800796e <_free_r+0x26>
 80079ac:	681c      	ldr	r4, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	6053      	str	r3, [r2, #4]
 80079b2:	4421      	add	r1, r4
 80079b4:	6011      	str	r1, [r2, #0]
 80079b6:	e7da      	b.n	800796e <_free_r+0x26>
 80079b8:	d902      	bls.n	80079c0 <_free_r+0x78>
 80079ba:	230c      	movs	r3, #12
 80079bc:	6003      	str	r3, [r0, #0]
 80079be:	e7d6      	b.n	800796e <_free_r+0x26>
 80079c0:	6825      	ldr	r5, [r4, #0]
 80079c2:	1961      	adds	r1, r4, r5
 80079c4:	428b      	cmp	r3, r1
 80079c6:	bf04      	itt	eq
 80079c8:	6819      	ldreq	r1, [r3, #0]
 80079ca:	685b      	ldreq	r3, [r3, #4]
 80079cc:	6063      	str	r3, [r4, #4]
 80079ce:	bf04      	itt	eq
 80079d0:	1949      	addeq	r1, r1, r5
 80079d2:	6021      	streq	r1, [r4, #0]
 80079d4:	6054      	str	r4, [r2, #4]
 80079d6:	e7ca      	b.n	800796e <_free_r+0x26>
 80079d8:	b003      	add	sp, #12
 80079da:	bd30      	pop	{r4, r5, pc}
 80079dc:	20000e54 	.word	0x20000e54

080079e0 <sbrk_aligned>:
 80079e0:	b570      	push	{r4, r5, r6, lr}
 80079e2:	4e0e      	ldr	r6, [pc, #56]	; (8007a1c <sbrk_aligned+0x3c>)
 80079e4:	460c      	mov	r4, r1
 80079e6:	6831      	ldr	r1, [r6, #0]
 80079e8:	4605      	mov	r5, r0
 80079ea:	b911      	cbnz	r1, 80079f2 <sbrk_aligned+0x12>
 80079ec:	f000 f88c 	bl	8007b08 <_sbrk_r>
 80079f0:	6030      	str	r0, [r6, #0]
 80079f2:	4621      	mov	r1, r4
 80079f4:	4628      	mov	r0, r5
 80079f6:	f000 f887 	bl	8007b08 <_sbrk_r>
 80079fa:	1c43      	adds	r3, r0, #1
 80079fc:	d00a      	beq.n	8007a14 <sbrk_aligned+0x34>
 80079fe:	1cc4      	adds	r4, r0, #3
 8007a00:	f024 0403 	bic.w	r4, r4, #3
 8007a04:	42a0      	cmp	r0, r4
 8007a06:	d007      	beq.n	8007a18 <sbrk_aligned+0x38>
 8007a08:	1a21      	subs	r1, r4, r0
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	f000 f87c 	bl	8007b08 <_sbrk_r>
 8007a10:	3001      	adds	r0, #1
 8007a12:	d101      	bne.n	8007a18 <sbrk_aligned+0x38>
 8007a14:	f04f 34ff 	mov.w	r4, #4294967295
 8007a18:	4620      	mov	r0, r4
 8007a1a:	bd70      	pop	{r4, r5, r6, pc}
 8007a1c:	20000e58 	.word	0x20000e58

08007a20 <_malloc_r>:
 8007a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a24:	1ccd      	adds	r5, r1, #3
 8007a26:	f025 0503 	bic.w	r5, r5, #3
 8007a2a:	3508      	adds	r5, #8
 8007a2c:	2d0c      	cmp	r5, #12
 8007a2e:	bf38      	it	cc
 8007a30:	250c      	movcc	r5, #12
 8007a32:	2d00      	cmp	r5, #0
 8007a34:	4607      	mov	r7, r0
 8007a36:	db01      	blt.n	8007a3c <_malloc_r+0x1c>
 8007a38:	42a9      	cmp	r1, r5
 8007a3a:	d905      	bls.n	8007a48 <_malloc_r+0x28>
 8007a3c:	230c      	movs	r3, #12
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	2600      	movs	r6, #0
 8007a42:	4630      	mov	r0, r6
 8007a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a48:	4e2e      	ldr	r6, [pc, #184]	; (8007b04 <_malloc_r+0xe4>)
 8007a4a:	f000 f8bf 	bl	8007bcc <__malloc_lock>
 8007a4e:	6833      	ldr	r3, [r6, #0]
 8007a50:	461c      	mov	r4, r3
 8007a52:	bb34      	cbnz	r4, 8007aa2 <_malloc_r+0x82>
 8007a54:	4629      	mov	r1, r5
 8007a56:	4638      	mov	r0, r7
 8007a58:	f7ff ffc2 	bl	80079e0 <sbrk_aligned>
 8007a5c:	1c43      	adds	r3, r0, #1
 8007a5e:	4604      	mov	r4, r0
 8007a60:	d14d      	bne.n	8007afe <_malloc_r+0xde>
 8007a62:	6834      	ldr	r4, [r6, #0]
 8007a64:	4626      	mov	r6, r4
 8007a66:	2e00      	cmp	r6, #0
 8007a68:	d140      	bne.n	8007aec <_malloc_r+0xcc>
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	4631      	mov	r1, r6
 8007a6e:	4638      	mov	r0, r7
 8007a70:	eb04 0803 	add.w	r8, r4, r3
 8007a74:	f000 f848 	bl	8007b08 <_sbrk_r>
 8007a78:	4580      	cmp	r8, r0
 8007a7a:	d13a      	bne.n	8007af2 <_malloc_r+0xd2>
 8007a7c:	6821      	ldr	r1, [r4, #0]
 8007a7e:	3503      	adds	r5, #3
 8007a80:	1a6d      	subs	r5, r5, r1
 8007a82:	f025 0503 	bic.w	r5, r5, #3
 8007a86:	3508      	adds	r5, #8
 8007a88:	2d0c      	cmp	r5, #12
 8007a8a:	bf38      	it	cc
 8007a8c:	250c      	movcc	r5, #12
 8007a8e:	4629      	mov	r1, r5
 8007a90:	4638      	mov	r0, r7
 8007a92:	f7ff ffa5 	bl	80079e0 <sbrk_aligned>
 8007a96:	3001      	adds	r0, #1
 8007a98:	d02b      	beq.n	8007af2 <_malloc_r+0xd2>
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	442b      	add	r3, r5
 8007a9e:	6023      	str	r3, [r4, #0]
 8007aa0:	e00e      	b.n	8007ac0 <_malloc_r+0xa0>
 8007aa2:	6822      	ldr	r2, [r4, #0]
 8007aa4:	1b52      	subs	r2, r2, r5
 8007aa6:	d41e      	bmi.n	8007ae6 <_malloc_r+0xc6>
 8007aa8:	2a0b      	cmp	r2, #11
 8007aaa:	d916      	bls.n	8007ada <_malloc_r+0xba>
 8007aac:	1961      	adds	r1, r4, r5
 8007aae:	42a3      	cmp	r3, r4
 8007ab0:	6025      	str	r5, [r4, #0]
 8007ab2:	bf18      	it	ne
 8007ab4:	6059      	strne	r1, [r3, #4]
 8007ab6:	6863      	ldr	r3, [r4, #4]
 8007ab8:	bf08      	it	eq
 8007aba:	6031      	streq	r1, [r6, #0]
 8007abc:	5162      	str	r2, [r4, r5]
 8007abe:	604b      	str	r3, [r1, #4]
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	f104 060b 	add.w	r6, r4, #11
 8007ac6:	f000 f887 	bl	8007bd8 <__malloc_unlock>
 8007aca:	f026 0607 	bic.w	r6, r6, #7
 8007ace:	1d23      	adds	r3, r4, #4
 8007ad0:	1af2      	subs	r2, r6, r3
 8007ad2:	d0b6      	beq.n	8007a42 <_malloc_r+0x22>
 8007ad4:	1b9b      	subs	r3, r3, r6
 8007ad6:	50a3      	str	r3, [r4, r2]
 8007ad8:	e7b3      	b.n	8007a42 <_malloc_r+0x22>
 8007ada:	6862      	ldr	r2, [r4, #4]
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	bf0c      	ite	eq
 8007ae0:	6032      	streq	r2, [r6, #0]
 8007ae2:	605a      	strne	r2, [r3, #4]
 8007ae4:	e7ec      	b.n	8007ac0 <_malloc_r+0xa0>
 8007ae6:	4623      	mov	r3, r4
 8007ae8:	6864      	ldr	r4, [r4, #4]
 8007aea:	e7b2      	b.n	8007a52 <_malloc_r+0x32>
 8007aec:	4634      	mov	r4, r6
 8007aee:	6876      	ldr	r6, [r6, #4]
 8007af0:	e7b9      	b.n	8007a66 <_malloc_r+0x46>
 8007af2:	230c      	movs	r3, #12
 8007af4:	603b      	str	r3, [r7, #0]
 8007af6:	4638      	mov	r0, r7
 8007af8:	f000 f86e 	bl	8007bd8 <__malloc_unlock>
 8007afc:	e7a1      	b.n	8007a42 <_malloc_r+0x22>
 8007afe:	6025      	str	r5, [r4, #0]
 8007b00:	e7de      	b.n	8007ac0 <_malloc_r+0xa0>
 8007b02:	bf00      	nop
 8007b04:	20000e54 	.word	0x20000e54

08007b08 <_sbrk_r>:
 8007b08:	b538      	push	{r3, r4, r5, lr}
 8007b0a:	4d06      	ldr	r5, [pc, #24]	; (8007b24 <_sbrk_r+0x1c>)
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	4604      	mov	r4, r0
 8007b10:	4608      	mov	r0, r1
 8007b12:	602b      	str	r3, [r5, #0]
 8007b14:	f7fa fd5e 	bl	80025d4 <_sbrk>
 8007b18:	1c43      	adds	r3, r0, #1
 8007b1a:	d102      	bne.n	8007b22 <_sbrk_r+0x1a>
 8007b1c:	682b      	ldr	r3, [r5, #0]
 8007b1e:	b103      	cbz	r3, 8007b22 <_sbrk_r+0x1a>
 8007b20:	6023      	str	r3, [r4, #0]
 8007b22:	bd38      	pop	{r3, r4, r5, pc}
 8007b24:	20000e5c 	.word	0x20000e5c

08007b28 <strcat>:
 8007b28:	b510      	push	{r4, lr}
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	7814      	ldrb	r4, [r2, #0]
 8007b2e:	4613      	mov	r3, r2
 8007b30:	3201      	adds	r2, #1
 8007b32:	2c00      	cmp	r4, #0
 8007b34:	d1fa      	bne.n	8007b2c <strcat+0x4>
 8007b36:	3b01      	subs	r3, #1
 8007b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b3c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b40:	2a00      	cmp	r2, #0
 8007b42:	d1f9      	bne.n	8007b38 <strcat+0x10>
 8007b44:	bd10      	pop	{r4, pc}
	...

08007b48 <__utoa>:
 8007b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b4a:	4c1f      	ldr	r4, [pc, #124]	; (8007bc8 <__utoa+0x80>)
 8007b4c:	b08b      	sub	sp, #44	; 0x2c
 8007b4e:	4605      	mov	r5, r0
 8007b50:	460b      	mov	r3, r1
 8007b52:	466e      	mov	r6, sp
 8007b54:	f104 0c20 	add.w	ip, r4, #32
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	6861      	ldr	r1, [r4, #4]
 8007b5c:	4637      	mov	r7, r6
 8007b5e:	c703      	stmia	r7!, {r0, r1}
 8007b60:	3408      	adds	r4, #8
 8007b62:	4564      	cmp	r4, ip
 8007b64:	463e      	mov	r6, r7
 8007b66:	d1f7      	bne.n	8007b58 <__utoa+0x10>
 8007b68:	7921      	ldrb	r1, [r4, #4]
 8007b6a:	7139      	strb	r1, [r7, #4]
 8007b6c:	1e91      	subs	r1, r2, #2
 8007b6e:	6820      	ldr	r0, [r4, #0]
 8007b70:	6038      	str	r0, [r7, #0]
 8007b72:	2922      	cmp	r1, #34	; 0x22
 8007b74:	f04f 0100 	mov.w	r1, #0
 8007b78:	d904      	bls.n	8007b84 <__utoa+0x3c>
 8007b7a:	7019      	strb	r1, [r3, #0]
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	4618      	mov	r0, r3
 8007b80:	b00b      	add	sp, #44	; 0x2c
 8007b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b84:	1e58      	subs	r0, r3, #1
 8007b86:	4684      	mov	ip, r0
 8007b88:	fbb5 f7f2 	udiv	r7, r5, r2
 8007b8c:	fb02 5617 	mls	r6, r2, r7, r5
 8007b90:	3628      	adds	r6, #40	; 0x28
 8007b92:	446e      	add	r6, sp
 8007b94:	460c      	mov	r4, r1
 8007b96:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8007b9a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8007b9e:	462e      	mov	r6, r5
 8007ba0:	42b2      	cmp	r2, r6
 8007ba2:	f101 0101 	add.w	r1, r1, #1
 8007ba6:	463d      	mov	r5, r7
 8007ba8:	d9ee      	bls.n	8007b88 <__utoa+0x40>
 8007baa:	2200      	movs	r2, #0
 8007bac:	545a      	strb	r2, [r3, r1]
 8007bae:	1919      	adds	r1, r3, r4
 8007bb0:	1aa5      	subs	r5, r4, r2
 8007bb2:	42aa      	cmp	r2, r5
 8007bb4:	dae3      	bge.n	8007b7e <__utoa+0x36>
 8007bb6:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8007bba:	780e      	ldrb	r6, [r1, #0]
 8007bbc:	7006      	strb	r6, [r0, #0]
 8007bbe:	3201      	adds	r2, #1
 8007bc0:	f801 5901 	strb.w	r5, [r1], #-1
 8007bc4:	e7f4      	b.n	8007bb0 <__utoa+0x68>
 8007bc6:	bf00      	nop
 8007bc8:	08007ce4 	.word	0x08007ce4

08007bcc <__malloc_lock>:
 8007bcc:	4801      	ldr	r0, [pc, #4]	; (8007bd4 <__malloc_lock+0x8>)
 8007bce:	f000 b809 	b.w	8007be4 <__retarget_lock_acquire_recursive>
 8007bd2:	bf00      	nop
 8007bd4:	20000e60 	.word	0x20000e60

08007bd8 <__malloc_unlock>:
 8007bd8:	4801      	ldr	r0, [pc, #4]	; (8007be0 <__malloc_unlock+0x8>)
 8007bda:	f000 b804 	b.w	8007be6 <__retarget_lock_release_recursive>
 8007bde:	bf00      	nop
 8007be0:	20000e60 	.word	0x20000e60

08007be4 <__retarget_lock_acquire_recursive>:
 8007be4:	4770      	bx	lr

08007be6 <__retarget_lock_release_recursive>:
 8007be6:	4770      	bx	lr

08007be8 <_init>:
 8007be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bea:	bf00      	nop
 8007bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bee:	bc08      	pop	{r3}
 8007bf0:	469e      	mov	lr, r3
 8007bf2:	4770      	bx	lr

08007bf4 <_fini>:
 8007bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf6:	bf00      	nop
 8007bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bfa:	bc08      	pop	{r3}
 8007bfc:	469e      	mov	lr, r3
 8007bfe:	4770      	bx	lr
