

================================================================
== Vivado HLS Report for 'relu_2'
================================================================
* Date:           Thu Oct 25 23:32:37 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.767|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3709|  3709|  3709|  3709|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3708|  3708|       618|          -|          -|     6|    no    |
        | + Loop 1.1      |   616|   616|        44|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1  |    42|    42|         3|          -|          -|    14|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    152|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     80|
|Register         |        -|      -|      90|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     156|    471|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |conv1_fcmp_32ns_3dEe_U38  |conv1_fcmp_32ns_3dEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_102_p2       |     +    |      0|  0|  12|           3|           1|
    |j_7_fu_148_p2        |     +    |      0|  0|  13|           4|           1|
    |k_6_fu_199_p2        |     +    |      0|  0|  13|           4|           1|
    |tmp_30_fu_158_p2     |     +    |      0|  0|  15|           9|           9|
    |tmp_32_fu_209_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_29_fu_132_p2     |     -    |      0|  0|  15|           8|           8|
    |tmp_31_fu_187_p2     |     -    |      0|  0|  12|          12|          12|
    |tmp_15_fu_254_p2     |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_142_p2  |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_96_p2   |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_193_p2   |   icmp   |      0|  0|   9|           4|           3|
    |notlhs_fu_236_p2     |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_242_p2     |   icmp   |      0|  0|  18|          23|           1|
    |tmp_13_fu_248_p2     |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 152|          96|          58|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_reg_58           |   9|          2|    3|          6|
    |j_reg_69           |   9|          2|    4|          8|
    |k_reg_80           |   9|          2|    4|          8|
    |output_r_address0  |  15|          3|   11|         33|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  80|         16|   23|         62|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_11_reg_263         |   3|   0|    3|          0|
    |i_reg_58             |   3|   0|    3|          0|
    |j_7_reg_276          |   4|   0|    4|          0|
    |j_reg_69             |   4|   0|    4|          0|
    |k_6_reg_289          |   4|   0|    4|          0|
    |k_reg_80             |   4|   0|    4|          0|
    |output_addr_reg_294  |  11|   0|   11|          0|
    |output_load_reg_299  |  32|   0|   32|          0|
    |tmp_31_reg_281       |  11|   0|   12|          1|
    |tmp_43_cast_reg_268  |   8|   0|    9|          1|
    +---------------------+----+----+-----+-----------+
    |Total                |  90|   0|   92|          2|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    relu_2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    relu_2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    relu_2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    relu_2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    relu_2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    relu_2    | return value |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

