module hex_to_7seg (out, in);

    output [6:0] out [2:0];  
    input  [9:0] in;         
    
    reg [6:0] out [2:0]; 

    always @ (*)
    begin
      
        case (in[3:0])
            4'h0: out[0] = 7'b1000000;
            4'h1: out[0] = 7'b1111001;
            4'h2: out[0] = 7'b0100100;
            4'h3: out[0] = 7'b0110000;
            4'h4: out[0] = 7'b0011001;
            4'h5: out[0] = 7'b0010010;
            4'h6: out[0] = 7'b0000010;
            4'h7: out[0] = 7'b1111000;
            4'h8: out[0] = 7'b0000000;
            4'h9: out[0] = 7'b0011000;
            4'ha: out[0] = 7'b0001000;
            4'hb: out[0] = 7'b0000011;
            4'hc: out[0] = 7'b1000110;
            4'hd: out[0] = 7'b0100001;
            4'he: out[0] = 7'b0000110;
            4'hf: out[0] = 7'b0001110;
        endcase
		  
        case (in[7:4])
            4'h0: out[1] = 7'b1000000;
            4'h1: out[1] = 7'b1111001;
            4'h2: out[1] = 7'b0100100;
            4'h3: out[1] = 7'b0110000;
            4'h4: out[1] = 7'b0011001;
            4'h5: out[1] = 7'b0010010;
            4'h6: out[1] = 7'b0000010;
            4'h7: out[1] = 7'b1111000;
            4'h8: out[1] = 7'b0000000;
            4'h9: out[1] = 7'b0011000;
            4'ha: out[1] = 7'b0001000;
            4'hb: out[1] = 7'b0000011;
            4'hc: out[1] = 7'b1000110;
            4'hd: out[1] = 7'b0100001;
            4'he: out[1] = 7'b0000110;
            4'hf: out[1] = 7'b0001110;
        endcase

        case (in[9:8])
            2'b00: out[2] = 7'b1000000;
            2'b01: out[2] = 7'b1111001;
            2'b10: out[2] = 7'b0100100;
            2'b11: out[2] = 7'b0110000;
        endcase
    end
endmodule

