<stg><name>matrix_mult_Pipeline_VITIS_LOOP_94_2</name>


<trans_list>

<trans id="783" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %data_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_idx"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %MULQ_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %noise_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %data_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.preheader5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5.i:0 %data_idx_1 = load i5 %data_idx

]]></Node>
<StgValue><ssdm name="data_idx_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:48 %Q_TEMP_V_addr_47 = getelementptr i16 %Q_TEMP_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_47"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:54 %Q_TEMP_V_addr_53 = getelementptr i16 %Q_TEMP_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_53"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:55 %Q_TEMP_V_addr_54 = getelementptr i16 %Q_TEMP_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_54"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:56 %Q_TEMP_V_addr_55 = getelementptr i16 %Q_TEMP_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_55"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:61 %Q_TEMP_V_addr_60 = getelementptr i16 %Q_TEMP_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_60"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:62 %Q_TEMP_V_addr_61 = getelementptr i16 %Q_TEMP_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_61"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:63 %Q_TEMP_V_addr_62 = getelementptr i16 %Q_TEMP_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_62"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:64 %Q_TEMP_V_addr_63 = getelementptr i16 %Q_TEMP_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_63"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.i:66 %icmp_ln94 = icmp_eq  i5 %data_idx_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.i:68 %data_idx_2 = add i5 %data_idx_1, i5 1

]]></Node>
<StgValue><ssdm name="data_idx_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.i:69 %br_ln94 = br i1 %icmp_ln94, void %.split5.i, void %matrix_mult.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:9 %Q_TEMP_V_load = load i6 %Q_TEMP_V_addr_63

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:15 %Q_TEMP_V_load_1 = load i6 %Q_TEMP_V_addr_62

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:22 %Q_TEMP_V_load_2 = load i6 %Q_TEMP_V_addr_61

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:29 %Q_TEMP_V_load_3 = load i6 %Q_TEMP_V_addr_60

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:64 %Q_TEMP_V_load_8 = load i6 %Q_TEMP_V_addr_55

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:69 %Q_TEMP_V_load_9 = load i6 %Q_TEMP_V_addr_54

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:75 %Q_TEMP_V_load_10 = load i6 %Q_TEMP_V_addr_53

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:111 %Q_TEMP_V_load_16 = load i6 %Q_TEMP_V_addr_47

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_16"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5.i:393 %store_ln94 = store i5 %data_idx_2, i5 %data_idx

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:32 %Q_TEMP_V_addr_31 = getelementptr i16 %Q_TEMP_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_31"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:39 %Q_TEMP_V_addr_38 = getelementptr i16 %Q_TEMP_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_38"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:40 %Q_TEMP_V_addr_39 = getelementptr i16 %Q_TEMP_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_39"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:46 %Q_TEMP_V_addr_45 = getelementptr i16 %Q_TEMP_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_45"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:47 %Q_TEMP_V_addr_46 = getelementptr i16 %Q_TEMP_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_46"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:53 %Q_TEMP_V_addr_52 = getelementptr i16 %Q_TEMP_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_52"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:59 %Q_TEMP_V_addr_58 = getelementptr i16 %Q_TEMP_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_58"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:60 %Q_TEMP_V_addr_59 = getelementptr i16 %Q_TEMP_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_59"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5.i:1 %noise_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:9 %Q_TEMP_V_load = load i6 %Q_TEMP_V_addr_63

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:10 %sext_ln1171 = sext i16 %noise_out_read

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:11 %sext_ln1171_1 = sext i16 %Q_TEMP_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:12 %mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:15 %Q_TEMP_V_load_1 = load i6 %Q_TEMP_V_addr_62

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:22 %Q_TEMP_V_load_2 = load i6 %Q_TEMP_V_addr_61

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:29 %Q_TEMP_V_load_3 = load i6 %Q_TEMP_V_addr_60

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:36 %Q_TEMP_V_load_4 = load i6 %Q_TEMP_V_addr_59

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:43 %Q_TEMP_V_load_5 = load i6 %Q_TEMP_V_addr_58

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:64 %Q_TEMP_V_load_8 = load i6 %Q_TEMP_V_addr_55

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_8"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:65 %sext_ln1171_16 = sext i16 %Q_TEMP_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_16"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:66 %mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:69 %Q_TEMP_V_load_9 = load i6 %Q_TEMP_V_addr_54

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_9"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:75 %Q_TEMP_V_load_10 = load i6 %Q_TEMP_V_addr_53

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:81 %Q_TEMP_V_load_11 = load i6 %Q_TEMP_V_addr_52

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_11"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:111 %Q_TEMP_V_load_16 = load i6 %Q_TEMP_V_addr_47

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_16"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:112 %sext_ln1171_24 = sext i16 %Q_TEMP_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1171_24"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:113 %mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:116 %Q_TEMP_V_load_17 = load i6 %Q_TEMP_V_addr_46

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_17"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:122 %Q_TEMP_V_load_18 = load i6 %Q_TEMP_V_addr_45

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_18"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:158 %Q_TEMP_V_load_24 = load i6 %Q_TEMP_V_addr_39

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_24"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:163 %Q_TEMP_V_load_25 = load i6 %Q_TEMP_V_addr_38

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_25"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:205 %Q_TEMP_V_load_32 = load i6 %Q_TEMP_V_addr_31

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_32"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:24 %Q_TEMP_V_addr_23 = getelementptr i16 %Q_TEMP_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_23"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:31 %Q_TEMP_V_addr_30 = getelementptr i16 %Q_TEMP_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_30"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:38 %Q_TEMP_V_addr_37 = getelementptr i16 %Q_TEMP_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_37"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:44 %Q_TEMP_V_addr_43 = getelementptr i16 %Q_TEMP_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_43"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:45 %Q_TEMP_V_addr_44 = getelementptr i16 %Q_TEMP_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_44"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:51 %Q_TEMP_V_addr_50 = getelementptr i16 %Q_TEMP_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_50"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:52 %Q_TEMP_V_addr_51 = getelementptr i16 %Q_TEMP_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_51"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:58 %Q_TEMP_V_addr_57 = getelementptr i16 %Q_TEMP_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_57"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:2 %noise_out_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:12 %mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:16 %sext_ln1171_2 = sext i16 %noise_out_read_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:17 %sext_ln1171_3 = sext i16 %Q_TEMP_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:18 %mul_ln1245 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:36 %Q_TEMP_V_load_4 = load i6 %Q_TEMP_V_addr_59

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:43 %Q_TEMP_V_load_5 = load i6 %Q_TEMP_V_addr_58

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:50 %Q_TEMP_V_load_6 = load i6 %Q_TEMP_V_addr_57

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:66 %mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:70 %sext_ln1171_17 = sext i16 %Q_TEMP_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:71 %mul_ln1245_7 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:81 %Q_TEMP_V_load_11 = load i6 %Q_TEMP_V_addr_52

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_11"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:87 %Q_TEMP_V_load_12 = load i6 %Q_TEMP_V_addr_51

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_12"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:93 %Q_TEMP_V_load_13 = load i6 %Q_TEMP_V_addr_50

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_13"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:113 %mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:116 %Q_TEMP_V_load_17 = load i6 %Q_TEMP_V_addr_46

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_17"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:117 %sext_ln1171_25 = sext i16 %Q_TEMP_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1171_25"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:118 %mul_ln1245_14 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_25

]]></Node>
<StgValue><ssdm name="mul_ln1245_14"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:122 %Q_TEMP_V_load_18 = load i6 %Q_TEMP_V_addr_45

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_18"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:128 %Q_TEMP_V_load_19 = load i6 %Q_TEMP_V_addr_44

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_19"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:134 %Q_TEMP_V_load_20 = load i6 %Q_TEMP_V_addr_43

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_20"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:158 %Q_TEMP_V_load_24 = load i6 %Q_TEMP_V_addr_39

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_24"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:159 %sext_ln1171_32 = sext i16 %Q_TEMP_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1171_32"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:160 %mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32

]]></Node>
<StgValue><ssdm name="mul_ln717_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:163 %Q_TEMP_V_load_25 = load i6 %Q_TEMP_V_addr_38

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_25"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:169 %Q_TEMP_V_load_26 = load i6 %Q_TEMP_V_addr_37

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_26"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:205 %Q_TEMP_V_load_32 = load i6 %Q_TEMP_V_addr_31

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_32"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:206 %sext_ln1171_40 = sext i16 %Q_TEMP_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1171_40"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:207 %mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln717_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:210 %Q_TEMP_V_load_33 = load i6 %Q_TEMP_V_addr_30

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_33"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:252 %Q_TEMP_V_load_40 = load i6 %Q_TEMP_V_addr_23

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_40"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:16 %Q_TEMP_V_addr_15 = getelementptr i16 %Q_TEMP_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_15"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:23 %Q_TEMP_V_addr_22 = getelementptr i16 %Q_TEMP_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_22"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:30 %Q_TEMP_V_addr_29 = getelementptr i16 %Q_TEMP_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_29"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:36 %Q_TEMP_V_addr_35 = getelementptr i16 %Q_TEMP_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_35"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:37 %Q_TEMP_V_addr_36 = getelementptr i16 %Q_TEMP_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_36"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:43 %Q_TEMP_V_addr_42 = getelementptr i16 %Q_TEMP_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_42"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:50 %Q_TEMP_V_addr_49 = getelementptr i16 %Q_TEMP_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_49"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:57 %Q_TEMP_V_addr_56 = getelementptr i16 %Q_TEMP_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_56"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:3 %noise_out_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:12 %mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:18 %mul_ln1245 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:23 %sext_ln1171_4 = sext i16 %noise_out_read_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:24 %sext_ln1171_5 = sext i16 %Q_TEMP_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:25 %mul_ln1245_1 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_5

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:50 %Q_TEMP_V_load_6 = load i6 %Q_TEMP_V_addr_57

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_6"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:57 %Q_TEMP_V_load_7 = load i6 %Q_TEMP_V_addr_56

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_7"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:66 %mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:71 %mul_ln1245_7 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:76 %sext_ln1171_18 = sext i16 %Q_TEMP_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:77 %mul_ln1245_8 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:87 %Q_TEMP_V_load_12 = load i6 %Q_TEMP_V_addr_51

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_12"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:93 %Q_TEMP_V_load_13 = load i6 %Q_TEMP_V_addr_50

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_13"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:99 %Q_TEMP_V_load_14 = load i6 %Q_TEMP_V_addr_49

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_14"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:113 %mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:118 %mul_ln1245_14 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_25

]]></Node>
<StgValue><ssdm name="mul_ln1245_14"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:123 %sext_ln1171_26 = sext i16 %Q_TEMP_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1171_26"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:124 %mul_ln1245_15 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_15"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:128 %Q_TEMP_V_load_19 = load i6 %Q_TEMP_V_addr_44

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_19"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:134 %Q_TEMP_V_load_20 = load i6 %Q_TEMP_V_addr_43

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_20"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:140 %Q_TEMP_V_load_21 = load i6 %Q_TEMP_V_addr_42

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_21"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:160 %mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32

]]></Node>
<StgValue><ssdm name="mul_ln717_3"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:164 %sext_ln1171_33 = sext i16 %Q_TEMP_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1171_33"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:165 %mul_ln1245_21 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1245_21"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:169 %Q_TEMP_V_load_26 = load i6 %Q_TEMP_V_addr_37

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_26"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:175 %Q_TEMP_V_load_27 = load i6 %Q_TEMP_V_addr_36

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_27"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:181 %Q_TEMP_V_load_28 = load i6 %Q_TEMP_V_addr_35

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_28"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:207 %mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln717_4"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:210 %Q_TEMP_V_load_33 = load i6 %Q_TEMP_V_addr_30

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_33"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:211 %sext_ln1171_41 = sext i16 %Q_TEMP_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1171_41"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:212 %mul_ln1245_28 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_41

]]></Node>
<StgValue><ssdm name="mul_ln1245_28"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:216 %Q_TEMP_V_load_34 = load i6 %Q_TEMP_V_addr_29

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_34"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:252 %Q_TEMP_V_load_40 = load i6 %Q_TEMP_V_addr_23

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_40"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:253 %sext_ln1171_48 = sext i16 %Q_TEMP_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1171_48"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:254 %mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln717_5"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:257 %Q_TEMP_V_load_41 = load i6 %Q_TEMP_V_addr_22

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_41"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:299 %Q_TEMP_V_load_48 = load i6 %Q_TEMP_V_addr_15

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_48"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:8 %Q_TEMP_V_addr_7 = getelementptr i16 %Q_TEMP_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_7"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:15 %Q_TEMP_V_addr_14 = getelementptr i16 %Q_TEMP_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_14"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:22 %Q_TEMP_V_addr_21 = getelementptr i16 %Q_TEMP_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_21"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:28 %Q_TEMP_V_addr_27 = getelementptr i16 %Q_TEMP_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_27"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:29 %Q_TEMP_V_addr_28 = getelementptr i16 %Q_TEMP_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_28"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:35 %Q_TEMP_V_addr_34 = getelementptr i16 %Q_TEMP_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_34"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:42 %Q_TEMP_V_addr_41 = getelementptr i16 %Q_TEMP_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_41"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:49 %Q_TEMP_V_addr_48 = getelementptr i16 %Q_TEMP_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_48"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:4 %noise_out_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_3"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:12 %mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:13 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:14 %and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:18 %mul_ln1245 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:19 %add_ln1245 = add i24 %mul_ln1245, i24 %and_ln

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:25 %mul_ln1245_1 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_5

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:30 %sext_ln1171_6 = sext i16 %noise_out_read_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:31 %sext_ln1171_7 = sext i16 %Q_TEMP_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:32 %mul_ln1245_2 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_7

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:57 %Q_TEMP_V_load_7 = load i6 %Q_TEMP_V_addr_56

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_7"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:66 %mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:67 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:68 %and_ln737_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_7"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:71 %mul_ln1245_7 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:72 %add_ln1245_7 = add i24 %mul_ln1245_7, i24 %and_ln737_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:77 %mul_ln1245_8 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:82 %sext_ln1171_19 = sext i16 %Q_TEMP_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:83 %mul_ln1245_9 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_19

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:99 %Q_TEMP_V_load_14 = load i6 %Q_TEMP_V_addr_49

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_14"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:105 %Q_TEMP_V_load_15 = load i6 %Q_TEMP_V_addr_48

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_15"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:113 %mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:114 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:115 %and_ln737_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_13"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:118 %mul_ln1245_14 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_25

]]></Node>
<StgValue><ssdm name="mul_ln1245_14"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:119 %add_ln1245_14 = add i24 %mul_ln1245_14, i24 %and_ln737_13

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:124 %mul_ln1245_15 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_15"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:129 %sext_ln1171_27 = sext i16 %Q_TEMP_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1171_27"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:130 %mul_ln1245_16 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1245_16"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:140 %Q_TEMP_V_load_21 = load i6 %Q_TEMP_V_addr_42

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_21"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:146 %Q_TEMP_V_load_22 = load i6 %Q_TEMP_V_addr_41

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_22"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:160 %mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32

]]></Node>
<StgValue><ssdm name="mul_ln717_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:165 %mul_ln1245_21 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1245_21"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:170 %sext_ln1171_34 = sext i16 %Q_TEMP_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1171_34"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:171 %mul_ln1245_22 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_34

]]></Node>
<StgValue><ssdm name="mul_ln1245_22"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:175 %Q_TEMP_V_load_27 = load i6 %Q_TEMP_V_addr_36

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_27"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:181 %Q_TEMP_V_load_28 = load i6 %Q_TEMP_V_addr_35

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_28"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:187 %Q_TEMP_V_load_29 = load i6 %Q_TEMP_V_addr_34

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_29"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:207 %mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln717_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:212 %mul_ln1245_28 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_41

]]></Node>
<StgValue><ssdm name="mul_ln1245_28"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:216 %Q_TEMP_V_load_34 = load i6 %Q_TEMP_V_addr_29

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_34"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:217 %sext_ln1171_42 = sext i16 %Q_TEMP_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1171_42"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:218 %mul_ln1245_29 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1245_29"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:222 %Q_TEMP_V_load_35 = load i6 %Q_TEMP_V_addr_28

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_35"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:228 %Q_TEMP_V_load_36 = load i6 %Q_TEMP_V_addr_27

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_36"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:254 %mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln717_5"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:257 %Q_TEMP_V_load_41 = load i6 %Q_TEMP_V_addr_22

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_41"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:258 %sext_ln1171_49 = sext i16 %Q_TEMP_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1171_49"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:259 %mul_ln1245_35 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_49

]]></Node>
<StgValue><ssdm name="mul_ln1245_35"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:263 %Q_TEMP_V_load_42 = load i6 %Q_TEMP_V_addr_21

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_42"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:299 %Q_TEMP_V_load_48 = load i6 %Q_TEMP_V_addr_15

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_48"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:300 %sext_ln1171_56 = sext i16 %Q_TEMP_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1171_56"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:301 %mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln717_6"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:304 %Q_TEMP_V_load_49 = load i6 %Q_TEMP_V_addr_14

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_49"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:346 %Q_TEMP_V_load_56 = load i6 %Q_TEMP_V_addr_7

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_56"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:7 %Q_TEMP_V_addr_6 = getelementptr i16 %Q_TEMP_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_6"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:13 %Q_TEMP_V_addr_12 = getelementptr i16 %Q_TEMP_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_12"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:14 %Q_TEMP_V_addr_13 = getelementptr i16 %Q_TEMP_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_13"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:20 %Q_TEMP_V_addr_19 = getelementptr i16 %Q_TEMP_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_19"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:21 %Q_TEMP_V_addr_20 = getelementptr i16 %Q_TEMP_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_20"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:27 %Q_TEMP_V_addr_26 = getelementptr i16 %Q_TEMP_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_26"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:34 %Q_TEMP_V_addr_33 = getelementptr i16 %Q_TEMP_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_33"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:41 %Q_TEMP_V_addr_40 = getelementptr i16 %Q_TEMP_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_40"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:5 %noise_out_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_4"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:19 %add_ln1245 = add i24 %mul_ln1245, i24 %and_ln

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:20 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:21 %and_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:25 %mul_ln1245_1 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_5

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:26 %add_ln1245_1 = add i24 %mul_ln1245_1, i24 %and_ln737_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:32 %mul_ln1245_2 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_7

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:37 %sext_ln1171_8 = sext i16 %noise_out_read_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:38 %sext_ln1171_9 = sext i16 %Q_TEMP_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:39 %mul_ln1245_3 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_9

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:72 %add_ln1245_7 = add i24 %mul_ln1245_7, i24 %and_ln737_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:73 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:74 %and_ln737_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_8"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:77 %mul_ln1245_8 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_18

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:78 %add_ln1245_8 = add i24 %mul_ln1245_8, i24 %and_ln737_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:83 %mul_ln1245_9 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_19

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:88 %sext_ln1171_20 = sext i16 %Q_TEMP_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:89 %mul_ln1245_10 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:105 %Q_TEMP_V_load_15 = load i6 %Q_TEMP_V_addr_48

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_15"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:119 %add_ln1245_14 = add i24 %mul_ln1245_14, i24 %and_ln737_13

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:120 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:121 %and_ln737_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_14"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:124 %mul_ln1245_15 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_26

]]></Node>
<StgValue><ssdm name="mul_ln1245_15"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:125 %add_ln1245_15 = add i24 %mul_ln1245_15, i24 %and_ln737_14

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:130 %mul_ln1245_16 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1245_16"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:135 %sext_ln1171_28 = sext i16 %Q_TEMP_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1171_28"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:136 %mul_ln1245_17 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1245_17"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:146 %Q_TEMP_V_load_22 = load i6 %Q_TEMP_V_addr_41

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_22"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:152 %Q_TEMP_V_load_23 = load i6 %Q_TEMP_V_addr_40

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_23"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:160 %mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32

]]></Node>
<StgValue><ssdm name="mul_ln717_3"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:161 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:162 %and_ln737_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_20"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:165 %mul_ln1245_21 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1245_21"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:166 %add_ln1245_21 = add i24 %mul_ln1245_21, i24 %and_ln737_20

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:171 %mul_ln1245_22 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_34

]]></Node>
<StgValue><ssdm name="mul_ln1245_22"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:176 %sext_ln1171_35 = sext i16 %Q_TEMP_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1171_35"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:177 %mul_ln1245_23 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_35

]]></Node>
<StgValue><ssdm name="mul_ln1245_23"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:187 %Q_TEMP_V_load_29 = load i6 %Q_TEMP_V_addr_34

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_29"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:193 %Q_TEMP_V_load_30 = load i6 %Q_TEMP_V_addr_33

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_30"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:207 %mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln717_4"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:208 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:209 %and_ln737_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_27"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:212 %mul_ln1245_28 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_41

]]></Node>
<StgValue><ssdm name="mul_ln1245_28"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:213 %add_ln1245_28 = add i24 %mul_ln1245_28, i24 %and_ln737_27

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:218 %mul_ln1245_29 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1245_29"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:222 %Q_TEMP_V_load_35 = load i6 %Q_TEMP_V_addr_28

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_35"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:223 %sext_ln1171_43 = sext i16 %Q_TEMP_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1171_43"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:224 %mul_ln1245_30 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_43

]]></Node>
<StgValue><ssdm name="mul_ln1245_30"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:228 %Q_TEMP_V_load_36 = load i6 %Q_TEMP_V_addr_27

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_36"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:234 %Q_TEMP_V_load_37 = load i6 %Q_TEMP_V_addr_26

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_37"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:254 %mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln717_5"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:259 %mul_ln1245_35 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_49

]]></Node>
<StgValue><ssdm name="mul_ln1245_35"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:263 %Q_TEMP_V_load_42 = load i6 %Q_TEMP_V_addr_21

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_42"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:264 %sext_ln1171_50 = sext i16 %Q_TEMP_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1171_50"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:265 %mul_ln1245_36 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_50

]]></Node>
<StgValue><ssdm name="mul_ln1245_36"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:269 %Q_TEMP_V_load_43 = load i6 %Q_TEMP_V_addr_20

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_43"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:275 %Q_TEMP_V_load_44 = load i6 %Q_TEMP_V_addr_19

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_44"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:301 %mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln717_6"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:304 %Q_TEMP_V_load_49 = load i6 %Q_TEMP_V_addr_14

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_49"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:305 %sext_ln1171_57 = sext i16 %Q_TEMP_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1171_57"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:306 %mul_ln1245_42 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1245_42"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:310 %Q_TEMP_V_load_50 = load i6 %Q_TEMP_V_addr_13

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_50"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:316 %Q_TEMP_V_load_51 = load i6 %Q_TEMP_V_addr_12

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_51"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:346 %Q_TEMP_V_load_56 = load i6 %Q_TEMP_V_addr_7

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_56"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:347 %sext_ln1171_64 = sext i16 %Q_TEMP_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1171_64"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:348 %mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln717_7"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:351 %Q_TEMP_V_load_57 = load i6 %Q_TEMP_V_addr_6

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_57"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:5 %Q_TEMP_V_addr_4 = getelementptr i16 %Q_TEMP_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_4"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:6 %Q_TEMP_V_addr_5 = getelementptr i16 %Q_TEMP_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:12 %Q_TEMP_V_addr_11 = getelementptr i16 %Q_TEMP_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_11"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:18 %Q_TEMP_V_addr_17 = getelementptr i16 %Q_TEMP_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_17"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:19 %Q_TEMP_V_addr_18 = getelementptr i16 %Q_TEMP_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_18"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:25 %Q_TEMP_V_addr_24 = getelementptr i16 %Q_TEMP_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_24"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:26 %Q_TEMP_V_addr_25 = getelementptr i16 %Q_TEMP_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_25"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:33 %Q_TEMP_V_addr_32 = getelementptr i16 %Q_TEMP_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_32"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:6 %noise_out_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_5"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:26 %add_ln1245_1 = add i24 %mul_ln1245_1, i24 %and_ln737_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:27 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:28 %and_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_2"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:32 %mul_ln1245_2 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_7

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:33 %add_ln1245_2 = add i24 %mul_ln1245_2, i24 %and_ln737_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:39 %mul_ln1245_3 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_9

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:44 %sext_ln1171_10 = sext i16 %noise_out_read_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:45 %sext_ln1171_11 = sext i16 %Q_TEMP_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:46 %mul_ln1245_4 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_11

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:78 %add_ln1245_8 = add i24 %mul_ln1245_8, i24 %and_ln737_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:79 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:80 %and_ln737_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_9"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:83 %mul_ln1245_9 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_19

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:84 %add_ln1245_9 = add i24 %mul_ln1245_9, i24 %and_ln737_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:89 %mul_ln1245_10 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:94 %sext_ln1171_21 = sext i16 %Q_TEMP_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:95 %mul_ln1245_11 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:125 %add_ln1245_15 = add i24 %mul_ln1245_15, i24 %and_ln737_14

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:126 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:127 %and_ln737_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_15"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:130 %mul_ln1245_16 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1245_16"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:131 %add_ln1245_16 = add i24 %mul_ln1245_16, i24 %and_ln737_15

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:136 %mul_ln1245_17 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1245_17"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:141 %sext_ln1171_29 = sext i16 %Q_TEMP_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1171_29"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:142 %mul_ln1245_18 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_29

]]></Node>
<StgValue><ssdm name="mul_ln1245_18"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:152 %Q_TEMP_V_load_23 = load i6 %Q_TEMP_V_addr_40

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_23"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:166 %add_ln1245_21 = add i24 %mul_ln1245_21, i24 %and_ln737_20

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:167 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:168 %and_ln737_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_21"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:171 %mul_ln1245_22 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_34

]]></Node>
<StgValue><ssdm name="mul_ln1245_22"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:172 %add_ln1245_22 = add i24 %mul_ln1245_22, i24 %and_ln737_21

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:177 %mul_ln1245_23 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_35

]]></Node>
<StgValue><ssdm name="mul_ln1245_23"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:182 %sext_ln1171_36 = sext i16 %Q_TEMP_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1171_36"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:183 %mul_ln1245_24 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1245_24"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:193 %Q_TEMP_V_load_30 = load i6 %Q_TEMP_V_addr_33

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_30"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:199 %Q_TEMP_V_load_31 = load i6 %Q_TEMP_V_addr_32

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_31"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:213 %add_ln1245_28 = add i24 %mul_ln1245_28, i24 %and_ln737_27

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:214 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:215 %and_ln737_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_28"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:218 %mul_ln1245_29 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1245_29"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:219 %add_ln1245_29 = add i24 %mul_ln1245_29, i24 %and_ln737_28

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:224 %mul_ln1245_30 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_43

]]></Node>
<StgValue><ssdm name="mul_ln1245_30"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:229 %sext_ln1171_44 = sext i16 %Q_TEMP_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1171_44"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:230 %mul_ln1245_31 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_44

]]></Node>
<StgValue><ssdm name="mul_ln1245_31"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:234 %Q_TEMP_V_load_37 = load i6 %Q_TEMP_V_addr_26

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_37"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:240 %Q_TEMP_V_load_38 = load i6 %Q_TEMP_V_addr_25

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_38"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:246 %Q_TEMP_V_load_39 = load i6 %Q_TEMP_V_addr_24

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_39"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:254 %mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln717_5"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:255 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:256 %and_ln737_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_34"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:259 %mul_ln1245_35 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_49

]]></Node>
<StgValue><ssdm name="mul_ln1245_35"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:260 %add_ln1245_35 = add i24 %mul_ln1245_35, i24 %and_ln737_34

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:265 %mul_ln1245_36 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_50

]]></Node>
<StgValue><ssdm name="mul_ln1245_36"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:269 %Q_TEMP_V_load_43 = load i6 %Q_TEMP_V_addr_20

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_43"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:270 %sext_ln1171_51 = sext i16 %Q_TEMP_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1171_51"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:271 %mul_ln1245_37 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_51

]]></Node>
<StgValue><ssdm name="mul_ln1245_37"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:275 %Q_TEMP_V_load_44 = load i6 %Q_TEMP_V_addr_19

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_44"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:281 %Q_TEMP_V_load_45 = load i6 %Q_TEMP_V_addr_18

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_45"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:287 %Q_TEMP_V_load_46 = load i6 %Q_TEMP_V_addr_17

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_46"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:301 %mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln717_6"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:306 %mul_ln1245_42 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1245_42"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:310 %Q_TEMP_V_load_50 = load i6 %Q_TEMP_V_addr_13

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_50"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:311 %sext_ln1171_58 = sext i16 %Q_TEMP_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1171_58"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:312 %mul_ln1245_43 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_58

]]></Node>
<StgValue><ssdm name="mul_ln1245_43"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:316 %Q_TEMP_V_load_51 = load i6 %Q_TEMP_V_addr_12

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_51"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:322 %Q_TEMP_V_load_52 = load i6 %Q_TEMP_V_addr_11

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_52"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:348 %mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln717_7"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:351 %Q_TEMP_V_load_57 = load i6 %Q_TEMP_V_addr_6

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_57"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:352 %sext_ln1171_65 = sext i16 %Q_TEMP_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1171_65"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:353 %mul_ln1245_49 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1245_49"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:357 %Q_TEMP_V_load_58 = load i6 %Q_TEMP_V_addr_5

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_58"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:363 %Q_TEMP_V_load_59 = load i6 %Q_TEMP_V_addr_4

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_59"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:1 %Q_TEMP_V_addr = getelementptr i16 %Q_TEMP_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:2 %Q_TEMP_V_addr_1 = getelementptr i16 %Q_TEMP_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:3 %Q_TEMP_V_addr_2 = getelementptr i16 %Q_TEMP_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:4 %Q_TEMP_V_addr_3 = getelementptr i16 %Q_TEMP_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_3"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:9 %Q_TEMP_V_addr_8 = getelementptr i16 %Q_TEMP_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_8"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:10 %Q_TEMP_V_addr_9 = getelementptr i16 %Q_TEMP_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_9"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:11 %Q_TEMP_V_addr_10 = getelementptr i16 %Q_TEMP_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_10"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i:17 %Q_TEMP_V_addr_16 = getelementptr i16 %Q_TEMP_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_addr_16"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5.i:65 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.i:67 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:7 %noise_out_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_6"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:33 %add_ln1245_2 = add i24 %mul_ln1245_2, i24 %and_ln737_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:34 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:35 %and_ln737_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_3"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:39 %mul_ln1245_3 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_9

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:40 %add_ln1245_3 = add i24 %mul_ln1245_3, i24 %and_ln737_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:46 %mul_ln1245_4 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_11

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:51 %sext_ln1171_12 = sext i16 %noise_out_read_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:52 %sext_ln1171_13 = sext i16 %Q_TEMP_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:53 %mul_ln1245_5 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:84 %add_ln1245_9 = add i24 %mul_ln1245_9, i24 %and_ln737_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:85 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:86 %and_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_s"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:89 %mul_ln1245_10 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_20

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:90 %add_ln1245_10 = add i24 %mul_ln1245_10, i24 %and_ln737_s

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:95 %mul_ln1245_11 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:100 %sext_ln1171_22 = sext i16 %Q_TEMP_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:101 %mul_ln1245_12 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:131 %add_ln1245_16 = add i24 %mul_ln1245_16, i24 %and_ln737_15

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:132 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:133 %and_ln737_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_16"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:136 %mul_ln1245_17 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1245_17"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:137 %add_ln1245_17 = add i24 %mul_ln1245_17, i24 %and_ln737_16

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:142 %mul_ln1245_18 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_29

]]></Node>
<StgValue><ssdm name="mul_ln1245_18"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:147 %sext_ln1171_30 = sext i16 %Q_TEMP_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1171_30"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:148 %mul_ln1245_19 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1245_19"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:172 %add_ln1245_22 = add i24 %mul_ln1245_22, i24 %and_ln737_21

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:173 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:174 %and_ln737_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_22"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:177 %mul_ln1245_23 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_35

]]></Node>
<StgValue><ssdm name="mul_ln1245_23"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:178 %add_ln1245_23 = add i24 %mul_ln1245_23, i24 %and_ln737_22

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:183 %mul_ln1245_24 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1245_24"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:188 %sext_ln1171_37 = sext i16 %Q_TEMP_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1171_37"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:189 %mul_ln1245_25 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_37

]]></Node>
<StgValue><ssdm name="mul_ln1245_25"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:199 %Q_TEMP_V_load_31 = load i6 %Q_TEMP_V_addr_32

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_31"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:219 %add_ln1245_29 = add i24 %mul_ln1245_29, i24 %and_ln737_28

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:220 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:221 %and_ln737_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_29"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:224 %mul_ln1245_30 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_43

]]></Node>
<StgValue><ssdm name="mul_ln1245_30"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:225 %add_ln1245_30 = add i24 %mul_ln1245_30, i24 %and_ln737_29

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:230 %mul_ln1245_31 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_44

]]></Node>
<StgValue><ssdm name="mul_ln1245_31"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:240 %Q_TEMP_V_load_38 = load i6 %Q_TEMP_V_addr_25

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_38"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:246 %Q_TEMP_V_load_39 = load i6 %Q_TEMP_V_addr_24

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_39"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:260 %add_ln1245_35 = add i24 %mul_ln1245_35, i24 %and_ln737_34

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:261 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:262 %and_ln737_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_35"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:265 %mul_ln1245_36 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_50

]]></Node>
<StgValue><ssdm name="mul_ln1245_36"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:266 %add_ln1245_36 = add i24 %mul_ln1245_36, i24 %and_ln737_35

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:271 %mul_ln1245_37 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_51

]]></Node>
<StgValue><ssdm name="mul_ln1245_37"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:281 %Q_TEMP_V_load_45 = load i6 %Q_TEMP_V_addr_18

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_45"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:287 %Q_TEMP_V_load_46 = load i6 %Q_TEMP_V_addr_17

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_46"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:293 %Q_TEMP_V_load_47 = load i6 %Q_TEMP_V_addr_16

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_47"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:301 %mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln717_6"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:302 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:303 %and_ln737_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_41"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:306 %mul_ln1245_42 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1245_42"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:307 %add_ln1245_42 = add i24 %mul_ln1245_42, i24 %and_ln737_41

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:312 %mul_ln1245_43 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_58

]]></Node>
<StgValue><ssdm name="mul_ln1245_43"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:322 %Q_TEMP_V_load_52 = load i6 %Q_TEMP_V_addr_11

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_52"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:328 %Q_TEMP_V_load_53 = load i6 %Q_TEMP_V_addr_10

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_53"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:334 %Q_TEMP_V_load_54 = load i6 %Q_TEMP_V_addr_9

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_54"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:340 %Q_TEMP_V_load_55 = load i6 %Q_TEMP_V_addr_8

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_55"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:348 %mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln717_7"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:353 %mul_ln1245_49 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1245_49"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:357 %Q_TEMP_V_load_58 = load i6 %Q_TEMP_V_addr_5

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_58"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:358 %sext_ln1171_66 = sext i16 %Q_TEMP_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1171_66"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:359 %mul_ln1245_50 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1245_50"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:363 %Q_TEMP_V_load_59 = load i6 %Q_TEMP_V_addr_4

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_59"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:369 %Q_TEMP_V_load_60 = load i6 %Q_TEMP_V_addr_3

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_60"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:375 %Q_TEMP_V_load_61 = load i6 %Q_TEMP_V_addr_2

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_61"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:381 %Q_TEMP_V_load_62 = load i6 %Q_TEMP_V_addr_1

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_62"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:387 %Q_TEMP_V_load_63 = load i6 %Q_TEMP_V_addr

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_63"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="468" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split5.i:8 %noise_out_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out

]]></Node>
<StgValue><ssdm name="noise_out_read_7"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:40 %add_ln1245_3 = add i24 %mul_ln1245_3, i24 %and_ln737_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:41 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:42 %and_ln737_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_4"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:46 %mul_ln1245_4 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_11

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:47 %add_ln1245_4 = add i24 %mul_ln1245_4, i24 %and_ln737_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:53 %mul_ln1245_5 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:58 %sext_ln1171_14 = sext i16 %noise_out_read_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:59 %sext_ln1171_15 = sext i16 %Q_TEMP_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:60 %mul_ln1245_6 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:90 %add_ln1245_10 = add i24 %mul_ln1245_10, i24 %and_ln737_s

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:91 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:92 %and_ln737_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_10"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:95 %mul_ln1245_11 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:96 %add_ln1245_11 = add i24 %mul_ln1245_11, i24 %and_ln737_10

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:101 %mul_ln1245_12 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:106 %sext_ln1171_23 = sext i16 %Q_TEMP_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:107 %mul_ln1245_13 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_23

]]></Node>
<StgValue><ssdm name="mul_ln1245_13"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:137 %add_ln1245_17 = add i24 %mul_ln1245_17, i24 %and_ln737_16

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:138 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:139 %and_ln737_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_17"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:142 %mul_ln1245_18 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_29

]]></Node>
<StgValue><ssdm name="mul_ln1245_18"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:143 %add_ln1245_18 = add i24 %mul_ln1245_18, i24 %and_ln737_17

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:148 %mul_ln1245_19 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1245_19"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:178 %add_ln1245_23 = add i24 %mul_ln1245_23, i24 %and_ln737_22

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:179 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:180 %and_ln737_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_23"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:183 %mul_ln1245_24 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1245_24"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:184 %add_ln1245_24 = add i24 %mul_ln1245_24, i24 %and_ln737_23

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:189 %mul_ln1245_25 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_37

]]></Node>
<StgValue><ssdm name="mul_ln1245_25"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:194 %sext_ln1171_38 = sext i16 %Q_TEMP_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1171_38"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:195 %mul_ln1245_26 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_38

]]></Node>
<StgValue><ssdm name="mul_ln1245_26"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:225 %add_ln1245_30 = add i24 %mul_ln1245_30, i24 %and_ln737_29

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:226 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:227 %and_ln737_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_30"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:230 %mul_ln1245_31 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_44

]]></Node>
<StgValue><ssdm name="mul_ln1245_31"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:231 %add_ln1245_31 = add i24 %mul_ln1245_31, i24 %and_ln737_30

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:235 %sext_ln1171_45 = sext i16 %Q_TEMP_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1171_45"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:236 %mul_ln1245_32 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_45

]]></Node>
<StgValue><ssdm name="mul_ln1245_32"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:266 %add_ln1245_36 = add i24 %mul_ln1245_36, i24 %and_ln737_35

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:267 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:268 %and_ln737_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_36"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:271 %mul_ln1245_37 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_51

]]></Node>
<StgValue><ssdm name="mul_ln1245_37"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:272 %add_ln1245_37 = add i24 %mul_ln1245_37, i24 %and_ln737_36

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:276 %sext_ln1171_52 = sext i16 %Q_TEMP_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1171_52"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:277 %mul_ln1245_38 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_52

]]></Node>
<StgValue><ssdm name="mul_ln1245_38"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:293 %Q_TEMP_V_load_47 = load i6 %Q_TEMP_V_addr_16

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_47"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:307 %add_ln1245_42 = add i24 %mul_ln1245_42, i24 %and_ln737_41

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:308 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:309 %and_ln737_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_42"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:312 %mul_ln1245_43 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_58

]]></Node>
<StgValue><ssdm name="mul_ln1245_43"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:313 %add_ln1245_43 = add i24 %mul_ln1245_43, i24 %and_ln737_42

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:317 %sext_ln1171_59 = sext i16 %Q_TEMP_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1171_59"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:318 %mul_ln1245_44 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1245_44"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:328 %Q_TEMP_V_load_53 = load i6 %Q_TEMP_V_addr_10

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_53"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:334 %Q_TEMP_V_load_54 = load i6 %Q_TEMP_V_addr_9

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_54"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:340 %Q_TEMP_V_load_55 = load i6 %Q_TEMP_V_addr_8

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_55"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:348 %mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln717_7"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:349 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:350 %and_ln737_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_48"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:353 %mul_ln1245_49 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1245_49"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:354 %add_ln1245_49 = add i24 %mul_ln1245_49, i24 %and_ln737_48

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:359 %mul_ln1245_50 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1245_50"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:369 %Q_TEMP_V_load_60 = load i6 %Q_TEMP_V_addr_3

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_60"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:375 %Q_TEMP_V_load_61 = load i6 %Q_TEMP_V_addr_2

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_61"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:381 %Q_TEMP_V_load_62 = load i6 %Q_TEMP_V_addr_1

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_62"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="6">
<![CDATA[
.split5.i:387 %Q_TEMP_V_load_63 = load i6 %Q_TEMP_V_addr

]]></Node>
<StgValue><ssdm name="Q_TEMP_V_load_63"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="535" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:47 %add_ln1245_4 = add i24 %mul_ln1245_4, i24 %and_ln737_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:48 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:49 %and_ln737_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_5"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:53 %mul_ln1245_5 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:54 %add_ln1245_5 = add i24 %mul_ln1245_5, i24 %and_ln737_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:60 %mul_ln1245_6 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:96 %add_ln1245_11 = add i24 %mul_ln1245_11, i24 %and_ln737_10

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:97 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:98 %and_ln737_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_11"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:101 %mul_ln1245_12 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:102 %add_ln1245_12 = add i24 %mul_ln1245_12, i24 %and_ln737_11

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:107 %mul_ln1245_13 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_23

]]></Node>
<StgValue><ssdm name="mul_ln1245_13"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:143 %add_ln1245_18 = add i24 %mul_ln1245_18, i24 %and_ln737_17

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:144 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:145 %and_ln737_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_18"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:148 %mul_ln1245_19 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1245_19"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:149 %add_ln1245_19 = add i24 %mul_ln1245_19, i24 %and_ln737_18

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:153 %sext_ln1171_31 = sext i16 %Q_TEMP_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1171_31"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:154 %mul_ln1245_20 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_31

]]></Node>
<StgValue><ssdm name="mul_ln1245_20"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:184 %add_ln1245_24 = add i24 %mul_ln1245_24, i24 %and_ln737_23

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:185 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:186 %and_ln737_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_24"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:189 %mul_ln1245_25 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_37

]]></Node>
<StgValue><ssdm name="mul_ln1245_25"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:190 %add_ln1245_25 = add i24 %mul_ln1245_25, i24 %and_ln737_24

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:195 %mul_ln1245_26 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_38

]]></Node>
<StgValue><ssdm name="mul_ln1245_26"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:200 %sext_ln1171_39 = sext i16 %Q_TEMP_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1171_39"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:201 %mul_ln1245_27 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1245_27"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:231 %add_ln1245_31 = add i24 %mul_ln1245_31, i24 %and_ln737_30

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:232 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:236 %mul_ln1245_32 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_45

]]></Node>
<StgValue><ssdm name="mul_ln1245_32"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:241 %sext_ln1171_46 = sext i16 %Q_TEMP_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1171_46"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:242 %mul_ln1245_33 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_46

]]></Node>
<StgValue><ssdm name="mul_ln1245_33"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:272 %add_ln1245_37 = add i24 %mul_ln1245_37, i24 %and_ln737_36

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:273 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:277 %mul_ln1245_38 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_52

]]></Node>
<StgValue><ssdm name="mul_ln1245_38"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:282 %sext_ln1171_53 = sext i16 %Q_TEMP_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1171_53"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:283 %mul_ln1245_39 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_53

]]></Node>
<StgValue><ssdm name="mul_ln1245_39"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:313 %add_ln1245_43 = add i24 %mul_ln1245_43, i24 %and_ln737_42

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:314 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_43, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:318 %mul_ln1245_44 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1245_44"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:323 %sext_ln1171_60 = sext i16 %Q_TEMP_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1171_60"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:324 %mul_ln1245_45 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_60

]]></Node>
<StgValue><ssdm name="mul_ln1245_45"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:354 %add_ln1245_49 = add i24 %mul_ln1245_49, i24 %and_ln737_48

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:355 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:356 %and_ln737_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_49"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:359 %mul_ln1245_50 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1245_50"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:360 %add_ln1245_50 = add i24 %mul_ln1245_50, i24 %and_ln737_49

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:364 %sext_ln1171_67 = sext i16 %Q_TEMP_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1171_67"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:365 %mul_ln1245_51 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1245_51"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="584" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:54 %add_ln1245_5 = add i24 %mul_ln1245_5, i24 %and_ln737_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:55 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:56 %and_ln737_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_6"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:60 %mul_ln1245_6 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:61 %add_ln1245_6 = add i24 %mul_ln1245_6, i24 %and_ln737_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:102 %add_ln1245_12 = add i24 %mul_ln1245_12, i24 %and_ln737_11

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:103 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:104 %and_ln737_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_12"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:107 %mul_ln1245_13 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_23

]]></Node>
<StgValue><ssdm name="mul_ln1245_13"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:108 %add_ln1245_13 = add i24 %mul_ln1245_13, i24 %and_ln737_12

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:149 %add_ln1245_19 = add i24 %mul_ln1245_19, i24 %and_ln737_18

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:150 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:154 %mul_ln1245_20 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_31

]]></Node>
<StgValue><ssdm name="mul_ln1245_20"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:190 %add_ln1245_25 = add i24 %mul_ln1245_25, i24 %and_ln737_24

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:191 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:192 %and_ln737_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_25"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:195 %mul_ln1245_26 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_38

]]></Node>
<StgValue><ssdm name="mul_ln1245_26"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:196 %add_ln1245_26 = add i24 %mul_ln1245_26, i24 %and_ln737_25

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:201 %mul_ln1245_27 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1245_27"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:233 %and_ln737_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_31"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:236 %mul_ln1245_32 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_45

]]></Node>
<StgValue><ssdm name="mul_ln1245_32"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:237 %add_ln1245_32 = add i24 %mul_ln1245_32, i24 %and_ln737_31

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:242 %mul_ln1245_33 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_46

]]></Node>
<StgValue><ssdm name="mul_ln1245_33"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:247 %sext_ln1171_47 = sext i16 %Q_TEMP_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1171_47"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:248 %mul_ln1245_34 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_47

]]></Node>
<StgValue><ssdm name="mul_ln1245_34"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:274 %and_ln737_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_37"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:277 %mul_ln1245_38 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_52

]]></Node>
<StgValue><ssdm name="mul_ln1245_38"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:278 %add_ln1245_38 = add i24 %mul_ln1245_38, i24 %and_ln737_37

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:283 %mul_ln1245_39 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_53

]]></Node>
<StgValue><ssdm name="mul_ln1245_39"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:288 %sext_ln1171_54 = sext i16 %Q_TEMP_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1171_54"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:289 %mul_ln1245_40 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_54

]]></Node>
<StgValue><ssdm name="mul_ln1245_40"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:315 %and_ln737_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_43"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:318 %mul_ln1245_44 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1245_44"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:319 %add_ln1245_44 = add i24 %mul_ln1245_44, i24 %and_ln737_43

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:324 %mul_ln1245_45 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_60

]]></Node>
<StgValue><ssdm name="mul_ln1245_45"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:329 %sext_ln1171_61 = sext i16 %Q_TEMP_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1171_61"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:330 %mul_ln1245_46 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1245_46"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:360 %add_ln1245_50 = add i24 %mul_ln1245_50, i24 %and_ln737_49

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:361 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_50, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:365 %mul_ln1245_51 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1245_51"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:370 %sext_ln1171_68 = sext i16 %Q_TEMP_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1171_68"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:371 %mul_ln1245_52 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1245_52"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="626" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:61 %add_ln1245_6 = add i24 %mul_ln1245_6, i24 %and_ln737_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:62 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:108 %add_ln1245_13 = add i24 %mul_ln1245_13, i24 %and_ln737_12

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:109 %trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:151 %and_ln737_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_19"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:154 %mul_ln1245_20 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_31

]]></Node>
<StgValue><ssdm name="mul_ln1245_20"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:155 %add_ln1245_20 = add i24 %mul_ln1245_20, i24 %and_ln737_19

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:196 %add_ln1245_26 = add i24 %mul_ln1245_26, i24 %and_ln737_25

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:197 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:198 %and_ln737_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_26"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:201 %mul_ln1245_27 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1245_27"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:202 %add_ln1245_27 = add i24 %mul_ln1245_27, i24 %and_ln737_26

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:237 %add_ln1245_32 = add i24 %mul_ln1245_32, i24 %and_ln737_31

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:238 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:239 %and_ln737_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_32"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:242 %mul_ln1245_33 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_46

]]></Node>
<StgValue><ssdm name="mul_ln1245_33"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:243 %add_ln1245_33 = add i24 %mul_ln1245_33, i24 %and_ln737_32

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:248 %mul_ln1245_34 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_47

]]></Node>
<StgValue><ssdm name="mul_ln1245_34"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:278 %add_ln1245_38 = add i24 %mul_ln1245_38, i24 %and_ln737_37

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:279 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:280 %and_ln737_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_38"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:283 %mul_ln1245_39 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_53

]]></Node>
<StgValue><ssdm name="mul_ln1245_39"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:284 %add_ln1245_39 = add i24 %mul_ln1245_39, i24 %and_ln737_38

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:289 %mul_ln1245_40 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_54

]]></Node>
<StgValue><ssdm name="mul_ln1245_40"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:319 %add_ln1245_44 = add i24 %mul_ln1245_44, i24 %and_ln737_43

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:320 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_44, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:321 %and_ln737_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_44"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:324 %mul_ln1245_45 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_60

]]></Node>
<StgValue><ssdm name="mul_ln1245_45"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:325 %add_ln1245_45 = add i24 %mul_ln1245_45, i24 %and_ln737_44

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:330 %mul_ln1245_46 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1245_46"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:335 %sext_ln1171_62 = sext i16 %Q_TEMP_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1171_62"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:336 %mul_ln1245_47 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_62

]]></Node>
<StgValue><ssdm name="mul_ln1245_47"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:362 %and_ln737_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_50"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:365 %mul_ln1245_51 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1245_51"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:366 %add_ln1245_51 = add i24 %mul_ln1245_51, i24 %and_ln737_50

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:371 %mul_ln1245_52 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1245_52"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:376 %sext_ln1171_69 = sext i16 %Q_TEMP_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1171_69"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:377 %mul_ln1245_53 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1245_53"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="664" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:155 %add_ln1245_20 = add i24 %mul_ln1245_20, i24 %and_ln737_19

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:156 %trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:202 %add_ln1245_27 = add i24 %mul_ln1245_27, i24 %and_ln737_26

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:203 %trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:243 %add_ln1245_33 = add i24 %mul_ln1245_33, i24 %and_ln737_32

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:244 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:245 %and_ln737_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_33"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:248 %mul_ln1245_34 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_47

]]></Node>
<StgValue><ssdm name="mul_ln1245_34"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:249 %add_ln1245_34 = add i24 %mul_ln1245_34, i24 %and_ln737_33

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:284 %add_ln1245_39 = add i24 %mul_ln1245_39, i24 %and_ln737_38

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:285 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:286 %and_ln737_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_39"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:289 %mul_ln1245_40 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_54

]]></Node>
<StgValue><ssdm name="mul_ln1245_40"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:290 %add_ln1245_40 = add i24 %mul_ln1245_40, i24 %and_ln737_39

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:294 %sext_ln1171_55 = sext i16 %Q_TEMP_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1171_55"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:295 %mul_ln1245_41 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1245_41"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:325 %add_ln1245_45 = add i24 %mul_ln1245_45, i24 %and_ln737_44

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:326 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:327 %and_ln737_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_45"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:330 %mul_ln1245_46 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1245_46"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:331 %add_ln1245_46 = add i24 %mul_ln1245_46, i24 %and_ln737_45

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:336 %mul_ln1245_47 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_62

]]></Node>
<StgValue><ssdm name="mul_ln1245_47"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:366 %add_ln1245_51 = add i24 %mul_ln1245_51, i24 %and_ln737_50

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:367 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:368 %and_ln737_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_51"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:371 %mul_ln1245_52 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1245_52"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:372 %add_ln1245_52 = add i24 %mul_ln1245_52, i24 %and_ln737_51

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:377 %mul_ln1245_53 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1245_53"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:382 %sext_ln1171_70 = sext i16 %Q_TEMP_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1171_70"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:383 %mul_ln1245_54 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1245_54"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0">
<![CDATA[
matrix_mult.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="694" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split5.i:63 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:249 %add_ln1245_34 = add i24 %mul_ln1245_34, i24 %and_ln737_33

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:250 %trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:290 %add_ln1245_40 = add i24 %mul_ln1245_40, i24 %and_ln737_39

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:291 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:295 %mul_ln1245_41 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1245_41"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:331 %add_ln1245_46 = add i24 %mul_ln1245_46, i24 %and_ln737_45

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:332 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_46, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:333 %and_ln737_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_46"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:336 %mul_ln1245_47 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_62

]]></Node>
<StgValue><ssdm name="mul_ln1245_47"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:337 %add_ln1245_47 = add i24 %mul_ln1245_47, i24 %and_ln737_46

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:341 %sext_ln1171_63 = sext i16 %Q_TEMP_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1171_63"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:342 %mul_ln1245_48 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1245_48"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:372 %add_ln1245_52 = add i24 %mul_ln1245_52, i24 %and_ln737_51

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:373 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_52, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:374 %and_ln737_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_52"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:377 %mul_ln1245_53 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1245_53"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:378 %add_ln1245_53 = add i24 %mul_ln1245_53, i24 %and_ln737_52

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:383 %mul_ln1245_54 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1245_54"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="713" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:110 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="714" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:292 %and_ln737_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_40"/></StgValue>
</operation>

<operation id="715" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:295 %mul_ln1245_41 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1245_41"/></StgValue>
</operation>

<operation id="716" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:296 %add_ln1245_41 = add i24 %mul_ln1245_41, i24 %and_ln737_40

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="717" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:337 %add_ln1245_47 = add i24 %mul_ln1245_47, i24 %and_ln737_46

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="718" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:338 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_47, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:342 %mul_ln1245_48 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1245_48"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:378 %add_ln1245_53 = add i24 %mul_ln1245_53, i24 %and_ln737_52

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:379 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_53, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:380 %and_ln737_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_53"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:383 %mul_ln1245_54 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1245_54"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:384 %add_ln1245_54 = add i24 %mul_ln1245_54, i24 %and_ln737_53

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="725" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:157 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:296 %add_ln1245_41 = add i24 %mul_ln1245_41, i24 %and_ln737_40

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:297 %trunc_ln717_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:339 %and_ln737_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_47"/></StgValue>
</operation>

<operation id="729" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:342 %mul_ln1245_48 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1245_48"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:343 %add_ln1245_48 = add i24 %mul_ln1245_48, i24 %and_ln737_47

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:384 %add_ln1245_54 = add i24 %mul_ln1245_54, i24 %and_ln737_53

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:385 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="733" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:204 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_3

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:343 %add_ln1245_48 = add i24 %mul_ln1245_48, i24 %and_ln737_47

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:344 %trunc_ln717_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="736" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:251 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_4

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="16">
<![CDATA[
.split5.i:388 %sext_ln1171_71 = sext i16 %Q_TEMP_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1171_71"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:389 %mul_ln1245_55 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1245_55"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="739" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:298 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_5

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:389 %mul_ln1245_55 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1245_55"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="741" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:345 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_6

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split5.i:386 %and_ln737_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_54"/></StgValue>
</operation>

<operation id="743" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:389 %mul_ln1245_55 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1245_55"/></StgValue>
</operation>

<operation id="744" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:390 %add_ln1245_55 = add i24 %mul_ln1245_55, i24 %and_ln737_54

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5.i:0 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split5.i:390 %add_ln1245_55 = add i24 %mul_ln1245_55, i24 %and_ln737_54

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:391 %trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_55, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split5.i:392 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_7

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
.split5.i:394 %br_ln0 = br void %.preheader5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
