# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex7_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/OneDrive\ -\ Imperial\ College\ London/uni/year2/EELab/VERI/part_2/ex7 {E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/LFSR_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:04 on Dec 01,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7" E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/LFSR_7.v 
# -- Compiling module LFSR_7
# 
# Top level modules:
# 	LFSR_7
# End time: 18:46:04 on Dec 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.LFSR_7
# vsim work.LFSR_7 
# Start time: 18:46:12 on Dec 01,2018
# Loading work.LFSR_7
do ./testseq.do
# ** Error: invalid command name "//128"
# Error in macro ././testseq.do line 7
# invalid command name "//128"
#     while executing
# "//128 cycles"
# End time: 19:26:48 on Dec 01,2018, Elapsed time: 0:40:36
# Errors: 3, Warnings: 0
