#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5644b52cc210 .scope module, "tb_mod_regCTRL" "tb_mod_regCTRL" 2 8;
 .timescale -9 -11;
P_0x5644b52a6d60 .param/l "N" 1 2 10, +C4<00000000000000000000000000001000>;
P_0x5644b52a6da0 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x5644b52e2a30_0 .var "clk", 0 0;
v0x5644b52e2b00_0 .var "en", 0 0;
v0x5644b52e2bd0_0 .var "p", 7 0;
v0x5644b52e2cd0_0 .var "resetn", 0 0;
S_0x5644b52950a0 .scope module, "DUT" "mod_regCTRL" 2 18, 3 8 0, S_0x5644b52cc210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "inp"
    .port_info 4 /OUTPUT 8 "outp"
P_0x5644b5295270 .param/l "N" 1 3 13, +C4<00000000000000000000000000001000>;
L_0x5644b52cc570 .functor BUFZ 8, v0x5644b52bb620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5644b52bb080_0 .net "clk", 0 0, v0x5644b52e2a30_0;  1 drivers
v0x5644b52bb350_0 .net "en", 0 0, v0x5644b52e2b00_0;  1 drivers
v0x5644b52bb620_0 .var "flags", 7 0;
v0x5644b52a93b0_0 .net "inp", 7 0, v0x5644b52e2bd0_0;  1 drivers
v0x5644b52a8d40_0 .net "outp", 7 0, L_0x5644b52cc570;  1 drivers
v0x5644b52a9050_0 .net "resetn", 0 0, v0x5644b52e2cd0_0;  1 drivers
E_0x5644b52ca620 .event posedge, v0x5644b52bb080_0;
S_0x5644b52e2650 .scope task, "enableEnable" "enableEnable" 2 43, 2 43 0, S_0x5644b52cc210;
 .timescale -9 -11;
TD_tb_mod_regCTRL.enableEnable ;
    %vpi_call 2 45 "$display", "Enabling enable signal" {0 0 0};
    %wait E_0x5644b52ca620;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644b52e2b00_0, 0, 1;
    %wait E_0x5644b52ca620;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644b52e2b00_0, 0, 1;
    %end;
S_0x5644b52e2840 .scope task, "enableResetn" "enableResetn" 2 34, 2 34 0, S_0x5644b52cc210;
 .timescale -9 -11;
E_0x5644b52cada0 .event negedge, v0x5644b52bb080_0;
TD_tb_mod_regCTRL.enableResetn ;
    %wait E_0x5644b52ca620;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644b52e2cd0_0, 0, 1;
    %wait E_0x5644b52cada0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644b52e2cd0_0, 0, 1;
    %end;
    .scope S_0x5644b52950a0;
T_2 ;
    %wait E_0x5644b52ca620;
    %load/vec4 v0x5644b52a9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5644b52bb620_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5644b52bb350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5644b52a93b0_0;
    %store/vec4 v0x5644b52bb620_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5644b52cc210;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x5644b52e2a30_0;
    %nor/r;
    %store/vec4 v0x5644b52e2a30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5644b52cc210;
T_4 ;
    %vpi_call 2 28 "$dumpfile", "wv_mod_regCTRL.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5644b52cc210 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5644b52cc210;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644b52e2a30_0, 0, 1;
    %fork TD_tb_mod_regCTRL.enableResetn, S_0x5644b52e2840;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644b52e2b00_0, 0, 1;
    %wait E_0x5644b52ca620;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x5644b52e2bd0_0, 0, 8;
    %wait E_0x5644b52ca620;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5644b52e2bd0_0, 0, 8;
    %wait E_0x5644b52ca620;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5644b52e2bd0_0, 0, 8;
    %delay 2000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_regCTRL.sv";
    "./../design/mod_regCTRL.sv";
