# RISCV-Processor
A repo for the 6th semester experiential learning project

## To do
- Add more stages to improve frequency, exec stage split, shit pc+4 into wb stage
- Reduce stages and threads for evaluation of a low power design

## Organisation
### v1
Contains a 5-stage pipelined core, based on a modified version of the design presented in Harris and Harris
### v2
Contains a modified version of the v1 core with multithreading implementation

####
- scripts contains various scripts used for managing building, simulation, and github access
- src contains source files for the project
- test contains corresponding testbenches
- Makefile for automating building, simulation, error checking, and running scripts
