(pcb C:\Users\petr\Documents\kicad1\testshield\testshield.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 96974.1 -80885 124151 -136755)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:CP_Elec_3x5.3
      (place C1 113030 -90170 front 90 (PN 0.1u))
    )
    (component Pin_Headers:Pin_Header_Straight_2x03_Pitch2.54mm
      (place J1 106680 -130810 front 270 (PN "ISP header"))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 113030 -133350 front 90 (PN 10k))
    )
    (component "Buttons_Switches_SMD:SW_SPST_B3S-1000"
      (place SW1 105410 -86360 front 0 (PN SW_Push))
    )
    (component "ATMEGA328P-PU:DIP794W46P254L2967H457Q28B"
      (place U1 105410 -109220 front 0 (PN "ATMEGA328P-PU"))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (place J2 118110 -85090 front 0 (PN Raspiheader))
    )
  )
  (library
    (image Capacitors_SMD:CP_Elec_3x5.3
      (outline (path signal 100  1529.71 0  1454.84 -472.705  1237.56 -899.139  899.139 -1237.56
            472.705 -1454.84  0 -1529.71  -472.705 -1454.84  -899.139 -1237.56
            -1237.56 -899.139  -1454.84 -472.705  -1529.71 0  -1454.84 472.705
            -1237.56 899.139  -899.139 1237.56  -472.705 1454.84  0 1529.71
            472.705 1454.84  899.139 1237.56  1237.56 899.139  1454.84 472.705))
      (outline (path signal 100  -1560 750  -1560 -770))
      (outline (path signal 100  -750 1560  -1560 750))
      (outline (path signal 100  -760 -1570  -1560 -770))
      (outline (path signal 100  1570 -1570  1570 1560))
      (outline (path signal 100  1560 -1570  -760 -1570))
      (outline (path signal 100  1570 1560  -750 1560))
      (outline (path signal 120  -830 -1730  -1440 -1120))
      (outline (path signal 120  1730 -1730  1730 -1120))
      (outline (path signal 120  -810 1710  -1410 1120))
      (outline (path signal 120  1730 1710  1730 1120))
      (outline (path signal 120  -830 -1730  1710 -1730))
      (outline (path signal 120  1730 1710  -810 1710))
      (outline (path signal 50  -2850 1820  2850 1820))
      (outline (path signal 50  -2850 1820  -2850 -1820))
      (outline (path signal 50  2850 -1820  2850 1820))
      (outline (path signal 50  2850 -1820  -2850 -1820))
      (pin Rect[T]Pad_2200x1600_um 2 1500 0)
      (pin Rect[T]Pad_2200x1600_um 1 -1500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x03_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Buttons_Switches_SMD:SW_SPST_B3S-1000"
      (outline (path signal 50  -5000 -3700  5000 -3700))
      (outline (path signal 50  5000 -3700  5000 3700))
      (outline (path signal 50  5000 3700  -5000 3700))
      (outline (path signal 50  -5000 3700  -5000 -3700))
      (outline (path signal 120  -3150 3200  -3150 3450))
      (outline (path signal 120  -3150 3450  3150 3450))
      (outline (path signal 120  3150 3450  3150 3200))
      (outline (path signal 120  -3150 -1300  -3150 1300))
      (outline (path signal 120  3150 -3200  3150 -3450))
      (outline (path signal 120  3150 -3450  -3150 -3450))
      (outline (path signal 120  -3150 -3450  -3150 -3200))
      (outline (path signal 120  3150 1300  3150 -1300))
      (outline (path signal 100  1650 0  1569.24 -509.878  1334.88 -969.846  969.846 -1334.88
            509.878 -1569.24  0 -1650  -509.878 -1569.24  -969.846 -1334.88
            -1334.88 -969.846  -1569.24 -509.878  -1650 0  -1569.24 509.878
            -1334.88 969.846  -969.846 1334.88  -509.878 1569.24  0 1650
            509.878 1569.24  969.846 1334.88  1334.88 969.846  1569.24 509.878))
      (outline (path signal 100  -3000 3300  3000 3300))
      (outline (path signal 100  3000 3300  3000 -3300))
      (outline (path signal 100  3000 -3300  -3000 -3300))
      (outline (path signal 100  -3000 -3300  -3000 3300))
      (pin Rect[T]Pad_1550x1300_um 1 -3975 2250)
      (pin Rect[T]Pad_1550x1300_um 1@1 3975 2250)
      (pin Rect[T]Pad_1550x1300_um 2 -3975 -2250)
      (pin Rect[T]Pad_1550x1300_um 2@1 3975 -2250)
    )
    (image "ATMEGA328P-PU:DIP794W46P254L2967H457Q28B"
      (outline (path signal 152.4  2380 -17400  2380 17400))
      (outline (path signal 152.4  -2380 17400  -2380 -17400))
      (outline (path signal 152.4  2380 -17400  -2380 -17400))
      (outline (path signal 152.4  2380 17400  -2380 17400))
      (outline (path signal 0  -5146 17100  -5158.43 17021.5  -5194.51 16950.7  -5250.7 16894.5
            -5321.51 16858.4  -5400 16846  -5478.49 16858.4  -5549.3 16894.5
            -5605.49 16950.7  -5641.57 17021.5  -5654 17100  -5641.57 17178.5
            -5605.49 17249.3  -5549.3 17305.5  -5478.49 17341.6  -5400 17354
            -5321.51 17341.6  -5250.7 17305.5  -5194.51 17249.3  -5158.43 17178.5))
      (outline (path signal 50  -5000 17750  5000 17750))
      (outline (path signal 50  5000 17750  5000 -17750))
      (outline (path signal 50  5000 -17750  -5000 -17750))
      (outline (path signal 50  -5000 -17750  -5000 17750))
      (pin Rect[A]Pad_1358x1358_um 1 -3960 16510)
      (pin Round[A]Pad_1358_um 2 -3960 13970)
      (pin Round[A]Pad_1358_um 7 -3960 1270)
      (pin Round[A]Pad_1358_um 8 -3960 -1270)
      (pin Round[A]Pad_1358_um 3 -3960 11430)
      (pin Round[A]Pad_1358_um 4 -3960 8890)
      (pin Round[A]Pad_1358_um 6 -3960 3810)
      (pin Round[A]Pad_1358_um 5 -3960 6350)
      (pin Round[A]Pad_1358_um 9 -3960 -3810)
      (pin Round[A]Pad_1358_um 10 -3960 -6350)
      (pin Round[A]Pad_1358_um 11 -3960 -8890)
      (pin Round[A]Pad_1358_um 12 -3960 -11430)
      (pin Round[A]Pad_1358_um 13 -3960 -13970)
      (pin Round[A]Pad_1358_um 14 -3960 -16510)
      (pin Round[A]Pad_1358_um 15 3960 -16510)
      (pin Round[A]Pad_1358_um 16 3960 -13970)
      (pin Round[A]Pad_1358_um 17 3960 -11430)
      (pin Round[A]Pad_1358_um 18 3960 -8890)
      (pin Round[A]Pad_1358_um 19 3960 -6350)
      (pin Round[A]Pad_1358_um 20 3960 -3810)
      (pin Round[A]Pad_1358_um 21 3960 -1270)
      (pin Round[A]Pad_1358_um 22 3960 1270)
      (pin Round[A]Pad_1358_um 23 3960 3810)
      (pin Round[A]Pad_1358_um 24 3960 6350)
      (pin Round[A]Pad_1358_um 25 3960 8890)
      (pin Round[A]Pad_1358_um 26 3960 11430)
      (pin Round[A]Pad_1358_um 27 3960 13970)
      (pin Round[A]Pad_1358_um 28 3960 16510)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (padstack Round[A]Pad_1358_um
      (shape (circle F.Cu 1358))
      (shape (circle B.Cu 1358))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1600_um
      (shape (rect F.Cu -1100 -800 1100 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1358x1358_um
      (shape (rect F.Cu -679 -679 679 679))
      (shape (rect B.Cu -679 -679 679 679))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x1300_um
      (shape (rect F.Cu -775 -650 775 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GNDD
      (pins C1-2 J1-5 J1-6 R1-2 SW1-2 SW1-2@1 U1-8 U1-22 J2-6)
    )
    (net +3V3
      (pins C1-1 J1-2 R1-1 U1-7 U1-20 U1-21 J2-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 U1-18)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U1-19)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 U1-17)
    )
    (net "Net-(SW1-Pad1)"
      (pins SW1-1 SW1-1@1 U1-1)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (net "Net-(U1-Pad26)"
      (pins U1-26)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net "Net-(J2-Pad3)"
      (pins U1-27 J2-3)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4)
    )
    (net "Net-(J2-Pad5)"
      (pins U1-28 J2-5)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(J2-Pad10)"
      (pins J2-10)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12)
    )
    (net "Net-(J2-Pad13)"
      (pins J2-13)
    )
    (net "Net-(J2-Pad14)"
      (pins J2-14)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net "Net-(J2-Pad16)"
      (pins J2-16)
    )
    (net "Net-(J2-Pad17)"
      (pins J2-17)
    )
    (net "Net-(J2-Pad18)"
      (pins J2-18)
    )
    (net "Net-(J2-Pad19)"
      (pins J2-19)
    )
    (net "Net-(J2-Pad20)"
      (pins J2-20)
    )
    (net "Net-(J2-Pad21)"
      (pins J2-21)
    )
    (net "Net-(J2-Pad22)"
      (pins J2-22)
    )
    (net "Net-(J2-Pad23)"
      (pins J2-23)
    )
    (net "Net-(J2-Pad24)"
      (pins J2-24)
    )
    (net "Net-(J2-Pad25)"
      (pins J2-25)
    )
    (net "Net-(J2-Pad26)"
      (pins J2-26)
    )
    (net "Net-(J2-Pad27)"
      (pins J2-27)
    )
    (net "Net-(J2-Pad28)"
      (pins J2-28)
    )
    (net "Net-(J2-Pad29)"
      (pins J2-29)
    )
    (net "Net-(J2-Pad30)"
      (pins J2-30)
    )
    (net "Net-(J2-Pad31)"
      (pins J2-31)
    )
    (net "Net-(J2-Pad32)"
      (pins J2-32)
    )
    (net "Net-(J2-Pad33)"
      (pins J2-33)
    )
    (net "Net-(J2-Pad34)"
      (pins J2-34)
    )
    (net "Net-(J2-Pad35)"
      (pins J2-35)
    )
    (net "Net-(J2-Pad36)"
      (pins J2-36)
    )
    (net "Net-(J2-Pad37)"
      (pins J2-37)
    )
    (net "Net-(J2-Pad38)"
      (pins J2-38)
    )
    (net "Net-(J2-Pad39)"
      (pins J2-39)
    )
    (net "Net-(J2-Pad40)"
      (pins J2-40)
    )
    (class kicad_default "" +3V3 GNDD "Net-(J1-Pad1)" "Net-(J1-Pad3)" "Net-(J1-Pad4)"
      "Net-(J2-Pad10)" "Net-(J2-Pad11)" "Net-(J2-Pad12)" "Net-(J2-Pad13)"
      "Net-(J2-Pad14)" "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J2-Pad17)"
      "Net-(J2-Pad18)" "Net-(J2-Pad19)" "Net-(J2-Pad2)" "Net-(J2-Pad20)" "Net-(J2-Pad21)"
      "Net-(J2-Pad22)" "Net-(J2-Pad23)" "Net-(J2-Pad24)" "Net-(J2-Pad25)"
      "Net-(J2-Pad26)" "Net-(J2-Pad27)" "Net-(J2-Pad28)" "Net-(J2-Pad29)"
      "Net-(J2-Pad3)" "Net-(J2-Pad30)" "Net-(J2-Pad31)" "Net-(J2-Pad32)" "Net-(J2-Pad33)"
      "Net-(J2-Pad34)" "Net-(J2-Pad35)" "Net-(J2-Pad36)" "Net-(J2-Pad37)"
      "Net-(J2-Pad38)" "Net-(J2-Pad39)" "Net-(J2-Pad4)" "Net-(J2-Pad40)" "Net-(J2-Pad5)"
      "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J2-Pad9)" "Net-(SW1-Pad1)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad14)"
      "Net-(U1-Pad15)" "Net-(U1-Pad16)" "Net-(U1-Pad2)" "Net-(U1-Pad23)" "Net-(U1-Pad24)"
      "Net-(U1-Pad25)" "Net-(U1-Pad26)" "Net-(U1-Pad27)" "Net-(U1-Pad28)"
      "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
