

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Tue Feb  8 11:02:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      65|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_126_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln69_fu_115_p2   |         +|   0|  0|  13|           6|           6|
    |empty_64_fu_171_p2   |       and|   0|  0|   2|           1|           1|
    |res_2_fu_177_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_105_p2  |      icmp|   0|  0|   8|           2|           2|
    |notlhs500_fu_155_p2  |      icmp|   0|  0|  11|           8|           2|
    |notrhs501_fu_161_p2  |      icmp|   0|  0|  16|          23|           1|
    |empty_63_fu_167_p2   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          45|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_29    |   9|          2|    2|          4|
    |i_fu_48                  |   9|          2|    2|          4|
    |res_reg_78               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_48                           |  2|   0|    2|          0|
    |icmp_ln68_reg_190                 |  1|   0|    1|          0|
    |icmp_ln68_reg_190_pp0_iter1_reg   |  1|   0|    1|          0|
    |notlhs500_reg_204                 |  1|   0|    1|          0|
    |notrhs501_reg_209                 |  1|   0|    1|          0|
    |res_reg_78                        |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 12|   0|   12|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|sub_ln542             |   in|    6|     ap_none|                      sub_ln542|        scalar|
|b_num_address0        |  out|    6|   ap_memory|                          b_num|         array|
|b_num_ce0             |  out|    1|   ap_memory|                          b_num|         array|
|b_num_q0              |   in|   32|   ap_memory|                          b_num|         array|
|res_4_out             |  out|    1|      ap_vld|                      res_4_out|       pointer|
|res_4_out_ap_vld      |  out|    1|      ap_vld|                      res_4_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

