Microchip MPLAB XC8 Compiler V1.32 ()

Linker command line:

--edf=C:\Program Files (x86)\Microchip\xc8\v1.32\dat\en_msgs.txt -cs \
  -h+dist/default/debug\UART.X.debug.sym \
  --cmf=dist/default/debug\UART.X.debug.cmf -z -Q16F877A \
  -oC:\Users\Kanna\AppData\Local\Temp\s98.6 \
  -Mdist/default/debug/UART.X.debug.map -E1 -ver=XC8 -ASTACK=0110h-016fh \
  -pstack=STACK -ACONST=00h-0FFhx32 -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -AENTRY=00h-0FFhx32 -ASTRING=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=CODE -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\Kanna\AppData\Local\Temp\s98.obj \
  dist/default/debug\UART.X.debug.obj 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Kanna\AppData\Local\Temp\s98.obj
                end_init                             12       12        3        8       0
                reset_vec                             0        0        3        0       0
dist/default/debug\UART.X.debug.obj
                cinit                                15       15        F        8       0
                intentry                              4        4        E        8       0
                text9                               1DD      1DD        7        8       0
                text8                                B3       B3       3D        8       0
                text7                               159      159       32        8       0
                text6                               1AC      1AC       12        8       0
                text5                               18B      18B       21        8       0
                text4                               1BE      1BE        C        8       0
                text3                                24       24       8F        8       0
                text2                               127      127       32        8       0
                text1                               1CA      1CA        B        8       0
                maintext                             F0       F0       37        8       0
                cstackBANK0                          45       45       13       20       1
                cstackCOMMON                         70       70        6       70       1
                clrtext                             1D5      1D5        8        8       0
                bssBANK0                             20       20       25       20       1
                bssCOMMON                            76       76        4       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CONST          

        CLASS   CODE           
                end_init                             12       12        3         0
                cinit                                15       15        F         0
                intentry                              4        4        E         0
                reset_vec                             0        0        3         0
                text9                               1DD      1DD        7         0
                text8                                B3       B3       3D         0
                text7                               159      159       32         0
                text6                               1AC      1AC       12         0
                text5                               18B      18B       21         0
                text4                               1BE      1BE        C         0
                text3                                24       24       8F         0
                text2                               127      127       32         0
                text1                               1CA      1CA        B         0
                maintext                             F0       F0       37         0
                clrtext                             1D5      1D5        8         0

        CLASS   STRCODE        

        CLASS   ENTRY          

        CLASS   STRING         

        CLASS   COMMON         
                cstackCOMMON                         70       70        6         1
                bssCOMMON                            76       76        4         1

        CLASS   BANK0          
                cstackBANK0                          45       45       13         1
                bssBANK0                             20       20       25         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  0001E0  0001E4         8       0  CODE        2
                bssBANK0                       000020  000038  000058        20       1  BANK0       1
                cstackCOMMON                   000070  00000A  00007A        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            058-06F            18           1
        BANK1            0A0-0EF            50           1
        BANK2            110-16F            60           1
        BANK3            190-1EF            60           1
        CODE             003-003             1           2
                         1E4-1FFF           800
        COMMON           07A-07D             4           1
        CONFIG           2007-2007             1           2
        CONST            003-003             1           2
                         1E4-1FFF           100
        EEDATA           2100-21FF           100           2
        ENTRY            003-003             1           2
                         1E4-1FFF           100
        IDLOC            2000-2003             4           2
        RAM              058-06F            18           1
                         0A0-0EF            50
                         110-16F            60
                         190-1EF            60
        SFR0             000-01F            20           1
        SFR1             080-09F            20           1
        SFR2             100-10F            10           1
        SFR3             180-18F            10           1
        STACK            110-16F            60           1
        STRCODE          003-003             1           2
                         1E4-1FFF          1E1C
        STRING           003-003             1           2
                         1E4-1FFF           100

                                  Symbol Table

?___aldiv                  cstackBANK0  045
_ADCON1                    (abs)        09F
_ADDEN                     (abs)        0C3
_CREN                      (abs)        0C4
_GIE                       (abs)        05F
_PEIE                      (abs)        05E
_PORTB                     (abs)        006
_PORTD                     (abs)        008
_PORTE                     (abs)        009
_RCIE                      (abs)        465
_RCIF                      (abs)        065
_RCREG                     (abs)        01A
_RE0                       (abs)        048
_RE1                       (abs)        049
_RX9                       (abs)        0C6
_SPBRG                     (abs)        099
_SPEN                      (abs)        0C7
_SYNC                      (abs)        4C4
_T1CON                     (abs)        010
_TMR1H                     (abs)        00F
_TMR1IE                    (abs)        460
_TMR1IF                    (abs)        060
_TMR1L                     (abs)        00E
_TRISB                     (abs)        086
_TRISC6                    (abs)        43E
_TRISC7                    (abs)        43F
_TRISD                     (abs)        088
_TRISE                     (abs)        089
_TX9                       (abs)        4C6
_TXEN                      (abs)        4C5
_TXIE                      (abs)        464
_TXIF                      (abs)        064
_TXREG                     (abs)        019
_TXSTAbits                 (abs)        098
__Habs1                    abs1         000
__Hbank0                   bank0        000
__Hbank1                   bank1        000
__Hbank2                   bank2        000
__Hbank3                   bank3        000
__HbssBANK0                bssBANK0     000
__HbssCOMMON               bssCOMMON    000
__Hcinit                   cinit        024
__Hclrtext                 clrtext      000
__Hcode                    code         000
__Hcommon                  common       000
__Hconfig                  config       000
__HcstackBANK0             cstackBANK0  000
__HcstackCOMMON            cstackCOMMON 000
__Heeprom_data             eeprom_data  000
__Hend_init                end_init     015
__Hfunctab                 functab      000
__Hidloc                   idloc        000
__Hinit                    init         012
__Hintentry                intentry     012
__Hmaintext                maintext     000
__Hpowerup                 powerup      000
__Hram                     ram          000
__Hreset_vec               reset_vec    003
__Hsfr0                    sfr0         000
__Hsfr1                    sfr1         000
__Hsfr2                    sfr2         000
__Hsfr3                    sfr3         000
__Hspace_0                 (abs)        1E4
__Hspace_1                 (abs)        07A
__Hspace_2                 (abs)        000
__Hspace_3                 (abs)        000
__Hstack                   stack        000
__Hstrings                 strings      000
__Htext                    text         000
__Labs1                    abs1         000
__Lbank0                   bank0        000
__Lbank1                   bank1        000
__Lbank2                   bank2        000
__Lbank3                   bank3        000
__LbssBANK0                bssBANK0     000
__LbssCOMMON               bssCOMMON    000
__Lcinit                   cinit        015
__Lclrtext                 clrtext      000
__Lcode                    code         000
__Lcommon                  common       000
__Lconfig                  config       000
__LcstackBANK0             cstackBANK0  000
__LcstackCOMMON            cstackCOMMON 000
__Leeprom_data             eeprom_data  000
__Lend_init                end_init     012
__Lfunctab                 functab      000
__Lidloc                   idloc        000
__Linit                    init         012
__Lintentry                intentry     004
__Lmaintext                maintext     000
__Lpowerup                 powerup      000
__Lram                     ram          000
__Lreset_vec               reset_vec    000
__Lsfr0                    sfr0         000
__Lsfr1                    sfr1         000
__Lsfr2                    sfr2         000
__Lsfr3                    sfr3         000
__Lspace_0                 (abs)        000
__Lspace_1                 (abs)        000
__Lspace_2                 (abs)        000
__Lspace_3                 (abs)        000
__Lstack                   stack        000
__Lstrings                 strings      000
__Ltext                    text         000
__S0                       (abs)        1E4
__S1                       (abs)        07A
__S2                       (abs)        000
__S3                       (abs)        000
___aldiv                   text3        024
___aldiv@counter           cstackBANK0  04E
___aldiv@dividend          cstackBANK0  049
___aldiv@divisor           cstackBANK0  045
___aldiv@quotient          cstackBANK0  050
___aldiv@sign              cstackBANK0  04F
___int_sp                  stack        000
___latbits                 (abs)        002
___sp                      stack        000
__end_of___aldiv           text3        0B3
__end_of__initialization   cinit        020
__end_of_delay             text7        18B
__end_of_isr               text8        0F0
__end_of_lcd_cmnt          text6        1BE
__end_of_lcd_init          text5        1AC
__end_of_main              maintext     127
__end_of_timer_init        text4        1CA
__end_of_uart_init         text2        159
__end_of_uart_read         text9        1E4
__end_of_uart_write        text1        1D5
__initialization           cinit        015
__pbssBANK0                bssBANK0     020
__pbssCOMMON               bssCOMMON    076
__pcstackBANK0             cstackBANK0  045
__pcstackCOMMON            cstackCOMMON 070
__pintentry                intentry     004
__pmaintext                maintext     0F0
__ptext0                   text0        000
__ptext1                   text1        1CA
__ptext2                   text2        127
__ptext3                   text3        024
__ptext4                   text4        1BE
__ptext5                   text5        18B
__ptext6                   text6        1AC
__ptext7                   text7        159
__ptext8                   text8        0B3
__ptext9                   text9        1DD
__size_of___aldiv          (abs)        000
__size_of_delay            (abs)        000
__size_of_isr              (abs)        000
__size_of_lcd_cmnt         (abs)        000
__size_of_lcd_init         (abs)        000
__size_of_main             (abs)        000
__size_of_timer_init       (abs)        000
__size_of_uart_init        (abs)        000
__size_of_uart_read        (abs)        000
__size_of_uart_write       (abs)        000
_count                     bssCOMMON    076
_delay                     text7        159
_isr                       text8        0B3
_lcd_cmnt                  text6        1AC
_lcd_init                  text5        18B
_lcd_msg                   bssBANK0     020
_lcd_msg1                  bssBANK0     030
_local_time                bssBANK0     040
_main                      maintext     0F0
_recieved                  bssCOMMON    077
_rxmsg                     bssCOMMON    078
_time_flag                 bssBANK0     043
_timer                     bssBANK0     044
_timer_init                text4        1BE
_transmision_msg           bssCOMMON    079
_uart_init                 text2        127
_uart_read                 text9        1DD
_uart_write                text1        1CA
btemp                      (abs)        07E
clear_ram0                 clrtext      1D5
delay@i                    cstackBANK0  048
delay@j                    cstackBANK0  04A
delay@x                    cstackBANK0  045
end_of_initialization      cinit        020
interrupt_function         intentry     004
intlevel0                  functab      000
intlevel1                  functab      000
intlevel2                  functab      000
intlevel3                  functab      000
intlevel4                  functab      000
intlevel5                  functab      000
lcd_cmnt@cmnt              cstackBANK0  04C
ltemp                      (abs)        07E
ltemp0                     (abs)        07E
ltemp1                     (abs)        082
ltemp2                     (abs)        086
ltemp3                     (abs)        080
reset_vec                  reset_vec    000
saved_w                    (abs)        07E
stackhi                    (abs)        000
stacklo                    (abs)        000
start                      init         012
start_initialization       cinit        015
ttemp                      (abs)        07E
ttemp0                     (abs)        07E
ttemp1                     (abs)        081
ttemp2                     (abs)        084
ttemp3                     (abs)        087
ttemp4                     (abs)        07F
uart_init@baud_rate        cstackBANK0  054
uart_init@high_baud_select cstackBANK0  056
uart_write@write_msg       cstackBANK0  046
wtemp                      (abs)        07E
wtemp0                     (abs)        07E
wtemp1                     (abs)        080
wtemp2                     (abs)        082
wtemp3                     (abs)        084
wtemp4                     (abs)        086
wtemp5                     (abs)        088
wtemp6                     (abs)        07F


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 20 in file "uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels required when called:    5
 This function calls:
		_lcd_init
		_timer_init
		_uart_init
		_uart_write
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _uart_write *****************
 Defined at:
		line 117 in file "uart.c"
 Parameters:    Size  Location     Type
  write_msg       1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  write_msg       1    1[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _uart_init *****************
 Defined at:
		line 95 in file "uart.c"
 Parameters:    Size  Location     Type
  baud_rate       2   15[BANK0 ] unsigned int 
  high_baud_se    1   17[BANK0 ] unsigned char 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       3       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 6 in file "C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[BANK0 ] long 
  dividend        4    4[BANK0 ] long 
 Auto vars:     Size  Location     Type
  quotient        4   11[BANK0 ] long 
  sign            1   10[BANK0 ] unsigned char 
  counter         1    9[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[BANK0 ] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       8       0       0       0
      Locals:         0       6       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0      15       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_uart_init
 This function uses a non-reentrant model


 *************** function _timer_init *****************
 Defined at:
		line 68 in file "uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _lcd_init *****************
 Defined at:
		line 191 in file "uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		_lcd_cmnt
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _lcd_cmnt *****************
 Defined at:
		line 202 in file "uart.c"
 Parameters:    Size  Location     Type
  cmnt            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  cmnt            1    7[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_delay
 This function is called by:
		_lcd_init
 This function uses a non-reentrant model


 *************** function _delay *****************
 Defined at:
		line 218 in file "uart.c"
 Parameters:    Size  Location     Type
  x               2    0[BANK0 ] int 
 Auto vars:     Size  Location     Type
  j               2    5[BANK0 ] int 
  i               2    3[BANK0 ] int 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       2       0       0       0
      Locals:         0       4       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       7       0       0       0
Total ram usage:        7 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_lcd_cmnt
		_lcd_data
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 152 in file "uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          5       0       0       0       0
      Totals:         5       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_uart_read
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model


 *************** function _uart_read *****************
 Defined at:
		line 126 in file "uart.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_isr
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
uart.c
		_uart_write    		CODE           	01CA	0000	11
		_lcd_cmnt      		CODE           	01AC	0000	18
		_delay         		CODE           	0159	0000	50
		_main          		CODE           	00F0	0000	55
		_uart_read     		CODE           	01DD	0000	7
		_uart_init     		CODE           	0127	0000	50
		_timer_init    		CODE           	01BE	0000	12
		_isr           		CODE           	00B3	0000	61
		_lcd_init      		CODE           	018B	0000	33

uart.c estimated size: 297

C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\aldiv.c
		___aldiv       		CODE           	0024	0000	143

C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\aldiv.c estimated size: 143

shared
		__initializatio		CODE           	0015	0000	11

shared estimated size: 11

