* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 30 2021 03:02:38

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 3173/3520
Used Logic Tile: 418/440
Used IO Cell:    99/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1148
Fanout to Tile: 209

Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 706
Fanout to Tile: 202


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   3 8 8 0 7 8 1 1 2 3 8 4 1 8 8 8 8 8 1 8 0 1 0 0   
19|   8 5 8 0 8 8 7 8 8 5 8 8 8 8 8 8 8 8 8 8 0 0 1 0   
18|   8 8 8 0 8 8 8 7 2 3 8 8 8 8 8 8 8 8 8 8 0 8 0 0   
17|   8 8 8 0 8 8 8 2 0 2 8 8 8 8 8 8 8 8 8 8 0 8 0 0   
16|   8 8 8 0 8 8 8 8 3 3 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
15|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 6 8 8 8 8 8 0 8 8 8   
14|   8 8 8 0 8 8 6 6 2 8 8 8 7 8 8 8 8 8 8 8 0 8 8 8   
13|   8 4 6 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
12|   6 8 8 0 8 7 8 8 8 8 8 8 8 7 8 8 8 8 8 7 0 8 8 8   
11|   8 8 7 0 8 8 8 8 8 8 8 8 8 8 7 8 8 8 8 8 0 8 8 8   
10|   8 8 8 0 8 8 8 8 7 8 8 7 8 8 8 8 7 8 8 8 0 8 8 8   
 9|   8 8 6 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 8|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 0 8 8 8   
 7|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 7   
 6|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 6 0 7 2 7   
 5|   8 8 8 0 8 8 8 7 8 8 7 8 8 8 8 8 8 8 8 8 0 7 8 8   
 4|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 1   
 3|   0 0 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 1   
 2|   0 0 0 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 1 0 0   
 1|   0 0 0 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.59

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     7 11 17  0 15 20  2  2  5 12 17  5  2 13 19 15 19 15  2 13  0  2  0  0    
19|    18 18 17  0 15  8 12 18 17 16 18 14 12 19 17 18 14 16 13 15  0  0  2  0    
18|    14 13 21  0 12 17 14 13  6 10 18 14 12 15 13 19 17 15 12 18  0 16  0  0    
17|    19 14 16  0 15  9 13  4  0  3 20 19  8 19 12 16 17 16 19 17  0 18  0  0    
16|    14 21 15  0 19 17 12 16  7  9 16 10  8 13 19 15 19 17 17 20  0 17 19 18    
15|    12 14 14  0 13 12 11 15 18 16 14 12 13 13 14 16 19 19 15 17  0 15 18 14    
14|    18 15 16  0 22  9 23 13  4 12 14 13 19 16 22 14 22 12 12 20  0 19 12 16    
13|    16 11 13  0  9 20 18 15 16 12 14 22 12 16 16 15 14 22 22 15  0 15 13 19    
12|    12  9 16  0 17 21 20 17 22 13 13 22 14 20 17 22 12 16 13 22  0 19 17 12    
11|    12 16 14  0 16  9 16 12 13 18 22 15 18 18 21 14 18 14 13 21  0 14 19 12    
10|    12 12 17  0 22 16 14 17 17 12 15 21 19 20 18 19 20 22 17 13  0 16 13 15    
 9|    12 18 23  0 18 17 16 22 12  8 16 16 21 22 19 19 17 16 16 17  0 17 16 14    
 8|    12 20 14  0 16 19 13 21 14 22 17 21 17 18 19 18 20 16 19 20  0 17 17 14    
 7|    14 18 15  0 14 17 15 22 16 22 22 17 22 14 14 18 14 20 16 15  0 15 22 14    
 6|    14 16 17  0 17 15 18 18 21 21 17 16 13 17 21 18 16 13 16 17  0 19  5 19    
 5|    13  8 17  0 18 15 18 21 14 18 18 19 17 22 22 18 17 16 18 14  0 19 16 18    
 4|     8  8  8  0 13 14 13 22 17 18 15 21 16 19 18 21 14 15 22 21  0 20 16  4    
 3|     0  0 12  0 19 15 15 14 15 18 12 16 18 15 17 17 17 18 17 14  0 13 16  4    
 2|     0  0  0  0  8 17 15 13 12 16 19 14 14 14 18 14 12 13 15 14  0  4  0  0    
 1|     0  0  0  0  8 12 14 13 14 20 17 12  8  8 17 16 17 19 16 19  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 23
Average number of input nets per logic tile: 15.50

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     9 24 29  0 25 25  2  2  6 12 24  5  2 30 24 32 24 31  2 25  0  2  0  0    
19|    24 18 24  0 26 28 26 27 23 16 26 26 29 24 32 32 30 32 31 24  0  0  2  0    
18|    32 24 29  0 19 26 30 25  7 10 27 32 30 32 32 24 31 21 29 26  0 28  0  0    
17|    30 32 29  0 25 20 27  4  0  4 29 26 25 24 29 32 32 32 24 28  0 30  0  0    
16|    32 30 26  0 28 25 24 16  9  9 23 29 30 30 24 31 24 32 30 29  0 30 24 28    
15|    29 32 26  0 30 26 30 16 24 23 32 23 30 27 18 30 32 24 32 32  0 31 31 32    
14|    29 25 28  0 28 26 23 17  4 13 28 31 26 30 30 31 28 30 30 26  0 24 30 31    
13|    27 11 18  0 14 26 24 25 16 31 32 28 29 31 31 30 32 28 30 32  0 31 32 24    
12|    12 16 27  0 24 23 26 23 26 26 32 29 32 26 30 29 30 30 31 26  0 24 31 29    
11|    16 24 16  0 25 15 30 30 27 31 28 32 31 31 26 32 32 28 30 29  0 31 24 30    
10|    29 30 30  0 30 32 29 29 22 29 32 26 31 32 32 30 26 27 30 32  0 32 32 31    
 9|    29 26 23  0 29 30 31 29 25 30 26 32 31 27 31 27 32 32 30 28  0 28 27 32    
 8|    30 28 27  0 32 27 24 28 28 29 32 29 32 32 30 30 30 27 28 26  0 28 27 32    
 7|    29 27 31  0 31 32 31 28 30 29 30 31 27 26 31 26 30 28 32 32  0 26 29 25    
 6|    31 31 28  0 28 26 29 28 30 29 31 31 31 31 28 28 30 27 32 21  0 26  5 26    
 5|    31  8 26  0 27 28 27 26 31 31 25 30 28 28 30 31 27 32 27 29  0 26 16 31    
 4|     8  8  8  0 28 31 28 30 26 27 30 28 31 30 31 28 31 31 30 29  0 30 16  4    
 3|     0  0 29  0 27 32 28 32 30 27 29 31 27 30 28 32 32 28 28 32  0 29 16  4    
 2|     0  0  0  0  8 28 27 32 30 27 27 31 31 31 26 31 29 28 32 32  0  4  0  0    
 1|     0  0  0  0  8 30 30 29 31 26 28 29  8  8 28 27 30 27 28 28  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 26.42

***** Run Time Info *****
Run Time:  2
