[Running] flopoco FPLog wE=5 wF=10 name=top_module frequency=500 TestBench n=100000 outputFile=fplog16/fplog16.vhdl
[TESTBENCH] inputFile=test.input[1;37mInfo: [0m[0;34mTestBench.cpp[0m: Test bench for top_module
[1;37mInfo: [0m[0;34mTestBench.cpp[0m: 100000 test cases have been generated

*** Final report ***
Output file: fplog16/fplog16.vhdl
Pipeline constructed using approximate timings for target DummyFPGA @ 500 MHz
Entity InvA0Table_Freq500_uid8
   Y: (c0, 0.600000ns)
Entity LogTable0_Freq500_uid20
   Y: (c0, 0.600000ns)
Entity LogTable1_Freq500_uid23
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid32_T0_Freq500_uid35
   Y: (c0, 0.550000ns)
|---Entity LZOC_10_Freq500_uid4
|      O: (c2, 0.620000ns)
|---Entity LeftShifter5_by_max_5_Freq500_uid6
|      R: (c3, 0.533077ns)
|---Entity InvA0Table_Freq500_uid8
|      Y: (c0, 0.600000ns)
|---Entity IntAdder_14_Freq500_uid12
|      R: (c2, 0.420000ns)
|---Entity IntAdder_14_Freq500_uid15
|      R: (c3, 0.330000ns)
|---Entity IntAdder_14_Freq500_uid18
|      R: (c4, 0.973077ns)
|---Entity LogTable0_Freq500_uid20
|      Y: (c0, 0.600000ns)
|---Entity LogTable1_Freq500_uid23
|      Y: (c0, 0.550000ns)
|---Entity IntAdder_21_Freq500_uid27
|      R: (c2, 0.490000ns)
|---Entity IntAdder_21_Freq500_uid30
|      R: (c5, 0.383077ns)
|   |---Entity FixRealKCM_Freq500_uid32_T0_Freq500_uid35
|   |      Y: (c0, 0.550000ns)
|---Entity FixRealKCM_Freq500_uid32
|      R: (c1, 0.340000ns)
|---Entity IntAdder_26_Freq500_uid39
|      R: (c5, 1.633077ns)
|---Entity Normalizer_Z_26_21_10_Freq500_uid41
|      Count: (c8, 0.133077ns)   R: (c8, 0.683077ns)
|---Entity RightShifter9_by_max_8_Freq500_uid43
|      R: (c4, 0.936923ns)
|---Entity IntAdder_16_Freq500_uid45
|      R: (c5, 0.296923ns)
|---Entity IntAdder_15_Freq500_uid48
|      R: (c9, 1.033077ns)
Entity top_module
   R: (c9, 1.033077ns)
Entity TestBench_top_module_Freq500_uid50

To run the simulation using ModelSim, type the following in 'vsim -c':
   vdel -all -lib work
   vlib work
   vcom fplog16/fplog16.vhdl
   vsim TestBench_top_module_Freq500_uid50
   add wave -r *
   run 1000122ns
To run the simulation using gHDL, type the following in a shell prompt:
ghdl -a --ieee=standard --ieee=synopsys -fexplicit fplog16/fplog16.vhdl
ghdl -e --ieee=standard --ieee=synopsys -fexplicit TestBench_top_module_Freq500_uid50
ghdl -r --ieee=standard --ieee=synopsys -fexplicit TestBench_top_module_Freq500_uid50 --vcd=TestBench_top_module_Freq500_uid50.vcd --stop-time=1000122ns
gtkwave TestBench_top_module_Freq500_uid50.vcd
To run the simulation using nvc, type the following in a shell prompt:
nvc -M 128m --stderr=error -a fplog16/fplog16.vhdl --relaxed --error-limit=0 -e TestBench_top_module_Freq500_uid50  -r --wave=TestBench_top_module_Freq500_uid50.fst --stop-time=1000122ns
gtkwave TestBench_top_module_Freq500_uid50.fst
