 ****** HSPICE -- A-2008.03-SP1 32-BIT (May 26 2008) winnt ******               
  Copyright (C) 2008 Synopsys, Inc. All Rights Reserved.                        
  Unpublished-rights reserved under US copyright laws.
  This program is protected by law and is subject to the 
  terms and conditions of the license agreement found in:
    C:\synopsys\Hspice_A-2008.03-SP1\license.warn
  Use of this program is your acceptance to be bound by this 
  license agreement. HSPICE is the trademark of Synopsys, Inc.
  Input File: c:\lab\vlsi\project\add1\add1.sp                                  
 Init: read install configuration file: C:\synopsys\Hspice_A-2008.03-SP1\meta.cfg
 Init: hspice initialization file: C:\synopsys\Hspice_A-2008.03-SP1\hspice.ini




  **warning** (C:\lab\VLSI\TD-LO18-SP-2003v4R\l018ll_io50_v1p3.mdl:50)  associated with encrypted blocks were suppressed due to encrypted content
 .temp 25

 *定义一个反相器
 .subckt inv in out vdd vss
 m0 out in vdd vdd p18ll w=0.18u l=0.18u
 m1 out in vss vss n18ll w=0.18u l=0.18u
 .ends

 *定义共栅的p/nmos传输管
 .subckt trpn st in1 in2 out vdd vss
 m0 out st in1 vdd p18ll w=2.4u l=0.18u
 m1 out st in2 vss n18ll w=0.18u l=0.18u
 .ends

 *定义传输门
 .subckt tr st st2 in out vdd vss
 m0 out st in vdd p18ll w=1.4u l=0.18u
 m1 out st2 in vss n18ll w=0.18u l=0.18u
 .ends

 *invter link
 .subckt invlin in out vdd vss 
 m0 outq in vss vss n18ll w=0.30u l=0.18u
 m1 outq in vdd vdd p18ll w=1.50u l=0.18u
 m2 out outq vss vss n18ll w=0.50u l=0.18u 
 m3 out outq vdd vdd p18ll w=2.4u l=0.18u 
 .ends

 *xor
 .subckt xor a b out vdd vss 
 x1 a aq vdd vss inv
 x2 b a aq out vdd vss trpn
 x3 a aq b out vdd vss tr
 .ends

 .subckt invter in out vdd vss 
 m0 out in vss vss n18ll w=0.265u l=0.18u
 m1 out in vdd vdd p18ll w=0.620u l=0.18u
 .ends

 *circuit
 .subckt s2 a b c out vdd vss
 x1 a b o vdd vss xor
 x2 o ol vdd vss invlin
 x3 c ol outl vdd vss xor
 x4 outl out vdd vss invlin

 .ends

 *加负载
 x1 a b c out vdd vss s2
 c1 out vss 0.3pf

 *设置vdd
 vdd vdd 0 dc 'vddvalue_vdd'
 .param vddvalue_vdd=1.8v

 *设置vss
 vss vss 0 dc 'vddvalue_vss'
 .param vddvalue_vss=0v

 *设置输入
 vin1 a 0 pwl 10ns 0v, 11ns 1.8v,30ns 1.8v,31ns 0v
 vin2 b 0 pwl 10ns 0v ,40ns 0v, 41ns 1.8v, 60ns 1.8v, 61ns 0v
 vin3 c 0 pwl 10ns 0v ,70ns 0v, 71ns 1.8v, 90ns 1.8v, 91ns 0v

 *瞬态仿真
 .tran 1ns 100ns
 .ic q 0v
 .probe v(out) v(in)

 .end

 ***********************************************************************
 ** runlvl is invoked, you can disable it by:
      a) Add option runlvl=0 to your current simulation job.
      b) Copy $installdir/hspice.ini to your HOME directory and
         customize it by adding option runlvl=0, which disables
         it for all of your simulation jobs.
      c) Re-invoke $installdir/bin/config program and unselect the
         option runlvl setting in box 'hspice.ini' which disables
         it for whole group simulation jobs.

 ** runlvl is invoked, some options are ignored or automatically set:
      Options below are automatically set(user setting will overwrite them):
      if runlvl=[1|2|3|4|5|6],  .option bypass=2

      Options below are ignored, they are replaced by automated algorithms:
        lvltim    dvdt      ft    fast   trtol  absvar  relvar
          relq  chgtol    dvtr    imin    itl3    rmax

 ** runlvl is invoked, actual option value used by HSPICE are:
       runlvl= 3       bypass= 2      mbypass=   2.00   bytol= 100.00u
 ***********************************************************************

1****** HSPICE -- A-2008.03-SP1 32-BIT (May 26 2008) winnt ******               
 ******  
 ﻿**add2***

  ******  circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 x1.                             s2                 1.00 
        2 x1.x1.                          xor                1.00 
        3 x1.x2.                          invlin             1.00 
        4 x1.x3.                          xor                1.00 
        5 x1.x4.                          invlin             1.00 
        6 x1.x1.x1.                       inv                1.00 
        7 x1.x1.x2.                       trpn               1.00 
        8 x1.x1.x3.                       tr                 1.00 
        9 x1.x3.x1.                       inv                1.00 
       10 x1.x3.x2.                       trpn               1.00 
       11 x1.x3.x3.                       tr                 1.00 

 **warning** dc voltage reset to initial transient source value
             in source        0:vin1                new dc=  0.0000D+00


 **warning** dc voltage reset to initial transient source value
             in source        0:vin2                new dc=  0.0000D+00


 **warning** dc voltage reset to initial transient source value
             in source        0:vin3                new dc=  0.0000D+00

 

 **warning**  attempt to reference undefined node     0:in              
  in the definition of v(in,0)
   branch - output ignored

 
      
  Opening plot unit= 79
 file=c:\lab\vlsi\project\add1\add1.pa0                                        

1****** HSPICE -- A-2008.03-SP1 32-BIT (May 26 2008) winnt ******               
 ******  
 ﻿**add2***

  ******  operating point information tnom=  25.000 temp=  25.000 *****
 ***** operating point status is voltage   simulation time is     0.     
     node    =voltage       node    =voltage       node    =voltage

 + 0:a       =   0.       0:b       =   0.       0:c       =   0.     
 + 0:out     =   4.6538n  0:vdd     =   1.8000   0:vss     =   0.     
 + 1:o       =  13.9028n  1:ol      =  13.0607n  1:outl    =  26.9636n
 + 2:aq      =   1.8000   3:outq    =   1.8000   4:aq      =   1.8000 
 + 5:outq    =   1.8000 


          ***** job concluded
1****** HSPICE -- A-2008.03-SP1 32-BIT (May 26 2008) winnt ******               
 ******  
 ﻿**add2***

  ******  job statistics summary tnom=  25.000 temp=  25.000 *****

  ******  Circuit Statistics  ******
  # nodes       =      54  # elements   =      26
  # resistors   =       0  # capacitors =       1  # inductors   =       0
  # mutual_inds =       0  # vccs       =       0  # vcvs        =       0
  # cccs        =       0  # ccvs       =       0  # volt_srcs   =       5
  # curr_srcs   =       0  # diodes     =       0  # bjts        =       0
  # jfets       =       0  # mosfets    =      20  # U elements  =       0
  # T elements  =       0  # W elements =       0  # B elements  =       0
  # S elements  =       0  # P elements =       0  # va device   =       0


  ******  Runtime Statistics (seconds)  ******
  analysis           time    # points   tot. iter  conv.iter
  op point           0.02           1          21
  transient          0.08         101         477         157 rev=         7
  readin             0.00
  errchk             0.02
  setup              0.00
  output             0.00


           total memory used          339  kbytes
           total cpu time            0.12 seconds
           total elapsed time           1 seconds
           job started at     06:24:40 12/21/2014
           job ended   at     06:24:40 12/21/2014


 Init: hspice initialization file: C:\synopsys\Hspice_A-2008.03-SP1\hspice.ini
