{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 16:56:29 2019 " "Info: Processing started: Fri Dec 06 16:56:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BX -c BX --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BX -c BX --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BX-BX_body " "Info: Found design unit 1: BX-BX_body" {  } { { "BX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/BX.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 BX " "Info: Found entity 1: BX" {  } { { "BX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/BX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_body " "Info: Found design unit 1: ACC-ACC_body" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Info: Found entity 1: ACC" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MDR .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-MDR_body " "Info: Found design unit 1: MDR-MDR_body" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MAR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_body " "Info: Found design unit 1: MAR-MAR_body" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MAR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info: Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MAR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ACC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CX-CX_body " "Info: Found design unit 1: CX-CX_body" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 CX " "Info: Found entity 1: CX" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zongxian.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zongxian.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zongxian-B " "Info: Found design unit 1: zongxian-B" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 zongxian " "Info: Found entity 1: zongxian" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-A " "Info: Found design unit 1: ir-A" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Data-Sel2_1 " "Info: Found design unit 1: Sel_Data-Sel2_1" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Data " "Info: Found entity 1: Sel_Data" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-A " "Info: Found design unit 1: pc-A" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/PC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainStore-mainStore_body " "Info: Found design unit 1: mainStore-mainStore_body" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mainStore " "Info: Found entity 1: mainStore" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluu " "Info: Found design unit 1: alu-aluu" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weimingling.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file weimingling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weimingling-register_set_body " "Info: Found design unit 1: weimingling-register_set_body" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/weimingling.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 weimingling " "Info: Found entity 1: weimingling" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/weimingling.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kong.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forming_parts-forming_part_body " "Info: Found design unit 1: forming_parts-forming_part_body" {  } { { "kong.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/kong.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 forming_parts " "Info: Found entity 1: forming_parts" {  } { { "kong.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/kong.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zuheluoji.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zuheluoji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mo-A " "Info: Found design unit 1: mo-A" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mo " "Info: Found entity 1: mo" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel_ACC .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel_ACC .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_ACC-Sel2_1 " "Info: Found design unit 1: Sel_ACC-Sel2_1" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_ACC " "Info: Found entity 1: Sel_ACC" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel_C.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_C-Sel2_1 " "Info: Found design unit 1: Sel_C-Sel2_1" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_C " "Info: Found entity 1: Sel_C" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEL_q.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SEL_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Q-Sel2_1 " "Info: Found design unit 1: Sel_Q-Sel2_1" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Q " "Info: Found entity 1: Sel_Q" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tiny.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tiny " "Info: Found entity 1: tiny" {  } { { "tiny.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/tiny.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-A " "Info: Found design unit 1: decode-A" {  } { { "decode.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/decode.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/decode.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "zongxian inst1 " "Warning: Block or symbol \"zongxian\" of instance \"inst1\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 184 752 904 408 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pc inst7 " "Warning: Block or symbol \"pc\" of instance \"inst7\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 416 176 312 512 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mo mo:inst19 " "Info: Elaborating entity \"mo\" for hierarchy \"mo:inst19\"" {  } { { "main.bdf" "inst19" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 88 384 568 536 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset zuheluoji.vhd(34) " "Warning (10492): VHDL Process Statement warning at zuheluoji.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PWBZ zuheluoji.vhd(276) " "Warning (10492): VHDL Process Statement warning at zuheluoji.vhd(276): signal \"PWBZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXTSTATE zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"NEXTSTATE\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_BX zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"LOAD_BX\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_DATA zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_DATA\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_C zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_C\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_ACC zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_ACC\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_Q zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_Q\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOP zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"ALUOP\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_F zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_F\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SELM\[1\] zuheluoji.vhd(9) " "Warning (10034): Output port \"SELM\[1\]\" at zuheluoji.vhd(9) has no driver" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SELM\[0\] zuheluoji.vhd(9) " "Warning (10034): Output port \"SELM\[0\]\" at zuheluoji.vhd(9) has no driver" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_F\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_F\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_F\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_F\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[2\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[2\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[3\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[3\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[4\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[4\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_Q\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_Q\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_Q\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_Q\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ACC\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_ACC\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ACC\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_ACC\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_C\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_C\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_C\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_C\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_DATA\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_DATA\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_DATA\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_DATA\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_BX zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"LOAD_BX\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s15 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s15\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s14 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s14\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s13 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s13\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s12 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s12\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s11 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s11\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s10 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s10\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s9 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s9\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s8 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s8\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s7 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s7\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s6 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s6\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s5 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s5\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s4 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s4\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s3 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s3\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s2 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s2\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s1 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s1\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s0 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s0\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 792 744 904 920 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o ALU.vhd(20) " "Info (10041): Inferred latch for \"o\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU.vhd(20) " "Info (10041): Inferred latch for \"c\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Q Sel_Q:inst15 " "Info: Elaborating entity \"Sel_Q\" for hierarchy \"Sel_Q:inst15\"" {  } { { "main.bdf" "inst15" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 896 1160 1312 992 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CX CX:inst13 " "Info: Elaborating entity \"CX\" for hierarchy \"CX:inst13\"" {  } { { "main.bdf" "inst13" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 592 576 776 720 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ACC.vhd(19) " "Warning (10492): VHDL Process Statement warning at ACC.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_C Sel_C:inst14 " "Info: Elaborating entity \"Sel_C\" for hierarchy \"Sel_C:inst14\"" {  } { { "main.bdf" "inst14" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 760 464 616 856 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zongxian zongxian:inst1 " "Info: Elaborating entity \"zongxian\" for hierarchy \"zongxian:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 184 752 904 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data zongxian.vhd(14) " "Warning (10631): VHDL Process Statement warning at zongxian.vhd(14): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[0\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[1\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[2\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[3\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[4\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[5\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[6\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[7\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst10 " "Info: Elaborating entity \"ACC\" for hierarchy \"ACC:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 464 1168 1384 592 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk CX.vhd(19) " "Warning (10492): VHDL Process Statement warning at CX.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_ACC Sel_ACC:inst11 " "Info: Elaborating entity \"Sel_ACC\" for hierarchy \"Sel_ACC:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 656 960 1112 752 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BX BX:inst8 " "Info: Elaborating entity \"BX\" for hierarchy \"BX:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 216 1168 1368 344 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst9 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 656 176 336 752 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst5 " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -152 944 1168 -24 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk MDR .vhd(19) " "Warning (10492): VHDL Process Statement warning at MDR .vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Data Sel_Data:inst4 " "Info: Elaborating entity \"Sel_Data\" for hierarchy \"Sel_Data:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -144 656 808 -48 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainStore mainStore:inst " "Info: Elaborating entity \"mainStore\" for hierarchy \"mainStore:inst\"" {  } { { "main.bdf" "inst" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -152 152 336 8 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst6 " "Info: Elaborating entity \"MAR\" for hierarchy \"MAR:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 200 144 360 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk MAR.vhd(19) " "Warning (10492): VHDL Process Statement warning at MAR.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MAR.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst7 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 416 176 312 512 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PC.vhd(17) " "Warning (10492): VHDL Process Statement warning at PC.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/PC.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "27 " "Info: Inferred 27 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux0\"" {  } { { "M.vhd" "Mux0" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux1\"" {  } { { "M.vhd" "Mux1" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux2\"" {  } { { "M.vhd" "Mux2" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux3\"" {  } { { "M.vhd" "Mux3" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux4\"" {  } { { "M.vhd" "Mux4" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux5\"" {  } { { "M.vhd" "Mux5" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux6\"" {  } { { "M.vhd" "Mux6" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "mainStore:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mainStore:inst\|Mux7\"" {  } { { "M.vhd" "Mux7" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux0\"" {  } { { "ALU.vhd" "Mux0" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux3\"" {  } { { "ALU.vhd" "Mux3" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux5\"" {  } { { "ALU.vhd" "Mux5" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux6\"" {  } { { "ALU.vhd" "Mux6" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux7\"" {  } { { "ALU.vhd" "Mux7" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux8\"" {  } { { "ALU.vhd" "Mux8" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux9\"" {  } { { "ALU.vhd" "Mux9" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux10\"" {  } { { "ALU.vhd" "Mux10" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux11\"" {  } { { "ALU.vhd" "Mux11" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux12\"" {  } { { "ALU.vhd" "Mux12" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux13\"" {  } { { "ALU.vhd" "Mux13" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux14\"" {  } { { "ALU.vhd" "Mux14" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux15\"" {  } { { "ALU.vhd" "Mux15" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux16\"" {  } { { "ALU.vhd" "Mux16" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux17\"" {  } { { "ALU.vhd" "Mux17" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux18\"" {  } { { "ALU.vhd" "Mux18" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux19\"" {  } { { "ALU.vhd" "Mux19" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux20\"" {  } { { "ALU.vhd" "Mux20" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst12\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst12\|Mux21\"" {  } { { "ALU.vhd" "Mux21" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/quarters/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g:/quarters/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "g:/quarters/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mainStore:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"mainStore:inst\|lpm_mux:Mux0\"" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 49 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qpc " "Info: Found entity 1: mux_qpc" {  } { { "db/mux_qpc.tdf" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/db/mux_qpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_mux:Mux0\"" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kpc " "Info: Found entity 1: mux_kpc" {  } { { "db/mux_kpc.tdf" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/db/mux_kpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_mux:Mux3\"" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 23 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Allocated 232 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 16:56:31 2019 " "Info: Processing ended: Fri Dec 06 16:56:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
