# SDRAM_Controller_Verilog

This SDRAM controller is for MT48LC32M16 SDRAM. This module was designed under the assumption that the clock rate is 100MHz. My development board is from QMtech
https://qmtechchina.aliexpress.com/store/4486047

![Development board](https://github.com/RichardPar/SDRAM_Controller_Verilog/blob/main/board.png)


![Decode Logic](https://github.com/RichardPar/SDRAM_Controller_Verilog/blob/main/RAM.png)


Address BANK/RAS/CAS are as follows
![Decode Logic](https://github.com/RichardPar/SDRAM_Controller_Verilog/blob/main/mem_layout.png)
