
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00001000 <_vector_table>:
    1000:	80 34 00 20 8d 39 00 00 93 95 00 00 61 39 00 00     .4. .9......a9..
    1010:	61 39 00 00 61 39 00 00 61 39 00 00 00 00 00 00     a9..a9..a9......
	...
    102c:	c9 35 00 00 61 39 00 00 00 00 00 00 75 35 00 00     .5..a9......u5..
    103c:	61 39 00 00                                         a9..

00001040 <_irq_vector_table>:
    1040:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    1050:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    1060:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    1070:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    1080:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    1090:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    10a0:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    10b0:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    10c0:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    10d0:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    10e0:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..
    10f0:	79 36 00 00 79 36 00 00 79 36 00 00 79 36 00 00     y6..y6..y6..y6..

Disassembly of section text:

00001100 <__aeabi_uldivmod>:
    1100:	b953      	cbnz	r3, 1118 <__aeabi_uldivmod+0x18>
    1102:	b94a      	cbnz	r2, 1118 <__aeabi_uldivmod+0x18>
    1104:	2900      	cmp	r1, #0
    1106:	bf08      	it	eq
    1108:	2800      	cmpeq	r0, #0
    110a:	bf1c      	itt	ne
    110c:	f04f 31ff 	movne.w	r1, #4294967295
    1110:	f04f 30ff 	movne.w	r0, #4294967295
    1114:	f000 b80c 	b.w	1130 <__aeabi_idiv0>
    1118:	f1ad 0c08 	sub.w	ip, sp, #8
    111c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1120:	f000 f808 	bl	1134 <__udivmoddi4>
    1124:	f8dd e004 	ldr.w	lr, [sp, #4]
    1128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    112c:	b004      	add	sp, #16
    112e:	4770      	bx	lr

00001130 <__aeabi_idiv0>:
    1130:	4770      	bx	lr
    1132:	bf00      	nop

00001134 <__udivmoddi4>:
    1134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1138:	4686      	mov	lr, r0
    113a:	468c      	mov	ip, r1
    113c:	4608      	mov	r0, r1
    113e:	9e08      	ldr	r6, [sp, #32]
    1140:	4615      	mov	r5, r2
    1142:	4674      	mov	r4, lr
    1144:	4619      	mov	r1, r3
    1146:	2b00      	cmp	r3, #0
    1148:	f040 80c2 	bne.w	12d0 <__udivmoddi4+0x19c>
    114c:	4285      	cmp	r5, r0
    114e:	fab2 f282 	clz	r2, r2
    1152:	d945      	bls.n	11e0 <__udivmoddi4+0xac>
    1154:	b14a      	cbz	r2, 116a <__udivmoddi4+0x36>
    1156:	f1c2 0320 	rsb	r3, r2, #32
    115a:	fa00 fc02 	lsl.w	ip, r0, r2
    115e:	fa2e f303 	lsr.w	r3, lr, r3
    1162:	4095      	lsls	r5, r2
    1164:	ea43 0c0c 	orr.w	ip, r3, ip
    1168:	4094      	lsls	r4, r2
    116a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    116e:	b2a8      	uxth	r0, r5
    1170:	fbbc f8fe 	udiv	r8, ip, lr
    1174:	0c23      	lsrs	r3, r4, #16
    1176:	fb0e cc18 	mls	ip, lr, r8, ip
    117a:	fb08 f900 	mul.w	r9, r8, r0
    117e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
    1182:	4599      	cmp	r9, r3
    1184:	d928      	bls.n	11d8 <__udivmoddi4+0xa4>
    1186:	18eb      	adds	r3, r5, r3
    1188:	f108 37ff 	add.w	r7, r8, #4294967295
    118c:	d204      	bcs.n	1198 <__udivmoddi4+0x64>
    118e:	4599      	cmp	r9, r3
    1190:	d902      	bls.n	1198 <__udivmoddi4+0x64>
    1192:	f1a8 0702 	sub.w	r7, r8, #2
    1196:	442b      	add	r3, r5
    1198:	eba3 0309 	sub.w	r3, r3, r9
    119c:	b2a4      	uxth	r4, r4
    119e:	fbb3 fcfe 	udiv	ip, r3, lr
    11a2:	fb0e 331c 	mls	r3, lr, ip, r3
    11a6:	fb0c f000 	mul.w	r0, ip, r0
    11aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    11ae:	42a0      	cmp	r0, r4
    11b0:	d914      	bls.n	11dc <__udivmoddi4+0xa8>
    11b2:	192c      	adds	r4, r5, r4
    11b4:	f10c 33ff 	add.w	r3, ip, #4294967295
    11b8:	d204      	bcs.n	11c4 <__udivmoddi4+0x90>
    11ba:	42a0      	cmp	r0, r4
    11bc:	d902      	bls.n	11c4 <__udivmoddi4+0x90>
    11be:	f1ac 0302 	sub.w	r3, ip, #2
    11c2:	442c      	add	r4, r5
    11c4:	1a24      	subs	r4, r4, r0
    11c6:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
    11ca:	b11e      	cbz	r6, 11d4 <__udivmoddi4+0xa0>
    11cc:	40d4      	lsrs	r4, r2
    11ce:	2300      	movs	r3, #0
    11d0:	6034      	str	r4, [r6, #0]
    11d2:	6073      	str	r3, [r6, #4]
    11d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11d8:	4647      	mov	r7, r8
    11da:	e7dd      	b.n	1198 <__udivmoddi4+0x64>
    11dc:	4663      	mov	r3, ip
    11de:	e7f1      	b.n	11c4 <__udivmoddi4+0x90>
    11e0:	bb92      	cbnz	r2, 1248 <__udivmoddi4+0x114>
    11e2:	1b43      	subs	r3, r0, r5
    11e4:	2101      	movs	r1, #1
    11e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    11ea:	b2af      	uxth	r7, r5
    11ec:	fbb3 fcfe 	udiv	ip, r3, lr
    11f0:	0c20      	lsrs	r0, r4, #16
    11f2:	fb0e 331c 	mls	r3, lr, ip, r3
    11f6:	fb0c f807 	mul.w	r8, ip, r7
    11fa:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    11fe:	4598      	cmp	r8, r3
    1200:	d962      	bls.n	12c8 <__udivmoddi4+0x194>
    1202:	18eb      	adds	r3, r5, r3
    1204:	f10c 30ff 	add.w	r0, ip, #4294967295
    1208:	d204      	bcs.n	1214 <__udivmoddi4+0xe0>
    120a:	4598      	cmp	r8, r3
    120c:	d902      	bls.n	1214 <__udivmoddi4+0xe0>
    120e:	f1ac 0002 	sub.w	r0, ip, #2
    1212:	442b      	add	r3, r5
    1214:	eba3 0308 	sub.w	r3, r3, r8
    1218:	b2a4      	uxth	r4, r4
    121a:	fbb3 fcfe 	udiv	ip, r3, lr
    121e:	fb0e 331c 	mls	r3, lr, ip, r3
    1222:	fb0c f707 	mul.w	r7, ip, r7
    1226:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    122a:	42a7      	cmp	r7, r4
    122c:	d94e      	bls.n	12cc <__udivmoddi4+0x198>
    122e:	192c      	adds	r4, r5, r4
    1230:	f10c 33ff 	add.w	r3, ip, #4294967295
    1234:	d204      	bcs.n	1240 <__udivmoddi4+0x10c>
    1236:	42a7      	cmp	r7, r4
    1238:	d902      	bls.n	1240 <__udivmoddi4+0x10c>
    123a:	f1ac 0302 	sub.w	r3, ip, #2
    123e:	442c      	add	r4, r5
    1240:	1be4      	subs	r4, r4, r7
    1242:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    1246:	e7c0      	b.n	11ca <__udivmoddi4+0x96>
    1248:	f1c2 0320 	rsb	r3, r2, #32
    124c:	fa20 f103 	lsr.w	r1, r0, r3
    1250:	4095      	lsls	r5, r2
    1252:	4090      	lsls	r0, r2
    1254:	fa2e f303 	lsr.w	r3, lr, r3
    1258:	4303      	orrs	r3, r0
    125a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    125e:	b2af      	uxth	r7, r5
    1260:	fbb1 fcfe 	udiv	ip, r1, lr
    1264:	fb0e 101c 	mls	r0, lr, ip, r1
    1268:	0c19      	lsrs	r1, r3, #16
    126a:	fb0c f807 	mul.w	r8, ip, r7
    126e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    1272:	4588      	cmp	r8, r1
    1274:	fa04 f402 	lsl.w	r4, r4, r2
    1278:	d922      	bls.n	12c0 <__udivmoddi4+0x18c>
    127a:	1869      	adds	r1, r5, r1
    127c:	f10c 30ff 	add.w	r0, ip, #4294967295
    1280:	d204      	bcs.n	128c <__udivmoddi4+0x158>
    1282:	4588      	cmp	r8, r1
    1284:	d902      	bls.n	128c <__udivmoddi4+0x158>
    1286:	f1ac 0002 	sub.w	r0, ip, #2
    128a:	4429      	add	r1, r5
    128c:	eba1 0108 	sub.w	r1, r1, r8
    1290:	b29b      	uxth	r3, r3
    1292:	fbb1 fcfe 	udiv	ip, r1, lr
    1296:	fb0e 111c 	mls	r1, lr, ip, r1
    129a:	fb0c f707 	mul.w	r7, ip, r7
    129e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    12a2:	429f      	cmp	r7, r3
    12a4:	d90e      	bls.n	12c4 <__udivmoddi4+0x190>
    12a6:	18eb      	adds	r3, r5, r3
    12a8:	f10c 31ff 	add.w	r1, ip, #4294967295
    12ac:	d204      	bcs.n	12b8 <__udivmoddi4+0x184>
    12ae:	429f      	cmp	r7, r3
    12b0:	d902      	bls.n	12b8 <__udivmoddi4+0x184>
    12b2:	f1ac 0102 	sub.w	r1, ip, #2
    12b6:	442b      	add	r3, r5
    12b8:	1bdb      	subs	r3, r3, r7
    12ba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    12be:	e792      	b.n	11e6 <__udivmoddi4+0xb2>
    12c0:	4660      	mov	r0, ip
    12c2:	e7e3      	b.n	128c <__udivmoddi4+0x158>
    12c4:	4661      	mov	r1, ip
    12c6:	e7f7      	b.n	12b8 <__udivmoddi4+0x184>
    12c8:	4660      	mov	r0, ip
    12ca:	e7a3      	b.n	1214 <__udivmoddi4+0xe0>
    12cc:	4663      	mov	r3, ip
    12ce:	e7b7      	b.n	1240 <__udivmoddi4+0x10c>
    12d0:	4283      	cmp	r3, r0
    12d2:	d906      	bls.n	12e2 <__udivmoddi4+0x1ae>
    12d4:	b916      	cbnz	r6, 12dc <__udivmoddi4+0x1a8>
    12d6:	2100      	movs	r1, #0
    12d8:	4608      	mov	r0, r1
    12da:	e77b      	b.n	11d4 <__udivmoddi4+0xa0>
    12dc:	e9c6 e000 	strd	lr, r0, [r6]
    12e0:	e7f9      	b.n	12d6 <__udivmoddi4+0x1a2>
    12e2:	fab3 f783 	clz	r7, r3
    12e6:	b98f      	cbnz	r7, 130c <__udivmoddi4+0x1d8>
    12e8:	4283      	cmp	r3, r0
    12ea:	d301      	bcc.n	12f0 <__udivmoddi4+0x1bc>
    12ec:	4572      	cmp	r2, lr
    12ee:	d808      	bhi.n	1302 <__udivmoddi4+0x1ce>
    12f0:	ebbe 0402 	subs.w	r4, lr, r2
    12f4:	eb60 0303 	sbc.w	r3, r0, r3
    12f8:	2001      	movs	r0, #1
    12fa:	469c      	mov	ip, r3
    12fc:	b91e      	cbnz	r6, 1306 <__udivmoddi4+0x1d2>
    12fe:	2100      	movs	r1, #0
    1300:	e768      	b.n	11d4 <__udivmoddi4+0xa0>
    1302:	4638      	mov	r0, r7
    1304:	e7fa      	b.n	12fc <__udivmoddi4+0x1c8>
    1306:	e9c6 4c00 	strd	r4, ip, [r6]
    130a:	e7f8      	b.n	12fe <__udivmoddi4+0x1ca>
    130c:	f1c7 0c20 	rsb	ip, r7, #32
    1310:	40bb      	lsls	r3, r7
    1312:	fa22 f40c 	lsr.w	r4, r2, ip
    1316:	431c      	orrs	r4, r3
    1318:	fa2e f10c 	lsr.w	r1, lr, ip
    131c:	fa20 f30c 	lsr.w	r3, r0, ip
    1320:	40b8      	lsls	r0, r7
    1322:	4301      	orrs	r1, r0
    1324:	ea4f 4914 	mov.w	r9, r4, lsr #16
    1328:	fa0e f507 	lsl.w	r5, lr, r7
    132c:	fbb3 f8f9 	udiv	r8, r3, r9
    1330:	fa1f fe84 	uxth.w	lr, r4
    1334:	fb09 3018 	mls	r0, r9, r8, r3
    1338:	0c0b      	lsrs	r3, r1, #16
    133a:	fb08 fa0e 	mul.w	sl, r8, lr
    133e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    1342:	459a      	cmp	sl, r3
    1344:	fa02 f207 	lsl.w	r2, r2, r7
    1348:	d940      	bls.n	13cc <__udivmoddi4+0x298>
    134a:	18e3      	adds	r3, r4, r3
    134c:	f108 30ff 	add.w	r0, r8, #4294967295
    1350:	d204      	bcs.n	135c <__udivmoddi4+0x228>
    1352:	459a      	cmp	sl, r3
    1354:	d902      	bls.n	135c <__udivmoddi4+0x228>
    1356:	f1a8 0002 	sub.w	r0, r8, #2
    135a:	4423      	add	r3, r4
    135c:	eba3 030a 	sub.w	r3, r3, sl
    1360:	b289      	uxth	r1, r1
    1362:	fbb3 f8f9 	udiv	r8, r3, r9
    1366:	fb09 3318 	mls	r3, r9, r8, r3
    136a:	fb08 fe0e 	mul.w	lr, r8, lr
    136e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    1372:	458e      	cmp	lr, r1
    1374:	d92c      	bls.n	13d0 <__udivmoddi4+0x29c>
    1376:	1861      	adds	r1, r4, r1
    1378:	f108 33ff 	add.w	r3, r8, #4294967295
    137c:	d204      	bcs.n	1388 <__udivmoddi4+0x254>
    137e:	458e      	cmp	lr, r1
    1380:	d902      	bls.n	1388 <__udivmoddi4+0x254>
    1382:	f1a8 0302 	sub.w	r3, r8, #2
    1386:	4421      	add	r1, r4
    1388:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    138c:	fba0 9802 	umull	r9, r8, r0, r2
    1390:	eba1 010e 	sub.w	r1, r1, lr
    1394:	4541      	cmp	r1, r8
    1396:	46ce      	mov	lr, r9
    1398:	4643      	mov	r3, r8
    139a:	d302      	bcc.n	13a2 <__udivmoddi4+0x26e>
    139c:	d106      	bne.n	13ac <__udivmoddi4+0x278>
    139e:	454d      	cmp	r5, r9
    13a0:	d204      	bcs.n	13ac <__udivmoddi4+0x278>
    13a2:	ebb9 0e02 	subs.w	lr, r9, r2
    13a6:	eb68 0304 	sbc.w	r3, r8, r4
    13aa:	3801      	subs	r0, #1
    13ac:	2e00      	cmp	r6, #0
    13ae:	d0a6      	beq.n	12fe <__udivmoddi4+0x1ca>
    13b0:	ebb5 020e 	subs.w	r2, r5, lr
    13b4:	eb61 0103 	sbc.w	r1, r1, r3
    13b8:	fa01 fc0c 	lsl.w	ip, r1, ip
    13bc:	fa22 f307 	lsr.w	r3, r2, r7
    13c0:	ea4c 0303 	orr.w	r3, ip, r3
    13c4:	40f9      	lsrs	r1, r7
    13c6:	e9c6 3100 	strd	r3, r1, [r6]
    13ca:	e798      	b.n	12fe <__udivmoddi4+0x1ca>
    13cc:	4640      	mov	r0, r8
    13ce:	e7c5      	b.n	135c <__udivmoddi4+0x228>
    13d0:	4643      	mov	r3, r8
    13d2:	e7d9      	b.n	1388 <__udivmoddi4+0x254>

000013d4 <threadB>:
	}

}

void threadB(void *dummy1, void *dummy2, void *dummy3)
{
    13d4:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(dummy1);
	ARG_UNUSED(dummy2);
	ARG_UNUSED(dummy3);

	printk("thread_B: thread started \n");
    13d6:	4809      	ldr	r0, [pc, #36]	; (13fc <threadB+0x28>)
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    13d8:	4d09      	ldr	r5, [pc, #36]	; (1400 <threadB+0x2c>)
	{	

		if (k_sem_take(&my_sem, K_MSEC(50)) != 0) {
        printk("Input data not available!\n");
    } else {
	printk("took a sem \n");
    13da:	4c0a      	ldr	r4, [pc, #40]	; (1404 <threadB+0x30>)
        printk("Input data not available!\n");
    13dc:	4e0a      	ldr	r6, [pc, #40]	; (1408 <threadB+0x34>)
	printk("thread_B: thread started \n");
    13de:	f007 fb44 	bl	8a6a <printk>
    13e2:	f240 6267 	movw	r2, #1639	; 0x667
    13e6:	2300      	movs	r3, #0
    13e8:	4628      	mov	r0, r5
    13ea:	f006 fca1 	bl	7d30 <z_impl_k_sem_take>
		if (k_sem_take(&my_sem, K_MSEC(50)) != 0) {
    13ee:	b118      	cbz	r0, 13f8 <threadB+0x24>
        printk("Input data not available!\n");
    13f0:	4630      	mov	r0, r6
	printk("took a sem \n");
    13f2:	f007 fb3a 	bl	8a6a <printk>
		if (k_sem_take(&my_sem, K_MSEC(50)) != 0) {
    13f6:	e7f4      	b.n	13e2 <threadB+0xe>
	printk("took a sem \n");
    13f8:	4620      	mov	r0, r4
    13fa:	e7fa      	b.n	13f2 <threadB+0x1e>
    13fc:	0000a984 	.word	0x0000a984
    1400:	20000208 	.word	0x20000208
    1404:	0000a9ba 	.word	0x0000a9ba
    1408:	0000a99f 	.word	0x0000a99f

0000140c <as5600_refresh>:
{
    140c:	b513      	push	{r0, r1, r4, lr}
    140e:	4604      	mov	r4, r0
						  enum sensor_channel type)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->sample_fetch(dev, type);
    1410:	6883      	ldr	r3, [r0, #8]
    1412:	2122      	movs	r1, #34	; 0x22
    1414:	68db      	ldr	r3, [r3, #12]
    1416:	4798      	blx	r3
	if (ret != 0){
    1418:	4601      	mov	r1, r0
    141a:	b110      	cbz	r0, 1422 <as5600_refresh+0x16>
			printk("ono dis not good, ur err code is :,%d\n", ret);
    141c:	4805      	ldr	r0, [pc, #20]	; (1434 <as5600_refresh+0x28>)
    141e:	f007 fb24 	bl	8a6a <printk>
					    struct sensor_value *val)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->channel_get(dev, chan, val);
    1422:	68a3      	ldr	r3, [r4, #8]
    1424:	466a      	mov	r2, sp
    1426:	691b      	ldr	r3, [r3, #16]
    1428:	2122      	movs	r1, #34	; 0x22
    142a:	4620      	mov	r0, r4
    142c:	4798      	blx	r3
}
    142e:	9800      	ldr	r0, [sp, #0]
    1430:	b002      	add	sp, #8
    1432:	bd10      	pop	{r4, pc}
    1434:	0000a9c7 	.word	0x0000a9c7

00001438 <threadA>:
{	
    1438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    143c:	4c15      	ldr	r4, [pc, #84]	; (1494 <threadA+0x5c>)
    143e:	4620      	mov	r0, r4
    1440:	f008 fca2 	bl	9d88 <z_device_is_ready>
	if (as == NULL || !device_is_ready(as)) {
    1444:	b920      	cbnz	r0, 1450 <threadA+0x18>
}
    1446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		printk("ono bad stuff sad no device tree\n");
    144a:	4813      	ldr	r0, [pc, #76]	; (1498 <threadA+0x60>)
    144c:	f007 bb0d 	b.w	8a6a <printk>
	printk("device is %p, name is %s\n", as, as->name);
    1450:	6822      	ldr	r2, [r4, #0]
    1452:	4812      	ldr	r0, [pc, #72]	; (149c <threadA+0x64>)
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    1454:	4f12      	ldr	r7, [pc, #72]	; (14a0 <threadA+0x68>)
		printk("gave a sem \n");
    1456:	f8df 804c 	ldr.w	r8, [pc, #76]	; 14a4 <threadA+0x6c>
	printk("device is %p, name is %s\n", as, as->name);
    145a:	4621      	mov	r1, r4
    145c:	f007 fb05 	bl	8a6a <printk>
	int lastDegree = as5600_refresh(as);
    1460:	4620      	mov	r0, r4
    1462:	f7ff ffd3 	bl	140c <as5600_refresh>
    1466:	4605      	mov	r5, r0
	printk("thread_a: thread started \n");
    1468:	480f      	ldr	r0, [pc, #60]	; (14a8 <threadA+0x70>)
    146a:	f007 fafe 	bl	8a6a <printk>
		int degrees = as5600_refresh(as);
    146e:	4620      	mov	r0, r4
    1470:	f7ff ffcc 	bl	140c <as5600_refresh>
        int deltaDegrees = degrees-lastDegree;
    1474:	1b43      	subs	r3, r0, r5
        if (deltaDegrees > 6 ) {
    1476:	2b06      	cmp	r3, #6
		int degrees = as5600_refresh(as);
    1478:	4606      	mov	r6, r0
        if (deltaDegrees > 6 ) {
    147a:	dd07      	ble.n	148c <threadA+0x54>
    147c:	4638      	mov	r0, r7
    147e:	f006 fc33 	bl	7ce8 <z_impl_k_sem_give>
		printk("gave a sem \n");
    1482:	4640      	mov	r0, r8
    1484:	f007 faf1 	bl	8a6a <printk>
            lastDegree=degrees;
    1488:	4635      	mov	r5, r6
    148a:	e7f0      	b.n	146e <threadA+0x36>
        }else if(deltaDegrees < -6 ){
    148c:	3306      	adds	r3, #6
    148e:	daee      	bge.n	146e <threadA+0x36>
    1490:	e7f4      	b.n	147c <threadA+0x44>
    1492:	bf00      	nop
    1494:	0000a4ec 	.word	0x0000a4ec
    1498:	0000a9ee 	.word	0x0000a9ee
    149c:	0000aa10 	.word	0x0000aa10
    14a0:	20000208 	.word	0x20000208
    14a4:	0000aa45 	.word	0x0000aa45
    14a8:	0000aa2a 	.word	0x0000aa2a

000014ac <main>:
}

#endif /* IS_ENABLED(CONFIG_USB_DEVICE_STACK_NEXT) */

int main(void)
{
    14ac:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct device *const dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	uint32_t dtr = 0;
    14ae:	2400      	movs	r4, #0
{
    14b0:	b08b      	sub	sp, #44	; 0x2c
#if defined(CONFIG_USB_DEVICE_STACK_NEXT)
	if (enable_usb_device_next()) {
		return 0;
	}
#else
	if (usb_enable(NULL)) {
    14b2:	4620      	mov	r0, r4
	uint32_t dtr = 0;
    14b4:	9409      	str	r4, [sp, #36]	; 0x24
	if (usb_enable(NULL)) {
    14b6:	f001 fa6b 	bl	2990 <usb_enable>
    14ba:	2800      	cmp	r0, #0
    14bc:	d14c      	bne.n	1558 <main+0xac>

static inline int z_impl_uart_line_ctrl_get(const struct device *dev,
					    uint32_t ctrl, uint32_t *val)
{
#ifdef CONFIG_UART_LINE_CTRL
	const struct uart_driver_api *api =
    14be:	4c28      	ldr	r4, [pc, #160]	; (1560 <main+0xb4>)
		return 0;
	}
#endif

	/* Poll if the DTR flag was set */
	while (!dtr) {
    14c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    14c2:	2b00      	cmp	r3, #0
    14c4:	d03b      	beq.n	153e <main+0x92>
		uart_line_ctrl_get(dev, UART_LINE_CTRL_DTR, &dtr);
		/* Give CPU resources to low priority threads. */
		k_sleep(K_MSEC(100));
	}
	
	k_thread_create(&threadA_data, threadA_stack_area,
    14c6:	f04f 36ff 	mov.w	r6, #4294967295
    14ca:	f04f 37ff 	mov.w	r7, #4294967295
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    14ce:	2400      	movs	r4, #0
    14d0:	2507      	movs	r5, #7
    14d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
    14d6:	e9cd 5403 	strd	r5, r4, [sp, #12]
    14da:	e9cd 4401 	strd	r4, r4, [sp, #4]
    14de:	4b21      	ldr	r3, [pc, #132]	; (1564 <main+0xb8>)
    14e0:	4921      	ldr	r1, [pc, #132]	; (1568 <main+0xbc>)
    14e2:	9400      	str	r4, [sp, #0]
    14e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    14e8:	4820      	ldr	r0, [pc, #128]	; (156c <main+0xc0>)
    14ea:	f006 fa6f 	bl	79cc <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    14ee:	4920      	ldr	r1, [pc, #128]	; (1570 <main+0xc4>)
    14f0:	481e      	ldr	r0, [pc, #120]	; (156c <main+0xc0>)
    14f2:	f008 fcc4 	bl	9e7e <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    14f6:	481d      	ldr	r0, [pc, #116]	; (156c <main+0xc0>)
    14f8:	f008 fcc4 	bl	9e84 <z_impl_k_thread_start>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    14fc:	4b1d      	ldr	r3, [pc, #116]	; (1574 <main+0xc8>)
    14fe:	491e      	ldr	r1, [pc, #120]	; (1578 <main+0xcc>)
    1500:	9400      	str	r4, [sp, #0]
    1502:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1506:	e9cd 5403 	strd	r5, r4, [sp, #12]
    150a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    150e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1512:	481a      	ldr	r0, [pc, #104]	; (157c <main+0xd0>)
    1514:	f006 fa5a 	bl	79cc <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    1518:	4919      	ldr	r1, [pc, #100]	; (1580 <main+0xd4>)
    151a:	4818      	ldr	r0, [pc, #96]	; (157c <main+0xd0>)
    151c:	f008 fcaf 	bl	9e7e <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    1520:	4816      	ldr	r0, [pc, #88]	; (157c <main+0xd0>)

	k_thread_start(&threadB_data);


	while (1) {
		printk("Hello World! %s\n", CONFIG_ARCH);
    1522:	4d18      	ldr	r5, [pc, #96]	; (1584 <main+0xd8>)
    1524:	4c18      	ldr	r4, [pc, #96]	; (1588 <main+0xdc>)
    1526:	f008 fcad 	bl	9e84 <z_impl_k_thread_start>
    152a:	4629      	mov	r1, r5
    152c:	4620      	mov	r0, r4
    152e:	f007 fa9c 	bl	8a6a <printk>
	return z_impl_k_sleep(timeout);
    1532:	2100      	movs	r1, #0
    1534:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    1538:	f007 f83c 	bl	85b4 <z_impl_k_sleep>
	while (1) {
    153c:	e7f5      	b.n	152a <main+0x7e>
		(const struct uart_driver_api *)dev->api;

	if (api->line_ctrl_get == NULL) {
    153e:	68a3      	ldr	r3, [r4, #8]
    1540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    1542:	b11b      	cbz	r3, 154c <main+0xa0>
		return -ENOSYS;
	}
	return api->line_ctrl_get(dev, ctrl, val);
    1544:	aa09      	add	r2, sp, #36	; 0x24
    1546:	2104      	movs	r1, #4
    1548:	4620      	mov	r0, r4
    154a:	4798      	blx	r3
    154c:	2100      	movs	r1, #0
    154e:	f640 40cd 	movw	r0, #3277	; 0xccd
    1552:	f007 f82f 	bl	85b4 <z_impl_k_sleep>
    1556:	e7b3      	b.n	14c0 <main+0x14>
		k_sleep(K_SECONDS(1));
	}
    1558:	4620      	mov	r0, r4
    155a:	b00b      	add	sp, #44	; 0x2c
    155c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    155e:	bf00      	nop
    1560:	0000a4c4 	.word	0x0000a4c4
    1564:	00001439 	.word	0x00001439
    1568:	20001a00 	.word	0x20001a00
    156c:	200003b0 	.word	0x200003b0
    1570:	0000aa52 	.word	0x0000aa52
    1574:	000013d5 	.word	0x000013d5
    1578:	200015c0 	.word	0x200015c0
    157c:	20000330 	.word	0x20000330
    1580:	0000aa5b 	.word	0x0000aa5b
    1584:	0000aa64 	.word	0x0000aa64
    1588:	0000aa68 	.word	0x0000aa68

0000158c <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
    158c:	4b01      	ldr	r3, [pc, #4]	; (1594 <char_out+0x8>)
    158e:	681b      	ldr	r3, [r3, #0]
    1590:	4718      	bx	r3
    1592:	bf00      	nop
    1594:	200000b8 	.word	0x200000b8

00001598 <__printk_hook_install>:
	_char_out = fn;
    1598:	4b01      	ldr	r3, [pc, #4]	; (15a0 <__printk_hook_install+0x8>)
    159a:	6018      	str	r0, [r3, #0]
}
    159c:	4770      	bx	lr
    159e:	bf00      	nop
    15a0:	200000b8 	.word	0x200000b8

000015a4 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
    15a4:	b507      	push	{r0, r1, r2, lr}
    15a6:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    15a8:	2100      	movs	r1, #0
    15aa:	4602      	mov	r2, r0
    15ac:	9100      	str	r1, [sp, #0]
    15ae:	4803      	ldr	r0, [pc, #12]	; (15bc <vprintk+0x18>)
    15b0:	f000 f914 	bl	17dc <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    15b4:	b003      	add	sp, #12
    15b6:	f85d fb04 	ldr.w	pc, [sp], #4
    15ba:	bf00      	nop
    15bc:	0000158d 	.word	0x0000158d

000015c0 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    15c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    15c4:	8b05      	ldrh	r5, [r0, #24]
{
    15c6:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    15c8:	0728      	lsls	r0, r5, #28
{
    15ca:	4690      	mov	r8, r2
	if (processing) {
    15cc:	d411      	bmi.n	15f2 <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    15ce:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    15d0:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    15d4:	f040 80cd 	bne.w	1772 <process_event+0x1b2>
			evt = process_recheck(mgr);
    15d8:	4620      	mov	r0, r4
    15da:	f007 fc3d 	bl	8e58 <process_recheck>
		}

		if (evt == EVT_NOP) {
    15de:	b178      	cbz	r0, 1600 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    15e0:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15e2:	8b21      	ldrh	r1, [r4, #24]
    15e4:	2804      	cmp	r0, #4
    15e6:	d811      	bhi.n	160c <process_event+0x4c>
    15e8:	e8df f000 	tbb	[pc, r0]
    15ec:	856d10c3 	.word	0x856d10c3
    15f0:	95          	.byte	0x95
    15f1:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
    15f2:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    15f4:	bf0c      	ite	eq
    15f6:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    15fa:	f045 0520 	orrne.w	r5, r5, #32
    15fe:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1600:	f388 8811 	msr	BASEPRI, r8
    1604:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    160c:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1610:	45aa      	cmp	sl, r5
    1612:	f000 80a6 	beq.w	1762 <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
    1616:	2700      	movs	r7, #0
    1618:	46b9      	mov	r9, r7
    161a:	463e      	mov	r6, r7
    161c:	68a3      	ldr	r3, [r4, #8]
    161e:	2b00      	cmp	r3, #0
    1620:	f000 80bd 	beq.w	179e <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1624:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1628:	8321      	strh	r1, [r4, #24]
    162a:	f388 8811 	msr	BASEPRI, r8
    162e:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1632:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1634:	2900      	cmp	r1, #0
    1636:	f000 80bb 	beq.w	17b0 <process_event+0x1f0>
	return node->next;
    163a:	680d      	ldr	r5, [r1, #0]
    163c:	2900      	cmp	r1, #0
    163e:	f000 80b7 	beq.w	17b0 <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
    1642:	f8d1 8004 	ldr.w	r8, [r1, #4]
    1646:	4633      	mov	r3, r6
    1648:	4652      	mov	r2, sl
    164a:	4620      	mov	r0, r4
    164c:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    164e:	2d00      	cmp	r5, #0
    1650:	d076      	beq.n	1740 <process_event+0x180>
    1652:	682b      	ldr	r3, [r5, #0]
    1654:	4629      	mov	r1, r5
    1656:	461d      	mov	r5, r3
    1658:	e7f0      	b.n	163c <process_event+0x7c>
    165a:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    165e:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1660:	2a01      	cmp	r2, #1
    1662:	d81b      	bhi.n	169c <process_event+0xdc>
	list->head = NULL;
    1664:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1666:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    166a:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    166c:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    166e:	b289      	uxth	r1, r1
	list->tail = NULL;
    1670:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1674:	d109      	bne.n	168a <process_event+0xca>
    1676:	463b      	mov	r3, r7
    1678:	e003      	b.n	1682 <process_event+0xc2>
				mgr->refs += 1U;
    167a:	8b62      	ldrh	r2, [r4, #26]
    167c:	3201      	adds	r2, #1
    167e:	8362      	strh	r2, [r4, #26]
	return node->next;
    1680:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1682:	2b00      	cmp	r3, #0
    1684:	d1f9      	bne.n	167a <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1686:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    168a:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    168c:	4620      	mov	r0, r4
    168e:	f007 fbe3 	bl	8e58 <process_recheck>
    1692:	2800      	cmp	r0, #0
    1694:	d07b      	beq.n	178e <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1696:	f041 0120 	orr.w	r1, r1, #32
    169a:	e077      	b.n	178c <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
    169c:	2b04      	cmp	r3, #4
    169e:	d10a      	bne.n	16b6 <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    16a0:	f021 0107 	bic.w	r1, r1, #7
    16a4:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    16a6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    16a8:	4620      	mov	r0, r4
    16aa:	f007 fbd5 	bl	8e58 <process_recheck>
    16ae:	b110      	cbz	r0, 16b6 <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    16b0:	f041 0120 	orr.w	r1, r1, #32
    16b4:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    16b6:	8b21      	ldrh	r1, [r4, #24]
    16b8:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    16bc:	45aa      	cmp	sl, r5
    16be:	d050      	beq.n	1762 <process_event+0x1a2>
    16c0:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
    16c2:	46b9      	mov	r9, r7
    16c4:	e7aa      	b.n	161c <process_event+0x5c>
			transit = mgr->transitions->start;
    16c6:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    16c8:	f021 0107 	bic.w	r1, r1, #7
    16cc:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
    16d0:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
    16d2:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
    16d6:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    16d8:	d12d      	bne.n	1736 <process_event+0x176>
		    || (transit != NULL)) {
    16da:	f1b9 0f00 	cmp.w	r9, #0
    16de:	d040      	beq.n	1762 <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    16e0:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    16e4:	8321      	strh	r1, [r4, #24]
    16e6:	f388 8811 	msr	BASEPRI, r8
    16ea:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
    16ee:	493a      	ldr	r1, [pc, #232]	; (17d8 <process_event+0x218>)
    16f0:	4620      	mov	r0, r4
    16f2:	47c8      	blx	r9
    16f4:	e029      	b.n	174a <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    16f6:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
    16fa:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    16fc:	f041 0104 	orr.w	r1, r1, #4
    1700:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    1702:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
    1704:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1708:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    170a:	d0e6      	beq.n	16da <process_event+0x11a>
    170c:	2700      	movs	r7, #0
		res = 0;
    170e:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1710:	f04f 0a04 	mov.w	sl, #4
    1714:	e782      	b.n	161c <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1716:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
    171a:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    171c:	f041 0105 	orr.w	r1, r1, #5
    1720:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    1722:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
    1724:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1728:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    172a:	d0d6      	beq.n	16da <process_event+0x11a>
    172c:	2700      	movs	r7, #0
		res = 0;
    172e:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1730:	f04f 0a05 	mov.w	sl, #5
    1734:	e772      	b.n	161c <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
    1736:	2700      	movs	r7, #0
		res = 0;
    1738:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    173a:	f04f 0a06 	mov.w	sl, #6
    173e:	e76d      	b.n	161c <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1740:	462b      	mov	r3, r5
    1742:	e787      	b.n	1654 <process_event+0x94>
			if (transit != NULL) {
    1744:	f1b9 0f00 	cmp.w	r9, #0
    1748:	d1d1      	bne.n	16ee <process_event+0x12e>
	__asm__ volatile(
    174a:	f04f 0320 	mov.w	r3, #32
    174e:	f3ef 8811 	mrs	r8, BASEPRI
    1752:	f383 8812 	msr	BASEPRI_MAX, r3
    1756:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    175a:	8b23      	ldrh	r3, [r4, #24]
    175c:	f023 0308 	bic.w	r3, r3, #8
    1760:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    1762:	8b25      	ldrh	r5, [r4, #24]
    1764:	06ea      	lsls	r2, r5, #27
    1766:	d52e      	bpl.n	17c6 <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1768:	f025 0310 	bic.w	r3, r5, #16
    176c:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    176e:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
    1772:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1774:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    1776:	2e00      	cmp	r6, #0
    1778:	f6bf af6f 	bge.w	165a <process_event+0x9a>
	list->head = NULL;
    177c:	2300      	movs	r3, #0
		*clients = mgr->clients;
    177e:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    1780:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1784:	f021 0107 	bic.w	r1, r1, #7
    1788:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
    178c:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    178e:	8b21      	ldrh	r1, [r4, #24]
    1790:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1794:	45aa      	cmp	sl, r5
    1796:	f04f 0900 	mov.w	r9, #0
    179a:	f47f af3f 	bne.w	161c <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
    179e:	2f00      	cmp	r7, #0
    17a0:	d09b      	beq.n	16da <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    17a2:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    17a6:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
    17a8:	f388 8811 	msr	BASEPRI, r8
    17ac:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
    17b0:	2f00      	cmp	r7, #0
    17b2:	d0c7      	beq.n	1744 <process_event+0x184>
	return node->next;
    17b4:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
    17b6:	4639      	mov	r1, r7
    17b8:	4633      	mov	r3, r6
    17ba:	4652      	mov	r2, sl
    17bc:	4620      	mov	r0, r4
    17be:	f007 fb77 	bl	8eb0 <notify_one>
	list->head = node;
    17c2:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
    17c4:	e7f4      	b.n	17b0 <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    17c6:	06ab      	lsls	r3, r5, #26
    17c8:	f57f af1a 	bpl.w	1600 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    17cc:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    17d0:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    17d2:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    17d6:	e6ff      	b.n	15d8 <process_event+0x18>
    17d8:	00008edd 	.word	0x00008edd

000017dc <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    17dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    17e0:	4681      	mov	r9, r0
    17e2:	b095      	sub	sp, #84	; 0x54
    17e4:	468b      	mov	fp, r1
    17e6:	4617      	mov	r7, r2
    17e8:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    17ea:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    17ec:	7838      	ldrb	r0, [r7, #0]
    17ee:	b908      	cbnz	r0, 17f4 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    17f0:	4628      	mov	r0, r5
    17f2:	e358      	b.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
			OUTC(*fp++);
    17f4:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    17f6:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    17f8:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
    17fa:	d006      	beq.n	180a <z_cbvprintf_impl+0x2e>
			OUTC('%');
    17fc:	4659      	mov	r1, fp
    17fe:	47c8      	blx	r9
    1800:	2800      	cmp	r0, #0
    1802:	f2c0 8350 	blt.w	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1806:	3501      	adds	r5, #1
		if (bps == NULL) {
    1808:	e1fb      	b.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		} state = {
    180a:	2218      	movs	r2, #24
    180c:	2100      	movs	r1, #0
    180e:	a80e      	add	r0, sp, #56	; 0x38
    1810:	f007 fed8 	bl	95c4 <memset>
	if (*sp == '%') {
    1814:	787b      	ldrb	r3, [r7, #1]
    1816:	2b25      	cmp	r3, #37	; 0x25
    1818:	d07d      	beq.n	1916 <CONFIG_USB_DEVICE_VID+0x1>
    181a:	2300      	movs	r3, #0
    181c:	1c78      	adds	r0, r7, #1
    181e:	4698      	mov	r8, r3
    1820:	469e      	mov	lr, r3
    1822:	469c      	mov	ip, r3
    1824:	461e      	mov	r6, r3
    1826:	4601      	mov	r1, r0
		switch (*sp) {
    1828:	f810 2b01 	ldrb.w	r2, [r0], #1
    182c:	2a2b      	cmp	r2, #43	; 0x2b
    182e:	f000 80a1 	beq.w	1974 <CONFIG_USB_DEVICE_VID+0x5f>
    1832:	f200 8098 	bhi.w	1966 <CONFIG_USB_DEVICE_VID+0x51>
    1836:	2a20      	cmp	r2, #32
    1838:	f000 809f 	beq.w	197a <CONFIG_USB_DEVICE_VID+0x65>
    183c:	2a23      	cmp	r2, #35	; 0x23
    183e:	f000 809f 	beq.w	1980 <CONFIG_USB_DEVICE_VID+0x6b>
    1842:	b12b      	cbz	r3, 1850 <z_cbvprintf_impl+0x74>
    1844:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    184c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1850:	f1b8 0f00 	cmp.w	r8, #0
    1854:	d005      	beq.n	1862 <z_cbvprintf_impl+0x86>
    1856:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    185a:	f043 0320 	orr.w	r3, r3, #32
    185e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1862:	f1be 0f00 	cmp.w	lr, #0
    1866:	d005      	beq.n	1874 <z_cbvprintf_impl+0x98>
    1868:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    186c:	f043 0310 	orr.w	r3, r3, #16
    1870:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1874:	f1bc 0f00 	cmp.w	ip, #0
    1878:	d005      	beq.n	1886 <z_cbvprintf_impl+0xaa>
    187a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    187e:	f043 0308 	orr.w	r3, r3, #8
    1882:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1886:	b12e      	cbz	r6, 1894 <z_cbvprintf_impl+0xb8>
    1888:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    188c:	f043 0304 	orr.w	r3, r3, #4
    1890:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
    1894:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1898:	f003 0044 	and.w	r0, r3, #68	; 0x44
    189c:	2844      	cmp	r0, #68	; 0x44
    189e:	d103      	bne.n	18a8 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
    18a0:	f36f 1386 	bfc	r3, #6, #1
    18a4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
    18a8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    18ac:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    18ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    18b2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    18b6:	d17f      	bne.n	19b8 <CONFIG_USB_DEVICE_VID+0xa3>
		conv->width_star = true;
    18b8:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    18bc:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
    18c0:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    18c2:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
    18c6:	781a      	ldrb	r2, [r3, #0]
    18c8:	2a2e      	cmp	r2, #46	; 0x2e
    18ca:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    18ce:	bf0c      	ite	eq
    18d0:	2101      	moveq	r1, #1
    18d2:	2100      	movne	r1, #0
    18d4:	f361 0241 	bfi	r2, r1, #1, #1
    18d8:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
    18dc:	d178      	bne.n	19d0 <CONFIG_USB_DEVICE_VID+0xbb>
	if (*sp == '*') {
    18de:	785a      	ldrb	r2, [r3, #1]
    18e0:	2a2a      	cmp	r2, #42	; 0x2a
    18e2:	d06e      	beq.n	19c2 <CONFIG_USB_DEVICE_VID+0xad>
	++sp;
    18e4:	3301      	adds	r3, #1
	size_t val = 0;
    18e6:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    18e8:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    18ec:	4619      	mov	r1, r3
    18ee:	f811 0b01 	ldrb.w	r0, [r1], #1
    18f2:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    18f6:	2e09      	cmp	r6, #9
    18f8:	f240 8095 	bls.w	1a26 <CONFIG_USB_DEVICE_VID+0x111>
	conv->unsupported |= ((conv->prec_value < 0)
    18fc:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
    1900:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
    1902:	f3c1 0040 	ubfx	r0, r1, #1, #1
    1906:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
    190a:	460a      	mov	r2, r1
    190c:	f360 0241 	bfi	r2, r0, #1, #1
    1910:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1914:	e05c      	b.n	19d0 <CONFIG_USB_DEVICE_VID+0xbb>
		conv->specifier = *sp++;
    1916:	1cba      	adds	r2, r7, #2
    1918:	9203      	str	r2, [sp, #12]
    191a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
    191e:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    1922:	07da      	lsls	r2, r3, #31
    1924:	f140 812e 	bpl.w	1b84 <CONFIG_USB_DEVICE_VID+0x26f>
			width = va_arg(ap, int);
    1928:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
    192c:	f1b8 0f00 	cmp.w	r8, #0
    1930:	da07      	bge.n	1942 <CONFIG_USB_DEVICE_VID+0x2d>
				conv->flag_dash = true;
    1932:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1936:	f042 0204 	orr.w	r2, r2, #4
    193a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
    193e:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
    1942:	075e      	lsls	r6, r3, #29
    1944:	f140 8127 	bpl.w	1b96 <CONFIG_USB_DEVICE_VID+0x281>
			int arg = va_arg(ap, int);
    1948:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
    194c:	f1ba 0f00 	cmp.w	sl, #0
    1950:	f280 8126 	bge.w	1ba0 <CONFIG_USB_DEVICE_VID+0x28b>
				conv->prec_present = false;
    1954:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    1958:	f36f 0341 	bfc	r3, #1, #1
    195c:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
    1960:	f04f 3aff 	mov.w	sl, #4294967295
    1964:	e11c      	b.n	1ba0 <CONFIG_USB_DEVICE_VID+0x28b>
		switch (*sp) {
    1966:	2a2d      	cmp	r2, #45	; 0x2d
    1968:	d00d      	beq.n	1986 <CONFIG_USB_DEVICE_VID+0x71>
    196a:	2a30      	cmp	r2, #48	; 0x30
    196c:	f47f af69 	bne.w	1842 <z_cbvprintf_impl+0x66>
    1970:	2301      	movs	r3, #1
	} while (loop);
    1972:	e758      	b.n	1826 <z_cbvprintf_impl+0x4a>
		switch (*sp) {
    1974:	f04f 0c01 	mov.w	ip, #1
    1978:	e755      	b.n	1826 <z_cbvprintf_impl+0x4a>
    197a:	f04f 0e01 	mov.w	lr, #1
    197e:	e752      	b.n	1826 <z_cbvprintf_impl+0x4a>
    1980:	f04f 0801 	mov.w	r8, #1
    1984:	e74f      	b.n	1826 <z_cbvprintf_impl+0x4a>
    1986:	2601      	movs	r6, #1
    1988:	e74d      	b.n	1826 <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
    198a:	fb0e 6202 	mla	r2, lr, r2, r6
    198e:	3a30      	subs	r2, #48	; 0x30
    1990:	4603      	mov	r3, r0
    1992:	4618      	mov	r0, r3
    1994:	f810 6b01 	ldrb.w	r6, [r0], #1
    1998:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    199c:	f1bc 0f09 	cmp.w	ip, #9
    19a0:	d9f3      	bls.n	198a <CONFIG_USB_DEVICE_VID+0x75>
	if (sp != wp) {
    19a2:	4299      	cmp	r1, r3
    19a4:	d08f      	beq.n	18c6 <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    19a6:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
    19aa:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
    19ac:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    19ae:	f362 0141 	bfi	r1, r2, #1, #1
    19b2:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
    19b6:	e786      	b.n	18c6 <z_cbvprintf_impl+0xea>
    19b8:	460b      	mov	r3, r1
	size_t val = 0;
    19ba:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    19bc:	f04f 0e0a 	mov.w	lr, #10
    19c0:	e7e7      	b.n	1992 <CONFIG_USB_DEVICE_VID+0x7d>
		conv->prec_star = true;
    19c2:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    19c6:	f042 0204 	orr.w	r2, r2, #4
    19ca:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
    19ce:	3302      	adds	r3, #2
	switch (*sp) {
    19d0:	781a      	ldrb	r2, [r3, #0]
    19d2:	2a6c      	cmp	r2, #108	; 0x6c
    19d4:	d047      	beq.n	1a66 <CONFIG_USB_DEVICE_VID+0x151>
    19d6:	d82b      	bhi.n	1a30 <CONFIG_USB_DEVICE_VID+0x11b>
    19d8:	2a68      	cmp	r2, #104	; 0x68
    19da:	d031      	beq.n	1a40 <CONFIG_USB_DEVICE_VID+0x12b>
    19dc:	2a6a      	cmp	r2, #106	; 0x6a
    19de:	d04b      	beq.n	1a78 <CONFIG_USB_DEVICE_VID+0x163>
    19e0:	2a4c      	cmp	r2, #76	; 0x4c
    19e2:	d051      	beq.n	1a88 <CONFIG_USB_DEVICE_VID+0x173>
	conv->specifier = *sp++;
    19e4:	461a      	mov	r2, r3
    19e6:	f812 3b01 	ldrb.w	r3, [r2], #1
    19ea:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
    19ec:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
    19ee:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
    19f2:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
    19f6:	f200 80be 	bhi.w	1b76 <CONFIG_USB_DEVICE_VID+0x261>
    19fa:	2b6d      	cmp	r3, #109	; 0x6d
    19fc:	d851      	bhi.n	1aa2 <CONFIG_USB_DEVICE_VID+0x18d>
    19fe:	2b69      	cmp	r3, #105	; 0x69
    1a00:	f200 80b9 	bhi.w	1b76 <CONFIG_USB_DEVICE_VID+0x261>
    1a04:	2b57      	cmp	r3, #87	; 0x57
    1a06:	d867      	bhi.n	1ad8 <CONFIG_USB_DEVICE_VID+0x1c3>
    1a08:	2b41      	cmp	r3, #65	; 0x41
    1a0a:	d003      	beq.n	1a14 <CONFIG_USB_DEVICE_VID+0xff>
    1a0c:	3b45      	subs	r3, #69	; 0x45
    1a0e:	2b02      	cmp	r3, #2
    1a10:	f200 80b1 	bhi.w	1b76 <CONFIG_USB_DEVICE_VID+0x261>
		conv->specifier_cat = SPECIFIER_FP;
    1a14:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1a18:	2204      	movs	r2, #4
    1a1a:	f362 0302 	bfi	r3, r2, #0, #3
    1a1e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
    1a22:	2301      	movs	r3, #1
			break;
    1a24:	e073      	b.n	1b0e <CONFIG_USB_DEVICE_VID+0x1f9>
		val = 10U * val + *sp++ - '0';
    1a26:	fb0c 0202 	mla	r2, ip, r2, r0
    1a2a:	3a30      	subs	r2, #48	; 0x30
    1a2c:	460b      	mov	r3, r1
    1a2e:	e75d      	b.n	18ec <z_cbvprintf_impl+0x110>
	switch (*sp) {
    1a30:	2a74      	cmp	r2, #116	; 0x74
    1a32:	d025      	beq.n	1a80 <CONFIG_USB_DEVICE_VID+0x16b>
    1a34:	2a7a      	cmp	r2, #122	; 0x7a
    1a36:	d1d5      	bne.n	19e4 <CONFIG_USB_DEVICE_VID+0xcf>
		conv->length_mod = LENGTH_Z;
    1a38:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1a3c:	2106      	movs	r1, #6
    1a3e:	e00c      	b.n	1a5a <CONFIG_USB_DEVICE_VID+0x145>
		if (*++sp == 'h') {
    1a40:	785a      	ldrb	r2, [r3, #1]
    1a42:	2a68      	cmp	r2, #104	; 0x68
    1a44:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1a48:	d106      	bne.n	1a58 <CONFIG_USB_DEVICE_VID+0x143>
			conv->length_mod = LENGTH_HH;
    1a4a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1a4c:	f361 02c6 	bfi	r2, r1, #3, #4
    1a50:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
    1a54:	3302      	adds	r3, #2
    1a56:	e7c5      	b.n	19e4 <CONFIG_USB_DEVICE_VID+0xcf>
			conv->length_mod = LENGTH_H;
    1a58:	2102      	movs	r1, #2
    1a5a:	f361 02c6 	bfi	r2, r1, #3, #4
    1a5e:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
    1a62:	3301      	adds	r3, #1
    1a64:	e7be      	b.n	19e4 <CONFIG_USB_DEVICE_VID+0xcf>
		if (*++sp == 'l') {
    1a66:	785a      	ldrb	r2, [r3, #1]
    1a68:	2a6c      	cmp	r2, #108	; 0x6c
    1a6a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1a6e:	d101      	bne.n	1a74 <CONFIG_USB_DEVICE_VID+0x15f>
			conv->length_mod = LENGTH_LL;
    1a70:	2104      	movs	r1, #4
    1a72:	e7eb      	b.n	1a4c <CONFIG_USB_DEVICE_VID+0x137>
			conv->length_mod = LENGTH_L;
    1a74:	2103      	movs	r1, #3
    1a76:	e7f0      	b.n	1a5a <CONFIG_USB_DEVICE_VID+0x145>
		conv->length_mod = LENGTH_J;
    1a78:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1a7c:	2105      	movs	r1, #5
    1a7e:	e7ec      	b.n	1a5a <CONFIG_USB_DEVICE_VID+0x145>
		conv->length_mod = LENGTH_T;
    1a80:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1a84:	2107      	movs	r1, #7
    1a86:	e7e8      	b.n	1a5a <CONFIG_USB_DEVICE_VID+0x145>
		conv->unsupported = true;
    1a88:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    1a8c:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    1a90:	f022 0202 	bic.w	r2, r2, #2
    1a94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1a98:	f042 0202 	orr.w	r2, r2, #2
    1a9c:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
    1aa0:	e7df      	b.n	1a62 <CONFIG_USB_DEVICE_VID+0x14d>
	switch (conv->specifier) {
    1aa2:	3b6e      	subs	r3, #110	; 0x6e
    1aa4:	b2d9      	uxtb	r1, r3
    1aa6:	2301      	movs	r3, #1
    1aa8:	408b      	lsls	r3, r1
    1aaa:	f240 4182 	movw	r1, #1154	; 0x482
    1aae:	420b      	tst	r3, r1
    1ab0:	d137      	bne.n	1b22 <CONFIG_USB_DEVICE_VID+0x20d>
    1ab2:	f013 0f24 	tst.w	r3, #36	; 0x24
    1ab6:	d151      	bne.n	1b5c <CONFIG_USB_DEVICE_VID+0x247>
    1ab8:	07d8      	lsls	r0, r3, #31
    1aba:	d55c      	bpl.n	1b76 <CONFIG_USB_DEVICE_VID+0x261>
		conv->specifier_cat = SPECIFIER_PTR;
    1abc:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1ac0:	2103      	movs	r1, #3
    1ac2:	f361 0302 	bfi	r3, r1, #0, #3
    1ac6:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    1aca:	f002 0378 	and.w	r3, r2, #120	; 0x78
    1ace:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    1ad2:	424b      	negs	r3, r1
    1ad4:	414b      	adcs	r3, r1
    1ad6:	e01a      	b.n	1b0e <CONFIG_USB_DEVICE_VID+0x1f9>
	switch (conv->specifier) {
    1ad8:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    1adc:	b2c9      	uxtb	r1, r1
    1ade:	2001      	movs	r0, #1
    1ae0:	fa00 f101 	lsl.w	r1, r0, r1
    1ae4:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    1ae8:	d194      	bne.n	1a14 <CONFIG_USB_DEVICE_VID+0xff>
    1aea:	f640 0601 	movw	r6, #2049	; 0x801
    1aee:	4231      	tst	r1, r6
    1af0:	d11d      	bne.n	1b2e <CONFIG_USB_DEVICE_VID+0x219>
    1af2:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    1af6:	d03e      	beq.n	1b76 <CONFIG_USB_DEVICE_VID+0x261>
		conv->specifier_cat = SPECIFIER_SINT;
    1af8:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1afc:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1b00:	f002 0278 	and.w	r2, r2, #120	; 0x78
    1b04:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    1b06:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    1b0a:	d034      	beq.n	1b76 <CONFIG_USB_DEVICE_VID+0x261>
	bool unsupported = false;
    1b0c:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    1b0e:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1b12:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1b16:	430b      	orrs	r3, r1
    1b18:	f363 0241 	bfi	r2, r3, #1, #1
    1b1c:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1b20:	e6fd      	b.n	191e <CONFIG_USB_DEVICE_VID+0x9>
		conv->specifier_cat = SPECIFIER_UINT;
    1b22:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1b26:	2102      	movs	r1, #2
    1b28:	f361 0302 	bfi	r3, r1, #0, #3
    1b2c:	e7e8      	b.n	1b00 <CONFIG_USB_DEVICE_VID+0x1eb>
    1b2e:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
    1b32:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    1b34:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    1b38:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1b3c:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1b3e:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
    1b42:	bf02      	ittt	eq
    1b44:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
    1b48:	f041 0101 	orreq.w	r1, r1, #1
    1b4c:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
    1b50:	2b63      	cmp	r3, #99	; 0x63
    1b52:	d1db      	bne.n	1b0c <CONFIG_USB_DEVICE_VID+0x1f7>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1b54:	1e13      	subs	r3, r2, #0
    1b56:	bf18      	it	ne
    1b58:	2301      	movne	r3, #1
    1b5a:	e7d8      	b.n	1b0e <CONFIG_USB_DEVICE_VID+0x1f9>
		conv->specifier_cat = SPECIFIER_PTR;
    1b5c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1b60:	2103      	movs	r1, #3
    1b62:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
    1b66:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1b6a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
    1b6e:	bf14      	ite	ne
    1b70:	2301      	movne	r3, #1
    1b72:	2300      	moveq	r3, #0
    1b74:	e7cb      	b.n	1b0e <CONFIG_USB_DEVICE_VID+0x1f9>
		conv->invalid = true;
    1b76:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1b7a:	f043 0301 	orr.w	r3, r3, #1
    1b7e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
    1b82:	e7c3      	b.n	1b0c <CONFIG_USB_DEVICE_VID+0x1f7>
		} else if (conv->width_present) {
    1b84:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
    1b88:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1b8a:	bfb4      	ite	lt
    1b8c:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
    1b90:	f04f 38ff 	movge.w	r8, #4294967295
    1b94:	e6d5      	b.n	1942 <CONFIG_USB_DEVICE_VID+0x2d>
		} else if (conv->prec_present) {
    1b96:	0798      	lsls	r0, r3, #30
    1b98:	f57f aee2 	bpl.w	1960 <CONFIG_USB_DEVICE_VID+0x4b>
			precision = conv->prec_value;
    1b9c:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
    1ba0:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
    1ba4:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1ba6:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
    1baa:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
    1bae:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1bb2:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1bb4:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1bb8:	d133      	bne.n	1c22 <CONFIG_USB_DEVICE_VID+0x30d>
			switch (length_mod) {
    1bba:	1ecb      	subs	r3, r1, #3
    1bbc:	2b04      	cmp	r3, #4
    1bbe:	d804      	bhi.n	1bca <CONFIG_USB_DEVICE_VID+0x2b5>
    1bc0:	e8df f003 	tbb	[pc, r3]
    1bc4:	21464621 	.word	0x21464621
    1bc8:	21          	.byte	0x21
    1bc9:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    1bca:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    1bcc:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    1bce:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1bd2:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1bd6:	d11c      	bne.n	1c12 <CONFIG_USB_DEVICE_VID+0x2fd>
				value->sint = (signed char)value->sint;
    1bd8:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
    1bdc:	17da      	asrs	r2, r3, #31
    1bde:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
    1be2:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    1be4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1be8:	f013 0603 	ands.w	r6, r3, #3
    1bec:	d050      	beq.n	1c90 <CONFIG_USB_DEVICE_VID+0x37b>
			OUTS(sp, fp);
    1bee:	9b03      	ldr	r3, [sp, #12]
    1bf0:	463a      	mov	r2, r7
    1bf2:	4659      	mov	r1, fp
    1bf4:	4648      	mov	r0, r9
    1bf6:	f007 fa8f 	bl	9118 <outs>
    1bfa:	2800      	cmp	r0, #0
    1bfc:	f2c0 8153 	blt.w	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1c00:	4405      	add	r5, r0
			continue;
    1c02:	9f03      	ldr	r7, [sp, #12]
    1c04:	e5f2      	b.n	17ec <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1c06:	f854 3b04 	ldr.w	r3, [r4], #4
    1c0a:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    1c0c:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
    1c10:	e7e8      	b.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
			} else if (length_mod == LENGTH_H) {
    1c12:	2902      	cmp	r1, #2
    1c14:	d1e5      	bne.n	1be2 <CONFIG_USB_DEVICE_VID+0x2cd>
				value->sint = (short)value->sint;
    1c16:	b21a      	sxth	r2, r3
    1c18:	f343 33c0 	sbfx	r3, r3, #15, #1
    1c1c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1c20:	e7df      	b.n	1be2 <CONFIG_USB_DEVICE_VID+0x2cd>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1c22:	2b02      	cmp	r3, #2
    1c24:	d124      	bne.n	1c70 <CONFIG_USB_DEVICE_VID+0x35b>
			switch (length_mod) {
    1c26:	1ecb      	subs	r3, r1, #3
    1c28:	2b04      	cmp	r3, #4
    1c2a:	d804      	bhi.n	1c36 <CONFIG_USB_DEVICE_VID+0x321>
    1c2c:	e8df f003 	tbb	[pc, r3]
    1c30:	18101018 	.word	0x18101018
    1c34:	18          	.byte	0x18
    1c35:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    1c36:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    1c38:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1c3c:	f04f 0200 	mov.w	r2, #0
    1c40:	d014      	beq.n	1c6c <CONFIG_USB_DEVICE_VID+0x357>
			} else if (length_mod == LENGTH_H) {
    1c42:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    1c44:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
    1c48:	d1cc      	bne.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
				value->uint = (unsigned short)value->uint;
    1c4a:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    1c4c:	930e      	str	r3, [sp, #56]	; 0x38
    1c4e:	e7c9      	b.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
					(uint_value_type)va_arg(ap,
    1c50:	3407      	adds	r4, #7
    1c52:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    1c56:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    1c5a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1c5e:	e7c1      	b.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
					(uint_value_type)va_arg(ap, size_t);
    1c60:	f854 3b04 	ldr.w	r3, [r4], #4
    1c64:	930e      	str	r3, [sp, #56]	; 0x38
    1c66:	2300      	movs	r3, #0
    1c68:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
    1c6a:	e7bb      	b.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
				value->uint = (unsigned char)value->uint;
    1c6c:	b2db      	uxtb	r3, r3
    1c6e:	e7cd      	b.n	1c0c <CONFIG_USB_DEVICE_VID+0x2f7>
		} else if (specifier_cat == SPECIFIER_FP) {
    1c70:	2b04      	cmp	r3, #4
    1c72:	d108      	bne.n	1c86 <CONFIG_USB_DEVICE_VID+0x371>
					(sint_value_type)va_arg(ap, long long);
    1c74:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    1c76:	f024 0407 	bic.w	r4, r4, #7
    1c7a:	e9d4 2300 	ldrd	r2, r3, [r4]
    1c7e:	3408      	adds	r4, #8
    1c80:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1c84:	e7ae      	b.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1c86:	2b03      	cmp	r3, #3
    1c88:	d1ac      	bne.n	1be4 <CONFIG_USB_DEVICE_VID+0x2cf>
			value->ptr = va_arg(ap, void *);
    1c8a:	f854 3b04 	ldr.w	r3, [r4], #4
    1c8e:	e7dd      	b.n	1c4c <CONFIG_USB_DEVICE_VID+0x337>
		switch (conv->specifier) {
    1c90:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    1c94:	2878      	cmp	r0, #120	; 0x78
    1c96:	d8b4      	bhi.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
    1c98:	2862      	cmp	r0, #98	; 0x62
    1c9a:	d81c      	bhi.n	1cd6 <CONFIG_USB_DEVICE_VID+0x3c1>
    1c9c:	2825      	cmp	r0, #37	; 0x25
    1c9e:	f43f adad 	beq.w	17fc <z_cbvprintf_impl+0x20>
    1ca2:	2858      	cmp	r0, #88	; 0x58
    1ca4:	d1ad      	bne.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1ca6:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1caa:	9300      	str	r3, [sp, #0]
    1cac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    1cb0:	ab08      	add	r3, sp, #32
    1cb2:	aa10      	add	r2, sp, #64	; 0x40
    1cb4:	f007 f9ea 	bl	908c <encode_uint>
			if (precision >= 0) {
    1cb8:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    1cbc:	4607      	mov	r7, r0
			if (precision >= 0) {
    1cbe:	f280 809a 	bge.w	1df6 <CONFIG_USB_DEVICE_VID+0x4e1>
		if (bps == NULL) {
    1cc2:	2f00      	cmp	r7, #0
    1cc4:	d09d      	beq.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		size_t nj_len = (bpe - bps);
    1cc6:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1cca:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
    1ccc:	2e00      	cmp	r6, #0
    1cce:	f000 80c1 	beq.w	1e54 <CONFIG_USB_DEVICE_VID+0x53f>
			nj_len += 1U;
    1cd2:	3001      	adds	r0, #1
    1cd4:	e0be      	b.n	1e54 <CONFIG_USB_DEVICE_VID+0x53f>
		switch (conv->specifier) {
    1cd6:	3863      	subs	r0, #99	; 0x63
    1cd8:	2815      	cmp	r0, #21
    1cda:	d892      	bhi.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
    1cdc:	a201      	add	r2, pc, #4	; (adr r2, 1ce4 <CONFIG_USB_DEVICE_VID+0x3cf>)
    1cde:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    1ce2:	bf00      	nop
    1ce4:	00001db9 	.word	0x00001db9
    1ce8:	00001dcb 	.word	0x00001dcb
    1cec:	00001c03 	.word	0x00001c03
    1cf0:	00001c03 	.word	0x00001c03
    1cf4:	00001c03 	.word	0x00001c03
    1cf8:	00001c03 	.word	0x00001c03
    1cfc:	00001dcb 	.word	0x00001dcb
    1d00:	00001c03 	.word	0x00001c03
    1d04:	00001c03 	.word	0x00001c03
    1d08:	00001c03 	.word	0x00001c03
    1d0c:	00001c03 	.word	0x00001c03
    1d10:	00001e59 	.word	0x00001e59
    1d14:	00001df1 	.word	0x00001df1
    1d18:	00001e17 	.word	0x00001e17
    1d1c:	00001c03 	.word	0x00001c03
    1d20:	00001c03 	.word	0x00001c03
    1d24:	00001d3d 	.word	0x00001d3d
    1d28:	00001c03 	.word	0x00001c03
    1d2c:	00001df1 	.word	0x00001df1
    1d30:	00001c03 	.word	0x00001c03
    1d34:	00001c03 	.word	0x00001c03
    1d38:	00001df1 	.word	0x00001df1
			if (precision >= 0) {
    1d3c:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
    1d40:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
    1d42:	db35      	blt.n	1db0 <CONFIG_USB_DEVICE_VID+0x49b>
				len = strnlen(bps, precision);
    1d44:	4651      	mov	r1, sl
    1d46:	4638      	mov	r0, r7
    1d48:	f007 fc48 	bl	95dc <strnlen>
			bpe = bps + len;
    1d4c:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
    1d50:	2f00      	cmp	r7, #0
    1d52:	f43f af56 	beq.w	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		char sign = 0;
    1d56:	2600      	movs	r6, #0
		if (conv->altform_0c) {
    1d58:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1d5c:	f013 0210 	ands.w	r2, r3, #16
    1d60:	9205      	str	r2, [sp, #20]
    1d62:	f000 8093 	beq.w	1e8c <CONFIG_USB_DEVICE_VID+0x577>
			nj_len += 2U;
    1d66:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    1d68:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    1d6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
    1d6c:	bf48      	it	mi
    1d6e:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
    1d70:	9204      	str	r2, [sp, #16]
    1d72:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
    1d74:	bf48      	it	mi
    1d76:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    1d78:	f1b8 0f00 	cmp.w	r8, #0
    1d7c:	f340 80a0 	ble.w	1ec0 <CONFIG_USB_DEVICE_VID+0x5ab>
			if (!conv->flag_dash) {
    1d80:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
    1d84:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
    1d88:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1d8c:	0750      	lsls	r0, r2, #29
    1d8e:	9306      	str	r3, [sp, #24]
    1d90:	f100 8096 	bmi.w	1ec0 <CONFIG_USB_DEVICE_VID+0x5ab>
				if (conv->flag_zero) {
    1d94:	0651      	lsls	r1, r2, #25
    1d96:	f140 8089 	bpl.w	1eac <CONFIG_USB_DEVICE_VID+0x597>
					if (sign != 0) {
    1d9a:	b13e      	cbz	r6, 1dac <CONFIG_USB_DEVICE_VID+0x497>
						OUTC(sign);
    1d9c:	4659      	mov	r1, fp
    1d9e:	4630      	mov	r0, r6
    1da0:	47c8      	blx	r9
    1da2:	2800      	cmp	r0, #0
    1da4:	db7f      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1da6:	9b06      	ldr	r3, [sp, #24]
    1da8:	3501      	adds	r5, #1
    1daa:	461e      	mov	r6, r3
					pad = '0';
    1dac:	2230      	movs	r2, #48	; 0x30
    1dae:	e07e      	b.n	1eae <CONFIG_USB_DEVICE_VID+0x599>
				len = strlen(bps);
    1db0:	4638      	mov	r0, r7
    1db2:	f007 fbf5 	bl	95a0 <strlen>
    1db6:	e7c9      	b.n	1d4c <CONFIG_USB_DEVICE_VID+0x437>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1db8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1dba:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
    1dbe:	2600      	movs	r6, #0
			bps = buf;
    1dc0:	af08      	add	r7, sp, #32
			bpe = buf + 1;
    1dc2:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
    1dc6:	2001      	movs	r0, #1
    1dc8:	e7c6      	b.n	1d58 <CONFIG_USB_DEVICE_VID+0x443>
			if (conv->flag_plus) {
    1dca:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    1dcc:	bf5c      	itt	pl
    1dce:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    1dd2:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    1dd4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
    1dd8:	bf48      	it	mi
    1dda:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    1ddc:	2b00      	cmp	r3, #0
    1dde:	f6bf af62 	bge.w	1ca6 <CONFIG_USB_DEVICE_VID+0x391>
				value->uint = (uint_value_type)-sint;
    1de2:	4252      	negs	r2, r2
    1de4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1de8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
    1dec:	262d      	movs	r6, #45	; 0x2d
    1dee:	e75a      	b.n	1ca6 <CONFIG_USB_DEVICE_VID+0x391>
		switch (conv->specifier) {
    1df0:	2600      	movs	r6, #0
    1df2:	e758      	b.n	1ca6 <CONFIG_USB_DEVICE_VID+0x391>
		char sign = 0;
    1df4:	2600      	movs	r6, #0
				conv->flag_zero = false;
    1df6:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
    1dfa:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1dfe:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    1e00:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1e04:	459a      	cmp	sl, r3
				conv->flag_zero = false;
    1e06:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
    1e0a:	f67f af5a 	bls.w	1cc2 <CONFIG_USB_DEVICE_VID+0x3ad>
					conv->pad0_value = precision - (int)len;
    1e0e:	ebaa 0303 	sub.w	r3, sl, r3
    1e12:	9311      	str	r3, [sp, #68]	; 0x44
    1e14:	e755      	b.n	1cc2 <CONFIG_USB_DEVICE_VID+0x3ad>
			if (value->ptr != NULL) {
    1e16:	980e      	ldr	r0, [sp, #56]	; 0x38
    1e18:	b390      	cbz	r0, 1e80 <CONFIG_USB_DEVICE_VID+0x56b>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1e1a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1e1e:	9300      	str	r3, [sp, #0]
    1e20:	aa10      	add	r2, sp, #64	; 0x40
    1e22:	ab08      	add	r3, sp, #32
    1e24:	2100      	movs	r1, #0
    1e26:	f007 f931 	bl	908c <encode_uint>
				conv->altform_0c = true;
    1e2a:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
    1e2e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1e32:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1e36:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
    1e3a:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1e3e:	4607      	mov	r7, r0
				conv->altform_0c = true;
    1e40:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
    1e44:	dad6      	bge.n	1df4 <CONFIG_USB_DEVICE_VID+0x4df>
		if (bps == NULL) {
    1e46:	2800      	cmp	r0, #0
    1e48:	f43f aedb 	beq.w	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		size_t nj_len = (bpe - bps);
    1e4c:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1e50:	1a18      	subs	r0, r3, r0
		char sign = 0;
    1e52:	2600      	movs	r6, #0
    1e54:	469a      	mov	sl, r3
    1e56:	e77f      	b.n	1d58 <CONFIG_USB_DEVICE_VID+0x443>
				store_count(conv, value->ptr, count);
    1e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
    1e5a:	2907      	cmp	r1, #7
    1e5c:	f63f aed1 	bhi.w	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
    1e60:	e8df f001 	tbb	[pc, r1]
    1e64:	0c06040c 	.word	0x0c06040c
    1e68:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    1e6c:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    1e6e:	e6c8      	b.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		*(short *)dp = (short)count;
    1e70:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    1e72:	e6c6      	b.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		*(intmax_t *)dp = (intmax_t)count;
    1e74:	17ea      	asrs	r2, r5, #31
    1e76:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    1e7a:	e6c2      	b.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1e7c:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    1e7e:	e6c0      	b.n	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
    1e80:	4f2e      	ldr	r7, [pc, #184]	; (1f3c <CONFIG_USB_DEVICE_VID+0x627>)
		char sign = 0;
    1e82:	4606      	mov	r6, r0
			bpe = bps + 5;
    1e84:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
    1e88:	2005      	movs	r0, #5
    1e8a:	e765      	b.n	1d58 <CONFIG_USB_DEVICE_VID+0x443>
		} else if (conv->altform_0) {
    1e8c:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    1e8e:	bf48      	it	mi
    1e90:	3001      	addmi	r0, #1
    1e92:	e769      	b.n	1d68 <CONFIG_USB_DEVICE_VID+0x453>
    1e94:	9307      	str	r3, [sp, #28]
					OUTC(pad);
    1e96:	4610      	mov	r0, r2
    1e98:	9206      	str	r2, [sp, #24]
    1e9a:	4659      	mov	r1, fp
    1e9c:	47c8      	blx	r9
    1e9e:	2800      	cmp	r0, #0
    1ea0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1ea4:	da04      	bge.n	1eb0 <CONFIG_USB_DEVICE_VID+0x59b>
#undef OUTS
#undef OUTC
}
    1ea6:	b015      	add	sp, #84	; 0x54
    1ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1eac:	2220      	movs	r2, #32
					pad = '0';
    1eae:	4643      	mov	r3, r8
				while (width-- > 0) {
    1eb0:	4619      	mov	r1, r3
    1eb2:	2900      	cmp	r1, #0
    1eb4:	f103 33ff 	add.w	r3, r3, #4294967295
    1eb8:	dcec      	bgt.n	1e94 <CONFIG_USB_DEVICE_VID+0x57f>
    1eba:	4445      	add	r5, r8
    1ebc:	1a6d      	subs	r5, r5, r1
    1ebe:	4698      	mov	r8, r3
		if (sign != 0) {
    1ec0:	b12e      	cbz	r6, 1ece <CONFIG_USB_DEVICE_VID+0x5b9>
			OUTC(sign);
    1ec2:	4659      	mov	r1, fp
    1ec4:	4630      	mov	r0, r6
    1ec6:	47c8      	blx	r9
    1ec8:	2800      	cmp	r0, #0
    1eca:	dbec      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1ecc:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1ece:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1ed2:	06da      	lsls	r2, r3, #27
    1ed4:	d401      	bmi.n	1eda <CONFIG_USB_DEVICE_VID+0x5c5>
    1ed6:	071b      	lsls	r3, r3, #28
    1ed8:	d505      	bpl.n	1ee6 <CONFIG_USB_DEVICE_VID+0x5d1>
				OUTC('0');
    1eda:	4659      	mov	r1, fp
    1edc:	2030      	movs	r0, #48	; 0x30
    1ede:	47c8      	blx	r9
    1ee0:	2800      	cmp	r0, #0
    1ee2:	dbe0      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1ee4:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1ee6:	9b05      	ldr	r3, [sp, #20]
    1ee8:	b133      	cbz	r3, 1ef8 <CONFIG_USB_DEVICE_VID+0x5e3>
				OUTC(conv->specifier);
    1eea:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    1eee:	4659      	mov	r1, fp
    1ef0:	47c8      	blx	r9
    1ef2:	2800      	cmp	r0, #0
    1ef4:	dbd7      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1ef6:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1ef8:	9e04      	ldr	r6, [sp, #16]
    1efa:	442e      	add	r6, r5
    1efc:	e005      	b.n	1f0a <CONFIG_USB_DEVICE_VID+0x5f5>
				OUTC('0');
    1efe:	4659      	mov	r1, fp
    1f00:	2030      	movs	r0, #48	; 0x30
    1f02:	47c8      	blx	r9
    1f04:	2800      	cmp	r0, #0
    1f06:	dbce      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1f08:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1f0a:	1b73      	subs	r3, r6, r5
    1f0c:	2b00      	cmp	r3, #0
    1f0e:	dcf6      	bgt.n	1efe <CONFIG_USB_DEVICE_VID+0x5e9>
			OUTS(bps, bpe);
    1f10:	4653      	mov	r3, sl
    1f12:	463a      	mov	r2, r7
    1f14:	4659      	mov	r1, fp
    1f16:	4648      	mov	r0, r9
    1f18:	f007 f8fe 	bl	9118 <outs>
    1f1c:	2800      	cmp	r0, #0
    1f1e:	dbc2      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1f20:	4405      	add	r5, r0
		while (width > 0) {
    1f22:	44a8      	add	r8, r5
    1f24:	eba8 0305 	sub.w	r3, r8, r5
    1f28:	2b00      	cmp	r3, #0
    1f2a:	f77f ae6a 	ble.w	1c02 <CONFIG_USB_DEVICE_VID+0x2ed>
			OUTC(' ');
    1f2e:	4659      	mov	r1, fp
    1f30:	2020      	movs	r0, #32
    1f32:	47c8      	blx	r9
    1f34:	2800      	cmp	r0, #0
    1f36:	dbb6      	blt.n	1ea6 <CONFIG_USB_DEVICE_VID+0x591>
    1f38:	3501      	adds	r5, #1
			--width;
    1f3a:	e7f3      	b.n	1f24 <CONFIG_USB_DEVICE_VID+0x60f>
    1f3c:	0000aa8a 	.word	0x0000aa8a

00001f40 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    1f40:	f003 baf4 	b.w	552c <SystemInit>

00001f44 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1f48:	4605      	mov	r5, r0
	__asm__ volatile(
    1f4a:	f04f 0320 	mov.w	r3, #32
    1f4e:	f3ef 8611 	mrs	r6, BASEPRI
    1f52:	f383 8812 	msr	BASEPRI_MAX, r3
    1f56:	f3bf 8f6f 	isb	sy
	return list->head;
    1f5a:	4b0e      	ldr	r3, [pc, #56]	; (1f94 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1f5c:	4f0e      	ldr	r7, [pc, #56]	; (1f98 <pm_state_notify+0x54>)
    1f5e:	681c      	ldr	r4, [r3, #0]
    1f60:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1f9c <pm_state_notify+0x58>
    1f64:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1f68:	b92c      	cbnz	r4, 1f76 <pm_state_notify+0x32>
	__asm__ volatile(
    1f6a:	f386 8811 	msr	BASEPRI, r6
    1f6e:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    1f76:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    1f7a:	2d00      	cmp	r5, #0
    1f7c:	bf18      	it	ne
    1f7e:	4613      	movne	r3, r2
		if (callback) {
    1f80:	b12b      	cbz	r3, 1f8e <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1f82:	f898 2010 	ldrb.w	r2, [r8, #16]
    1f86:	fb09 f202 	mul.w	r2, r9, r2
    1f8a:	5cb8      	ldrb	r0, [r7, r2]
    1f8c:	4798      	blx	r3
	return node->next;
    1f8e:	6824      	ldr	r4, [r4, #0]
    1f90:	e7ea      	b.n	1f68 <pm_state_notify+0x24>
    1f92:	bf00      	nop
    1f94:	20000768 	.word	0x20000768
    1f98:	2000075c 	.word	0x2000075c
    1f9c:	20001520 	.word	0x20001520

00001fa0 <pm_system_resume>:

void pm_system_resume(void)
{
    1fa0:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    1fa2:	4b19      	ldr	r3, [pc, #100]	; (2008 <pm_system_resume+0x68>)
    1fa4:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1fa6:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1faa:	f004 031f 	and.w	r3, r4, #31
    1fae:	2201      	movs	r2, #1
    1fb0:	409a      	lsls	r2, r3
    1fb2:	4b16      	ldr	r3, [pc, #88]	; (200c <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1fb4:	0961      	lsrs	r1, r4, #5
    1fb6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1fba:	43d0      	mvns	r0, r2
    1fbc:	e853 1f00 	ldrex	r1, [r3]
    1fc0:	ea01 0500 	and.w	r5, r1, r0
    1fc4:	e843 5600 	strex	r6, r5, [r3]
    1fc8:	2e00      	cmp	r6, #0
    1fca:	d1f7      	bne.n	1fbc <pm_system_resume+0x1c>
    1fcc:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1fd0:	420a      	tst	r2, r1
    1fd2:	d013      	beq.n	1ffc <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    1fd4:	4b0e      	ldr	r3, [pc, #56]	; (2010 <pm_system_resume+0x70>)
    1fd6:	4d0f      	ldr	r5, [pc, #60]	; (2014 <pm_system_resume+0x74>)
    1fd8:	b18b      	cbz	r3, 1ffe <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    1fda:	230c      	movs	r3, #12
    1fdc:	4363      	muls	r3, r4
    1fde:	18ea      	adds	r2, r5, r3
    1fe0:	5ce8      	ldrb	r0, [r5, r3]
    1fe2:	7851      	ldrb	r1, [r2, #1]
    1fe4:	f007 fb0f 	bl	9606 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    1fe8:	2000      	movs	r0, #0
    1fea:	f7ff ffab 	bl	1f44 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1fee:	230c      	movs	r3, #12
    1ff0:	435c      	muls	r4, r3
    1ff2:	192a      	adds	r2, r5, r4
    1ff4:	2300      	movs	r3, #0
    1ff6:	512b      	str	r3, [r5, r4]
    1ff8:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    1ffc:	bd70      	pop	{r4, r5, r6, pc}
    1ffe:	f383 8811 	msr	BASEPRI, r3
    2002:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2006:	e7ef      	b.n	1fe8 <pm_system_resume+0x48>
    2008:	20001520 	.word	0x20001520
    200c:	20000770 	.word	0x20000770
    2010:	00009607 	.word	0x00009607
    2014:	2000075c 	.word	0x2000075c

00002018 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    2018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    201c:	4b35      	ldr	r3, [pc, #212]	; (20f4 <pm_system_suspend+0xdc>)
{
    201e:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    2020:	7c1d      	ldrb	r5, [r3, #16]
	__asm__ volatile(
    2022:	f04f 0320 	mov.w	r3, #32
    2026:	f3ef 8811 	mrs	r8, BASEPRI
    202a:	f383 8812 	msr	BASEPRI_MAX, r3
    202e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    2032:	240c      	movs	r4, #12
    2034:	4b30      	ldr	r3, [pc, #192]	; (20f8 <pm_system_suspend+0xe0>)
    2036:	4e31      	ldr	r6, [pc, #196]	; (20fc <pm_system_suspend+0xe4>)
    2038:	436c      	muls	r4, r5
    203a:	191a      	adds	r2, r3, r4
    203c:	5d19      	ldrb	r1, [r3, r4]
    203e:	2900      	cmp	r1, #0
    2040:	d04c      	beq.n	20dc <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    2042:	ca07      	ldmia	r2, {r0, r1, r2}
    2044:	eb06 0c04 	add.w	ip, r6, r4
    2048:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    204c:	2200      	movs	r2, #0
    204e:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    2050:	f388 8811 	msr	BASEPRI, r8
    2054:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    2058:	230c      	movs	r3, #12
    205a:	436b      	muls	r3, r5
    205c:	18f2      	adds	r2, r6, r3
    205e:	5cf0      	ldrb	r0, [r6, r3]
    2060:	2800      	cmp	r0, #0
    2062:	d039      	beq.n	20d8 <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    2064:	1c7b      	adds	r3, r7, #1
    2066:	d010      	beq.n	208a <pm_system_suspend+0x72>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    2068:	f8d2 c008 	ldr.w	ip, [r2, #8]
    206c:	4c24      	ldr	r4, [pc, #144]	; (2100 <pm_system_suspend+0xe8>)
    206e:	4a25      	ldr	r2, [pc, #148]	; (2104 <pm_system_suspend+0xec>)
    2070:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2074:	2100      	movs	r1, #0
    2076:	fbec 4100 	umlal	r4, r1, ip, r0
    207a:	2300      	movs	r3, #0
    207c:	4620      	mov	r0, r4
    207e:	f7ff f83f 	bl	1100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
    2082:	2101      	movs	r1, #1
    2084:	1a38      	subs	r0, r7, r0
    2086:	f003 f9f9 	bl	547c <sys_clock_set_timeout>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    208a:	f006 f9d9 	bl	8440 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    208e:	2001      	movs	r0, #1
    2090:	f7ff ff58 	bl	1f44 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2094:	f3bf 8f5b 	dmb	ish
    2098:	4b1b      	ldr	r3, [pc, #108]	; (2108 <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    209a:	096a      	lsrs	r2, r5, #5
    209c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    20a0:	f005 011f 	and.w	r1, r5, #31
    20a4:	2201      	movs	r2, #1
    20a6:	408a      	lsls	r2, r1
    20a8:	e853 0f00 	ldrex	r0, [r3]
    20ac:	4310      	orrs	r0, r2
    20ae:	e843 0100 	strex	r1, r0, [r3]
    20b2:	2900      	cmp	r1, #0
    20b4:	d1f8      	bne.n	20a8 <pm_system_suspend+0x90>
    20b6:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    20ba:	4b14      	ldr	r3, [pc, #80]	; (210c <pm_system_suspend+0xf4>)
    20bc:	b13b      	cbz	r3, 20ce <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
    20be:	230c      	movs	r3, #12
    20c0:	fb03 f005 	mul.w	r0, r3, r5
    20c4:	1833      	adds	r3, r6, r0
    20c6:	5c30      	ldrb	r0, [r6, r0]
    20c8:	7859      	ldrb	r1, [r3, #1]
    20ca:	f007 fa90 	bl	95ee <pm_state_set>
	if (atomic_add(&_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    20ce:	f7ff ff67 	bl	1fa0 <pm_system_resume>
	k_sched_unlock();
    20d2:	f006 f9c9 	bl	8468 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    20d6:	2001      	movs	r0, #1
}
    20d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
    20dc:	4601      	mov	r1, r0
    20de:	4628      	mov	r0, r5
    20e0:	f000 f816 	bl	2110 <pm_policy_next_state>
		if (info != NULL) {
    20e4:	2800      	cmp	r0, #0
    20e6:	d0b3      	beq.n	2050 <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
    20e8:	c807      	ldmia	r0, {r0, r1, r2}
    20ea:	4434      	add	r4, r6
    20ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    20f0:	e7ae      	b.n	2050 <pm_system_suspend+0x38>
    20f2:	bf00      	nop
    20f4:	20001520 	.word	0x20001520
    20f8:	20000750 	.word	0x20000750
    20fc:	2000075c 	.word	0x2000075c
    2100:	000f423f 	.word	0x000f423f
    2104:	000f4240 	.word	0x000f4240
    2108:	20000770 	.word	0x20000770
    210c:	000095ef 	.word	0x000095ef

00002110 <pm_policy_next_state>:
	next_event_cyc = new_next_event_cyc;
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    2110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		cyc = k_ticks_to_cyc_ceil32(ticks);
	}

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);

	if (next_event_cyc >= 0) {
    2114:	4c38      	ldr	r4, [pc, #224]	; (21f8 <pm_policy_next_state+0xe8>)
{
    2116:	b085      	sub	sp, #20
		cyc = k_ticks_to_cyc_ceil32(ticks);
    2118:	1c4b      	adds	r3, r1, #1
{
    211a:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    211c:	a903      	add	r1, sp, #12
		cyc = k_ticks_to_cyc_ceil32(ticks);
    211e:	bf0c      	ite	eq
    2120:	f04f 38ff 	moveq.w	r8, #4294967295
    2124:	f04f 0800 	movne.w	r8, #0
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2128:	f000 f86e 	bl	2208 <pm_state_cpu_get_all>
	if (next_event_cyc >= 0) {
    212c:	6863      	ldr	r3, [r4, #4]
    212e:	2b00      	cmp	r3, #0
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2130:	4605      	mov	r5, r0
	if (next_event_cyc >= 0) {
    2132:	db12      	blt.n	215a <pm_policy_next_state+0x4a>
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    2134:	f007 fc47 	bl	99c6 <sys_clock_cycle_get_32>
		uint32_t cyc_curr = k_cycle_get_32();
		int64_t cyc_evt = next_event_cyc - cyc_curr;
    2138:	e9d4 3200 	ldrd	r3, r2, [r4]
    213c:	1a1c      	subs	r4, r3, r0
    213e:	f162 0600 	sbc.w	r6, r2, #0

		/* event happening after cycle counter max value, pad */
		if (next_event_cyc <= cyc_curr) {
    2142:	4298      	cmp	r0, r3
    2144:	f04f 0300 	mov.w	r3, #0
    2148:	4193      	sbcs	r3, r2
    214a:	db02      	blt.n	2152 <pm_policy_next_state+0x42>
			cyc_evt += UINT32_MAX;
    214c:	3c01      	subs	r4, #1
    214e:	f146 0600 	adc.w	r6, r6, #0
		}

		if (cyc_evt > 0) {
    2152:	2c01      	cmp	r4, #1
    2154:	f176 0300 	sbcs.w	r3, r6, #0
    2158:	da02      	bge.n	2160 <pm_policy_next_state+0x50>
			 * otherwise, who comes earlier wins
			 */
			if (cyc < 0) {
				cyc = cyc_evt;
			} else {
				cyc = MIN(cyc, cyc_evt);
    215a:	463c      	mov	r4, r7
    215c:	4646      	mov	r6, r8
    215e:	e009      	b.n	2174 <pm_policy_next_state+0x64>
			if (cyc < 0) {
    2160:	f1b8 3fff 	cmp.w	r8, #4294967295
    2164:	bf08      	it	eq
    2166:	f1b7 3fff 	cmpeq.w	r7, #4294967295
    216a:	d003      	beq.n	2174 <pm_policy_next_state+0x64>
				cyc = MIN(cyc, cyc_evt);
    216c:	42a7      	cmp	r7, r4
    216e:	eb78 0306 	sbcs.w	r3, r8, r6
    2172:	dbf2      	blt.n	215a <pm_policy_next_state+0x4a>

		min_residency_cyc = k_us_to_cyc_ceil32(state->min_residency_us);
		exit_latency_cyc = k_us_to_cyc_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_cyc >= 0) &&
    2174:	4b21      	ldr	r3, [pc, #132]	; (21fc <pm_policy_next_state+0xec>)
    2176:	9f03      	ldr	r7, [sp, #12]
    2178:	681b      	ldr	r3, [r3, #0]
    217a:	9300      	str	r3, [sp, #0]
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    217c:	1e6b      	subs	r3, r5, #1
    217e:	b21b      	sxth	r3, r3
    2180:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    2184:	f8df 9078 	ldr.w	r9, [pc, #120]	; 2200 <pm_policy_next_state+0xf0>
    2188:	eb07 0783 	add.w	r7, r7, r3, lsl #2
    218c:	f44f 4800 	mov.w	r8, #32768	; 0x8000
    2190:	f04f 0b00 	mov.w	fp, #0
    2194:	b925      	cbnz	r5, 21a0 <pm_policy_next_state+0x90>
		    (cyc >= (min_residency_cyc + exit_latency_cyc))) {
			return state;
		}
	}

	return NULL;
    2196:	46aa      	mov	sl, r5
}
    2198:	4650      	mov	r0, sl
    219a:	b005      	add	sp, #20
    219c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    21a0:	6878      	ldr	r0, [r7, #4]
    21a2:	4a18      	ldr	r2, [pc, #96]	; (2204 <pm_policy_next_state+0xf4>)
    21a4:	46cc      	mov	ip, r9
    21a6:	4659      	mov	r1, fp
    21a8:	fbe0 c108 	umlal	ip, r1, r0, r8
    21ac:	2300      	movs	r3, #0
    21ae:	4660      	mov	r0, ip
    21b0:	f7fe ffa6 	bl	1100 <__aeabi_uldivmod>
    21b4:	9001      	str	r0, [sp, #4]
    21b6:	68b8      	ldr	r0, [r7, #8]
    21b8:	4a12      	ldr	r2, [pc, #72]	; (2204 <pm_policy_next_state+0xf4>)
    21ba:	46cc      	mov	ip, r9
    21bc:	4659      	mov	r1, fp
    21be:	fbe0 c108 	umlal	ip, r1, r0, r8
    21c2:	2300      	movs	r3, #0
    21c4:	4660      	mov	r0, ip
    21c6:	f7fe ff9b 	bl	1100 <__aeabi_uldivmod>
		if ((max_latency_cyc >= 0) &&
    21ca:	9b00      	ldr	r3, [sp, #0]
    21cc:	2b00      	cmp	r3, #0
		const struct pm_state_info *state = &cpu_states[i];
    21ce:	46ba      	mov	sl, r7
		if ((max_latency_cyc >= 0) &&
    21d0:	db01      	blt.n	21d6 <pm_policy_next_state+0xc6>
    21d2:	4283      	cmp	r3, r0
    21d4:	d90b      	bls.n	21ee <pm_policy_next_state+0xde>
		if ((cyc < 0) ||
    21d6:	f1b6 3fff 	cmp.w	r6, #4294967295
    21da:	bf08      	it	eq
    21dc:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    21e0:	d0da      	beq.n	2198 <pm_policy_next_state+0x88>
		    (cyc >= (min_residency_cyc + exit_latency_cyc))) {
    21e2:	9b01      	ldr	r3, [sp, #4]
    21e4:	4418      	add	r0, r3
		if ((cyc < 0) ||
    21e6:	4284      	cmp	r4, r0
    21e8:	f176 0300 	sbcs.w	r3, r6, #0
    21ec:	dad4      	bge.n	2198 <pm_policy_next_state+0x88>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    21ee:	3d01      	subs	r5, #1
    21f0:	b2ad      	uxth	r5, r5
    21f2:	3f0c      	subs	r7, #12
    21f4:	e7ce      	b.n	2194 <pm_policy_next_state+0x84>
    21f6:	bf00      	nop
    21f8:	20000000 	.word	0x20000000
    21fc:	200000bc 	.word	0x200000bc
    2200:	000f423f 	.word	0x000f423f
    2204:	000f4240 	.word	0x000f4240

00002208 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    2208:	b908      	cbnz	r0, 220e <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    220a:	4b02      	ldr	r3, [pc, #8]	; (2214 <pm_state_cpu_get_all+0xc>)
    220c:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    220e:	2000      	movs	r0, #0
    2210:	4770      	bx	lr
    2212:	bf00      	nop
    2214:	0000a748 	.word	0x0000a748

00002218 <class_handler>:
 * usb_enable() is no longer needed.
 */

static int class_handler(struct usb_setup_packet *pSetup,
			 int32_t *len, uint8_t **data)
{
    2218:	b4f0      	push	{r4, r5, r6, r7}
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    221a:	4b0c      	ldr	r3, [pc, #48]	; (224c <class_handler+0x34>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    221c:	4e0c      	ldr	r6, [pc, #48]	; (2250 <class_handler+0x38>)
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    221e:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2220:	4b0c      	ldr	r3, [pc, #48]	; (2254 <class_handler+0x3c>)
    2222:	42b3      	cmp	r3, r6
    2224:	d303      	bcc.n	222e <class_handler+0x16>
			return iface->class_handler(pSetup, len, data);
		}
	}

	return -ENOTSUP;
}
    2226:	f06f 0085 	mvn.w	r0, #133	; 0x85
    222a:	bcf0      	pop	{r4, r5, r6, r7}
    222c:	4770      	bx	lr
		if_descr = cfg_data->interface_descriptor;
    222e:	685d      	ldr	r5, [r3, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2230:	42bd      	cmp	r5, r7
    2232:	d309      	bcc.n	2248 <class_handler+0x30>
		if (iface->class_handler &&
    2234:	691c      	ldr	r4, [r3, #16]
    2236:	b13c      	cbz	r4, 2248 <class_handler+0x30>
		    if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    2238:	f895 c002 	ldrb.w	ip, [r5, #2]
    223c:	7905      	ldrb	r5, [r0, #4]
		if (iface->class_handler &&
    223e:	45ac      	cmp	ip, r5
    2240:	d102      	bne.n	2248 <class_handler+0x30>
			return iface->class_handler(pSetup, len, data);
    2242:	4623      	mov	r3, r4
}
    2244:	bcf0      	pop	{r4, r5, r6, r7}
			return iface->class_handler(pSetup, len, data);
    2246:	4718      	bx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2248:	3324      	adds	r3, #36	; 0x24
    224a:	e7ea      	b.n	2222 <class_handler+0xa>
    224c:	20000774 	.word	0x20000774
    2250:	20000330 	.word	0x20000330
    2254:	2000030c 	.word	0x2000030c

00002258 <custom_handler>:

static int custom_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    2258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct usb_interface_cfg_data *iface;

	LOG_DBG("bRequest 0x%02x, wIndex 0x%04x",
		pSetup->bRequest, pSetup->wIndex);

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    225c:	4c13      	ldr	r4, [pc, #76]	; (22ac <custom_handler+0x54>)
    225e:	f8df 8050 	ldr.w	r8, [pc, #80]	; 22b0 <custom_handler+0x58>
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2262:	f8df 9050 	ldr.w	r9, [pc, #80]	; 22b4 <custom_handler+0x5c>
{
    2266:	4605      	mov	r5, r0
    2268:	460e      	mov	r6, r1
    226a:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    226c:	4544      	cmp	r4, r8
    226e:	d303      	bcc.n	2278 <custom_handler+0x20>
			}
		}
	}

	return -ENOTSUP;
}
    2270:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if_descr = cfg_data->interface_descriptor;
    2278:	6862      	ldr	r2, [r4, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    227a:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
    227e:	429a      	cmp	r2, r3
    2280:	d312      	bcc.n	22a8 <custom_handler+0x50>
		if (iface->custom_handler == NULL) {
    2282:	69a3      	ldr	r3, [r4, #24]
    2284:	b183      	cbz	r3, 22a8 <custom_handler+0x50>
		if (if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    2286:	7890      	ldrb	r0, [r2, #2]
    2288:	7929      	ldrb	r1, [r5, #4]
    228a:	4288      	cmp	r0, r1
    228c:	d105      	bne.n	229a <custom_handler+0x42>
			return iface->custom_handler(pSetup, len, data);
    228e:	463a      	mov	r2, r7
    2290:	4631      	mov	r1, r6
    2292:	4628      	mov	r0, r5
}
    2294:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return iface->custom_handler(pSetup, len, data);
    2298:	4718      	bx	r3
			if (if_descr->bInterfaceClass == USB_BCC_AUDIO) {
    229a:	7952      	ldrb	r2, [r2, #5]
    229c:	2a01      	cmp	r2, #1
    229e:	d103      	bne.n	22a8 <custom_handler+0x50>
				(void)iface->custom_handler(pSetup, len, data);
    22a0:	463a      	mov	r2, r7
    22a2:	4631      	mov	r1, r6
    22a4:	4628      	mov	r0, r5
    22a6:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22a8:	3424      	adds	r4, #36	; 0x24
    22aa:	e7df      	b.n	226c <custom_handler+0x14>
    22ac:	2000030c 	.word	0x2000030c
    22b0:	20000330 	.word	0x20000330
    22b4:	20000774 	.word	0x20000774

000022b8 <vendor_handler>:

static int vendor_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    22b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if (!usb_handle_os_desc_feature(pSetup, len, data)) {
			return 0;
		}
	}

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22bc:	4c0b      	ldr	r4, [pc, #44]	; (22ec <vendor_handler+0x34>)
    22be:	f8df 8030 	ldr.w	r8, [pc, #48]	; 22f0 <vendor_handler+0x38>
{
    22c2:	4605      	mov	r5, r0
    22c4:	460e      	mov	r6, r1
    22c6:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22c8:	4544      	cmp	r4, r8
    22ca:	d302      	bcc.n	22d2 <vendor_handler+0x1a>
				return 0;
			}
		}
	}

	return -ENOTSUP;
    22cc:	f06f 0085 	mvn.w	r0, #133	; 0x85
    22d0:	e009      	b.n	22e6 <vendor_handler+0x2e>
		if (iface->vendor_handler) {
    22d2:	6963      	ldr	r3, [r4, #20]
    22d4:	b90b      	cbnz	r3, 22da <vendor_handler+0x22>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22d6:	3424      	adds	r4, #36	; 0x24
    22d8:	e7f6      	b.n	22c8 <vendor_handler+0x10>
			if (!iface->vendor_handler(pSetup, len, data)) {
    22da:	463a      	mov	r2, r7
    22dc:	4631      	mov	r1, r6
    22de:	4628      	mov	r0, r5
    22e0:	4798      	blx	r3
    22e2:	2800      	cmp	r0, #0
    22e4:	d1f7      	bne.n	22d6 <vendor_handler+0x1e>
}
    22e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    22ea:	bf00      	nop
    22ec:	2000030c 	.word	0x2000030c
    22f0:	20000330 	.word	0x20000330

000022f4 <disable_endpoint>:
{
    22f4:	b510      	push	{r4, lr}
    22f6:	4604      	mov	r4, r0
	ret = usb_dc_ep_disable(ep_addr);
    22f8:	f007 f9ba 	bl	9670 <usb_dc_ep_disable>
	if (ret == -EALREADY) {
    22fc:	f110 0f78 	cmn.w	r0, #120	; 0x78
    2300:	d000      	beq.n	2304 <disable_endpoint+0x10>
	} else if (ret) {
    2302:	b950      	cbnz	r0, 231a <disable_endpoint+0x26>
	usb_dev.ep_bm &= ~ep_bm;
    2304:	4a05      	ldr	r2, [pc, #20]	; (231c <disable_endpoint+0x28>)
	ep_bm = get_ep_bm_from_addr(ep_addr);
    2306:	4620      	mov	r0, r4
    2308:	f006 ffc6 	bl	9298 <get_ep_bm_from_addr>
	usb_dev.ep_bm &= ~ep_bm;
    230c:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
    2310:	ea23 0300 	bic.w	r3, r3, r0
    2314:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	return 0;
    2318:	2000      	movs	r0, #0
}
    231a:	bd10      	pop	{r4, pc}
    231c:	20000774 	.word	0x20000774

00002320 <usb_reset_alt_setting>:
	memset(usb_dev.alt_setting, 0, ARRAY_SIZE(usb_dev.alt_setting));
    2320:	4802      	ldr	r0, [pc, #8]	; (232c <usb_reset_alt_setting+0xc>)
    2322:	2208      	movs	r2, #8
    2324:	2100      	movs	r1, #0
    2326:	f007 b94d 	b.w	95c4 <memset>
    232a:	bf00      	nop
    232c:	2000082f 	.word	0x2000082f

00002330 <is_ep_valid.part.0>:
static bool is_ep_valid(uint8_t ep)
    2330:	b570      	push	{r4, r5, r6, lr}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2332:	4b0b      	ldr	r3, [pc, #44]	; (2360 <is_ep_valid.part.0+0x30>)
    2334:	4c0b      	ldr	r4, [pc, #44]	; (2364 <is_ep_valid.part.0+0x34>)
    2336:	42a3      	cmp	r3, r4
    2338:	d301      	bcc.n	233e <is_ep_valid.part.0+0xe>
	return false;
    233a:	2000      	movs	r0, #0
}
    233c:	bd70      	pop	{r4, r5, r6, pc}
		ep_data = cfg_data->endpoint;
    233e:	6a19      	ldr	r1, [r3, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2340:	7f1e      	ldrb	r6, [r3, #28]
    2342:	2200      	movs	r2, #0
			if (ep_data[n].ep_addr == ep) {
    2344:	3904      	subs	r1, #4
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2346:	b2d5      	uxtb	r5, r2
    2348:	42ae      	cmp	r6, r5
    234a:	d801      	bhi.n	2350 <is_ep_valid.part.0+0x20>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    234c:	3324      	adds	r3, #36	; 0x24
    234e:	e7f2      	b.n	2336 <is_ep_valid.part.0+0x6>
			if (ep_data[n].ep_addr == ep) {
    2350:	3201      	adds	r2, #1
    2352:	f811 5032 	ldrb.w	r5, [r1, r2, lsl #3]
    2356:	4285      	cmp	r5, r0
    2358:	d1f5      	bne.n	2346 <is_ep_valid.part.0+0x16>
		return true;
    235a:	2001      	movs	r0, #1
    235c:	e7ee      	b.n	233c <is_ep_valid.part.0+0xc>
    235e:	bf00      	nop
    2360:	2000030c 	.word	0x2000030c
    2364:	20000330 	.word	0x20000330

00002368 <usb_handle_request.constprop.0>:
static bool usb_handle_request(struct usb_setup_packet *setup,
    2368:	b508      	push	{r3, lr}
	handler = usb_dev.req_handlers[type];
    236a:	4809      	ldr	r0, [pc, #36]	; (2390 <usb_handle_request.constprop.0+0x28>)
	uint32_t type = setup->RequestType.type;
    236c:	7803      	ldrb	r3, [r0, #0]
    236e:	f3c3 1341 	ubfx	r3, r3, #5, #2
	handler = usb_dev.req_handlers[type];
    2372:	330a      	adds	r3, #10
    2374:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	if (handler == NULL) {
    2378:	b13b      	cbz	r3, 238a <usb_handle_request.constprop.0+0x22>
	if ((*handler)(setup, len, data) < 0) {
    237a:	f100 0208 	add.w	r2, r0, #8
    237e:	f100 0110 	add.w	r1, r0, #16
    2382:	4798      	blx	r3
    2384:	43c0      	mvns	r0, r0
    2386:	0fc0      	lsrs	r0, r0, #31
}
    2388:	bd08      	pop	{r3, pc}
		return false;
    238a:	4618      	mov	r0, r3
    238c:	e7fc      	b.n	2388 <usb_handle_request.constprop.0+0x20>
    238e:	bf00      	nop
    2390:	20000774 	.word	0x20000774

00002394 <forward_status_cb>:
	if (status == USB_DC_DISCONNECTED) {
    2394:	2804      	cmp	r0, #4
{
    2396:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    239a:	f8df 9098 	ldr.w	r9, [pc, #152]	; 2434 <forward_status_cb+0xa0>
    239e:	4604      	mov	r4, r0
    23a0:	460f      	mov	r7, r1
	if (status == USB_DC_DISCONNECTED) {
    23a2:	d016      	beq.n	23d2 <forward_status_cb+0x3e>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    23a4:	2801      	cmp	r0, #1
    23a6:	d12d      	bne.n	2404 <forward_status_cb+0x70>
		if (usb_dev.configured) {
    23a8:	f8df 808c 	ldr.w	r8, [pc, #140]	; 2438 <forward_status_cb+0xa4>
    23ac:	f898 30b9 	ldrb.w	r3, [r8, #185]	; 0xb9
    23b0:	b343      	cbz	r3, 2404 <forward_status_cb+0x70>
			usb_cancel_transfers();
    23b2:	f000 fe09 	bl	2fc8 <usb_cancel_transfers>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    23b6:	4d21      	ldr	r5, [pc, #132]	; (243c <forward_status_cb+0xa8>)
    23b8:	454d      	cmp	r5, r9
    23ba:	d220      	bcs.n	23fe <forward_status_cb+0x6a>
		ep_data = cfg_data->endpoint;
    23bc:	f8d5 b020 	ldr.w	fp, [r5, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    23c0:	f04f 0a00 	mov.w	sl, #0
    23c4:	7f2b      	ldrb	r3, [r5, #28]
    23c6:	fa5f f68a 	uxtb.w	r6, sl
    23ca:	42b3      	cmp	r3, r6
    23cc:	d804      	bhi.n	23d8 <forward_status_cb+0x44>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    23ce:	3524      	adds	r5, #36	; 0x24
    23d0:	e7f2      	b.n	23b8 <forward_status_cb+0x24>
		usb_reset_alt_setting();
    23d2:	f7ff ffa5 	bl	2320 <usb_reset_alt_setting>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    23d6:	e7e7      	b.n	23a8 <forward_status_cb+0x14>
			ret = endpoint_callback(&ep_data[n]);
    23d8:	eb0b 06c6 	add.w	r6, fp, r6, lsl #3
			if (ret < 0) {
    23dc:	f10a 0a01 	add.w	sl, sl, #1
	ret = usb_dc_ep_disable(ep_data->ep_addr);
    23e0:	7930      	ldrb	r0, [r6, #4]
    23e2:	f007 f945 	bl	9670 <usb_dc_ep_disable>
    23e6:	4602      	mov	r2, r0
	ep_bm = get_ep_bm_from_addr(ep_data->ep_addr);
    23e8:	7930      	ldrb	r0, [r6, #4]
    23ea:	f006 ff55 	bl	9298 <get_ep_bm_from_addr>
	usb_dev.ep_bm &= ~ep_bm;
    23ee:	f8d8 30c4 	ldr.w	r3, [r8, #196]	; 0xc4
			if (ret < 0) {
    23f2:	2a00      	cmp	r2, #0
	usb_dev.ep_bm &= ~ep_bm;
    23f4:	ea23 0300 	bic.w	r3, r3, r0
    23f8:	f8c8 30c4 	str.w	r3, [r8, #196]	; 0xc4
			if (ret < 0) {
    23fc:	dae2      	bge.n	23c4 <forward_status_cb+0x30>
			usb_dev.configured = false;
    23fe:	2300      	movs	r3, #0
    2400:	f888 30b9 	strb.w	r3, [r8, #185]	; 0xb9
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2404:	4d0d      	ldr	r5, [pc, #52]	; (243c <forward_status_cb+0xa8>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2406:	454d      	cmp	r5, r9
    2408:	d308      	bcc.n	241c <forward_status_cb+0x88>
	if (usb_dev.user_status_callback) {
    240a:	4b0b      	ldr	r3, [pc, #44]	; (2438 <forward_status_cb+0xa4>)
    240c:	6a1b      	ldr	r3, [r3, #32]
    240e:	b16b      	cbz	r3, 242c <forward_status_cb+0x98>
		usb_dev.user_status_callback(status, param);
    2410:	4639      	mov	r1, r7
    2412:	4620      	mov	r0, r4
}
    2414:	b001      	add	sp, #4
    2416:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		usb_dev.user_status_callback(status, param);
    241a:	4718      	bx	r3
		if (cfg_data->cb_usb_status) {
    241c:	68eb      	ldr	r3, [r5, #12]
    241e:	b11b      	cbz	r3, 2428 <forward_status_cb+0x94>
			cfg_data->cb_usb_status(cfg_data, status, param);
    2420:	463a      	mov	r2, r7
    2422:	4621      	mov	r1, r4
    2424:	4628      	mov	r0, r5
    2426:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2428:	3524      	adds	r5, #36	; 0x24
    242a:	e7ec      	b.n	2406 <forward_status_cb+0x72>
}
    242c:	b001      	add	sp, #4
    242e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2432:	bf00      	nop
    2434:	20000330 	.word	0x20000330
    2438:	20000774 	.word	0x20000774
    243c:	2000030c 	.word	0x2000030c

00002440 <usb_halt_endpoint_req.isra.0>:
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    2440:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t ep = setup->wIndex;
    2442:	b2c4      	uxtb	r4, r0
	if (USB_EP_GET_IDX(ep) == 0) {
    2444:	0663      	lsls	r3, r4, #25
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    2446:	460d      	mov	r5, r1
	uint8_t ep = setup->wIndex;
    2448:	f88d 4007 	strb.w	r4, [sp, #7]
	if (USB_EP_GET_IDX(ep) == 0) {
    244c:	d007      	beq.n	245e <usb_halt_endpoint_req.isra.0+0x1e>
    244e:	4620      	mov	r0, r4
    2450:	f7ff ff6e 	bl	2330 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    2454:	b178      	cbz	r0, 2476 <usb_halt_endpoint_req.isra.0+0x36>
	return (usb_dev.configuration != 0);
    2456:	4b0d      	ldr	r3, [pc, #52]	; (248c <usb_halt_endpoint_req.isra.0+0x4c>)
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    2458:	f893 00ba 	ldrb.w	r0, [r3, #186]	; 0xba
    245c:	b158      	cbz	r0, 2476 <usb_halt_endpoint_req.isra.0+0x36>
		if (halt) {
    245e:	4e0b      	ldr	r6, [pc, #44]	; (248c <usb_halt_endpoint_req.isra.0+0x4c>)
			usb_dc_ep_set_stall(ep);
    2460:	4620      	mov	r0, r4
		if (halt) {
    2462:	b155      	cbz	r5, 247a <usb_halt_endpoint_req.isra.0+0x3a>
			usb_dc_ep_set_stall(ep);
    2464:	f001 ff7c 	bl	4360 <usb_dc_ep_set_stall>
			if (usb_dev.status_callback) {
    2468:	69f3      	ldr	r3, [r6, #28]
    246a:	b11b      	cbz	r3, 2474 <usb_halt_endpoint_req.isra.0+0x34>
				usb_dev.status_callback(USB_DC_SET_HALT, &ep);
    246c:	f10d 0107 	add.w	r1, sp, #7
    2470:	2008      	movs	r0, #8
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    2472:	4798      	blx	r3
		return true;
    2474:	2001      	movs	r0, #1
}
    2476:	b002      	add	sp, #8
    2478:	bd70      	pop	{r4, r5, r6, pc}
			usb_dc_ep_clear_stall(ep);
    247a:	f001 ff99 	bl	43b0 <usb_dc_ep_clear_stall>
			if (usb_dev.status_callback) {
    247e:	69f3      	ldr	r3, [r6, #28]
    2480:	2b00      	cmp	r3, #0
    2482:	d0f7      	beq.n	2474 <usb_halt_endpoint_req.isra.0+0x34>
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    2484:	f10d 0107 	add.w	r1, sp, #7
    2488:	2009      	movs	r0, #9
    248a:	e7f2      	b.n	2472 <usb_halt_endpoint_req.isra.0+0x32>
    248c:	20000774 	.word	0x20000774

00002490 <set_endpoint>:
{
    2490:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ep_cfg.ep_addr = ep_desc->bEndpointAddress;
    2492:	7886      	ldrb	r6, [r0, #2]
    2494:	f88d 6000 	strb.w	r6, [sp]
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    2498:	7903      	ldrb	r3, [r0, #4]
    249a:	7942      	ldrb	r2, [r0, #5]
	if (ep_bm & usb_dev.ep_bm) {
    249c:	4c1c      	ldr	r4, [pc, #112]	; (2510 <set_endpoint+0x80>)
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    249e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    24a2:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    24a6:	78c3      	ldrb	r3, [r0, #3]
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    24a8:	4630      	mov	r0, r6
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    24aa:	f003 0303 	and.w	r3, r3, #3
    24ae:	f88d 3004 	strb.w	r3, [sp, #4]
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    24b2:	f006 fef1 	bl	9298 <get_ep_bm_from_addr>
	if (ep_bm & usb_dev.ep_bm) {
    24b6:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    24ba:	4218      	tst	r0, r3
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    24bc:	4605      	mov	r5, r0
	if (ep_bm & usb_dev.ep_bm) {
    24be:	d00b      	beq.n	24d8 <set_endpoint+0x48>
	usb_cancel_transfer(ep_cfg.ep_addr);
    24c0:	4630      	mov	r0, r6
    24c2:	f000 fd63 	bl	2f8c <usb_cancel_transfer>
	return disable_endpoint(ep_cfg.ep_addr) ? false : true;
    24c6:	4630      	mov	r0, r6
    24c8:	f7ff ff14 	bl	22f4 <disable_endpoint>
		if (!k_is_in_isr()) {
    24cc:	f007 fcd1 	bl	9e72 <k_is_in_isr>
    24d0:	b910      	cbnz	r0, 24d8 <set_endpoint+0x48>
	return z_impl_k_usleep(us);
    24d2:	2096      	movs	r0, #150	; 0x96
    24d4:	f006 f888 	bl	85e8 <z_impl_k_usleep>
	ret = usb_dc_ep_configure(&ep_cfg);
    24d8:	4668      	mov	r0, sp
    24da:	f001 ff1d 	bl	4318 <usb_dc_ep_configure>
	if (ret == -EALREADY) {
    24de:	f110 0f78 	cmn.w	r0, #120	; 0x78
    24e2:	d003      	beq.n	24ec <set_endpoint+0x5c>
	} else if (ret) {
    24e4:	b110      	cbz	r0, 24ec <set_endpoint+0x5c>
		return false;
    24e6:	2000      	movs	r0, #0
}
    24e8:	b002      	add	sp, #8
    24ea:	bd70      	pop	{r4, r5, r6, pc}
	ret = usb_dc_ep_enable(ep_cfg.ep_addr);
    24ec:	f89d 0000 	ldrb.w	r0, [sp]
    24f0:	f001 ff9a 	bl	4428 <usb_dc_ep_enable>
	if (ret == -EALREADY) {
    24f4:	f110 0f78 	cmn.w	r0, #120	; 0x78
    24f8:	d001      	beq.n	24fe <set_endpoint+0x6e>
	} else if (ret) {
    24fa:	2800      	cmp	r0, #0
    24fc:	d1f3      	bne.n	24e6 <set_endpoint+0x56>
	usb_dev.ep_bm |= ep_bm;
    24fe:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
	usb_dev.configured = true;
    2502:	2001      	movs	r0, #1
	usb_dev.ep_bm |= ep_bm;
    2504:	432b      	orrs	r3, r5
	usb_dev.configured = true;
    2506:	f884 00b9 	strb.w	r0, [r4, #185]	; 0xb9
	usb_dev.ep_bm |= ep_bm;
    250a:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	return true;
    250e:	e7eb      	b.n	24e8 <set_endpoint+0x58>
    2510:	20000774 	.word	0x20000774

00002514 <usb_handle_standard_request>:
{
    2514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (usb_dev.custom_req_handler &&
    2518:	4ea3      	ldr	r6, [pc, #652]	; (27a8 <usb_handle_standard_request+0x294>)
    251a:	69b3      	ldr	r3, [r6, #24]
{
    251c:	4604      	mov	r4, r0
    251e:	460f      	mov	r7, r1
    2520:	4615      	mov	r5, r2
	if (usb_dev.custom_req_handler &&
    2522:	b9fb      	cbnz	r3, 2564 <usb_handle_standard_request+0x50>
	switch (setup->RequestType.recipient) {
    2524:	7823      	ldrb	r3, [r4, #0]
    2526:	f003 031f 	and.w	r3, r3, #31
    252a:	2b01      	cmp	r3, #1
    252c:	f000 809d 	beq.w	266a <usb_handle_standard_request+0x156>
    2530:	2b02      	cmp	r3, #2
    2532:	f000 8104 	beq.w	273e <usb_handle_standard_request+0x22a>
    2536:	bb33      	cbnz	r3, 2586 <usb_handle_standard_request+0x72>
	if (usb_reqtype_is_to_host(setup)) {
    2538:	f994 0000 	ldrsb.w	r0, [r4]
	uint8_t *data = *data_buf;
    253c:	682a      	ldr	r2, [r5, #0]
		switch (setup->bRequest) {
    253e:	7861      	ldrb	r1, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2540:	2800      	cmp	r0, #0
    2542:	da34      	bge.n	25ae <usb_handle_standard_request+0x9a>
		switch (setup->bRequest) {
    2544:	2906      	cmp	r1, #6
    2546:	d012      	beq.n	256e <usb_handle_standard_request+0x5a>
    2548:	2908      	cmp	r1, #8
    254a:	d02b      	beq.n	25a4 <usb_handle_standard_request+0x90>
    254c:	b9d9      	cbnz	r1, 2586 <usb_handle_standard_request+0x72>
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    254e:	2301      	movs	r3, #1
    2550:	7013      	strb	r3, [r2, #0]
	data[1] = 0U;
    2552:	7051      	strb	r1, [r2, #1]
		data[0] |= (usb_dev.remote_wakeup ?
    2554:	f896 30c3 	ldrb.w	r3, [r6, #195]	; 0xc3
    2558:	005b      	lsls	r3, r3, #1
    255a:	f043 0301 	orr.w	r3, r3, #1
    255e:	7013      	strb	r3, [r2, #0]
		*len = 2;
    2560:	2302      	movs	r3, #2
    2562:	e12a      	b.n	27ba <usb_handle_standard_request+0x2a6>
	    !usb_dev.custom_req_handler(setup, len, data_buf)) {
    2564:	4798      	blx	r3
	if (usb_dev.custom_req_handler &&
    2566:	2800      	cmp	r0, #0
    2568:	d1dc      	bne.n	2524 <usb_handle_standard_request+0x10>
		return 0;
    256a:	2000      	movs	r0, #0
    256c:	e00d      	b.n	258a <usb_handle_standard_request+0x76>
			return usb_get_descriptor(setup, len, data_buf);
    256e:	8862      	ldrh	r2, [r4, #2]
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    2570:	0a10      	lsrs	r0, r2, #8
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    2572:	1f01      	subs	r1, r0, #4
    2574:	2901      	cmp	r1, #1
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    2576:	4684      	mov	ip, r0
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    2578:	d905      	bls.n	2586 <usb_handle_standard_request+0x72>
    257a:	2807      	cmp	r0, #7
    257c:	d803      	bhi.n	2586 <usb_handle_standard_request+0x72>
	p = (uint8_t *)usb_dev.descriptors;
    257e:	6a71      	ldr	r1, [r6, #36]	; 0x24
	index = USB_GET_DESCRIPTOR_INDEX(setup->wValue);
    2580:	b2d2      	uxtb	r2, r2
	while (p[DESC_bLength] != 0U) {
    2582:	780c      	ldrb	r4, [r1, #0]
    2584:	b91c      	cbnz	r4, 258e <usb_handle_standard_request+0x7a>
			rc = -EINVAL;
    2586:	f06f 0015 	mvn.w	r0, #21
}
    258a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (p[DESC_bDescriptorType] == type) {
    258e:	784e      	ldrb	r6, [r1, #1]
    2590:	4566      	cmp	r6, ip
    2592:	d103      	bne.n	259c <usb_handle_standard_request+0x88>
			if (cur_index == index) {
    2594:	429a      	cmp	r2, r3
    2596:	f000 810b 	beq.w	27b0 <usb_handle_standard_request+0x29c>
			cur_index++;
    259a:	3301      	adds	r3, #1
		p += p[DESC_bLength];
    259c:	4421      	add	r1, r4
    259e:	e7f0      	b.n	2582 <usb_handle_standard_request+0x6e>
			*len = p[DESC_bLength];
    25a0:	780b      	ldrb	r3, [r1, #0]
    25a2:	e10a      	b.n	27ba <usb_handle_standard_request+0x2a6>
			data[0] = usb_dev.configuration;
    25a4:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    25a8:	7013      	strb	r3, [r2, #0]
				*len = 1;
    25aa:	2301      	movs	r3, #1
    25ac:	e105      	b.n	27ba <usb_handle_standard_request+0x2a6>
		switch (setup->bRequest) {
    25ae:	3901      	subs	r1, #1
    25b0:	2908      	cmp	r1, #8
    25b2:	d8e8      	bhi.n	2586 <usb_handle_standard_request+0x72>
    25b4:	a301      	add	r3, pc, #4	; (adr r3, 25bc <usb_handle_standard_request+0xa8>)
    25b6:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
    25ba:	bf00      	nop
    25bc:	00002655 	.word	0x00002655
    25c0:	00002587 	.word	0x00002587
    25c4:	00002663 	.word	0x00002663
    25c8:	00002587 	.word	0x00002587
    25cc:	000025e1 	.word	0x000025e1
    25d0:	00002587 	.word	0x00002587
    25d4:	00002587 	.word	0x00002587
    25d8:	00002587 	.word	0x00002587
    25dc:	000025ed 	.word	0x000025ed
			return !usb_dc_set_address(setup->wValue);
    25e0:	78a0      	ldrb	r0, [r4, #2]
    25e2:	f001 fe87 	bl	42f4 <usb_dc_set_address>
		if (usb_handle_std_device_req(setup, len, data_buf) == false) {
    25e6:	2800      	cmp	r0, #0
    25e8:	d0bf      	beq.n	256a <usb_handle_standard_request+0x56>
    25ea:	e7cc      	b.n	2586 <usb_handle_standard_request+0x72>
	if (setup->wValue == 0U) {
    25ec:	8863      	ldrh	r3, [r4, #2]
	uint8_t *p = (uint8_t *)usb_dev.descriptors;
    25ee:	6a75      	ldr	r5, [r6, #36]	; 0x24
	if (setup->wValue == 0U) {
    25f0:	bb63      	cbnz	r3, 264c <usb_handle_standard_request+0x138>
		usb_reset_alt_setting();
    25f2:	f7ff fe95 	bl	2320 <usb_reset_alt_setting>
		usb_dev.configuration = setup->wValue;
    25f6:	8863      	ldrh	r3, [r4, #2]
    25f8:	f886 30ba 	strb.w	r3, [r6, #186]	; 0xba
		if (usb_dev.status_callback) {
    25fc:	69f3      	ldr	r3, [r6, #28]
    25fe:	2b00      	cmp	r3, #0
    2600:	d0b3      	beq.n	256a <usb_handle_standard_request+0x56>
			usb_dev.status_callback(USB_DC_CONFIGURED,
    2602:	496a      	ldr	r1, [pc, #424]	; (27ac <usb_handle_standard_request+0x298>)
    2604:	2003      	movs	r0, #3
    2606:	4798      	blx	r3
    2608:	e7af      	b.n	256a <usb_handle_standard_request+0x56>
		switch (p[DESC_bDescriptorType]) {
    260a:	786b      	ldrb	r3, [r5, #1]
    260c:	2b04      	cmp	r3, #4
    260e:	d010      	beq.n	2632 <usb_handle_standard_request+0x11e>
    2610:	2b05      	cmp	r3, #5
    2612:	d011      	beq.n	2638 <usb_handle_standard_request+0x124>
    2614:	2b02      	cmp	r3, #2
    2616:	d104      	bne.n	2622 <usb_handle_standard_request+0x10e>
			cur_config = p[CONF_DESC_bConfigurationValue];
    2618:	796f      	ldrb	r7, [r5, #5]
			if (cur_config == setup->wValue) {
    261a:	8863      	ldrh	r3, [r4, #2]
				found = true;
    261c:	42bb      	cmp	r3, r7
    261e:	bf08      	it	eq
    2620:	2001      	moveq	r0, #1
		p += p[DESC_bLength];
    2622:	782b      	ldrb	r3, [r5, #0]
    2624:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    2626:	782b      	ldrb	r3, [r5, #0]
    2628:	2b00      	cmp	r3, #0
    262a:	d1ee      	bne.n	260a <usb_handle_standard_request+0xf6>
	if (found) {
    262c:	2800      	cmp	r0, #0
    262e:	d0aa      	beq.n	2586 <usb_handle_standard_request+0x72>
    2630:	e7df      	b.n	25f2 <usb_handle_standard_request+0xde>
			cur_alt_setting =
    2632:	f895 8003 	ldrb.w	r8, [r5, #3]
			break;
    2636:	e7f4      	b.n	2622 <usb_handle_standard_request+0x10e>
			if ((cur_config != setup->wValue) ||
    2638:	8863      	ldrh	r3, [r4, #2]
    263a:	42bb      	cmp	r3, r7
    263c:	d1f1      	bne.n	2622 <usb_handle_standard_request+0x10e>
    263e:	f1b8 0f00 	cmp.w	r8, #0
    2642:	d1ee      	bne.n	2622 <usb_handle_standard_request+0x10e>
			found = set_endpoint((struct usb_ep_descriptor *)p);
    2644:	4628      	mov	r0, r5
    2646:	f7ff ff23 	bl	2490 <set_endpoint>
			break;
    264a:	e7ea      	b.n	2622 <usb_handle_standard_request+0x10e>
	uint8_t cur_config = 0xFF;
    264c:	27ff      	movs	r7, #255	; 0xff
	bool found = false;
    264e:	2000      	movs	r0, #0
	uint8_t cur_alt_setting = 0xFF;
    2650:	46b8      	mov	r8, r7
    2652:	e7e8      	b.n	2626 <usb_handle_standard_request+0x112>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    2654:	8863      	ldrh	r3, [r4, #2]
    2656:	2b01      	cmp	r3, #1
    2658:	d195      	bne.n	2586 <usb_handle_standard_request+0x72>
					usb_dev.remote_wakeup = false;
    265a:	2300      	movs	r3, #0
					usb_dev.remote_wakeup = true;
    265c:	f886 30c3 	strb.w	r3, [r6, #195]	; 0xc3
					return true;
    2660:	e783      	b.n	256a <usb_handle_standard_request+0x56>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    2662:	8863      	ldrh	r3, [r4, #2]
    2664:	2b01      	cmp	r3, #1
    2666:	d18e      	bne.n	2586 <usb_handle_standard_request+0x72>
    2668:	e7f8      	b.n	265c <usb_handle_standard_request+0x148>
	if (!is_device_configured() ||
    266a:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    266e:	f8d5 c000 	ldr.w	ip, [r5]
    2672:	2b00      	cmp	r3, #0
    2674:	d087      	beq.n	2586 <usb_handle_standard_request+0x72>
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    2676:	6a75      	ldr	r5, [r6, #36]	; 0x24
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
    2678:	88a3      	ldrh	r3, [r4, #4]
    267a:	f894 e004 	ldrb.w	lr, [r4, #4]
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    267e:	462a      	mov	r2, r5
	while (p[DESC_bLength] != 0U) {
    2680:	7810      	ldrb	r0, [r2, #0]
    2682:	2800      	cmp	r0, #0
    2684:	f43f af7f 	beq.w	2586 <usb_handle_standard_request+0x72>
		if (p[DESC_bDescriptorType] == USB_DESC_CONFIGURATION) {
    2688:	7851      	ldrb	r1, [r2, #1]
    268a:	2902      	cmp	r1, #2
    268c:	d104      	bne.n	2698 <usb_handle_standard_request+0x184>
			if (interface < cfg_descr->bNumInterfaces) {
    268e:	f892 8004 	ldrb.w	r8, [r2, #4]
    2692:	45f0      	cmp	r8, lr
    2694:	f200 8093 	bhi.w	27be <usb_handle_standard_request+0x2aa>
		p += p[DESC_bLength];
    2698:	4402      	add	r2, r0
    269a:	e7f1      	b.n	2680 <usb_handle_standard_request+0x16c>
			data[0] = 0U;
    269c:	f88c 2000 	strb.w	r2, [ip]
			data[1] = 0U;
    26a0:	f88c 2001 	strb.w	r2, [ip, #1]
			*len = 2;
    26a4:	6039      	str	r1, [r7, #0]
			return true;
    26a6:	e760      	b.n	256a <usb_handle_standard_request+0x56>
		p += p[DESC_bLength];
    26a8:	4415      	add	r5, r2
    26aa:	e094      	b.n	27d6 <usb_handle_standard_request+0x2c2>
		if (setup->bRequest == USB_SREQ_SET_INTERFACE) {
    26ac:	2a0b      	cmp	r2, #11
    26ae:	f47f af6a 	bne.w	2586 <usb_handle_standard_request+0x72>
	bool ret = false;
    26b2:	2700      	movs	r7, #0
	uint8_t cur_iface = 0xFF;
    26b4:	f04f 08ff 	mov.w	r8, #255	; 0xff
	uint8_t cur_alt_setting = 0xFF;
    26b8:	46c1      	mov	r9, r8
	const uint8_t *if_desc = NULL;
    26ba:	46ba      	mov	sl, r7
    26bc:	e006      	b.n	26cc <usb_handle_standard_request+0x1b8>
		switch (p[DESC_bDescriptorType]) {
    26be:	786b      	ldrb	r3, [r5, #1]
    26c0:	2b04      	cmp	r3, #4
    26c2:	d00f      	beq.n	26e4 <usb_handle_standard_request+0x1d0>
    26c4:	2b05      	cmp	r3, #5
    26c6:	d021      	beq.n	270c <usb_handle_standard_request+0x1f8>
		p += p[DESC_bLength];
    26c8:	782b      	ldrb	r3, [r5, #0]
    26ca:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    26cc:	782b      	ldrb	r3, [r5, #0]
    26ce:	2b00      	cmp	r3, #0
    26d0:	d1f5      	bne.n	26be <usb_handle_standard_request+0x1aa>
	if (usb_dev.status_callback) {
    26d2:	69f3      	ldr	r3, [r6, #28]
    26d4:	b113      	cbz	r3, 26dc <usb_handle_standard_request+0x1c8>
		usb_dev.status_callback(USB_DC_INTERFACE, if_desc);
    26d6:	4651      	mov	r1, sl
    26d8:	2007      	movs	r0, #7
    26da:	4798      	blx	r3
		if (usb_handle_std_interface_req(setup, len, data_buf) == false) {
    26dc:	2f00      	cmp	r7, #0
    26de:	f47f af44 	bne.w	256a <usb_handle_standard_request+0x56>
    26e2:	e750      	b.n	2586 <usb_handle_standard_request+0x72>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    26e4:	f895 8002 	ldrb.w	r8, [r5, #2]
			if (cur_iface == setup->wIndex &&
    26e8:	88a3      	ldrh	r3, [r4, #4]
			cur_alt_setting = p[INTF_DESC_bAlternateSetting];
    26ea:	f895 9003 	ldrb.w	r9, [r5, #3]
			if (cur_iface == setup->wIndex &&
    26ee:	4598      	cmp	r8, r3
    26f0:	d1ea      	bne.n	26c8 <usb_handle_standard_request+0x1b4>
			    cur_alt_setting == setup->wValue) {
    26f2:	8863      	ldrh	r3, [r4, #2]
			if (cur_iface == setup->wIndex &&
    26f4:	4599      	cmp	r9, r3
    26f6:	d1e7      	bne.n	26c8 <usb_handle_standard_request+0x1b4>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    26f8:	f1b8 0f07 	cmp.w	r8, #7
    26fc:	d81c      	bhi.n	2738 <usb_handle_standard_request+0x224>
		usb_dev.alt_setting[iface] = alt_setting;
    26fe:	eb06 0308 	add.w	r3, r6, r8
		return true;
    2702:	46aa      	mov	sl, r5
				ret = usb_set_alt_setting(setup->wIndex,
    2704:	f883 90bb 	strb.w	r9, [r3, #187]	; 0xbb
		return true;
    2708:	2701      	movs	r7, #1
    270a:	e7dd      	b.n	26c8 <usb_handle_standard_request+0x1b4>
			if (cur_iface == setup->wIndex) {
    270c:	88a3      	ldrh	r3, [r4, #4]
    270e:	4543      	cmp	r3, r8
    2710:	d1da      	bne.n	26c8 <usb_handle_standard_request+0x1b4>
	if (cur_alt_setting != alt_setting) {
    2712:	78a3      	ldrb	r3, [r4, #2]
    2714:	454b      	cmp	r3, r9
    2716:	d00a      	beq.n	272e <usb_handle_standard_request+0x21a>
		ret = reset_endpoint(ep_desc);
    2718:	78af      	ldrb	r7, [r5, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
    271a:	4638      	mov	r0, r7
    271c:	f000 fc36 	bl	2f8c <usb_cancel_transfer>
	return disable_endpoint(ep_cfg.ep_addr) ? false : true;
    2720:	4638      	mov	r0, r7
    2722:	f7ff fde7 	bl	22f4 <disable_endpoint>
    2726:	fab0 f780 	clz	r7, r0
    272a:	097f      	lsrs	r7, r7, #5
    272c:	e7cc      	b.n	26c8 <usb_handle_standard_request+0x1b4>
		ret = set_endpoint(ep_desc);
    272e:	4628      	mov	r0, r5
    2730:	f7ff feae 	bl	2490 <set_endpoint>
    2734:	4607      	mov	r7, r0
    2736:	e7c7      	b.n	26c8 <usb_handle_standard_request+0x1b4>
    2738:	46aa      	mov	sl, r5
	return false;
    273a:	2700      	movs	r7, #0
    273c:	e7c4      	b.n	26c8 <usb_handle_standard_request+0x1b4>
	if (usb_reqtype_is_to_host(setup)) {
    273e:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    2742:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2744:	2a00      	cmp	r2, #0
    2746:	da18      	bge.n	277a <usb_handle_standard_request+0x266>
		if (setup->bRequest == USB_SREQ_GET_STATUS) {
    2748:	2b00      	cmp	r3, #0
    274a:	f47f af1c 	bne.w	2586 <usb_handle_standard_request+0x72>
	uint8_t ep = setup->wIndex;
    274e:	7924      	ldrb	r4, [r4, #4]
    2750:	682d      	ldr	r5, [r5, #0]
	if (USB_EP_GET_IDX(ep) == 0) {
    2752:	0663      	lsls	r3, r4, #25
    2754:	d00a      	beq.n	276c <usb_handle_standard_request+0x258>
    2756:	4620      	mov	r0, r4
    2758:	f7ff fdea 	bl	2330 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    275c:	2800      	cmp	r0, #0
    275e:	f43f af12 	beq.w	2586 <usb_handle_standard_request+0x72>
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    2762:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    2766:	2b00      	cmp	r3, #0
    2768:	f43f af0d 	beq.w	2586 <usb_handle_standard_request+0x72>
		usb_dc_ep_is_stalled(ep, &data[0]);
    276c:	4629      	mov	r1, r5
    276e:	4620      	mov	r0, r4
    2770:	f001 fe3e 	bl	43f0 <usb_dc_ep_is_stalled>
		data[1] = 0U;
    2774:	2300      	movs	r3, #0
    2776:	706b      	strb	r3, [r5, #1]
    2778:	e6f2      	b.n	2560 <usb_handle_standard_request+0x4c>
		switch (setup->bRequest) {
    277a:	2b01      	cmp	r3, #1
    277c:	d008      	beq.n	2790 <usb_handle_standard_request+0x27c>
    277e:	2b03      	cmp	r3, #3
    2780:	f47f af01 	bne.w	2586 <usb_handle_standard_request+0x72>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    2784:	8863      	ldrh	r3, [r4, #2]
    2786:	2b00      	cmp	r3, #0
    2788:	f47f aefd 	bne.w	2586 <usb_handle_standard_request+0x72>
				return usb_halt_endpoint_req(setup, true);
    278c:	2101      	movs	r1, #1
    278e:	e003      	b.n	2798 <usb_handle_standard_request+0x284>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    2790:	8861      	ldrh	r1, [r4, #2]
    2792:	2900      	cmp	r1, #0
    2794:	f47f aef7 	bne.w	2586 <usb_handle_standard_request+0x72>
				return usb_halt_endpoint_req(setup, true);
    2798:	88a0      	ldrh	r0, [r4, #4]
    279a:	f7ff fe51 	bl	2440 <usb_halt_endpoint_req.isra.0>
		if (usb_handle_std_endpoint_req(setup, len, data_buf) == false) {
    279e:	2800      	cmp	r0, #0
    27a0:	f47f aee3 	bne.w	256a <usb_handle_standard_request+0x56>
    27a4:	e6ef      	b.n	2586 <usb_handle_standard_request+0x72>
    27a6:	bf00      	nop
    27a8:	20000774 	.word	0x20000774
    27ac:	2000082e 	.word	0x2000082e
		if (type == USB_DESC_CONFIGURATION) {
    27b0:	2802      	cmp	r0, #2
		*data = p;
    27b2:	6029      	str	r1, [r5, #0]
		if (type == USB_DESC_CONFIGURATION) {
    27b4:	f47f aef4 	bne.w	25a0 <usb_handle_standard_request+0x8c>
			*len = (p[CONF_DESC_wTotalLength]) |
    27b8:	884b      	ldrh	r3, [r1, #2]
		*len = 2;
    27ba:	603b      	str	r3, [r7, #0]
		return true;
    27bc:	e6d5      	b.n	256a <usb_handle_standard_request+0x56>
	if (usb_reqtype_is_to_host(setup)) {
    27be:	f994 0000 	ldrsb.w	r0, [r4]
		switch (setup->bRequest) {
    27c2:	7862      	ldrb	r2, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    27c4:	2800      	cmp	r0, #0
    27c6:	f6bf af71 	bge.w	26ac <usb_handle_standard_request+0x198>
		switch (setup->bRequest) {
    27ca:	2a00      	cmp	r2, #0
    27cc:	f43f af66 	beq.w	269c <usb_handle_standard_request+0x188>
    27d0:	2a0a      	cmp	r2, #10
    27d2:	f47f aed8 	bne.w	2586 <usb_handle_standard_request+0x72>
	while (p[DESC_bLength] != 0U) {
    27d6:	782a      	ldrb	r2, [r5, #0]
    27d8:	2a00      	cmp	r2, #0
    27da:	f43f aed4 	beq.w	2586 <usb_handle_standard_request+0x72>
		if (p[DESC_bDescriptorType] == USB_DESC_INTERFACE) {
    27de:	7869      	ldrb	r1, [r5, #1]
    27e0:	2904      	cmp	r1, #4
    27e2:	f47f af61 	bne.w	26a8 <usb_handle_standard_request+0x194>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    27e6:	78a9      	ldrb	r1, [r5, #2]
			if (cur_iface == setup->wIndex) {
    27e8:	428b      	cmp	r3, r1
    27ea:	f47f af5d 	bne.w	26a8 <usb_handle_standard_request+0x194>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    27ee:	2b07      	cmp	r3, #7
		return usb_dev.alt_setting[iface];
    27f0:	bf96      	itet	ls
    27f2:	199b      	addls	r3, r3, r6
	return 0;
    27f4:	2300      	movhi	r3, #0
		return usb_dev.alt_setting[iface];
    27f6:	f893 30bb 	ldrbls.w	r3, [r3, #187]	; 0xbb
				data[0] = usb_get_alt_setting(cur_iface);
    27fa:	f88c 3000 	strb.w	r3, [ip]
    27fe:	e6d4      	b.n	25aa <usb_handle_standard_request+0x96>

00002800 <usb_data_to_host>:
{
    2800:	b513      	push	{r0, r1, r4, lr}
	if (usb_dev.zlp_flag == false) {
    2802:	4c16      	ldr	r4, [pc, #88]	; (285c <usb_data_to_host+0x5c>)
    2804:	7d23      	ldrb	r3, [r4, #20]
    2806:	b9f3      	cbnz	r3, 2846 <usb_data_to_host+0x46>
		uint32_t chunk = usb_dev.data_buf_residue;
    2808:	68e2      	ldr	r2, [r4, #12]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    280a:	68a1      	ldr	r1, [r4, #8]
		uint32_t chunk = usb_dev.data_buf_residue;
    280c:	9201      	str	r2, [sp, #4]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    280e:	ab01      	add	r3, sp, #4
    2810:	2080      	movs	r0, #128	; 0x80
    2812:	f006 fd4f 	bl	92b4 <usb_write>
		usb_dev.data_buf += chunk;
    2816:	9a01      	ldr	r2, [sp, #4]
    2818:	68a3      	ldr	r3, [r4, #8]
    281a:	4413      	add	r3, r2
    281c:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    281e:	68e3      	ldr	r3, [r4, #12]
    2820:	1a9b      	subs	r3, r3, r2
    2822:	60e3      	str	r3, [r4, #12]
		if (!usb_dev.data_buf_residue && chunk &&
    2824:	b96b      	cbnz	r3, 2842 <usb_data_to_host+0x42>
    2826:	b162      	cbz	r2, 2842 <usb_data_to_host+0x42>
		    usb_dev.setup.wLength > usb_dev.data_buf_len) {
    2828:	6923      	ldr	r3, [r4, #16]
    282a:	88e2      	ldrh	r2, [r4, #6]
		if (!usb_dev.data_buf_residue && chunk &&
    282c:	429a      	cmp	r2, r3
    282e:	dd08      	ble.n	2842 <usb_data_to_host+0x42>
			if (!(usb_dev.data_buf_len % usb_dev.mps0)) {
    2830:	f894 20c8 	ldrb.w	r2, [r4, #200]	; 0xc8
    2834:	fb93 f1f2 	sdiv	r1, r3, r2
    2838:	fb02 3311 	mls	r3, r2, r1, r3
    283c:	b90b      	cbnz	r3, 2842 <usb_data_to_host+0x42>
				usb_dev.zlp_flag = true;
    283e:	2301      	movs	r3, #1
    2840:	7523      	strb	r3, [r4, #20]
}
    2842:	b002      	add	sp, #8
    2844:	bd10      	pop	{r4, pc}
		usb_dev.zlp_flag = false;
    2846:	2300      	movs	r3, #0
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    2848:	461a      	mov	r2, r3
    284a:	4619      	mov	r1, r3
    284c:	2080      	movs	r0, #128	; 0x80
		usb_dev.zlp_flag = false;
    284e:	7523      	strb	r3, [r4, #20]
}
    2850:	b002      	add	sp, #8
    2852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    2856:	f001 be11 	b.w	447c <usb_dc_ep_write>
    285a:	bf00      	nop
    285c:	20000774 	.word	0x20000774

00002860 <usb_handle_control_transfer>:
{
    2860:	b530      	push	{r4, r5, lr}
    2862:	b085      	sub	sp, #20
	uint32_t chunk = 0U;
    2864:	2300      	movs	r3, #0
{
    2866:	4602      	mov	r2, r0
    2868:	460d      	mov	r5, r1
	uint32_t chunk = 0U;
    286a:	9301      	str	r3, [sp, #4]
	if (ep == USB_CONTROL_EP_OUT && ep_status == USB_DC_EP_SETUP) {
    286c:	2800      	cmp	r0, #0
    286e:	d158      	bne.n	2922 <usb_handle_control_transfer+0xc2>
    2870:	2900      	cmp	r1, #0
    2872:	d135      	bne.n	28e0 <usb_handle_control_transfer+0x80>
		if (usb_dc_ep_read(ep, (uint8_t *)&setup_raw,
    2874:	2208      	movs	r2, #8
    2876:	460b      	mov	r3, r1
    2878:	eb0d 0102 	add.w	r1, sp, r2
    287c:	f006 ff11 	bl	96a2 <usb_dc_ep_read>
    2880:	2800      	cmp	r0, #0
    2882:	da04      	bge.n	288e <usb_handle_control_transfer+0x2e>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    2884:	2080      	movs	r0, #128	; 0x80
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    2886:	f001 fd6b 	bl	4360 <usb_dc_ep_set_stall>
}
    288a:	b005      	add	sp, #20
    288c:	bd30      	pop	{r4, r5, pc}
		setup->bmRequestType = setup_raw.bmRequestType;
    288e:	4c2a      	ldr	r4, [pc, #168]	; (2938 <usb_handle_control_transfer+0xd8>)
    2890:	9a02      	ldr	r2, [sp, #8]
    2892:	6022      	str	r2, [r4, #0]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    2894:	9a03      	ldr	r2, [sp, #12]
    2896:	6062      	str	r2, [r4, #4]
		usb_dev.data_buf = usb_dev.req_data;
    2898:	f104 0238 	add.w	r2, r4, #56	; 0x38
    289c:	60a2      	str	r2, [r4, #8]
		if (usb_reqtype_is_to_device(setup)) {
    289e:	f99d 2008 	ldrsb.w	r2, [sp, #8]
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
    28a2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
		usb_dev.zlp_flag = false;
    28a6:	7525      	strb	r5, [r4, #20]
		if (usb_reqtype_is_to_device(setup)) {
    28a8:	2a00      	cmp	r2, #0
		usb_dev.data_buf_residue = 0;
    28aa:	e9c4 5503 	strd	r5, r5, [r4, #12]
		if (usb_reqtype_is_to_device(setup)) {
    28ae:	db0a      	blt.n	28c6 <usb_handle_control_transfer+0x66>
			if (setup->wLength > CONFIG_USB_REQUEST_BUFFER_SIZE) {
    28b0:	2b80      	cmp	r3, #128	; 0x80
    28b2:	d904      	bls.n	28be <usb_handle_control_transfer+0x5e>
				usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    28b4:	2080      	movs	r0, #128	; 0x80
    28b6:	f001 fd53 	bl	4360 <usb_dc_ep_set_stall>
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    28ba:	2000      	movs	r0, #0
    28bc:	e7e3      	b.n	2886 <usb_handle_control_transfer+0x26>
			if (setup->wLength) {
    28be:	b113      	cbz	r3, 28c6 <usb_handle_control_transfer+0x66>
				usb_dev.data_buf_residue = setup->wLength;
    28c0:	e9c4 3303 	strd	r3, r3, [r4, #12]
				return;
    28c4:	e7e1      	b.n	288a <usb_handle_control_transfer+0x2a>
		if (!usb_handle_request(setup,
    28c6:	f7ff fd4f 	bl	2368 <usb_handle_request.constprop.0>
    28ca:	2800      	cmp	r0, #0
    28cc:	d0da      	beq.n	2884 <usb_handle_control_transfer+0x24>
		usb_dev.data_buf_residue = MIN(usb_dev.data_buf_len,
    28ce:	88e2      	ldrh	r2, [r4, #6]
    28d0:	6923      	ldr	r3, [r4, #16]
    28d2:	429a      	cmp	r2, r3
    28d4:	bfd4      	ite	le
    28d6:	60e2      	strle	r2, [r4, #12]
    28d8:	60e3      	strgt	r3, [r4, #12]
			usb_data_to_host();
    28da:	f7ff ff91 	bl	2800 <usb_data_to_host>
    28de:	e7d4      	b.n	288a <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue <= 0) {
    28e0:	4c15      	ldr	r4, [pc, #84]	; (2938 <usb_handle_control_transfer+0xd8>)
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    28e2:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
		if (usb_dev.data_buf_residue <= 0) {
    28e6:	2d00      	cmp	r5, #0
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    28e8:	ab01      	add	r3, sp, #4
		if (usb_dev.data_buf_residue <= 0) {
    28ea:	dc04      	bgt.n	28f6 <usb_handle_control_transfer+0x96>
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    28ec:	f006 fed9 	bl	96a2 <usb_dc_ep_read>
    28f0:	2800      	cmp	r0, #0
    28f2:	daca      	bge.n	288a <usb_handle_control_transfer+0x2a>
    28f4:	e7c6      	b.n	2884 <usb_handle_control_transfer+0x24>
		if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    28f6:	462a      	mov	r2, r5
    28f8:	f006 fed3 	bl	96a2 <usb_dc_ep_read>
    28fc:	2800      	cmp	r0, #0
    28fe:	dbd9      	blt.n	28b4 <usb_handle_control_transfer+0x54>
		usb_dev.data_buf += chunk;
    2900:	9a01      	ldr	r2, [sp, #4]
    2902:	68a3      	ldr	r3, [r4, #8]
    2904:	4413      	add	r3, r2
    2906:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    2908:	68e3      	ldr	r3, [r4, #12]
    290a:	1a9b      	subs	r3, r3, r2
    290c:	60e3      	str	r3, [r4, #12]
		if (usb_dev.data_buf_residue == 0) {
    290e:	2b00      	cmp	r3, #0
    2910:	d1bb      	bne.n	288a <usb_handle_control_transfer+0x2a>
			usb_dev.data_buf = usb_dev.req_data;
    2912:	f104 0338 	add.w	r3, r4, #56	; 0x38
    2916:	60a3      	str	r3, [r4, #8]
			if (!usb_handle_request(setup,
    2918:	f7ff fd26 	bl	2368 <usb_handle_request.constprop.0>
    291c:	2800      	cmp	r0, #0
    291e:	d1dc      	bne.n	28da <usb_handle_control_transfer+0x7a>
    2920:	e7b0      	b.n	2884 <usb_handle_control_transfer+0x24>
	} else if (ep == USB_CONTROL_EP_IN) {
    2922:	2880      	cmp	r0, #128	; 0x80
    2924:	d1b1      	bne.n	288a <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue != 0 || usb_dev.zlp_flag == true) {
    2926:	4b04      	ldr	r3, [pc, #16]	; (2938 <usb_handle_control_transfer+0xd8>)
    2928:	68da      	ldr	r2, [r3, #12]
    292a:	2a00      	cmp	r2, #0
    292c:	d1d5      	bne.n	28da <usb_handle_control_transfer+0x7a>
    292e:	7d1b      	ldrb	r3, [r3, #20]
    2930:	2b00      	cmp	r3, #0
    2932:	d1d2      	bne.n	28da <usb_handle_control_transfer+0x7a>
    2934:	e7a9      	b.n	288a <usb_handle_control_transfer+0x2a>
    2936:	bf00      	nop
    2938:	20000774 	.word	0x20000774

0000293c <usb_set_config>:
	usb_dev.descriptors = usb_descriptors;
    293c:	4b05      	ldr	r3, [pc, #20]	; (2954 <usb_set_config+0x18>)
	usb_dev.req_handlers[type] = handler;
    293e:	4a06      	ldr	r2, [pc, #24]	; (2958 <usb_set_config+0x1c>)
    2940:	629a      	str	r2, [r3, #40]	; 0x28
    2942:	4a06      	ldr	r2, [pc, #24]	; (295c <usb_set_config+0x20>)
    2944:	62da      	str	r2, [r3, #44]	; 0x2c
    2946:	4a06      	ldr	r2, [pc, #24]	; (2960 <usb_set_config+0x24>)
    2948:	631a      	str	r2, [r3, #48]	; 0x30
	usb_dev.custom_req_handler = handler;
    294a:	4a06      	ldr	r2, [pc, #24]	; (2964 <usb_set_config+0x28>)
	usb_dev.descriptors = usb_descriptors;
    294c:	6258      	str	r0, [r3, #36]	; 0x24
	usb_dev.custom_req_handler = handler;
    294e:	619a      	str	r2, [r3, #24]

	/* register class request handlers for each interface*/
	usb_register_custom_req_handler(custom_handler);

	return 0;
}
    2950:	2000      	movs	r0, #0
    2952:	4770      	bx	lr
    2954:	20000774 	.word	0x20000774
    2958:	00002515 	.word	0x00002515
    295c:	00002219 	.word	0x00002219
    2960:	000022b9 	.word	0x000022b9
    2964:	00002259 	.word	0x00002259

00002968 <usb_device_init>:
/*
 * This function configures the USB device stack based on USB descriptor and
 * usb_cfg_data.
 */
static int usb_device_init(void)
{
    2968:	b510      	push	{r4, lr}
	uint8_t *device_descriptor;

	if (usb_dev.enabled == true) {
    296a:	4b08      	ldr	r3, [pc, #32]	; (298c <usb_device_init+0x24>)
    296c:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
    2970:	b934      	cbnz	r4, 2980 <usb_device_init+0x18>
		return -EALREADY;
	}

	/* register device descriptor */
	device_descriptor = usb_get_device_descriptor();
    2972:	f000 f8e3 	bl	2b3c <usb_get_device_descriptor>
	if (!device_descriptor) {
    2976:	b130      	cbz	r0, 2986 <usb_device_init+0x1e>
		LOG_ERR("Failed to configure USB device stack");
		return -1;
	}

	usb_set_config(device_descriptor);
    2978:	f7ff ffe0 	bl	293c <usb_set_config>

	if (IS_ENABLED(CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT)) {
		return usb_enable(NULL);
	}

	return 0;
    297c:	4620      	mov	r0, r4
}
    297e:	bd10      	pop	{r4, pc}
		return -EALREADY;
    2980:	f06f 0077 	mvn.w	r0, #119	; 0x77
    2984:	e7fb      	b.n	297e <usb_device_init+0x16>
		return -1;
    2986:	f04f 30ff 	mov.w	r0, #4294967295
    298a:	e7f8      	b.n	297e <usb_device_init+0x16>
    298c:	20000774 	.word	0x20000774

00002990 <usb_enable>:
{
    2990:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	struct usb_device_descriptor *dev_desc = (void *)usb_dev.descriptors;
    2994:	4d41      	ldr	r5, [pc, #260]	; (2a9c <usb_enable+0x10c>)
{
    2996:	4604      	mov	r4, r0
	struct usb_device_descriptor *dev_desc = (void *)usb_dev.descriptors;
    2998:	6a6f      	ldr	r7, [r5, #36]	; 0x24
	return z_impl_k_mutex_lock(mutex, timeout);
    299a:	4841      	ldr	r0, [pc, #260]	; (2aa0 <usb_enable+0x110>)
    299c:	f04f 32ff 	mov.w	r2, #4294967295
    29a0:	f04f 33ff 	mov.w	r3, #4294967295
    29a4:	f005 f8b6 	bl	7b14 <z_impl_k_mutex_lock>
	if (usb_dev.enabled == true) {
    29a8:	f895 60b8 	ldrb.w	r6, [r5, #184]	; 0xb8
    29ac:	2e00      	cmp	r6, #0
    29ae:	d16e      	bne.n	2a8e <usb_enable+0xfe>
	usb_dev.status_callback = cb;
    29b0:	483c      	ldr	r0, [pc, #240]	; (2aa4 <usb_enable+0x114>)
	usb_dev.user_status_callback = status_cb;
    29b2:	622c      	str	r4, [r5, #32]
	usb_dev.status_callback = cb;
    29b4:	61e8      	str	r0, [r5, #28]
	usb_dc_set_status_callback(forward_status_cb);
    29b6:	f001 fe7b 	bl	46b0 <usb_dc_set_status_callback>
	ret = usb_dc_attach();
    29ba:	f001 fc69 	bl	4290 <usb_dc_attach>
	if (ret < 0) {
    29be:	1e04      	subs	r4, r0, #0
    29c0:	db49      	blt.n	2a56 <usb_enable+0xc6>
	ret = usb_transfer_init();
    29c2:	f000 fb25 	bl	3010 <usb_transfer_init>
	if (ret < 0) {
    29c6:	1e04      	subs	r4, r0, #0
    29c8:	db45      	blt.n	2a56 <usb_enable+0xc6>
	if (dev_desc->bDescriptorType != USB_DESC_DEVICE ||
    29ca:	787b      	ldrb	r3, [r7, #1]
    29cc:	2b01      	cmp	r3, #1
    29ce:	d161      	bne.n	2a94 <usb_enable+0x104>
	    dev_desc->bMaxPacketSize0 == 0) {
    29d0:	79fb      	ldrb	r3, [r7, #7]
	if (dev_desc->bDescriptorType != USB_DESC_DEVICE ||
    29d2:	2b00      	cmp	r3, #0
    29d4:	d05e      	beq.n	2a94 <usb_enable+0x104>
	ret = usb_dc_ep_configure(&ep0_cfg);
    29d6:	4668      	mov	r0, sp
	usb_dev.mps0 = dev_desc->bMaxPacketSize0;
    29d8:	f885 30c8 	strb.w	r3, [r5, #200]	; 0xc8
	ep0_cfg.ep_mps = usb_dev.mps0;
    29dc:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep0_cfg.ep_type = USB_DC_EP_CONTROL;
    29e0:	f88d 6004 	strb.w	r6, [sp, #4]
	ep0_cfg.ep_addr = USB_CONTROL_EP_OUT;
    29e4:	f88d 6000 	strb.w	r6, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    29e8:	f001 fc96 	bl	4318 <usb_dc_ep_configure>
	if (ret < 0) {
    29ec:	1e04      	subs	r4, r0, #0
    29ee:	db32      	blt.n	2a56 <usb_enable+0xc6>
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    29f0:	2780      	movs	r7, #128	; 0x80
	ret = usb_dc_ep_configure(&ep0_cfg);
    29f2:	4668      	mov	r0, sp
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    29f4:	f88d 7000 	strb.w	r7, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    29f8:	f001 fc8e 	bl	4318 <usb_dc_ep_configure>
	if (ret < 0) {
    29fc:	1e04      	subs	r4, r0, #0
    29fe:	db2a      	blt.n	2a56 <usb_enable+0xc6>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_OUT,
    2a00:	4929      	ldr	r1, [pc, #164]	; (2aa8 <usb_enable+0x118>)
    2a02:	4630      	mov	r0, r6
    2a04:	f001 fe40 	bl	4688 <usb_dc_ep_set_callback>
	if (ret < 0) {
    2a08:	1e04      	subs	r4, r0, #0
    2a0a:	db24      	blt.n	2a56 <usb_enable+0xc6>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_IN,
    2a0c:	4926      	ldr	r1, [pc, #152]	; (2aa8 <usb_enable+0x118>)
    2a0e:	4638      	mov	r0, r7
    2a10:	f001 fe3a 	bl	4688 <usb_dc_ep_set_callback>
	if (ret < 0) {
    2a14:	1e04      	subs	r4, r0, #0
    2a16:	db1e      	blt.n	2a56 <usb_enable+0xc6>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2a18:	4c24      	ldr	r4, [pc, #144]	; (2aac <usb_enable+0x11c>)
    2a1a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 2ab0 <usb_enable+0x120>
    2a1e:	4544      	cmp	r4, r8
    2a20:	d320      	bcc.n	2a64 <usb_enable+0xd4>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_OUT);
    2a22:	2000      	movs	r0, #0
    2a24:	f001 fd00 	bl	4428 <usb_dc_ep_enable>
	if (ret < 0) {
    2a28:	1e04      	subs	r4, r0, #0
    2a2a:	db14      	blt.n	2a56 <usb_enable+0xc6>
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_OUT);
    2a2c:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    2a30:	2080      	movs	r0, #128	; 0x80
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_OUT);
    2a32:	f043 0301 	orr.w	r3, r3, #1
    2a36:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    2a3a:	f001 fcf5 	bl	4428 <usb_dc_ep_enable>
	if (ret < 0) {
    2a3e:	1e04      	subs	r4, r0, #0
    2a40:	db09      	blt.n	2a56 <usb_enable+0xc6>
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_IN);
    2a42:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
    2a46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    2a4a:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	usb_dev.enabled = true;
    2a4e:	2301      	movs	r3, #1
    2a50:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
	ret = 0;
    2a54:	2400      	movs	r4, #0
	return z_impl_k_mutex_unlock(mutex);
    2a56:	4812      	ldr	r0, [pc, #72]	; (2aa0 <usb_enable+0x110>)
    2a58:	f005 f8d6 	bl	7c08 <z_impl_k_mutex_unlock>
}
    2a5c:	4620      	mov	r0, r4
    2a5e:	b002      	add	sp, #8
    2a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ep_data = cfg_data->endpoint;
    2a64:	6a27      	ldr	r7, [r4, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2a66:	2600      	movs	r6, #0
    2a68:	7f22      	ldrb	r2, [r4, #28]
    2a6a:	b2f3      	uxtb	r3, r6
    2a6c:	429a      	cmp	r2, r3
    2a6e:	d801      	bhi.n	2a74 <usb_enable+0xe4>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2a70:	3424      	adds	r4, #36	; 0x24
    2a72:	e7d4      	b.n	2a1e <usb_enable+0x8e>
			if (usb_dc_ep_set_callback(ep_data[n].ep_addr,
    2a74:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
    2a78:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
    2a7c:	7910      	ldrb	r0, [r2, #4]
    2a7e:	f001 fe03 	bl	4688 <usb_dc_ep_set_callback>
    2a82:	3601      	adds	r6, #1
    2a84:	2800      	cmp	r0, #0
    2a86:	d0ef      	beq.n	2a68 <usb_enable+0xd8>
    2a88:	f04f 34ff 	mov.w	r4, #4294967295
    2a8c:	e7e3      	b.n	2a56 <usb_enable+0xc6>
		ret = -EALREADY;
    2a8e:	f06f 0477 	mvn.w	r4, #119	; 0x77
    2a92:	e7e0      	b.n	2a56 <usb_enable+0xc6>
		ret = -EINVAL;
    2a94:	f06f 0415 	mvn.w	r4, #21
    2a98:	e7dd      	b.n	2a56 <usb_enable+0xc6>
    2a9a:	bf00      	nop
    2a9c:	20000774 	.word	0x20000774
    2aa0:	200001f4 	.word	0x200001f4
    2aa4:	00002395 	.word	0x00002395
    2aa8:	00002861 	.word	0x00002861
    2aac:	2000030c 	.word	0x2000030c
    2ab0:	20000330 	.word	0x20000330

00002ab4 <usb_update_sn_string_descriptor>:
 * case the device ID returned by the HWINFO driver is bigger, the lower
 * part is used for the USB Serial Number, as that part is usually having
 * more entropy.
 */
__weak uint8_t *usb_update_sn_string_descriptor(void)
{
    2ab4:	b530      	push	{r4, r5, lr}
	 * unless the user requested a longer serial number.
	 */
	const int usblen = sizeof(CONFIG_USB_DEVICE_SN) / 2;
	uint8_t hwid[MAX(16, sizeof(CONFIG_USB_DEVICE_SN) / 2)];
	static uint8_t sn[sizeof(CONFIG_USB_DEVICE_SN) + 1];
	const char hex[] = "0123456789ABCDEF";
    2ab6:	4b1f      	ldr	r3, [pc, #124]	; (2b34 <usb_update_sn_string_descriptor+0x80>)
{
    2ab8:	b08b      	sub	sp, #44	; 0x2c
	const char hex[] = "0123456789ABCDEF";
    2aba:	aa05      	add	r2, sp, #20
    2abc:	f103 0510 	add.w	r5, r3, #16
    2ac0:	6818      	ldr	r0, [r3, #0]
    2ac2:	6859      	ldr	r1, [r3, #4]
    2ac4:	4614      	mov	r4, r2
    2ac6:	c403      	stmia	r4!, {r0, r1}
    2ac8:	3308      	adds	r3, #8
    2aca:	42ab      	cmp	r3, r5
    2acc:	4622      	mov	r2, r4
    2ace:	d1f7      	bne.n	2ac0 <usb_update_sn_string_descriptor+0xc>
    2ad0:	781b      	ldrb	r3, [r3, #0]
    2ad2:	7023      	strb	r3, [r4, #0]
	int hwlen, skip;

	memset(hwid, 0, sizeof(hwid));
    2ad4:	2210      	movs	r2, #16
    2ad6:	2100      	movs	r1, #0
    2ad8:	a801      	add	r0, sp, #4
    2ada:	f006 fd73 	bl	95c4 <memset>
	memset(sn, 0, sizeof(sn));
    2ade:	2212      	movs	r2, #18
    2ae0:	2100      	movs	r1, #0
    2ae2:	4815      	ldr	r0, [pc, #84]	; (2b38 <usb_update_sn_string_descriptor+0x84>)
    2ae4:	f006 fd6e 	bl	95c4 <memset>
		union { uintptr_t x; size_t val; } parm1 = { .val = length };
		return (ssize_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_HWINFO_GET_DEVICE_ID);
	}
#endif
	compiler_barrier();
	return z_impl_hwinfo_get_device_id(buffer, length);
    2ae8:	2110      	movs	r1, #16
    2aea:	a801      	add	r0, sp, #4
    2aec:	f006 fece 	bl	988c <z_impl_hwinfo_get_device_id>

	hwlen = hwinfo_get_device_id(hwid, sizeof(hwid));
	if (hwlen > 0) {
    2af0:	2800      	cmp	r0, #0
    2af2:	dd1b      	ble.n	2b2c <usb_update_sn_string_descriptor+0x78>
		skip = MAX(0, hwlen - usblen);
    2af4:	2808      	cmp	r0, #8
    2af6:	bfb8      	it	lt
    2af8:	2008      	movlt	r0, #8
    2afa:	3809      	subs	r0, #9
    2afc:	ab01      	add	r3, sp, #4
    2afe:	490e      	ldr	r1, [pc, #56]	; (2b38 <usb_update_sn_string_descriptor+0x84>)
    2b00:	181a      	adds	r2, r3, r0
		LOG_HEXDUMP_DBG(&hwid[skip], usblen, "Serial Number");
		for (int i = 0; i < usblen; i++) {
    2b02:	2000      	movs	r0, #0
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2b04:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    2b08:	ac0a      	add	r4, sp, #40	; 0x28
    2b0a:	eb04 1413 	add.w	r4, r4, r3, lsr #4
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2b0e:	f003 030f 	and.w	r3, r3, #15
    2b12:	3328      	adds	r3, #40	; 0x28
    2b14:	446b      	add	r3, sp
		for (int i = 0; i < usblen; i++) {
    2b16:	3001      	adds	r0, #1
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2b18:	f814 4c14 	ldrb.w	r4, [r4, #-20]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2b1c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2b20:	700c      	strb	r4, [r1, #0]
		for (int i = 0; i < usblen; i++) {
    2b22:	2808      	cmp	r0, #8
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2b24:	704b      	strb	r3, [r1, #1]
		for (int i = 0; i < usblen; i++) {
    2b26:	f101 0102 	add.w	r1, r1, #2
    2b2a:	d1eb      	bne.n	2b04 <usb_update_sn_string_descriptor+0x50>
		}
	}

	return sn;
}
    2b2c:	4802      	ldr	r0, [pc, #8]	; (2b38 <usb_update_sn_string_descriptor+0x84>)
    2b2e:	b00b      	add	sp, #44	; 0x2c
    2b30:	bd30      	pop	{r4, r5, pc}
    2b32:	bf00      	nop
    2b34:	0000aa9e 	.word	0x0000aa9e
    2b38:	2000155e 	.word	0x2000155e

00002b3c <usb_get_device_descriptor>:
	return 0;
}


uint8_t *usb_get_device_descriptor(void)
{
    2b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b40:	4c70      	ldr	r4, [pc, #448]	; (2d04 <usb_get_device_descriptor+0x1c8>)
    2b42:	b087      	sub	sp, #28
	uint8_t str_descr_idx = 0U;
    2b44:	f04f 0b00 	mov.w	fp, #0
    2b48:	2600      	movs	r6, #0
	uint32_t requested_ep = BIT(16) | BIT(0);
    2b4a:	f04f 1a01 	mov.w	sl, #65537	; 0x10001
	uint8_t numof_ifaces = 0U;
    2b4e:	46b0      	mov	r8, r6
	struct usb_cfg_data *cfg_data = NULL;
    2b50:	4635      	mov	r5, r6
	struct usb_cfg_descriptor *cfg_descr = NULL;
    2b52:	46b1      	mov	r9, r6
	while (head->bLength != 0U) {
    2b54:	7823      	ldrb	r3, [r4, #0]
    2b56:	b92b      	cbnz	r3, 2b64 <usb_get_device_descriptor+0x28>
	if ((head + 1) != __usb_descriptor_end) {
    2b58:	4b6b      	ldr	r3, [pc, #428]	; (2d08 <usb_get_device_descriptor+0x1cc>)
    2b5a:	3402      	adds	r4, #2
    2b5c:	429c      	cmp	r4, r3
    2b5e:	d1f3      	bne.n	2b48 <usb_get_device_descriptor+0xc>
	if (usb_fix_descriptor(__usb_descriptor_start)) {
		LOG_ERR("Failed to fixup USB descriptor");
		return NULL;
	}

	return (uint8_t *) __usb_descriptor_start;
    2b60:	4868      	ldr	r0, [pc, #416]	; (2d04 <usb_get_device_descriptor+0x1c8>)
    2b62:	e032      	b.n	2bca <usb_get_device_descriptor+0x8e>
		switch (head->bDescriptorType) {
    2b64:	7863      	ldrb	r3, [r4, #1]
    2b66:	2b05      	cmp	r3, #5
    2b68:	d81b      	bhi.n	2ba2 <usb_get_device_descriptor+0x66>
    2b6a:	e8df f003 	tbb	[pc, r3]
    2b6e:	0390      	.short	0x0390
    2b70:	3b1d90c8 	.word	0x3b1d90c8
	struct usb_dc_ep_cfg_data ep_cfg = {
    2b74:	2340      	movs	r3, #64	; 0x40
	ret = usb_dc_ep_check_cap(&ep_cfg);
    2b76:	a804      	add	r0, sp, #16
	struct usb_dc_ep_cfg_data ep_cfg = {
    2b78:	f88d b010 	strb.w	fp, [sp, #16]
    2b7c:	f8ad 3012 	strh.w	r3, [sp, #18]
    2b80:	f88d b014 	strb.w	fp, [sp, #20]
	ret = usb_dc_ep_check_cap(&ep_cfg);
    2b84:	f006 fd5c 	bl	9640 <usb_dc_ep_check_cap>
	if (ret) {
    2b88:	b140      	cbz	r0, 2b9c <usb_get_device_descriptor+0x60>
		ep_cfg.ep_mps = 8;
    2b8a:	2308      	movs	r3, #8
		ret = usb_dc_ep_check_cap(&ep_cfg);
    2b8c:	a804      	add	r0, sp, #16
		ep_cfg.ep_mps = 8;
    2b8e:	f8ad 3012 	strh.w	r3, [sp, #18]
		ret = usb_dc_ep_check_cap(&ep_cfg);
    2b92:	f006 fd55 	bl	9640 <usb_dc_ep_check_cap>
		if (ret) {
    2b96:	b108      	cbz	r0, 2b9c <usb_get_device_descriptor+0x60>
			ep_cfg.ep_mps = 0;
    2b98:	f8ad b012 	strh.w	fp, [sp, #18]
	desc->bMaxPacketSize0 = ep_cfg.ep_mps;
    2b9c:	f8bd 3012 	ldrh.w	r3, [sp, #18]
    2ba0:	71e3      	strb	r3, [r4, #7]
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
    2ba2:	7823      	ldrb	r3, [r4, #0]
    2ba4:	441c      	add	r4, r3
    2ba6:	e7d5      	b.n	2b54 <usb_get_device_descriptor+0x18>
			if (if_descr->bAlternateSetting) {
    2ba8:	78e3      	ldrb	r3, [r4, #3]
    2baa:	2b00      	cmp	r3, #0
    2bac:	d1f9      	bne.n	2ba2 <usb_get_device_descriptor+0x66>
			if (if_descr->bInterfaceNumber == 0U) {
    2bae:	78a3      	ldrb	r3, [r4, #2]
    2bb0:	b173      	cbz	r3, 2bd0 <usb_get_device_descriptor+0x94>
			numof_ifaces++;
    2bb2:	f108 0801 	add.w	r8, r8, #1
    2bb6:	fa5f f888 	uxtb.w	r8, r8
			break;
    2bba:	e7f2      	b.n	2ba2 <usb_get_device_descriptor+0x66>
		if (cfg_data->interface_descriptor == iface) {
    2bbc:	686a      	ldr	r2, [r5, #4]
    2bbe:	4294      	cmp	r4, r2
    2bc0:	d009      	beq.n	2bd6 <usb_get_device_descriptor+0x9a>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2bc2:	3524      	adds	r5, #36	; 0x24
    2bc4:	429d      	cmp	r5, r3
    2bc6:	d3f9      	bcc.n	2bbc <usb_get_device_descriptor+0x80>
		return NULL;
    2bc8:	2000      	movs	r0, #0
}
    2bca:	b007      	add	sp, #28
    2bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2bd0:	4d4e      	ldr	r5, [pc, #312]	; (2d0c <usb_get_device_descriptor+0x1d0>)
    2bd2:	4b4f      	ldr	r3, [pc, #316]	; (2d10 <usb_get_device_descriptor+0x1d4>)
    2bd4:	e7f6      	b.n	2bc4 <usb_get_device_descriptor+0x88>
				if (cfg_data->interface_config) {
    2bd6:	68ab      	ldr	r3, [r5, #8]
    2bd8:	2b00      	cmp	r3, #0
    2bda:	d0ea      	beq.n	2bb2 <usb_get_device_descriptor+0x76>
					cfg_data->interface_config(head,
    2bdc:	4641      	mov	r1, r8
    2bde:	4620      	mov	r0, r4
    2be0:	4798      	blx	r3
    2be2:	e7e6      	b.n	2bb2 <usb_get_device_descriptor+0x76>
			if (!cfg_data) {
    2be4:	2d00      	cmp	r5, #0
    2be6:	d0ef      	beq.n	2bc8 <usb_get_device_descriptor+0x8c>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    2be8:	2200      	movs	r2, #0
    2bea:	7f2b      	ldrb	r3, [r5, #28]
    2bec:	429a      	cmp	r2, r3
    2bee:	d2eb      	bcs.n	2bc8 <usb_get_device_descriptor+0x8c>
		if (ep_descr->bEndpointAddress != ep_data[i].ep_addr) {
    2bf0:	6a29      	ldr	r1, [r5, #32]
    2bf2:	78a0      	ldrb	r0, [r4, #2]
    2bf4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    2bf8:	790b      	ldrb	r3, [r1, #4]
    2bfa:	4298      	cmp	r0, r3
    2bfc:	d001      	beq.n	2c02 <usb_get_device_descriptor+0xc6>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    2bfe:	3201      	adds	r2, #1
    2c00:	e7f3      	b.n	2bea <usb_get_device_descriptor+0xae>
    2c02:	2701      	movs	r7, #1
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    2c04:	78e0      	ldrb	r0, [r4, #3]
    2c06:	f000 0003 	and.w	r0, r0, #3
    2c0a:	f88d 0014 	strb.w	r0, [sp, #20]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    2c0e:	7920      	ldrb	r0, [r4, #4]
    2c10:	f894 c005 	ldrb.w	ip, [r4, #5]
    2c14:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    2c18:	f8ad 0012 	strh.w	r0, [sp, #18]
			if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2c1c:	f994 0002 	ldrsb.w	r0, [r4, #2]
    2c20:	2800      	cmp	r0, #0
    2c22:	b2fb      	uxtb	r3, r7
    2c24:	da28      	bge.n	2c78 <usb_get_device_descriptor+0x13c>
				if ((*requested_ep & (1U << (idx + 16U)))) {
    2c26:	f107 0010 	add.w	r0, r7, #16
    2c2a:	f04f 0c01 	mov.w	ip, #1
    2c2e:	fa0c f000 	lsl.w	r0, ip, r0
    2c32:	ea10 0f0a 	tst.w	r0, sl
    2c36:	d126      	bne.n	2c86 <usb_get_device_descriptor+0x14a>
				ep_cfg.ep_addr = (USB_EP_DIR_IN | idx);
    2c38:	f043 0080 	orr.w	r0, r3, #128	; 0x80
    2c3c:	f88d 0010 	strb.w	r0, [sp, #16]
			if (!usb_dc_ep_check_cap(&ep_cfg)) {
    2c40:	a804      	add	r0, sp, #16
    2c42:	e9cd 1302 	strd	r1, r3, [sp, #8]
    2c46:	9201      	str	r2, [sp, #4]
    2c48:	f006 fcfa 	bl	9640 <usb_dc_ep_check_cap>
    2c4c:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
    2c50:	9b03      	ldr	r3, [sp, #12]
    2c52:	b9c0      	cbnz	r0, 2c86 <usb_get_device_descriptor+0x14a>
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
    2c54:	f89d 2010 	ldrb.w	r2, [sp, #16]
    2c58:	70a2      	strb	r2, [r4, #2]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2c5a:	f012 0f80 	tst.w	r2, #128	; 0x80
					*requested_ep |= (1U << (idx + 16U));
    2c5e:	bf18      	it	ne
    2c60:	3310      	addne	r3, #16
				ep_data[i].ep_addr = ep_cfg.ep_addr;
    2c62:	710a      	strb	r2, [r1, #4]
					*requested_ep |= (1U << (idx + 16U));
    2c64:	bf18      	it	ne
    2c66:	b2db      	uxtbne	r3, r3
    2c68:	f04f 0201 	mov.w	r2, #1
    2c6c:	bf14      	ite	ne
    2c6e:	409a      	lslne	r2, r3
					*requested_ep |= (1U << idx);
    2c70:	40ba      	lsleq	r2, r7
    2c72:	ea4a 0a02 	orr.w	sl, sl, r2
				return 0;
    2c76:	e794      	b.n	2ba2 <usb_get_device_descriptor+0x66>
				if ((*requested_ep & (1U << (idx)))) {
    2c78:	2001      	movs	r0, #1
    2c7a:	40b8      	lsls	r0, r7
    2c7c:	ea10 0f0a 	tst.w	r0, sl
    2c80:	d101      	bne.n	2c86 <usb_get_device_descriptor+0x14a>
    2c82:	4618      	mov	r0, r3
    2c84:	e7da      	b.n	2c3c <usb_get_device_descriptor+0x100>
		for (uint8_t idx = 1; idx < 16U; idx++) {
    2c86:	3701      	adds	r7, #1
    2c88:	2f10      	cmp	r7, #16
    2c8a:	d1bb      	bne.n	2c04 <usb_get_device_descriptor+0xc8>
    2c8c:	e7b7      	b.n	2bfe <usb_get_device_descriptor+0xc2>
			if (str_descr_idx == USB_DESC_SERIAL_NUMBER_IDX) {
    2c8e:	2e03      	cmp	r6, #3
    2c90:	d11d      	bne.n	2cce <usb_get_device_descriptor+0x192>
	uint8_t *runtime_sn =  usb_update_sn_string_descriptor();
    2c92:	f7ff ff0f 	bl	2ab4 <usb_update_sn_string_descriptor>
	if (!runtime_sn) {
    2c96:	4607      	mov	r7, r0
    2c98:	b168      	cbz	r0, 2cb6 <usb_get_device_descriptor+0x17a>
	runtime_sn_len = strlen(runtime_sn);
    2c9a:	f006 fc81 	bl	95a0 <strlen>
	if (!runtime_sn_len) {
    2c9e:	9001      	str	r0, [sp, #4]
    2ca0:	b148      	cbz	r0, 2cb6 <usb_get_device_descriptor+0x17a>
	default_sn_len = strlen(CONFIG_USB_DEVICE_SN);
    2ca2:	481c      	ldr	r0, [pc, #112]	; (2d14 <usb_get_device_descriptor+0x1d8>)
    2ca4:	f006 fc7c 	bl	95a0 <strlen>
	if (runtime_sn_len != default_sn_len) {
    2ca8:	9a01      	ldr	r2, [sp, #4]
    2caa:	4282      	cmp	r2, r0
    2cac:	d103      	bne.n	2cb6 <usb_get_device_descriptor+0x17a>
	memcpy(sn->bString, runtime_sn, runtime_sn_len);
    2cae:	4639      	mov	r1, r7
    2cb0:	1ca0      	adds	r0, r4, #2
    2cb2:	f006 fc7c 	bl	95ae <memcpy>
	int idx_max = USB_BSTRING_UTF16LE_IDX_MAX(str_descr->bLength);
    2cb6:	7823      	ldrb	r3, [r4, #0]
	for (int i = idx_max; i >= 0; i -= 2) {
    2cb8:	f06f 0102 	mvn.w	r1, #2
    2cbc:	18e2      	adds	r2, r4, r3
    2cbe:	1b09      	subs	r1, r1, r4
    2cc0:	eb04 0353 	add.w	r3, r4, r3, lsr #1
    2cc4:	42d1      	cmn	r1, r2
    2cc6:	d513      	bpl.n	2cf0 <usb_get_device_descriptor+0x1b4>
			str_descr_idx += 1U;
    2cc8:	3601      	adds	r6, #1
    2cca:	b2f6      	uxtb	r6, r6
			break;
    2ccc:	e769      	b.n	2ba2 <usb_get_device_descriptor+0x66>
			if (str_descr_idx) {
    2cce:	2e00      	cmp	r6, #0
    2cd0:	d1f1      	bne.n	2cb6 <usb_get_device_descriptor+0x17a>
				if (!cfg_descr) {
    2cd2:	f1b9 0f00 	cmp.w	r9, #0
    2cd6:	f43f af77 	beq.w	2bc8 <usb_get_device_descriptor+0x8c>
				sys_put_le16((uint8_t *)head - (uint8_t *)cfg_descr,
    2cda:	eba4 0309 	sub.w	r3, r4, r9
 *  @param val 16-bit integer in host endianness.
 *  @param dst Destination memory address to store the result.
 */
static inline void sys_put_le16(uint16_t val, uint8_t dst[2])
{
	dst[0] = val;
    2cde:	f889 3002 	strb.w	r3, [r9, #2]
	dst[1] = val >> 8;
    2ce2:	f3c3 2307 	ubfx	r3, r3, #8, #8
    2ce6:	f889 3003 	strb.w	r3, [r9, #3]
				cfg_descr->bNumInterfaces = numof_ifaces;
    2cea:	f889 8004 	strb.w	r8, [r9, #4]
    2cee:	e7eb      	b.n	2cc8 <usb_get_device_descriptor+0x18c>
		buf[i] = 0U;
    2cf0:	f802 bc01 	strb.w	fp, [r2, #-1]
		buf[i - 1] = buf[ascii_idx_max--];
    2cf4:	f813 0901 	ldrb.w	r0, [r3], #-1
    2cf8:	f802 0d02 	strb.w	r0, [r2, #-2]!
	for (int i = idx_max; i >= 0; i -= 2) {
    2cfc:	e7e2      	b.n	2cc4 <usb_get_device_descriptor+0x188>
		switch (head->bDescriptorType) {
    2cfe:	46a1      	mov	r9, r4
    2d00:	e74f      	b.n	2ba2 <usb_get_device_descriptor+0x66>
    2d02:	bf00      	nop
    2d04:	20000228 	.word	0x20000228
    2d08:	2000030b 	.word	0x2000030b
    2d0c:	2000030c 	.word	0x2000030c
    2d10:	20000330 	.word	0x20000330
    2d14:	0000aa9e 	.word	0x0000aa9e

00002d18 <usb_ep_get_transfer>:
/** Max number of parallel transfers */
static struct usb_transfer_data ut_data[CONFIG_USB_MAX_NUM_TRANSFERS];

/* Transfer management */
static struct usb_transfer_data *usb_ep_get_transfer(uint8_t ep)
{
    2d18:	b510      	push	{r4, lr}
    2d1a:	4b09      	ldr	r3, [pc, #36]	; (2d40 <usb_ep_get_transfer+0x28>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2d1c:	2100      	movs	r1, #0
    2d1e:	461a      	mov	r2, r3
		if (ut_data[i].ep == ep && ut_data[i].status != 0) {
    2d20:	781c      	ldrb	r4, [r3, #0]
    2d22:	4284      	cmp	r4, r0
    2d24:	d104      	bne.n	2d30 <usb_ep_get_transfer+0x18>
    2d26:	685c      	ldr	r4, [r3, #4]
    2d28:	b114      	cbz	r4, 2d30 <usb_ep_get_transfer+0x18>
			return &ut_data[i];
    2d2a:	eb02 1081 	add.w	r0, r2, r1, lsl #6
		}
	}

	return NULL;
}
    2d2e:	bd10      	pop	{r4, pc}
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2d30:	3101      	adds	r1, #1
    2d32:	2904      	cmp	r1, #4
    2d34:	f103 0340 	add.w	r3, r3, #64	; 0x40
    2d38:	d1f2      	bne.n	2d20 <usb_ep_get_transfer+0x8>
	return NULL;
    2d3a:	2000      	movs	r0, #0
    2d3c:	e7f7      	b.n	2d2e <usb_ep_get_transfer+0x16>
    2d3e:	bf00      	nop
    2d40:	20000840 	.word	0x20000840

00002d44 <usb_transfer_work>:

	return false;
}

static void usb_transfer_work(struct k_work *item)
{
    2d44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	uint8_t ep;

	trans = CONTAINER_OF(item, struct usb_transfer_data, work);
	ep = trans->ep;

	if (trans->status != -EBUSY) {
    2d48:	f850 3c28 	ldr.w	r3, [r0, #-40]
	ep = trans->ep;
    2d4c:	f810 6c2c 	ldrb.w	r6, [r0, #-44]
	if (trans->status != -EBUSY) {
    2d50:	3310      	adds	r3, #16
{
    2d52:	4604      	mov	r4, r0
	if (trans->status != -EBUSY) {
    2d54:	d110      	bne.n	2d78 <usb_transfer_work+0x34>
		/* transfer cancelled or already completed */
		LOG_DBG("Transfer cancelled or completed, ep 0x%02x", ep);
		goto done;
	}

	if (trans->flags & USB_TRANS_WRITE) {
    2d56:	6903      	ldr	r3, [r0, #16]
		if (!trans->bsize) {
    2d58:	f850 2c20 	ldr.w	r2, [r0, #-32]
	if (trans->flags & USB_TRANS_WRITE) {
    2d5c:	0799      	lsls	r1, r3, #30
    2d5e:	d53c      	bpl.n	2dda <usb_transfer_work+0x96>
		if (!trans->bsize) {
    2d60:	bb02      	cbnz	r2, 2da4 <usb_transfer_work+0x60>
			if (!(trans->flags & USB_TRANS_NO_ZLP)) {
    2d62:	f013 0304 	ands.w	r3, r3, #4
    2d66:	d104      	bne.n	2d72 <usb_transfer_work+0x2e>
				LOG_DBG("Transfer ZLP");
				usb_write(ep, NULL, 0, NULL);
    2d68:	461a      	mov	r2, r3
    2d6a:	4619      	mov	r1, r3
    2d6c:	4630      	mov	r0, r6
    2d6e:	f006 faa1 	bl	92b4 <usb_write>
			}
			trans->status = 0;
    2d72:	2300      	movs	r3, #0

		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
		if (ret) {
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
			/* transfer error */
			trans->status = -EINVAL;
    2d74:	f844 3c28 	str.w	r3, [r4, #-40]
		/* we expect mote data, clear NAK */
		usb_dc_ep_read_continue(ep);
	}

done:
	if (trans->status != -EBUSY && trans->cb) { /* Transfer complete */
    2d78:	f854 3c28 	ldr.w	r3, [r4, #-40]
    2d7c:	3310      	adds	r3, #16
    2d7e:	d00e      	beq.n	2d9e <usb_transfer_work+0x5a>
    2d80:	f854 5c18 	ldr.w	r5, [r4, #-24]
    2d84:	b15d      	cbz	r5, 2d9e <usb_transfer_work+0x5a>
		usb_transfer_callback cb = trans->cb;
		int tsize = trans->tsize;
    2d86:	f854 7c1c 	ldr.w	r7, [r4, #-28]
		void *priv = trans->priv;
    2d8a:	f854 8c14 	ldr.w	r8, [r4, #-20]

		if (k_is_in_isr()) {
    2d8e:	f007 f870 	bl	9e72 <k_is_in_isr>
    2d92:	2800      	cmp	r0, #0
    2d94:	d04c      	beq.n	2e30 <usb_transfer_work+0xec>
			/* reschedule completion in thread context */
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2d96:	482c      	ldr	r0, [pc, #176]	; (2e48 <usb_transfer_work+0x104>)
    2d98:	4621      	mov	r1, r4
    2d9a:	f007 f95e 	bl	a05a <k_work_submit_to_queue>
		k_sem_give(&trans->sem);

		/* Transfer completion callback */
		cb(ep, tsize, priv);
	}
}
    2d9e:	b002      	add	sp, #8
    2da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
    2da4:	f850 1c24 	ldr.w	r1, [r0, #-36]
    2da8:	ab01      	add	r3, sp, #4
    2daa:	4630      	mov	r0, r6
    2dac:	f006 fa82 	bl	92b4 <usb_write>
		if (ret) {
    2db0:	b110      	cbz	r0, 2db8 <usb_transfer_work+0x74>
			trans->status = -EINVAL;
    2db2:	f06f 0315 	mvn.w	r3, #21
    2db6:	e7dd      	b.n	2d74 <usb_transfer_work+0x30>
		trans->buffer += bytes;
    2db8:	9a01      	ldr	r2, [sp, #4]
    2dba:	f854 3c24 	ldr.w	r3, [r4, #-36]
    2dbe:	4413      	add	r3, r2
    2dc0:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    2dc4:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2dc8:	1a9b      	subs	r3, r3, r2
    2dca:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    2dce:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2dd2:	4413      	add	r3, r2
    2dd4:	f844 3c1c 	str.w	r3, [r4, #-28]
    2dd8:	e7ce      	b.n	2d78 <usb_transfer_work+0x34>
		ret = usb_dc_ep_read_wait(ep, trans->buffer, trans->bsize,
    2dda:	f850 1c24 	ldr.w	r1, [r0, #-36]
    2dde:	ab01      	add	r3, sp, #4
    2de0:	4630      	mov	r0, r6
    2de2:	f001 fbc7 	bl	4574 <usb_dc_ep_read_wait>
		if (ret) {
    2de6:	2800      	cmp	r0, #0
    2de8:	d1e3      	bne.n	2db2 <usb_transfer_work+0x6e>
		trans->buffer += bytes;
    2dea:	9d01      	ldr	r5, [sp, #4]
    2dec:	f854 3c24 	ldr.w	r3, [r4, #-36]
    2df0:	442b      	add	r3, r5
    2df2:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    2df6:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2dfa:	1b5b      	subs	r3, r3, r5
    2dfc:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    2e00:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2e04:	442b      	add	r3, r5
    2e06:	f844 3c1c 	str.w	r3, [r4, #-28]
		if (!bytes || (bytes % usb_dc_ep_mps(ep)) || !trans->bsize) {
    2e0a:	2d00      	cmp	r5, #0
    2e0c:	d0b1      	beq.n	2d72 <usb_transfer_work+0x2e>
    2e0e:	4630      	mov	r0, r6
    2e10:	f001 fc54 	bl	46bc <usb_dc_ep_mps>
    2e14:	fbb5 f3f0 	udiv	r3, r5, r0
    2e18:	fb03 5510 	mls	r5, r3, r0, r5
    2e1c:	2d00      	cmp	r5, #0
    2e1e:	d1a8      	bne.n	2d72 <usb_transfer_work+0x2e>
    2e20:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2e24:	2b00      	cmp	r3, #0
    2e26:	d0a4      	beq.n	2d72 <usb_transfer_work+0x2e>
		usb_dc_ep_read_continue(ep);
    2e28:	4630      	mov	r0, r6
    2e2a:	f001 fbeb 	bl	4604 <usb_dc_ep_read_continue>
    2e2e:	e7a3      	b.n	2d78 <usb_transfer_work+0x34>
		trans->cb = NULL;
    2e30:	f844 0c18 	str.w	r0, [r4, #-24]
	z_impl_k_sem_give(sem);
    2e34:	f1a4 0010 	sub.w	r0, r4, #16
    2e38:	f004 ff56 	bl	7ce8 <z_impl_k_sem_give>
		cb(ep, tsize, priv);
    2e3c:	4642      	mov	r2, r8
    2e3e:	4639      	mov	r1, r7
    2e40:	4630      	mov	r0, r6
    2e42:	47a8      	blx	r5
    2e44:	e7ab      	b.n	2d9e <usb_transfer_work+0x5a>
    2e46:	bf00      	nop
    2e48:	20000430 	.word	0x20000430

00002e4c <usb_transfer_ep_callback>:

void usb_transfer_ep_callback(uint8_t ep, enum usb_dc_ep_cb_status_code status)
{
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);

	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
    2e4c:	1e4b      	subs	r3, r1, #1
    2e4e:	2b01      	cmp	r3, #1
{
    2e50:	b573      	push	{r0, r1, r4, r5, r6, lr}
    2e52:	4606      	mov	r6, r0
    2e54:	460d      	mov	r5, r1
	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
    2e56:	d80f      	bhi.n	2e78 <usb_transfer_ep_callback+0x2c>
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
    2e58:	f7ff ff5e 	bl	2d18 <usb_ep_get_transfer>
		return;
	}

	if (!trans) {
    2e5c:	4604      	mov	r4, r0
    2e5e:	b968      	cbnz	r0, 2e7c <usb_transfer_ep_callback+0x30>
		if (status == USB_DC_EP_DATA_OUT) {
    2e60:	2d01      	cmp	r5, #1
    2e62:	d109      	bne.n	2e78 <usb_transfer_ep_callback+0x2c>
			 * so drain it).
			 */
			do {
				uint8_t data;

				usb_dc_ep_read_wait(ep, &data, 1, &bytes);
    2e64:	ab01      	add	r3, sp, #4
    2e66:	2201      	movs	r2, #1
    2e68:	f10d 0103 	add.w	r1, sp, #3
    2e6c:	4630      	mov	r0, r6
    2e6e:	f001 fb81 	bl	4574 <usb_dc_ep_read_wait>
			} while (bytes);
    2e72:	9b01      	ldr	r3, [sp, #4]
    2e74:	2b00      	cmp	r3, #0
    2e76:	d1f5      	bne.n	2e64 <usb_transfer_ep_callback+0x18>
		/* Read (out) needs to be done from ep_callback */
		usb_transfer_work(&trans->work);
	} else {
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
	}
}
    2e78:	b002      	add	sp, #8
    2e7a:	bd70      	pop	{r4, r5, r6, pc}
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
    2e7c:	f006 fff9 	bl	9e72 <k_is_in_isr>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2e80:	f104 012c 	add.w	r1, r4, #44	; 0x2c
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
    2e84:	b108      	cbz	r0, 2e8a <usb_transfer_ep_callback+0x3e>
    2e86:	2d01      	cmp	r5, #1
    2e88:	d105      	bne.n	2e96 <usb_transfer_ep_callback+0x4a>
		usb_transfer_work(&trans->work);
    2e8a:	4608      	mov	r0, r1
}
    2e8c:	b002      	add	sp, #8
    2e8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		usb_transfer_work(&trans->work);
    2e92:	f7ff bf57 	b.w	2d44 <usb_transfer_work>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2e96:	4803      	ldr	r0, [pc, #12]	; (2ea4 <usb_transfer_ep_callback+0x58>)
}
    2e98:	b002      	add	sp, #8
    2e9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2e9e:	f007 b8dc 	b.w	a05a <k_work_submit_to_queue>
    2ea2:	bf00      	nop
    2ea4:	20000430 	.word	0x20000430

00002ea8 <usb_transfer>:

int usb_transfer(uint8_t ep, uint8_t *data, size_t dlen, unsigned int flags,
		 usb_transfer_callback cb, void *cb_data)
{
    2ea8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2eac:	4606      	mov	r6, r0
    2eae:	9101      	str	r1, [sp, #4]
    2eb0:	4615      	mov	r5, r2
    2eb2:	4698      	mov	r8, r3
	struct usb_transfer_data *trans = NULL;
	int key, ret = 0;

	/* Parallel transfer to same endpoint is not supported. */
	if (usb_transfer_is_busy(ep)) {
    2eb4:	f006 fa46 	bl	9344 <usb_transfer_is_busy>
    2eb8:	4604      	mov	r4, r0
    2eba:	2800      	cmp	r0, #0
    2ebc:	d15c      	bne.n	2f78 <usb_transfer+0xd0>
	__asm__ volatile(
    2ebe:	f04f 0320 	mov.w	r3, #32
    2ec2:	f3ef 8a11 	mrs	sl, BASEPRI
    2ec6:	f383 8812 	msr	BASEPRI_MAX, r3
    2eca:	f3bf 8f6f 	isb	sy
	LOG_DBG("Transfer start, ep 0x%02x, data %p, dlen %zd",
		ep, data, dlen);

	key = irq_lock();

	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2ece:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 2f80 <usb_transfer+0xd8>
	return z_impl_k_sem_take(sem, timeout);
    2ed2:	2200      	movs	r2, #0
    2ed4:	2300      	movs	r3, #0
    2ed6:	4658      	mov	r0, fp
    2ed8:	f004 ff2a 	bl	7d30 <z_impl_k_sem_take>
		if (!k_sem_take(&ut_data[i].sem, K_NO_WAIT)) {
    2edc:	b970      	cbnz	r0, 2efc <usb_transfer+0x54>
		LOG_ERR("No transfer slot available");
		ret = -ENOMEM;
		goto done;
	}

	if (trans->status == -EBUSY) {
    2ede:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 2f84 <usb_transfer+0xdc>
    2ee2:	01a7      	lsls	r7, r4, #6
    2ee4:	eb09 1484 	add.w	r4, r9, r4, lsl #6
    2ee8:	6863      	ldr	r3, [r4, #4]
    2eea:	f113 0f10 	cmn.w	r3, #16
    2eee:	d114      	bne.n	2f1a <usb_transfer+0x72>
    2ef0:	9301      	str	r3, [sp, #4]
	z_impl_k_sem_give(sem);
    2ef2:	4658      	mov	r0, fp
    2ef4:	f004 fef8 	bl	7ce8 <z_impl_k_sem_give>
		/* A transfer is already ongoing and not completed */
		LOG_ERR("A transfer is already ongoing, ep 0x%02x", ep);
		k_sem_give(&trans->sem);
		ret = -EBUSY;
		goto done;
    2ef8:	9b01      	ldr	r3, [sp, #4]
    2efa:	e006      	b.n	2f0a <usb_transfer+0x62>
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2efc:	3401      	adds	r4, #1
    2efe:	2c04      	cmp	r4, #4
    2f00:	f10b 0b40 	add.w	fp, fp, #64	; 0x40
    2f04:	d1e5      	bne.n	2ed2 <usb_transfer+0x2a>
		ret = -ENOMEM;
    2f06:	f06f 030b 	mvn.w	r3, #11
	__asm__ volatile(
    2f0a:	f38a 8811 	msr	BASEPRI, sl
    2f0e:	f3bf 8f6f 	isb	sy
	}

done:
	irq_unlock(key);
	return ret;
}
    2f12:	4618      	mov	r0, r3
    2f14:	b003      	add	sp, #12
    2f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	trans->buffer = data;
    2f1a:	9b01      	ldr	r3, [sp, #4]
	trans->tsize = 0;
    2f1c:	6120      	str	r0, [r4, #16]
	trans->bsize = dlen;
    2f1e:	e9c4 3502 	strd	r3, r5, [r4, #8]
	trans->cb = cb;
    2f22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2f24:	6163      	str	r3, [r4, #20]
	trans->priv = cb_data;
    2f26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2f28:	61a3      	str	r3, [r4, #24]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
    2f2a:	4630      	mov	r0, r6
	trans->status = -EBUSY;
    2f2c:	f06f 030f 	mvn.w	r3, #15
	trans->ep = ep;
    2f30:	f809 6007 	strb.w	r6, [r9, r7]
	trans->flags = flags;
    2f34:	f8c4 803c 	str.w	r8, [r4, #60]	; 0x3c
	trans->status = -EBUSY;
    2f38:	6063      	str	r3, [r4, #4]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
    2f3a:	f001 fbbf 	bl	46bc <usb_dc_ep_mps>
    2f3e:	b158      	cbz	r0, 2f58 <usb_transfer+0xb0>
    2f40:	4630      	mov	r0, r6
    2f42:	f001 fbbb 	bl	46bc <usb_dc_ep_mps>
    2f46:	fbb5 f3f0 	udiv	r3, r5, r0
    2f4a:	fb03 5510 	mls	r5, r3, r0, r5
    2f4e:	b11d      	cbz	r5, 2f58 <usb_transfer+0xb0>
		trans->flags |= USB_TRANS_NO_ZLP;
    2f50:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2f52:	f043 0304 	orr.w	r3, r3, #4
    2f56:	63e3      	str	r3, [r4, #60]	; 0x3c
	if (flags & USB_TRANS_WRITE) {
    2f58:	f018 0f02 	tst.w	r8, #2
    2f5c:	d007      	beq.n	2f6e <usb_transfer+0xc6>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2f5e:	f107 012c 	add.w	r1, r7, #44	; 0x2c
    2f62:	4809      	ldr	r0, [pc, #36]	; (2f88 <usb_transfer+0xe0>)
    2f64:	4449      	add	r1, r9
    2f66:	f007 f878 	bl	a05a <k_work_submit_to_queue>
	int key, ret = 0;
    2f6a:	2300      	movs	r3, #0
    2f6c:	e7cd      	b.n	2f0a <usb_transfer+0x62>
		ret = usb_dc_ep_read_continue(ep);
    2f6e:	4630      	mov	r0, r6
    2f70:	f001 fb48 	bl	4604 <usb_dc_ep_read_continue>
    2f74:	4603      	mov	r3, r0
    2f76:	e7c8      	b.n	2f0a <usb_transfer+0x62>
		return -EBUSY;
    2f78:	f06f 030f 	mvn.w	r3, #15
    2f7c:	e7c9      	b.n	2f12 <usb_transfer+0x6a>
    2f7e:	bf00      	nop
    2f80:	2000085c 	.word	0x2000085c
    2f84:	20000840 	.word	0x20000840
    2f88:	20000430 	.word	0x20000430

00002f8c <usb_cancel_transfer>:

void usb_cancel_transfer(uint8_t ep)
{
    2f8c:	b510      	push	{r4, lr}
	__asm__ volatile(
    2f8e:	f04f 0320 	mov.w	r3, #32
    2f92:	f3ef 8411 	mrs	r4, BASEPRI
    2f96:	f383 8812 	msr	BASEPRI_MAX, r3
    2f9a:	f3bf 8f6f 	isb	sy
	struct usb_transfer_data *trans;
	unsigned int key;

	key = irq_lock();

	trans = usb_ep_get_transfer(ep);
    2f9e:	f7ff febb 	bl	2d18 <usb_ep_get_transfer>
	if (!trans) {
    2fa2:	b150      	cbz	r0, 2fba <usb_cancel_transfer+0x2e>
		goto done;
	}

	if (trans->status != -EBUSY) {
    2fa4:	6843      	ldr	r3, [r0, #4]
    2fa6:	3310      	adds	r3, #16
    2fa8:	d107      	bne.n	2fba <usb_cancel_transfer+0x2e>
		goto done;
	}

	trans->status = -ECANCELED;
    2faa:	f06f 038b 	mvn.w	r3, #139	; 0x8b
    2fae:	6043      	str	r3, [r0, #4]
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2fb0:	f100 012c 	add.w	r1, r0, #44	; 0x2c
    2fb4:	4803      	ldr	r0, [pc, #12]	; (2fc4 <usb_cancel_transfer+0x38>)
    2fb6:	f007 f850 	bl	a05a <k_work_submit_to_queue>
	__asm__ volatile(
    2fba:	f384 8811 	msr	BASEPRI, r4
    2fbe:	f3bf 8f6f 	isb	sy

done:
	irq_unlock(key);
}
    2fc2:	bd10      	pop	{r4, pc}
    2fc4:	20000430 	.word	0x20000430

00002fc8 <usb_cancel_transfers>:

void usb_cancel_transfers(void)
{
    2fc8:	b570      	push	{r4, r5, r6, lr}
    2fca:	4c0f      	ldr	r4, [pc, #60]	; (3008 <usb_cancel_transfers+0x40>)
    2fcc:	2504      	movs	r5, #4
	__asm__ volatile(
    2fce:	f04f 0320 	mov.w	r3, #32
    2fd2:	f3ef 8611 	mrs	r6, BASEPRI
    2fd6:	f383 8812 	msr	BASEPRI_MAX, r3
    2fda:	f3bf 8f6f 	isb	sy
		struct usb_transfer_data *trans = &ut_data[i];
		unsigned int key;

		key = irq_lock();

		if (trans->status == -EBUSY) {
    2fde:	6863      	ldr	r3, [r4, #4]
    2fe0:	3310      	adds	r3, #16
    2fe2:	d107      	bne.n	2ff4 <usb_cancel_transfers+0x2c>
			trans->status = -ECANCELED;
    2fe4:	f06f 038b 	mvn.w	r3, #139	; 0x8b
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2fe8:	4808      	ldr	r0, [pc, #32]	; (300c <usb_cancel_transfers+0x44>)
			trans->status = -ECANCELED;
    2fea:	6063      	str	r3, [r4, #4]
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2fec:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    2ff0:	f007 f833 	bl	a05a <k_work_submit_to_queue>
	__asm__ volatile(
    2ff4:	f386 8811 	msr	BASEPRI, r6
    2ff8:	f3bf 8f6f 	isb	sy
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2ffc:	3d01      	subs	r5, #1
    2ffe:	f104 0440 	add.w	r4, r4, #64	; 0x40
    3002:	d1e4      	bne.n	2fce <usb_cancel_transfers+0x6>
			LOG_DBG("Cancel transfer for ep: 0x%02x", trans->ep);
		}

		irq_unlock(key);
	}
}
    3004:	bd70      	pop	{r4, r5, r6, pc}
    3006:	bf00      	nop
    3008:	20000840 	.word	0x20000840
    300c:	20000430 	.word	0x20000430

00003010 <usb_transfer_init>:
	return pdata.tsize;
}

/* Init transfer slots */
int usb_transfer_init(void)
{
    3010:	b570      	push	{r4, r5, r6, lr}
    3012:	4c0a      	ldr	r4, [pc, #40]	; (303c <usb_transfer_init+0x2c>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
		k_work_init(&ut_data[i].work, usb_transfer_work);
    3014:	4e0a      	ldr	r6, [pc, #40]	; (3040 <usb_transfer_init+0x30>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3016:	2500      	movs	r5, #0
		k_work_init(&ut_data[i].work, usb_transfer_work);
    3018:	4631      	mov	r1, r6
    301a:	4620      	mov	r0, r4
    301c:	f007 f800 	bl	a020 <k_work_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
    3020:	2201      	movs	r2, #1
    3022:	f1a4 0010 	sub.w	r0, r4, #16
    3026:	4611      	mov	r1, r2
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3028:	3501      	adds	r5, #1
    302a:	f006 ffbc 	bl	9fa6 <z_impl_k_sem_init>
    302e:	2d04      	cmp	r5, #4
    3030:	f104 0440 	add.w	r4, r4, #64	; 0x40
    3034:	d1f0      	bne.n	3018 <usb_transfer_init+0x8>
		k_sem_init(&ut_data[i].sem, 1, 1);
	}

	return 0;
}
    3036:	2000      	movs	r0, #0
    3038:	bd70      	pop	{r4, r5, r6, pc}
    303a:	bf00      	nop
    303c:	2000086c 	.word	0x2000086c
    3040:	00002d45 	.word	0x00002d45

00003044 <cdc_acm_class_handle_req>:
 *
 * @return  0 on success, negative errno code on fail.
 */
int cdc_acm_class_handle_req(struct usb_setup_packet *setup,
			     int32_t *len, uint8_t **data)
{
    3044:	b570      	push	{r4, r5, r6, lr}
    3046:	4604      	mov	r4, r0
    3048:	460e      	mov	r6, r1
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;
	uint32_t rate;
	uint32_t new_rate;

	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
    304a:	7901      	ldrb	r1, [r0, #4]
    304c:	4812      	ldr	r0, [pc, #72]	; (3098 <cdc_acm_class_handle_req+0x54>)
{
    304e:	4615      	mov	r5, r2
	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
    3050:	f006 f954 	bl	92fc <usb_get_dev_data_by_iface>
					   (uint8_t)setup->wIndex);
	if (common == NULL) {
    3054:	b1e8      	cbz	r0, 3092 <cdc_acm_class_handle_req+0x4e>
		return -ENODEV;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	if (usb_reqtype_is_to_device(setup)) {
    3056:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    305a:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_device(setup)) {
    305c:	2a00      	cmp	r2, #0
    305e:	db11      	blt.n	3084 <cdc_acm_class_handle_req+0x40>
		switch (setup->bRequest) {
    3060:	2b20      	cmp	r3, #32
    3062:	d004      	beq.n	306e <cdc_acm_class_handle_req+0x2a>
    3064:	2b22      	cmp	r3, #34	; 0x22
    3066:	d009      	beq.n	307c <cdc_acm_class_handle_req+0x38>
		}
	}

	LOG_DBG("CDC ACM bmRequestType 0x%02x bRequest 0x%02x unsupported",
		setup->bmRequestType, setup->bRequest);
	return -ENOTSUP;
    3068:	f06f 0085 	mvn.w	r0, #133	; 0x85
    306c:	e005      	b.n	307a <cdc_acm_class_handle_req+0x36>
			memcpy(&dev_data->line_coding, *data,
    306e:	6829      	ldr	r1, [r5, #0]
    3070:	2207      	movs	r2, #7
    3072:	3810      	subs	r0, #16
    3074:	f006 fa9b 	bl	95ae <memcpy>
			return 0;
    3078:	2000      	movs	r0, #0
}
    307a:	bd70      	pop	{r4, r5, r6, pc}
			dev_data->line_state = (uint8_t)setup->wValue;
    307c:	8863      	ldrh	r3, [r4, #2]
    307e:	f800 3c09 	strb.w	r3, [r0, #-9]
			return 0;
    3082:	e7f9      	b.n	3078 <cdc_acm_class_handle_req+0x34>
		if (setup->bRequest == GET_LINE_CODING) {
    3084:	2b21      	cmp	r3, #33	; 0x21
    3086:	d1ef      	bne.n	3068 <cdc_acm_class_handle_req+0x24>
			*data = (uint8_t *)(&dev_data->line_coding);
    3088:	3810      	subs	r0, #16
			*len = sizeof(dev_data->line_coding);
    308a:	2307      	movs	r3, #7
			*data = (uint8_t *)(&dev_data->line_coding);
    308c:	6028      	str	r0, [r5, #0]
			*len = sizeof(dev_data->line_coding);
    308e:	6033      	str	r3, [r6, #0]
			return 0;
    3090:	e7f2      	b.n	3078 <cdc_acm_class_handle_req+0x34>
		return -ENODEV;
    3092:	f06f 0012 	mvn.w	r0, #18
    3096:	e7f0      	b.n	307a <cdc_acm_class_handle_req+0x36>
    3098:	20000940 	.word	0x20000940

0000309c <cdc_acm_int_in>:
 *
 * @param ep        Endpoint address.
 * @param ep_status Endpoint status code.
 */
static void cdc_acm_int_in(uint8_t ep, enum usb_dc_ep_cb_status_code ep_status)
{
    309c:	b508      	push	{r3, lr}
    309e:	4601      	mov	r1, r0
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;

	ARG_UNUSED(ep_status);

	common = usb_get_dev_data_by_ep(&cdc_acm_data_devlist, ep);
    30a0:	4803      	ldr	r0, [pc, #12]	; (30b0 <cdc_acm_int_in+0x14>)
    30a2:	f006 f939 	bl	9318 <usb_get_dev_data_by_ep>
	if (common == NULL) {
    30a6:	b110      	cbz	r0, 30ae <cdc_acm_int_in+0x12>
		return;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	dev_data->notification_sent = 1U;
    30a8:	2301      	movs	r3, #1
    30aa:	f800 3c07 	strb.w	r3, [r0, #-7]
	LOG_DBG("CDC_IntIN EP[%x]\r", ep);
}
    30ae:	bd08      	pop	{r3, pc}
    30b0:	20000940 	.word	0x20000940

000030b4 <cdc_acm_irq_rx_enable>:
 *
 * @param dev CDC ACM device struct.
 */
static void cdc_acm_irq_rx_enable(const struct device *dev)
{
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    30b4:	6901      	ldr	r1, [r0, #16]

	dev_data->rx_irq_ena = true;
    30b6:	2301      	movs	r3, #1
    30b8:	f881 304b 	strb.w	r3, [r1, #75]	; 0x4b

	if (dev_data->cb && dev_data->rx_ready) {
    30bc:	680b      	ldr	r3, [r1, #0]
    30be:	b133      	cbz	r3, 30ce <cdc_acm_irq_rx_enable+0x1a>
    30c0:	f891 3049 	ldrb.w	r3, [r1, #73]	; 0x49
    30c4:	b11b      	cbz	r3, 30ce <cdc_acm_irq_rx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    30c6:	4802      	ldr	r0, [pc, #8]	; (30d0 <cdc_acm_irq_rx_enable+0x1c>)
    30c8:	3108      	adds	r1, #8
    30ca:	f006 bfc6 	b.w	a05a <k_work_submit_to_queue>
	}
}
    30ce:	4770      	bx	lr
    30d0:	20000430 	.word	0x20000430

000030d4 <cdc_acm_irq_tx_enable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    30d4:	6901      	ldr	r1, [r0, #16]
	dev_data->tx_irq_ena = true;
    30d6:	2301      	movs	r3, #1
    30d8:	f881 304a 	strb.w	r3, [r1, #74]	; 0x4a
	if (dev_data->cb && dev_data->tx_ready) {
    30dc:	680b      	ldr	r3, [r1, #0]
    30de:	b133      	cbz	r3, 30ee <cdc_acm_irq_tx_enable+0x1a>
    30e0:	f891 3048 	ldrb.w	r3, [r1, #72]	; 0x48
    30e4:	b11b      	cbz	r3, 30ee <cdc_acm_irq_tx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    30e6:	4802      	ldr	r0, [pc, #8]	; (30f0 <cdc_acm_irq_tx_enable+0x1c>)
    30e8:	3108      	adds	r1, #8
    30ea:	f006 bfb6 	b.w	a05a <k_work_submit_to_queue>
}
    30ee:	4770      	bx	lr
    30f0:	20000430 	.word	0x20000430

000030f4 <cdc_acm_reset_port>:
	dev_data->line_coding = (struct cdc_acm_line_coding)
    30f4:	4a0d      	ldr	r2, [pc, #52]	; (312c <cdc_acm_reset_port+0x38>)
{
    30f6:	4603      	mov	r3, r0
	dev_data->tx_ready = false;
    30f8:	2100      	movs	r1, #0
    30fa:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
	dev_data->line_coding = (struct cdc_acm_line_coding)
    30fe:	6810      	ldr	r0, [r2, #0]
    3100:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
    3104:	8890      	ldrh	r0, [r2, #4]
    3106:	7992      	ldrb	r2, [r2, #6]
    3108:	f8a3 0098 	strh.w	r0, [r3, #152]	; 0x98
    310c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
	dev_data->serial_state = 0;
    3110:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
	dev_data->line_state = 0;
    3114:	f883 109b 	strb.w	r1, [r3, #155]	; 0x9b
	dev_data->configured = false;
    3118:	f8a3 109e 	strh.w	r1, [r3, #158]	; 0x9e
	dev_data->rx_paused = false;
    311c:	f883 10a0 	strb.w	r1, [r3, #160]	; 0xa0
	memset(&dev_data->rx_buf, 0, CDC_ACM_BUFFER_SIZE);
    3120:	2240      	movs	r2, #64	; 0x40
    3122:	f103 004c 	add.w	r0, r3, #76	; 0x4c
    3126:	f006 ba4d 	b.w	95c4 <memset>
    312a:	bf00      	nop
    312c:	0000a730 	.word	0x0000a730

00003130 <cdc_acm_fifo_fill>:
{
    3130:	b538      	push	{r3, r4, r5, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    3132:	6905      	ldr	r5, [r0, #16]
	if (!dev_data->configured || dev_data->suspended) {
    3134:	f895 009e 	ldrb.w	r0, [r5, #158]	; 0x9e
    3138:	b188      	cbz	r0, 315e <cdc_acm_fifo_fill+0x2e>
    313a:	f895 309f 	ldrb.w	r3, [r5, #159]	; 0x9f
    313e:	b97b      	cbnz	r3, 3160 <cdc_acm_fifo_fill+0x30>
	dev_data->tx_ready = false;
    3140:	f885 3048 	strb.w	r3, [r5, #72]	; 0x48
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
    3144:	f8d5 0090 	ldr.w	r0, [r5, #144]	; 0x90
    3148:	f006 f831 	bl	91ae <ring_buf_put>
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    314c:	2200      	movs	r2, #0
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
    314e:	4604      	mov	r4, r0
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    3150:	2300      	movs	r3, #0
    3152:	4804      	ldr	r0, [pc, #16]	; (3164 <cdc_acm_fifo_fill+0x34>)
    3154:	f105 0118 	add.w	r1, r5, #24
    3158:	f004 ff40 	bl	7fdc <k_work_schedule_for_queue>
	return wrote;
    315c:	4620      	mov	r0, r4
}
    315e:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    3160:	2000      	movs	r0, #0
    3162:	e7fc      	b.n	315e <cdc_acm_fifo_fill+0x2e>
    3164:	20000430 	.word	0x20000430

00003168 <cdc_acm_poll_out>:
 * is not ready, no data is transferred to the buffer, that is, c is dropped.
 * If the USB subsystem is ready and the buffer is full, the first character
 * from the tx_ringbuf is removed to make room for the new character.
 */
static void cdc_acm_poll_out(const struct device *dev, unsigned char c)
{
    3168:	b513      	push	{r0, r1, r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    316a:	6904      	ldr	r4, [r0, #16]
{
    316c:	f88d 1007 	strb.w	r1, [sp, #7]

	if (!dev_data->configured || dev_data->suspended) {
    3170:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
    3174:	b1a3      	cbz	r3, 31a0 <cdc_acm_poll_out+0x38>
    3176:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
    317a:	b98b      	cbnz	r3, 31a0 <cdc_acm_poll_out+0x38>
		return;
	}

	dev_data->tx_ready = false;

	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    317c:	f10d 0107 	add.w	r1, sp, #7
    3180:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
	dev_data->tx_ready = false;
    3184:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    3188:	2201      	movs	r2, #1
    318a:	f006 f810 	bl	91ae <ring_buf_put>
    318e:	4601      	mov	r1, r0
    3190:	b140      	cbz	r0, 31a4 <cdc_acm_poll_out+0x3c>

	/* Schedule with minimal timeout to make it possible to send more than
	 * one byte per USB transfer. The latency increase is negligible while
	 * the increased throughput and reduced CPU usage is easily observable.
	 */
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_MSEC(1));
    3192:	480d      	ldr	r0, [pc, #52]	; (31c8 <cdc_acm_poll_out+0x60>)
    3194:	2221      	movs	r2, #33	; 0x21
    3196:	2300      	movs	r3, #0
    3198:	f104 0118 	add.w	r1, r4, #24
    319c:	f004 ff1e 	bl	7fdc <k_work_schedule_for_queue>
}
    31a0:	b002      	add	sp, #8
    31a2:	bd10      	pop	{r4, pc}
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
    31a4:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    31a8:	2201      	movs	r2, #1
    31aa:	f006 f854 	bl	9256 <ring_buf_get>
    31ae:	2800      	cmp	r0, #0
    31b0:	d0f6      	beq.n	31a0 <cdc_acm_poll_out+0x38>
		    !ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    31b2:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    31b6:	2201      	movs	r2, #1
    31b8:	f10d 0107 	add.w	r1, sp, #7
    31bc:	f005 fff7 	bl	91ae <ring_buf_put>
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
    31c0:	2800      	cmp	r0, #0
    31c2:	d1e6      	bne.n	3192 <cdc_acm_poll_out+0x2a>
    31c4:	e7ec      	b.n	31a0 <cdc_acm_poll_out+0x38>
    31c6:	bf00      	nop
    31c8:	20000430 	.word	0x20000430

000031cc <tx_work_handler>:
{
    31cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct usb_cfg_data *cfg = (void *)dev->config;
    31ce:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
	uint8_t ep = cfg->endpoint[ACM_IN_EP_IDX].ep_addr;
    31d2:	685b      	ldr	r3, [r3, #4]
    31d4:	6a1b      	ldr	r3, [r3, #32]
    31d6:	7d1f      	ldrb	r7, [r3, #20]
{
    31d8:	b085      	sub	sp, #20
    31da:	4605      	mov	r5, r0
	if (usb_transfer_is_busy(ep)) {
    31dc:	4638      	mov	r0, r7
    31de:	f006 f8b1 	bl	9344 <usb_transfer_is_busy>
    31e2:	4606      	mov	r6, r0
    31e4:	b9e0      	cbnz	r0, 3220 <tx_work_handler+0x54>
	len = ring_buf_get_claim(dev_data->tx_ringbuf, &data,
    31e6:	6fa8      	ldr	r0, [r5, #120]	; 0x78
    31e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    31ec:	a903      	add	r1, sp, #12
    31ee:	f005 fffd 	bl	91ec <ring_buf_get_claim>
	if (!len) {
    31f2:	4604      	mov	r4, r0
    31f4:	b1a0      	cbz	r0, 3220 <tx_work_handler+0x54>
	if (!(len % CONFIG_CDC_ACM_BULK_EP_MPS)) {
    31f6:	0683      	lsls	r3, r0, #26
	struct cdc_acm_dev_data_t *dev_data =
    31f8:	f1a5 0318 	sub.w	r3, r5, #24
		len -= 1;
    31fc:	bf08      	it	eq
    31fe:	f100 34ff 	addeq.w	r4, r0, #4294967295
	dev_data->tx_ready = false;
    3202:	f885 6030 	strb.w	r6, [r5, #48]	; 0x30
	usb_transfer(ep, data, len, USB_TRANS_WRITE,
    3206:	9301      	str	r3, [sp, #4]
    3208:	4b06      	ldr	r3, [pc, #24]	; (3224 <tx_work_handler+0x58>)
    320a:	9903      	ldr	r1, [sp, #12]
    320c:	9300      	str	r3, [sp, #0]
    320e:	4622      	mov	r2, r4
    3210:	2302      	movs	r3, #2
    3212:	4638      	mov	r0, r7
    3214:	f7ff fe48 	bl	2ea8 <usb_transfer>
	ring_buf_get_finish(dev_data->tx_ringbuf, len);
    3218:	6fa8      	ldr	r0, [r5, #120]	; 0x78
    321a:	4621      	mov	r1, r4
    321c:	f006 f806 	bl	922c <ring_buf_get_finish>
}
    3220:	b005      	add	sp, #20
    3222:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3224:	00003229 	.word	0x00003229

00003228 <cdc_acm_write_cb>:
{
    3228:	b510      	push	{r4, lr}
	dev_data->tx_ready = true;
    322a:	2301      	movs	r3, #1
    322c:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
	if (dev_data->cb && dev_data->tx_irq_ena) {
    3230:	6813      	ldr	r3, [r2, #0]
{
    3232:	4614      	mov	r4, r2
	if (dev_data->cb && dev_data->tx_irq_ena) {
    3234:	b13b      	cbz	r3, 3246 <cdc_acm_write_cb+0x1e>
    3236:	f892 304a 	ldrb.w	r3, [r2, #74]	; 0x4a
    323a:	b123      	cbz	r3, 3246 <cdc_acm_write_cb+0x1e>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    323c:	480a      	ldr	r0, [pc, #40]	; (3268 <cdc_acm_write_cb+0x40>)
    323e:	f102 0108 	add.w	r1, r2, #8
    3242:	f006 ff0a 	bl	a05a <k_work_submit_to_queue>
	if (ring_buf_is_empty(dev_data->tx_ringbuf)) {
    3246:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    324a:	689a      	ldr	r2, [r3, #8]
    324c:	691b      	ldr	r3, [r3, #16]
    324e:	429a      	cmp	r2, r3
    3250:	d008      	beq.n	3264 <cdc_acm_write_cb+0x3c>
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    3252:	f104 0118 	add.w	r1, r4, #24
    3256:	4804      	ldr	r0, [pc, #16]	; (3268 <cdc_acm_write_cb+0x40>)
}
    3258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    325c:	2200      	movs	r2, #0
    325e:	2300      	movs	r3, #0
    3260:	f004 bebc 	b.w	7fdc <k_work_schedule_for_queue>
}
    3264:	bd10      	pop	{r4, pc}
    3266:	bf00      	nop
    3268:	20000430 	.word	0x20000430

0000326c <cdc_acm_init>:
{
    326c:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    326e:	6904      	ldr	r4, [r0, #16]
	parent->next = child;
    3270:	2300      	movs	r3, #0
    3272:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    3276:	4b0c      	ldr	r3, [pc, #48]	; (32a8 <cdc_acm_init+0x3c>)
	dev_data->common.dev = dev;
    3278:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
    327c:	6859      	ldr	r1, [r3, #4]
	sys_slist_append(&cdc_acm_data_devlist, &dev_data->common.node);
    327e:	f104 02a8 	add.w	r2, r4, #168	; 0xa8
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3282:	b969      	cbnz	r1, 32a0 <cdc_acm_init+0x34>
	list->head = node;
    3284:	e9c3 2200 	strd	r2, r2, [r3]
	k_work_init(&dev_data->cb_work, cdc_acm_irq_callback_work_handler);
    3288:	f104 0008 	add.w	r0, r4, #8
    328c:	4907      	ldr	r1, [pc, #28]	; (32ac <cdc_acm_init+0x40>)
    328e:	f006 fec7 	bl	a020 <k_work_init>
	k_work_init_delayable(&dev_data->tx_work, tx_work_handler);
    3292:	f104 0018 	add.w	r0, r4, #24
    3296:	4906      	ldr	r1, [pc, #24]	; (32b0 <cdc_acm_init+0x44>)
    3298:	f006 fef0 	bl	a07c <k_work_init_delayable>
}
    329c:	2000      	movs	r0, #0
    329e:	bd10      	pop	{r4, pc}
	parent->next = child;
    32a0:	600a      	str	r2, [r1, #0]
	list->tail = node;
    32a2:	605a      	str	r2, [r3, #4]
}
    32a4:	e7f0      	b.n	3288 <cdc_acm_init+0x1c>
    32a6:	bf00      	nop
    32a8:	20000940 	.word	0x20000940
    32ac:	0000936f 	.word	0x0000936f
    32b0:	000031cd 	.word	0x000031cd

000032b4 <cdc_acm_send_notification.isra.0>:
static int cdc_acm_send_notification(const struct device *dev,
    32b4:	b530      	push	{r4, r5, lr}
	notification.wIndex = 0U;
    32b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
	struct usb_cfg_data * const cfg = (void *)dev->config;
    32ba:	6842      	ldr	r2, [r0, #4]
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    32bc:	6905      	ldr	r5, [r0, #16]
	while (!((volatile uint8_t)dev_data->notification_sent)) {
    32be:	4c0d      	ldr	r4, [pc, #52]	; (32f4 <cdc_acm_send_notification.isra.0+0x40>)
static int cdc_acm_send_notification(const struct device *dev,
    32c0:	b085      	sub	sp, #20
	notification.wIndex = 0U;
    32c2:	f242 00a1 	movw	r0, #8353	; 0x20a1
    32c6:	e9cd 0301 	strd	r0, r3, [sp, #4]
	dev_data->notification_sent = 0U;
    32ca:	2300      	movs	r3, #0
    32cc:	f885 309d 	strb.w	r3, [r5, #157]	; 0x9d
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    32d0:	6a10      	ldr	r0, [r2, #32]
	notification.data = sys_cpu_to_le16(serial_state);
    32d2:	f8ad 100c 	strh.w	r1, [sp, #12]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    32d6:	7900      	ldrb	r0, [r0, #4]
    32d8:	220a      	movs	r2, #10
    32da:	a901      	add	r1, sp, #4
    32dc:	f005 ffea 	bl	92b4 <usb_write>
	while (!((volatile uint8_t)dev_data->notification_sent)) {
    32e0:	f895 309d 	ldrb.w	r3, [r5, #157]	; 0x9d
    32e4:	b923      	cbnz	r3, 32f0 <cdc_acm_send_notification.isra.0+0x3c>
	z_impl_k_busy_wait(usec_to_wait);
    32e6:	2001      	movs	r0, #1
    32e8:	f006 ffeb 	bl	a2c2 <z_impl_k_busy_wait>
		if (++cnt > CDC_CONTROL_SERIAL_STATE_TIMEOUT_US) {
    32ec:	3c01      	subs	r4, #1
    32ee:	d1f7      	bne.n	32e0 <cdc_acm_send_notification.isra.0+0x2c>
}
    32f0:	b005      	add	sp, #20
    32f2:	bd30      	pop	{r4, r5, pc}
    32f4:	000186a1 	.word	0x000186a1

000032f8 <cdc_acm_read_cb>:
{
    32f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    32fa:	4614      	mov	r4, r2
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
    32fc:	f102 064c 	add.w	r6, r2, #76	; 0x4c
	if (size <= 0) {
    3300:	1e0a      	subs	r2, r1, #0
{
    3302:	4605      	mov	r5, r0
	if (size <= 0) {
    3304:	dd1f      	ble.n	3346 <cdc_acm_read_cb+0x4e>
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
    3306:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    330a:	4631      	mov	r1, r6
    330c:	f005 ff4f 	bl	91ae <ring_buf_put>
	dev_data->rx_ready = true;
    3310:	2301      	movs	r3, #1
    3312:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	if (dev_data->cb && dev_data->rx_irq_ena) {
    3316:	6823      	ldr	r3, [r4, #0]
    3318:	b13b      	cbz	r3, 332a <cdc_acm_read_cb+0x32>
    331a:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
    331e:	b123      	cbz	r3, 332a <cdc_acm_read_cb+0x32>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    3320:	480e      	ldr	r0, [pc, #56]	; (335c <cdc_acm_read_cb+0x64>)
    3322:	f104 0108 	add.w	r1, r4, #8
    3326:	f006 fe98 	bl	a05a <k_work_submit_to_queue>
	if (ring_buf_space_get(dev_data->rx_ringbuf) < sizeof(dev_data->rx_buf)) {
    332a:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 *
 * @return Ring buffer free space (in bytes).
 */
static inline uint32_t ring_buf_space_get(struct ring_buf *buf)
{
	return buf->size - (buf->put_head - buf->get_tail);
    332e:	684b      	ldr	r3, [r1, #4]
    3330:	694a      	ldr	r2, [r1, #20]
    3332:	1a9a      	subs	r2, r3, r2
    3334:	69cb      	ldr	r3, [r1, #28]
    3336:	1a9b      	subs	r3, r3, r2
    3338:	2b3f      	cmp	r3, #63	; 0x3f
    333a:	d804      	bhi.n	3346 <cdc_acm_read_cb+0x4e>
		dev_data->rx_paused = true;
    333c:	2301      	movs	r3, #1
    333e:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
}
    3342:	b002      	add	sp, #8
    3344:	bd70      	pop	{r4, r5, r6, pc}
	usb_transfer(ep, dev_data->rx_buf, sizeof(dev_data->rx_buf),
    3346:	4b06      	ldr	r3, [pc, #24]	; (3360 <cdc_acm_read_cb+0x68>)
    3348:	9300      	str	r3, [sp, #0]
    334a:	9401      	str	r4, [sp, #4]
    334c:	2301      	movs	r3, #1
    334e:	2240      	movs	r2, #64	; 0x40
    3350:	4631      	mov	r1, r6
    3352:	4628      	mov	r0, r5
    3354:	f7ff fda8 	bl	2ea8 <usb_transfer>
    3358:	e7f3      	b.n	3342 <cdc_acm_read_cb+0x4a>
    335a:	bf00      	nop
    335c:	20000430 	.word	0x20000430
    3360:	000032f9 	.word	0x000032f9

00003364 <cdc_acm_dev_status_cb>:
{
    3364:	b538      	push	{r3, r4, r5, lr}
    3366:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_cfg(&cdc_acm_data_devlist, cfg);
    3368:	4601      	mov	r1, r0
    336a:	481e      	ldr	r0, [pc, #120]	; (33e4 <cdc_acm_dev_status_cb+0x80>)
    336c:	f005 ffba 	bl	92e4 <usb_get_dev_data_by_cfg>
	if (common == NULL) {
    3370:	4604      	mov	r4, r0
    3372:	b380      	cbz	r0, 33d6 <cdc_acm_dev_status_cb+0x72>
	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);
    3374:	4602      	mov	r2, r0
	switch (status) {
    3376:	1e69      	subs	r1, r5, #1
	struct usb_cfg_data *cfg = (void *)dev->config;
    3378:	f852 39a4 	ldr.w	r3, [r2], #-164
    337c:	685b      	ldr	r3, [r3, #4]
	switch (status) {
    337e:	2905      	cmp	r1, #5
    3380:	d829      	bhi.n	33d6 <cdc_acm_dev_status_cb+0x72>
    3382:	e8df f001 	tbb	[pc, r1]
    3386:	2820      	.short	0x2820
    3388:	29252003 	.word	0x29252003
		if (!dev_data->configured) {
    338c:	f814 1c06 	ldrb.w	r1, [r4, #-6]
    3390:	b931      	cbnz	r1, 33a0 <cdc_acm_dev_status_cb+0x3c>
			cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0,
    3392:	6a1b      	ldr	r3, [r3, #32]
    3394:	7b18      	ldrb	r0, [r3, #12]
    3396:	f7ff ffaf 	bl	32f8 <cdc_acm_read_cb>
			dev_data->configured = true;
    339a:	2301      	movs	r3, #1
    339c:	f804 3c06 	strb.w	r3, [r4, #-6]
		if (!dev_data->tx_ready) {
    33a0:	f814 3c5c 	ldrb.w	r3, [r4, #-92]
    33a4:	b9bb      	cbnz	r3, 33d6 <cdc_acm_dev_status_cb+0x72>
			dev_data->tx_ready = true;
    33a6:	2301      	movs	r3, #1
    33a8:	f804 3c5c 	strb.w	r3, [r4, #-92]
			if (dev_data->cb != NULL && dev_data->tx_irq_ena) {
    33ac:	f854 3ca4 	ldr.w	r3, [r4, #-164]
    33b0:	b18b      	cbz	r3, 33d6 <cdc_acm_dev_status_cb+0x72>
    33b2:	f814 3c5a 	ldrb.w	r3, [r4, #-90]
    33b6:	b173      	cbz	r3, 33d6 <cdc_acm_dev_status_cb+0x72>
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    33b8:	f1a4 019c 	sub.w	r1, r4, #156	; 0x9c
    33bc:	480a      	ldr	r0, [pc, #40]	; (33e8 <cdc_acm_dev_status_cb+0x84>)
}
    33be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    33c2:	f006 be4a 	b.w	a05a <k_work_submit_to_queue>
}
    33c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		cdc_acm_reset_port(dev_data);
    33ca:	4610      	mov	r0, r2
    33cc:	f7ff be92 	b.w	30f4 <cdc_acm_reset_port>
		dev_data->suspended = true;
    33d0:	2301      	movs	r3, #1
			dev_data->suspended = false;
    33d2:	f804 3c05 	strb.w	r3, [r4, #-5]
}
    33d6:	bd38      	pop	{r3, r4, r5, pc}
		if (dev_data->suspended) {
    33d8:	f814 3c05 	ldrb.w	r3, [r4, #-5]
    33dc:	2b00      	cmp	r3, #0
    33de:	d0fa      	beq.n	33d6 <cdc_acm_dev_status_cb+0x72>
			dev_data->suspended = false;
    33e0:	2300      	movs	r3, #0
    33e2:	e7f6      	b.n	33d2 <cdc_acm_dev_status_cb+0x6e>
    33e4:	20000940 	.word	0x20000940
    33e8:	20000430 	.word	0x20000430

000033ec <z_usb_work_q_init>:
K_KERNEL_STACK_DEFINE(z_usb_work_q_stack, CONFIG_USB_WORKQUEUE_STACK_SIZE);

struct k_work_q z_usb_work_q;

static int z_usb_work_q_init(void)
{
    33ec:	b537      	push	{r0, r1, r2, r4, r5, lr}

	k_work_queue_start(&z_usb_work_q,
    33ee:	4d09      	ldr	r5, [pc, #36]	; (3414 <z_usb_work_q_init+0x28>)
    33f0:	4909      	ldr	r1, [pc, #36]	; (3418 <z_usb_work_q_init+0x2c>)
    33f2:	2400      	movs	r4, #0
    33f4:	9400      	str	r4, [sp, #0]
    33f6:	f04f 33ff 	mov.w	r3, #4294967295
    33fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
    33fe:	4628      	mov	r0, r5
    3400:	f004 fdb4 	bl	7f6c <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
    3404:	4905      	ldr	r1, [pc, #20]	; (341c <z_usb_work_q_init+0x30>)
    3406:	4628      	mov	r0, r5
    3408:	f006 fd39 	bl	9e7e <z_impl_k_thread_name_set>
			   K_KERNEL_STACK_SIZEOF(z_usb_work_q_stack),
			   CONFIG_USB_WORKQUEUE_PRIORITY, NULL);
	k_thread_name_set(&z_usb_work_q.thread, "usbworkq");

	return 0;
}
    340c:	4620      	mov	r0, r4
    340e:	b003      	add	sp, #12
    3410:	bd30      	pop	{r4, r5, pc}
    3412:	bf00      	nop
    3414:	20000430 	.word	0x20000430
    3418:	20001e40 	.word	0x20001e40
    341c:	0000aae5 	.word	0x0000aae5

00003420 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3420:	4901      	ldr	r1, [pc, #4]	; (3428 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3422:	2210      	movs	r2, #16
	str	r2, [r1]
    3424:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    3426:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3428:	e000ed10 	.word	0xe000ed10

0000342c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    342c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    342e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3430:	f380 8811 	msr	BASEPRI, r0
	isb
    3434:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    3438:	f3bf 8f4f 	dsb	sy
    343c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    343e:	b662      	cpsie	i
	isb
    3440:	f3bf 8f6f 	isb	sy

	bx	lr
    3444:	4770      	bx	lr
    3446:	bf00      	nop

00003448 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3448:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    344a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    344c:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    3450:	f3bf 8f4f 	dsb	sy
    3454:	bf20      	wfe

	msr	BASEPRI, r0
    3456:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    345a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    345c:	4770      	bx	lr
    345e:	bf00      	nop

00003460 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3460:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3462:	2800      	cmp	r0, #0
    3464:	db07      	blt.n	3476 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3466:	4a04      	ldr	r2, [pc, #16]	; (3478 <arch_irq_enable+0x18>)
    3468:	0941      	lsrs	r1, r0, #5
    346a:	2301      	movs	r3, #1
    346c:	f000 001f 	and.w	r0, r0, #31
    3470:	4083      	lsls	r3, r0
    3472:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    3476:	4770      	bx	lr
    3478:	e000e100 	.word	0xe000e100

0000347c <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    347c:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    347e:	2800      	cmp	r0, #0
    3480:	db0c      	blt.n	349c <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3482:	0943      	lsrs	r3, r0, #5
    3484:	4906      	ldr	r1, [pc, #24]	; (34a0 <arch_irq_disable+0x24>)
    3486:	f000 001f 	and.w	r0, r0, #31
    348a:	3320      	adds	r3, #32
    348c:	2201      	movs	r2, #1
    348e:	4082      	lsls	r2, r0
    3490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3494:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3498:	f3bf 8f6f 	isb	sy
}
    349c:	4770      	bx	lr
    349e:	bf00      	nop
    34a0:	e000e100 	.word	0xe000e100

000034a4 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    34a4:	4b05      	ldr	r3, [pc, #20]	; (34bc <arch_irq_is_enabled+0x18>)
    34a6:	0942      	lsrs	r2, r0, #5
    34a8:	f000 001f 	and.w	r0, r0, #31
    34ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    34b0:	2301      	movs	r3, #1
    34b2:	fa03 f000 	lsl.w	r0, r3, r0
}
    34b6:	4010      	ands	r0, r2
    34b8:	4770      	bx	lr
    34ba:	bf00      	nop
    34bc:	e000e100 	.word	0xe000e100

000034c0 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    34c0:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    34c2:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34c4:	bfa8      	it	ge
    34c6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    34ca:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34ce:	bfb8      	it	lt
    34d0:	4b06      	ldrlt	r3, [pc, #24]	; (34ec <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34d2:	ea4f 1141 	mov.w	r1, r1, lsl #5
    34d6:	bfac      	ite	ge
    34d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34dc:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34e0:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34e2:	bfb4      	ite	lt
    34e4:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34e6:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    34ea:	4770      	bx	lr
    34ec:	e000ed14 	.word	0xe000ed14

000034f0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    34f0:	bf30      	wfi
    b z_SysNmiOnReset
    34f2:	f7ff bffd 	b.w	34f0 <z_SysNmiOnReset>
    34f6:	bf00      	nop

000034f8 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    34f8:	4a0f      	ldr	r2, [pc, #60]	; (3538 <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    34fa:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    34fc:	4b0f      	ldr	r3, [pc, #60]	; (353c <z_arm_prep_c+0x44>)
    34fe:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    3502:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    3504:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3508:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    350c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3510:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3514:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    3518:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    351c:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    3520:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
    3524:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3528:	f004 f91e 	bl	7768 <z_bss_zero>
	z_data_copy();
    352c:	f005 f8ee 	bl	870c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3530:	f000 fa20 	bl	3974 <z_arm_interrupt_init>
	z_cstart();
    3534:	f004 f96a 	bl	780c <z_cstart>
    3538:	00001000 	.word	0x00001000
    353c:	e000ed00 	.word	0xe000ed00

00003540 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3540:	4a09      	ldr	r2, [pc, #36]	; (3568 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    3542:	490a      	ldr	r1, [pc, #40]	; (356c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    3544:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    3546:	6809      	ldr	r1, [r1, #0]
    3548:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    354a:	4909      	ldr	r1, [pc, #36]	; (3570 <arch_swap+0x30>)
	_current->arch.basepri = key;
    354c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    354e:	684b      	ldr	r3, [r1, #4]
    3550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3554:	604b      	str	r3, [r1, #4]
    3556:	2300      	movs	r3, #0
    3558:	f383 8811 	msr	BASEPRI, r3
    355c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3560:	6893      	ldr	r3, [r2, #8]
}
    3562:	6f98      	ldr	r0, [r3, #120]	; 0x78
    3564:	4770      	bx	lr
    3566:	bf00      	nop
    3568:	20001520 	.word	0x20001520
    356c:	0000a944 	.word	0x0000a944
    3570:	e000ed00 	.word	0xe000ed00

00003574 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3574:	4912      	ldr	r1, [pc, #72]	; (35c0 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3576:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3578:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    357c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    357e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3582:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3586:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3588:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    358c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3590:	4f0c      	ldr	r7, [pc, #48]	; (35c4 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3592:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3596:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    3598:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    359a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    359c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    359e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    35a0:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    35a2:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    35a6:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    35a8:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    35aa:	f000 fa29 	bl	3a00 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    35ae:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    35b2:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    35b6:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    35ba:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    35be:	4770      	bx	lr
    ldr r1, =_kernel
    35c0:	20001520 	.word	0x20001520
    ldr v4, =_SCS_ICSR
    35c4:	e000ed04 	.word	0xe000ed04

000035c8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    35c8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    35cc:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    35ce:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    35d2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    35d6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    35d8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    35dc:	2902      	cmp	r1, #2
    beq _oops
    35de:	d0ff      	beq.n	35e0 <_oops>

000035e0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    35e0:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    35e2:	f005 ffce 	bl	9582 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    35e6:	bd01      	pop	{r0, pc}

000035e8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    35e8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    35ec:	9b00      	ldr	r3, [sp, #0]
    35ee:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    35f2:	490a      	ldr	r1, [pc, #40]	; (361c <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    35f4:	9b01      	ldr	r3, [sp, #4]
    35f6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    35fa:	9b02      	ldr	r3, [sp, #8]
    35fc:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    3600:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    3604:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3608:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    360c:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    3610:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    3612:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    3614:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    3616:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3618:	4770      	bx	lr
    361a:	bf00      	nop
    361c:	00008a85 	.word	0x00008a85

00003620 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    3620:	4a09      	ldr	r2, [pc, #36]	; (3648 <z_check_thread_stack_fail+0x28>)
{
    3622:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    3624:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    3626:	b170      	cbz	r0, 3646 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3628:	f113 0f16 	cmn.w	r3, #22
    362c:	6e40      	ldr	r0, [r0, #100]	; 0x64
    362e:	d005      	beq.n	363c <z_check_thread_stack_fail+0x1c>
    3630:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    3634:	429a      	cmp	r2, r3
    3636:	d805      	bhi.n	3644 <z_check_thread_stack_fail+0x24>
    3638:	4283      	cmp	r3, r0
    363a:	d203      	bcs.n	3644 <z_check_thread_stack_fail+0x24>
		return 0;
    363c:	4281      	cmp	r1, r0
    363e:	bf28      	it	cs
    3640:	2000      	movcs	r0, #0
    3642:	4770      	bx	lr
    3644:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    3646:	4770      	bx	lr
    3648:	20001520 	.word	0x20001520

0000364c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    364c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    364e:	4b09      	ldr	r3, [pc, #36]	; (3674 <arch_switch_to_main_thread+0x28>)
{
    3650:	460d      	mov	r5, r1
    3652:	4614      	mov	r4, r2
	_current = main_thread;
    3654:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    3656:	f000 f9d3 	bl	3a00 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    365a:	4620      	mov	r0, r4
    365c:	f385 8809 	msr	PSP, r5
    3660:	2100      	movs	r1, #0
    3662:	b663      	cpsie	if
    3664:	f381 8811 	msr	BASEPRI, r1
    3668:	f3bf 8f6f 	isb	sy
    366c:	2200      	movs	r2, #0
    366e:	2300      	movs	r3, #0
    3670:	f005 fa08 	bl	8a84 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3674:	20001520 	.word	0x20001520

00003678 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3678:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    367a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    367c:	4a0b      	ldr	r2, [pc, #44]	; (36ac <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    367e:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    3680:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    3682:	bf1e      	ittt	ne
	movne	r1, #0
    3684:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    3686:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    3688:	f006 fbfe 	blne	9e88 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    368c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    368e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3692:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3696:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    369a:	4905      	ldr	r1, [pc, #20]	; (36b0 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    369c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    369e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    36a0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    36a2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    36a6:	4903      	ldr	r1, [pc, #12]	; (36b4 <_isr_wrapper+0x3c>)
	bx r1
    36a8:	4708      	bx	r1
    36aa:	0000      	.short	0x0000
	ldr r2, =_kernel
    36ac:	20001520 	.word	0x20001520
	ldr r1, =_sw_isr_table
    36b0:	0000a514 	.word	0x0000a514
	ldr r1, =z_arm_int_exit
    36b4:	000036b9 	.word	0x000036b9

000036b8 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    36b8:	4b04      	ldr	r3, [pc, #16]	; (36cc <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    36ba:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    36bc:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    36be:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    36c0:	d003      	beq.n	36ca <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    36c2:	4903      	ldr	r1, [pc, #12]	; (36d0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    36c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    36c8:	600a      	str	r2, [r1, #0]

000036ca <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    36ca:	4770      	bx	lr
	ldr r3, =_kernel
    36cc:	20001520 	.word	0x20001520
	ldr r1, =_SCS_ICSR
    36d0:	e000ed04 	.word	0xe000ed04

000036d4 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    36d4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    36d6:	4b26      	ldr	r3, [pc, #152]	; (3770 <mem_manage_fault+0x9c>)
{
    36d8:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    36da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    36dc:	f012 0f10 	tst.w	r2, #16
		reason = K_ERR_ARM_MEM_STACKING;
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    36e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    36e2:	bf14      	ite	ne
    36e4:	2411      	movne	r4, #17
    36e6:	2410      	moveq	r4, #16
		reason = K_ERR_ARM_MEM_UNSTACKING;
    36e8:	f012 0f08 	tst.w	r2, #8
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    36ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_UNSTACKING;
    36ee:	bf18      	it	ne
    36f0:	2412      	movne	r4, #18
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    36f2:	0792      	lsls	r2, r2, #30
{
    36f4:	4606      	mov	r6, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    36f6:	d50a      	bpl.n	370e <mem_manage_fault+0x3a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    36f8:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    36fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    36fc:	0614      	lsls	r4, r2, #24
    36fe:	d534      	bpl.n	376a <mem_manage_fault+0x96>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    3700:	b119      	cbz	r1, 370a <mem_manage_fault+0x36>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    3702:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    3708:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    370a:	2413      	movs	r4, #19
    370c:	e001      	b.n	3712 <mem_manage_fault+0x3e>
	uint32_t mmfar = -EINVAL;
    370e:	f06f 0015 	mvn.w	r0, #21
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3712:	4b17      	ldr	r3, [pc, #92]	; (3770 <mem_manage_fault+0x9c>)
    3714:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    3716:	f012 0f01 	tst.w	r2, #1
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    371a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    371c:	bf18      	it	ne
    371e:	2414      	movne	r4, #20
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    3720:	f012 0f20 	tst.w	r2, #32
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3724:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    3726:	bf18      	it	ne
    3728:	2415      	movne	r4, #21
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    372a:	06d2      	lsls	r2, r2, #27
    372c:	d402      	bmi.n	3734 <mem_manage_fault+0x60>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    372e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3730:	079b      	lsls	r3, r3, #30
    3732:	d50a      	bpl.n	374a <mem_manage_fault+0x76>
		 * not accompanied by a data access violation error (i.e.
		 * when stack overflows due to the exception entry frame
		 * stacking): z_check_thread_stack_fail() shall be able to
		 * handle the case of 'mmfar' holding the -EINVAL value.
		 */
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    3734:	4b0e      	ldr	r3, [pc, #56]	; (3770 <mem_manage_fault+0x9c>)
    3736:	685b      	ldr	r3, [r3, #4]
    3738:	0519      	lsls	r1, r3, #20
    373a:	d506      	bpl.n	374a <mem_manage_fault+0x76>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    373c:	4631      	mov	r1, r6
    373e:	f7ff ff6f 	bl	3620 <z_check_thread_stack_fail>
				((uint32_t) &esf[0]));

			if (min_stack_ptr) {
    3742:	b110      	cbz	r0, 374a <mem_manage_fault+0x76>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    3744:	f380 8809 	msr	PSP, r0
				 * fatal error and a thread that corrupted its
				 * stack needs to be aborted.
				 */
				__set_PSP(min_stack_ptr);

				reason = K_ERR_STACK_CHK_FAIL;
    3748:	2402      	movs	r4, #2
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    374a:	4b09      	ldr	r3, [pc, #36]	; (3770 <mem_manage_fault+0x9c>)
    374c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    374e:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    3750:	bf42      	ittt	mi
    3752:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    3754:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    3758:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    375a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    375c:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    3760:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    3762:	2300      	movs	r3, #0
    3764:	702b      	strb	r3, [r5, #0]

	return reason;
}
    3766:	4620      	mov	r0, r4
    3768:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    376a:	f06f 0015 	mvn.w	r0, #21
    376e:	e7cc      	b.n	370a <mem_manage_fault+0x36>
    3770:	e000ed00 	.word	0xe000ed00

00003774 <usage_fault.constprop.0>:
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3774:	4b13      	ldr	r3, [pc, #76]	; (37c4 <usage_fault.constprop.0+0x50>)
    3776:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    3778:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    377c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    377e:	bf14      	ite	ne
    3780:	201e      	movne	r0, #30
    3782:	201d      	moveq	r0, #29
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    3784:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3788:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    378a:	bf18      	it	ne
    378c:	201f      	movne	r0, #31
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    378e:	f412 2f00 	tst.w	r2, #524288	; 0x80000
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    3792:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    3794:	bf18      	it	ne
    3796:	2021      	movne	r0, #33	; 0x21
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    3798:	f412 2f80 	tst.w	r2, #262144	; 0x40000
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    379c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    379e:	bf18      	it	ne
    37a0:	2022      	movne	r0, #34	; 0x22
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    37a2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    37a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    37a8:	bf18      	it	ne
    37aa:	2023      	movne	r0, #35	; 0x23
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    37ac:	f412 3f80 	tst.w	r2, #65536	; 0x10000
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    37b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37b2:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    37b6:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    37ba:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    37bc:	bf18      	it	ne
    37be:	2024      	movne	r0, #36	; 0x24
    37c0:	4770      	bx	lr
    37c2:	bf00      	nop
    37c4:	e000ed00 	.word	0xe000ed00

000037c8 <bus_fault.constprop.0>:
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    37c8:	b510      	push	{r4, lr}
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    37ca:	4b19      	ldr	r3, [pc, #100]	; (3830 <bus_fault.constprop.0+0x68>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    37cc:	4602      	mov	r2, r0
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    37ce:	6a98      	ldr	r0, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    37d0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    37d2:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    37d6:	bf14      	ite	ne
    37d8:	2017      	movne	r0, #23
    37da:	2016      	moveq	r0, #22
		reason = K_ERR_ARM_BUS_UNSTACKING;
    37dc:	f414 6f00 	tst.w	r4, #2048	; 0x800
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    37e0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_UNSTACKING;
    37e2:	bf18      	it	ne
    37e4:	2018      	movne	r0, #24
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    37e6:	05a4      	lsls	r4, r4, #22
    37e8:	d509      	bpl.n	37fe <bus_fault.constprop.0+0x36>
		STORE_xFAR(bfar, SCB->BFAR);
    37ea:	6b98      	ldr	r0, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    37ec:	6a98      	ldr	r0, [r3, #40]	; 0x28
    37ee:	0400      	lsls	r0, r0, #16
    37f0:	d504      	bpl.n	37fc <bus_fault.constprop.0+0x34>
			if (from_hard_fault != 0) {
    37f2:	b11a      	cbz	r2, 37fc <bus_fault.constprop.0+0x34>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    37f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    37fa:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    37fc:	2019      	movs	r0, #25
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    37fe:	4b0c      	ldr	r3, [pc, #48]	; (3830 <bus_fault.constprop.0+0x68>)
    3800:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    3802:	f412 6f80 	tst.w	r2, #1024	; 0x400
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3806:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    3808:	bf18      	it	ne
    380a:	201a      	movne	r0, #26
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    380c:	05d2      	lsls	r2, r2, #23
    380e:	d40c      	bmi.n	382a <bus_fault.constprop.0+0x62>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_FP_LAZY_STATE_PRESERVATION;
    3812:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3816:	bf18      	it	ne
    3818:	201c      	movne	r0, #28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    381a:	4a05      	ldr	r2, [pc, #20]	; (3830 <bus_fault.constprop.0+0x68>)
    381c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    381e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    3822:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3824:	2300      	movs	r3, #0
    3826:	700b      	strb	r3, [r1, #0]
}
    3828:	bd10      	pop	{r4, pc}
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    382a:	201b      	movs	r0, #27
    382c:	e7f5      	b.n	381a <bus_fault.constprop.0+0x52>
    382e:	bf00      	nop
    3830:	e000ed00 	.word	0xe000ed00

00003834 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    3834:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3836:	4b45      	ldr	r3, [pc, #276]	; (394c <z_arm_fault+0x118>)
    3838:	685b      	ldr	r3, [r3, #4]
{
    383a:	b08a      	sub	sp, #40	; 0x28
    383c:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    383e:	f3c3 0308 	ubfx	r3, r3, #0, #9
    3842:	2600      	movs	r6, #0
    3844:	f386 8811 	msr	BASEPRI, r6
    3848:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    384c:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    3850:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    3854:	d111      	bne.n	387a <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    3856:	f002 000c 	and.w	r0, r2, #12
    385a:	2808      	cmp	r0, #8
    385c:	d00d      	beq.n	387a <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    385e:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    3860:	bf4c      	ite	mi
    3862:	460d      	movmi	r5, r1
			*nested_exc = true;
    3864:	2601      	movpl	r6, #1
	*recoverable = false;
    3866:	2200      	movs	r2, #0
	switch (fault) {
    3868:	3b03      	subs	r3, #3
	*recoverable = false;
    386a:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    386e:	2b03      	cmp	r3, #3
    3870:	d805      	bhi.n	387e <z_arm_fault+0x4a>
    3872:	e8df f003 	tbb	[pc, r3]
    3876:	5d1e      	.short	0x5d1e
    3878:	5a61      	.short	0x5a61
		return NULL;
    387a:	4635      	mov	r5, r6
    387c:	e7f3      	b.n	3866 <z_arm_fault+0x32>
    387e:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    3880:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3884:	b99b      	cbnz	r3, 38ae <z_arm_fault+0x7a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    3886:	2220      	movs	r2, #32
    3888:	4629      	mov	r1, r5
    388a:	a802      	add	r0, sp, #8
    388c:	f005 fe8f 	bl	95ae <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    3890:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3892:	2e00      	cmp	r6, #0
    3894:	d054      	beq.n	3940 <z_arm_fault+0x10c>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    3896:	f3c3 0208 	ubfx	r2, r3, #0, #9
    389a:	b922      	cbnz	r2, 38a6 <z_arm_fault+0x72>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    389c:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    38a0:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    38a4:	9309      	str	r3, [sp, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    38a6:	a902      	add	r1, sp, #8
    38a8:	4620      	mov	r0, r4
    38aa:	f005 fe68 	bl	957e <z_arm_fatal_error>
}
    38ae:	b00a      	add	sp, #40	; 0x28
    38b0:	bd70      	pop	{r4, r5, r6, pc}
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    38b2:	4b26      	ldr	r3, [pc, #152]	; (394c <z_arm_fault+0x118>)
    38b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    38b6:	0791      	lsls	r1, r2, #30
    38b8:	d4e1      	bmi.n	387e <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    38ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    38bc:	2a00      	cmp	r2, #0
    38be:	dbde      	blt.n	387e <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    38c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    38c2:	0052      	lsls	r2, r2, #1
    38c4:	d5db      	bpl.n	387e <z_arm_fault+0x4a>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    38c6:	695a      	ldr	r2, [r3, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    38c8:	69a9      	ldr	r1, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    38ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    38ce:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    38d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    38d4:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    38d8:	695a      	ldr	r2, [r3, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    38da:	f831 1c02 	ldrh.w	r1, [r1, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    38de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    38e2:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    38e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    38e8:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    38ec:	f64d 7202 	movw	r2, #57090	; 0xdf02
    38f0:	4291      	cmp	r1, r2
    38f2:	d00a      	beq.n	390a <z_arm_fault+0xd6>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    38f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    38f6:	b2d2      	uxtb	r2, r2
    38f8:	b14a      	cbz	r2, 390e <z_arm_fault+0xda>
			reason = mem_manage_fault(esf, 1, recoverable);
    38fa:	f10d 0207 	add.w	r2, sp, #7
    38fe:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    3900:	4628      	mov	r0, r5
    3902:	f7ff fee7 	bl	36d4 <mem_manage_fault>
		reason = usage_fault(esf);
    3906:	4604      	mov	r4, r0
		break;
    3908:	e7ba      	b.n	3880 <z_arm_fault+0x4c>
			reason = esf->basic.r0;
    390a:	682c      	ldr	r4, [r5, #0]
    390c:	e7b8      	b.n	3880 <z_arm_fault+0x4c>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    390e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3910:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    3914:	d005      	beq.n	3922 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    3916:	f10d 0107 	add.w	r1, sp, #7
    391a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    391c:	f7ff ff54 	bl	37c8 <bus_fault.constprop.0>
    3920:	e7f1      	b.n	3906 <z_arm_fault+0xd2>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    3922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    3928:	d3a9      	bcc.n	387e <z_arm_fault+0x4a>
		reason = usage_fault(esf);
    392a:	f7ff ff23 	bl	3774 <usage_fault.constprop.0>
    392e:	e7ea      	b.n	3906 <z_arm_fault+0xd2>
		reason = mem_manage_fault(esf, 0, recoverable);
    3930:	f10d 0207 	add.w	r2, sp, #7
    3934:	2100      	movs	r1, #0
    3936:	e7e3      	b.n	3900 <z_arm_fault+0xcc>
		reason = bus_fault(esf, 0, recoverable);
    3938:	f10d 0107 	add.w	r1, sp, #7
    393c:	2000      	movs	r0, #0
    393e:	e7ed      	b.n	391c <z_arm_fault+0xe8>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3940:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3944:	f023 0301 	bic.w	r3, r3, #1
    3948:	e7ac      	b.n	38a4 <z_arm_fault+0x70>
    394a:	bf00      	nop
    394c:	e000ed00 	.word	0xe000ed00

00003950 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    3950:	4a02      	ldr	r2, [pc, #8]	; (395c <z_arm_fault_init+0xc>)
    3952:	6953      	ldr	r3, [r2, #20]
    3954:	f043 0310 	orr.w	r3, r3, #16
    3958:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    395a:	4770      	bx	lr
    395c:	e000ed00 	.word	0xe000ed00

00003960 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    3960:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    3964:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    3968:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    396a:	4672      	mov	r2, lr
	bl z_arm_fault
    396c:	f7ff ff62 	bl	3834 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    3970:	bd01      	pop	{r0, pc}
    3972:	bf00      	nop

00003974 <z_arm_interrupt_init>:
    3974:	4804      	ldr	r0, [pc, #16]	; (3988 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    3976:	2300      	movs	r3, #0
    3978:	2120      	movs	r1, #32
    397a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    397c:	3301      	adds	r3, #1
    397e:	2b30      	cmp	r3, #48	; 0x30
    3980:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    3984:	d1f9      	bne.n	397a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    3986:	4770      	bx	lr
    3988:	e000e100 	.word	0xe000e100

0000398c <__start>:
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    398c:	f7fe fad8 	bl	1f40 <z_arm_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3990:	2020      	movs	r0, #32
    msr BASEPRI, r0
    3992:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    3996:	4808      	ldr	r0, [pc, #32]	; (39b8 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    3998:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    399c:	1840      	adds	r0, r0, r1
    msr PSP, r0
    399e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    39a2:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    39a6:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    39a8:	4308      	orrs	r0, r1
    msr CONTROL, r0
    39aa:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    39ae:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    39b2:	f7ff fda1 	bl	34f8 <z_arm_prep_c>
    39b6:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    39b8:	200026c0 	.word	0x200026c0

000039bc <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    39bc:	4b08      	ldr	r3, [pc, #32]	; (39e0 <z_impl_k_thread_abort+0x24>)
    39be:	689b      	ldr	r3, [r3, #8]
    39c0:	4283      	cmp	r3, r0
    39c2:	d10b      	bne.n	39dc <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    39c4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    39c8:	b143      	cbz	r3, 39dc <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    39ca:	4b06      	ldr	r3, [pc, #24]	; (39e4 <z_impl_k_thread_abort+0x28>)
    39cc:	685a      	ldr	r2, [r3, #4]
    39ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    39d2:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    39d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    39d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    39da:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    39dc:	f004 be24 	b.w	8628 <z_thread_abort>
    39e0:	20001520 	.word	0x20001520
    39e4:	e000ed00 	.word	0xe000ed00

000039e8 <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    39e8:	4b02      	ldr	r3, [pc, #8]	; (39f4 <z_arm_configure_static_mpu_regions+0xc>)
    39ea:	4a03      	ldr	r2, [pc, #12]	; (39f8 <z_arm_configure_static_mpu_regions+0x10>)
    39ec:	4803      	ldr	r0, [pc, #12]	; (39fc <z_arm_configure_static_mpu_regions+0x14>)
    39ee:	2101      	movs	r1, #1
    39f0:	f000 b870 	b.w	3ad4 <arm_core_mpu_configure_static_mpu_regions>
    39f4:	20040000 	.word	0x20040000
    39f8:	20000000 	.word	0x20000000
    39fc:	0000a79c 	.word	0x0000a79c

00003a00 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    3a00:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    3a02:	4b05      	ldr	r3, [pc, #20]	; (3a18 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    3a04:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    3a06:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    3a08:	4a04      	ldr	r2, [pc, #16]	; (3a1c <z_arm_configure_dynamic_mpu_regions+0x1c>)
    3a0a:	2140      	movs	r1, #64	; 0x40
    3a0c:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    3a10:	4618      	mov	r0, r3
    3a12:	2101      	movs	r1, #1
    3a14:	f000 b868 	b.w	3ae8 <arm_core_mpu_configure_dynamic_mpu_regions>
    3a18:	20000948 	.word	0x20000948
    3a1c:	150b0000 	.word	0x150b0000

00003a20 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    3a20:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    3a22:	4e20      	ldr	r6, [pc, #128]	; (3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    3a24:	2500      	movs	r5, #0
    3a26:	428d      	cmp	r5, r1
    3a28:	da39      	bge.n	3a9e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6>
		if (regions[i].size == 0U) {
    3a2a:	6844      	ldr	r4, [r0, #4]
    3a2c:	b374      	cbz	r4, 3a8c <mpu_configure_regions+0x6c>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    3a2e:	b153      	cbz	r3, 3a46 <mpu_configure_regions+0x26>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    3a30:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    3a34:	ea14 0f0c 	tst.w	r4, ip
    3a38:	d12f      	bne.n	3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
		&&
    3a3a:	2c1f      	cmp	r4, #31
    3a3c:	d92d      	bls.n	3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
		((part->start & (part->size - 1U)) == 0U);
    3a3e:	6807      	ldr	r7, [r0, #0]
		&&
    3a40:	ea1c 0f07 	tst.w	ip, r7
    3a44:	d129      	bne.n	3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    3a46:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    3a48:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3a4a:	f8d0 c008 	ldr.w	ip, [r0, #8]
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3a4e:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    3a52:	d91e      	bls.n	3a92 <mpu_configure_regions+0x72>
	if (size > (1UL << 31)) {
    3a54:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    3a58:	d81d      	bhi.n	3a96 <mpu_configure_regions+0x76>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    3a5a:	3c01      	subs	r4, #1
    3a5c:	fab4 f484 	clz	r4, r4
    3a60:	f1c4 041f 	rsb	r4, r4, #31
    3a64:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    3a66:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3a6a:	ea4c 0c04 	orr.w	ip, ip, r4
    3a6e:	d814      	bhi.n	3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3a70:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    3a74:	4314      	orrs	r4, r2
    3a76:	f044 0410 	orr.w	r4, r4, #16
    3a7a:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3a7e:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3a82:	f04c 0401 	orr.w	r4, ip, #1
    3a86:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		if (reg_index == -EINVAL) {
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    3a8a:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    3a8c:	3501      	adds	r5, #1
    3a8e:	300c      	adds	r0, #12
    3a90:	e7c9      	b.n	3a26 <mpu_configure_regions+0x6>
		return REGION_32B;
    3a92:	2408      	movs	r4, #8
    3a94:	e7e7      	b.n	3a66 <mpu_configure_regions+0x46>
		return REGION_4G;
    3a96:	243e      	movs	r4, #62	; 0x3e
    3a98:	e7e5      	b.n	3a66 <mpu_configure_regions+0x46>
			return -EINVAL;
    3a9a:	f06f 0215 	mvn.w	r2, #21
	}

	return reg_index;
}
    3a9e:	4610      	mov	r0, r2
    3aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3aa2:	bf00      	nop
    3aa4:	e000ed00 	.word	0xe000ed00

00003aa8 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    3aa8:	4b04      	ldr	r3, [pc, #16]	; (3abc <arm_core_mpu_enable+0x14>)
    3aaa:	2205      	movs	r2, #5
    3aac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    3ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3ab4:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	barrier_dsync_fence_full();
	barrier_isync_fence_full();
}
    3ab8:	4770      	bx	lr
    3aba:	bf00      	nop
    3abc:	e000ed00 	.word	0xe000ed00

00003ac0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    3ac0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	barrier_dmem_fence_full();

	/* Disable MPU */
	MPU->CTRL = 0;
    3ac4:	4b02      	ldr	r3, [pc, #8]	; (3ad0 <arm_core_mpu_disable+0x10>)
    3ac6:	2200      	movs	r2, #0
    3ac8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    3acc:	4770      	bx	lr
    3ace:	bf00      	nop
    3ad0:	e000ed00 	.word	0xe000ed00

00003ad4 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    3ad4:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    3ad6:	4c03      	ldr	r4, [pc, #12]	; (3ae4 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    3ad8:	2301      	movs	r3, #1
    3ada:	7822      	ldrb	r2, [r4, #0]
    3adc:	f7ff ffa0 	bl	3a20 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    3ae0:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    3ae2:	bd10      	pop	{r4, pc}
    3ae4:	20001570 	.word	0x20001570

00003ae8 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    3ae8:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    3aea:	4a09      	ldr	r2, [pc, #36]	; (3b10 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    3aec:	2300      	movs	r3, #0
    3aee:	7812      	ldrb	r2, [r2, #0]
    3af0:	f7ff ff96 	bl	3a20 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    3af4:	f110 0f16 	cmn.w	r0, #22
    3af8:	d002      	beq.n	3b00 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    3afa:	4a06      	ldr	r2, [pc, #24]	; (3b14 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    3afc:	2807      	cmp	r0, #7
    3afe:	dd00      	ble.n	3b02 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    3b00:	bd08      	pop	{r3, pc}
    3b02:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    3b06:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    3b0a:	3001      	adds	r0, #1
    3b0c:	e7f6      	b.n	3afc <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    3b0e:	bf00      	nop
    3b10:	20001570 	.word	0x20001570
    3b14:	e000ed00 	.word	0xe000ed00

00003b18 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    3b18:	4914      	ldr	r1, [pc, #80]	; (3b6c <z_arm_mpu_init+0x54>)
    3b1a:	6808      	ldr	r0, [r1, #0]
    3b1c:	2808      	cmp	r0, #8
{
    3b1e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    3b20:	d821      	bhi.n	3b66 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    3b22:	f7ff ffcd 	bl	3ac0 <arm_core_mpu_disable>
    3b26:	4c12      	ldr	r4, [pc, #72]	; (3b70 <z_arm_mpu_init+0x58>)
    3b28:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3b2a:	2200      	movs	r2, #0
    3b2c:	4290      	cmp	r0, r2
    3b2e:	f101 010c 	add.w	r1, r1, #12
    3b32:	d105      	bne.n	3b40 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    3b34:	4b0f      	ldr	r3, [pc, #60]	; (3b74 <z_arm_mpu_init+0x5c>)
    3b36:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    3b38:	f7ff ffb6 	bl	3aa8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    3b3c:	2000      	movs	r0, #0
}
    3b3e:	bd10      	pop	{r4, pc}
    3b40:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3b44:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    3b48:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    3b4c:	4313      	orrs	r3, r2
    3b4e:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3b52:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3b56:	f851 3c04 	ldr.w	r3, [r1, #-4]
    3b5a:	f043 0301 	orr.w	r3, r3, #1
    3b5e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3b62:	3201      	adds	r2, #1
    3b64:	e7e2      	b.n	3b2c <z_arm_mpu_init+0x14>
		return -1;
    3b66:	f04f 30ff 	mov.w	r0, #4294967295
    3b6a:	e7e8      	b.n	3b3e <z_arm_mpu_init+0x26>
    3b6c:	0000a7a8 	.word	0x0000a7a8
    3b70:	e000ed00 	.word	0xe000ed00
    3b74:	20001570 	.word	0x20001570

00003b78 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    3b78:	4b01      	ldr	r3, [pc, #4]	; (3b80 <__stdout_hook_install+0x8>)
    3b7a:	6018      	str	r0, [r3, #0]
}
    3b7c:	4770      	bx	lr
    3b7e:	bf00      	nop
    3b80:	20000118 	.word	0x20000118

00003b84 <nordicsemi_nrf52_init>:

static int nordicsemi_nrf52_init(void)
{
#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    3b84:	4a04      	ldr	r2, [pc, #16]	; (3b98 <nordicsemi_nrf52_init+0x14>)
    3b86:	2301      	movs	r3, #1
    3b88:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    3b8c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
#if NRF_POWER_HAS_DCDCEN_VDDH && defined(CONFIG_SOC_DCDC_NRF52X_HV)
	nrf_power_dcdcen_vddh_set(NRF_POWER, true);
#endif

	return 0;
}
    3b90:	2000      	movs	r0, #0
    3b92:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
    3b96:	4770      	bx	lr
    3b98:	4001e000 	.word	0x4001e000

00003b9c <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3b9c:	b120      	cbz	r0, 3ba8 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    3b9e:	4b03      	ldr	r3, [pc, #12]	; (3bac <arch_busy_wait+0x10>)
    3ba0:	0180      	lsls	r0, r0, #6
    3ba2:	f043 0301 	orr.w	r3, r3, #1
    3ba6:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    3ba8:	4770      	bx	lr
    3baa:	bf00      	nop
    3bac:	0000a740 	.word	0x0000a740

00003bb0 <endpoint_ctx>:

static inline bool ep_is_valid(const uint8_t ep)
{
	uint8_t ep_num = USB_EP_GET_IDX(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
    3bb0:	0602      	lsls	r2, r0, #24
	uint8_t ep_num = USB_EP_GET_IDX(ep);
    3bb2:	f000 037f 	and.w	r3, r0, #127	; 0x7f
	if (NRF_USBD_EPIN_CHECK(ep)) {
    3bb6:	d512      	bpl.n	3bde <endpoint_ctx+0x2e>
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    3bb8:	2b08      	cmp	r3, #8
    3bba:	d105      	bne.n	3bc8 <endpoint_ctx+0x18>

	ctx = get_usbd_ctx();
	ep_num = NRF_USBD_EP_NR_GET(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3bbc:	0701      	lsls	r1, r0, #28
	ep_num = NRF_USBD_EP_NR_GET(ep);
    3bbe:	f000 030f 	and.w	r3, r0, #15
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3bc2:	d506      	bpl.n	3bd2 <endpoint_ctx+0x22>
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
    3bc4:	480e      	ldr	r0, [pc, #56]	; (3c00 <endpoint_ctx+0x50>)
    3bc6:	4770      	bx	lr
			if (ep_num >= CFG_EPIN_CNT) {
    3bc8:	f010 0f78 	tst.w	r0, #120	; 0x78
    3bcc:	d112      	bne.n	3bf4 <endpoint_ctx+0x44>
	ep_num = NRF_USBD_EP_NR_GET(ep);
    3bce:	f000 030f 	and.w	r3, r0, #15
		} else {
			return &ctx->ep_ctx[ep_num];
    3bd2:	204c      	movs	r0, #76	; 0x4c
    3bd4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    3bd8:	4b0a      	ldr	r3, [pc, #40]	; (3c04 <endpoint_ctx+0x54>)
    3bda:	4418      	add	r0, r3
    3bdc:	4770      	bx	lr
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    3bde:	2b08      	cmp	r3, #8
    3be0:	d105      	bne.n	3bee <endpoint_ctx+0x3e>
		}
	} else {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3be2:	0702      	lsls	r2, r0, #28
	ep_num = NRF_USBD_EP_NR_GET(ep);
    3be4:	f000 030f 	and.w	r3, r0, #15
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3be8:	d506      	bpl.n	3bf8 <endpoint_ctx+0x48>
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
    3bea:	4807      	ldr	r0, [pc, #28]	; (3c08 <endpoint_ctx+0x58>)
    3bec:	4770      	bx	lr
			if (ep_num >= CFG_EPOUT_CNT) {
    3bee:	f010 0f78 	tst.w	r0, #120	; 0x78
    3bf2:	d0f6      	beq.n	3be2 <endpoint_ctx+0x32>
		return NULL;
    3bf4:	2000      	movs	r0, #0
					    ep_num];
		}
	}

	return NULL;
}
    3bf6:	4770      	bx	lr
			return &ctx->ep_ctx[CFG_EPIN_CNT +
    3bf8:	4804      	ldr	r0, [pc, #16]	; (3c0c <endpoint_ctx+0x5c>)
    3bfa:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    3bfe:	4770      	bx	lr
    3c00:	20000aa0 	.word	0x20000aa0
    3c04:	20000954 	.word	0x20000954
    3c08:	20000bc0 	.word	0x20000bc0
    3c0c:	20000ac0 	.word	0x20000ac0

00003c10 <usbd_work_schedule>:
 *
 * Should be called after usbd_evt_put().
 */
static inline void usbd_work_schedule(void)
{
	k_work_submit_to_queue(&usbd_work_queue, &get_usbd_ctx()->usb_work);
    3c10:	4901      	ldr	r1, [pc, #4]	; (3c18 <usbd_work_schedule+0x8>)
    3c12:	4802      	ldr	r0, [pc, #8]	; (3c1c <usbd_work_schedule+0xc>)
    3c14:	f006 ba21 	b.w	a05a <k_work_submit_to_queue>
    3c18:	2000097c 	.word	0x2000097c
    3c1c:	200004d0 	.word	0x200004d0

00003c20 <usbd_evt_put>:
 * @brief Enqueue USBD event.
 *
 * @param Pointer to the previously allocated and filled event structure.
 */
static inline void usbd_evt_put(struct usbd_event *ev)
{
    3c20:	4601      	mov	r1, r0
	k_fifo_put(&usbd_evt_fifo, ev);
    3c22:	4801      	ldr	r0, [pc, #4]	; (3c28 <usbd_evt_put+0x8>)
    3c24:	f006 b9b4 	b.w	9f90 <k_queue_append>
    3c28:	20000218 	.word	0x20000218

00003c2c <usbd_evt_get>:
	return z_impl_k_queue_get(queue, timeout);
    3c2c:	4802      	ldr	r0, [pc, #8]	; (3c38 <usbd_evt_get+0xc>)
    3c2e:	2200      	movs	r2, #0
    3c30:	2300      	movs	r3, #0
    3c32:	f004 b825 	b.w	7c80 <z_impl_k_queue_get>
    3c36:	bf00      	nop
    3c38:	20000218 	.word	0x20000218

00003c3c <usbd_evt_flush>:

/**
 * @brief Drop all enqueued events.
 */
static inline void usbd_evt_flush(void)
{
    3c3c:	b510      	push	{r4, lr}
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3c3e:	4c05      	ldr	r4, [pc, #20]	; (3c54 <usbd_evt_flush+0x18>)
	struct usbd_event *ev;

	do {
		ev = usbd_evt_get();
    3c40:	f7ff fff4 	bl	3c2c <usbd_evt_get>
		if (ev) {
    3c44:	b120      	cbz	r0, 3c50 <usbd_evt_flush+0x14>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3c46:	1d01      	adds	r1, r0, #4
    3c48:	4620      	mov	r0, r4
    3c4a:	f006 f8e9 	bl	9e20 <k_mem_slab_free>
			usbd_evt_free(ev);
		}
	} while (ev != NULL);
    3c4e:	e7f7      	b.n	3c40 <usbd_evt_flush+0x4>
}
    3c50:	bd10      	pop	{r4, pc}
    3c52:	bf00      	nop
    3c54:	200001d8 	.word	0x200001d8

00003c58 <usbd_evt_alloc>:
 * This function should be called prior to usbd_evt_put().
 *
 * @returns Pointer to the allocated event or NULL if there was no space left.
 */
static inline struct usbd_event *usbd_evt_alloc(void)
{
    3c58:	b507      	push	{r0, r1, r2, lr}
	struct usbd_event *ev;
	struct usbd_mem_block block;

	if (k_mem_slab_alloc(&fifo_elem_slab,
    3c5a:	2300      	movs	r3, #0
    3c5c:	480e      	ldr	r0, [pc, #56]	; (3c98 <usbd_evt_alloc+0x40>)
    3c5e:	2200      	movs	r2, #0
    3c60:	a901      	add	r1, sp, #4
    3c62:	f003 fe53 	bl	790c <k_mem_slab_alloc>
    3c66:	b190      	cbz	r0, 3c8e <usbd_evt_alloc+0x36>
		 * Allocation may fail if workqueue thread is starved or event
		 * queue size is too small (CONFIG_USB_NRFX_EVT_QUEUE_SIZE).
		 * Wipe all events, free the space and schedule
		 * reinitialization.
		 */
		usbd_evt_flush();
    3c68:	f7ff ffe8 	bl	3c3c <usbd_evt_flush>

		if (k_mem_slab_alloc(&fifo_elem_slab, (void **)&block.data, K_NO_WAIT)) {
    3c6c:	480a      	ldr	r0, [pc, #40]	; (3c98 <usbd_evt_alloc+0x40>)
    3c6e:	2200      	movs	r2, #0
    3c70:	2300      	movs	r3, #0
    3c72:	a901      	add	r1, sp, #4
    3c74:	f003 fe4a 	bl	790c <k_mem_slab_alloc>
    3c78:	b938      	cbnz	r0, 3c8a <usbd_evt_alloc+0x32>
			LOG_ERR("USBD event memory corrupted");
			__ASSERT_NO_MSG(0);
			return NULL;
		}

		ev = (struct usbd_event *)block.data;
    3c7a:	9801      	ldr	r0, [sp, #4]
		ev->block = block;
		ev->evt_type = USBD_EVT_REINIT;
    3c7c:	2304      	movs	r3, #4
		ev->block = block;
    3c7e:	6040      	str	r0, [r0, #4]
		ev->evt_type = USBD_EVT_REINIT;
    3c80:	7403      	strb	r3, [r0, #16]
		usbd_evt_put(ev);
    3c82:	f7ff ffcd 	bl	3c20 <usbd_evt_put>
		usbd_work_schedule();
    3c86:	f7ff ffc3 	bl	3c10 <usbd_work_schedule>

		return NULL;
    3c8a:	2000      	movs	r0, #0
    3c8c:	e001      	b.n	3c92 <usbd_evt_alloc+0x3a>
	}

	ev = (struct usbd_event *)block.data;
    3c8e:	9801      	ldr	r0, [sp, #4]
	ev->block = block;
    3c90:	6040      	str	r0, [r0, #4]

	return ev;
}
    3c92:	b003      	add	sp, #12
    3c94:	f85d fb04 	ldr.w	pc, [sp], #4
    3c98:	200001d8 	.word	0x200001d8

00003c9c <usb_dc_power_event_handler>:

static void usb_dc_power_event_handler(nrfx_power_usb_evt_t event)
{
	enum usbd_periph_state new_state;

	switch (event) {
    3c9c:	2802      	cmp	r0, #2
{
    3c9e:	b510      	push	{r4, lr}
    3ca0:	d811      	bhi.n	3cc6 <usb_dc_power_event_handler+0x2a>
    3ca2:	4b09      	ldr	r3, [pc, #36]	; (3cc8 <usb_dc_power_event_handler+0x2c>)
    3ca4:	5c1c      	ldrb	r4, [r3, r0]
	struct usbd_event *ev = usbd_evt_alloc();
    3ca6:	f7ff ffd7 	bl	3c58 <usbd_evt_alloc>
	if (!ev) {
    3caa:	b160      	cbz	r0, 3cc6 <usb_dc_power_event_handler+0x2a>
	ev->evt_type = USBD_EVT_POWER;
    3cac:	2200      	movs	r2, #0
    3cae:	7402      	strb	r2, [r0, #16]
	ev->evt.pwr_evt.state = state;
    3cb0:	7204      	strb	r4, [r0, #8]
	usbd_evt_put(ev);
    3cb2:	f7ff ffb5 	bl	3c20 <usbd_evt_put>
	if (usbd_ctx.attached) {
    3cb6:	4b05      	ldr	r3, [pc, #20]	; (3ccc <usb_dc_power_event_handler+0x30>)
    3cb8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    3cbc:	b11b      	cbz	r3, 3cc6 <usb_dc_power_event_handler+0x2a>
		LOG_ERR("Unknown USB power event %d", event);
		return;
	}

	submit_dc_power_event(new_state);
}
    3cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usbd_work_schedule();
    3cc2:	f7ff bfa5 	b.w	3c10 <usbd_work_schedule>
}
    3cc6:	bd10      	pop	{r4, pc}
    3cc8:	0000ab10 	.word	0x0000ab10
    3ccc:	20000954 	.word	0x20000954

00003cd0 <usbd_event_transfer_data>:
		}
	}
}

static void usbd_event_transfer_data(nrfx_usbd_evt_t const *const p_event)
{
    3cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct nrf_usbd_ep_ctx *ep_ctx =
		endpoint_ctx(p_event->data.eptransfer.ep);
    3cd2:	7887      	ldrb	r7, [r0, #2]
{
    3cd4:	4606      	mov	r6, r0
		endpoint_ctx(p_event->data.eptransfer.ep);
    3cd6:	4638      	mov	r0, r7
    3cd8:	f7ff ff6a 	bl	3bb0 <endpoint_ctx>

	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3cdc:	063b      	lsls	r3, r7, #24
		switch (p_event->data.eptransfer.status) {
    3cde:	78f5      	ldrb	r5, [r6, #3]
		endpoint_ctx(p_event->data.eptransfer.ep);
    3ce0:	4604      	mov	r4, r0
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3ce2:	d512      	bpl.n	3d0a <usbd_event_transfer_data+0x3a>
		switch (p_event->data.eptransfer.status) {
    3ce4:	2d00      	cmp	r5, #0
    3ce6:	d143      	bne.n	3d70 <usbd_event_transfer_data+0xa0>
		case NRFX_USBD_EP_OK: {
			struct usbd_event *ev = usbd_evt_alloc();
    3ce8:	f7ff ffb6 	bl	3c58 <usbd_evt_alloc>

			if (!ev) {
    3cec:	4603      	mov	r3, r0
    3cee:	2800      	cmp	r0, #0
    3cf0:	d03e      	beq.n	3d70 <usbd_event_transfer_data+0xa0>

			LOG_DBG("write complete, ep 0x%02x",
				(uint32_t)p_event->data.eptransfer.ep);

			ep_ctx->write_in_progress = false;
			ev->evt_type = USBD_EVT_EP;
    3cf2:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    3cf4:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
    3cf6:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    3cf8:	2203      	movs	r2, #3
    3cfa:	7302      	strb	r2, [r0, #12]
				(uint32_t)p_event->data.eptransfer.ep);

			ep_ctx->read_pending = true;
			ev->evt_type = USBD_EVT_EP;
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
			ev->evt.ep_evt.ep = ep_ctx;
    3cfc:	609c      	str	r4, [r3, #8]

			ev->evt_type = USBD_EVT_EP;
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
			ev->evt.ep_evt.ep = ep_ctx;

			usbd_evt_put(ev);
    3cfe:	f7ff ff8f 	bl	3c20 <usbd_evt_put>
				p_event->data.eptransfer.ep);
		}
		break;
		}
	}
}
    3d02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			usbd_work_schedule();
    3d06:	f7ff bf83 	b.w	3c10 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
    3d0a:	b14d      	cbz	r5, 3d20 <usbd_event_transfer_data+0x50>
    3d0c:	2d01      	cmp	r5, #1
    3d0e:	d12f      	bne.n	3d70 <usbd_event_transfer_data+0xa0>
			struct usbd_event *ev = usbd_evt_alloc();
    3d10:	f7ff ffa2 	bl	3c58 <usbd_evt_alloc>
			if (!ev) {
    3d14:	4603      	mov	r3, r0
    3d16:	b358      	cbz	r0, 3d70 <usbd_event_transfer_data+0xa0>
			ep_ctx->read_pending = true;
    3d18:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
    3d1a:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    3d1c:	7305      	strb	r5, [r0, #12]
    3d1e:	e7ed      	b.n	3cfc <usbd_event_transfer_data+0x2c>
			struct usbd_event *ev = usbd_evt_alloc();
    3d20:	f7ff ff9a 	bl	3c58 <usbd_evt_alloc>
			if (!ev) {
    3d24:	b320      	cbz	r0, 3d70 <usbd_event_transfer_data+0xa0>
				p_event->data.eptransfer.ep);
    3d26:	78b2      	ldrb	r2, [r6, #2]

NRF_STATIC_INLINE uint32_t nrf_usbd_ep_amount_get(NRF_USBD_Type const * p_reg, uint8_t ep)
{
    uint32_t ret;

    if (NRF_USBD_EPIN_CHECK(ep))
    3d28:	4b12      	ldr	r3, [pc, #72]	; (3d74 <usbd_event_transfer_data+0xa4>)
    3d2a:	f012 0f80 	tst.w	r2, #128	; 0x80
    3d2e:	f002 0108 	and.w	r1, r2, #8
    3d32:	d011      	beq.n	3d58 <usbd_event_transfer_data+0x88>
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    3d34:	b141      	cbz	r1, 3d48 <usbd_event_transfer_data+0x78>
        {
            ret = p_reg->ISOIN.AMOUNT;
    3d36:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	; 0x6a8
			ep_ctx->buf.len = nrf_usbd_ep_amount_get(NRF_USBD,
    3d3a:	60e3      	str	r3, [r4, #12]
			ev->evt_type = USBD_EVT_EP;
    3d3c:	2301      	movs	r3, #1
    3d3e:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    3d40:	2302      	movs	r3, #2
    3d42:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    3d44:	6084      	str	r4, [r0, #8]
    3d46:	e7da      	b.n	3cfe <usbd_event_transfer_data+0x2e>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPIN[epnr].AMOUNT;
    3d48:	f002 020f 	and.w	r2, r2, #15
    3d4c:	2114      	movs	r1, #20
    3d4e:	fb01 3302 	mla	r3, r1, r2, r3
    3d52:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    3d56:	e7f0      	b.n	3d3a <usbd_event_transfer_data+0x6a>
        }
    }
    else
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    3d58:	b111      	cbz	r1, 3d60 <usbd_event_transfer_data+0x90>
        {
            ret = p_reg->ISOOUT.AMOUNT;
    3d5a:	f8d3 37a8 	ldr.w	r3, [r3, #1960]	; 0x7a8
    3d5e:	e7ec      	b.n	3d3a <usbd_event_transfer_data+0x6a>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPOUT[epnr].AMOUNT;
    3d60:	f002 020f 	and.w	r2, r2, #15
    3d64:	2114      	movs	r1, #20
    3d66:	fb01 3302 	mla	r3, r1, r2, r3
    3d6a:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    3d6e:	e7e4      	b.n	3d3a <usbd_event_transfer_data+0x6a>
}
    3d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3d72:	bf00      	nop
    3d74:	40027000 	.word	0x40027000

00003d78 <usb_init>:
	}
	return 0;
}

static int usb_init(void)
{
    3d78:	b513      	push	{r0, r1, r4, lr}

	static const nrfx_power_usbevt_config_t usbevt_config = {
		.handler = usb_dc_power_event_handler
	};

	err = nrfx_usbd_init(usbd_event_handler);
    3d7a:	4812      	ldr	r0, [pc, #72]	; (3dc4 <usb_init+0x4c>)
    3d7c:	f002 ffb8 	bl	6cf0 <nrfx_usbd_init>
	if (err != NRFX_SUCCESS) {
    3d80:	4b11      	ldr	r3, [pc, #68]	; (3dc8 <usb_init+0x50>)
    3d82:	4298      	cmp	r0, r3
    3d84:	d11a      	bne.n	3dbc <usb_init+0x44>
	}

	/* Ignore the return value, as NRFX_ERROR_ALREADY_INITIALIZED is not
	 * a problem here.
	 */
	(void)nrfx_power_init(&power_config);
    3d86:	4811      	ldr	r0, [pc, #68]	; (3dcc <usb_init+0x54>)
    3d88:	f002 f90e 	bl	5fa8 <nrfx_power_init>
	nrfx_power_usbevt_init(&usbevt_config);

	k_work_queue_start(&usbd_work_queue,
    3d8c:	2400      	movs	r4, #0
	nrfx_power_usbevt_init(&usbevt_config);
    3d8e:	4810      	ldr	r0, [pc, #64]	; (3dd0 <usb_init+0x58>)
    3d90:	f002 f950 	bl	6034 <nrfx_power_usbevt_init>
	k_work_queue_start(&usbd_work_queue,
    3d94:	490f      	ldr	r1, [pc, #60]	; (3dd4 <usb_init+0x5c>)
    3d96:	4810      	ldr	r0, [pc, #64]	; (3dd8 <usb_init+0x60>)
    3d98:	9400      	str	r4, [sp, #0]
    3d9a:	f04f 33ff 	mov.w	r3, #4294967295
    3d9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3da2:	f004 f8e3 	bl	7f6c <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
    3da6:	490d      	ldr	r1, [pc, #52]	; (3ddc <usb_init+0x64>)
    3da8:	480b      	ldr	r0, [pc, #44]	; (3dd8 <usb_init+0x60>)
    3daa:	f006 f868 	bl	9e7e <z_impl_k_thread_name_set>
			   usbd_work_queue_stack,
			   K_KERNEL_STACK_SIZEOF(usbd_work_queue_stack),
			   CONFIG_SYSTEM_WORKQUEUE_PRIORITY, NULL);

	k_thread_name_set(&usbd_work_queue.thread, "usbd_workq");
	k_work_init(&ctx->usb_work, usbd_work_handler);
    3dae:	480c      	ldr	r0, [pc, #48]	; (3de0 <usb_init+0x68>)
    3db0:	490c      	ldr	r1, [pc, #48]	; (3de4 <usb_init+0x6c>)
    3db2:	f006 f935 	bl	a020 <k_work_init>

	return 0;
    3db6:	4620      	mov	r0, r4
}
    3db8:	b002      	add	sp, #8
    3dba:	bd10      	pop	{r4, pc}
		return -EIO;
    3dbc:	f06f 0004 	mvn.w	r0, #4
    3dc0:	e7fa      	b.n	3db8 <usb_init+0x40>
    3dc2:	bf00      	nop
    3dc4:	00003e29 	.word	0x00003e29
    3dc8:	0bad0000 	.word	0x0bad0000
    3dcc:	0000ab13 	.word	0x0000ab13
    3dd0:	0000a7c8 	.word	0x0000a7c8
    3dd4:	20002280 	.word	0x20002280
    3dd8:	200004d0 	.word	0x200004d0
    3ddc:	0000ab05 	.word	0x0000ab05
    3de0:	2000097c 	.word	0x2000097c
    3de4:	00003fad 	.word	0x00003fad

00003de8 <hfxo_stop.constprop.0.isra.0>:
static int hfxo_stop(struct nrf_usbd_ctx *ctx)
    3de8:	b510      	push	{r4, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3dea:	490e      	ldr	r1, [pc, #56]	; (3e24 <hfxo_stop.constprop.0.isra.0+0x3c>)
    3dec:	f3bf 8f5b 	dmb	ish
    3df0:	2300      	movs	r3, #0
    3df2:	e851 2f00 	ldrex	r2, [r1]
    3df6:	2a01      	cmp	r2, #1
    3df8:	d103      	bne.n	3e02 <hfxo_stop.constprop.0.isra.0+0x1a>
    3dfa:	e841 3000 	strex	r0, r3, [r1]
    3dfe:	2800      	cmp	r0, #0
    3e00:	d1f7      	bne.n	3df2 <hfxo_stop.constprop.0.isra.0+0xa>
    3e02:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 1, 0)) {
    3e06:	d10c      	bne.n	3e22 <hfxo_stop.constprop.0.isra.0+0x3a>
		return onoff_cancel_or_release(ctx->hfxo_mgr, &ctx->hfxo_cli);
    3e08:	f851 4c04 	ldr.w	r4, [r1, #-4]
 * @retval negative other errors produced by onoff_release().
 */
static inline int onoff_cancel_or_release(struct onoff_manager *mgr,
					  struct onoff_client *cli)
{
	int rv = onoff_cancel(mgr, cli);
    3e0c:	3914      	subs	r1, #20
    3e0e:	4620      	mov	r0, r4
    3e10:	f005 f902 	bl	9018 <onoff_cancel>

	if (rv == -EALREADY) {
    3e14:	3078      	adds	r0, #120	; 0x78
    3e16:	d104      	bne.n	3e22 <hfxo_stop.constprop.0.isra.0+0x3a>
		rv = onoff_release(mgr);
    3e18:	4620      	mov	r0, r4
}
    3e1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3e1e:	f005 b8d6 	b.w	8fce <onoff_release>
    3e22:	bd10      	pop	{r4, pc}
    3e24:	20000974 	.word	0x20000974

00003e28 <usbd_event_handler>:
{
    3e28:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e2a:	4606      	mov	r6, r0
    3e2c:	b089      	sub	sp, #36	; 0x24
	struct usbd_event evt = {0};
    3e2e:	2214      	movs	r2, #20
    3e30:	2100      	movs	r1, #0
    3e32:	a803      	add	r0, sp, #12
    3e34:	f005 fbc6 	bl	95c4 <memset>
	switch (p_event->type) {
    3e38:	7833      	ldrb	r3, [r6, #0]
    3e3a:	3b01      	subs	r3, #1
    3e3c:	2b05      	cmp	r3, #5
    3e3e:	d821      	bhi.n	3e84 <usbd_event_handler+0x5c>
    3e40:	e8df f003 	tbb	[pc, r3]
    3e44:	1414037a 	.word	0x1414037a
    3e48:	166a      	.short	0x166a
    3e4a:	2303      	movs	r3, #3
		evt.evt.pwr_evt.state = USBD_SUSPENDED;
    3e4c:	f88d 3014 	strb.w	r3, [sp, #20]
		evt.evt_type = USBD_EVT_POWER;
    3e50:	2400      	movs	r4, #0
		ev = usbd_evt_alloc();
    3e52:	f7ff ff01 	bl	3c58 <usbd_evt_alloc>
		if (!ev) {
    3e56:	4603      	mov	r3, r0
    3e58:	b1a0      	cbz	r0, 3e84 <usbd_event_handler+0x5c>
		ev->evt_type = evt.evt_type;
    3e5a:	7404      	strb	r4, [r0, #16]
		ev->evt = evt.evt;
    3e5c:	f100 0208 	add.w	r2, r0, #8
    3e60:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
    3e64:	e882 0003 	stmia.w	r2, {r0, r1}
		usbd_evt_put(ev);
    3e68:	4618      	mov	r0, r3
    3e6a:	e01d      	b.n	3ea8 <usbd_event_handler+0x80>
	switch (p_event->type) {
    3e6c:	2304      	movs	r3, #4
    3e6e:	e7ed      	b.n	3e4c <usbd_event_handler+0x24>
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    3e70:	78b7      	ldrb	r7, [r6, #2]
    3e72:	4638      	mov	r0, r7
    3e74:	f7ff fe9c 	bl	3bb0 <endpoint_ctx>
		switch (ep_ctx->cfg.type) {
    3e78:	7a83      	ldrb	r3, [r0, #10]
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    3e7a:	4604      	mov	r4, r0
		switch (ep_ctx->cfg.type) {
    3e7c:	b123      	cbz	r3, 3e88 <usbd_event_handler+0x60>
    3e7e:	3b01      	subs	r3, #1
    3e80:	2b02      	cmp	r3, #2
    3e82:	d943      	bls.n	3f0c <usbd_event_handler+0xe4>
}
    3e84:	b009      	add	sp, #36	; 0x24
    3e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3e88:	063b      	lsls	r3, r7, #24
		switch (p_event->data.eptransfer.status) {
    3e8a:	78f5      	ldrb	r5, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3e8c:	d513      	bpl.n	3eb6 <usbd_event_handler+0x8e>
		switch (p_event->data.eptransfer.status) {
    3e8e:	2d00      	cmp	r5, #0
    3e90:	d1f8      	bne.n	3e84 <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
    3e92:	f7ff fee1 	bl	3c58 <usbd_evt_alloc>
			if (!ev) {
    3e96:	4603      	mov	r3, r0
    3e98:	2800      	cmp	r0, #0
    3e9a:	d0f3      	beq.n	3e84 <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
    3e9c:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    3e9e:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
    3ea0:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    3ea2:	2203      	movs	r2, #3
    3ea4:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    3ea6:	609c      	str	r4, [r3, #8]
		usbd_evt_put(ev);
    3ea8:	f7ff feba 	bl	3c20 <usbd_evt_put>
}
    3eac:	b009      	add	sp, #36	; 0x24
    3eae:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		usbd_work_schedule();
    3eb2:	f7ff bead 	b.w	3c10 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
    3eb6:	b155      	cbz	r5, 3ece <usbd_event_handler+0xa6>
    3eb8:	2d01      	cmp	r5, #1
    3eba:	d1e3      	bne.n	3e84 <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
    3ebc:	f7ff fecc 	bl	3c58 <usbd_evt_alloc>
			if (!ev) {
    3ec0:	4603      	mov	r3, r0
    3ec2:	2800      	cmp	r0, #0
    3ec4:	d0de      	beq.n	3e84 <usbd_event_handler+0x5c>
			ep_ctx->read_pending = true;
    3ec6:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
    3ec8:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    3eca:	7305      	strb	r5, [r0, #12]
    3ecc:	e7eb      	b.n	3ea6 <usbd_event_handler+0x7e>
			struct usbd_event *ev = usbd_evt_alloc();
    3ece:	f7ff fec3 	bl	3c58 <usbd_evt_alloc>
			if (!ev) {
    3ed2:	4607      	mov	r7, r0
    3ed4:	2800      	cmp	r0, #0
    3ed6:	d0d5      	beq.n	3e84 <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
    3ed8:	2301      	movs	r3, #1
    3eda:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    3edc:	2302      	movs	r3, #2
    3ede:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    3ee0:	6084      	str	r4, [r0, #8]
			err_code = nrfx_usbd_ep_status_get(
    3ee2:	f104 010c 	add.w	r1, r4, #12
    3ee6:	78b0      	ldrb	r0, [r6, #2]
    3ee8:	f005 ff12 	bl	9d10 <nrfx_usbd_ep_status_get>
			if (ctx->ctrl_read_len > ep_ctx->buf.len) {
    3eec:	4a13      	ldr	r2, [pc, #76]	; (3f3c <usbd_event_handler+0x114>)
    3eee:	68e1      	ldr	r1, [r4, #12]
    3ef0:	f8b2 328c 	ldrh.w	r3, [r2, #652]	; 0x28c
    3ef4:	428b      	cmp	r3, r1
    3ef6:	d906      	bls.n	3f06 <usbd_event_handler+0xde>
				ctx->ctrl_read_len -= ep_ctx->buf.len;
    3ef8:	1a5b      	subs	r3, r3, r1
    3efa:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
				nrfx_usbd_setup_data_clear();
    3efe:	f003 f933 	bl	7168 <nrfx_usbd_setup_data_clear>
			usbd_evt_put(ev);
    3f02:	4638      	mov	r0, r7
    3f04:	e7d0      	b.n	3ea8 <usbd_event_handler+0x80>
				ctx->ctrl_read_len = 0U;
    3f06:	f8a2 528c 	strh.w	r5, [r2, #652]	; 0x28c
    3f0a:	e7fa      	b.n	3f02 <usbd_event_handler+0xda>
			usbd_event_transfer_data(p_event);
    3f0c:	4630      	mov	r0, r6
}
    3f0e:	b009      	add	sp, #36	; 0x24
    3f10:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			usbd_event_transfer_data(p_event);
    3f14:	f7ff bedc 	b.w	3cd0 <usbd_event_transfer_data>
		nrfx_usbd_setup_get(&drv_setup);
    3f18:	a801      	add	r0, sp, #4
    3f1a:	f003 f8ff 	bl	711c <nrfx_usbd_setup_get>
		if ((drv_setup.bRequest != USB_SREQ_SET_ADDRESS)
    3f1e:	f89d 3005 	ldrb.w	r3, [sp, #5]
    3f22:	2b05      	cmp	r3, #5
    3f24:	d104      	bne.n	3f30 <usbd_event_handler+0x108>
		    || (USB_REQTYPE_GET_TYPE(drv_setup.bmRequestType)
    3f26:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3f2a:	f013 0f60 	tst.w	r3, #96	; 0x60
    3f2e:	d0a9      	beq.n	3e84 <usbd_event_handler+0x5c>
			evt.evt.ep_evt.ep = ep_ctx;
    3f30:	4b03      	ldr	r3, [pc, #12]	; (3f40 <usbd_event_handler+0x118>)
    3f32:	9305      	str	r3, [sp, #20]
			evt.evt_type = USBD_EVT_EP;
    3f34:	2401      	movs	r4, #1
    3f36:	e78c      	b.n	3e52 <usbd_event_handler+0x2a>
	switch (p_event->type) {
    3f38:	2402      	movs	r4, #2
    3f3a:	e78a      	b.n	3e52 <usbd_event_handler+0x2a>
    3f3c:	20000954 	.word	0x20000954
    3f40:	20000ac0 	.word	0x20000ac0

00003f44 <eps_ctx_init>:
{
    3f44:	b538      	push	{r3, r4, r5, lr}
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    3f46:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    3f48:	f064 007f 	orn	r0, r4, #127	; 0x7f
    3f4c:	b2c0      	uxtb	r0, r0
    3f4e:	f7ff fe2f 	bl	3bb0 <endpoint_ctx>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    3f52:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    3f54:	f005 fb5d 	bl	9612 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    3f58:	2c08      	cmp	r4, #8
    3f5a:	d1f5      	bne.n	3f48 <eps_ctx_init+0x4>
    3f5c:	4d0e      	ldr	r5, [pc, #56]	; (3f98 <eps_ctx_init+0x54>)
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    3f5e:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    3f60:	b2e0      	uxtb	r0, r4
    3f62:	f7ff fe25 	bl	3bb0 <endpoint_ctx>
		if (!ep_ctx->buf.block.data) {
    3f66:	6903      	ldr	r3, [r0, #16]
    3f68:	b903      	cbnz	r3, 3f6c <eps_ctx_init+0x28>
			ep_ctx->buf.block.data = ep_out_bufs[i];
    3f6a:	6105      	str	r5, [r0, #16]
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    3f6c:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    3f6e:	f005 fb50 	bl	9612 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    3f72:	2c08      	cmp	r4, #8
    3f74:	f105 0540 	add.w	r5, r5, #64	; 0x40
    3f78:	d1f2      	bne.n	3f60 <eps_ctx_init+0x1c>
		ep_ctx_reset(ep_ctx);
    3f7a:	4808      	ldr	r0, [pc, #32]	; (3f9c <eps_ctx_init+0x58>)
    3f7c:	f005 fb49 	bl	9612 <ep_ctx_reset>
		if (!ep_ctx->buf.block.data) {
    3f80:	4b07      	ldr	r3, [pc, #28]	; (3fa0 <eps_ctx_init+0x5c>)
    3f82:	f8d3 227c 	ldr.w	r2, [r3, #636]	; 0x27c
    3f86:	b912      	cbnz	r2, 3f8e <eps_ctx_init+0x4a>
			ep_ctx->buf.block.data = ep_isoout_bufs[0];
    3f88:	4a06      	ldr	r2, [pc, #24]	; (3fa4 <eps_ctx_init+0x60>)
    3f8a:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
		ep_ctx_reset(ep_ctx);
    3f8e:	4806      	ldr	r0, [pc, #24]	; (3fa8 <eps_ctx_init+0x64>)
    3f90:	f005 fb3f 	bl	9612 <ep_ctx_reset>
}
    3f94:	2000      	movs	r0, #0
    3f96:	bd38      	pop	{r3, r4, r5, pc}
    3f98:	20000fe4 	.word	0x20000fe4
    3f9c:	20000aa0 	.word	0x20000aa0
    3fa0:	20000954 	.word	0x20000954
    3fa4:	20000be4 	.word	0x20000be4
    3fa8:	20000bc0 	.word	0x20000bc0

00003fac <usbd_work_handler>:
{
    3fac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->ready;
    3fb0:	4ca7      	ldr	r4, [pc, #668]	; (4250 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x250>)
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3fb2:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 4254 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x254>
{
    3fb6:	b085      	sub	sp, #20
    3fb8:	4607      	mov	r7, r0
	while ((ev = usbd_evt_get()) != NULL) {
    3fba:	f7ff fe37 	bl	3c2c <usbd_evt_get>
    3fbe:	b910      	cbnz	r0, 3fc6 <usbd_work_handler+0x1a>
}
    3fc0:	b005      	add	sp, #20
    3fc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return get_usbd_ctx()->ready;
    3fc6:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    3fca:	7c02      	ldrb	r2, [r0, #16]
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3fcc:	f100 0904 	add.w	r9, r0, #4
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    3fd0:	b93b      	cbnz	r3, 3fe2 <usbd_work_handler+0x36>
    3fd2:	2a00      	cmp	r2, #0
    3fd4:	f000 8088 	beq.w	40e8 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xe8>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3fd8:	489e      	ldr	r0, [pc, #632]	; (4254 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x254>)
    3fda:	4649      	mov	r1, r9
    3fdc:	f005 ff20 	bl	9e20 <k_mem_slab_free>
}
    3fe0:	e7eb      	b.n	3fba <usbd_work_handler+0xe>
		switch (ev->evt_type) {
    3fe2:	2a04      	cmp	r2, #4
    3fe4:	d844      	bhi.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
    3fe6:	e8df f012 	tbh	[pc, r2, lsl #1]
    3fea:	007f      	.short	0x007f
    3fec:	01020005 	.word	0x01020005
    3ff0:	01410118 	.word	0x01410118
	switch (ep_evt->evt_type) {
    3ff4:	7b03      	ldrb	r3, [r0, #12]
	struct nrf_usbd_ep_ctx *ep_ctx = ep_evt->ep;
    3ff6:	6885      	ldr	r5, [r0, #8]
	switch (ep_evt->evt_type) {
    3ff8:	2b03      	cmp	r3, #3
    3ffa:	d839      	bhi.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
    3ffc:	e8df f003 	tbb	[pc, r3]
    4000:	615c3f02 	.word	0x615c3f02
	usbd_setup = (struct usb_setup_packet *)ep_ctx->buf.data;
    4004:	696e      	ldr	r6, [r5, #20]
	memset(usbd_setup, 0, sizeof(struct usb_setup_packet));
    4006:	2208      	movs	r2, #8
    4008:	2100      	movs	r1, #0
    400a:	4630      	mov	r0, r6
    400c:	f005 fada 	bl	95c4 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    4010:	4b91      	ldr	r3, [pc, #580]	; (4258 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x258>)
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    4012:	4892      	ldr	r0, [pc, #584]	; (425c <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x25c>)
    4014:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    4018:	7032      	strb	r2, [r6, #0]
    return (uint8_t)(p_reg->BREQUEST);
    401a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    401e:	7072      	strb	r2, [r6, #1]
    const uint16_t val = p_reg->WVALUEL;
    4020:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    4024:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    4028:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wValue = nrf_usbd_setup_wvalue_get(NRF_USBD);
    402c:	8072      	strh	r2, [r6, #2]
    const uint16_t val = p_reg->WINDEXL;
    402e:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    4032:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    4036:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wIndex = nrf_usbd_setup_windex_get(NRF_USBD);
    403a:	80b2      	strh	r2, [r6, #4]
    const uint16_t val = p_reg->WLENGTHL;
    403c:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    4040:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    4044:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    4048:	2208      	movs	r2, #8
	usbd_setup->wLength = nrf_usbd_setup_wlength_get(NRF_USBD);
    404a:	80f3      	strh	r3, [r6, #6]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    404c:	4631      	mov	r1, r6
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    404e:	60ea      	str	r2, [r5, #12]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    4050:	f005 faad 	bl	95ae <memcpy>
	ep_ctx->cfg.cb(ep_ctx->cfg.addr, USB_DC_EP_SETUP);
    4054:	682b      	ldr	r3, [r5, #0]
    4056:	7a68      	ldrb	r0, [r5, #9]
    4058:	2100      	movs	r1, #0
    405a:	4798      	blx	r3
	if (usb_reqtype_is_to_device(usbd_setup) && usbd_setup->wLength) {
    405c:	f996 3000 	ldrsb.w	r3, [r6]
    4060:	2b00      	cmp	r3, #0
    4062:	db08      	blt.n	4076 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x76>
    4064:	88f3      	ldrh	r3, [r6, #6]
    4066:	b133      	cbz	r3, 4076 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x76>
		ctx->ctrl_read_len = usbd_setup->wLength;
    4068:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
		nrfx_usbd_setup_data_clear();
    406c:	f003 f87c 	bl	7168 <nrfx_usbd_setup_data_clear>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4070:	4649      	mov	r1, r9
    4072:	4640      	mov	r0, r8
    4074:	e7b2      	b.n	3fdc <usbd_work_handler+0x30>
		ctx->ctrl_read_len = 0U;
    4076:	2300      	movs	r3, #0
    4078:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
    407c:	e7f8      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
	if (!ep_ctx->read_pending) {
    407e:	7f6b      	ldrb	r3, [r5, #29]
    4080:	2b00      	cmp	r3, #0
    4082:	d0f5      	beq.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
	if (!ep_ctx->read_complete) {
    4084:	7f2b      	ldrb	r3, [r5, #28]
    4086:	2b00      	cmp	r3, #0
    4088:	d0f2      	beq.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
	ep_ctx->read_pending = false;
    408a:	2600      	movs	r6, #0
    408c:	776e      	strb	r6, [r5, #29]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    408e:	f04f 32ff 	mov.w	r2, #4294967295
    4092:	4873      	ldr	r0, [pc, #460]	; (4260 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x260>)
	ep_ctx->read_complete = false;
    4094:	772e      	strb	r6, [r5, #28]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4096:	f04f 33ff 	mov.w	r3, #4294967295
    409a:	f005 facd 	bl	9638 <k_mutex_lock.constprop.0.isra.0>
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
    409e:	696b      	ldr	r3, [r5, #20]
    40a0:	9301      	str	r3, [sp, #4]
    40a2:	686b      	ldr	r3, [r5, #4]
    40a4:	e9cd 3602 	strd	r3, r6, [sp, #8]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
    40a8:	a901      	add	r1, sp, #4
    40aa:	7a68      	ldrb	r0, [r5, #9]
    40ac:	f002 fe62 	bl	6d74 <nrfx_usbd_ep_transfer>
	k_mutex_unlock(&ctx->drv_lock);
    40b0:	486b      	ldr	r0, [pc, #428]	; (4260 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x260>)
    40b2:	f005 fac3 	bl	963c <k_mutex_unlock.isra.0>
    40b6:	e7db      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    40b8:	682b      	ldr	r3, [r5, #0]
    40ba:	2101      	movs	r1, #1
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    40bc:	7a68      	ldrb	r0, [r5, #9]
    40be:	4798      	blx	r3
		break;
    40c0:	e7d6      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
		if (ep_ctx->cfg.type == USB_DC_EP_CONTROL &&
    40c2:	7aab      	ldrb	r3, [r5, #10]
    40c4:	b96b      	cbnz	r3, 40e2 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xe2>
    40c6:	7feb      	ldrb	r3, [r5, #31]
    40c8:	b95b      	cbnz	r3, 40e2 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xe2>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    40ca:	4865      	ldr	r0, [pc, #404]	; (4260 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x260>)
    40cc:	f04f 32ff 	mov.w	r2, #4294967295
    40d0:	f04f 33ff 	mov.w	r3, #4294967295
    40d4:	f005 fab0 	bl	9638 <k_mutex_lock.constprop.0.isra.0>
			nrfx_usbd_setup_clear();
    40d8:	f003 f876 	bl	71c8 <nrfx_usbd_setup_clear>
			k_mutex_unlock(&ctx->drv_lock);
    40dc:	4860      	ldr	r0, [pc, #384]	; (4260 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x260>)
    40de:	f005 faad 	bl	963c <k_mutex_unlock.isra.0>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    40e2:	682b      	ldr	r3, [r5, #0]
    40e4:	2102      	movs	r1, #2
    40e6:	e7e9      	b.n	40bc <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xbc>
	switch (pwr_evt->state) {
    40e8:	7a02      	ldrb	r2, [r0, #8]
    40ea:	2a04      	cmp	r2, #4
    40ec:	d8c0      	bhi.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
    40ee:	e8df f002 	tbb	[pc, r2]
    40f2:	0359      	.short	0x0359
    40f4:	6723      	.short	0x6723
    40f6:	73          	.byte	0x73
    40f7:	00          	.byte	0x00
		if (!nrfx_usbd_is_enabled()) {
    40f8:	f002 fdc4 	bl	6c84 <nrfx_usbd_is_enabled>
    40fc:	4605      	mov	r5, r0
    40fe:	2800      	cmp	r0, #0
    4100:	d1b6      	bne.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
			nrfx_usbd_enable();
    4102:	f002 fcfb 	bl	6afc <nrfx_usbd_enable>
    4106:	f3bf 8f5b 	dmb	ish
    410a:	4956      	ldr	r1, [pc, #344]	; (4264 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x264>)
    410c:	2301      	movs	r3, #1
    410e:	e851 2f00 	ldrex	r2, [r1]
    4112:	2a00      	cmp	r2, #0
    4114:	d103      	bne.n	411e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x11e>
    4116:	e841 3000 	strex	r0, r3, [r1]
    411a:	2800      	cmp	r0, #0
    411c:	d1f7      	bne.n	410e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x10e>
    411e:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 0, 1)) {
    4122:	d1a5      	bne.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4124:	f841 5c08 	str.w	r5, [r1, #-8]
    4128:	f841 5c10 	str.w	r5, [r1, #-16]
		return onoff_request(ctx->hfxo_mgr, &ctx->hfxo_cli);
    412c:	69e0      	ldr	r0, [r4, #28]
    412e:	6163      	str	r3, [r4, #20]
    4130:	3914      	subs	r1, #20
    4132:	f004 fef4 	bl	8f1e <onoff_request>
    4136:	e79b      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
	switch (pwr_evt->state) {
    4138:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    413a:	f065 007f 	orn	r0, r5, #127	; 0x7f
    413e:	b2c0      	uxtb	r0, r0
    4140:	f7ff fd36 	bl	3bb0 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    4144:	7a03      	ldrb	r3, [r0, #8]
    4146:	b113      	cbz	r3, 414e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x14e>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    4148:	7a40      	ldrb	r0, [r0, #9]
    414a:	f003 f9ed 	bl	7528 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPIN_CNT; i++) {
    414e:	3501      	adds	r5, #1
    4150:	2d08      	cmp	r5, #8
    4152:	d1f2      	bne.n	413a <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x13a>
		if (ep_ctx->cfg.en) {
    4154:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
    4158:	b11b      	cbz	r3, 4162 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x162>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    415a:	f894 0155 	ldrb.w	r0, [r4, #341]	; 0x155
    415e:	f003 f9e3 	bl	7528 <nrfx_usbd_ep_enable>
	switch (pwr_evt->state) {
    4162:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    4164:	b2e8      	uxtb	r0, r5
    4166:	f7ff fd23 	bl	3bb0 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    416a:	7a03      	ldrb	r3, [r0, #8]
    416c:	b113      	cbz	r3, 4174 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x174>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    416e:	7a40      	ldrb	r0, [r0, #9]
    4170:	f003 f9da 	bl	7528 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPOUT_CNT; i++) {
    4174:	3501      	adds	r5, #1
    4176:	2d08      	cmp	r5, #8
    4178:	d1f4      	bne.n	4164 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x164>
		if (ep_ctx->cfg.en) {
    417a:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    417e:	b11b      	cbz	r3, 4188 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x188>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    4180:	f894 0275 	ldrb.w	r0, [r4, #629]	; 0x275
    4184:	f003 f9d0 	bl	7528 <nrfx_usbd_ep_enable>
		nrfx_usbd_start(IS_ENABLED(CONFIG_USB_DEVICE_SOF));
    4188:	2000      	movs	r0, #0
    418a:	f002 fd5d 	bl	6c48 <nrfx_usbd_start>
		ctx->ready = true;
    418e:	2301      	movs	r3, #1
    4190:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		if (ctx->status_cb) {
    4194:	6823      	ldr	r3, [r4, #0]
    4196:	2b00      	cmp	r3, #0
    4198:	f43f af6a 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
			ctx->status_cb(USB_DC_CONNECTED, NULL);
    419c:	2100      	movs	r1, #0
    419e:	2002      	movs	r0, #2
				ctx->status_cb(USB_DC_SOF, NULL);
    41a0:	4798      	blx	r3
    41a2:	e765      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
		ctx->ready = false;
    41a4:	2500      	movs	r5, #0
    41a6:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
		nrfx_usbd_disable();
    41aa:	f003 f979 	bl	74a0 <nrfx_usbd_disable>
		err = hfxo_stop(ctx);
    41ae:	f7ff fe1b 	bl	3de8 <hfxo_stop.constprop.0.isra.0>
		if (ctx->status_cb) {
    41b2:	6823      	ldr	r3, [r4, #0]
    41b4:	2b00      	cmp	r3, #0
    41b6:	f43f af5b 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
			ctx->status_cb(USB_DC_DISCONNECTED, NULL);
    41ba:	4629      	mov	r1, r5
    41bc:	2004      	movs	r0, #4
    41be:	e7ef      	b.n	41a0 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x1a0>
		if (dev_ready()) {
    41c0:	2b00      	cmp	r3, #0
    41c2:	f43f af55 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
			nrfx_usbd_suspend();
    41c6:	f002 fd67 	bl	6c98 <nrfx_usbd_suspend>
			if (ctx->status_cb) {
    41ca:	6823      	ldr	r3, [r4, #0]
    41cc:	2b00      	cmp	r3, #0
    41ce:	f43f af4f 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
				ctx->status_cb(USB_DC_SUSPEND, NULL);
    41d2:	2100      	movs	r1, #0
    41d4:	2005      	movs	r0, #5
    41d6:	e7e3      	b.n	41a0 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x1a0>
		if (ctx->status_cb && dev_ready()) {
    41d8:	6822      	ldr	r2, [r4, #0]
    41da:	2a00      	cmp	r2, #0
    41dc:	f43f af48 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
    41e0:	2b00      	cmp	r3, #0
    41e2:	f43f af45 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
			ctx->status_cb(USB_DC_RESUME, NULL);
    41e6:	2100      	movs	r1, #0
    41e8:	2006      	movs	r0, #6
    41ea:	4790      	blx	r2
    41ec:	e740      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    41ee:	f107 0510 	add.w	r5, r7, #16
    41f2:	f04f 33ff 	mov.w	r3, #4294967295
    41f6:	f04f 32ff 	mov.w	r2, #4294967295
    41fa:	4628      	mov	r0, r5
    41fc:	f005 fa1c 	bl	9638 <k_mutex_lock.constprop.0.isra.0>
			eps_ctx_init();
    4200:	f7ff fea0 	bl	3f44 <eps_ctx_init>
			k_mutex_unlock(&ctx->drv_lock);
    4204:	4628      	mov	r0, r5
    4206:	f005 fa19 	bl	963c <k_mutex_unlock.isra.0>
			if (ctx->status_cb) {
    420a:	f857 3c28 	ldr.w	r3, [r7, #-40]
    420e:	2b00      	cmp	r3, #0
    4210:	f43f af2e 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
				ctx->status_cb(USB_DC_RESET, NULL);
    4214:	2100      	movs	r1, #0
    4216:	2001      	movs	r0, #1
    4218:	e7c2      	b.n	41a0 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x1a0>
	if (ep_ctx->cfg.en) {
    421a:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    421e:	b17b      	cbz	r3, 4240 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x240>
		ep_ctx->read_pending = true;
    4220:	2501      	movs	r5, #1
    4222:	f884 5289 	strb.w	r5, [r4, #649]	; 0x289
		ep_ctx->read_complete = true;
    4226:	f884 5288 	strb.w	r5, [r4, #648]	; 0x288
		ev = usbd_evt_alloc();
    422a:	f7ff fd15 	bl	3c58 <usbd_evt_alloc>
		if (!ev) {
    422e:	b138      	cbz	r0, 4240 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x240>
		ev->evt.ep_evt.ep = ep_ctx;
    4230:	4a0d      	ldr	r2, [pc, #52]	; (4268 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x268>)
		ev->evt_type = USBD_EVT_EP;
    4232:	7405      	strb	r5, [r0, #16]
		ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4234:	7305      	strb	r5, [r0, #12]
		ev->evt.ep_evt.ep = ep_ctx;
    4236:	6082      	str	r2, [r0, #8]
		usbd_evt_put(ev);
    4238:	f7ff fcf2 	bl	3c20 <usbd_evt_put>
		usbd_work_schedule();
    423c:	f7ff fce8 	bl	3c10 <usbd_work_schedule>
			if (ctx->status_cb) {
    4240:	f857 3c28 	ldr.w	r3, [r7, #-40]
    4244:	2b00      	cmp	r3, #0
    4246:	f43f af13 	beq.w	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
				ctx->status_cb(USB_DC_SOF, NULL);
    424a:	2100      	movs	r1, #0
    424c:	200a      	movs	r0, #10
    424e:	e7a7      	b.n	41a0 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x1a0>
    4250:	20000954 	.word	0x20000954
    4254:	200001d8 	.word	0x200001d8
    4258:	40027000 	.word	0x40027000
    425c:	20000958 	.word	0x20000958
    4260:	2000098c 	.word	0x2000098c
    4264:	20000974 	.word	0x20000974
    4268:	20000bc0 	.word	0x20000bc0
	nrfx_power_usbevt_disable();
    426c:	f005 fc5b 	bl	9b26 <nrfx_power_usbevt_disable>
	nrfx_usbd_disable();
    4270:	f003 f916 	bl	74a0 <nrfx_usbd_disable>
	nrfx_usbd_uninit();
    4274:	f002 fc38 	bl	6ae8 <nrfx_usbd_uninit>
	usbd_evt_flush();
    4278:	f7ff fce0 	bl	3c3c <usbd_evt_flush>
	ret = eps_ctx_init();
    427c:	f7ff fe62 	bl	3f44 <eps_ctx_init>
	nrfx_power_usbevt_enable();
    4280:	f005 fc4a 	bl	9b18 <nrfx_power_usbevt_enable>
	err = nrfx_usbd_init(usbd_event_handler);
    4284:	4801      	ldr	r0, [pc, #4]	; (428c <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x28c>)
    4286:	f002 fd33 	bl	6cf0 <nrfx_usbd_init>
}
    428a:	e6f1      	b.n	4070 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x70>
    428c:	00003e29 	.word	0x00003e29

00004290 <usb_dc_attach>:
{
    4290:	b538      	push	{r3, r4, r5, lr}
	if (ctx->attached) {
    4292:	4d16      	ldr	r5, [pc, #88]	; (42ec <usb_dc_attach+0x5c>)
    4294:	f895 4024 	ldrb.w	r4, [r5, #36]	; 0x24
    4298:	bb2c      	cbnz	r4, 42e6 <usb_dc_attach+0x56>
	return z_impl_k_mutex_init(mutex);
    429a:	f105 0038 	add.w	r0, r5, #56	; 0x38
    429e:	f005 fe02 	bl	9ea6 <z_impl_k_mutex_init>
		z_nrf_clock_control_get_onoff(
    42a2:	4620      	mov	r0, r4
    42a4:	f000 fb10 	bl	48c8 <z_nrf_clock_control_get_onoff>
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    42a8:	4622      	mov	r2, r4
    42aa:	2101      	movs	r1, #1
	ctx->hfxo_mgr =
    42ac:	61e8      	str	r0, [r5, #28]
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    42ae:	2027      	movs	r0, #39	; 0x27
    42b0:	f7ff f906 	bl	34c0 <z_arm_irq_priority_set>
	nrfx_power_usbevt_enable();
    42b4:	f005 fc30 	bl	9b18 <nrfx_power_usbevt_enable>
	ret = eps_ctx_init();
    42b8:	f7ff fe44 	bl	3f44 <eps_ctx_init>
	if (ret == 0) {
    42bc:	4604      	mov	r4, r0
    42be:	b910      	cbnz	r0, 42c6 <usb_dc_attach+0x36>
		ctx->attached = true;
    42c0:	2301      	movs	r3, #1
    42c2:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
    42c6:	4b0a      	ldr	r3, [pc, #40]	; (42f0 <usb_dc_attach+0x60>)
	if (!k_fifo_is_empty(&usbd_evt_fifo)) {
    42c8:	681b      	ldr	r3, [r3, #0]
    42ca:	b10b      	cbz	r3, 42d0 <usb_dc_attach+0x40>
		usbd_work_schedule();
    42cc:	f7ff fca0 	bl	3c10 <usbd_work_schedule>
#endif // NRF_POWER_HAS_MAINREGSTATUS

#if NRF_POWER_HAS_USBREG
NRF_STATIC_INLINE uint32_t nrf_power_usbregstatus_get(NRF_POWER_Type const * p_reg)
{
    return p_reg->USBREGSTATUS;
    42d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    42d4:	f8d3 3438 	ldr.w	r3, [r3, #1080]	; 0x438
#ifndef NRFX_DECLARE_ONLY
#if NRF_POWER_HAS_USBREG
NRFX_STATIC_INLINE nrfx_power_usb_state_t nrfx_power_usbstatus_get(void)
{
    uint32_t status = nrf_power_usbregstatus_get(NRF_POWER);
    if(0 == (status & NRF_POWER_USBREGSTATUS_VBUSDETECT_MASK))
    42d8:	07db      	lsls	r3, r3, #31
    42da:	d502      	bpl.n	42e2 <usb_dc_attach+0x52>
		usb_dc_power_event_handler(NRFX_POWER_USB_EVT_DETECTED);
    42dc:	2000      	movs	r0, #0
    42de:	f7ff fcdd 	bl	3c9c <usb_dc_power_event_handler>
}
    42e2:	4620      	mov	r0, r4
    42e4:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    42e6:	2400      	movs	r4, #0
    42e8:	e7fb      	b.n	42e2 <usb_dc_attach+0x52>
    42ea:	bf00      	nop
    42ec:	20000954 	.word	0x20000954
    42f0:	20000218 	.word	0x20000218

000042f4 <usb_dc_set_address>:
	return get_usbd_ctx()->attached;
    42f4:	4b07      	ldr	r3, [pc, #28]	; (4314 <usb_dc_set_address+0x20>)
	if (!dev_attached() || !dev_ready()) {
    42f6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    42fa:	b13a      	cbz	r2, 430c <usb_dc_set_address+0x18>
    42fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
		return -ENODEV;
    4300:	2b00      	cmp	r3, #0
    4302:	bf14      	ite	ne
    4304:	2000      	movne	r0, #0
    4306:	f06f 0012 	mvneq.w	r0, #18
    430a:	4770      	bx	lr
    430c:	f06f 0012 	mvn.w	r0, #18
}
    4310:	4770      	bx	lr
    4312:	bf00      	nop
    4314:	20000954 	.word	0x20000954

00004318 <usb_dc_ep_configure>:
{
    4318:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    431a:	4b10      	ldr	r3, [pc, #64]	; (435c <usb_dc_ep_configure+0x44>)
	if (!dev_attached()) {
    431c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    4320:	4604      	mov	r4, r0
	if (!dev_attached()) {
    4322:	b1c3      	cbz	r3, 4356 <usb_dc_ep_configure+0x3e>
	ep_ctx = endpoint_ctx(ep_cfg->ep_addr);
    4324:	7805      	ldrb	r5, [r0, #0]
    4326:	4628      	mov	r0, r5
    4328:	f7ff fc42 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    432c:	b910      	cbnz	r0, 4334 <usb_dc_ep_configure+0x1c>
		return -EINVAL;
    432e:	f06f 0015 	mvn.w	r0, #21
}
    4332:	bd38      	pop	{r3, r4, r5, pc}
	ep_ctx->cfg.addr = ep_cfg->ep_addr;
    4334:	7245      	strb	r5, [r0, #9]
	ep_ctx->cfg.type = ep_cfg->ep_type;
    4336:	7923      	ldrb	r3, [r4, #4]
    4338:	7283      	strb	r3, [r0, #10]
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
    433a:	8863      	ldrh	r3, [r4, #2]
    433c:	6043      	str	r3, [r0, #4]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
    433e:	7820      	ldrb	r0, [r4, #0]
    4340:	8861      	ldrh	r1, [r4, #2]
    4342:	f010 0f08 	tst.w	r0, #8
    4346:	d102      	bne.n	434e <usb_dc_ep_configure+0x36>
		if ((ep_cfg->ep_mps & (ep_cfg->ep_mps - 1)) != 0U) {
    4348:	1e4b      	subs	r3, r1, #1
    434a:	420b      	tst	r3, r1
    434c:	d1ef      	bne.n	432e <usb_dc_ep_configure+0x16>
	nrfx_usbd_ep_max_packet_size_set(ep_addr_to_nrfx(ep_cfg->ep_addr),
    434e:	f005 fcda 	bl	9d06 <nrfx_usbd_ep_max_packet_size_set>
	return 0;
    4352:	2000      	movs	r0, #0
    4354:	e7ed      	b.n	4332 <usb_dc_ep_configure+0x1a>
		return -ENODEV;
    4356:	f06f 0012 	mvn.w	r0, #18
    435a:	e7ea      	b.n	4332 <usb_dc_ep_configure+0x1a>
    435c:	20000954 	.word	0x20000954

00004360 <usb_dc_ep_set_stall>:
{
    4360:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4362:	4b12      	ldr	r3, [pc, #72]	; (43ac <usb_dc_ep_set_stall+0x4c>)
	if (!dev_attached() || !dev_ready()) {
    4364:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4368:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    436a:	b1ca      	cbz	r2, 43a0 <usb_dc_ep_set_stall+0x40>
    436c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4370:	b1b3      	cbz	r3, 43a0 <usb_dc_ep_set_stall+0x40>
	ep_ctx = endpoint_ctx(ep);
    4372:	f7ff fc1d 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    4376:	4604      	mov	r4, r0
    4378:	b1a8      	cbz	r0, 43a6 <usb_dc_ep_set_stall+0x46>
	switch (ep_ctx->cfg.type) {
    437a:	7a83      	ldrb	r3, [r0, #10]
    437c:	2b01      	cmp	r3, #1
    437e:	d012      	beq.n	43a6 <usb_dc_ep_set_stall+0x46>
    4380:	d907      	bls.n	4392 <usb_dc_ep_set_stall+0x32>
    4382:	3b02      	subs	r3, #2
    4384:	2b01      	cmp	r3, #1
    4386:	d907      	bls.n	4398 <usb_dc_ep_set_stall+0x38>
	ep_ctx->buf.curr = ep_ctx->buf.data;
    4388:	6963      	ldr	r3, [r4, #20]
    438a:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len = 0U;
    438c:	2000      	movs	r0, #0
    438e:	60e0      	str	r0, [r4, #12]
}
    4390:	bd38      	pop	{r3, r4, r5, pc}
		nrfx_usbd_setup_stall();
    4392:	f002 ff21 	bl	71d8 <nrfx_usbd_setup_stall>
		break;
    4396:	e7f7      	b.n	4388 <usb_dc_ep_set_stall+0x28>
		nrfx_usbd_ep_stall(ep_addr_to_nrfx(ep));
    4398:	4628      	mov	r0, r5
    439a:	f002 fe91 	bl	70c0 <nrfx_usbd_ep_stall>
		break;
    439e:	e7f3      	b.n	4388 <usb_dc_ep_set_stall+0x28>
		return -ENODEV;
    43a0:	f06f 0012 	mvn.w	r0, #18
    43a4:	e7f4      	b.n	4390 <usb_dc_ep_set_stall+0x30>
	switch (ep_ctx->cfg.type) {
    43a6:	f06f 0015 	mvn.w	r0, #21
    43aa:	e7f1      	b.n	4390 <usb_dc_ep_set_stall+0x30>
    43ac:	20000954 	.word	0x20000954

000043b0 <usb_dc_ep_clear_stall>:
{
    43b0:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    43b2:	4b0e      	ldr	r3, [pc, #56]	; (43ec <usb_dc_ep_clear_stall+0x3c>)
	if (!dev_attached() || !dev_ready()) {
    43b4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    43b8:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    43ba:	b182      	cbz	r2, 43de <usb_dc_ep_clear_stall+0x2e>
    43bc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    43c0:	b16b      	cbz	r3, 43de <usb_dc_ep_clear_stall+0x2e>
	ep_ctx = endpoint_ctx(ep);
    43c2:	f7ff fbf5 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    43c6:	b168      	cbz	r0, 43e4 <usb_dc_ep_clear_stall+0x34>
	if (NRF_USBD_EPISO_CHECK(ep)) {
    43c8:	f015 0408 	ands.w	r4, r5, #8
    43cc:	d10a      	bne.n	43e4 <usb_dc_ep_clear_stall+0x34>
	nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    43ce:	4628      	mov	r0, r5
    43d0:	f002 fe98 	bl	7104 <nrfx_usbd_ep_dtoggle_clear>
	nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    43d4:	4628      	mov	r0, r5
    43d6:	f003 f8fb 	bl	75d0 <nrfx_usbd_ep_stall_clear>
	return 0;
    43da:	4620      	mov	r0, r4
}
    43dc:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    43de:	f06f 0012 	mvn.w	r0, #18
    43e2:	e7fb      	b.n	43dc <usb_dc_ep_clear_stall+0x2c>
		return -EINVAL;
    43e4:	f06f 0015 	mvn.w	r0, #21
    43e8:	e7f8      	b.n	43dc <usb_dc_ep_clear_stall+0x2c>
    43ea:	bf00      	nop
    43ec:	20000954 	.word	0x20000954

000043f0 <usb_dc_ep_is_stalled>:
{
    43f0:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    43f2:	4b0c      	ldr	r3, [pc, #48]	; (4424 <usb_dc_ep_is_stalled+0x34>)
	if (!dev_attached() || !dev_ready()) {
    43f4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    43f8:	4605      	mov	r5, r0
    43fa:	460c      	mov	r4, r1
	if (!dev_attached() || !dev_ready()) {
    43fc:	b162      	cbz	r2, 4418 <usb_dc_ep_is_stalled+0x28>
    43fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4402:	b14b      	cbz	r3, 4418 <usb_dc_ep_is_stalled+0x28>
	ep_ctx = endpoint_ctx(ep);
    4404:	f7ff fbd4 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    4408:	b148      	cbz	r0, 441e <usb_dc_ep_is_stalled+0x2e>
	if (!stalled) {
    440a:	b144      	cbz	r4, 441e <usb_dc_ep_is_stalled+0x2e>
	*stalled = (uint8_t) nrfx_usbd_ep_stall_check(ep_addr_to_nrfx(ep));
    440c:	4628      	mov	r0, r5
    440e:	f002 fe5f 	bl	70d0 <nrfx_usbd_ep_stall_check>
    4412:	7020      	strb	r0, [r4, #0]
	return 0;
    4414:	2000      	movs	r0, #0
}
    4416:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4418:	f06f 0012 	mvn.w	r0, #18
    441c:	e7fb      	b.n	4416 <usb_dc_ep_is_stalled+0x26>
		return -EINVAL;
    441e:	f06f 0015 	mvn.w	r0, #21
    4422:	e7f8      	b.n	4416 <usb_dc_ep_is_stalled+0x26>
    4424:	20000954 	.word	0x20000954

00004428 <usb_dc_ep_enable>:
{
    4428:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
    442a:	4e13      	ldr	r6, [pc, #76]	; (4478 <usb_dc_ep_enable+0x50>)
	if (!dev_attached()) {
    442c:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
{
    4430:	4604      	mov	r4, r0
	if (!dev_attached()) {
    4432:	b1c3      	cbz	r3, 4466 <usb_dc_ep_enable+0x3e>
	ep_ctx = endpoint_ctx(ep);
    4434:	f7ff fbbc 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    4438:	4605      	mov	r5, r0
    443a:	b1b8      	cbz	r0, 446c <usb_dc_ep_enable+0x44>
	if (!NRF_USBD_EPISO_CHECK(ep)) {
    443c:	0723      	lsls	r3, r4, #28
    443e:	d405      	bmi.n	444c <usb_dc_ep_enable+0x24>
		nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4440:	4620      	mov	r0, r4
    4442:	f002 fe5f 	bl	7104 <nrfx_usbd_ep_dtoggle_clear>
		nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    4446:	4620      	mov	r0, r4
    4448:	f003 f8c2 	bl	75d0 <nrfx_usbd_ep_stall_clear>
	if (ep_ctx->cfg.en) {
    444c:	7a2b      	ldrb	r3, [r5, #8]
    444e:	b983      	cbnz	r3, 4472 <usb_dc_ep_enable+0x4a>
	ep_ctx->cfg.en = true;
    4450:	2301      	movs	r3, #1
    4452:	722b      	strb	r3, [r5, #8]
	if (dev_ready()) {
    4454:	f896 3025 	ldrb.w	r3, [r6, #37]	; 0x25
    4458:	b90b      	cbnz	r3, 445e <usb_dc_ep_enable+0x36>
	return 0;
    445a:	2000      	movs	r0, #0
}
    445c:	bd70      	pop	{r4, r5, r6, pc}
		nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep));
    445e:	4620      	mov	r0, r4
    4460:	f003 f862 	bl	7528 <nrfx_usbd_ep_enable>
    4464:	e7f9      	b.n	445a <usb_dc_ep_enable+0x32>
		return -ENODEV;
    4466:	f06f 0012 	mvn.w	r0, #18
    446a:	e7f7      	b.n	445c <usb_dc_ep_enable+0x34>
		return -EINVAL;
    446c:	f06f 0015 	mvn.w	r0, #21
    4470:	e7f4      	b.n	445c <usb_dc_ep_enable+0x34>
		return -EALREADY;
    4472:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4476:	e7f1      	b.n	445c <usb_dc_ep_enable+0x34>
    4478:	20000954 	.word	0x20000954

0000447c <usb_dc_ep_write>:
{
    447c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->attached;
    4480:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 4568 <usb_dc_ep_write+0xec>
{
    4484:	461e      	mov	r6, r3
	if (!dev_attached() || !dev_ready()) {
    4486:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
{
    448a:	b085      	sub	sp, #20
    448c:	4607      	mov	r7, r0
    448e:	4689      	mov	r9, r1
    4490:	4615      	mov	r5, r2
	if (!dev_attached() || !dev_ready()) {
    4492:	2b00      	cmp	r3, #0
    4494:	d061      	beq.n	455a <usb_dc_ep_write+0xde>
    4496:	f898 3025 	ldrb.w	r3, [r8, #37]	; 0x25
    449a:	2b00      	cmp	r3, #0
    449c:	d05d      	beq.n	455a <usb_dc_ep_write+0xde>
	if (NRF_USBD_EPOUT_CHECK(ep)) {
    449e:	0603      	lsls	r3, r0, #24
    44a0:	d55e      	bpl.n	4560 <usb_dc_ep_write+0xe4>
	ep_ctx = endpoint_ctx(ep);
    44a2:	f7ff fb85 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    44a6:	4604      	mov	r4, r0
    44a8:	2800      	cmp	r0, #0
    44aa:	d059      	beq.n	4560 <usb_dc_ep_write+0xe4>
	if (!ep_ctx->cfg.en) {
    44ac:	7a03      	ldrb	r3, [r0, #8]
    44ae:	2b00      	cmp	r3, #0
    44b0:	d056      	beq.n	4560 <usb_dc_ep_write+0xe4>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    44b2:	f04f 33ff 	mov.w	r3, #4294967295
    44b6:	f04f 32ff 	mov.w	r2, #4294967295
    44ba:	f108 0038 	add.w	r0, r8, #56	; 0x38
    44be:	f005 f8bb 	bl	9638 <k_mutex_lock.constprop.0.isra.0>
	if (ep_ctx->write_in_progress) {
    44c2:	7fa3      	ldrb	r3, [r4, #30]
    44c4:	b14b      	cbz	r3, 44da <usb_dc_ep_write+0x5e>
		k_mutex_unlock(&ctx->drv_lock);
    44c6:	f108 0038 	add.w	r0, r8, #56	; 0x38
    44ca:	f005 f8b7 	bl	963c <k_mutex_unlock.isra.0>
		return -EAGAIN;
    44ce:	f06f 040a 	mvn.w	r4, #10
}
    44d2:	4620      	mov	r0, r4
    44d4:	b005      	add	sp, #20
    44d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    44da:	7aa3      	ldrb	r3, [r4, #10]
	if (!data_len && ep_ctx->trans_zlp) {
    44dc:	b1c5      	cbz	r5, 4510 <usb_dc_ep_write+0x94>
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    44de:	b33b      	cbz	r3, 4530 <usb_dc_ep_write+0xb4>
	ep_ctx->write_in_progress = true;
    44e0:	2301      	movs	r3, #1
    44e2:	77a3      	strb	r3, [r4, #30]
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    44e4:	f04f 0800 	mov.w	r8, #0
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    44e8:	a901      	add	r1, sp, #4
    44ea:	4638      	mov	r0, r7
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    44ec:	e9cd 9501 	strd	r9, r5, [sp, #4]
    44f0:	f8cd 800c 	str.w	r8, [sp, #12]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    44f4:	f002 fc3e 	bl	6d74 <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    44f8:	4b1c      	ldr	r3, [pc, #112]	; (456c <usb_dc_ep_write+0xf0>)
    44fa:	4298      	cmp	r0, r3
    44fc:	d029      	beq.n	4552 <usb_dc_ep_write+0xd6>
		ep_ctx->write_in_progress = false;
    44fe:	f884 801e 	strb.w	r8, [r4, #30]
		if (ret_bytes) {
    4502:	bb1e      	cbnz	r6, 454c <usb_dc_ep_write+0xd0>
		result = -EIO;
    4504:	f06f 0404 	mvn.w	r4, #4
	k_mutex_unlock(&ctx->drv_lock);
    4508:	4819      	ldr	r0, [pc, #100]	; (4570 <usb_dc_ep_write+0xf4>)
    450a:	f005 f897 	bl	963c <k_mutex_unlock.isra.0>
	return result;
    450e:	e7e0      	b.n	44d2 <usb_dc_ep_write+0x56>
	if (!data_len && ep_ctx->trans_zlp) {
    4510:	7fe2      	ldrb	r2, [r4, #31]
    4512:	b102      	cbz	r2, 4516 <usb_dc_ep_write+0x9a>
		ep_ctx->trans_zlp = false;
    4514:	77e5      	strb	r5, [r4, #31]
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    4516:	2b00      	cmp	r3, #0
    4518:	d1e2      	bne.n	44e0 <usb_dc_ep_write+0x64>
	    && (nrfx_usbd_last_setup_dir_get() != ep)) {
    451a:	f002 fe65 	bl	71e8 <nrfx_usbd_last_setup_dir_get>
    451e:	42b8      	cmp	r0, r7
    4520:	d0de      	beq.n	44e0 <usb_dc_ep_write+0x64>
		nrfx_usbd_setup_clear();
    4522:	f002 fe51 	bl	71c8 <nrfx_usbd_setup_clear>
		k_mutex_unlock(&ctx->drv_lock);
    4526:	4812      	ldr	r0, [pc, #72]	; (4570 <usb_dc_ep_write+0xf4>)
    4528:	f005 f888 	bl	963c <k_mutex_unlock.isra.0>
		return 0;
    452c:	2400      	movs	r4, #0
    452e:	e7d0      	b.n	44d2 <usb_dc_ep_write+0x56>
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4530:	f8b8 300a 	ldrh.w	r3, [r8, #10]
    4534:	42ab      	cmp	r3, r5
    4536:	d9f0      	bls.n	451a <usb_dc_ep_write+0x9e>
		    !(data_len % ep_ctx->cfg.max_sz)) {
    4538:	6862      	ldr	r2, [r4, #4]
    453a:	fbb5 f3f2 	udiv	r3, r5, r2
    453e:	fb02 5313 	mls	r3, r2, r3, r5
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4542:	2b00      	cmp	r3, #0
    4544:	d1e9      	bne.n	451a <usb_dc_ep_write+0x9e>
			ep_ctx->trans_zlp = true;
    4546:	2301      	movs	r3, #1
    4548:	77e3      	strb	r3, [r4, #31]
	if ((ep_ctx->cfg.type == USB_DC_EP_CONTROL)
    454a:	e7e6      	b.n	451a <usb_dc_ep_write+0x9e>
			*ret_bytes = 0;
    454c:	f8c6 8000 	str.w	r8, [r6]
    4550:	e7d8      	b.n	4504 <usb_dc_ep_write+0x88>
		if (ret_bytes) {
    4552:	b106      	cbz	r6, 4556 <usb_dc_ep_write+0xda>
			*ret_bytes = data_len;
    4554:	6035      	str	r5, [r6, #0]
	int result = 0;
    4556:	2400      	movs	r4, #0
    4558:	e7d6      	b.n	4508 <usb_dc_ep_write+0x8c>
		return -ENODEV;
    455a:	f06f 0412 	mvn.w	r4, #18
    455e:	e7b8      	b.n	44d2 <usb_dc_ep_write+0x56>
		return -EINVAL;
    4560:	f06f 0415 	mvn.w	r4, #21
    4564:	e7b5      	b.n	44d2 <usb_dc_ep_write+0x56>
    4566:	bf00      	nop
    4568:	20000954 	.word	0x20000954
    456c:	0bad0000 	.word	0x0bad0000
    4570:	2000098c 	.word	0x2000098c

00004574 <usb_dc_ep_read_wait>:
{
    4574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4578:	461d      	mov	r5, r3
	return get_usbd_ctx()->attached;
    457a:	4b20      	ldr	r3, [pc, #128]	; (45fc <usb_dc_ep_read_wait+0x88>)
{
    457c:	4617      	mov	r7, r2
	if (!dev_attached() || !dev_ready()) {
    457e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4582:	460e      	mov	r6, r1
	if (!dev_attached() || !dev_ready()) {
    4584:	2a00      	cmp	r2, #0
    4586:	d033      	beq.n	45f0 <usb_dc_ep_read_wait+0x7c>
    4588:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    458c:	b383      	cbz	r3, 45f0 <usb_dc_ep_read_wait+0x7c>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    458e:	0603      	lsls	r3, r0, #24
    4590:	d431      	bmi.n	45f6 <usb_dc_ep_read_wait+0x82>
	if (!data && max_data_len) {
    4592:	b901      	cbnz	r1, 4596 <usb_dc_ep_read_wait+0x22>
    4594:	bb7f      	cbnz	r7, 45f6 <usb_dc_ep_read_wait+0x82>
	ep_ctx = endpoint_ctx(ep);
    4596:	f7ff fb0b 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    459a:	4604      	mov	r4, r0
    459c:	b358      	cbz	r0, 45f6 <usb_dc_ep_read_wait+0x82>
	if (!ep_ctx->cfg.en) {
    459e:	7a03      	ldrb	r3, [r0, #8]
    45a0:	b34b      	cbz	r3, 45f6 <usb_dc_ep_read_wait+0x82>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    45a2:	f04f 33ff 	mov.w	r3, #4294967295
    45a6:	4816      	ldr	r0, [pc, #88]	; (4600 <usb_dc_ep_read_wait+0x8c>)
    45a8:	f04f 32ff 	mov.w	r2, #4294967295
    45ac:	f005 f844 	bl	9638 <k_mutex_lock.constprop.0.isra.0>
	bytes_to_copy = MIN(max_data_len, ep_ctx->buf.len);
    45b0:	68e3      	ldr	r3, [r4, #12]
    45b2:	429f      	cmp	r7, r3
    45b4:	46b8      	mov	r8, r7
    45b6:	bf28      	it	cs
    45b8:	4698      	movcs	r8, r3
	if (!data && !max_data_len) {
    45ba:	b946      	cbnz	r6, 45ce <usb_dc_ep_read_wait+0x5a>
    45bc:	b93f      	cbnz	r7, 45ce <usb_dc_ep_read_wait+0x5a>
		if (read_bytes) {
    45be:	b105      	cbz	r5, 45c2 <usb_dc_ep_read_wait+0x4e>
			*read_bytes = ep_ctx->buf.len;
    45c0:	602b      	str	r3, [r5, #0]
		k_mutex_unlock(&ctx->drv_lock);
    45c2:	480f      	ldr	r0, [pc, #60]	; (4600 <usb_dc_ep_read_wait+0x8c>)
    45c4:	f005 f83a 	bl	963c <k_mutex_unlock.isra.0>
		return 0;
    45c8:	2000      	movs	r0, #0
}
    45ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	memcpy(data, ep_ctx->buf.curr, bytes_to_copy);
    45ce:	69a1      	ldr	r1, [r4, #24]
    45d0:	4642      	mov	r2, r8
    45d2:	4630      	mov	r0, r6
    45d4:	f004 ffeb 	bl	95ae <memcpy>
	ep_ctx->buf.curr += bytes_to_copy;
    45d8:	69a3      	ldr	r3, [r4, #24]
    45da:	4443      	add	r3, r8
    45dc:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len -= bytes_to_copy;
    45de:	68e3      	ldr	r3, [r4, #12]
    45e0:	eba3 0308 	sub.w	r3, r3, r8
    45e4:	60e3      	str	r3, [r4, #12]
	if (read_bytes) {
    45e6:	2d00      	cmp	r5, #0
    45e8:	d0eb      	beq.n	45c2 <usb_dc_ep_read_wait+0x4e>
		*read_bytes = bytes_to_copy;
    45ea:	f8c5 8000 	str.w	r8, [r5]
    45ee:	e7e8      	b.n	45c2 <usb_dc_ep_read_wait+0x4e>
		return -ENODEV;
    45f0:	f06f 0012 	mvn.w	r0, #18
    45f4:	e7e9      	b.n	45ca <usb_dc_ep_read_wait+0x56>
		return -EINVAL;
    45f6:	f06f 0015 	mvn.w	r0, #21
    45fa:	e7e6      	b.n	45ca <usb_dc_ep_read_wait+0x56>
    45fc:	20000954 	.word	0x20000954
    4600:	2000098c 	.word	0x2000098c

00004604 <usb_dc_ep_read_continue>:
{
    4604:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
    4606:	4d1e      	ldr	r5, [pc, #120]	; (4680 <usb_dc_ep_read_continue+0x7c>)
	if (!dev_attached() || !dev_ready()) {
    4608:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
{
    460c:	4603      	mov	r3, r0
	if (!dev_attached() || !dev_ready()) {
    460e:	b382      	cbz	r2, 4672 <usb_dc_ep_read_continue+0x6e>
    4610:	f895 2025 	ldrb.w	r2, [r5, #37]	; 0x25
    4614:	b36a      	cbz	r2, 4672 <usb_dc_ep_read_continue+0x6e>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4616:	061b      	lsls	r3, r3, #24
    4618:	d42e      	bmi.n	4678 <usb_dc_ep_read_continue+0x74>
	ep_ctx = endpoint_ctx(ep);
    461a:	f7ff fac9 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    461e:	4604      	mov	r4, r0
    4620:	b350      	cbz	r0, 4678 <usb_dc_ep_read_continue+0x74>
	if (!ep_ctx->cfg.en) {
    4622:	7a03      	ldrb	r3, [r0, #8]
    4624:	b343      	cbz	r3, 4678 <usb_dc_ep_read_continue+0x74>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4626:	f04f 33ff 	mov.w	r3, #4294967295
    462a:	f04f 32ff 	mov.w	r2, #4294967295
    462e:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4632:	f005 f801 	bl	9638 <k_mutex_lock.constprop.0.isra.0>
	if (!ep_ctx->buf.len) {
    4636:	68e3      	ldr	r3, [r4, #12]
    4638:	b9b3      	cbnz	r3, 4668 <usb_dc_ep_read_continue+0x64>
		ep_ctx->read_complete = true;
    463a:	2601      	movs	r6, #1
		ep_ctx->buf.curr = ep_ctx->buf.data;
    463c:	6963      	ldr	r3, [r4, #20]
		ep_ctx->read_complete = true;
    463e:	7726      	strb	r6, [r4, #28]
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4640:	61a3      	str	r3, [r4, #24]
		if (ep_ctx->read_pending) {
    4642:	7f63      	ldrb	r3, [r4, #29]
    4644:	b183      	cbz	r3, 4668 <usb_dc_ep_read_continue+0x64>
			struct usbd_event *ev = usbd_evt_alloc();
    4646:	f7ff fb07 	bl	3c58 <usbd_evt_alloc>
			if (!ev) {
    464a:	b930      	cbnz	r0, 465a <usb_dc_ep_read_continue+0x56>
				k_mutex_unlock(&ctx->drv_lock);
    464c:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4650:	f004 fff4 	bl	963c <k_mutex_unlock.isra.0>
				return -ENOMEM;
    4654:	f06f 000b 	mvn.w	r0, #11
}
    4658:	bd70      	pop	{r4, r5, r6, pc}
			ev->evt_type = USBD_EVT_EP;
    465a:	7406      	strb	r6, [r0, #16]
			ev->evt.ep_evt.ep = ep_ctx;
    465c:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    465e:	7306      	strb	r6, [r0, #12]
			usbd_evt_put(ev);
    4660:	f7ff fade 	bl	3c20 <usbd_evt_put>
			usbd_work_schedule();
    4664:	f7ff fad4 	bl	3c10 <usbd_work_schedule>
	k_mutex_unlock(&ctx->drv_lock);
    4668:	4806      	ldr	r0, [pc, #24]	; (4684 <usb_dc_ep_read_continue+0x80>)
    466a:	f004 ffe7 	bl	963c <k_mutex_unlock.isra.0>
	return 0;
    466e:	2000      	movs	r0, #0
    4670:	e7f2      	b.n	4658 <usb_dc_ep_read_continue+0x54>
		return -ENODEV;
    4672:	f06f 0012 	mvn.w	r0, #18
    4676:	e7ef      	b.n	4658 <usb_dc_ep_read_continue+0x54>
		return -EINVAL;
    4678:	f06f 0015 	mvn.w	r0, #21
    467c:	e7ec      	b.n	4658 <usb_dc_ep_read_continue+0x54>
    467e:	bf00      	nop
    4680:	20000954 	.word	0x20000954
    4684:	2000098c 	.word	0x2000098c

00004688 <usb_dc_ep_set_callback>:
{
    4688:	b510      	push	{r4, lr}
	return get_usbd_ctx()->attached;
    468a:	4b08      	ldr	r3, [pc, #32]	; (46ac <usb_dc_ep_set_callback+0x24>)
	if (!dev_attached()) {
    468c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    4690:	460c      	mov	r4, r1
	if (!dev_attached()) {
    4692:	b12b      	cbz	r3, 46a0 <usb_dc_ep_set_callback+0x18>
	ep_ctx = endpoint_ctx(ep);
    4694:	f7ff fa8c 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    4698:	b128      	cbz	r0, 46a6 <usb_dc_ep_set_callback+0x1e>
	ep_ctx->cfg.cb = cb;
    469a:	6004      	str	r4, [r0, #0]
	return 0;
    469c:	2000      	movs	r0, #0
}
    469e:	bd10      	pop	{r4, pc}
		return -ENODEV;
    46a0:	f06f 0012 	mvn.w	r0, #18
    46a4:	e7fb      	b.n	469e <usb_dc_ep_set_callback+0x16>
		return -EINVAL;
    46a6:	f06f 0015 	mvn.w	r0, #21
    46aa:	e7f8      	b.n	469e <usb_dc_ep_set_callback+0x16>
    46ac:	20000954 	.word	0x20000954

000046b0 <usb_dc_set_status_callback>:
	get_usbd_ctx()->status_cb = cb;
    46b0:	4b01      	ldr	r3, [pc, #4]	; (46b8 <usb_dc_set_status_callback+0x8>)
    46b2:	6018      	str	r0, [r3, #0]
}
    46b4:	4770      	bx	lr
    46b6:	bf00      	nop
    46b8:	20000954 	.word	0x20000954

000046bc <usb_dc_ep_mps>:
{
    46bc:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    46be:	4b07      	ldr	r3, [pc, #28]	; (46dc <usb_dc_ep_mps+0x20>)
	if (!dev_attached()) {
    46c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    46c4:	b123      	cbz	r3, 46d0 <usb_dc_ep_mps+0x14>
	ep_ctx = endpoint_ctx(ep);
    46c6:	f7ff fa73 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    46ca:	b120      	cbz	r0, 46d6 <usb_dc_ep_mps+0x1a>
	return ep_ctx->cfg.max_sz;
    46cc:	6840      	ldr	r0, [r0, #4]
}
    46ce:	bd08      	pop	{r3, pc}
		return -ENODEV;
    46d0:	f06f 0012 	mvn.w	r0, #18
    46d4:	e7fb      	b.n	46ce <usb_dc_ep_mps+0x12>
		return -EINVAL;
    46d6:	f06f 0015 	mvn.w	r0, #21
    46da:	e7f8      	b.n	46ce <usb_dc_ep_mps+0x12>
    46dc:	20000954 	.word	0x20000954

000046e0 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    46e0:	4b08      	ldr	r3, [pc, #32]	; (4704 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    46e2:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    46e4:	1ac3      	subs	r3, r0, r3
{
    46e6:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    46e8:	4907      	ldr	r1, [pc, #28]	; (4708 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    46ea:	109b      	asrs	r3, r3, #2
{
    46ec:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    46ee:	4359      	muls	r1, r3
    46f0:	4806      	ldr	r0, [pc, #24]	; (470c <onoff_stop+0x2c>)
    46f2:	2240      	movs	r2, #64	; 0x40
    46f4:	f005 f800 	bl	96f8 <stop>
	notify(mgr, res);
    46f8:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    46fa:	4601      	mov	r1, r0
	notify(mgr, res);
    46fc:	4620      	mov	r0, r4
}
    46fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    4702:	4718      	bx	r3
    4704:	200011f8 	.word	0x200011f8
    4708:	b6db6db7 	.word	0xb6db6db7
    470c:	0000a488 	.word	0x0000a488

00004710 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4710:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    4712:	4c0c      	ldr	r4, [pc, #48]	; (4744 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4714:	4a0c      	ldr	r2, [pc, #48]	; (4748 <onoff_start+0x38>)
    4716:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    4718:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    471a:	9300      	str	r3, [sp, #0]
{
    471c:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    471e:	460b      	mov	r3, r1
    4720:	490a      	ldr	r1, [pc, #40]	; (474c <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    4722:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4724:	4361      	muls	r1, r4
{
    4726:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4728:	4809      	ldr	r0, [pc, #36]	; (4750 <onoff_start+0x40>)
    472a:	f005 f812 	bl	9752 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    472e:	1e01      	subs	r1, r0, #0
    4730:	da05      	bge.n	473e <onoff_start+0x2e>
		notify(mgr, err);
    4732:	4630      	mov	r0, r6
    4734:	462b      	mov	r3, r5
	}
}
    4736:	b002      	add	sp, #8
    4738:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    473c:	4718      	bx	r3
}
    473e:	b002      	add	sp, #8
    4740:	bd70      	pop	{r4, r5, r6, pc}
    4742:	bf00      	nop
    4744:	200011f8 	.word	0x200011f8
    4748:	000097bf 	.word	0x000097bf
    474c:	b6db6db7 	.word	0xb6db6db7
    4750:	0000a488 	.word	0x0000a488

00004754 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4754:	2200      	movs	r2, #0
{
    4756:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4758:	2101      	movs	r1, #1
{
    475a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    475c:	4610      	mov	r0, r2
    475e:	f7fe feaf 	bl	34c0 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    4762:	480f      	ldr	r0, [pc, #60]	; (47a0 <clk_init+0x4c>)
    4764:	f001 f866 	bl	5834 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    4768:	4b0e      	ldr	r3, [pc, #56]	; (47a4 <clk_init+0x50>)
    476a:	4298      	cmp	r0, r3
    476c:	d115      	bne.n	479a <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    476e:	f001 f871 	bl	5854 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    4772:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    4774:	490c      	ldr	r1, [pc, #48]	; (47a8 <clk_init+0x54>)
    4776:	4630      	mov	r0, r6
    4778:	f004 fbbe 	bl	8ef8 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    477c:	2800      	cmp	r0, #0
    477e:	db0b      	blt.n	4798 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4780:	2501      	movs	r5, #1
    4782:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    4784:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    4786:	4908      	ldr	r1, [pc, #32]	; (47a8 <clk_init+0x54>)
    4788:	f104 001c 	add.w	r0, r4, #28
    478c:	f004 fbb4 	bl	8ef8 <onoff_manager_init>
		if (err < 0) {
    4790:	2800      	cmp	r0, #0
    4792:	db01      	blt.n	4798 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4794:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    4796:	2000      	movs	r0, #0
}
    4798:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    479a:	f06f 0004 	mvn.w	r0, #4
    479e:	e7fb      	b.n	4798 <clk_init+0x44>
    47a0:	000047e1 	.word	0x000047e1
    47a4:	0bad0000 	.word	0x0bad0000
    47a8:	0000a7cc 	.word	0x0000a7cc

000047ac <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    47ac:	b570      	push	{r4, r5, r6, lr}
    47ae:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    47b0:	230c      	movs	r3, #12
    47b2:	4809      	ldr	r0, [pc, #36]	; (47d8 <clkstarted_handle.constprop.0+0x2c>)
    47b4:	434b      	muls	r3, r1
    47b6:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    47b8:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    47bc:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    47be:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    47c0:	4418      	add	r0, r3
	sub_data->cb = NULL;
    47c2:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    47c4:	f004 ff85 	bl	96d2 <set_on_state>
	if (callback) {
    47c8:	b12d      	cbz	r5, 47d6 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    47ca:	4632      	mov	r2, r6
    47cc:	462b      	mov	r3, r5
    47ce:	4803      	ldr	r0, [pc, #12]	; (47dc <clkstarted_handle.constprop.0+0x30>)
}
    47d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    47d4:	4718      	bx	r3
}
    47d6:	bd70      	pop	{r4, r5, r6, pc}
    47d8:	200011f8 	.word	0x200011f8
    47dc:	0000a488 	.word	0x0000a488

000047e0 <clock_event_handler>:
	switch (event) {
    47e0:	b110      	cbz	r0, 47e8 <clock_event_handler+0x8>
    47e2:	2801      	cmp	r0, #1
    47e4:	d004      	beq.n	47f0 <clock_event_handler+0x10>
    47e6:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    47e8:	4b03      	ldr	r3, [pc, #12]	; (47f8 <clock_event_handler+0x18>)
    47ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    47ec:	075b      	lsls	r3, r3, #29
    47ee:	d101      	bne.n	47f4 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    47f0:	f7ff bfdc 	b.w	47ac <clkstarted_handle.constprop.0>
}
    47f4:	4770      	bx	lr
    47f6:	bf00      	nop
    47f8:	200011f8 	.word	0x200011f8

000047fc <generic_hfclk_start>:
{
    47fc:	b508      	push	{r3, lr}
	__asm__ volatile(
    47fe:	f04f 0320 	mov.w	r3, #32
    4802:	f3ef 8111 	mrs	r1, BASEPRI
    4806:	f383 8812 	msr	BASEPRI_MAX, r3
    480a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    480e:	4a12      	ldr	r2, [pc, #72]	; (4858 <generic_hfclk_start+0x5c>)
    4810:	6813      	ldr	r3, [r2, #0]
    4812:	f043 0002 	orr.w	r0, r3, #2
    4816:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4818:	07da      	lsls	r2, r3, #31
    481a:	d408      	bmi.n	482e <generic_hfclk_start+0x32>
	__asm__ volatile(
    481c:	f381 8811 	msr	BASEPRI, r1
    4820:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    4824:	2001      	movs	r0, #1
}
    4826:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    482a:	f005 b8d3 	b.w	99d4 <nrfx_clock_start>
                    (nrf_clock_lfclk_t)((p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_SRC_Msk)
                                        >> NRF_CLOCK_LFCLKSTAT_SRC_Pos);
            }
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            clock_running = p_reg->NRF_HFCLKSTAT & NRF_CLOCK_HFCLKSTAT_STATE_Msk;
    482e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4832:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                 * It has to be derived from HFCLK state. */
                (*(nrf_clock_hfclk_t *)p_clk_src) = clock_running ? NRF_CLOCK_HFCLK_HIGH_ACCURACY :
                                                                    NRF_CLOCK_HFCLK_LOW_ACCURACY;
#else
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->NRF_HFCLKSTAT & NRF_CLOCK_HFCLKSTAT_SRC_Msk)
    4836:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    483a:	07db      	lsls	r3, r3, #31
    483c:	d5ee      	bpl.n	481c <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    483e:	4807      	ldr	r0, [pc, #28]	; (485c <generic_hfclk_start+0x60>)
    4840:	f004 ff47 	bl	96d2 <set_on_state>
    4844:	f381 8811 	msr	BASEPRI, r1
    4848:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    484c:	2000      	movs	r0, #0
}
    484e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    4852:	f7ff bfab 	b.w	47ac <clkstarted_handle.constprop.0>
    4856:	bf00      	nop
    4858:	20001248 	.word	0x20001248
    485c:	20001238 	.word	0x20001238

00004860 <api_blocking_start>:
{
    4860:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4862:	2200      	movs	r2, #0
    4864:	2301      	movs	r3, #1
    4866:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    486a:	4a09      	ldr	r2, [pc, #36]	; (4890 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    486c:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4870:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4872:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4876:	f004 ff9b 	bl	97b0 <api_start>
	if (err < 0) {
    487a:	2800      	cmp	r0, #0
    487c:	db05      	blt.n	488a <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    487e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4882:	2300      	movs	r3, #0
    4884:	4668      	mov	r0, sp
    4886:	f003 fa53 	bl	7d30 <z_impl_k_sem_take>
}
    488a:	b005      	add	sp, #20
    488c:	f85d fb04 	ldr.w	pc, [sp], #4
    4890:	000097dd 	.word	0x000097dd

00004894 <generic_hfclk_stop>:
{
    4894:	b510      	push	{r4, lr}
	__asm__ volatile(
    4896:	f04f 0320 	mov.w	r3, #32
    489a:	f3ef 8411 	mrs	r4, BASEPRI
    489e:	f383 8812 	msr	BASEPRI_MAX, r3
    48a2:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    48a6:	4a07      	ldr	r2, [pc, #28]	; (48c4 <generic_hfclk_stop+0x30>)
    48a8:	6813      	ldr	r3, [r2, #0]
    48aa:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    48ae:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    48b0:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    48b2:	d402      	bmi.n	48ba <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    48b4:	2001      	movs	r0, #1
    48b6:	f005 f8c9 	bl	9a4c <nrfx_clock_stop>
	__asm__ volatile(
    48ba:	f384 8811 	msr	BASEPRI, r4
    48be:	f3bf 8f6f 	isb	sy
}
    48c2:	bd10      	pop	{r4, pc}
    48c4:	20001248 	.word	0x20001248

000048c8 <z_nrf_clock_control_get_onoff>:
}
    48c8:	4a02      	ldr	r2, [pc, #8]	; (48d4 <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
    48ca:	b2c3      	uxtb	r3, r0
}
    48cc:	201c      	movs	r0, #28
    48ce:	fb03 2000 	mla	r0, r3, r0, r2
    48d2:	4770      	bx	lr
    48d4:	200011f8 	.word	0x200011f8

000048d8 <z_nrf_clock_control_lf_on>:
{
    48d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    48dc:	4938      	ldr	r1, [pc, #224]	; (49c0 <z_nrf_clock_control_lf_on+0xe8>)
    48de:	f3bf 8f5b 	dmb	ish
    48e2:	4607      	mov	r7, r0
    48e4:	2201      	movs	r2, #1
    48e6:	e851 3f00 	ldrex	r3, [r1]
    48ea:	e841 2000 	strex	r0, r2, [r1]
    48ee:	2800      	cmp	r0, #0
    48f0:	d1f9      	bne.n	48e6 <z_nrf_clock_control_lf_on+0xe>
    48f2:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    48f6:	b933      	cbnz	r3, 4906 <z_nrf_clock_control_lf_on+0x2e>
    48f8:	4932      	ldr	r1, [pc, #200]	; (49c4 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    48fa:	4833      	ldr	r0, [pc, #204]	; (49c8 <z_nrf_clock_control_lf_on+0xf0>)
    48fc:	604b      	str	r3, [r1, #4]
    48fe:	60cb      	str	r3, [r1, #12]
    4900:	608a      	str	r2, [r1, #8]
    4902:	f004 fb0c 	bl	8f1e <onoff_request>
	switch (start_mode) {
    4906:	1e7b      	subs	r3, r7, #1
    4908:	2b01      	cmp	r3, #1
    490a:	d82b      	bhi.n	4964 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    490c:	2f01      	cmp	r7, #1
    490e:	d107      	bne.n	4920 <z_nrf_clock_control_lf_on+0x48>
}

#if NRF_CLOCK_HAS_LFCLKSRCCOPY
NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4910:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4914:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4918:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_XTAL) &&
    491c:	2b01      	cmp	r3, #1
    491e:	d021      	beq.n	4964 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4920:	f005 faa7 	bl	9e72 <k_is_in_isr>
    4924:	4605      	mov	r5, r0
    4926:	b9f8      	cbnz	r0, 4968 <z_nrf_clock_control_lf_on+0x90>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    4928:	4b28      	ldr	r3, [pc, #160]	; (49cc <z_nrf_clock_control_lf_on+0xf4>)
    492a:	781b      	ldrb	r3, [r3, #0]
    492c:	b1e3      	cbz	r3, 4968 <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    492e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4932:	2202      	movs	r2, #2
    4934:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    4938:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    493a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 49d0 <z_nrf_clock_control_lf_on+0xf8>
            clock_running = p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_STATE_Msk;
    493e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    4942:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
                    (nrf_clock_lfclk_t)((p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_SRC_Msk)
    4946:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
	while (!(nrfx_clock_is_running(d, (void *)&type)
    494a:	03d2      	lsls	r2, r2, #15
    494c:	d516      	bpl.n	497c <z_nrf_clock_control_lf_on+0xa4>
                                        >> NRF_CLOCK_LFCLKSTAT_SRC_Pos);
    494e:	f003 0303 	and.w	r3, r3, #3
    4952:	2b01      	cmp	r3, #1
    4954:	d001      	beq.n	495a <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4956:	2f01      	cmp	r7, #1
    4958:	d110      	bne.n	497c <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    495a:	b35d      	cbz	r5, 49b4 <z_nrf_clock_control_lf_on+0xdc>
    495c:	f386 8811 	msr	BASEPRI, r6
    4960:	f3bf 8f6f 	isb	sy
}
    4964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    4968:	f04f 0320 	mov.w	r3, #32
    496c:	f3ef 8611 	mrs	r6, BASEPRI
    4970:	f383 8812 	msr	BASEPRI_MAX, r3
    4974:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4978:	2501      	movs	r5, #1
    497a:	e7de      	b.n	493a <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    497c:	b1ad      	cbz	r5, 49aa <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    497e:	4630      	mov	r0, r6
    4980:	f7fe fd62 	bl	3448 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->NRF_LFCLKSRC);
    4984:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_XTAL)
    4988:	2b00      	cmp	r3, #0
    498a:	d1da      	bne.n	4942 <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    498c:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    4990:	2a00      	cmp	r2, #0
    4992:	d0d6      	beq.n	4942 <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4994:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4998:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->NRF_LFCLKSRC = (uint32_t)(source);
    499c:	2301      	movs	r3, #1
    499e:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    49a2:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    49a6:	60a3      	str	r3, [r4, #8]
}
    49a8:	e7cb      	b.n	4942 <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    49aa:	2100      	movs	r1, #0
    49ac:	2021      	movs	r0, #33	; 0x21
    49ae:	f003 fe01 	bl	85b4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    49b2:	e7e7      	b.n	4984 <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    49b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    49b8:	2202      	movs	r2, #2
    49ba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    49be:	e7d1      	b.n	4964 <z_nrf_clock_control_lf_on+0x8c>
    49c0:	200011f4 	.word	0x200011f4
    49c4:	200011e4 	.word	0x200011e4
    49c8:	20001214 	.word	0x20001214
    49cc:	20001587 	.word	0x20001587
    49d0:	e000e100 	.word	0xe000e100

000049d4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(void)
{
    49d4:	b508      	push	{r3, lr}
    49d6:	4807      	ldr	r0, [pc, #28]	; (49f4 <uart_console_init+0x20>)
    49d8:	f005 f9d6 	bl	9d88 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    49dc:	b138      	cbz	r0, 49ee <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
    49de:	4806      	ldr	r0, [pc, #24]	; (49f8 <uart_console_init+0x24>)
    49e0:	f7ff f8ca 	bl	3b78 <__stdout_hook_install>
	__printk_hook_install(console_out);
    49e4:	4804      	ldr	r0, [pc, #16]	; (49f8 <uart_console_init+0x24>)
    49e6:	f7fc fdd7 	bl	1598 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    49ea:	2000      	movs	r0, #0
}
    49ec:	bd08      	pop	{r3, pc}
		return -ENODEV;
    49ee:	f06f 0012 	mvn.w	r0, #18
    49f2:	e7fb      	b.n	49ec <uart_console_init+0x18>
    49f4:	0000a4c4 	.word	0x0000a4c4
    49f8:	000049fd 	.word	0x000049fd

000049fc <console_out>:
	if ('\n' == c) {
    49fc:	280a      	cmp	r0, #10
{
    49fe:	b538      	push	{r3, r4, r5, lr}
    4a00:	4d07      	ldr	r5, [pc, #28]	; (4a20 <console_out+0x24>)
    4a02:	4604      	mov	r4, r0
	if ('\n' == c) {
    4a04:	d104      	bne.n	4a10 <console_out+0x14>
	api->poll_out(dev, out_char);
    4a06:	68ab      	ldr	r3, [r5, #8]
    4a08:	210d      	movs	r1, #13
    4a0a:	685b      	ldr	r3, [r3, #4]
    4a0c:	4628      	mov	r0, r5
    4a0e:	4798      	blx	r3
    4a10:	68ab      	ldr	r3, [r5, #8]
    4a12:	4803      	ldr	r0, [pc, #12]	; (4a20 <console_out+0x24>)
    4a14:	685b      	ldr	r3, [r3, #4]
    4a16:	b2e1      	uxtb	r1, r4
    4a18:	4798      	blx	r3
}
    4a1a:	4620      	mov	r0, r4
    4a1c:	bd38      	pop	{r3, r4, r5, pc}
    4a1e:	bf00      	nop
    4a20:	0000a4c4 	.word	0x0000a4c4

00004a24 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    4a24:	b530      	push	{r4, r5, lr}
	return port->config;
    4a26:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4a28:	7b05      	ldrb	r5, [r0, #12]
    4a2a:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    4a2e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    4a32:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4a34:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    4a38:	d105      	bne.n	4a46 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    4a3a:	4620      	mov	r0, r4
    4a3c:	f001 f98a 	bl	5d54 <nrfx_gpiote_trigger_disable>

		return 0;
    4a40:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    4a42:	b005      	add	sp, #20
    4a44:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    4a46:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    4a48:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4a4c:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    4a50:	d114      	bne.n	4a7c <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    4a52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4a56:	bf0c      	ite	eq
    4a58:	2304      	moveq	r3, #4
    4a5a:	2305      	movne	r3, #5
    4a5c:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4a60:	2300      	movs	r3, #0
    4a62:	4619      	mov	r1, r3
    4a64:	aa02      	add	r2, sp, #8
    4a66:	4620      	mov	r0, r4
    4a68:	f000 ffbc 	bl	59e4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4a6c:	4b23      	ldr	r3, [pc, #140]	; (4afc <gpio_nrfx_pin_interrupt_configure+0xd8>)
    4a6e:	4298      	cmp	r0, r3
    4a70:	d13d      	bne.n	4aee <gpio_nrfx_pin_interrupt_configure+0xca>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    4a72:	2101      	movs	r1, #1
    4a74:	4620      	mov	r0, r4
    4a76:	f001 f927 	bl	5cc8 <nrfx_gpiote_trigger_enable>
	return 0;
    4a7a:	e7e1      	b.n	4a40 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4a7c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    4a80:	d027      	beq.n	4ad2 <gpio_nrfx_pin_interrupt_configure+0xae>
    4a82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    4a86:	bf14      	ite	ne
    4a88:	2301      	movne	r3, #1
    4a8a:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    4a8c:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    4a90:	6883      	ldr	r3, [r0, #8]
    4a92:	fa23 f101 	lsr.w	r1, r3, r1
    4a96:	f011 0101 	ands.w	r1, r1, #1
    4a9a:	d1e1      	bne.n	4a60 <gpio_nrfx_pin_interrupt_configure+0x3c>
    4a9c:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    4aa0:	d1de      	bne.n	4a60 <gpio_nrfx_pin_interrupt_configure+0x3c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    4aa2:	f004 031f 	and.w	r3, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4aa6:	0962      	lsrs	r2, r4, #5
    4aa8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4aac:	d013      	beq.n	4ad6 <gpio_nrfx_pin_interrupt_configure+0xb2>
    4aae:	2a01      	cmp	r2, #1
    4ab0:	d120      	bne.n	4af4 <gpio_nrfx_pin_interrupt_configure+0xd0>
    4ab2:	4a13      	ldr	r2, [pc, #76]	; (4b00 <gpio_nrfx_pin_interrupt_configure+0xdc>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    4ab8:	07db      	lsls	r3, r3, #31
    4aba:	d4d1      	bmi.n	4a60 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4abc:	f10d 0507 	add.w	r5, sp, #7
    4ac0:	4629      	mov	r1, r5
    4ac2:	4620      	mov	r0, r4
    4ac4:	f001 f8b0 	bl	5c28 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    4ac8:	4b0e      	ldr	r3, [pc, #56]	; (4b04 <gpio_nrfx_pin_interrupt_configure+0xe0>)
    4aca:	4298      	cmp	r0, r3
    4acc:	d006      	beq.n	4adc <gpio_nrfx_pin_interrupt_configure+0xb8>
		trigger_config.p_in_channel = &ch;
    4ace:	9503      	str	r5, [sp, #12]
    4ad0:	e7c6      	b.n	4a60 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4ad2:	2303      	movs	r3, #3
    4ad4:	e7da      	b.n	4a8c <gpio_nrfx_pin_interrupt_configure+0x68>
        NRF_INTERNAL_GPIO_PORT_EXTRACT(p_port);
    4ad6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    4ada:	e7eb      	b.n	4ab4 <gpio_nrfx_pin_interrupt_configure+0x90>
			err = nrfx_gpiote_channel_alloc(&ch);
    4adc:	4628      	mov	r0, r5
    4ade:	f001 f8ed 	bl	5cbc <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    4ae2:	4b06      	ldr	r3, [pc, #24]	; (4afc <gpio_nrfx_pin_interrupt_configure+0xd8>)
    4ae4:	4298      	cmp	r0, r3
    4ae6:	d0f2      	beq.n	4ace <gpio_nrfx_pin_interrupt_configure+0xaa>
				return -ENOMEM;
    4ae8:	f06f 000b 	mvn.w	r0, #11
    4aec:	e7a9      	b.n	4a42 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    4aee:	f06f 0015 	mvn.w	r0, #21
    4af2:	e7a6      	b.n	4a42 <gpio_nrfx_pin_interrupt_configure+0x1e>
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4af4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    4af8:	deff      	udf	#255	; 0xff
    4afa:	bf00      	nop
    4afc:	0bad0000 	.word	0x0bad0000
    4b00:	50000300 	.word	0x50000300
    4b04:	0bad0004 	.word	0x0bad0004

00004b08 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4b08:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    4b0a:	f001 f8c7 	bl	5c9c <nrfx_gpiote_is_init>
    4b0e:	4604      	mov	r4, r0
    4b10:	b968      	cbnz	r0, 4b2e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    4b12:	f001 f89b 	bl	5c4c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    4b16:	4b08      	ldr	r3, [pc, #32]	; (4b38 <gpio_nrfx_init+0x30>)
    4b18:	4298      	cmp	r0, r3
    4b1a:	d10a      	bne.n	4b32 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    4b1c:	4807      	ldr	r0, [pc, #28]	; (4b3c <gpio_nrfx_init+0x34>)
    4b1e:	4621      	mov	r1, r4
    4b20:	f001 f87c 	bl	5c1c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4b24:	4622      	mov	r2, r4
    4b26:	2105      	movs	r1, #5
    4b28:	2006      	movs	r0, #6
    4b2a:	f7fe fcc9 	bl	34c0 <z_arm_irq_priority_set>
		return 0;
    4b2e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    4b30:	bd10      	pop	{r4, pc}
		return -EIO;
    4b32:	f06f 0004 	mvn.w	r0, #4
    4b36:	e7fb      	b.n	4b30 <gpio_nrfx_init+0x28>
    4b38:	0bad0000 	.word	0x0bad0000
    4b3c:	00004b41 	.word	0x00004b41

00004b40 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4b40:	0942      	lsrs	r2, r0, #5
{
    4b42:	b570      	push	{r4, r5, r6, lr}
    4b44:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4b46:	d002      	beq.n	4b4e <nrfx_gpio_handler+0xe>
    4b48:	2a01      	cmp	r2, #1
    4b4a:	d017      	beq.n	4b7c <nrfx_gpio_handler+0x3c>
}
    4b4c:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4b4e:	4e0d      	ldr	r6, [pc, #52]	; (4b84 <nrfx_gpio_handler+0x44>)
	gpio_fire_callbacks(list, port, BIT(pin));
    4b50:	6932      	ldr	r2, [r6, #16]
    4b52:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4b54:	2900      	cmp	r1, #0
    4b56:	d0f9      	beq.n	4b4c <nrfx_gpio_handler+0xc>
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    4b58:	f003 031f 	and.w	r3, r3, #31
    4b5c:	2501      	movs	r5, #1
	return node->next;
    4b5e:	680c      	ldr	r4, [r1, #0]
    4b60:	409d      	lsls	r5, r3
    4b62:	2900      	cmp	r1, #0
    4b64:	d0f2      	beq.n	4b4c <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
    4b66:	688a      	ldr	r2, [r1, #8]
    4b68:	402a      	ands	r2, r5
    4b6a:	d002      	beq.n	4b72 <nrfx_gpio_handler+0x32>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    4b6c:	684b      	ldr	r3, [r1, #4]
    4b6e:	4630      	mov	r0, r6
    4b70:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4b72:	b12c      	cbz	r4, 4b80 <nrfx_gpio_handler+0x40>
    4b74:	6823      	ldr	r3, [r4, #0]
    4b76:	4621      	mov	r1, r4
    4b78:	461c      	mov	r4, r3
    4b7a:	e7f2      	b.n	4b62 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4b7c:	4e02      	ldr	r6, [pc, #8]	; (4b88 <nrfx_gpio_handler+0x48>)
    4b7e:	e7e7      	b.n	4b50 <nrfx_gpio_handler+0x10>
    4b80:	4623      	mov	r3, r4
    4b82:	e7f8      	b.n	4b76 <nrfx_gpio_handler+0x36>
    4b84:	0000a4b0 	.word	0x0000a4b0
    4b88:	0000a49c 	.word	0x0000a49c

00004b8c <gpio_nrfx_pin_configure>:
{
    4b8c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    4b90:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4b92:	7b3b      	ldrb	r3, [r7, #12]
    4b94:	f001 051f 	and.w	r5, r1, #31
    4b98:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    4b9c:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4b9e:	4628      	mov	r0, r5
    4ba0:	f10d 0103 	add.w	r1, sp, #3
{
    4ba4:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4ba6:	f001 f83f 	bl	5c28 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    4baa:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4bae:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    4bb0:	d10b      	bne.n	4bca <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    4bb2:	4628      	mov	r0, r5
    4bb4:	f001 f8f0 	bl	5d98 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    4bb8:	4b3d      	ldr	r3, [pc, #244]	; (4cb0 <gpio_nrfx_pin_configure+0x124>)
    4bba:	4598      	cmp	r8, r3
    4bbc:	d103      	bne.n	4bc6 <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    4bbe:	f89d 0003 	ldrb.w	r0, [sp, #3]
    4bc2:	f001 f875 	bl	5cb0 <nrfx_gpiote_channel_free>
		return 0;
    4bc6:	2000      	movs	r0, #0
    4bc8:	e00c      	b.n	4be4 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    4bca:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4bcc:	4619      	mov	r1, r3
    4bce:	aa02      	add	r2, sp, #8
    4bd0:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    4bd2:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4bd6:	f000 ff05 	bl	59e4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4bda:	4b35      	ldr	r3, [pc, #212]	; (4cb0 <gpio_nrfx_pin_configure+0x124>)
    4bdc:	4298      	cmp	r0, r3
    4bde:	d004      	beq.n	4bea <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    4be0:	f06f 0015 	mvn.w	r0, #21
}
    4be4:	b004      	add	sp, #16
    4be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    4bea:	4580      	cmp	r8, r0
    4bec:	d103      	bne.n	4bf6 <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    4bee:	f89d 0003 	ldrb.w	r0, [sp, #3]
    4bf2:	f001 f85d 	bl	5cb0 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    4bf6:	03a3      	lsls	r3, r4, #14
    4bf8:	d54b      	bpl.n	4c92 <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4bfa:	f240 3306 	movw	r3, #774	; 0x306
    4bfe:	4023      	ands	r3, r4
    4c00:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    4c04:	d019      	beq.n	4c3a <gpio_nrfx_pin_configure+0xae>
    4c06:	d80c      	bhi.n	4c22 <gpio_nrfx_pin_configure+0x96>
    4c08:	2b06      	cmp	r3, #6
    4c0a:	d017      	beq.n	4c3c <gpio_nrfx_pin_configure+0xb0>
    4c0c:	d804      	bhi.n	4c18 <gpio_nrfx_pin_configure+0x8c>
    4c0e:	b1ab      	cbz	r3, 4c3c <gpio_nrfx_pin_configure+0xb0>
    4c10:	2b02      	cmp	r3, #2
    4c12:	d1e5      	bne.n	4be0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    4c14:	2304      	movs	r3, #4
    4c16:	e011      	b.n	4c3c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4c18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4c1c:	d1e0      	bne.n	4be0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    4c1e:	2301      	movs	r3, #1
    4c20:	e00c      	b.n	4c3c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4c22:	f240 2202 	movw	r2, #514	; 0x202
    4c26:	4293      	cmp	r3, r2
    4c28:	d027      	beq.n	4c7a <gpio_nrfx_pin_configure+0xee>
    4c2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    4c2e:	d026      	beq.n	4c7e <gpio_nrfx_pin_configure+0xf2>
    4c30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4c34:	d1d4      	bne.n	4be0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    4c36:	2302      	movs	r3, #2
    4c38:	e000      	b.n	4c3c <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    4c3a:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    4c3c:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    4c40:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    4c44:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    4c48:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    4c4a:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    4c4e:	bf54      	ite	pl
    4c50:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    4c54:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    4c56:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    4c58:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    4c5c:	d511      	bpl.n	4c82 <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    4c5e:	687a      	ldr	r2, [r7, #4]
    4c60:	2301      	movs	r3, #1
    4c62:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    4c64:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    4c68:	2200      	movs	r2, #0
    4c6a:	a901      	add	r1, sp, #4
    4c6c:	4628      	mov	r0, r5
    4c6e:	f000 ff65 	bl	5b3c <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    4c72:	4b0f      	ldr	r3, [pc, #60]	; (4cb0 <gpio_nrfx_pin_configure+0x124>)
    4c74:	4298      	cmp	r0, r3
    4c76:	d0a6      	beq.n	4bc6 <gpio_nrfx_pin_configure+0x3a>
    4c78:	e7b2      	b.n	4be0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    4c7a:	2305      	movs	r3, #5
    4c7c:	e7de      	b.n	4c3c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4c7e:	2303      	movs	r3, #3
    4c80:	e7dc      	b.n	4c3c <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    4c82:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    4c84:	bf41      	itttt	mi
    4c86:	2301      	movmi	r3, #1
    4c88:	687a      	ldrmi	r2, [r7, #4]
    4c8a:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    4c8c:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    4c90:	e7ea      	b.n	4c68 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    4c92:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4c94:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    4c98:	bf54      	ite	pl
    4c9a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    4c9e:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4ca0:	461a      	mov	r2, r3
    4ca2:	a901      	add	r1, sp, #4
    4ca4:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    4ca6:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4caa:	f000 fe9b 	bl	59e4 <nrfx_gpiote_input_configure>
    4cae:	e7e0      	b.n	4c72 <gpio_nrfx_pin_configure+0xe6>
    4cb0:	0bad0000 	.word	0x0bad0000

00004cb4 <i2c_nrfx_twim_init>:
	return ret;
}
#endif /* CONFIG_PM_DEVICE */

static int i2c_nrfx_twim_init(const struct device *dev)
{
    4cb4:	b538      	push	{r3, r4, r5, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    4cb6:	6844      	ldr	r4, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    4cb8:	6905      	ldr	r5, [r0, #16]

	dev_config->irq_connect();
    4cba:	69e3      	ldr	r3, [r4, #28]
    4cbc:	4798      	blx	r3

	int err = pinctrl_apply_state(dev_config->pcfg,
    4cbe:	6a20      	ldr	r0, [r4, #32]
    4cc0:	f004 fe14 	bl	98ec <pinctrl_apply_state.constprop.0>
				      COND_CODE_1(CONFIG_PM_DEVICE_RUNTIME,
						  (PINCTRL_STATE_SLEEP),
						  (PINCTRL_STATE_DEFAULT)));
	if (err < 0) {
    4cc4:	2800      	cmp	r0, #0
    4cc6:	db0d      	blt.n	4ce4 <i2c_nrfx_twim_init+0x30>
		return err;
	}

	if (nrfx_twim_init(&dev_config->twim, &dev_config->twim_config,
    4cc8:	462b      	mov	r3, r5
    4cca:	4a08      	ldr	r2, [pc, #32]	; (4cec <i2c_nrfx_twim_init+0x38>)
    4ccc:	f104 0108 	add.w	r1, r4, #8
    4cd0:	4620      	mov	r0, r4
    4cd2:	f001 fa4b 	bl	616c <nrfx_twim_init>
    4cd6:	4b06      	ldr	r3, [pc, #24]	; (4cf0 <i2c_nrfx_twim_init+0x3c>)
    4cd8:	4298      	cmp	r0, r3
    4cda:	d104      	bne.n	4ce6 <i2c_nrfx_twim_init+0x32>

#ifdef CONFIG_PM_DEVICE_RUNTIME
	pm_device_init_suspended(dev);
	pm_device_runtime_enable(dev);
#else
	nrfx_twim_enable(&dev_config->twim);
    4cdc:	4620      	mov	r0, r4
    4cde:	f001 fa89 	bl	61f4 <nrfx_twim_enable>
#endif

	return 0;
    4ce2:	2000      	movs	r0, #0
}
    4ce4:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    4ce6:	f06f 0004 	mvn.w	r0, #4
    4cea:	e7fb      	b.n	4ce4 <i2c_nrfx_twim_init+0x30>
    4cec:	00004d31 	.word	0x00004d31
    4cf0:	0bad0000 	.word	0x0bad0000

00004cf4 <i2c_nrfx_twim_recover_bus>:
{
    4cf4:	b570      	push	{r4, r5, r6, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    4cf6:	6844      	ldr	r4, [r0, #4]
	scl_pin = nrf_twim_scl_pin_get(dev_config->twim.p_twim);
    4cf8:	6823      	ldr	r3, [r4, #0]
    p_reg->PSEL.SDA = sda_pin;
}

NRF_STATIC_INLINE uint32_t nrf_twim_scl_pin_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->PSEL.SCL;
    4cfa:	f8d3 5508 	ldr.w	r5, [r3, #1288]	; 0x508
}

NRF_STATIC_INLINE uint32_t nrf_twim_sda_pin_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->PSEL.SDA;
    4cfe:	f8d3 650c 	ldr.w	r6, [r3, #1292]	; 0x50c
		nrfx_twim_disable(&dev_config->twim);
    4d02:	4620      	mov	r0, r4
    4d04:	f001 fa86 	bl	6214 <nrfx_twim_disable>
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    4d08:	4631      	mov	r1, r6
    4d0a:	4628      	mov	r0, r5
    4d0c:	f002 fc80 	bl	7610 <nrfx_twi_twim_bus_recover>
    4d10:	4605      	mov	r5, r0
		(void)pinctrl_apply_state(dev_config->pcfg,
    4d12:	6a20      	ldr	r0, [r4, #32]
    4d14:	f004 fdea 	bl	98ec <pinctrl_apply_state.constprop.0>
		nrfx_twim_enable(&dev_config->twim);
    4d18:	4620      	mov	r0, r4
    4d1a:	f001 fa6b 	bl	61f4 <nrfx_twim_enable>
	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    4d1e:	4b03      	ldr	r3, [pc, #12]	; (4d2c <i2c_nrfx_twim_recover_bus+0x38>)
    4d20:	429d      	cmp	r5, r3
}
    4d22:	bf14      	ite	ne
    4d24:	f06f 000f 	mvnne.w	r0, #15
    4d28:	2000      	moveq	r0, #0
    4d2a:	bd70      	pop	{r4, r5, r6, pc}
    4d2c:	0bad0000 	.word	0x0bad0000

00004d30 <event_handler>:
	switch (p_event->type) {
    4d30:	7803      	ldrb	r3, [r0, #0]
    4d32:	2b01      	cmp	r3, #1
    4d34:	d008      	beq.n	4d48 <event_handler+0x18>
    4d36:	2b02      	cmp	r3, #2
    4d38:	d008      	beq.n	4d4c <event_handler+0x1c>
    4d3a:	b94b      	cbnz	r3, 4d50 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    4d3c:	4b05      	ldr	r3, [pc, #20]	; (4d54 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    4d3e:	620b      	str	r3, [r1, #32]
	z_impl_k_sem_give(sem);
    4d40:	f101 0010 	add.w	r0, r1, #16
    4d44:	f002 bfd0 	b.w	7ce8 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    4d48:	4b03      	ldr	r3, [pc, #12]	; (4d58 <event_handler+0x28>)
    4d4a:	e7f8      	b.n	4d3e <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    4d4c:	4b03      	ldr	r3, [pc, #12]	; (4d5c <event_handler+0x2c>)
    4d4e:	e7f6      	b.n	4d3e <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    4d50:	4b03      	ldr	r3, [pc, #12]	; (4d60 <event_handler+0x30>)
    4d52:	e7f4      	b.n	4d3e <event_handler+0xe>
    4d54:	0bad0000 	.word	0x0bad0000
    4d58:	0bae0001 	.word	0x0bae0001
    4d5c:	0bae0002 	.word	0x0bae0002
    4d60:	0bad0001 	.word	0x0bad0001

00004d64 <i2c_nrfx_twim_transfer>:
{
    4d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    4d68:	f8d0 a004 	ldr.w	sl, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    4d6c:	6906      	ldr	r6, [r0, #16]
{
    4d6e:	b08b      	sub	sp, #44	; 0x2c
    4d70:	4693      	mov	fp, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
    4d72:	2214      	movs	r2, #20
{
    4d74:	461d      	mov	r5, r3
    4d76:	4681      	mov	r9, r0
	uint16_t concat_buf_size = dev_config->concat_buf_size;
    4d78:	f8ba 3018 	ldrh.w	r3, [sl, #24]
	uint8_t *msg_buf = dev_data->msg_buf;
    4d7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
	uint16_t concat_buf_size = dev_config->concat_buf_size;
    4d80:	9302      	str	r3, [sp, #8]
{
    4d82:	460c      	mov	r4, r1
	nrfx_twim_xfer_desc_t cur_xfer = {
    4d84:	eb0d 0002 	add.w	r0, sp, r2
    4d88:	2100      	movs	r1, #0
    4d8a:	f004 fc1b 	bl	95c4 <memset>
    4d8e:	f88d 5015 	strb.w	r5, [sp, #21]
	return z_impl_k_sem_take(sem, timeout);
    4d92:	f04f 32ff 	mov.w	r2, #4294967295
    4d96:	f04f 33ff 	mov.w	r3, #4294967295
    4d9a:	4630      	mov	r0, r6
    4d9c:	f002 ffc8 	bl	7d30 <z_impl_k_sem_take>
	k_sem_take(&dev_data->completion_sync, K_NO_WAIT);
    4da0:	f106 0310 	add.w	r3, r6, #16
    4da4:	9301      	str	r3, [sp, #4]
    4da6:	2200      	movs	r2, #0
    4da8:	2300      	movs	r3, #0
    4daa:	f106 0010 	add.w	r0, r6, #16
    4dae:	f002 ffbf 	bl	7d30 <z_impl_k_sem_take>
	for (size_t i = 0; i < num_msgs; i++) {
    4db2:	2700      	movs	r7, #0
	uint16_t msg_buf_used = 0;
    4db4:	463d      	mov	r5, r7
	for (size_t i = 0; i < num_msgs; i++) {
    4db6:	455f      	cmp	r7, fp
    4db8:	d301      	bcc.n	4dbe <i2c_nrfx_twim_transfer+0x5a>
    4dba:	2400      	movs	r4, #0
    4dbc:	e068      	b.n	4e90 <i2c_nrfx_twim_transfer+0x12c>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    4dbe:	7a20      	ldrb	r0, [r4, #8]
    4dc0:	0702      	lsls	r2, r0, #28
    4dc2:	f100 808a 	bmi.w	4eda <i2c_nrfx_twim_transfer+0x176>
		bool concat_next = ((i + 1) < num_msgs)
    4dc6:	3701      	adds	r7, #1
				&& ((msgs[i].flags & I2C_MSG_READ)
    4dc8:	455f      	cmp	r7, fp
    4dca:	d20a      	bcs.n	4de2 <i2c_nrfx_twim_transfer+0x7e>
				&& !(msgs[i].flags & I2C_MSG_STOP)
    4dcc:	0783      	lsls	r3, r0, #30
    4dce:	d408      	bmi.n	4de2 <i2c_nrfx_twim_transfer+0x7e>
				&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
    4dd0:	7d23      	ldrb	r3, [r4, #20]
				    == (msgs[i + 1].flags & I2C_MSG_READ));
    4dd2:	ea80 0203 	eor.w	r2, r0, r3
				&& ((msgs[i].flags & I2C_MSG_READ)
    4dd6:	f002 0201 	and.w	r2, r2, #1
    4dda:	f003 0304 	and.w	r3, r3, #4
    4dde:	431a      	orrs	r2, r3
    4de0:	d01a      	beq.n	4e18 <i2c_nrfx_twim_transfer+0xb4>
		if (concat_next || (msg_buf_used != 0)) {
    4de2:	b1dd      	cbz	r5, 4e1c <i2c_nrfx_twim_transfer+0xb8>
		bool concat_next = ((i + 1) < num_msgs)
    4de4:	2300      	movs	r3, #0
			if ((msg_buf_used + msgs[i].len) > concat_buf_size) {
    4de6:	6862      	ldr	r2, [r4, #4]
    4de8:	f8dd c008 	ldr.w	ip, [sp, #8]
    4dec:	18a9      	adds	r1, r5, r2
    4dee:	4561      	cmp	r1, ip
    4df0:	d876      	bhi.n	4ee0 <i2c_nrfx_twim_transfer+0x17c>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
    4df2:	07c1      	lsls	r1, r0, #31
    4df4:	d406      	bmi.n	4e04 <i2c_nrfx_twim_transfer+0xa0>
				memcpy(msg_buf + msg_buf_used,
    4df6:	6821      	ldr	r1, [r4, #0]
    4df8:	9303      	str	r3, [sp, #12]
    4dfa:	eb08 0005 	add.w	r0, r8, r5
    4dfe:	f004 fbd6 	bl	95ae <memcpy>
    4e02:	9b03      	ldr	r3, [sp, #12]
			msg_buf_used += msgs[i].len;
    4e04:	6862      	ldr	r2, [r4, #4]
    4e06:	442a      	add	r2, r5
    4e08:	b295      	uxth	r5, r2
		if (concat_next) {
    4e0a:	2b00      	cmp	r3, #0
    4e0c:	d14f      	bne.n	4eae <i2c_nrfx_twim_transfer+0x14a>
		if (msg_buf_used == 0) {
    4e0e:	b14d      	cbz	r5, 4e24 <i2c_nrfx_twim_transfer+0xc0>
			cur_xfer.p_primary_buf = msg_buf;
    4e10:	f8cd 8020 	str.w	r8, [sp, #32]
			cur_xfer.primary_length = msg_buf_used;
    4e14:	462b      	mov	r3, r5
    4e16:	e009      	b.n	4e2c <i2c_nrfx_twim_transfer+0xc8>
		bool concat_next = ((i + 1) < num_msgs)
    4e18:	2301      	movs	r3, #1
    4e1a:	e7e4      	b.n	4de6 <i2c_nrfx_twim_transfer+0x82>
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    4e1c:	07c0      	lsls	r0, r0, #31
			   !nrfx_is_in_ram(msgs[i].buf)) {
    4e1e:	e9d4 1200 	ldrd	r1, r2, [r4]
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    4e22:	d51b      	bpl.n	4e5c <i2c_nrfx_twim_transfer+0xf8>
			cur_xfer.p_primary_buf = msgs[i].buf;
    4e24:	6823      	ldr	r3, [r4, #0]
    4e26:	9308      	str	r3, [sp, #32]
			cur_xfer.primary_length = msgs[i].len;
    4e28:	6863      	ldr	r3, [r4, #4]
    4e2a:	2500      	movs	r5, #0
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    4e2c:	7a22      	ldrb	r2, [r4, #8]
			cur_xfer.primary_length = msgs[i].len;
    4e2e:	9306      	str	r3, [sp, #24]
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
    4e30:	f002 0301 	and.w	r3, r2, #1
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    4e34:	f082 0202 	eor.w	r2, r2, #2
    4e38:	f3c2 0240 	ubfx	r2, r2, #1, #1
    4e3c:	0152      	lsls	r2, r2, #5
    4e3e:	a905      	add	r1, sp, #20
    4e40:	4650      	mov	r0, sl
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    4e42:	f88d 3014 	strb.w	r3, [sp, #20]
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    4e46:	f001 fa03 	bl	6250 <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    4e4a:	4b28      	ldr	r3, [pc, #160]	; (4eec <i2c_nrfx_twim_transfer+0x188>)
    4e4c:	4298      	cmp	r0, r3
    4e4e:	d013      	beq.n	4e78 <i2c_nrfx_twim_transfer+0x114>
			if (res == NRFX_ERROR_BUSY) {
    4e50:	330b      	adds	r3, #11
    4e52:	4298      	cmp	r0, r3
    4e54:	d11a      	bne.n	4e8c <i2c_nrfx_twim_transfer+0x128>
				ret = -EBUSY;
    4e56:	f06f 040f 	mvn.w	r4, #15
    4e5a:	e019      	b.n	4e90 <i2c_nrfx_twim_transfer+0x12c>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    4e5c:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    4e60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    4e64:	d0de      	beq.n	4e24 <i2c_nrfx_twim_transfer+0xc0>
			if (msgs[i].len > dev_config->flash_buf_max_size) {
    4e66:	f8ba 301a 	ldrh.w	r3, [sl, #26]
    4e6a:	4293      	cmp	r3, r2
    4e6c:	d33b      	bcc.n	4ee6 <i2c_nrfx_twim_transfer+0x182>
			memcpy(msg_buf, msgs[i].buf, msgs[i].len);
    4e6e:	4640      	mov	r0, r8
    4e70:	f004 fb9d 	bl	95ae <memcpy>
			msg_buf_used = msgs[i].len;
    4e74:	88a5      	ldrh	r5, [r4, #4]
		if (concat_next) {
    4e76:	e7ca      	b.n	4e0e <i2c_nrfx_twim_transfer+0xaa>
    4e78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4e7c:	9801      	ldr	r0, [sp, #4]
    4e7e:	2300      	movs	r3, #0
    4e80:	f002 ff56 	bl	7d30 <z_impl_k_sem_take>
		if (ret != 0) {
    4e84:	b158      	cbz	r0, 4e9e <i2c_nrfx_twim_transfer+0x13a>
			(void)i2c_nrfx_twim_recover_bus(dev);
    4e86:	4648      	mov	r0, r9
    4e88:	f7ff ff34 	bl	4cf4 <i2c_nrfx_twim_recover_bus>
				ret = -EIO;
    4e8c:	f06f 0404 	mvn.w	r4, #4
	z_impl_k_sem_give(sem);
    4e90:	4630      	mov	r0, r6
    4e92:	f002 ff29 	bl	7ce8 <z_impl_k_sem_give>
}
    4e96:	4620      	mov	r0, r4
    4e98:	b00b      	add	sp, #44	; 0x2c
    4e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		res = dev_data->res;
    4e9e:	6a33      	ldr	r3, [r6, #32]
		if (res != NRFX_SUCCESS) {
    4ea0:	4a12      	ldr	r2, [pc, #72]	; (4eec <i2c_nrfx_twim_transfer+0x188>)
    4ea2:	4293      	cmp	r3, r2
    4ea4:	d1f2      	bne.n	4e8c <i2c_nrfx_twim_transfer+0x128>
		if ((msgs[i].flags & I2C_MSG_READ)
    4ea6:	7a23      	ldrb	r3, [r4, #8]
    4ea8:	07db      	lsls	r3, r3, #31
    4eaa:	d402      	bmi.n	4eb2 <i2c_nrfx_twim_transfer+0x14e>
		msg_buf_used = 0;
    4eac:	2500      	movs	r5, #0
    4eae:	340c      	adds	r4, #12
    4eb0:	e781      	b.n	4db6 <i2c_nrfx_twim_transfer+0x52>
		    && cur_xfer.p_primary_buf == msg_buf) {
    4eb2:	9b08      	ldr	r3, [sp, #32]
    4eb4:	4598      	cmp	r8, r3
    4eb6:	d1f9      	bne.n	4eac <i2c_nrfx_twim_transfer+0x148>
    4eb8:	4623      	mov	r3, r4
    4eba:	e008      	b.n	4ece <i2c_nrfx_twim_transfer+0x16a>
				msg_buf_used -= msgs[j].len;
    4ebc:	1aa9      	subs	r1, r5, r2
				memcpy(msgs[j].buf,
    4ebe:	68d8      	ldr	r0, [r3, #12]
    4ec0:	9303      	str	r3, [sp, #12]
				msg_buf_used -= msgs[j].len;
    4ec2:	b28d      	uxth	r5, r1
				memcpy(msgs[j].buf,
    4ec4:	fa18 f181 	uxtah	r1, r8, r1
    4ec8:	f004 fb71 	bl	95ae <memcpy>
				j--;
    4ecc:	9b03      	ldr	r3, [sp, #12]
			while (msg_buf_used >= msgs[j].len) {
    4ece:	685a      	ldr	r2, [r3, #4]
    4ed0:	4295      	cmp	r5, r2
    4ed2:	f1a3 030c 	sub.w	r3, r3, #12
    4ed6:	d2f1      	bcs.n	4ebc <i2c_nrfx_twim_transfer+0x158>
    4ed8:	e7e8      	b.n	4eac <i2c_nrfx_twim_transfer+0x148>
			ret = -ENOTSUP;
    4eda:	f06f 0485 	mvn.w	r4, #133	; 0x85
    4ede:	e7d7      	b.n	4e90 <i2c_nrfx_twim_transfer+0x12c>
				ret = -ENOSPC;
    4ee0:	f06f 041b 	mvn.w	r4, #27
    4ee4:	e7d4      	b.n	4e90 <i2c_nrfx_twim_transfer+0x12c>
				ret = -EINVAL;
    4ee6:	f06f 0415 	mvn.w	r4, #21
    4eea:	e7d1      	b.n	4e90 <i2c_nrfx_twim_transfer+0x12c>
    4eec:	0bad0000 	.word	0x0bad0000

00004ef0 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    4ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4ef2:	4e2d      	ldr	r6, [pc, #180]	; (4fa8 <pinctrl_configure_pins+0xb8>)
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    4ef4:	2500      	movs	r5, #0
    4ef6:	b2eb      	uxtb	r3, r5
    4ef8:	4299      	cmp	r1, r3
    4efa:	d801      	bhi.n	4f00 <pinctrl_configure_pins+0x10>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    4efc:	2000      	movs	r0, #0
}
    4efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    4f00:	f850 3025 	ldr.w	r3, [r0, r5, lsl #2]
		uint32_t psel = NRF_GET_PIN(pins[i]);
    4f04:	f003 0c7f 	and.w	ip, r3, #127	; 0x7f
		if (psel == NRF_PIN_DISCONNECTED) {
    4f08:	f1bc 0f7f 	cmp.w	ip, #127	; 0x7f
    4f0c:	ea4f 4413 	mov.w	r4, r3, lsr #16
    4f10:	d029      	beq.n	4f66 <pinctrl_configure_pins+0x76>
		switch (NRF_GET_FUN(pins[i])) {
    4f12:	2c0b      	cmp	r4, #11
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    4f14:	f3c3 2743 	ubfx	r7, r3, #9, #4
		switch (NRF_GET_FUN(pins[i])) {
    4f18:	d134      	bne.n	4f84 <pinctrl_configure_pins+0x94>
			NRF_PSEL_TWIM(reg, SCL) = psel;
    4f1a:	f8c2 c508 	str.w	ip, [r2, #1288]	; 0x508
				drive = NRF_DRIVE_S0D1;
    4f1e:	2f00      	cmp	r7, #0
    4f20:	bf08      	it	eq
    4f22:	2706      	moveq	r7, #6
    4f24:	ea5f 1c5c 	movs.w	ip, ip, lsr #5
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    4f28:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    4f2c:	f003 031f 	and.w	r3, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4f30:	d02d      	beq.n	4f8e <pinctrl_configure_pins+0x9e>
    4f32:	f1bc 0f01 	cmp.w	ip, #1
    4f36:	d130      	bne.n	4f9a <pinctrl_configure_pins+0xaa>
    4f38:	46b4      	mov	ip, r6
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4f3a:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
    cnf &= ~to_update;
    4f3e:	f8df c06c 	ldr.w	ip, [pc, #108]	; 4fac <pinctrl_configure_pins+0xbc>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4f42:	f8d3 e700 	ldr.w	lr, [r3, #1792]	; 0x700
    cnf &= ~to_update;
    4f46:	ea0e 0c0c 	and.w	ip, lr, ip
    4f4a:	f3c4 3e40 	ubfx	lr, r4, #13, #1
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)    |
    4f4e:	f3c4 14c1 	ubfx	r4, r4, #7, #2
    4f52:	00a4      	lsls	r4, r4, #2
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)  |
    4f54:	ea44 044e 	orr.w	r4, r4, lr, lsl #1
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)    |
    4f58:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)      |
    4f5c:	ea44 040c 	orr.w	r4, r4, ip
    reg->PIN_CNF[pin_number] = cnf;
    4f60:	f8c3 4700 	str.w	r4, [r3, #1792]	; 0x700
    4f64:	e005      	b.n	4f72 <pinctrl_configure_pins+0x82>
		switch (NRF_GET_FUN(pins[i])) {
    4f66:	2c0b      	cmp	r4, #11
    4f68:	d105      	bne.n	4f76 <pinctrl_configure_pins+0x86>
			NRF_PSEL_TWIM(reg, SCL) = psel;
    4f6a:	f04f 33ff 	mov.w	r3, #4294967295
    4f6e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    4f72:	3501      	adds	r5, #1
    4f74:	e7bf      	b.n	4ef6 <pinctrl_configure_pins+0x6>
		switch (NRF_GET_FUN(pins[i])) {
    4f76:	2c0c      	cmp	r4, #12
    4f78:	d10c      	bne.n	4f94 <pinctrl_configure_pins+0xa4>
			NRF_PSEL_TWIM(reg, SDA) = psel;
    4f7a:	f04f 33ff 	mov.w	r3, #4294967295
    4f7e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    4f82:	e7f6      	b.n	4f72 <pinctrl_configure_pins+0x82>
		switch (NRF_GET_FUN(pins[i])) {
    4f84:	2c0c      	cmp	r4, #12
    4f86:	d105      	bne.n	4f94 <pinctrl_configure_pins+0xa4>
			NRF_PSEL_TWIM(reg, SDA) = psel;
    4f88:	f8c2 c50c 	str.w	ip, [r2, #1292]	; 0x50c
    4f8c:	e7c7      	b.n	4f1e <pinctrl_configure_pins+0x2e>
        NRF_INTERNAL_GPIO_PORT_EXTRACT(p_port);
    4f8e:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
    4f92:	e7d2      	b.n	4f3a <pinctrl_configure_pins+0x4a>
		switch (NRF_GET_FUN(pins[i])) {
    4f94:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4f98:	e7b1      	b.n	4efe <pinctrl_configure_pins+0xe>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4f9a:	2200      	movs	r2, #0
    4f9c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    4fa4:	deff      	udf	#255	; 0xff
    4fa6:	bf00      	nop
    4fa8:	50000300 	.word	0x50000300
    4fac:	fffcf8f0 	.word	0xfffcf8f0

00004fb0 <hfclk_on_callback>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
}

NRF_STATIC_INLINE void nrf_temp_task_trigger(NRF_TEMP_Type * p_reg, nrf_temp_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    4fb0:	4b01      	ldr	r3, [pc, #4]	; (4fb8 <hfclk_on_callback+0x8>)
    4fb2:	2201      	movs	r2, #1
    4fb4:	601a      	str	r2, [r3, #0]
			      struct onoff_client *cli,
			      uint32_t state,
			      int res)
{
	nrf_temp_task_trigger(NRF_TEMP, NRF_TEMP_TASK_START);
}
    4fb6:	4770      	bx	lr
    4fb8:	4000c000 	.word	0x4000c000

00004fbc <temp_nrf5_channel_get>:
{
	struct temp_nrf5_data *data = dev->data;
	int32_t uval;


	if (chan != SENSOR_CHAN_DIE_TEMP) {
    4fbc:	290c      	cmp	r1, #12
	struct temp_nrf5_data *data = dev->data;
    4fbe:	6903      	ldr	r3, [r0, #16]
	if (chan != SENSOR_CHAN_DIE_TEMP) {
    4fc0:	d10b      	bne.n	4fda <temp_nrf5_channel_get+0x1e>
		return -ENOTSUP;
	}

	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    4fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4fc4:	4906      	ldr	r1, [pc, #24]	; (4fe0 <temp_nrf5_channel_get+0x24>)
	val->val1 = uval / 1000000;
    4fc6:	4807      	ldr	r0, [pc, #28]	; (4fe4 <temp_nrf5_channel_get+0x28>)
	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    4fc8:	434b      	muls	r3, r1
	val->val1 = uval / 1000000;
    4fca:	fb93 f1f0 	sdiv	r1, r3, r0
	val->val2 = uval % 1000000;
    4fce:	fb00 3311 	mls	r3, r0, r1, r3
	val->val1 = uval / 1000000;
    4fd2:	6011      	str	r1, [r2, #0]
	val->val2 = uval % 1000000;
    4fd4:	6053      	str	r3, [r2, #4]

	LOG_DBG("Temperature:%d,%d", val->val1, val->val2);

	return 0;
    4fd6:	2000      	movs	r0, #0
    4fd8:	4770      	bx	lr
		return -ENOTSUP;
    4fda:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    4fde:	4770      	bx	lr
    4fe0:	0003d090 	.word	0x0003d090
    4fe4:	000f4240 	.word	0x000f4240

00004fe8 <temp_nrf5_isr>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_temp_event_clear(NRF_TEMP_Type * p_reg, nrf_temp_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4fe8:	4b04      	ldr	r3, [pc, #16]	; (4ffc <temp_nrf5_isr+0x14>)

static void temp_nrf5_isr(const void *arg)
{
	const struct device *dev = (const struct device *)arg;
	struct temp_nrf5_data *data = dev->data;
    4fea:	6900      	ldr	r0, [r0, #16]
    4fec:	2200      	movs	r2, #0
    4fee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4ff2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    4ff6:	f002 be77 	b.w	7ce8 <z_impl_k_sem_give>
    4ffa:	bf00      	nop
    4ffc:	4000c000 	.word	0x4000c000

00005000 <temp_nrf5_sample_fetch>:
{
    5000:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct temp_nrf5_data *data = dev->data;
    5002:	6905      	ldr	r5, [r0, #16]
	if (data->clk_mgr == NULL) {
    5004:	6aab      	ldr	r3, [r5, #40]	; 0x28
    5006:	b363      	cbz	r3, 5062 <temp_nrf5_sample_fetch+0x62>
	if (chan != SENSOR_CHAN_ALL && chan != SENSOR_CHAN_DIE_TEMP) {
    5008:	2939      	cmp	r1, #57	; 0x39
    500a:	d001      	beq.n	5010 <temp_nrf5_sample_fetch+0x10>
    500c:	290c      	cmp	r1, #12
    500e:	d12b      	bne.n	5068 <temp_nrf5_sample_fetch+0x68>
	k_mutex_lock(&data->mutex, K_FOREVER);
    5010:	f105 0610 	add.w	r6, r5, #16
	return z_impl_k_mutex_lock(mutex, timeout);
    5014:	f04f 32ff 	mov.w	r2, #4294967295
    5018:	f04f 33ff 	mov.w	r3, #4294967295
    501c:	4630      	mov	r0, r6
    501e:	f002 fd79 	bl	7b14 <z_impl_k_mutex_lock>
					      sys_notify_generic_callback handler)
{
	__ASSERT_NO_MSG(notify != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*notify = (struct sys_notify){
    5022:	4b13      	ldr	r3, [pc, #76]	; (5070 <temp_nrf5_sample_fetch+0x70>)
    5024:	9301      	str	r3, [sp, #4]
	r = onoff_request(data->clk_mgr, &cli);
    5026:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    5028:	2303      	movs	r3, #3
    502a:	2400      	movs	r4, #0
    502c:	4669      	mov	r1, sp
    502e:	9403      	str	r4, [sp, #12]
    5030:	9302      	str	r3, [sp, #8]
    5032:	f003 ff74 	bl	8f1e <onoff_request>
	return z_impl_k_sem_take(sem, timeout);
    5036:	f04f 32ff 	mov.w	r2, #4294967295
    503a:	f04f 33ff 	mov.w	r3, #4294967295
    503e:	4628      	mov	r0, r5
    5040:	f002 fe76 	bl	7d30 <z_impl_k_sem_take>
	r = onoff_release(data->clk_mgr);
    5044:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    5046:	f003 ffc2 	bl	8fce <onoff_release>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
}

NRF_STATIC_INLINE int32_t nrf_temp_result_get(NRF_TEMP_Type const * p_reg)
{
    int32_t raw_measurement = p_reg->TEMP;
    504a:	4b0a      	ldr	r3, [pc, #40]	; (5074 <temp_nrf5_sample_fetch+0x74>)
    504c:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
	data->sample = nrf_temp_result_get(NRF_TEMP);
    5050:	626a      	str	r2, [r5, #36]	; 0x24
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    5052:	2201      	movs	r2, #1
    5054:	605a      	str	r2, [r3, #4]
	return z_impl_k_mutex_unlock(mutex);
    5056:	4630      	mov	r0, r6
    5058:	f002 fdd6 	bl	7c08 <z_impl_k_mutex_unlock>
	return 0;
    505c:	4620      	mov	r0, r4
}
    505e:	b004      	add	sp, #16
    5060:	bd70      	pop	{r4, r5, r6, pc}
		return -EAGAIN;
    5062:	f06f 000a 	mvn.w	r0, #10
    5066:	e7fa      	b.n	505e <temp_nrf5_sample_fetch+0x5e>
		return -ENOTSUP;
    5068:	f06f 0085 	mvn.w	r0, #133	; 0x85
    506c:	e7f7      	b.n	505e <temp_nrf5_sample_fetch+0x5e>
    506e:	bf00      	nop
    5070:	00004fb1 	.word	0x00004fb1
    5074:	4000c000 	.word	0x4000c000

00005078 <temp_nrf5_init>:
	.sample_fetch = temp_nrf5_sample_fetch,
	.channel_get = temp_nrf5_channel_get,
};

static int temp_nrf5_init(const struct device *dev)
{
    5078:	b510      	push	{r4, lr}
	struct temp_nrf5_data *data = dev->data;
    507a:	6904      	ldr	r4, [r0, #16]

	/* A null clk_mgr indicates sensor has not been initialized */
	data->clk_mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
    507c:	2000      	movs	r0, #0
    507e:	f7ff fc23 	bl	48c8 <z_nrf_clock_control_get_onoff>
	data->clk_mgr =
    5082:	62a0      	str	r0, [r4, #40]	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
    5084:	f04f 32ff 	mov.w	r2, #4294967295
    5088:	2100      	movs	r1, #0
    508a:	4620      	mov	r0, r4
    508c:	f004 ff8b 	bl	9fa6 <z_impl_k_sem_init>
	return z_impl_k_mutex_init(mutex);
    5090:	f104 0010 	add.w	r0, r4, #16
    5094:	f004 ff07 	bl	9ea6 <z_impl_k_mutex_init>
	__ASSERT_NO_MSG(data->clk_mgr);

	k_sem_init(&data->device_sync_sem, 0, K_SEM_MAX_LIMIT);
	k_mutex_init(&data->mutex);

	IRQ_CONNECT(
    5098:	2200      	movs	r2, #0
    509a:	2101      	movs	r1, #1
    509c:	200c      	movs	r0, #12
    509e:	f7fe fa0f 	bl	34c0 <z_arm_irq_priority_set>
		DT_INST_IRQN(0),
		DT_INST_IRQ(0, priority),
		temp_nrf5_isr,
		DEVICE_DT_INST_GET(0),
		0);
	irq_enable(DT_INST_IRQN(0));
    50a2:	200c      	movs	r0, #12
    50a4:	f7fe f9dc 	bl	3460 <arch_irq_enable>
    p_reg->INTENSET = mask;
    50a8:	4b02      	ldr	r3, [pc, #8]	; (50b4 <temp_nrf5_init+0x3c>)
    50aa:	2201      	movs	r2, #1
    50ac:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

	nrf_temp_int_enable(NRF_TEMP, NRF_TEMP_INT_DATARDY_MASK);

	return 0;
}
    50b0:	2000      	movs	r0, #0
    50b2:	bd10      	pop	{r4, pc}
    50b4:	4000c000 	.word	0x4000c000

000050b8 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    50b8:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    50ba:	2301      	movs	r3, #1
    50bc:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    50be:	4a0e      	ldr	r2, [pc, #56]	; (50f8 <compare_int_lock+0x40>)
    50c0:	f3bf 8f5b 	dmb	ish
    50c4:	43dc      	mvns	r4, r3
    50c6:	e852 1f00 	ldrex	r1, [r2]
    50ca:	ea01 0504 	and.w	r5, r1, r4
    50ce:	e842 5600 	strex	r6, r5, [r2]
    50d2:	2e00      	cmp	r6, #0
    50d4:	d1f7      	bne.n	50c6 <compare_int_lock+0xe>
    50d6:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, NRF_RTC_CHANNEL_INT_MASK(chan));
    50da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    50de:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    50e0:	4806      	ldr	r0, [pc, #24]	; (50fc <compare_int_lock+0x44>)
    50e2:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
    50e6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    50ea:	f3bf 8f6f 	isb	sy

	barrier_dmem_fence_full();
	barrier_isync_fence_full();

	return prev & BIT(chan);
    50ee:	420b      	tst	r3, r1
}
    50f0:	bf14      	ite	ne
    50f2:	2001      	movne	r0, #1
    50f4:	2000      	moveq	r0, #0
    50f6:	bd70      	pop	{r4, r5, r6, pc}
    50f8:	20001294 	.word	0x20001294
    50fc:	40011000 	.word	0x40011000

00005100 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    5100:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    5102:	490e      	ldr	r1, [pc, #56]	; (513c <sys_clock_timeout_handler+0x3c>)
    5104:	e9d1 3400 	ldrd	r3, r4, [r1]
    5108:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    510a:	18c3      	adds	r3, r0, r3
    510c:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    5110:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    5114:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    5118:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    511c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    5120:	d209      	bcs.n	5136 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    5122:	4b07      	ldr	r3, [pc, #28]	; (5140 <sys_clock_timeout_handler+0x40>)
    5124:	681b      	ldr	r3, [r3, #0]
    5126:	0a1a      	lsrs	r2, r3, #8
    5128:	061b      	lsls	r3, r3, #24
    512a:	199c      	adds	r4, r3, r6
    512c:	4b05      	ldr	r3, [pc, #20]	; (5144 <sys_clock_timeout_handler+0x44>)
    512e:	f142 0500 	adc.w	r5, r2, #0
    5132:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL, false);
	}

	sys_clock_announce(dticks);
}
    5136:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    5138:	f003 bbbe 	b.w	88b8 <sys_clock_announce>
    513c:	20000580 	.word	0x20000580
    5140:	20001298 	.word	0x20001298
    5144:	20000588 	.word	0x20000588

00005148 <compare_int_unlock>:
	if (key) {
    5148:	b311      	cbz	r1, 5190 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    514a:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    514e:	2301      	movs	r3, #1
    5150:	4a10      	ldr	r2, [pc, #64]	; (5194 <compare_int_unlock+0x4c>)
    5152:	4083      	lsls	r3, r0
    5154:	e852 cf00 	ldrex	ip, [r2]
    5158:	ea4c 0c03 	orr.w	ip, ip, r3
    515c:	e842 c100 	strex	r1, ip, [r2]
    5160:	2900      	cmp	r1, #0
    5162:	d1f7      	bne.n	5154 <compare_int_unlock+0xc>
    5164:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    5168:	4a0b      	ldr	r2, [pc, #44]	; (5198 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, NRF_RTC_CHANNEL_INT_MASK(chan));
    516a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    516e:	4083      	lsls	r3, r0
    5170:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5174:	4b09      	ldr	r3, [pc, #36]	; (519c <compare_int_unlock+0x54>)
    5176:	f3bf 8f5b 	dmb	ish
    517a:	681b      	ldr	r3, [r3, #0]
    517c:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    5180:	40c3      	lsrs	r3, r0
    5182:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5184:	bf42      	ittt	mi
    5186:	4b06      	ldrmi	r3, [pc, #24]	; (51a0 <compare_int_unlock+0x58>)
    5188:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    518c:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    5190:	4770      	bx	lr
    5192:	bf00      	nop
    5194:	20001294 	.word	0x20001294
    5198:	40011000 	.word	0x40011000
    519c:	20001290 	.word	0x20001290
    51a0:	e000e100 	.word	0xe000e100

000051a4 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    51a4:	4b0d      	ldr	r3, [pc, #52]	; (51dc <z_nrf_rtc_timer_read+0x38>)
    51a6:	6818      	ldr	r0, [r3, #0]
    51a8:	0a01      	lsrs	r1, r0, #8
    51aa:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    51ac:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    51b0:	4b0b      	ldr	r3, [pc, #44]	; (51e0 <z_nrf_rtc_timer_read+0x3c>)
    51b2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    51b6:	1818      	adds	r0, r3, r0
    51b8:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    51bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    51c0:	d20a      	bcs.n	51d8 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    51c2:	4b08      	ldr	r3, [pc, #32]	; (51e4 <z_nrf_rtc_timer_read+0x40>)
    51c4:	e9d3 2300 	ldrd	r2, r3, [r3]
    51c8:	4290      	cmp	r0, r2
    51ca:	eb71 0303 	sbcs.w	r3, r1, r3
    51ce:	d203      	bcs.n	51d8 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    51d0:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    51d4:	f141 0100 	adc.w	r1, r1, #0
}
    51d8:	4770      	bx	lr
    51da:	bf00      	nop
    51dc:	20001298 	.word	0x20001298
    51e0:	40011000 	.word	0x40011000
    51e4:	20000588 	.word	0x20000588

000051e8 <compare_set>:
{
    51e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    51ec:	b085      	sub	sp, #20
    51ee:	4616      	mov	r6, r2
    51f0:	461f      	mov	r7, r3
    51f2:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
    51f6:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    51f8:	f7ff ff5e 	bl	50b8 <compare_int_lock>
    51fc:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    51fe:	f7ff ffd1 	bl	51a4 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5202:	42b0      	cmp	r0, r6
    5204:	eb71 0307 	sbcs.w	r3, r1, r7
    5208:	d254      	bcs.n	52b4 <compare_set+0xcc>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    520a:	4b3e      	ldr	r3, [pc, #248]	; (5304 <compare_set+0x11c>)
    520c:	1a30      	subs	r0, r6, r0
    520e:	eb67 0101 	sbc.w	r1, r7, r1
    5212:	4298      	cmp	r0, r3
    5214:	f171 0100 	sbcs.w	r1, r1, #0
    5218:	d24f      	bcs.n	52ba <compare_set+0xd2>
		if (target_time != cc_data[chan].target_time) {
    521a:	4b3b      	ldr	r3, [pc, #236]	; (5308 <compare_set+0x120>)
    521c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    5220:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    5224:	429f      	cmp	r7, r3
    5226:	bf08      	it	eq
    5228:	4296      	cmpeq	r6, r2
    522a:	d05e      	beq.n	52ea <compare_set+0x102>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    522c:	4937      	ldr	r1, [pc, #220]	; (530c <compare_set+0x124>)
	nrf_rtc_event_disable(RTC, NRF_RTC_CHANNEL_INT_MASK(chan));
    522e:	f44f 3880 	mov.w	r8, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, NRF_RTC_CHANNEL_EVENT_ADDR(chan));
    5232:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, NRF_RTC_CHANNEL_INT_MASK(chan));
    5236:	fa08 f804 	lsl.w	r8, r8, r4
	return nrf_rtc_event_check(RTC, NRF_RTC_CHANNEL_EVENT_ADDR(chan));
    523a:	00ad      	lsls	r5, r5, #2
    523c:	f8c1 8348 	str.w	r8, [r1, #840]	; 0x348
	event_clear(chan);
    5240:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5242:	b2ad      	uxth	r5, r5
    5244:	f004 fbb3 	bl	99ae <event_clear>
	return absolute_time & COUNTER_MAX;
    5248:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    524c:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    5250:	f504 73a8 	add.w	r3, r4, #336	; 0x150
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5254:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    5258:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    525a:	f04f 0903 	mov.w	r9, #3
    p_reg->CC[ch] = cc_val;
    525e:	9302      	str	r3, [sp, #8]
    5260:	9a02      	ldr	r2, [sp, #8]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    5262:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    5266:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    p_reg->EVTENSET = mask;
    526a:	f8c1 8344 	str.w	r8, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    526e:	f8d1 3504 	ldr.w	r3, [r1, #1284]	; 0x504
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    5272:	4a27      	ldr	r2, [pc, #156]	; (5310 <compare_set+0x128>)
	return (a - b) & COUNTER_MAX;
    5274:	f06f 0002 	mvn.w	r0, #2
    5278:	1ac0      	subs	r0, r0, r3
    527a:	4460      	add	r0, ip
    527c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    5280:	4290      	cmp	r0, r2
    5282:	d932      	bls.n	52ea <compare_set+0x102>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5284:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    5286:	b168      	cbz	r0, 52a4 <compare_set+0xbc>
     return p_reg->COUNTER;
    5288:	f8d1 3504 	ldr.w	r3, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    528c:	9303      	str	r3, [sp, #12]
    528e:	eba3 000b 	sub.w	r0, r3, fp
    5292:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    5296:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    529a:	d926      	bls.n	52ea <compare_set+0x102>
					event_clear(chan);
    529c:	4620      	mov	r0, r4
    529e:	f004 fb86 	bl	99ae <event_clear>
					if (exact) {
    52a2:	9b03      	ldr	r3, [sp, #12]
			} else if (exact) {
    52a4:	f1ba 0f00 	cmp.w	sl, #0
    52a8:	d107      	bne.n	52ba <compare_set+0xd2>
			cc_val = now + cc_inc;
    52aa:	eb09 0c03 	add.w	ip, r9, r3
			cc_inc++;
    52ae:	f109 0901 	add.w	r9, r9, #1
	for (;;) {
    52b2:	e7d5      	b.n	5260 <compare_set+0x78>
	} else if (!exact) {
    52b4:	f1ba 0f00 	cmp.w	sl, #0
    52b8:	d009      	beq.n	52ce <compare_set+0xe6>
			return -EINVAL;
    52ba:	f06f 0515 	mvn.w	r5, #21
	compare_int_unlock(chan, key);
    52be:	4620      	mov	r0, r4
    52c0:	9901      	ldr	r1, [sp, #4]
    52c2:	f7ff ff41 	bl	5148 <compare_int_unlock>
}
    52c6:	4628      	mov	r0, r5
    52c8:	b005      	add	sp, #20
    52ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		atomic_or(&force_isr_mask, BIT(chan));
    52ce:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    52d0:	4a10      	ldr	r2, [pc, #64]	; (5314 <compare_set+0x12c>)
    52d2:	f3bf 8f5b 	dmb	ish
    52d6:	40a3      	lsls	r3, r4
    52d8:	e852 0f00 	ldrex	r0, [r2]
    52dc:	4318      	orrs	r0, r3
    52de:	e842 0100 	strex	r1, r0, [r2]
    52e2:	2900      	cmp	r1, #0
    52e4:	d1f8      	bne.n	52d8 <compare_set+0xf0>
    52e6:	f3bf 8f5b 	dmb	ish
		cc_data[chan].target_time = target_time;
    52ea:	4907      	ldr	r1, [pc, #28]	; (5308 <compare_set+0x120>)
		cc_data[chan].callback = handler;
    52ec:	980e      	ldr	r0, [sp, #56]	; 0x38
		cc_data[chan].target_time = target_time;
    52ee:	0123      	lsls	r3, r4, #4
    52f0:	eb01 1204 	add.w	r2, r1, r4, lsl #4
		cc_data[chan].callback = handler;
    52f4:	50c8      	str	r0, [r1, r3]
		cc_data[chan].user_context = user_data;
    52f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    52f8:	6053      	str	r3, [r2, #4]
		cc_data[chan].target_time = target_time;
    52fa:	e9c2 6702 	strd	r6, r7, [r2, #8]
		cc_data[chan].user_context = user_data;
    52fe:	2500      	movs	r5, #0
    5300:	e7dd      	b.n	52be <compare_set+0xd6>
    5302:	bf00      	nop
    5304:	00800001 	.word	0x00800001
    5308:	20000570 	.word	0x20000570
    530c:	40011000 	.word	0x40011000
    5310:	007ffffd 	.word	0x007ffffd
    5314:	20001290 	.word	0x20001290

00005318 <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    5318:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    531a:	4c1c      	ldr	r4, [pc, #112]	; (538c <sys_clock_driver_init+0x74>)
    531c:	4b1c      	ldr	r3, [pc, #112]	; (5390 <sys_clock_driver_init+0x78>)
    531e:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    5322:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    5326:	4b1b      	ldr	r3, [pc, #108]	; (5394 <sys_clock_driver_init+0x7c>)
    p_reg->PRESCALER = val;
    5328:	2500      	movs	r5, #0
    532a:	f04f 30ff 	mov.w	r0, #4294967295
    532e:	f04f 31ff 	mov.w	r1, #4294967295
    5332:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    5336:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    533a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    533e:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5342:	4b15      	ldr	r3, [pc, #84]	; (5398 <sys_clock_driver_init+0x80>)
    5344:	2602      	movs	r6, #2
    5346:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    534a:	2101      	movs	r1, #1
    534c:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    5350:	2011      	movs	r0, #17
    5352:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    5356:	462a      	mov	r2, r5
    5358:	f7fe f8b2 	bl	34c0 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    535c:	2011      	movs	r0, #17
    535e:	f7fe f87f 	bl	3460 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    5362:	4a0e      	ldr	r2, [pc, #56]	; (539c <sys_clock_driver_init+0x84>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    5364:	2301      	movs	r3, #1
    5366:	60a3      	str	r3, [r4, #8]
    5368:	6023      	str	r3, [r4, #0]
    536a:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL, false);
    536c:	4b0c      	ldr	r3, [pc, #48]	; (53a0 <sys_clock_driver_init+0x88>)
    536e:	4a0d      	ldr	r2, [pc, #52]	; (53a4 <sys_clock_driver_init+0x8c>)
    5370:	9300      	str	r3, [sp, #0]
    5372:	e9cd 5501 	strd	r5, r5, [sp, #4]
    5376:	2300      	movs	r3, #0
    5378:	4628      	mov	r0, r5
    537a:	f7ff ff35 	bl	51e8 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    537e:	4630      	mov	r0, r6
    5380:	f7ff faaa 	bl	48d8 <z_nrf_clock_control_lf_on>

	return 0;
}
    5384:	4628      	mov	r0, r5
    5386:	b004      	add	sp, #16
    5388:	bd70      	pop	{r4, r5, r6, pc}
    538a:	bf00      	nop
    538c:	40011000 	.word	0x40011000
    5390:	000f0003 	.word	0x000f0003
    5394:	20000570 	.word	0x20000570
    5398:	e000e100 	.word	0xe000e100
    539c:	20001294 	.word	0x20001294
    53a0:	00005101 	.word	0x00005101
    53a4:	007fffff 	.word	0x007fffff

000053a8 <rtc_nrf_isr>:
{
    53a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    53ac:	4c2f      	ldr	r4, [pc, #188]	; (546c <rtc_nrf_isr+0xc4>)
    53ae:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    53b2:	0799      	lsls	r1, r3, #30
    53b4:	d50b      	bpl.n	53ce <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53b6:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    53ba:	b143      	cbz	r3, 53ce <rtc_nrf_isr+0x26>
		overflow_cnt++;
    53bc:	4a2c      	ldr	r2, [pc, #176]	; (5470 <rtc_nrf_isr+0xc8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    53be:	2300      	movs	r3, #0
    53c0:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    53c4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    53c8:	6813      	ldr	r3, [r2, #0]
    53ca:	3301      	adds	r3, #1
    53cc:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    53ce:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_CHANNEL_INT_MASK(chan))) {
    53d2:	03da      	lsls	r2, r3, #15
    53d4:	d52a      	bpl.n	542c <rtc_nrf_isr+0x84>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    53d6:	f3bf 8f5b 	dmb	ish
    53da:	4b26      	ldr	r3, [pc, #152]	; (5474 <rtc_nrf_isr+0xcc>)
    53dc:	e853 2f00 	ldrex	r2, [r3]
    53e0:	f022 0101 	bic.w	r1, r2, #1
    53e4:	e843 1000 	strex	r0, r1, [r3]
    53e8:	2800      	cmp	r0, #0
    53ea:	d1f7      	bne.n	53dc <rtc_nrf_isr+0x34>
    53ec:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    53f0:	07d3      	lsls	r3, r2, #31
    53f2:	d402      	bmi.n	53fa <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53f4:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    53f8:	b1c3      	cbz	r3, 542c <rtc_nrf_isr+0x84>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    53fa:	2500      	movs	r5, #0
    53fc:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    5400:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    5404:	f7ff fece 	bl	51a4 <z_nrf_rtc_timer_read>
    5408:	f04f 0320 	mov.w	r3, #32
    540c:	f3ef 8211 	mrs	r2, BASEPRI
    5410:	f383 8812 	msr	BASEPRI_MAX, r3
    5414:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    5418:	4b17      	ldr	r3, [pc, #92]	; (5478 <rtc_nrf_isr+0xd0>)
    541a:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    541e:	42b0      	cmp	r0, r6
    5420:	41b9      	sbcs	r1, r7
    5422:	d206      	bcs.n	5432 <rtc_nrf_isr+0x8a>
	__asm__ volatile(
    5424:	f382 8811 	msr	BASEPRI, r2
    5428:	f3bf 8f6f 	isb	sy
}
    542c:	b003      	add	sp, #12
    542e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5432:	f04f 38ff 	mov.w	r8, #4294967295
    5436:	f04f 39ff 	mov.w	r9, #4294967295
    543a:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    543e:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    5442:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    5444:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5448:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    544c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    5450:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    5454:	f382 8811 	msr	BASEPRI, r2
    5458:	f3bf 8f6f 	isb	sy
		if (handler) {
    545c:	2900      	cmp	r1, #0
    545e:	d0e5      	beq.n	542c <rtc_nrf_isr+0x84>
			handler(chan, expire_time, user_context);
    5460:	9000      	str	r0, [sp, #0]
    5462:	4632      	mov	r2, r6
    5464:	463b      	mov	r3, r7
    5466:	4628      	mov	r0, r5
    5468:	4788      	blx	r1
    546a:	e7df      	b.n	542c <rtc_nrf_isr+0x84>
    546c:	40011000 	.word	0x40011000
    5470:	20001298 	.word	0x20001298
    5474:	20001290 	.word	0x20001290
    5478:	20000570 	.word	0x20000570

0000547c <sys_clock_set_timeout>:
{
    547c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    547e:	1c43      	adds	r3, r0, #1
    5480:	d023      	beq.n	54ca <sys_clock_set_timeout+0x4e>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    5482:	2801      	cmp	r0, #1
    5484:	dd23      	ble.n	54ce <sys_clock_set_timeout+0x52>
    5486:	4a13      	ldr	r2, [pc, #76]	; (54d4 <sys_clock_set_timeout+0x58>)
    5488:	4b13      	ldr	r3, [pc, #76]	; (54d8 <sys_clock_set_timeout+0x5c>)
    548a:	4290      	cmp	r0, r2
    548c:	bfd4      	ite	le
    548e:	4604      	movle	r4, r0
    5490:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    5492:	f7ff fe87 	bl	51a4 <z_nrf_rtc_timer_read>
    5496:	4b11      	ldr	r3, [pc, #68]	; (54dc <sys_clock_set_timeout+0x60>)
	if (cyc > MAX_CYCLES) {
    5498:	490f      	ldr	r1, [pc, #60]	; (54d8 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    549a:	e9d3 2300 	ldrd	r2, r3, [r3]
    549e:	1a80      	subs	r0, r0, r2
		cyc = 0;
    54a0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    54a4:	bf28      	it	cs
    54a6:	2400      	movcs	r4, #0
	cyc += unannounced;
    54a8:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    54aa:	428c      	cmp	r4, r1
    54ac:	bf28      	it	cs
    54ae:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    54b0:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL, false);
    54b2:	490b      	ldr	r1, [pc, #44]	; (54e0 <sys_clock_set_timeout+0x64>)
    54b4:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    54b6:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL, false);
    54ba:	e9cd 0001 	strd	r0, r0, [sp, #4]
    54be:	f143 0300 	adc.w	r3, r3, #0
    54c2:	f7ff fe91 	bl	51e8 <compare_set>
}
    54c6:	b004      	add	sp, #16
    54c8:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    54ca:	4c03      	ldr	r4, [pc, #12]	; (54d8 <sys_clock_set_timeout+0x5c>)
    54cc:	e7e1      	b.n	5492 <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    54ce:	2401      	movs	r4, #1
    54d0:	e7df      	b.n	5492 <sys_clock_set_timeout+0x16>
    54d2:	bf00      	nop
    54d4:	007ffffe 	.word	0x007ffffe
    54d8:	007fffff 	.word	0x007fffff
    54dc:	20000580 	.word	0x20000580
    54e0:	00005101 	.word	0x00005101

000054e4 <sys_clock_elapsed>:
{
    54e4:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    54e6:	f7ff fe5d 	bl	51a4 <z_nrf_rtc_timer_read>
    54ea:	4b02      	ldr	r3, [pc, #8]	; (54f4 <sys_clock_elapsed+0x10>)
    54ec:	681b      	ldr	r3, [r3, #0]
}
    54ee:	1ac0      	subs	r0, r0, r3
    54f0:	bd08      	pop	{r3, pc}
    54f2:	bf00      	nop
    54f4:	20000580 	.word	0x20000580

000054f8 <nrf52_errata_103>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    54f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    54fc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    5500:	2a08      	cmp	r2, #8
    5502:	d106      	bne.n	5512 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5504:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    5508:	2b05      	cmp	r3, #5
    550a:	d802      	bhi.n	5512 <nrf52_errata_103+0x1a>
    550c:	4a02      	ldr	r2, [pc, #8]	; (5518 <nrf52_errata_103+0x20>)
    550e:	5cd0      	ldrb	r0, [r2, r3]
    5510:	4770      	bx	lr
                {
                    case 0x00ul:
                        return true;
                    case 0x01ul:
                        return false;
    5512:	2000      	movs	r0, #0
                }
            }
        #endif
        return false;
    #endif
}
    5514:	4770      	bx	lr
    5516:	bf00      	nop
    5518:	0000aba8 	.word	0x0000aba8

0000551c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    551c:	4a02      	ldr	r2, [pc, #8]	; (5528 <nvmc_wait+0xc>)
    551e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5522:	2b00      	cmp	r3, #0
    5524:	d0fb      	beq.n	551e <nvmc_wait+0x2>
}
    5526:	4770      	bx	lr
    5528:	4001e000 	.word	0x4001e000

0000552c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    552c:	b510      	push	{r4, lr}
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    552e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5532:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    5536:	2a08      	cmp	r2, #8
    5538:	d14e      	bne.n	55d8 <SystemInit+0xac>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    553a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    553e:	2100      	movs	r1, #0
    5540:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5544:	f8c2 1110 	str.w	r1, [r2, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    5548:	f8c2 1538 	str.w	r1, [r2, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    554c:	f502 4240 	add.w	r2, r2, #49152	; 0xc000
    5550:	f8d3 1404 	ldr.w	r1, [r3, #1028]	; 0x404
    5554:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    5558:	f8d3 1408 	ldr.w	r1, [r3, #1032]	; 0x408
    555c:	f8c2 1524 	str.w	r1, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5560:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    5564:	f8c2 1528 	str.w	r1, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    5568:	f8d3 1410 	ldr.w	r1, [r3, #1040]	; 0x410
    556c:	f8c2 152c 	str.w	r1, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5570:	f8d3 1414 	ldr.w	r1, [r3, #1044]	; 0x414
    5574:	f8c2 1530 	str.w	r1, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    5578:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    557c:	f8c2 1534 	str.w	r1, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5580:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
    5584:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    5588:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
    558c:	f8c2 1544 	str.w	r1, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5590:	f8d3 1424 	ldr.w	r1, [r3, #1060]	; 0x424
    5594:	f8c2 1548 	str.w	r1, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    5598:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
    559c:	f8c2 154c 	str.w	r1, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    55a0:	f8d3 142c 	ldr.w	r1, [r3, #1068]	; 0x42c
    55a4:	f8c2 1550 	str.w	r1, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    55a8:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
    55ac:	f8c2 1554 	str.w	r1, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    55b0:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
    55b4:	f8c2 1560 	str.w	r1, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    55b8:	f8d3 1438 	ldr.w	r1, [r3, #1080]	; 0x438
    55bc:	f8c2 1564 	str.w	r1, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    55c0:	f8d3 143c 	ldr.w	r1, [r3, #1084]	; 0x43c
    55c4:	f8c2 1568 	str.w	r1, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    55c8:	f8d3 1440 	ldr.w	r1, [r3, #1088]	; 0x440
    55cc:	f8c2 156c 	str.w	r1, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    55d0:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    55d4:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    55d8:	f7ff ff8e 	bl	54f8 <nrf52_errata_103>
    55dc:	b118      	cbz	r0, 55e6 <SystemInit+0xba>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    55de:	4b3a      	ldr	r3, [pc, #232]	; (56c8 <SystemInit+0x19c>)
    55e0:	4a3a      	ldr	r2, [pc, #232]	; (56cc <SystemInit+0x1a0>)
    55e2:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    55e6:	f7ff ff87 	bl	54f8 <nrf52_errata_103>
    55ea:	b118      	cbz	r0, 55f4 <SystemInit+0xc8>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    55ec:	4b38      	ldr	r3, [pc, #224]	; (56d0 <SystemInit+0x1a4>)
    55ee:	22fb      	movs	r2, #251	; 0xfb
    55f0:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    55f4:	f7ff ff80 	bl	54f8 <nrf52_errata_103>
    55f8:	b170      	cbz	r0, 5618 <SystemInit+0xec>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    55fa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    55fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5602:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    5606:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    560a:	f022 020f 	bic.w	r2, r2, #15
    560e:	f003 030f 	and.w	r3, r3, #15
    5612:	4313      	orrs	r3, r2
    5614:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5618:	f7ff ff6e 	bl	54f8 <nrf52_errata_103>
    561c:	b120      	cbz	r0, 5628 <SystemInit+0xfc>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    561e:	4b2d      	ldr	r3, [pc, #180]	; (56d4 <SystemInit+0x1a8>)
    5620:	f44f 7200 	mov.w	r2, #512	; 0x200
    5624:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5628:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    562c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    5630:	2b08      	cmp	r3, #8
    5632:	d11a      	bne.n	566a <SystemInit+0x13e>

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5634:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5638:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    563c:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    563e:	bf44      	itt	mi
    5640:	f06f 0201 	mvnmi.w	r2, #1
    5644:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5648:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    564c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
            {
                switch(var2)
    5650:	2b05      	cmp	r3, #5
    5652:	d802      	bhi.n	565a <SystemInit+0x12e>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    5654:	4a20      	ldr	r2, [pc, #128]	; (56d8 <SystemInit+0x1ac>)
    5656:	5cd3      	ldrb	r3, [r2, r3]
    5658:	b13b      	cbz	r3, 566a <SystemInit+0x13e>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    565a:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    565e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5662:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5666:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    566a:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    566e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5672:	2a00      	cmp	r2, #0
    5674:	db03      	blt.n	567e <SystemInit+0x152>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5676:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    567a:	2b00      	cmp	r3, #0
    567c:	da22      	bge.n	56c4 <SystemInit+0x198>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    567e:	4917      	ldr	r1, [pc, #92]	; (56dc <SystemInit+0x1b0>)
    5680:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5682:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5686:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    568a:	2412      	movs	r4, #18
    nvmc_wait();
    568c:	f7ff ff46 	bl	551c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5690:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    5694:	f7ff ff42 	bl	551c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5698:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    569c:	f7ff ff3e 	bl	551c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    56a0:	2300      	movs	r3, #0
    56a2:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    56a6:	f7ff ff39 	bl	551c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    56aa:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    56ae:	490c      	ldr	r1, [pc, #48]	; (56e0 <SystemInit+0x1b4>)
    56b0:	4b0c      	ldr	r3, [pc, #48]	; (56e4 <SystemInit+0x1b8>)
    56b2:	68ca      	ldr	r2, [r1, #12]
    56b4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    56b8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    56ba:	60cb      	str	r3, [r1, #12]
    56bc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    56c0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    56c2:	e7fd      	b.n	56c0 <SystemInit+0x194>
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif
}
    56c4:	bd10      	pop	{r4, pc}
    56c6:	bf00      	nop
    56c8:	40005000 	.word	0x40005000
    56cc:	00038148 	.word	0x00038148
    56d0:	4000f000 	.word	0x4000f000
    56d4:	40029000 	.word	0x40029000
    56d8:	0000aba2 	.word	0x0000aba2
    56dc:	4001e000 	.word	0x4001e000
    56e0:	e000ed00 	.word	0xe000ed00
    56e4:	05fa0004 	.word	0x05fa0004

000056e8 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    56e8:	b530      	push	{r4, r5, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    56ea:	6804      	ldr	r4, [r0, #0]
        if (prev_mask == 0)
    56ec:	b1cc      	cbz	r4, 5722 <nrfx_flag32_alloc+0x3a>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    56ee:	f3bf 8f5b 	dmb	ish
        {
            return NRFX_ERROR_NO_MEM;
        }

        idx = 31 - NRF_CLZ(prev_mask);
    56f2:	fab4 f384 	clz	r3, r4
    56f6:	f1c3 031f 	rsb	r3, r3, #31
    56fa:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    56fc:	2201      	movs	r2, #1
    56fe:	409a      	lsls	r2, r3
    5700:	ea24 0202 	bic.w	r2, r4, r2
    5704:	e850 5f00 	ldrex	r5, [r0]
    5708:	42a5      	cmp	r5, r4
    570a:	d104      	bne.n	5716 <nrfx_flag32_alloc+0x2e>
    570c:	e840 2c00 	strex	ip, r2, [r0]
    5710:	f1bc 0f00 	cmp.w	ip, #0
    5714:	d1f6      	bne.n	5704 <nrfx_flag32_alloc+0x1c>
    5716:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    571a:	d1e6      	bne.n	56ea <nrfx_flag32_alloc+0x2>

    *p_flag = idx;

    return NRFX_SUCCESS;
    571c:	4802      	ldr	r0, [pc, #8]	; (5728 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    571e:	700b      	strb	r3, [r1, #0]
}
    5720:	bd30      	pop	{r4, r5, pc}
            return NRFX_ERROR_NO_MEM;
    5722:	4802      	ldr	r0, [pc, #8]	; (572c <nrfx_flag32_alloc+0x44>)
    5724:	e7fc      	b.n	5720 <nrfx_flag32_alloc+0x38>
    5726:	bf00      	nop
    5728:	0bad0000 	.word	0x0bad0000
    572c:	0bad0002 	.word	0x0bad0002

00005730 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    5730:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    5732:	6803      	ldr	r3, [r0, #0]
    5734:	40cb      	lsrs	r3, r1
    5736:	07db      	lsls	r3, r3, #31
    5738:	d414      	bmi.n	5764 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    573a:	2301      	movs	r3, #1
    573c:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    573e:	6802      	ldr	r2, [r0, #0]
    5740:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    5744:	ea43 0102 	orr.w	r1, r3, r2
    5748:	e850 4f00 	ldrex	r4, [r0]
    574c:	4294      	cmp	r4, r2
    574e:	d104      	bne.n	575a <nrfx_flag32_free+0x2a>
    5750:	e840 1c00 	strex	ip, r1, [r0]
    5754:	f1bc 0f00 	cmp.w	ip, #0
    5758:	d1f6      	bne.n	5748 <nrfx_flag32_free+0x18>
    575a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    575e:	d1ee      	bne.n	573e <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    5760:	4801      	ldr	r0, [pc, #4]	; (5768 <nrfx_flag32_free+0x38>)
}
    5762:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5764:	4801      	ldr	r0, [pc, #4]	; (576c <nrfx_flag32_free+0x3c>)
    5766:	e7fc      	b.n	5762 <nrfx_flag32_free+0x32>
    5768:	0bad0000 	.word	0x0bad0000
    576c:	0bad0004 	.word	0x0bad0004

00005770 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    5770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    5772:	4604      	mov	r4, r0
    5774:	b118      	cbz	r0, 577e <clock_stop+0xe>
    5776:	2801      	cmp	r0, #1
    5778:	d023      	beq.n	57c2 <clock_stop+0x52>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    577a:	b003      	add	sp, #12
    577c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    577e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5782:	2202      	movs	r2, #2
    5784:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5788:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    578c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5790:	2201      	movs	r2, #1
    5792:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    5794:	4606      	mov	r6, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5796:	2301      	movs	r3, #1
    5798:	f88d 3007 	strb.w	r3, [sp, #7]
    579c:	f242 7510 	movw	r5, #10000	; 0x2710
            clock_running = p_reg->NRF_HFCLKSTAT & NRF_CLOCK_HFCLKSTAT_STATE_Msk;
    57a0:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    switch (domain)
    57a4:	b1d4      	cbz	r4, 57dc <clock_stop+0x6c>
    57a6:	2c01      	cmp	r4, #1
    57a8:	d1e7      	bne.n	577a <clock_stop+0xa>
            clock_running = p_reg->NRF_HFCLKSTAT & NRF_CLOCK_HFCLKSTAT_STATE_Msk;
    57aa:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
    57ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
            if (p_clk_src != NULL)
    57b2:	bbae      	cbnz	r6, 5820 <clock_stop+0xb0>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    57b4:	b383      	cbz	r3, 5818 <clock_stop+0xa8>
    57b6:	2001      	movs	r0, #1
    57b8:	f004 f90a 	bl	99d0 <nrfx_busy_wait>
    57bc:	3d01      	subs	r5, #1
    57be:	d1f4      	bne.n	57aa <clock_stop+0x3a>
    57c0:	e02a      	b.n	5818 <clock_stop+0xa8>
    p_reg->INTENCLR = mask;
    57c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57c6:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    57c8:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57cc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    57d0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57d4:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    57d6:	f10d 0607 	add.w	r6, sp, #7
    57da:	e7dc      	b.n	5796 <clock_stop+0x26>
            clock_running = p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_STATE_Msk;
    57dc:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
    57e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
            if (p_clk_src != NULL)
    57e4:	b93e      	cbnz	r6, 57f6 <clock_stop+0x86>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    57e6:	2b00      	cmp	r3, #0
    57e8:	d0c7      	beq.n	577a <clock_stop+0xa>
    57ea:	2001      	movs	r0, #1
    57ec:	f004 f8f0 	bl	99d0 <nrfx_busy_wait>
    57f0:	3d01      	subs	r5, #1
    57f2:	d1f3      	bne.n	57dc <clock_stop+0x6c>
    57f4:	e7c1      	b.n	577a <clock_stop+0xa>
                    (nrf_clock_lfclk_t)((p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_SRC_Msk)
    57f6:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
                                        >> NRF_CLOCK_LFCLKSTAT_SRC_Pos);
    57fa:	f002 0203 	and.w	r2, r2, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    57fe:	6032      	str	r2, [r6, #0]
    5800:	2b00      	cmp	r3, #0
    5802:	d0ba      	beq.n	577a <clock_stop+0xa>
    5804:	f89d 0007 	ldrb.w	r0, [sp, #7]
    5808:	2801      	cmp	r0, #1
    580a:	d103      	bne.n	5814 <clock_stop+0xa4>
    580c:	f004 f8e0 	bl	99d0 <nrfx_busy_wait>
    5810:	3d01      	subs	r5, #1
    5812:	d1c7      	bne.n	57a4 <clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5814:	2c01      	cmp	r4, #1
    5816:	d1b0      	bne.n	577a <clock_stop+0xa>
            m_clock_cb.hfclk_started = false;
    5818:	4b05      	ldr	r3, [pc, #20]	; (5830 <clock_stop+0xc0>)
    581a:	2200      	movs	r2, #0
    581c:	715a      	strb	r2, [r3, #5]
    581e:	e7ac      	b.n	577a <clock_stop+0xa>
                    (nrf_clock_hfclk_t)((p_reg->NRF_HFCLKSTAT & NRF_CLOCK_HFCLKSTAT_SRC_Msk)
    5820:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
    5824:	f002 0201 	and.w	r2, r2, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5828:	7032      	strb	r2, [r6, #0]
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    582a:	2b00      	cmp	r3, #0
    582c:	d1ea      	bne.n	5804 <clock_stop+0x94>
    582e:	e7f3      	b.n	5818 <clock_stop+0xa8>
    5830:	2000129c 	.word	0x2000129c

00005834 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5834:	4b04      	ldr	r3, [pc, #16]	; (5848 <nrfx_clock_init+0x14>)
    5836:	791a      	ldrb	r2, [r3, #4]
    5838:	b922      	cbnz	r2, 5844 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    583a:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    583c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    583e:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5840:	4802      	ldr	r0, [pc, #8]	; (584c <nrfx_clock_init+0x18>)
    5842:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5844:	4802      	ldr	r0, [pc, #8]	; (5850 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5846:	4770      	bx	lr
    5848:	2000129c 	.word	0x2000129c
    584c:	0bad0000 	.word	0x0bad0000
    5850:	0bad000c 	.word	0x0bad000c

00005854 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    5854:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5856:	2000      	movs	r0, #0
    5858:	f7fd fe24 	bl	34a4 <arch_irq_is_enabled>
    585c:	b908      	cbnz	r0, 5862 <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    585e:	f7fd fdff 	bl	3460 <arch_irq_enable>
    p_reg->NRF_LFCLKSRC = (uint32_t)(source);
    5862:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5866:	2200      	movs	r2, #0
    5868:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#endif
#if NRF_CLOCK_HAS_HFCLK192M
    nrf_clock_hfclk192m_src_set(NRF_CLOCK, (nrf_clock_hfclk_t)NRFX_CLOCK_CONFIG_HFCLK192M_SRC);
#endif
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
    586c:	4b01      	ldr	r3, [pc, #4]	; (5874 <nrfx_clock_enable+0x20>)
    586e:	2201      	movs	r2, #1
    5870:	701a      	strb	r2, [r3, #0]
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    5872:	bd08      	pop	{r3, pc}
    5874:	20001581 	.word	0x20001581

00005878 <nrfx_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    5878:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    587a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    587e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5882:	b16a      	cbz	r2, 58a0 <nrfx_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5884:	2200      	movs	r2, #0
    5886:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    588a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    588e:	2201      	movs	r2, #1
    5890:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    5894:	4b11      	ldr	r3, [pc, #68]	; (58dc <nrfx_clock_irq_handler+0x64>)
    5896:	7958      	ldrb	r0, [r3, #5]
    5898:	b910      	cbnz	r0, 58a0 <nrfx_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    589a:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    589c:	681b      	ldr	r3, [r3, #0]
    589e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    58a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    58a4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    58a8:	b172      	cbz	r2, 58c8 <nrfx_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    58aa:	2200      	movs	r2, #0
    58ac:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    58b0:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
            clock_running = p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_STATE_Msk;
    58b4:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
                    (nrf_clock_lfclk_t)((p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_SRC_Msk)
    58b8:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    58bc:	0792      	lsls	r2, r2, #30
    58be:	d104      	bne.n	58ca <nrfx_clock_irq_handler+0x52>
    p_reg->NRF_LFCLKSRC = (uint32_t)(source);
    58c0:	2201      	movs	r2, #1
    58c2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    58c6:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    58c8:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    58ca:	2202      	movs	r2, #2
    58cc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    58d0:	4b02      	ldr	r3, [pc, #8]	; (58dc <nrfx_clock_irq_handler+0x64>)
}
    58d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    58d6:	681b      	ldr	r3, [r3, #0]
    58d8:	2001      	movs	r0, #1
    58da:	4718      	bx	r3
    58dc:	2000129c 	.word	0x2000129c

000058e0 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    58e0:	6803      	ldr	r3, [r0, #0]
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    58e2:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    58e6:	095b      	lsrs	r3, r3, #5
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    58e8:	6002      	str	r2, [r0, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    58ea:	d004      	beq.n	58f6 <nrf_gpio_pin_port_decode+0x16>
    NRF_GPIO_Type * p_port = NULL;
    58ec:	2b01      	cmp	r3, #1
    58ee:	4803      	ldr	r0, [pc, #12]	; (58fc <nrf_gpio_pin_port_decode+0x1c>)
    58f0:	bf18      	it	ne
    58f2:	2000      	movne	r0, #0
    58f4:	4770      	bx	lr
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    58f6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    58fa:	4770      	bx	lr
    58fc:	50000300 	.word	0x50000300

00005900 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrfy_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    5900:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5902:	f100 0308 	add.w	r3, r0, #8
    5906:	4c0c      	ldr	r4, [pc, #48]	; (5938 <call_handler+0x38>)
    5908:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    590c:	05da      	lsls	r2, r3, #23
{
    590e:	4605      	mov	r5, r0
    5910:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5912:	d507      	bpl.n	5924 <call_handler+0x24>
    5914:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    5918:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    591c:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    5920:	6852      	ldr	r2, [r2, #4]
    5922:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    5924:	68a3      	ldr	r3, [r4, #8]
    5926:	b12b      	cbz	r3, 5934 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5928:	68e2      	ldr	r2, [r4, #12]
    592a:	4631      	mov	r1, r6
    592c:	4628      	mov	r0, r5
    }
}
    592e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5932:	4718      	bx	r3
}
    5934:	bd70      	pop	{r4, r5, r6, pc}
    5936:	bf00      	nop
    5938:	20000144 	.word	0x20000144

0000593c <release_handler>:
{
    593c:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    593e:	4a12      	ldr	r2, [pc, #72]	; (5988 <release_handler+0x4c>)
    5940:	3008      	adds	r0, #8
    5942:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    5946:	05d9      	lsls	r1, r3, #23
    5948:	d51b      	bpl.n	5982 <release_handler+0x46>
    594a:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    594e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5952:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5956:	f102 040e 	add.w	r4, r2, #14
    595a:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    595c:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    5960:	f413 7f80 	tst.w	r3, #256	; 0x100
    5964:	d003      	beq.n	596e <release_handler+0x32>
    5966:	f3c3 2343 	ubfx	r3, r3, #9, #4
    596a:	4299      	cmp	r1, r3
    596c:	d009      	beq.n	5982 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    596e:	3001      	adds	r0, #1
    5970:	2830      	cmp	r0, #48	; 0x30
    5972:	d1f3      	bne.n	595c <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    5974:	2300      	movs	r3, #0
    5976:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    597a:	4804      	ldr	r0, [pc, #16]	; (598c <release_handler+0x50>)
}
    597c:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    597e:	f7ff bed7 	b.w	5730 <nrfx_flag32_free>
}
    5982:	bc10      	pop	{r4}
    5984:	4770      	bx	lr
    5986:	bf00      	nop
    5988:	20000144 	.word	0x20000144
    598c:	200001b8 	.word	0x200001b8

00005990 <__nrfy_internal_gpiote_events_process.constprop.0>:
        return true;
    }
    return false;
}

NRFY_STATIC_INLINE uint32_t __nrfy_internal_gpiote_events_process(NRF_GPIOTE_Type * p_reg,
    5990:	b5f0      	push	{r4, r5, r6, r7, lr}
    5992:	4601      	mov	r1, r0
    5994:	4a10      	ldr	r2, [pc, #64]	; (59d8 <__nrfy_internal_gpiote_events_process.constprop.0+0x48>)
                                                                  uint32_t          mask)
{
    uint32_t event_mask = 0;

    nrf_barrier_r();
    for (uint8_t i = 0; i < GPIOTE_CH_NUM; i++)
    5996:	4c11      	ldr	r4, [pc, #68]	; (59dc <__nrfy_internal_gpiote_events_process.constprop.0+0x4c>)
    uint32_t event_mask = 0;
    5998:	2000      	movs	r0, #0
    if ((mask & NRFY_EVENT_TO_INT_BITMASK(event)) && nrf_gpiote_event_check(p_reg, event))
    599a:	2501      	movs	r5, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_gpiote_event_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event)
{
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    599c:	4606      	mov	r6, r0
    599e:	f102 4340 	add.w	r3, r2, #3221225472	; 0xc0000000
    59a2:	f5a3 43c2 	sub.w	r3, r3, #24832	; 0x6100
    59a6:	089b      	lsrs	r3, r3, #2
    59a8:	fa05 f303 	lsl.w	r3, r5, r3
    59ac:	4219      	tst	r1, r3
    59ae:	d004      	beq.n	59ba <__nrfy_internal_gpiote_events_process.constprop.0+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    59b0:	6817      	ldr	r7, [r2, #0]
    59b2:	b117      	cbz	r7, 59ba <__nrfy_internal_gpiote_events_process.constprop.0+0x2a>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    59b4:	6016      	str	r6, [r2, #0]
    59b6:	6817      	ldr	r7, [r2, #0]
            *p_evt_mask |= NRFY_EVENT_TO_INT_BITMASK(event);
    59b8:	4318      	orrs	r0, r3
    for (uint8_t i = 0; i < GPIOTE_CH_NUM; i++)
    59ba:	3204      	adds	r2, #4
    59bc:	42a2      	cmp	r2, r4
    59be:	d1ee      	bne.n	599e <__nrfy_internal_gpiote_events_process.constprop.0+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    59c0:	4b07      	ldr	r3, [pc, #28]	; (59e0 <__nrfy_internal_gpiote_events_process.constprop.0+0x50>)
    59c2:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    if ((mask & NRFY_EVENT_TO_INT_BITMASK(event)) && nrf_gpiote_event_check(p_reg, event))
    59c6:	b132      	cbz	r2, 59d6 <__nrfy_internal_gpiote_events_process.constprop.0+0x46>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    59c8:	2200      	movs	r2, #0
    59ca:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    59ce:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
            *p_evt_mask |= NRFY_EVENT_TO_INT_BITMASK(event);
    59d2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
    }

    (void)__nrfy_internal_gpiote_event_handle(p_reg, mask, NRF_GPIOTE_EVENT_PORT, &event_mask);

    return event_mask;
}
    59d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59d8:	40006100 	.word	0x40006100
    59dc:	40006120 	.word	0x40006120
    59e0:	40006000 	.word	0x40006000

000059e4 <nrfx_gpiote_input_configure>:
{
    59e4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    59e8:	461d      	mov	r5, r3
    59ea:	4604      	mov	r4, r0
    59ec:	4616      	mov	r6, r2
    if (p_input_config)
    59ee:	460b      	mov	r3, r1
    59f0:	b1e9      	cbz	r1, 5a2e <nrfx_gpiote_input_configure+0x4a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    59f2:	4f4d      	ldr	r7, [pc, #308]	; (5b28 <nrfx_gpiote_input_configure+0x144>)
    59f4:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    59f8:	f837 2018 	ldrh.w	r2, [r7, r8, lsl #1]
    59fc:	f002 0222 	and.w	r2, r2, #34	; 0x22
    5a00:	2a22      	cmp	r2, #34	; 0x22
    5a02:	d020      	beq.n	5a46 <nrfx_gpiote_input_configure+0x62>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    5a04:	2200      	movs	r2, #0
                                              const nrf_gpio_pin_input_t * p_input,
                                              const nrf_gpio_pin_pull_t *  p_pull,
                                              const nrf_gpio_pin_drive_t * p_drive,
                                              const nrf_gpio_pin_sense_t * p_sense)
{
    nrf_gpio_reconfigure(pin_number, p_dir, p_input, p_pull, p_drive, p_sense);
    5a06:	e9cd 2200 	strd	r2, r2, [sp]
    5a0a:	f88d 200e 	strb.w	r2, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    5a0e:	f88d 200f 	strb.w	r2, [sp, #15]
    5a12:	f10d 010e 	add.w	r1, sp, #14
    5a16:	f10d 020f 	add.w	r2, sp, #15
    5a1a:	f004 f819 	bl	9a50 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    5a1e:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    5a22:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    5a26:	f043 0301 	orr.w	r3, r3, #1
    5a2a:	f827 3018 	strh.w	r3, [r7, r8, lsl #1]
    if (p_trigger_config)
    5a2e:	b346      	cbz	r6, 5a82 <nrfx_gpiote_input_configure+0x9e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5a30:	4b3d      	ldr	r3, [pc, #244]	; (5b28 <nrfx_gpiote_input_configure+0x144>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    5a32:	f896 c000 	ldrb.w	ip, [r6]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    5a36:	6872      	ldr	r2, [r6, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5a38:	f104 0708 	add.w	r7, r4, #8
    5a3c:	f833 1017 	ldrh.w	r1, [r3, r7, lsl #1]
        if (pin_is_output(pin))
    5a40:	0788      	lsls	r0, r1, #30
    5a42:	d502      	bpl.n	5a4a <nrfx_gpiote_input_configure+0x66>
            if (use_evt)
    5a44:	b1aa      	cbz	r2, 5a72 <nrfx_gpiote_input_configure+0x8e>
            return NRFX_ERROR_INVALID_PARAM;
    5a46:	4839      	ldr	r0, [pc, #228]	; (5b2c <nrfx_gpiote_input_configure+0x148>)
    5a48:	e01d      	b.n	5a86 <nrfx_gpiote_input_configure+0xa2>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    5a4a:	f021 0120 	bic.w	r1, r1, #32
    5a4e:	04c9      	lsls	r1, r1, #19
    5a50:	0cc9      	lsrs	r1, r1, #19
    5a52:	f823 1017 	strh.w	r1, [r3, r7, lsl #1]
            if (use_evt)
    5a56:	b162      	cbz	r2, 5a72 <nrfx_gpiote_input_configure+0x8e>
                if (!edge)
    5a58:	f1bc 0f03 	cmp.w	ip, #3
    5a5c:	d8f3      	bhi.n	5a46 <nrfx_gpiote_input_configure+0x62>
                uint8_t ch = *p_trigger_config->p_in_channel;
    5a5e:	6872      	ldr	r2, [r6, #4]
    5a60:	7816      	ldrb	r6, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    5a62:	f1bc 0f00 	cmp.w	ip, #0
    5a66:	d111      	bne.n	5a8c <nrfx_gpiote_input_configure+0xa8>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    5a68:	4a31      	ldr	r2, [pc, #196]	; (5b30 <nrfx_gpiote_input_configure+0x14c>)
    5a6a:	f506 76a2 	add.w	r6, r6, #324	; 0x144
    5a6e:	f842 c026 	str.w	ip, [r2, r6, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    5a72:	f833 2017 	ldrh.w	r2, [r3, r7, lsl #1]
    5a76:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    5a7a:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
    5a7e:	f823 2017 	strh.w	r2, [r3, r7, lsl #1]
    if (p_handler_config)
    5a82:	bb45      	cbnz	r5, 5ad6 <nrfx_gpiote_input_configure+0xf2>
        err = NRFX_SUCCESS;
    5a84:	482b      	ldr	r0, [pc, #172]	; (5b34 <nrfx_gpiote_input_configure+0x150>)
}
    5a86:	b004      	add	sp, #16
    5a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5a8c:	00b2      	lsls	r2, r6, #2
    5a8e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5a92:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5a96:	ea41 3146 	orr.w	r1, r1, r6, lsl #13
    5a9a:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5a9e:	f020 0003 	bic.w	r0, r0, #3
    5aa2:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    5aa6:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5aaa:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    5aae:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    5ab2:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5ab6:	0220      	lsls	r0, r4, #8
    5ab8:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    5abc:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    5ac0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    5ac4:	ea40 000e 	orr.w	r0, r0, lr
    5ac8:	f041 0120 	orr.w	r1, r1, #32
    5acc:	f823 1017 	strh.w	r1, [r3, r7, lsl #1]
    5ad0:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    5ad4:	e7cd      	b.n	5a72 <nrfx_gpiote_input_configure+0x8e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    5ad6:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    5ada:	4620      	mov	r0, r4
    5adc:	f7ff ff2e 	bl	593c <release_handler>
    if (!handler)
    5ae0:	2e00      	cmp	r6, #0
    5ae2:	d0cf      	beq.n	5a84 <nrfx_gpiote_input_configure+0xa0>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5ae4:	4d10      	ldr	r5, [pc, #64]	; (5b28 <nrfx_gpiote_input_configure+0x144>)
    5ae6:	e9d5 2300 	ldrd	r2, r3, [r5]
    5aea:	4296      	cmp	r6, r2
    5aec:	d101      	bne.n	5af2 <nrfx_gpiote_input_configure+0x10e>
    5aee:	429f      	cmp	r7, r3
    5af0:	d018      	beq.n	5b24 <nrfx_gpiote_input_configure+0x140>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    5af2:	4811      	ldr	r0, [pc, #68]	; (5b38 <nrfx_gpiote_input_configure+0x154>)
    5af4:	f10d 010f 	add.w	r1, sp, #15
    5af8:	f7ff fdf6 	bl	56e8 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    5afc:	4b0d      	ldr	r3, [pc, #52]	; (5b34 <nrfx_gpiote_input_configure+0x150>)
    5afe:	4298      	cmp	r0, r3
    5b00:	d1c1      	bne.n	5a86 <nrfx_gpiote_input_configure+0xa2>
        handler_id = (int32_t)id;
    5b02:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    5b06:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    5b0a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5b0e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    5b10:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5b12:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    5b16:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    5b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5b1e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    5b22:	e7af      	b.n	5a84 <nrfx_gpiote_input_configure+0xa0>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5b24:	2200      	movs	r2, #0
    5b26:	e7ee      	b.n	5b06 <nrfx_gpiote_input_configure+0x122>
    5b28:	20000144 	.word	0x20000144
    5b2c:	0bad0004 	.word	0x0bad0004
    5b30:	40006000 	.word	0x40006000
    5b34:	0bad0000 	.word	0x0bad0000
    5b38:	200001b8 	.word	0x200001b8

00005b3c <nrfx_gpiote_output_configure>:
{
    5b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b3e:	4604      	mov	r4, r0
    5b40:	b085      	sub	sp, #20
    5b42:	4615      	mov	r5, r2
    if (p_config)
    5b44:	b309      	cbz	r1, 5b8a <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5b46:	f100 0708 	add.w	r7, r0, #8
    5b4a:	4e31      	ldr	r6, [pc, #196]	; (5c10 <nrfx_gpiote_output_configure+0xd4>)
    5b4c:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    5b50:	0798      	lsls	r0, r3, #30
    5b52:	d401      	bmi.n	5b58 <nrfx_gpiote_output_configure+0x1c>
    5b54:	069a      	lsls	r2, r3, #26
    5b56:	d458      	bmi.n	5c0a <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    5b58:	f013 0f1c 	tst.w	r3, #28
    5b5c:	d002      	beq.n	5b64 <nrfx_gpiote_output_configure+0x28>
    5b5e:	784b      	ldrb	r3, [r1, #1]
    5b60:	2b01      	cmp	r3, #1
    5b62:	d052      	beq.n	5c0a <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    5b64:	2301      	movs	r3, #1
    5b66:	f88d 300f 	strb.w	r3, [sp, #15]
    5b6a:	2300      	movs	r3, #0
    5b6c:	e9cd 1300 	strd	r1, r3, [sp]
    5b70:	1c4a      	adds	r2, r1, #1
    5b72:	1c8b      	adds	r3, r1, #2
    5b74:	4620      	mov	r0, r4
    5b76:	f10d 010f 	add.w	r1, sp, #15
    5b7a:	f003 ff69 	bl	9a50 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    5b7e:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    5b82:	f043 0303 	orr.w	r3, r3, #3
    5b86:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    5b8a:	b915      	cbnz	r5, 5b92 <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    5b8c:	4821      	ldr	r0, [pc, #132]	; (5c14 <nrfx_gpiote_output_configure+0xd8>)
}
    5b8e:	b005      	add	sp, #20
    5b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5b92:	4e1f      	ldr	r6, [pc, #124]	; (5c10 <nrfx_gpiote_output_configure+0xd4>)
    5b94:	f104 0708 	add.w	r7, r4, #8
    5b98:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    5b9c:	0783      	lsls	r3, r0, #30
    5b9e:	d534      	bpl.n	5c0a <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    5ba0:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    5ba4:	4661      	mov	r1, ip
    5ba6:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    5ba8:	f020 0020 	bic.w	r0, r0, #32
    5bac:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    5bb0:	04c0      	lsls	r0, r0, #19
    5bb2:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    5bb6:	0cc0      	lsrs	r0, r0, #19
    5bb8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5bbc:	2300      	movs	r3, #0
    5bbe:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    5bc2:	786a      	ldrb	r2, [r5, #1]
    5bc4:	2a00      	cmp	r2, #0
    5bc6:	d0e1      	beq.n	5b8c <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    5bc8:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                       p_task_config->init_val);
    5bcc:	78ad      	ldrb	r5, [r5, #2]
    5bce:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    5bd2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5bd6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5bda:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    5bde:	0223      	lsls	r3, r4, #8
    5be0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5be4:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5be6:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5bea:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    5bee:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5bf0:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    5bf2:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5bf6:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5bfa:	432b      	orrs	r3, r5
    5bfc:	f040 0020 	orr.w	r0, r0, #32
    5c00:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5c04:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    5c08:	e7c0      	b.n	5b8c <nrfx_gpiote_output_configure+0x50>
{
    5c0a:	4803      	ldr	r0, [pc, #12]	; (5c18 <nrfx_gpiote_output_configure+0xdc>)
    5c0c:	e7bf      	b.n	5b8e <nrfx_gpiote_output_configure+0x52>
    5c0e:	bf00      	nop
    5c10:	20000144 	.word	0x20000144
    5c14:	0bad0000 	.word	0x0bad0000
    5c18:	0bad0004 	.word	0x0bad0004

00005c1c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    5c1c:	4b01      	ldr	r3, [pc, #4]	; (5c24 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    5c1e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    5c22:	4770      	bx	lr
    5c24:	20000144 	.word	0x20000144

00005c28 <nrfx_gpiote_channel_get>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5c28:	3008      	adds	r0, #8
    5c2a:	4b05      	ldr	r3, [pc, #20]	; (5c40 <nrfx_gpiote_channel_get+0x18>)
    5c2c:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    if (pin_in_use_by_te(pin))
    5c30:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5c32:	bf43      	ittte	mi
    5c34:	0b5b      	lsrmi	r3, r3, #13
        return NRFX_SUCCESS;
    5c36:	4803      	ldrmi	r0, [pc, #12]	; (5c44 <nrfx_gpiote_channel_get+0x1c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5c38:	700b      	strbmi	r3, [r1, #0]
        return NRFX_ERROR_INVALID_PARAM;
    5c3a:	4803      	ldrpl	r0, [pc, #12]	; (5c48 <nrfx_gpiote_channel_get+0x20>)
}
    5c3c:	4770      	bx	lr
    5c3e:	bf00      	nop
    5c40:	20000144 	.word	0x20000144
    5c44:	0bad0000 	.word	0x0bad0000
    5c48:	0bad0004 	.word	0x0bad0004

00005c4c <nrfx_gpiote_init>:
{
    5c4c:	b570      	push	{r4, r5, r6, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    5c4e:	4c0f      	ldr	r4, [pc, #60]	; (5c8c <nrfx_gpiote_init+0x40>)
    5c50:	f894 6078 	ldrb.w	r6, [r4, #120]	; 0x78
    5c54:	b9be      	cbnz	r6, 5c86 <nrfx_gpiote_init+0x3a>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5c56:	4d0e      	ldr	r5, [pc, #56]	; (5c90 <nrfx_gpiote_init+0x44>)
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    5c58:	2260      	movs	r2, #96	; 0x60
    5c5a:	4631      	mov	r1, r6
    5c5c:	f104 0010 	add.w	r0, r4, #16
    5c60:	f003 fcb0 	bl	95c4 <memset>
    5c64:	f8c5 617c 	str.w	r6, [r5, #380]	; 0x17c
    NRFX_IRQ_ENABLE(irqn);
    5c68:	2006      	movs	r0, #6
    5c6a:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
    5c6e:	f7fd fbf7 	bl	3460 <arch_irq_enable>
    p_reg->NRFX_CONCAT_2(INTENSET, NRF_GPIOTE_IRQ_GROUP) = mask;
    5c72:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    5c76:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    return err_code;
    5c7a:	4806      	ldr	r0, [pc, #24]	; (5c94 <nrfx_gpiote_init+0x48>)
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    5c7c:	2301      	movs	r3, #1
    5c7e:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    5c82:	6763      	str	r3, [r4, #116]	; 0x74
}
    5c84:	bd70      	pop	{r4, r5, r6, pc}
        return err_code;
    5c86:	4804      	ldr	r0, [pc, #16]	; (5c98 <nrfx_gpiote_init+0x4c>)
    5c88:	e7fc      	b.n	5c84 <nrfx_gpiote_init+0x38>
    5c8a:	bf00      	nop
    5c8c:	20000144 	.word	0x20000144
    5c90:	40006000 	.word	0x40006000
    5c94:	0bad0000 	.word	0x0bad0000
    5c98:	0bad0005 	.word	0x0bad0005

00005c9c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    5c9c:	4b03      	ldr	r3, [pc, #12]	; (5cac <nrfx_gpiote_is_init+0x10>)
    5c9e:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    5ca2:	3800      	subs	r0, #0
    5ca4:	bf18      	it	ne
    5ca6:	2001      	movne	r0, #1
    5ca8:	4770      	bx	lr
    5caa:	bf00      	nop
    5cac:	20000144 	.word	0x20000144

00005cb0 <nrfx_gpiote_channel_free>:
{
    5cb0:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    5cb2:	4801      	ldr	r0, [pc, #4]	; (5cb8 <nrfx_gpiote_channel_free+0x8>)
    5cb4:	f7ff bd3c 	b.w	5730 <nrfx_flag32_free>
    5cb8:	200001b4 	.word	0x200001b4

00005cbc <nrfx_gpiote_channel_alloc>:
{
    5cbc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    5cbe:	4801      	ldr	r0, [pc, #4]	; (5cc4 <nrfx_gpiote_channel_alloc+0x8>)
    5cc0:	f7ff bd12 	b.w	56e8 <nrfx_flag32_alloc>
    5cc4:	200001b4 	.word	0x200001b4

00005cc8 <nrfx_gpiote_trigger_enable>:
{
    5cc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5cca:	4b20      	ldr	r3, [pc, #128]	; (5d4c <nrfx_gpiote_trigger_enable+0x84>)
    5ccc:	f100 0208 	add.w	r2, r0, #8
{
    5cd0:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5cd2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5cd6:	069a      	lsls	r2, r3, #26
    5cd8:	d51d      	bpl.n	5d16 <nrfx_gpiote_trigger_enable+0x4e>
    5cda:	f013 0502 	ands.w	r5, r3, #2
    5cde:	d11a      	bne.n	5d16 <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5ce0:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    5ce2:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    5ce4:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    5ce8:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    5cec:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5cf0:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5cf4:	6005      	str	r5, [r0, #0]
    5cf6:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    5cf8:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5cfc:	f040 0001 	orr.w	r0, r0, #1
    5d00:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    5d04:	b129      	cbz	r1, 5d12 <nrfx_gpiote_trigger_enable+0x4a>
            nrfy_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    5d06:	2201      	movs	r2, #1
    5d08:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->NRFX_CONCAT_2(INTENSET, NRF_GPIOTE_IRQ_GROUP) = mask;
    5d0c:	4a10      	ldr	r2, [pc, #64]	; (5d50 <nrfx_gpiote_trigger_enable+0x88>)
    5d0e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    5d12:	b003      	add	sp, #12
    5d14:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5d16:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    5d1a:	2b04      	cmp	r3, #4
    5d1c:	d012      	beq.n	5d44 <nrfx_gpiote_trigger_enable+0x7c>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    5d1e:	2b05      	cmp	r3, #5
    5d20:	d012      	beq.n	5d48 <nrfx_gpiote_trigger_enable+0x80>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5d22:	a801      	add	r0, sp, #4
    5d24:	9401      	str	r4, [sp, #4]
    5d26:	f7ff fddb 	bl	58e0 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5d2a:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    5d2c:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5d30:	40d9      	lsrs	r1, r3
    5d32:	f001 0101 	and.w	r1, r1, #1
NRFY_STATIC_INLINE uint32_t nrfy_gpio_pin_read(uint32_t pin_number)
{
    nrf_barrier_r();
    uint32_t pin = nrf_gpio_pin_read(pin_number);
    nrf_barrier_r();
    return pin;
    5d36:	3102      	adds	r1, #2
    nrf_gpio_cfg_sense_set(pin_number, sense_config);
    5d38:	4620      	mov	r0, r4
}
    5d3a:	b003      	add	sp, #12
    5d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    5d40:	f003 becf 	b.w	9ae2 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    5d44:	2103      	movs	r1, #3
    5d46:	e7f7      	b.n	5d38 <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    5d48:	2102      	movs	r1, #2
    5d4a:	e7f5      	b.n	5d38 <nrfx_gpiote_trigger_enable+0x70>
    5d4c:	20000144 	.word	0x20000144
    5d50:	40006000 	.word	0x40006000

00005d54 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5d54:	4b0e      	ldr	r3, [pc, #56]	; (5d90 <nrfx_gpiote_trigger_disable+0x3c>)
    5d56:	f100 0208 	add.w	r2, r0, #8
    5d5a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5d5e:	0699      	lsls	r1, r3, #26
    5d60:	d513      	bpl.n	5d8a <nrfx_gpiote_trigger_disable+0x36>
    5d62:	079a      	lsls	r2, r3, #30
    5d64:	d411      	bmi.n	5d8a <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5d66:	0b5b      	lsrs	r3, r3, #13
        nrfy_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    5d68:	2201      	movs	r2, #1
    5d6a:	409a      	lsls	r2, r3
    p_reg->NRFX_CONCAT_2(INTENCLR, NRF_GPIOTE_IRQ_GROUP) = mask;
    5d6c:	009b      	lsls	r3, r3, #2
    5d6e:	4909      	ldr	r1, [pc, #36]	; (5d94 <nrfx_gpiote_trigger_disable+0x40>)
    5d70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5d74:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5d78:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5d7c:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    5d80:	f022 0203 	bic.w	r2, r2, #3
    5d84:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    5d88:	4770      	bx	lr
    5d8a:	2100      	movs	r1, #0
    5d8c:	f003 bea9 	b.w	9ae2 <nrf_gpio_cfg_sense_set>
    5d90:	20000144 	.word	0x20000144
    5d94:	40006000 	.word	0x40006000

00005d98 <nrfx_gpiote_pin_uninit>:
{
    5d98:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5d9a:	4d17      	ldr	r5, [pc, #92]	; (5df8 <nrfx_gpiote_pin_uninit+0x60>)
    5d9c:	f100 0608 	add.w	r6, r0, #8
{
    5da0:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5da2:	f835 3016 	ldrh.w	r3, [r5, r6, lsl #1]
    if (!pin_in_use(pin))
    5da6:	07d9      	lsls	r1, r3, #31
    5da8:	d524      	bpl.n	5df4 <nrfx_gpiote_pin_uninit+0x5c>
    nrfx_gpiote_trigger_disable(pin);
    5daa:	f7ff ffd3 	bl	5d54 <nrfx_gpiote_trigger_disable>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5dae:	f835 3016 	ldrh.w	r3, [r5, r6, lsl #1]
    if (pin_in_use_by_te(pin))
    5db2:	069a      	lsls	r2, r3, #26
    5db4:	d506      	bpl.n	5dc4 <nrfx_gpiote_pin_uninit+0x2c>
        nrfy_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    5db6:	0b5b      	lsrs	r3, r3, #13
    p_reg->CONFIG[idx] = 0;
    5db8:	4a10      	ldr	r2, [pc, #64]	; (5dfc <nrfx_gpiote_pin_uninit+0x64>)
    5dba:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    5dbe:	2100      	movs	r1, #0
    5dc0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    5dc4:	4620      	mov	r0, r4
    5dc6:	f7ff fdb9 	bl	593c <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    5dca:	2300      	movs	r3, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5dcc:	a801      	add	r0, sp, #4
    5dce:	f825 3016 	strh.w	r3, [r5, r6, lsl #1]
    nrf_gpio_cfg(
    5dd2:	9401      	str	r4, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5dd4:	f7ff fd84 	bl	58e0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5dd8:	9b01      	ldr	r3, [sp, #4]
    5dda:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    cnf &= ~to_update;
    5dde:	4b08      	ldr	r3, [pc, #32]	; (5e00 <nrfx_gpiote_pin_uninit+0x68>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5de0:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    5de4:	4013      	ands	r3, r2
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)      |
    5de6:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    5dea:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    nrf_gpio_cfg(
    5dee:	4805      	ldr	r0, [pc, #20]	; (5e04 <nrfx_gpiote_pin_uninit+0x6c>)
}
    5df0:	b002      	add	sp, #8
    5df2:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5df4:	4804      	ldr	r0, [pc, #16]	; (5e08 <nrfx_gpiote_pin_uninit+0x70>)
    5df6:	e7fb      	b.n	5df0 <nrfx_gpiote_pin_uninit+0x58>
    5df8:	20000144 	.word	0x20000144
    5dfc:	40006000 	.word	0x40006000
    5e00:	fffcf8f0 	.word	0xfffcf8f0
    5e04:	0bad0000 	.word	0x0bad0000
    5e08:	0bad0004 	.word	0x0bad0004

00005e0c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    5e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return p_reg->NRFX_CONCAT_2(INTENSET, NRF_GPIOTE_IRQ_GROUP) & mask;
    5e10:	4b62      	ldr	r3, [pc, #392]	; (5f9c <nrfx_gpiote_irq_handler+0x190>)
    5e12:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    5e16:	b2c0      	uxtb	r0, r0
    5e18:	b087      	sub	sp, #28
    uint32_t evt_mask = __nrfy_internal_gpiote_events_process(p_reg, mask);
    5e1a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
    5e1e:	f7ff fdb7 	bl	5990 <__nrfy_internal_gpiote_events_process.constprop.0>
    uint32_t evt_mask = nrfy_gpiote_events_process(NRF_GPIOTE,
                                                   enabled_in_events |
                                                   (uint32_t)NRF_GPIOTE_INT_PORT_MASK);

    /* Handle PORT event. */
    if (evt_mask & (uint32_t)NRF_GPIOTE_INT_PORT_MASK)
    5e22:	1e05      	subs	r5, r0, #0
    5e24:	f280 809c 	bge.w	5f60 <nrfx_gpiote_irq_handler+0x154>
        *p_masks = gpio_regs[i]->LATCH;
    5e28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    5e2c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 5fa0 <nrfx_gpiote_irq_handler+0x194>
    5e30:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    5e34:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    5e36:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5e3a:	f8d8 3520 	ldr.w	r3, [r8, #1312]	; 0x520
    5e3e:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    5e40:	f8c8 3520 	str.w	r3, [r8, #1312]	; 0x520
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5e44:	f04f 0900 	mov.w	r9, #0
            while (latch[i])
    5e48:	f10d 0a10 	add.w	sl, sp, #16
    5e4c:	ea4f 1349 	mov.w	r3, r9, lsl #5
    5e50:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    5e52:	f04f 0b01 	mov.w	fp, #1
    5e56:	e049      	b.n	5eec <nrfx_gpiote_irq_handler+0xe0>
                pin += 32 * i;
    5e58:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5e5a:	4a52      	ldr	r2, [pc, #328]	; (5fa4 <nrfx_gpiote_irq_handler+0x198>)
                uint32_t pin = NRF_CTZ(latch[i]);
    5e5c:	fa94 f4a4 	rbit	r4, r4
    5e60:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    5e64:	441c      	add	r4, r3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    5e66:	08e0      	lsrs	r0, r4, #3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5e68:	f104 0308 	add.w	r3, r4, #8
    5e6c:	9403      	str	r4, [sp, #12]
    5e6e:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    5e72:	f81a 3000 	ldrb.w	r3, [sl, r0]
    bit = BITMASK_RELBIT_GET(bit);
    5e76:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    5e7a:	fa0b f202 	lsl.w	r2, fp, r2
    5e7e:	ea23 0302 	bic.w	r3, r3, r2
    5e82:	f80a 3000 	strb.w	r3, [sl, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5e86:	a803      	add	r0, sp, #12
    5e88:	f7ff fd2a 	bl	58e0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5e8c:	9b03      	ldr	r3, [sp, #12]
    5e8e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5e92:	08b9      	lsrs	r1, r7, #2
    5e94:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    5e98:	f3c7 0682 	ubfx	r6, r7, #2, #3
    if (is_level(trigger))
    5e9c:	074a      	lsls	r2, r1, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5e9e:	4637      	mov	r7, r6
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    5ea0:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
    5ea4:	d52c      	bpl.n	5f00 <nrfx_gpiote_irq_handler+0xf4>
        call_handler(pin, trigger);
    5ea6:	4620      	mov	r0, r4
    5ea8:	4639      	mov	r1, r7
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5eaa:	b2de      	uxtb	r6, r3
    5eac:	f7ff fd28 	bl	5900 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5eb0:	a803      	add	r0, sp, #12
    5eb2:	9403      	str	r4, [sp, #12]
    5eb4:	f7ff fd14 	bl	58e0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5eb8:	9b03      	ldr	r3, [sp, #12]
    5eba:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5ebe:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrfy_gpio_pin_sense_get(pin) == sense)
    5ec2:	f3c3 4301 	ubfx	r3, r3, #16, #2
    5ec6:	429e      	cmp	r6, r3
    5ec8:	d107      	bne.n	5eda <nrfx_gpiote_irq_handler+0xce>
    5eca:	2100      	movs	r1, #0
    5ecc:	4620      	mov	r0, r4
    5ece:	f003 fe08 	bl	9ae2 <nrf_gpio_cfg_sense_set>
    5ed2:	4631      	mov	r1, r6
    5ed4:	4620      	mov	r0, r4
    5ed6:	f003 fe04 	bl	9ae2 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5eda:	a803      	add	r0, sp, #12
    5edc:	9403      	str	r4, [sp, #12]
    5ede:	f7ff fcff 	bl	58e0 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    5ee2:	9b03      	ldr	r3, [sp, #12]
    5ee4:	fa0b f303 	lsl.w	r3, fp, r3
    5ee8:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    5eec:	f85a 4029 	ldr.w	r4, [sl, r9, lsl #2]
    5ef0:	2c00      	cmp	r4, #0
    5ef2:	d1b1      	bne.n	5e58 <nrfx_gpiote_irq_handler+0x4c>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5ef4:	f1b9 0f00 	cmp.w	r9, #0
    5ef8:	d11d      	bne.n	5f36 <nrfx_gpiote_irq_handler+0x12a>
    5efa:	f04f 0901 	mov.w	r9, #1
    5efe:	e7a5      	b.n	5e4c <nrfx_gpiote_irq_handler+0x40>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5f00:	2b02      	cmp	r3, #2
    5f02:	d10c      	bne.n	5f1e <nrfx_gpiote_irq_handler+0x112>
    5f04:	2103      	movs	r1, #3
    5f06:	4620      	mov	r0, r4
    5f08:	f003 fdeb 	bl	9ae2 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    5f0c:	f006 0305 	and.w	r3, r6, #5
    5f10:	2b01      	cmp	r3, #1
    5f12:	d1e2      	bne.n	5eda <nrfx_gpiote_irq_handler+0xce>
            call_handler(pin, trigger);
    5f14:	4639      	mov	r1, r7
    5f16:	4620      	mov	r0, r4
    5f18:	f7ff fcf2 	bl	5900 <call_handler>
    5f1c:	e7dd      	b.n	5eda <nrfx_gpiote_irq_handler+0xce>
    5f1e:	2102      	movs	r1, #2
    5f20:	4620      	mov	r0, r4
    5f22:	9301      	str	r3, [sp, #4]
    5f24:	f003 fddd 	bl	9ae2 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    5f28:	2e03      	cmp	r6, #3
    5f2a:	d0f3      	beq.n	5f14 <nrfx_gpiote_irq_handler+0x108>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5f2c:	9b01      	ldr	r3, [sp, #4]
    5f2e:	2b03      	cmp	r3, #3
    5f30:	d1d3      	bne.n	5eda <nrfx_gpiote_irq_handler+0xce>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5f32:	2e02      	cmp	r6, #2
    5f34:	e7ed      	b.n	5f12 <nrfx_gpiote_irq_handler+0x106>
    5f36:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    5f3a:	f7ff fd29 	bl	5990 <__nrfy_internal_gpiote_events_process.constprop.0>
        *p_masks = gpio_regs[i]->LATCH;
    5f3e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    5f42:	f8d2 3520 	ldr.w	r3, [r2, #1312]	; 0x520
    5f46:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    5f48:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5f4c:	f8d8 2520 	ldr.w	r2, [r8, #1312]	; 0x520
    5f50:	9205      	str	r2, [sp, #20]
        if (latch[port_idx])
    5f52:	4313      	orrs	r3, r2
        gpio_regs[i]->LATCH = *p_masks;
    5f54:	f8c8 2520 	str.w	r2, [r8, #1312]	; 0x520
    5f58:	f47f af74 	bne.w	5e44 <nrfx_gpiote_irq_handler+0x38>
    {
        port_event_handle();
        evt_mask &= ~(uint32_t)NRF_GPIOTE_INT_PORT_MASK;
    5f5c:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
        mask &= ~NRFX_BIT(ch);
    5f60:	2401      	movs	r4, #1
    while (mask)
    5f62:	b915      	cbnz	r5, 5f6a <nrfx_gpiote_irq_handler+0x15e>
    }

    /* Process pin events. */
    gpiote_evt_handle(evt_mask);
}
    5f64:	b007      	add	sp, #28
    5f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    5f6a:	fa95 f3a5 	rbit	r3, r5
    5f6e:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    5f72:	fa04 f203 	lsl.w	r2, r4, r3
    5f76:	009b      	lsls	r3, r3, #2
    5f78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5f7c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5f80:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5f84:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    5f88:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    5f8c:	f3c0 2005 	ubfx	r0, r0, #8, #6
    5f90:	f3c1 4101 	ubfx	r1, r1, #16, #2
    5f94:	f7ff fcb4 	bl	5900 <call_handler>
    5f98:	e7e3      	b.n	5f62 <nrfx_gpiote_irq_handler+0x156>
    5f9a:	bf00      	nop
    5f9c:	40006000 	.word	0x40006000
    5fa0:	50000300 	.word	0x50000300
    5fa4:	20000144 	.word	0x20000144

00005fa8 <nrfx_power_init>:
    return m_usbevt_handler;
}
#endif

nrfx_err_t nrfx_power_init(nrfx_power_config_t const * p_config)
{
    5fa8:	b510      	push	{r4, lr}
    NRFX_ASSERT(p_config);
    if (m_initialized)
    5faa:	4c18      	ldr	r4, [pc, #96]	; (600c <nrfx_power_init+0x64>)
    5fac:	7823      	ldrb	r3, [r4, #0]
    5fae:	bb53      	cbnz	r3, 6006 <nrfx_power_init+0x5e>
    {
        return NRFX_ERROR_ALREADY_INITIALIZED;
    }

#if NRF_POWER_HAS_DCDCEN_VDDH
    nrf_power_dcdcen_vddh_set(NRF_POWER, p_config->dcdcenhv);
    5fb0:	7802      	ldrb	r2, [r0, #0]
    if (enable && nrf52_errata_197())
    5fb2:	f3c2 0340 	ubfx	r3, r2, #1, #1
    5fb6:	0792      	lsls	r2, r2, #30
    5fb8:	d512      	bpl.n	5fe0 <nrfx_power_init+0x38>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5fba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5fbe:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    5fc2:	2a08      	cmp	r2, #8
    5fc4:	d10b      	bne.n	5fde <nrfx_power_init+0x36>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5fc6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    5fca:	2b05      	cmp	r3, #5
    5fcc:	d807      	bhi.n	5fde <nrfx_power_init+0x36>
    5fce:	4a10      	ldr	r2, [pc, #64]	; (6010 <nrfx_power_init+0x68>)
    5fd0:	5cd3      	ldrb	r3, [r2, r3]
    5fd2:	b123      	cbz	r3, 5fde <nrfx_power_init+0x36>
        *(volatile uint32_t *)0x40000638ul = 1ul;
    5fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5fd8:	2201      	movs	r2, #1
    5fda:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    5fde:	2301      	movs	r3, #1
    5fe0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5fe4:	f8c2 3580 	str.w	r3, [r2, #1408]	; 0x580
#elif NRF_REGULATORS_HAS_DCDCEN_VDDH
    nrf_regulators_dcdcen_vddh_set(NRF_REGULATORS, p_config->dcdcenhv);
#endif

#if NRF_POWER_HAS_DCDCEN
    nrf_power_dcdcen_set(NRF_POWER, p_config->dcdcen);
    5fe8:	7803      	ldrb	r3, [r0, #0]
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    5fea:	f003 0301 	and.w	r3, r3, #1
    5fee:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5ff2:	2000      	movs	r0, #0
    5ff4:	f7fd fa56 	bl	34a4 <arch_irq_is_enabled>
    5ff8:	b908      	cbnz	r0, 5ffe <nrfx_power_init+0x56>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5ffa:	f7fd fa31 	bl	3460 <arch_irq_enable>
#endif
#endif // defined(REGULATORS_PRESENT)

    nrfx_power_clock_irq_init();

    m_initialized = true;
    5ffe:	2301      	movs	r3, #1
    return NRFX_SUCCESS;
    6000:	4804      	ldr	r0, [pc, #16]	; (6014 <nrfx_power_init+0x6c>)
    m_initialized = true;
    6002:	7023      	strb	r3, [r4, #0]
}
    6004:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
    6006:	4804      	ldr	r0, [pc, #16]	; (6018 <nrfx_power_init+0x70>)
    6008:	e7fc      	b.n	6004 <nrfx_power_init+0x5c>
    600a:	bf00      	nop
    600c:	20001582 	.word	0x20001582
    6010:	0000abc5 	.word	0x0000abc5
    6014:	0bad0000 	.word	0x0bad0000
    6018:	0bad000c 	.word	0x0bad000c

0000601c <nrfx_power_usbevt_uninit>:
    p_reg->INTENCLR = mask;
    601c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6020:	f44f 7260 	mov.w	r2, #896	; 0x380
    6024:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}

void nrfx_power_usbevt_uninit(void)
{
    nrfx_power_usbevt_disable();
    m_usbevt_handler = NULL;
    6028:	4b01      	ldr	r3, [pc, #4]	; (6030 <nrfx_power_usbevt_uninit+0x14>)
    602a:	2200      	movs	r2, #0
    602c:	601a      	str	r2, [r3, #0]
}
    602e:	4770      	bx	lr
    6030:	200012a4 	.word	0x200012a4

00006034 <nrfx_power_usbevt_init>:
{
    6034:	b508      	push	{r3, lr}
    nrfx_power_usbevt_uninit();
    6036:	f7ff fff1 	bl	601c <nrfx_power_usbevt_uninit>
    if (p_config->handler != NULL)
    603a:	6803      	ldr	r3, [r0, #0]
    603c:	b10b      	cbz	r3, 6042 <nrfx_power_usbevt_init+0xe>
        m_usbevt_handler = p_config->handler;
    603e:	4a01      	ldr	r2, [pc, #4]	; (6044 <nrfx_power_usbevt_init+0x10>)
    6040:	6013      	str	r3, [r2, #0]
}
    6042:	bd08      	pop	{r3, pc}
    6044:	200012a4 	.word	0x200012a4

00006048 <nrfx_power_irq_handler>:

#endif /* NRF_POWER_HAS_USBREG */


void nrfx_power_irq_handler(void)
{
    6048:	b510      	push	{r4, lr}
    return p_reg->INTENSET;
    604a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    604e:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    uint32_t enabled = nrf_power_int_enable_get(NRF_POWER);
    /* Prevent "unused variable" warning when all below blocks are disabled. */
    (void)enabled;

#if NRFX_POWER_SUPPORTS_POFCON
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    6052:	0762      	lsls	r2, r4, #29
    6054:	d507      	bpl.n	6066 <nrfx_power_irq_handler+0x1e>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_POFWARN))
    6056:	f44f 7084 	mov.w	r0, #264	; 0x108
    605a:	f003 fd51 	bl	9b00 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    605e:	b110      	cbz	r0, 6066 <nrfx_power_irq_handler+0x1e>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_pofwarn_handler != NULL);
        m_pofwarn_handler();
    6060:	4b1e      	ldr	r3, [pc, #120]	; (60dc <nrfx_power_irq_handler+0x94>)
    6062:	681b      	ldr	r3, [r3, #0]
    6064:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_SLEEPEVT
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    6066:	06a3      	lsls	r3, r4, #26
    6068:	d508      	bpl.n	607c <nrfx_power_irq_handler+0x34>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER))
    606a:	f44f 708a 	mov.w	r0, #276	; 0x114
    606e:	f003 fd47 	bl	9b00 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    6072:	b118      	cbz	r0, 607c <nrfx_power_irq_handler+0x34>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_ENTER);
    6074:	4b1a      	ldr	r3, [pc, #104]	; (60e0 <nrfx_power_irq_handler+0x98>)
    6076:	2000      	movs	r0, #0
    6078:	681b      	ldr	r3, [r3, #0]
    607a:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    607c:	0660      	lsls	r0, r4, #25
    607e:	d508      	bpl.n	6092 <nrfx_power_irq_handler+0x4a>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPEXIT))
    6080:	f44f 708c 	mov.w	r0, #280	; 0x118
    6084:	f003 fd3c 	bl	9b00 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    6088:	b118      	cbz	r0, 6092 <nrfx_power_irq_handler+0x4a>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_EXIT);
    608a:	4b15      	ldr	r3, [pc, #84]	; (60e0 <nrfx_power_irq_handler+0x98>)
    608c:	2001      	movs	r0, #1
    608e:	681b      	ldr	r3, [r3, #0]
    6090:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_USBREG
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    6092:	0621      	lsls	r1, r4, #24
    6094:	d508      	bpl.n	60a8 <nrfx_power_irq_handler+0x60>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBDETECTED))
    6096:	f44f 708e 	mov.w	r0, #284	; 0x11c
    609a:	f003 fd31 	bl	9b00 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    609e:	b118      	cbz	r0, 60a8 <nrfx_power_irq_handler+0x60>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_DETECTED);
    60a0:	4b10      	ldr	r3, [pc, #64]	; (60e4 <nrfx_power_irq_handler+0x9c>)
    60a2:	2000      	movs	r0, #0
    60a4:	681b      	ldr	r3, [r3, #0]
    60a6:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    60a8:	05e2      	lsls	r2, r4, #23
    60aa:	d508      	bpl.n	60be <nrfx_power_irq_handler+0x76>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBREMOVED))
    60ac:	f44f 7090 	mov.w	r0, #288	; 0x120
    60b0:	f003 fd26 	bl	9b00 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    60b4:	b118      	cbz	r0, 60be <nrfx_power_irq_handler+0x76>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_REMOVED);
    60b6:	4b0b      	ldr	r3, [pc, #44]	; (60e4 <nrfx_power_irq_handler+0x9c>)
    60b8:	2001      	movs	r0, #1
    60ba:	681b      	ldr	r3, [r3, #0]
    60bc:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    60be:	05a3      	lsls	r3, r4, #22
    60c0:	d50a      	bpl.n	60d8 <nrfx_power_irq_handler+0x90>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBPWRRDY))
    60c2:	f44f 7092 	mov.w	r0, #292	; 0x124
    60c6:	f003 fd1b 	bl	9b00 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    60ca:	b128      	cbz	r0, 60d8 <nrfx_power_irq_handler+0x90>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    60cc:	4b05      	ldr	r3, [pc, #20]	; (60e4 <nrfx_power_irq_handler+0x9c>)
    }
#endif
}
    60ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    60d2:	681b      	ldr	r3, [r3, #0]
    60d4:	2002      	movs	r0, #2
    60d6:	4718      	bx	r3
}
    60d8:	bd10      	pop	{r4, pc}
    60da:	bf00      	nop
    60dc:	200012ac 	.word	0x200012ac
    60e0:	200012a8 	.word	0x200012a8
    60e4:	200012a4 	.word	0x200012a4

000060e8 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
    60e8:	b530      	push	{r4, r5, lr}
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    60ea:	f000 041f 	and.w	r4, r0, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    60ee:	0940      	lsrs	r0, r0, #5
    60f0:	d011      	beq.n	6116 <nrf_gpio_cfg.constprop.0+0x2e>
    60f2:	2801      	cmp	r0, #1
    60f4:	d112      	bne.n	611c <nrf_gpio_cfg.constprop.0+0x34>
    60f6:	480c      	ldr	r0, [pc, #48]	; (6128 <nrf_gpio_cfg.constprop.0+0x40>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    60f8:	eb00 0084 	add.w	r0, r0, r4, lsl #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)  |
    60fc:	021b      	lsls	r3, r3, #8
    uint32_t cnf = reg->PIN_CNF[pin_number];
    60fe:	f8d0 5700 	ldr.w	r5, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    6102:	4c0a      	ldr	r4, [pc, #40]	; (612c <nrf_gpio_cfg.constprop.0+0x44>)
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)    |
    6104:	ea43 0282 	orr.w	r2, r3, r2, lsl #2
    cnf &= ~to_update;
    6108:	402c      	ands	r4, r5
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)    |
    610a:	ea42 0141 	orr.w	r1, r2, r1, lsl #1
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)      |
    610e:	4321      	orrs	r1, r4
    reg->PIN_CNF[pin_number] = cnf;
    6110:	f8c0 1700 	str.w	r1, [r0, #1792]	; 0x700
}
    6114:	bd30      	pop	{r4, r5, pc}
        NRF_INTERNAL_GPIO_PORT_EXTRACT(p_port);
    6116:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    611a:	e7ed      	b.n	60f8 <nrf_gpio_cfg.constprop.0+0x10>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    611c:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    6120:	2300      	movs	r3, #0
    6122:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    6126:	deff      	udf	#255	; 0xff
    6128:	50000300 	.word	0x50000300
    612c:	fffcf8f0 	.word	0xfffcf8f0

00006130 <twim_configure>:
    return transfer_complete;
}

static void twim_configure(nrfx_twim_t const *        p_instance,
                           nrfx_twim_config_t const * p_config)
{
    6130:	b410      	push	{r4}
 * @param[in] p_config Pointer to the peripheral configuration structure.
 */
NRFY_STATIC_INLINE void nrfy_twim_periph_configure(NRF_TWIM_Type *            p_reg,
                                                   nrfy_twim_config_t const * p_config)
{
    if (!p_config->skip_psel_cfg)
    6132:	7bcc      	ldrb	r4, [r1, #15]
    {
        .pins = {
            .scl_pin = p_config->scl_pin,
            .sda_pin = p_config->sda_pin
        },
        .frequency     = p_config->frequency,
    6134:	688a      	ldr	r2, [r1, #8]
        .skip_psel_cfg = p_config->skip_psel_cfg
    };

    nrfy_twim_periph_configure(p_instance->p_twim, &nrfy_config);
    6136:	6803      	ldr	r3, [r0, #0]
    6138:	b92c      	cbnz	r4, 6146 <twim_configure+0x16>
            .sda_pin = p_config->sda_pin
    613a:	e9d1 4100 	ldrd	r4, r1, [r1]
    p_reg->PSEL.SCL = scl_pin;
    613e:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    6142:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}

NRF_STATIC_INLINE void nrf_twim_frequency_set(NRF_TWIM_Type * p_reg,
                                              nrf_twim_frequency_t frequency)
{
    p_reg->FREQUENCY = frequency;
    6146:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    if (m_cb[p_instance->drv_inst_idx].handler)
    614a:	7903      	ldrb	r3, [r0, #4]
    614c:	2228      	movs	r2, #40	; 0x28
    614e:	4353      	muls	r3, r2
    6150:	4a05      	ldr	r2, [pc, #20]	; (6168 <twim_configure+0x38>)
    6152:	58d3      	ldr	r3, [r2, r3]
    6154:	b12b      	cbz	r3, 6162 <twim_configure+0x32>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    6156:	6800      	ldr	r0, [r0, #0]
    {
        nrfy_twim_int_init(p_instance->p_twim, 0, p_config->interrupt_priority, false);
    }
}
    6158:	bc10      	pop	{r4}
    __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_SUSPENDED);
    __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_ERROR);
    nrf_barrier_w();

    NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_reg), irq_priority);
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_reg));
    615a:	f340 3007 	sbfx	r0, r0, #12, #8
    615e:	f7fd b97f 	b.w	3460 <arch_irq_enable>
    6162:	bc10      	pop	{r4}
    6164:	4770      	bx	lr
    6166:	bf00      	nop
    6168:	200012b0 	.word	0x200012b0

0000616c <nrfx_twim_init>:

nrfx_err_t nrfx_twim_init(nrfx_twim_t const *        p_instance,
                          nrfx_twim_config_t const * p_config,
                          nrfx_twim_evt_handler_t    event_handler,
                          void *                     p_context)
{
    616c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_ASSERT(p_config);
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    6170:	f890 9004 	ldrb.w	r9, [r0, #4]
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6174:	4d1c      	ldr	r5, [pc, #112]	; (61e8 <nrfx_twim_init+0x7c>)
{
    6176:	4607      	mov	r7, r0
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6178:	2028      	movs	r0, #40	; 0x28
    617a:	fb00 f009 	mul.w	r0, r0, r9
    617e:	182e      	adds	r6, r5, r0
{
    6180:	460c      	mov	r4, r1
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6182:	f896 1022 	ldrb.w	r1, [r6, #34]	; 0x22
    6186:	bb69      	cbnz	r1, 61e4 <nrfx_twim_init+0x78>
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler         = event_handler;
    p_cb->p_context       = p_context;
    p_cb->int_mask        = 0;
    6188:	60b1      	str	r1, [r6, #8]
    p_cb->handler         = event_handler;
    618a:	502a      	str	r2, [r5, r0]
    p_cb->p_context       = p_context;
    618c:	6073      	str	r3, [r6, #4]
    p_cb->repeated        = false;
    618e:	f886 1025 	strb.w	r1, [r6, #37]	; 0x25
    p_cb->busy            = false;
    6192:	f886 1024 	strb.w	r1, [r6, #36]	; 0x24

    if (p_config)
    6196:	b1e4      	cbz	r4, 61d2 <nrfx_twim_init+0x66>
    {
        p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    6198:	f894 800e 	ldrb.w	r8, [r4, #14]
    619c:	f886 8027 	strb.w	r8, [r6, #39]	; 0x27
   if (!p_config->skip_gpio_cfg)
    61a0:	f1b8 0f00 	cmp.w	r8, #0
    61a4:	d10b      	bne.n	61be <nrfx_twim_init+0x52>
    nrf_gpio_cfg(pin_number, dir, input, pull, drive, sense);
    61a6:	6820      	ldr	r0, [r4, #0]
    61a8:	2306      	movs	r3, #6
    61aa:	2203      	movs	r2, #3
    61ac:	4641      	mov	r1, r8
    61ae:	f7ff ff9b 	bl	60e8 <nrf_gpio_cfg.constprop.0>
    61b2:	6860      	ldr	r0, [r4, #4]
    61b4:	2306      	movs	r3, #6
    61b6:	2203      	movs	r2, #3
    61b8:	4641      	mov	r1, r8
    61ba:	f7ff ff95 	bl	60e8 <nrf_gpio_cfg.constprop.0>
        if (!pins_configure(p_config))
        {
            return NRFX_ERROR_INVALID_PARAM;
        }

        p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    61be:	2328      	movs	r3, #40	; 0x28
    61c0:	fb03 5309 	mla	r3, r3, r9, r5
    61c4:	7b62      	ldrb	r2, [r4, #13]
    61c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        #if NRFX_CHECK(NRFX_TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED)
        p_cb->bus_frequency   = (nrf_twim_frequency_t)p_config->frequency;
        #endif

        twim_configure(p_instance, p_config);
    61ca:	4621      	mov	r1, r4
    61cc:	4638      	mov	r0, r7
    61ce:	f7ff ffaf 	bl	6130 <twim_configure>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    61d2:	2328      	movs	r3, #40	; 0x28
    61d4:	fb03 5509 	mla	r5, r3, r9, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    61d8:	4804      	ldr	r0, [pc, #16]	; (61ec <nrfx_twim_init+0x80>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    61da:	2301      	movs	r3, #1
    61dc:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
}
    61e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return err_code;
    61e4:	4802      	ldr	r0, [pc, #8]	; (61f0 <nrfx_twim_init+0x84>)
    61e6:	e7fb      	b.n	61e0 <nrfx_twim_init+0x74>
    61e8:	200012b0 	.word	0x200012b0
    61ec:	0bad0000 	.word	0x0bad0000
    61f0:	0bad0005 	.word	0x0bad0005

000061f4 <nrfx_twim_enable>:
void nrfx_twim_enable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);

    nrfy_twim_enable(p_instance->p_twim);
    61f4:	6803      	ldr	r3, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    61f6:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    61f8:	2106      	movs	r1, #6
    61fa:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500

    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    61fe:	4b04      	ldr	r3, [pc, #16]	; (6210 <nrfx_twim_enable+0x1c>)
    6200:	2128      	movs	r1, #40	; 0x28
    6202:	fb01 3302 	mla	r3, r1, r2, r3
    6206:	2202      	movs	r2, #2
    6208:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    NRFX_LOG_INFO("Instance enabled: %d.", p_instance->drv_inst_idx);
}
    620c:	4770      	bx	lr
    620e:	bf00      	nop
    6210:	200012b0 	.word	0x200012b0

00006214 <nrfx_twim_disable>:

void nrfx_twim_disable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    6214:	7902      	ldrb	r2, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);

    p_cb->int_mask = 0;
    6216:	4b0c      	ldr	r3, [pc, #48]	; (6248 <nrfx_twim_disable+0x34>)
    6218:	2128      	movs	r1, #40	; 0x28
    621a:	fb01 3302 	mla	r3, r1, r2, r3
    621e:	2100      	movs	r1, #0
    6220:	6099      	str	r1, [r3, #8]
    nrfy_twim_stop(p_instance->p_twim);
    6222:	6802      	ldr	r2, [r0, #0]
    p_reg->INTENCLR = mask;
    6224:	4809      	ldr	r0, [pc, #36]	; (624c <nrfx_twim_disable+0x38>)
    6226:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    622a:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    622e:	f420 50bc 	bic.w	r0, r0, #6016	; 0x1780
    6232:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    6236:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    623a:	2201      	movs	r2, #1
    623c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    p_cb->busy = false;
    6240:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
    NRFX_LOG_INFO("Instance disabled: %d.", p_instance->drv_inst_idx);
}
    6244:	4770      	bx	lr
    6246:	bf00      	nop
    6248:	200012b0 	.word	0x200012b0
    624c:	019c0202 	.word	0x019c0202

00006250 <nrfx_twim_xfer>:


nrfx_err_t nrfx_twim_xfer(nrfx_twim_t           const * p_instance,
                          nrfx_twim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    6250:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    p_cb->error = false;
    6254:	4db0      	ldr	r5, [pc, #704]	; (6518 <nrfx_twim_xfer+0x2c8>)
    NRFX_ASSERT(TWIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
                                     p_xfer_desc->primary_length,
                                     p_xfer_desc->secondary_length));

    nrfx_err_t err_code = NRFX_SUCCESS;
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    6256:	f890 9004 	ldrb.w	r9, [r0, #4]
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length *
                           sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    625a:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
    625c:	2328      	movs	r3, #40	; 0x28
    625e:	fb03 5309 	mla	r3, r3, r9, r5
{
    6262:	4690      	mov	r8, r2
    p_cb->error = false;
    6264:	2200      	movs	r2, #0
    6266:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    if (p_xfer_desc->primary_length != 0 &&
    626a:	684b      	ldr	r3, [r1, #4]
{
    626c:	460e      	mov	r6, r1
    if (p_xfer_desc->primary_length != 0 &&
    626e:	b133      	cbz	r3, 627e <nrfx_twim_xfer+0x2e>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    6270:	68cb      	ldr	r3, [r1, #12]
    6272:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    6276:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    627a:	f040 8185 	bne.w	6588 <nrfx_twim_xfer+0x338>
    if ((p_xfer_desc->type == NRFX_TWIM_XFER_TXTX ||
    627e:	7833      	ldrb	r3, [r6, #0]
    6280:	3b02      	subs	r3, #2
    6282:	2b01      	cmp	r3, #1
    6284:	d806      	bhi.n	6294 <nrfx_twim_xfer+0x44>
    6286:	6933      	ldr	r3, [r6, #16]
    6288:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
         p_xfer_desc->type == NRFX_TWIM_XFER_TXRX) &&
    628c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    6290:	f040 817a 	bne.w	6588 <nrfx_twim_xfer+0x338>
    p_reg->INTENCLR = mask;
    6294:	4ba1      	ldr	r3, [pc, #644]	; (651c <nrfx_twim_xfer+0x2cc>)
    6296:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    if (p_cb->busy)
    629a:	2328      	movs	r3, #40	; 0x28
    629c:	fb03 5309 	mla	r3, r3, r9, r5
    62a0:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
    62a4:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    62a8:	b139      	cbz	r1, 62ba <nrfx_twim_xfer+0x6a>
        nrfy_twim_int_enable(p_twim, p_cb->int_mask);
    62aa:	689b      	ldr	r3, [r3, #8]
        return err_code;
    62ac:	f8df b270 	ldr.w	fp, [pc, #624]	; 6520 <nrfx_twim_xfer+0x2d0>
    p_reg->INTENSET = mask;
    62b0:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    62b4:	4658      	mov	r0, fp
    62b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false : true;
    62ba:	f018 0f14 	tst.w	r8, #20
    62be:	bf0c      	ite	eq
    62c0:	2101      	moveq	r1, #1
    62c2:	2100      	movne	r1, #0
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    62c4:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
    p_cb->xfer_type = p_xfer_desc->type;
    62c8:	7831      	ldrb	r1, [r6, #0]
    62ca:	f883 1020 	strb.w	r1, [r3, #32]
    p_cb->address   = p_xfer_desc->address;
    62ce:	7871      	ldrb	r1, [r6, #1]
    62d0:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
    p_cb->xfer_desc_primary.p_buffer   = p_xfer_desc->p_primary_buf;
    62d4:	68f1      	ldr	r1, [r6, #12]
    62d6:	60d9      	str	r1, [r3, #12]
    p_cb->xfer_desc_primary.length     = p_xfer_desc->primary_length;
    62d8:	6871      	ldr	r1, [r6, #4]
    62da:	6119      	str	r1, [r3, #16]
    p_cb->xfer_desc_secondary.p_buffer = p_xfer_desc->p_secondary_buf;
    62dc:	6931      	ldr	r1, [r6, #16]
    62de:	6159      	str	r1, [r3, #20]
    p_cb->xfer_desc_secondary.length   = p_xfer_desc->secondary_length;
    62e0:	68b1      	ldr	r1, [r6, #8]
    62e2:	6199      	str	r1, [r3, #24]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    62e4:	f3c8 1100 	ubfx	r1, r8, #4, #1
    62e8:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    p_cb->flags = flags;
    62ec:	f8c3 801c 	str.w	r8, [r3, #28]
}

NRF_STATIC_INLINE void nrf_twim_address_set(NRF_TWIM_Type * p_reg,
                                            uint8_t address)
{
    p_reg->ADDRESS = address;
    62f0:	7873      	ldrb	r3, [r6, #1]
    62f2:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62f6:	f8c4 2160 	str.w	r2, [r4, #352]	; 0x160
    62fa:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    62fe:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
    6302:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    6306:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
    630a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    630e:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
    6312:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 * @param[in] p_reg  Pointer to the structure of registers of the peripheral.
 * @param[in] enable True if TX list feature is to be enabled, false otherwise.
 */
NRFY_STATIC_INLINE void nrfy_twim_tx_list_set(NRF_TWIM_Type * p_reg, bool enable)
{
    if (enable)
    6316:	f018 0301 	ands.w	r3, r8, #1
}

#if NRF_TWIM_HAS_ARRAY_LIST
NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
    631a:	bf18      	it	ne
    631c:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
    631e:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
 * @param[in] p_reg  Pointer to the structure of registers of the peripheral.
 * @param[in] enable True if RX list feature is to be enabled, false otherwise.
 */
NRFY_STATIC_INLINE void nrfy_twim_rx_list_set(NRF_TWIM_Type * p_reg, bool enable)
{
    if (enable)
    6322:	f018 0302 	ands.w	r3, r8, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
    6326:	bf18      	it	ne
    6328:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
    632a:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
    632e:	7833      	ldrb	r3, [r6, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    6330:	eb09 0789 	add.w	r7, r9, r9, lsl #2
    6334:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
    switch (p_xfer_desc->type)
    6338:	2b03      	cmp	r3, #3
    633a:	f200 80a3 	bhi.w	6484 <nrfx_twim_xfer+0x234>
    633e:	e8df f003 	tbb	[pc, r3]
    6342:	9879      	.short	0x9879
    6344:	0262      	.short	0x0262
    p_reg->SHORTS = mask;
    6346:	f44f 7380 	mov.w	r3, #256	; 0x100
    634a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    634e:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
    6352:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    6356:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    635a:	2301      	movs	r3, #1
    635c:	60a3      	str	r3, [r4, #8]
    uint32_t evt_mask = __nrfy_internal_twim_events_process(p_reg, mask, p_xfer);
    635e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    6362:	4620      	mov	r0, r4
    6364:	f003 fc2f 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
            while (nrfy_twim_events_process(p_twim,
    6368:	2800      	cmp	r0, #0
    636a:	d1f8      	bne.n	635e <nrfx_twim_xfer+0x10e>
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    636c:	e9d7 2305 	ldrd	r2, r3, [r7, #20]
    6370:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    6374:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    6378:	2328      	movs	r3, #40	; 0x28
    637a:	fb03 5309 	mla	r3, r3, r9, r5
    637e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    6382:	609a      	str	r2, [r3, #8]
    nrfx_err_t err_code = NRFX_SUCCESS;
    6384:	f8df b19c 	ldr.w	fp, [pc, #412]	; 6524 <nrfx_twim_xfer+0x2d4>
            nrfy_twim_rx_start(p_twim, p_cb->handler ? NULL : &p_cb->xfer_desc_primary);
    6388:	2228      	movs	r2, #40	; 0x28
    638a:	fb02 f209 	mul.w	r2, r2, r9
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    638e:	f018 0a08 	ands.w	sl, r8, #8
            nrfy_twim_rx_start(p_twim, p_cb->handler ? NULL : &p_cb->xfer_desc_primary);
    6392:	58ab      	ldr	r3, [r5, r2]
    6394:	eb05 0002 	add.w	r0, r5, r2
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    6398:	d113      	bne.n	63c2 <nrfx_twim_xfer+0x172>
    639a:	7831      	ldrb	r1, [r6, #0]
    639c:	2903      	cmp	r1, #3
    639e:	d010      	beq.n	63c2 <nrfx_twim_xfer+0x172>
        if (p_xfer_desc->type == NRFX_TWIM_XFER_RX)
    63a0:	2901      	cmp	r1, #1
    63a2:	f040 8085 	bne.w	64b0 <nrfx_twim_xfer+0x260>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    63a6:	6021      	str	r1, [r4, #0]
            nrfy_twim_rx_start(p_twim, p_cb->handler ? NULL : &p_cb->xfer_desc_primary);
    63a8:	2b00      	cmp	r3, #0
    63aa:	d06e      	beq.n	648a <nrfx_twim_xfer+0x23a>
        if (p_xfer_desc->primary_length == 0 && p_cb->handler)
    63ac:	2228      	movs	r2, #40	; 0x28
    63ae:	fb02 f209 	mul.w	r2, r2, r9
    63b2:	6871      	ldr	r1, [r6, #4]
    63b4:	58aa      	ldr	r2, [r5, r2]
    63b6:	b921      	cbnz	r1, 63c2 <nrfx_twim_xfer+0x172>
    63b8:	2a00      	cmp	r2, #0
    63ba:	f000 80bb 	beq.w	6534 <nrfx_twim_xfer+0x2e4>
    63be:	2201      	movs	r2, #1
    63c0:	6162      	str	r2, [r4, #20]
    if (p_cb->handler)
    63c2:	2228      	movs	r2, #40	; 0x28
    63c4:	fb02 f209 	mul.w	r2, r2, r9
    63c8:	18a9      	adds	r1, r5, r2
    63ca:	58aa      	ldr	r2, [r5, r2]
    63cc:	2a00      	cmp	r2, #0
    63ce:	f000 80b1 	beq.w	6534 <nrfx_twim_xfer+0x2e4>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
    63d2:	f018 0f04 	tst.w	r8, #4
            p_cb->int_mask = 0;
    63d6:	bf1c      	itt	ne
    63d8:	2200      	movne	r2, #0
    63da:	608a      	strne	r2, [r1, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
    63dc:	f018 0f40 	tst.w	r8, #64	; 0x40
    63e0:	d106      	bne.n	63f0 <nrfx_twim_xfer+0x1a0>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
    63e2:	2228      	movs	r2, #40	; 0x28
    63e4:	fb02 5209 	mla	r2, r2, r9, r5
    63e8:	6891      	ldr	r1, [r2, #8]
    63ea:	f041 0102 	orr.w	r1, r1, #2
    63ee:	6091      	str	r1, [r2, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
    63f0:	2228      	movs	r2, #40	; 0x28
    63f2:	fb02 5209 	mla	r2, r2, r9, r5
    63f6:	6891      	ldr	r1, [r2, #8]
    63f8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
    63fc:	6091      	str	r1, [r2, #8]
        nrfy_twim_int_enable(p_twim, p_cb->int_mask);
    63fe:	6892      	ldr	r2, [r2, #8]
    p_reg->INTENSET = mask;
    6400:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
NRFY_STATIC_INLINE void nrfy_twim_int_enable(NRF_TWIM_Type * p_reg,
                                             uint32_t        mask)
{
    nrf_twim_int_enable(p_reg, mask);
    nrf_barrier_w();
}
    6404:	e756      	b.n	62b4 <nrfx_twim_xfer+0x64>
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    6406:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
    640a:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    640e:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6412:	e9d7 2305 	ldrd	r2, r3, [r7, #20]
    6416:	f8c4 2534 	str.w	r2, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    641a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    641e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    6422:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6426:	2301      	movs	r3, #1
    6428:	6223      	str	r3, [r4, #32]
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    642a:	2328      	movs	r3, #40	; 0x28
    642c:	fb03 5309 	mla	r3, r3, r9, r5
    6430:	2202      	movs	r2, #2
    6432:	e7a6      	b.n	6382 <nrfx_twim_xfer+0x132>
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    6434:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
            if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
    6438:	f018 0f20 	tst.w	r8, #32
    643c:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    6440:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    6444:	f04f 0328 	mov.w	r3, #40	; 0x28
    p_reg->SHORTS = mask;
    6448:	bf15      	itete	ne
    644a:	f44f 7280 	movne.w	r2, #256	; 0x100
    644e:	f44f 7200 	moveq.w	r2, #512	; 0x200
                p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    6452:	fb03 5309 	mlane	r3, r3, r9, r5
                p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    6456:	fb03 5309 	mlaeq	r3, r3, r9, r5
    645a:	bf15      	itete	ne
    645c:	f8c4 2200 	strne.w	r2, [r4, #512]	; 0x200
    6460:	f8c4 2200 	streq.w	r2, [r4, #512]	; 0x200
                p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    6464:	f44f 2280 	movne.w	r2, #262144	; 0x40000
                p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    6468:	2202      	moveq	r2, #2
    646a:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    646c:	2301      	movs	r3, #1
    646e:	6223      	str	r3, [r4, #32]
}
    6470:	e788      	b.n	6384 <nrfx_twim_xfer+0x134>
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6472:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
    6476:	f8c4 2534 	str.w	r2, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    647a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    647e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    6482:	e7ce      	b.n	6422 <nrfx_twim_xfer+0x1d2>
    switch (p_xfer_desc->type)
    6484:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 6528 <nrfx_twim_xfer+0x2d8>
    6488:	e77e      	b.n	6388 <nrfx_twim_xfer+0x138>
        if (p_xfer->length == 0)
    648a:	6902      	ldr	r2, [r0, #16]
    648c:	b902      	cbnz	r2, 6490 <nrfx_twim_xfer+0x240>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    648e:	6161      	str	r1, [r4, #20]
            evt_mask = __nrfy_internal_twim_events_process(p_reg, mask, p_xfer);
    6490:	4926      	ldr	r1, [pc, #152]	; (652c <nrfx_twim_xfer+0x2dc>)
        while (!(evt_mask & (NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_SUSPENDED) |
    6492:	f8df a09c 	ldr.w	sl, [pc, #156]	; 6530 <nrfx_twim_xfer+0x2e0>
            evt_mask = __nrfy_internal_twim_events_process(p_reg, mask, p_xfer);
    6496:	4620      	mov	r0, r4
    6498:	f003 fb95 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
            if (evt_mask & NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_ERROR))
    649c:	2201      	movs	r2, #1
    649e:	f410 7f00 	tst.w	r0, #512	; 0x200
    64a2:	bf18      	it	ne
    64a4:	6162      	strne	r2, [r4, #20]
        while (!(evt_mask & (NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_SUSPENDED) |
    64a6:	ea10 0f0a 	tst.w	r0, sl
            if (evt_mask & NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_ERROR))
    64aa:	4920      	ldr	r1, [pc, #128]	; (652c <nrfx_twim_xfer+0x2dc>)
        while (!(evt_mask & (NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_SUSPENDED) |
    64ac:	d0f3      	beq.n	6496 <nrfx_twim_xfer+0x246>
    64ae:	e77d      	b.n	63ac <nrfx_twim_xfer+0x15c>
            nrfy_twim_tx_start(p_twim, p_cb->handler ? NULL : &p_cb->xfer_desc_primary);
    64b0:	2101      	movs	r1, #1
    64b2:	60a1      	str	r1, [r4, #8]
    64b4:	2b00      	cmp	r3, #0
    64b6:	f47f af79 	bne.w	63ac <nrfx_twim_xfer+0x15c>
        if (p_xfer->length == 0)
    64ba:	6900      	ldr	r0, [r0, #16]
    64bc:	b318      	cbz	r0, 6506 <nrfx_twim_xfer+0x2b6>
        while (!(evt_mask & (NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_SUSPENDED) |
    64be:	4b1c      	ldr	r3, [pc, #112]	; (6530 <nrfx_twim_xfer+0x2e0>)
    64c0:	ea1a 0f03 	tst.w	sl, r3
    64c4:	f47f af72 	bne.w	63ac <nrfx_twim_xfer+0x15c>
            evt_mask = __nrfy_internal_twim_events_process(p_reg, mask, p_xfer);
    64c8:	4918      	ldr	r1, [pc, #96]	; (652c <nrfx_twim_xfer+0x2dc>)
    64ca:	4620      	mov	r0, r4
    64cc:	f003 fb7b 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
            if (evt_mask & NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_ERROR))
    64d0:	f410 7f00 	tst.w	r0, #512	; 0x200
            evt_mask = __nrfy_internal_twim_events_process(p_reg, mask, p_xfer);
    64d4:	4682      	mov	sl, r0
            if (evt_mask & NRFY_EVENT_TO_INT_BITMASK(NRF_TWIM_EVENT_ERROR))
    64d6:	d0f2      	beq.n	64be <nrfx_twim_xfer+0x26e>
                bool lasttx_triggered = __nrfy_internal_twim_events_process(p_reg,
    64d8:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    64dc:	4620      	mov	r0, r4
    64de:	f003 fb72 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
    return p_reg->SHORTS;
    64e2:	f8d4 1200 	ldr.w	r1, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
    64e6:	b180      	cbz	r0, 650a <nrfx_twim_xfer+0x2ba>
    64e8:	f411 7000 	ands.w	r0, r1, #512	; 0x200
    64ec:	d103      	bne.n	64f6 <nrfx_twim_xfer+0x2a6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    64ee:	2201      	movs	r2, #1
    64f0:	6222      	str	r2, [r4, #32]
                    evt_mask = 0;
    64f2:	4682      	mov	sl, r0
    64f4:	6162      	str	r2, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    64f6:	05cb      	lsls	r3, r1, #23
    64f8:	d5e1      	bpl.n	64be <nrfx_twim_xfer+0x26e>
                    (void)__nrfy_internal_twim_events_process(p_reg,
    64fa:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    64fe:	4620      	mov	r0, r4
    6500:	f003 fb61 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
                    evt_mask = 0;
    6504:	e004      	b.n	6510 <nrfx_twim_xfer+0x2c0>
    6506:	6161      	str	r1, [r4, #20]
}
    6508:	e7d9      	b.n	64be <nrfx_twim_xfer+0x26e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    650a:	2201      	movs	r2, #1
    650c:	6222      	str	r2, [r4, #32]
    650e:	6162      	str	r2, [r4, #20]
                    evt_mask = 0;
    6510:	f04f 0a00 	mov.w	sl, #0
    6514:	e7d3      	b.n	64be <nrfx_twim_xfer+0x26e>
    6516:	bf00      	nop
    6518:	200012b0 	.word	0x200012b0
    651c:	019c0202 	.word	0x019c0202
    6520:	0bad000b 	.word	0x0bad000b
    6524:	0bad0000 	.word	0x0bad0000
    6528:	0bad0004 	.word	0x0bad0004
    652c:	00040202 	.word	0x00040202
    6530:	00040002 	.word	0x00040002
        p_cb->busy = false;
    6534:	2128      	movs	r1, #40	; 0x28
    uint32_t error_source = p_reg->ERRORSRC;
    6536:	f8d4 24c4 	ldr.w	r2, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    653a:	f8c4 24c4 	str.w	r2, [r4, #1220]	; 0x4c4
    653e:	fb01 5509 	mla	r5, r1, r9, r5
    6542:	2100      	movs	r1, #0
    6544:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
        if (errorsrc)
    6548:	b18a      	cbz	r2, 656e <nrfx_twim_xfer+0x31e>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    654a:	4911      	ldr	r1, [pc, #68]	; (6590 <nrfx_twim_xfer+0x340>)
    654c:	4b11      	ldr	r3, [pc, #68]	; (6594 <nrfx_twim_xfer+0x344>)
    654e:	f012 0f01 	tst.w	r2, #1
    6552:	bf14      	ite	ne
    6554:	468b      	movne	fp, r1
    6556:	469b      	moveq	fp, r3
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    6558:	3101      	adds	r1, #1
    655a:	f012 0f02 	tst.w	r2, #2
    655e:	bf18      	it	ne
    6560:	468b      	movne	fp, r1
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    6562:	f012 0f04 	tst.w	r2, #4
    6566:	4a0c      	ldr	r2, [pc, #48]	; (6598 <nrfx_twim_xfer+0x348>)
    6568:	bf18      	it	ne
    656a:	4693      	movne	fp, r2
    656c:	e6a2      	b.n	62b4 <nrfx_twim_xfer+0x64>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
    656e:	f018 0f40 	tst.w	r8, #64	; 0x40
    6572:	f47f ae9f 	bne.w	62b4 <nrfx_twim_xfer+0x64>
                !xfer_completeness_check(p_twim, p_cb))
    6576:	4639      	mov	r1, r7
    6578:	4620      	mov	r0, r4
    657a:	f003 fae2 	bl	9b42 <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
    657e:	4a05      	ldr	r2, [pc, #20]	; (6594 <nrfx_twim_xfer+0x344>)
    6580:	2800      	cmp	r0, #0
    6582:	bf08      	it	eq
    6584:	4693      	moveq	fp, r2
    6586:	e695      	b.n	62b4 <nrfx_twim_xfer+0x64>
        return err_code;
    6588:	f8df b010 	ldr.w	fp, [pc, #16]	; 659c <nrfx_twim_xfer+0x34c>
    658c:	e692      	b.n	62b4 <nrfx_twim_xfer+0x64>
    658e:	bf00      	nop
    6590:	0bae0000 	.word	0x0bae0000
    6594:	0bad0001 	.word	0x0bad0001
    6598:	0bae0002 	.word	0x0bae0002
    659c:	0bad000a 	.word	0x0bad000a

000065a0 <nrfx_twim_0_irq_handler>:
    {
        p_cb->handler(&event, p_cb->p_context);
    }
}

NRFX_INSTANCE_IRQ_HANDLERS(TWIM, twim)
    65a0:	b570      	push	{r4, r5, r6, lr}
    uint32_t evt_mask = __nrfy_internal_twim_events_process(p_reg, mask, p_xfer);
    65a2:	4d5c      	ldr	r5, [pc, #368]	; (6714 <nrfx_twim_0_irq_handler+0x174>)
    65a4:	4c5c      	ldr	r4, [pc, #368]	; (6718 <nrfx_twim_0_irq_handler+0x178>)
    65a6:	b086      	sub	sp, #24
    65a8:	2102      	movs	r1, #2
    65aa:	4628      	mov	r0, r5
    65ac:	f003 fb0b 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
    65b0:	f44f 7100 	mov.w	r1, #512	; 0x200
    65b4:	4606      	mov	r6, r0
    65b6:	4628      	mov	r0, r5
    65b8:	f003 fb05 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
    if (nrfy_twim_events_process(p_twim,
    65bc:	b1d8      	cbz	r0, 65f6 <nrfx_twim_0_irq_handler+0x56>
        if (!stopped)
    65be:	b9e6      	cbnz	r6, 65fa <nrfx_twim_0_irq_handler+0x5a>
            nrfy_twim_int_disable(p_twim, p_cb->int_mask);
    65c0:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    65c2:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    65c6:	2302      	movs	r3, #2
    65c8:	60a3      	str	r3, [r4, #8]
            nrfy_twim_int_enable(p_twim, p_cb->int_mask);
    65ca:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
    65cc:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    65d0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    65d4:	4628      	mov	r0, r5
    65d6:	f003 faf6 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
            if (!(nrfy_twim_events_process(p_twim,
    65da:	b118      	cbz	r0, 65e4 <nrfx_twim_0_irq_handler+0x44>
    return p_reg->SHORTS;
    65dc:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
    65e0:	059b      	lsls	r3, r3, #22
    65e2:	d403      	bmi.n	65ec <nrfx_twim_0_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    65e4:	4b4b      	ldr	r3, [pc, #300]	; (6714 <nrfx_twim_0_irq_handler+0x174>)
    65e6:	2201      	movs	r2, #1
    65e8:	621a      	str	r2, [r3, #32]
    65ea:	615a      	str	r2, [r3, #20]
            p_cb->error = true;
    65ec:	2301      	movs	r3, #1
    65ee:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
NRFX_INSTANCE_IRQ_HANDLERS(TWIM, twim)
    65f2:	b006      	add	sp, #24
    65f4:	bd70      	pop	{r4, r5, r6, pc}
    if (stopped)
    65f6:	2e00      	cmp	r6, #0
    65f8:	d057      	beq.n	66aa <nrfx_twim_0_irq_handler+0x10a>
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
    65fa:	69e5      	ldr	r5, [r4, #28]
    65fc:	066e      	lsls	r6, r5, #25
    65fe:	d40a      	bmi.n	6616 <nrfx_twim_0_irq_handler+0x76>
    6600:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    6604:	b93b      	cbnz	r3, 6616 <nrfx_twim_0_irq_handler+0x76>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
    6606:	4944      	ldr	r1, [pc, #272]	; (6718 <nrfx_twim_0_irq_handler+0x178>)
    6608:	4842      	ldr	r0, [pc, #264]	; (6714 <nrfx_twim_0_irq_handler+0x174>)
    660a:	f003 fa9a 	bl	9b42 <xfer_completeness_check>
    660e:	f080 0001 	eor.w	r0, r0, #1
    6612:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    6616:	f015 0504 	ands.w	r5, r5, #4
    661a:	d124      	bne.n	6666 <nrfx_twim_0_irq_handler+0xc6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    661c:	4b3d      	ldr	r3, [pc, #244]	; (6714 <nrfx_twim_0_irq_handler+0x174>)
    if (!p_cb->repeated)
    661e:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
    6622:	f8c3 5160 	str.w	r5, [r3, #352]	; 0x160
    6626:	f8d3 1160 	ldr.w	r1, [r3, #352]	; 0x160
    662a:	f8c3 515c 	str.w	r5, [r3, #348]	; 0x15c
    662e:	f8d3 115c 	ldr.w	r1, [r3, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
    6632:	b112      	cbz	r2, 663a <nrfx_twim_0_irq_handler+0x9a>
    6634:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    6638:	b152      	cbz	r2, 6650 <nrfx_twim_0_irq_handler+0xb0>
    p_reg->SHORTS = mask;
    663a:	2200      	movs	r2, #0
    663c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                p_cb->int_mask = 0;
    6640:	60a2      	str	r2, [r4, #8]
    p_reg->INTENCLR = mask;
    6642:	4a36      	ldr	r2, [pc, #216]	; (671c <nrfx_twim_0_irq_handler+0x17c>)
    6644:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6648:	4b35      	ldr	r3, [pc, #212]	; (6720 <nrfx_twim_0_irq_handler+0x180>)
    664a:	2208      	movs	r2, #8
    664c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            event.xfer_desc.type    = p_cb->xfer_type;
    6650:	8c23      	ldrh	r3, [r4, #32]
    6652:	f8ad 3004 	strh.w	r3, [sp, #4]
            event.xfer_desc.p_primary_buf    = p_cb->xfer_desc_primary.p_buffer;
    6656:	68e3      	ldr	r3, [r4, #12]
    6658:	9304      	str	r3, [sp, #16]
            event.xfer_desc.primary_length   = p_cb->xfer_desc_primary.length;
    665a:	6923      	ldr	r3, [r4, #16]
    665c:	9302      	str	r3, [sp, #8]
            event.xfer_desc.p_secondary_buf  = p_cb->xfer_desc_secondary.p_buffer;
    665e:	6963      	ldr	r3, [r4, #20]
    6660:	9305      	str	r3, [sp, #20]
            event.xfer_desc.secondary_length = p_cb->xfer_desc_secondary.length;
    6662:	69a3      	ldr	r3, [r4, #24]
    6664:	9303      	str	r3, [sp, #12]
    uint32_t error_source = p_reg->ERRORSRC;
    6666:	4a2b      	ldr	r2, [pc, #172]	; (6714 <nrfx_twim_0_irq_handler+0x174>)
    6668:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    666c:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
    6670:	0798      	lsls	r0, r3, #30
    6672:	d449      	bmi.n	6708 <nrfx_twim_0_irq_handler+0x168>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
    6674:	0759      	lsls	r1, r3, #29
    6676:	d449      	bmi.n	670c <nrfx_twim_0_irq_handler+0x16c>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
    6678:	07da      	lsls	r2, r3, #31
    667a:	d449      	bmi.n	6710 <nrfx_twim_0_irq_handler+0x170>
    else if (p_cb->error)
    667c:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    6680:	009b      	lsls	r3, r3, #2
    6682:	b2db      	uxtb	r3, r3
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
    6684:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
    6688:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    668c:	b90b      	cbnz	r3, 6692 <nrfx_twim_0_irq_handler+0xf2>
        p_cb->busy = false;
    668e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    6692:	69e3      	ldr	r3, [r4, #28]
    6694:	075b      	lsls	r3, r3, #29
    6696:	d503      	bpl.n	66a0 <nrfx_twim_0_irq_handler+0x100>
    6698:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    669c:	2b00      	cmp	r3, #0
    669e:	d0a8      	beq.n	65f2 <nrfx_twim_0_irq_handler+0x52>
        p_cb->handler(&event, p_cb->p_context);
    66a0:	e9d4 3100 	ldrd	r3, r1, [r4]
    66a4:	4668      	mov	r0, sp
    66a6:	4798      	blx	r3
NRFX_INSTANCE_IRQ_HANDLERS(TWIM, twim)
    66a8:	e7a3      	b.n	65f2 <nrfx_twim_0_irq_handler+0x52>
    66aa:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    66ae:	4628      	mov	r0, r5
    66b0:	f003 fa89 	bl	9bc6 <__nrfy_internal_twim_events_process.constprop.0>
        if (p_cb->xfer_type == NRFX_TWIM_XFER_TX)
    66b4:	f894 3020 	ldrb.w	r3, [r4, #32]
    66b8:	b9a3      	cbnz	r3, 66e4 <nrfx_twim_0_irq_handler+0x144>
            if (!p_cb->repeated)
    66ba:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    66be:	b94b      	cbnz	r3, 66d4 <nrfx_twim_0_irq_handler+0x134>
    p_reg->SHORTS = mask;
    66c0:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
                p_cb->int_mask = 0;
    66c4:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    66c6:	4b15      	ldr	r3, [pc, #84]	; (671c <nrfx_twim_0_irq_handler+0x17c>)
    66c8:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
    66cc:	4b14      	ldr	r3, [pc, #80]	; (6720 <nrfx_twim_0_irq_handler+0x180>)
    66ce:	2208      	movs	r2, #8
    66d0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            event.xfer_desc.type    = p_cb->xfer_type;
    66d4:	2300      	movs	r3, #0
    66d6:	f88d 3004 	strb.w	r3, [sp, #4]
            event.xfer_desc.address = p_cb->address;
    66da:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
    66de:	f88d 3005 	strb.w	r3, [sp, #5]
    66e2:	e7b8      	b.n	6656 <nrfx_twim_0_irq_handler+0xb6>
    p_reg->SHORTS = mask;
    66e4:	f44f 7300 	mov.w	r3, #512	; 0x200
    66e8:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
    66ec:	f240 2302 	movw	r3, #514	; 0x202
    66f0:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    66f2:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
    66f6:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            nrfy_twim_int_enable(p_twim, p_cb->int_mask);
    66fa:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
    66fc:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6700:	2301      	movs	r3, #1
    6702:	60ab      	str	r3, [r5, #8]
    6704:	622b      	str	r3, [r5, #32]
            return;
    6706:	e774      	b.n	65f2 <nrfx_twim_0_irq_handler+0x52>
    6708:	2301      	movs	r3, #1
    670a:	e7bb      	b.n	6684 <nrfx_twim_0_irq_handler+0xe4>
    670c:	2302      	movs	r3, #2
    670e:	e7b9      	b.n	6684 <nrfx_twim_0_irq_handler+0xe4>
    6710:	2303      	movs	r3, #3
    6712:	e7b7      	b.n	6684 <nrfx_twim_0_irq_handler+0xe4>
    6714:	40003000 	.word	0x40003000
    6718:	200012b0 	.word	0x200012b0
    671c:	019c0202 	.word	0x019c0202
    6720:	e000e100 	.word	0xe000e100

00006724 <nrf52_errata_187>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6724:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6728:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    672c:	2a08      	cmp	r2, #8
    672e:	d106      	bne.n	673e <nrf52_errata_187+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6730:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    6734:	2b05      	cmp	r3, #5
    6736:	d804      	bhi.n	6742 <nrf52_errata_187+0x1e>
    6738:	4a03      	ldr	r2, [pc, #12]	; (6748 <nrf52_errata_187+0x24>)
    673a:	5cd0      	ldrb	r0, [r2, r3]
    673c:	4770      	bx	lr
                        return false;
    673e:	2000      	movs	r0, #0
    6740:	4770      	bx	lr
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6742:	2001      	movs	r0, #1
}
    6744:	4770      	bx	lr
    6746:	bf00      	nop
    6748:	0000abd5 	.word	0x0000abd5

0000674c <ep_state_access>:
 * @param ep Endpoint number.
 */
static inline usbd_ep_state_t* ep_state_access(nrfx_usbd_ep_t ep)
{
    NRFX_USBD_ASSERT_EP_VALID(ep);
    return ((NRF_USBD_EPIN_CHECK(ep) ? m_ep_state.ep_in : m_ep_state.ep_out) +
    674c:	4b05      	ldr	r3, [pc, #20]	; (6764 <ep_state_access+0x18>)
    674e:	f010 0f80 	tst.w	r0, #128	; 0x80
    6752:	f1a3 0290 	sub.w	r2, r3, #144	; 0x90
    6756:	bf08      	it	eq
    6758:	4613      	moveq	r3, r2
        NRF_USBD_EP_NR_GET(ep));
    675a:	f000 000f 	and.w	r0, r0, #15
}
    675e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    6762:	4770      	bx	lr
    6764:	20001480 	.word	0x20001480

00006768 <ev_usbreset_handler>:
 * Interrupt runtimes that would be vectorized using @ref m_isr.
 * @{
 */

static void ev_usbreset_handler(void)
{
    6768:	b507      	push	{r0, r1, r2, lr}
    m_bus_suspend = false;
    676a:	4a07      	ldr	r2, [pc, #28]	; (6788 <ev_usbreset_handler+0x20>)
    676c:	2300      	movs	r3, #0
    676e:	7013      	strb	r3, [r2, #0]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    6770:	4a06      	ldr	r2, [pc, #24]	; (678c <ev_usbreset_handler+0x24>)
    6772:	7013      	strb	r3, [r2, #0]

    const nrfx_usbd_evt_t evt = {
    6774:	2301      	movs	r3, #1
    6776:	9301      	str	r3, [sp, #4]
            .type = NRFX_USBD_EVT_RESET
    };

    m_event_handler(&evt);
    6778:	4b05      	ldr	r3, [pc, #20]	; (6790 <ev_usbreset_handler+0x28>)
    677a:	a801      	add	r0, sp, #4
    677c:	681b      	ldr	r3, [r3, #0]
    677e:	4798      	blx	r3
}
    6780:	b003      	add	sp, #12
    6782:	f85d fb04 	ldr.w	pc, [sp], #4
    6786:	bf00      	nop
    6788:	20001585 	.word	0x20001585
    678c:	20001584 	.word	0x20001584
    6790:	20001518 	.word	0x20001518

00006794 <ev_usbevent_handler>:
    };
    m_event_handler(&evt);
}

static void ev_usbevent_handler(void)
{
    6794:	b513      	push	{r0, r1, r4, lr}
    return p_reg->EVENTCAUSE;
    6796:	4b19      	ldr	r3, [pc, #100]	; (67fc <ev_usbevent_handler+0x68>)
    6798:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
    p_reg->EVENTCAUSE = flags;
    679c:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    if (event & NRF_USBD_EVENTCAUSE_ISOOUTCRC_MASK)
    {
        NRFX_LOG_DEBUG("USBD event: ISOOUTCRC");
        /* Currently no support */
    }
    if (event & NRF_USBD_EVENTCAUSE_SUSPEND_MASK)
    67a0:	05e1      	lsls	r1, r4, #23
    (void) p_reg->EVENTCAUSE;
    67a2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    67a6:	d508      	bpl.n	67ba <ev_usbevent_handler+0x26>
    {
        NRFX_LOG_DEBUG("USBD event: SUSPEND");
        m_bus_suspend = true;
    67a8:	4b15      	ldr	r3, [pc, #84]	; (6800 <ev_usbevent_handler+0x6c>)
    67aa:	2201      	movs	r2, #1
    67ac:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    67ae:	2302      	movs	r3, #2
    67b0:	9301      	str	r3, [sp, #4]
                .type = NRFX_USBD_EVT_SUSPEND
        };
        m_event_handler(&evt);
    67b2:	4b14      	ldr	r3, [pc, #80]	; (6804 <ev_usbevent_handler+0x70>)
    67b4:	a801      	add	r0, sp, #4
    67b6:	681b      	ldr	r3, [r3, #0]
    67b8:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    67ba:	05a2      	lsls	r2, r4, #22
    67bc:	d508      	bpl.n	67d0 <ev_usbevent_handler+0x3c>
    {
        NRFX_LOG_DEBUG("USBD event: RESUME");
        m_bus_suspend = false;
    67be:	4b10      	ldr	r3, [pc, #64]	; (6800 <ev_usbevent_handler+0x6c>)
    67c0:	2200      	movs	r2, #0
    67c2:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    67c4:	2303      	movs	r3, #3
    67c6:	9301      	str	r3, [sp, #4]
                .type = NRFX_USBD_EVT_RESUME
        };
        m_event_handler(&evt);
    67c8:	4b0e      	ldr	r3, [pc, #56]	; (6804 <ev_usbevent_handler+0x70>)
    67ca:	a801      	add	r0, sp, #4
    67cc:	681b      	ldr	r3, [r3, #0]
    67ce:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_WUREQ_MASK)
    67d0:	0563      	lsls	r3, r4, #21
    67d2:	d510      	bpl.n	67f6 <ev_usbevent_handler+0x62>
    {
        NRFX_LOG_DEBUG("USBD event: WUREQ (%s)", m_bus_suspend ? "In Suspend" : "Active");
        if (m_bus_suspend)
    67d4:	4b0a      	ldr	r3, [pc, #40]	; (6800 <ev_usbevent_handler+0x6c>)
    67d6:	781a      	ldrb	r2, [r3, #0]
    67d8:	b16a      	cbz	r2, 67f6 <ev_usbevent_handler+0x62>
        {
            NRFX_ASSERT(!nrf_usbd_lowpower_check(NRF_USBD));
            m_bus_suspend = false;
    67da:	2200      	movs	r2, #0
    67dc:	701a      	strb	r2, [r3, #0]
    p_reg->DPDMVALUE = ((uint32_t)val) << USBD_DPDMVALUE_STATE_Pos;
    67de:	4b07      	ldr	r3, [pc, #28]	; (67fc <ev_usbevent_handler+0x68>)
    67e0:	2201      	movs	r2, #1
    67e2:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    67e6:	659a      	str	r2, [r3, #88]	; 0x58
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    67e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58

            nrf_usbd_dpdmvalue_set(NRF_USBD, NRF_USBD_DPDMVALUE_RESUME);
            nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_DRIVEDPDM);

            const nrfx_usbd_evt_t evt = {
    67ea:	2304      	movs	r3, #4
    67ec:	9301      	str	r3, [sp, #4]
                    .type = NRFX_USBD_EVT_WUREQ
            };
            m_event_handler(&evt);
    67ee:	4b05      	ldr	r3, [pc, #20]	; (6804 <ev_usbevent_handler+0x70>)
    67f0:	a801      	add	r0, sp, #4
    67f2:	681b      	ldr	r3, [r3, #0]
    67f4:	4798      	blx	r3
        }
    }
}
    67f6:	b002      	add	sp, #8
    67f8:	bd10      	pop	{r4, pc}
    67fa:	bf00      	nop
    67fc:	40027000 	.word	0x40027000
    6800:	20001585 	.word	0x20001585
    6804:	20001518 	.word	0x20001518

00006808 <usbd_errata_187_211_begin>:
	__asm__ volatile(
    6808:	f04f 0320 	mov.w	r3, #32
    680c:	f3ef 8011 	mrs	r0, BASEPRI
    6810:	f383 8812 	msr	BASEPRI_MAX, r3
    6814:	f3bf 8f6f 	isb	sy
 * @brief Begin erratas 187 and 211.
 */
static inline void usbd_errata_187_211_begin(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6818:	4b0a      	ldr	r3, [pc, #40]	; (6844 <usbd_errata_187_211_begin+0x3c>)
    681a:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    681e:	2203      	movs	r2, #3
    6820:	b961      	cbnz	r1, 683c <usbd_errata_187_211_begin+0x34>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6822:	f249 3175 	movw	r1, #37749	; 0x9375
    6826:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    682a:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    682e:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
    6832:	f380 8811 	msr	BASEPRI, r0
    6836:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    683a:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    683c:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    6840:	e7f7      	b.n	6832 <usbd_errata_187_211_begin+0x2a>
    6842:	bf00      	nop
    6844:	4006e000 	.word	0x4006e000

00006848 <usbd_errata_187_211_end>:
	__asm__ volatile(
    6848:	f04f 0320 	mov.w	r3, #32
    684c:	f3ef 8011 	mrs	r0, BASEPRI
    6850:	f383 8812 	msr	BASEPRI_MAX, r3
    6854:	f3bf 8f6f 	isb	sy
 * @brief End erratas 187 and 211.
 */
static inline void usbd_errata_187_211_end(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6858:	4b0a      	ldr	r3, [pc, #40]	; (6884 <usbd_errata_187_211_end+0x3c>)
    685a:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    685e:	b961      	cbnz	r1, 687a <usbd_errata_187_211_end+0x32>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6860:	f249 3275 	movw	r2, #37749	; 0x9375
    6864:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    6868:	f8c3 1d14 	str.w	r1, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    686c:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
    6870:	f380 8811 	msr	BASEPRI, r0
    6874:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    6878:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    687a:	2200      	movs	r2, #0
    687c:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    6880:	e7f6      	b.n	6870 <usbd_errata_187_211_end+0x28>
    6882:	bf00      	nop
    6884:	4006e000 	.word	0x4006e000

00006888 <nrfx_usbd_feeder_flash>:
{
    6888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    688a:	684b      	ldr	r3, [r1, #4]
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    688c:	4f0b      	ldr	r7, [pc, #44]	; (68bc <nrfx_usbd_feeder_flash+0x34>)
    688e:	429a      	cmp	r2, r3
    6890:	bf28      	it	cs
    6892:	461a      	movcs	r2, r3
{
    6894:	460c      	mov	r4, r1
    6896:	4615      	mov	r5, r2
    6898:	4606      	mov	r6, r0
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    689a:	6809      	ldr	r1, [r1, #0]
    689c:	4638      	mov	r0, r7
    689e:	f002 fe86 	bl	95ae <memcpy>
    p_next->size = tx_size;
    68a2:	e9c6 7500 	strd	r7, r5, [r6]
    p_transfer->size -= tx_size;
    68a6:	6860      	ldr	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    68a8:	6823      	ldr	r3, [r4, #0]
    p_transfer->size -= tx_size;
    68aa:	1b40      	subs	r0, r0, r5
    p_transfer->p_data.addr += tx_size;
    68ac:	442b      	add	r3, r5
    p_transfer->size -= tx_size;
    68ae:	6060      	str	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    68b0:	6023      	str	r3, [r4, #0]
}
    68b2:	3800      	subs	r0, #0
    68b4:	bf18      	it	ne
    68b6:	2001      	movne	r0, #1
    68b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    68ba:	bf00      	nop
    68bc:	200012d8 	.word	0x200012d8

000068c0 <nrfx_usbd_feeder_flash_zlp>:
{
    68c0:	b570      	push	{r4, r5, r6, lr}
    68c2:	684b      	ldr	r3, [r1, #4]
    68c4:	429a      	cmp	r2, r3
    68c6:	bf28      	it	cs
    68c8:	461a      	movcs	r2, r3
    68ca:	4606      	mov	r6, r0
    68cc:	460d      	mov	r5, r1
    68ce:	4614      	mov	r4, r2
    if (tx_size != 0)
    68d0:	b182      	cbz	r2, 68f4 <nrfx_usbd_feeder_flash_zlp+0x34>
        memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    68d2:	6809      	ldr	r1, [r1, #0]
    68d4:	4808      	ldr	r0, [pc, #32]	; (68f8 <nrfx_usbd_feeder_flash_zlp+0x38>)
    68d6:	f002 fe6a 	bl	95ae <memcpy>
        p_next->p_data.tx = p_buffer;
    68da:	4b07      	ldr	r3, [pc, #28]	; (68f8 <nrfx_usbd_feeder_flash_zlp+0x38>)
    p_next->size = tx_size;
    68dc:	e9c6 3400 	strd	r3, r4, [r6]
    p_transfer->size -= tx_size;
    68e0:	686b      	ldr	r3, [r5, #4]
    68e2:	1b1b      	subs	r3, r3, r4
    68e4:	606b      	str	r3, [r5, #4]
    p_transfer->p_data.addr += tx_size;
    68e6:	682b      	ldr	r3, [r5, #0]
    68e8:	4423      	add	r3, r4
}
    68ea:	1e20      	subs	r0, r4, #0
    p_transfer->p_data.addr += tx_size;
    68ec:	602b      	str	r3, [r5, #0]
}
    68ee:	bf18      	it	ne
    68f0:	2001      	movne	r0, #1
    68f2:	bd70      	pop	{r4, r5, r6, pc}
    68f4:	4613      	mov	r3, r2
    68f6:	e7f1      	b.n	68dc <nrfx_usbd_feeder_flash_zlp+0x1c>
    68f8:	200012d8 	.word	0x200012d8

000068fc <ev_sof_handler>:
{
    68fc:	b507      	push	{r0, r1, r2, lr}
    nrfx_usbd_evt_t evt =  {
    68fe:	2300      	movs	r3, #0
    6900:	f88d 3004 	strb.w	r3, [sp, #4]
    return p_reg->FRAMECNTR;
    6904:	4b0b      	ldr	r3, [pc, #44]	; (6934 <ev_sof_handler+0x38>)
    6906:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
            .data = { .sof = { .framecnt = (uint16_t)nrf_usbd_framecntr_get(NRF_USBD) }}
    690a:	f8ad 2006 	strh.w	r2, [sp, #6]
    size_t size_isoout = p_reg->SIZE.ISOOUT;
    690e:	f8d3 34c0 	ldr.w	r3, [r3, #1216]	; 0x4c0
    m_ep_ready |= iso_ready_mask;
    6912:	4a09      	ldr	r2, [pc, #36]	; (6938 <ev_sof_handler+0x3c>)
    uint32_t iso_ready_mask = (1U << ep2bit(NRFX_USBD_EPIN8));
    6914:	2b00      	cmp	r3, #0
    m_ep_ready |= iso_ready_mask;
    6916:	6813      	ldr	r3, [r2, #0]
    uint32_t iso_ready_mask = (1U << ep2bit(NRFX_USBD_EPIN8));
    6918:	bf14      	ite	ne
    691a:	f04f 2101 	movne.w	r1, #16777472	; 0x1000100
    691e:	f44f 7180 	moveq.w	r1, #256	; 0x100
    m_ep_ready |= iso_ready_mask;
    6922:	430b      	orrs	r3, r1
    6924:	6013      	str	r3, [r2, #0]
    m_event_handler(&evt);
    6926:	4b05      	ldr	r3, [pc, #20]	; (693c <ev_sof_handler+0x40>)
    6928:	a801      	add	r0, sp, #4
    692a:	681b      	ldr	r3, [r3, #0]
    692c:	4798      	blx	r3
}
    692e:	b003      	add	sp, #12
    6930:	f85d fb04 	ldr.w	pc, [sp], #4
    6934:	40027000 	.word	0x40027000
    6938:	20001514 	.word	0x20001514
    693c:	20001518 	.word	0x20001518

00006940 <atomic_and.constprop.0.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    6940:	4b06      	ldr	r3, [pc, #24]	; (695c <atomic_and.constprop.0.isra.0+0x1c>)
    6942:	f3bf 8f5b 	dmb	ish
    6946:	e853 1f00 	ldrex	r1, [r3]
    694a:	4001      	ands	r1, r0
    694c:	e843 1200 	strex	r2, r1, [r3]
    6950:	2a00      	cmp	r2, #0
    6952:	d1f8      	bne.n	6946 <atomic_and.constprop.0.isra.0+0x6>
    6954:	f3bf 8f5b 	dmb	ish
}
    6958:	4770      	bx	lr
    695a:	bf00      	nop
    695c:	20001510 	.word	0x20001510

00006960 <usbd_dma_pending_clear>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6960:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6964:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6968:	2b08      	cmp	r3, #8
        *((volatile uint32_t *)0x40027C1C) = 0x00000000;
    696a:	bf02      	ittt	eq
    696c:	4b03      	ldreq	r3, [pc, #12]	; (697c <usbd_dma_pending_clear+0x1c>)
    696e:	2200      	moveq	r2, #0
    6970:	f8c3 2c1c 	streq.w	r2, [r3, #3100]	; 0xc1c
    m_dma_pending = false;
    6974:	4b02      	ldr	r3, [pc, #8]	; (6980 <usbd_dma_pending_clear+0x20>)
    6976:	2200      	movs	r2, #0
    6978:	701a      	strb	r2, [r3, #0]
}
    697a:	4770      	bx	lr
    697c:	40027000 	.word	0x40027000
    6980:	20001583 	.word	0x20001583

00006984 <nrf_usbd_ep0in_dma_handler>:
{
    6984:	b508      	push	{r3, lr}
    usbd_dma_pending_clear();
    6986:	f7ff ffeb 	bl	6960 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    698a:	4b08      	ldr	r3, [pc, #32]	; (69ac <nrf_usbd_ep0in_dma_handler+0x28>)
    698c:	f893 209e 	ldrb.w	r2, [r3, #158]	; 0x9e
    6990:	2a03      	cmp	r2, #3
    6992:	d105      	bne.n	69a0 <nrf_usbd_ep0in_dma_handler+0x1c>
}
    6994:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6998:	f06f 0001 	mvn.w	r0, #1
    699c:	f7ff bfd0 	b.w	6940 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    69a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    69a4:	2b00      	cmp	r3, #0
    69a6:	d0f5      	beq.n	6994 <nrf_usbd_ep0in_dma_handler+0x10>
}
    69a8:	bd08      	pop	{r3, pc}
    69aa:	bf00      	nop
    69ac:	200013f0 	.word	0x200013f0

000069b0 <usbd_ep_data_handler>:
{
    69b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    m_ep_ready |= (1U << bitpos);
    69b2:	2201      	movs	r2, #1
    69b4:	fa02 f501 	lsl.w	r5, r2, r1
    69b8:	491c      	ldr	r1, [pc, #112]	; (6a2c <usbd_ep_data_handler+0x7c>)
    69ba:	4e1d      	ldr	r6, [pc, #116]	; (6a30 <usbd_ep_data_handler+0x80>)
    69bc:	680b      	ldr	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    69be:	f010 0f80 	tst.w	r0, #128	; 0x80
    m_ep_ready |= (1U << bitpos);
    69c2:	ea43 0305 	orr.w	r3, r3, r5
{
    69c6:	4604      	mov	r4, r0
    m_ep_ready |= (1U << bitpos);
    69c8:	600b      	str	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    69ca:	d024      	beq.n	6a16 <usbd_ep_data_handler+0x66>
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    69cc:	f000 020f 	and.w	r2, r0, #15
    69d0:	4b18      	ldr	r3, [pc, #96]	; (6a34 <usbd_ep_data_handler+0x84>)
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    69d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    69d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    69da:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    69de:	681a      	ldr	r2, [r3, #0]
    if (ret)
    69e0:	b132      	cbz	r2, 69f0 <usbd_ep_data_handler+0x40>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    69e2:	2200      	movs	r2, #0
    69e4:	601a      	str	r2, [r3, #0]
            if (ep != NRFX_USBD_EPIN0)
    69e6:	2880      	cmp	r0, #128	; 0x80
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    69e8:	681b      	ldr	r3, [r3, #0]
    69ea:	d011      	beq.n	6a10 <usbd_ep_data_handler+0x60>
                nrf_usbd_epin_dma_handler(ep);
    69ec:	f003 f95c 	bl	9ca8 <nrf_usbd_epin_dma_handler>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    69f0:	6833      	ldr	r3, [r6, #0]
    69f2:	402b      	ands	r3, r5
    69f4:	d10a      	bne.n	6a0c <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    69f6:	2206      	movs	r2, #6
    69f8:	f88d 2004 	strb.w	r2, [sp, #4]
    69fc:	f88d 4006 	strb.w	r4, [sp, #6]
    6a00:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    6a04:	4b0c      	ldr	r3, [pc, #48]	; (6a38 <usbd_ep_data_handler+0x88>)
    6a06:	a801      	add	r0, sp, #4
    6a08:	681b      	ldr	r3, [r3, #0]
    6a0a:	4798      	blx	r3
}
    6a0c:	b002      	add	sp, #8
    6a0e:	bd70      	pop	{r4, r5, r6, pc}
                nrf_usbd_ep0in_dma_handler();
    6a10:	f7ff ffb8 	bl	6984 <nrf_usbd_ep0in_dma_handler>
    6a14:	e7ec      	b.n	69f0 <usbd_ep_data_handler+0x40>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    6a16:	6833      	ldr	r3, [r6, #0]
    6a18:	421d      	tst	r5, r3
    6a1a:	d1f7      	bne.n	6a0c <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_WAITING);
    6a1c:	2306      	movs	r3, #6
    6a1e:	f88d 3004 	strb.w	r3, [sp, #4]
    6a22:	f88d 0006 	strb.w	r0, [sp, #6]
    6a26:	f88d 2007 	strb.w	r2, [sp, #7]
    6a2a:	e7eb      	b.n	6a04 <usbd_ep_data_handler+0x54>
    6a2c:	20001514 	.word	0x20001514
    6a30:	20001510 	.word	0x20001510
    6a34:	0000a972 	.word	0x0000a972
    6a38:	20001518 	.word	0x20001518

00006a3c <ev_setup_data_handler>:
{
    6a3c:	b508      	push	{r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    6a3e:	4b05      	ldr	r3, [pc, #20]	; (6a54 <ev_setup_data_handler+0x18>)
    6a40:	781a      	ldrb	r2, [r3, #0]
    6a42:	4610      	mov	r0, r2
    6a44:	f003 f927 	bl	9c96 <ep2bit>
}
    6a48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    6a4c:	4601      	mov	r1, r0
    6a4e:	4610      	mov	r0, r2
    6a50:	f7ff bfae 	b.w	69b0 <usbd_ep_data_handler>
    6a54:	20001584 	.word	0x20001584

00006a58 <ev_dma_epout8_handler>:
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    6a58:	b507      	push	{r0, r1, r2, lr}
    usbd_dma_pending_clear();
    6a5a:	f7ff ff81 	bl	6960 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    6a5e:	4b0c      	ldr	r3, [pc, #48]	; (6a90 <ev_dma_epout8_handler+0x38>)
    6a60:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
    6a64:	2a03      	cmp	r2, #3
    6a66:	d010      	beq.n	6a8a <ev_dma_epout8_handler+0x32>
    else if (p_state->handler.consumer == NULL)
    6a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    6a6c:	b96b      	cbnz	r3, 6a8a <ev_dma_epout8_handler+0x32>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6a6e:	f06f 7080 	mvn.w	r0, #16777216	; 0x1000000
    6a72:	f7ff ff65 	bl	6940 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    6a76:	2306      	movs	r3, #6
    6a78:	f88d 3004 	strb.w	r3, [sp, #4]
    6a7c:	2308      	movs	r3, #8
    6a7e:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    6a82:	4b04      	ldr	r3, [pc, #16]	; (6a94 <ev_dma_epout8_handler+0x3c>)
    6a84:	a801      	add	r0, sp, #4
    6a86:	681b      	ldr	r3, [r3, #0]
    6a88:	4798      	blx	r3
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    6a8a:	b003      	add	sp, #12
    6a8c:	f85d fb04 	ldr.w	pc, [sp], #4
    6a90:	200013f0 	.word	0x200013f0
    6a94:	20001518 	.word	0x20001518

00006a98 <ev_dma_epin8_handler>:
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    6a98:	b507      	push	{r0, r1, r2, lr}
    usbd_dma_pending_clear();
    6a9a:	f7ff ff61 	bl	6960 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    6a9e:	4b10      	ldr	r3, [pc, #64]	; (6ae0 <ev_dma_epin8_handler+0x48>)
    6aa0:	f893 211e 	ldrb.w	r2, [r3, #286]	; 0x11e
    6aa4:	2a03      	cmp	r2, #3
    6aa6:	d106      	bne.n	6ab6 <ev_dma_epin8_handler+0x1e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6aa8:	f46f 7080 	mvn.w	r0, #256	; 0x100
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    6aac:	b003      	add	sp, #12
    6aae:	f85d eb04 	ldr.w	lr, [sp], #4
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6ab2:	f7ff bf45 	b.w	6940 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    6ab6:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
    6aba:	b96b      	cbnz	r3, 6ad8 <ev_dma_epin8_handler+0x40>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6abc:	f46f 7080 	mvn.w	r0, #256	; 0x100
    6ac0:	f7ff ff3e 	bl	6940 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    6ac4:	2306      	movs	r3, #6
    6ac6:	f88d 3004 	strb.w	r3, [sp, #4]
    6aca:	2388      	movs	r3, #136	; 0x88
    6acc:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    6ad0:	4b04      	ldr	r3, [pc, #16]	; (6ae4 <ev_dma_epin8_handler+0x4c>)
    6ad2:	a801      	add	r0, sp, #4
    6ad4:	681b      	ldr	r3, [r3, #0]
    6ad6:	4798      	blx	r3
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    6ad8:	b003      	add	sp, #12
    6ada:	f85d fb04 	ldr.w	pc, [sp], #4
    6ade:	bf00      	nop
    6ae0:	200013f0 	.word	0x200013f0
    6ae4:	20001518 	.word	0x20001518

00006ae8 <nrfx_usbd_uninit>:

void nrfx_usbd_uninit(void)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    m_event_handler = NULL;
    6ae8:	4a02      	ldr	r2, [pc, #8]	; (6af4 <nrfx_usbd_uninit+0xc>)
    6aea:	2300      	movs	r3, #0
    6aec:	6013      	str	r3, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_UNINITIALIZED;
    6aee:	4a02      	ldr	r2, [pc, #8]	; (6af8 <nrfx_usbd_uninit+0x10>)
    6af0:	7013      	strb	r3, [r2, #0]
    return;
}
    6af2:	4770      	bx	lr
    6af4:	20001518 	.word	0x20001518
    6af8:	20001586 	.word	0x20001586

00006afc <nrfx_usbd_enable>:


void nrfx_usbd_enable(void)
{
    6afc:	b508      	push	{r3, lr}
    p_reg->EVENTCAUSE = flags;
    6afe:	4b4c      	ldr	r3, [pc, #304]	; (6c30 <nrfx_usbd_enable+0x134>)
    6b00:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6b04:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    6b08:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
}

/* Errata: USB cannot be enabled. **/
static inline bool nrfx_usbd_errata_187(void)
{
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
    6b0c:	f7ff fe0a 	bl	6724 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
    6b10:	b108      	cbz	r0, 6b16 <nrfx_usbd_enable+0x1a>
        usbd_errata_187_211_begin();
    6b12:	f7ff fe79 	bl	6808 <usbd_errata_187_211_begin>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b16:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6b1a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6b1e:	2b08      	cmp	r3, #8
    6b20:	d119      	bne.n	6b56 <nrfx_usbd_enable+0x5a>
	__asm__ volatile(
    6b22:	f04f 0320 	mov.w	r3, #32
    6b26:	f3ef 8011 	mrs	r0, BASEPRI
    6b2a:	f383 8812 	msr	BASEPRI_MAX, r3
    6b2e:	f3bf 8f6f 	isb	sy
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6b32:	4b40      	ldr	r3, [pc, #256]	; (6c34 <nrfx_usbd_enable+0x138>)
    6b34:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    6b38:	22c0      	movs	r2, #192	; 0xc0
    6b3a:	2900      	cmp	r1, #0
    6b3c:	d170      	bne.n	6c20 <nrfx_usbd_enable+0x124>
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6b3e:	f249 3175 	movw	r1, #37749	; 0x9375
    6b42:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006EC14)) = 0x000000C0;
    6b46:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6b4a:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
    6b4e:	f380 8811 	msr	BASEPRI, r0
    6b52:	f3bf 8f6f 	isb	sy
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Enabled << USBD_ENABLE_ENABLE_Pos;
    6b56:	4b36      	ldr	r3, [pc, #216]	; (6c30 <nrfx_usbd_enable+0x134>)
    6b58:	2201      	movs	r2, #1
    6b5a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    6b5e:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
    return p_reg->EVENTCAUSE;
    6b62:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (0 == (eventcause & nrf_usbd_eventcause_get(NRF_USBD)))
    6b66:	0512      	lsls	r2, r2, #20
    6b68:	d5fb      	bpl.n	6b62 <nrfx_usbd_enable+0x66>
    p_reg->EVENTCAUSE = flags;
    6b6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6b6e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    6b72:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b76:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6b7a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6b7e:	2b08      	cmp	r3, #8
    6b80:	d118      	bne.n	6bb4 <nrfx_usbd_enable+0xb8>
	__asm__ volatile(
    6b82:	f04f 0320 	mov.w	r3, #32
    6b86:	f3ef 8011 	mrs	r0, BASEPRI
    6b8a:	f383 8812 	msr	BASEPRI_MAX, r3
    6b8e:	f3bf 8f6f 	isb	sy
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6b92:	4b28      	ldr	r3, [pc, #160]	; (6c34 <nrfx_usbd_enable+0x138>)
    6b94:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    6b98:	2900      	cmp	r1, #0
    6b9a:	d144      	bne.n	6c26 <nrfx_usbd_enable+0x12a>
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6b9c:	f249 3275 	movw	r2, #37749	; 0x9375
    6ba0:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006EC14)) = 0x00000000;
    6ba4:	f8c3 1c14 	str.w	r1, [r3, #3092]	; 0xc14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6ba8:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
    6bac:	f380 8811 	msr	BASEPRI, r0
    6bb0:	f3bf 8f6f 	isb	sy
    6bb4:	f7ff fdb6 	bl	6724 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
    6bb8:	b130      	cbz	r0, 6bc8 <nrfx_usbd_enable+0xcc>
        usbd_errata_187_211_end();
    6bba:	f7ff fe45 	bl	6848 <usbd_errata_187_211_end>
    6bbe:	f7ff fdb1 	bl	6724 <nrf52_errata_187>
    }

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() || nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
    6bc2:	b108      	cbz	r0, 6bc8 <nrfx_usbd_enable+0xcc>
#endif
    {
        usbd_errata_187_211_begin();
    6bc4:	f7ff fe20 	bl	6808 <usbd_errata_187_211_begin>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6bc8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6bcc:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6bd0:	2b08      	cmp	r3, #8
    6bd2:	4b17      	ldr	r3, [pc, #92]	; (6c30 <nrfx_usbd_enable+0x134>)
    6bd4:	d10a      	bne.n	6bec <nrfx_usbd_enable+0xf0>
    }

    if (nrfx_usbd_errata_166())
    {
        *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7E3;
    6bd6:	f240 72e3 	movw	r2, #2019	; 0x7e3
    6bda:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
        *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) = 0x40;
    6bde:	2240      	movs	r2, #64	; 0x40
    6be0:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  __ASM volatile ("isb 0xF":::"memory");
    6be4:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
    6be8:	f3bf 8f4f 	dsb	sy
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    6bec:	2100      	movs	r1, #0
    p_reg->ISOSPLIT = split << USBD_ISOSPLIT_SPLIT_Pos;
    6bee:	2280      	movs	r2, #128	; 0x80
    6bf0:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    6bf4:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
    else
    {
        nrfx_usbd_isoinconfig_set(NRF_USBD_ISOINCONFIG_NORESP);
    }

    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    6bf8:	4b0f      	ldr	r3, [pc, #60]	; (6c38 <nrfx_usbd_enable+0x13c>)
    6bfa:	f240 12ff 	movw	r2, #511	; 0x1ff
    6bfe:	601a      	str	r2, [r3, #0]
    m_ep_dma_waiting = 0;
    6c00:	4b0e      	ldr	r3, [pc, #56]	; (6c3c <nrfx_usbd_enable+0x140>)
    6c02:	6019      	str	r1, [r3, #0]
    usbd_dma_pending_clear();
    6c04:	f7ff feac 	bl	6960 <usbd_dma_pending_clear>
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    6c08:	4b0d      	ldr	r3, [pc, #52]	; (6c40 <nrfx_usbd_enable+0x144>)
    6c0a:	7019      	strb	r1, [r3, #0]

    m_drv_state = NRFX_DRV_STATE_POWERED_ON;
    6c0c:	4b0d      	ldr	r3, [pc, #52]	; (6c44 <nrfx_usbd_enable+0x148>)
    6c0e:	2202      	movs	r2, #2
    6c10:	701a      	strb	r2, [r3, #0]
    6c12:	f7ff fd87 	bl	6724 <nrf52_errata_187>

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() && !nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
    6c16:	b150      	cbz	r0, 6c2e <nrfx_usbd_enable+0x132>
#endif
    {
        usbd_errata_187_211_end();
    }
}
    6c18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        usbd_errata_187_211_end();
    6c1c:	f7ff be14 	b.w	6848 <usbd_errata_187_211_end>
        *((volatile uint32_t *)(0x4006EC14)) = 0x000000C0;
    6c20:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
    6c24:	e793      	b.n	6b4e <nrfx_usbd_enable+0x52>
        *((volatile uint32_t *)(0x4006EC14)) = 0x00000000;
    6c26:	2200      	movs	r2, #0
    6c28:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
    6c2c:	e7be      	b.n	6bac <nrfx_usbd_enable+0xb0>
}
    6c2e:	bd08      	pop	{r3, pc}
    6c30:	40027000 	.word	0x40027000
    6c34:	4006e000 	.word	0x4006e000
    6c38:	20001514 	.word	0x20001514
    6c3c:	20001510 	.word	0x20001510
    6c40:	20001584 	.word	0x20001584
    6c44:	20001586 	.word	0x20001586

00006c48 <nrfx_usbd_start>:
}

void nrfx_usbd_start(bool enable_sof)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_POWERED_ON);
    m_bus_suspend = false;
    6c48:	4b0a      	ldr	r3, [pc, #40]	; (6c74 <nrfx_usbd_start+0x2c>)
    6c4a:	2200      	movs	r2, #0
{
    6c4c:	b510      	push	{r4, lr}
    m_bus_suspend = false;
    6c4e:	701a      	strb	r2, [r3, #0]

    uint32_t ints_to_enable =
    6c50:	4a09      	ldr	r2, [pc, #36]	; (6c78 <nrfx_usbd_start+0x30>)
    6c52:	4b0a      	ldr	r3, [pc, #40]	; (6c7c <nrfx_usbd_start+0x34>)
    p_reg->INTENSET = mask;
    6c54:	4c0a      	ldr	r4, [pc, #40]	; (6c80 <nrfx_usbd_start+0x38>)
    6c56:	2800      	cmp	r0, #0
    6c58:	bf08      	it	eq
    6c5a:	4613      	moveq	r3, r2
    6c5c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   /* Enable all required interrupts */
   nrf_usbd_int_enable(NRF_USBD, ints_to_enable);

   /* Enable interrupt globally */
   NRFX_IRQ_PRIORITY_SET(USBD_IRQn, NRFX_USBD_DEFAULT_CONFIG_IRQ_PRIORITY);
   NRFX_IRQ_ENABLE(USBD_IRQn);
    6c60:	2027      	movs	r0, #39	; 0x27
    6c62:	f7fc fbfd 	bl	3460 <arch_irq_enable>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Enabled << USBD_USBPULLUP_CONNECT_Pos;
    6c66:	2301      	movs	r3, #1
    6c68:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    6c6c:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504

   /* Enable pullups */
   nrf_usbd_pullup_enable(NRF_USBD);
}
    6c70:	bd10      	pop	{r4, pc}
    6c72:	bf00      	nop
    6c74:	20001585 	.word	0x20001585
    6c78:	01c01407 	.word	0x01c01407
    6c7c:	01e01407 	.word	0x01e01407
    6c80:	40027000 	.word	0x40027000

00006c84 <nrfx_usbd_is_enabled>:
    return (m_drv_state >= NRFX_DRV_STATE_INITIALIZED);
}

bool nrfx_usbd_is_enabled(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_POWERED_ON);
    6c84:	4b03      	ldr	r3, [pc, #12]	; (6c94 <nrfx_usbd_is_enabled+0x10>)
    6c86:	7818      	ldrb	r0, [r3, #0]
}
    6c88:	2801      	cmp	r0, #1
    6c8a:	bf94      	ite	ls
    6c8c:	2000      	movls	r0, #0
    6c8e:	2001      	movhi	r0, #1
    6c90:	4770      	bx	lr
    6c92:	bf00      	nop
    6c94:	20001586 	.word	0x20001586

00006c98 <nrfx_usbd_suspend>:
{
    return (nrfx_usbd_is_enabled() && NRFX_IRQ_IS_ENABLED(USBD_IRQn));
}

bool nrfx_usbd_suspend(void)
{
    6c98:	b510      	push	{r4, lr}
	__asm__ volatile(
    6c9a:	f04f 0320 	mov.w	r3, #32
    6c9e:	f3ef 8111 	mrs	r1, BASEPRI
    6ca2:	f383 8812 	msr	BASEPRI_MAX, r3
    6ca6:	f3bf 8f6f 	isb	sy
    bool suspended = false;

    NRFX_CRITICAL_SECTION_ENTER();
    if (m_bus_suspend)
    6caa:	4b0f      	ldr	r3, [pc, #60]	; (6ce8 <nrfx_usbd_suspend+0x50>)
    6cac:	781b      	ldrb	r3, [r3, #0]
    6cae:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    6cb2:	b193      	cbz	r3, 6cda <nrfx_usbd_suspend+0x42>
    return p_reg->EVENTCAUSE;
    6cb4:	4b0d      	ldr	r3, [pc, #52]	; (6cec <nrfx_usbd_suspend+0x54>)
    6cb6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    {
        if (!(nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK))
    6cba:	f412 7200 	ands.w	r2, r2, #512	; 0x200
    6cbe:	d10c      	bne.n	6cda <nrfx_usbd_suspend+0x42>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_LowPower << USBD_LOWPOWER_LOWPOWER_Pos;
    6cc0:	2401      	movs	r4, #1
    6cc2:	f8c3 452c 	str.w	r4, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    6cc6:	f8d3 452c 	ldr.w	r4, [r3, #1324]	; 0x52c
    return p_reg->EVENTCAUSE;
    6cca:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
        {
            nrf_usbd_lowpower_enable(NRF_USBD);
            if (nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    6cce:	05a4      	lsls	r4, r4, #22
    6cd0:	d504      	bpl.n	6cdc <nrfx_usbd_suspend+0x44>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_ForceNormal << USBD_LOWPOWER_LOWPOWER_Pos;
    6cd2:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    6cd6:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
    bool suspended = false;
    6cda:	2000      	movs	r0, #0
	__asm__ volatile(
    6cdc:	f381 8811 	msr	BASEPRI, r1
    6ce0:	f3bf 8f6f 	isb	sy
        }
    }
    NRFX_CRITICAL_SECTION_EXIT();

    return suspended;
}
    6ce4:	bd10      	pop	{r4, pc}
    6ce6:	bf00      	nop
    6ce8:	20001585 	.word	0x20001585
    6cec:	40027000 	.word	0x40027000

00006cf0 <nrfx_usbd_init>:
{
    6cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (m_drv_state != NRFX_DRV_STATE_UNINITIALIZED)
    6cf2:	4b1c      	ldr	r3, [pc, #112]	; (6d64 <nrfx_usbd_init+0x74>)
    6cf4:	781c      	ldrb	r4, [r3, #0]
    6cf6:	bb94      	cbnz	r4, 6d5e <nrfx_usbd_init+0x6e>
    m_event_handler = event_handler;
    6cf8:	4a1b      	ldr	r2, [pc, #108]	; (6d68 <nrfx_usbd_init+0x78>)
    6cfa:	6010      	str	r0, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    6cfc:	2201      	movs	r2, #1
    6cfe:	701a      	strb	r2, [r3, #0]
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d00:	f240 17ff 	movw	r7, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    6d04:	4626      	mov	r6, r4
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    6d06:	f064 057f 	orn	r5, r4, #127	; 0x7f
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d0a:	f014 0f08 	tst.w	r4, #8
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    6d0e:	b2ed      	uxtb	r5, r5
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d10:	bf14      	ite	ne
    6d12:	4639      	movne	r1, r7
    6d14:	2140      	moveq	r1, #64	; 0x40
    6d16:	4628      	mov	r0, r5
    6d18:	f002 fff5 	bl	9d06 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    6d1c:	4628      	mov	r0, r5
    6d1e:	f7ff fd15 	bl	674c <ep_state_access>
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    6d22:	3401      	adds	r4, #1
    6d24:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    6d26:	7386      	strb	r6, [r0, #14]
        p_state->handler.feeder = NULL;
    6d28:	6006      	str	r6, [r0, #0]
        p_state->transfer_cnt = 0;
    6d2a:	6086      	str	r6, [r0, #8]
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    6d2c:	d1eb      	bne.n	6d06 <nrfx_usbd_init+0x16>
    6d2e:	2400      	movs	r4, #0
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d30:	f240 17ff 	movw	r7, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    6d34:	4625      	mov	r5, r4
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d36:	f014 0f08 	tst.w	r4, #8
    6d3a:	b2e6      	uxtb	r6, r4
    6d3c:	bf14      	ite	ne
    6d3e:	4639      	movne	r1, r7
    6d40:	2140      	moveq	r1, #64	; 0x40
    6d42:	4630      	mov	r0, r6
    6d44:	f002 ffdf 	bl	9d06 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    6d48:	4630      	mov	r0, r6
    6d4a:	f7ff fcff 	bl	674c <ep_state_access>
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    6d4e:	3401      	adds	r4, #1
    6d50:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    6d52:	7385      	strb	r5, [r0, #14]
        p_state->handler.consumer = NULL;
    6d54:	6005      	str	r5, [r0, #0]
        p_state->transfer_cnt = 0;
    6d56:	6085      	str	r5, [r0, #8]
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    6d58:	d1ed      	bne.n	6d36 <nrfx_usbd_init+0x46>
    return NRFX_SUCCESS;
    6d5a:	4804      	ldr	r0, [pc, #16]	; (6d6c <nrfx_usbd_init+0x7c>)
}
    6d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_STATE;
    6d5e:	4804      	ldr	r0, [pc, #16]	; (6d70 <nrfx_usbd_init+0x80>)
    6d60:	e7fc      	b.n	6d5c <nrfx_usbd_init+0x6c>
    6d62:	bf00      	nop
    6d64:	20001586 	.word	0x20001586
    6d68:	20001518 	.word	0x20001518
    6d6c:	0bad0000 	.word	0x0bad0000
    6d70:	0bad0005 	.word	0x0bad0005

00006d74 <nrfx_usbd_ep_transfer>:
}

nrfx_err_t nrfx_usbd_ep_transfer(
    nrfx_usbd_ep_t               ep,
    nrfx_usbd_transfer_t const * p_transfer)
{
    6d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6d78:	4604      	mov	r4, r0
	__asm__ volatile(
    6d7a:	f04f 0320 	mov.w	r3, #32
    6d7e:	f3ef 8611 	mrs	r6, BASEPRI
    6d82:	f383 8812 	msr	BASEPRI_MAX, r3
    6d86:	f3bf 8f6f 	isb	sy
    const uint8_t ep_bitpos = ep2bit(ep);
    NRFX_ASSERT(NULL != p_transfer);

    NRFX_CRITICAL_SECTION_ENTER();
    /* Setup data transaction can go only in one direction at a time */
    if ((NRF_USBD_EP_NR_GET(ep) == 0) && (ep != m_last_setup_dir))
    6d8a:	f010 090f 	ands.w	r9, r0, #15
    6d8e:	d103      	bne.n	6d98 <nrfx_usbd_ep_transfer+0x24>
    6d90:	4b27      	ldr	r3, [pc, #156]	; (6e30 <nrfx_usbd_ep_transfer+0xbc>)
    6d92:	781b      	ldrb	r3, [r3, #0]
    6d94:	4283      	cmp	r3, r0
    6d96:	d147      	bne.n	6e28 <nrfx_usbd_ep_transfer+0xb4>
            (NRFX_USBD_ISO_DEBUG || (!NRF_USBD_EPISO_CHECK(ep))))
        {
            NRFX_LOG_DEBUG("Transfer failed: Invalid EPr\n");
        }
    }
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    6d98:	4b26      	ldr	r3, [pc, #152]	; (6e34 <nrfx_usbd_ep_transfer+0xc0>)
    6d9a:	4f27      	ldr	r7, [pc, #156]	; (6e38 <nrfx_usbd_ep_transfer+0xc4>)
    6d9c:	681a      	ldr	r2, [r3, #0]
    6d9e:	683b      	ldr	r3, [r7, #0]
    6da0:	43d2      	mvns	r2, r2
    6da2:	b292      	uxth	r2, r2
    const uint8_t ep_bitpos = ep2bit(ep);
    6da4:	4620      	mov	r0, r4
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    6da6:	431a      	orrs	r2, r3
    const uint8_t ep_bitpos = ep2bit(ep);
    6da8:	f002 ff75 	bl	9c96 <ep2bit>
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    6dac:	f04f 0801 	mov.w	r8, #1
    6db0:	fa08 f800 	lsl.w	r8, r8, r0
    6db4:	ea12 0f08 	tst.w	r2, r8
    6db8:	d138      	bne.n	6e2c <nrfx_usbd_ep_transfer+0xb8>
            NRFX_LOG_DEBUG("Transfer failed: EP is busy");
        }
    }
    else
    {
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    6dba:	4620      	mov	r0, r4
    6dbc:	f7ff fcc6 	bl	674c <ep_state_access>
        /* Prepare transfer context and handler description */
        nrfx_usbd_transfer_t * p_context;
        if (NRF_USBD_EPIN_CHECK(ep))
        {
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    6dc0:	230c      	movs	r3, #12
        if (NRF_USBD_EPIN_CHECK(ep))
    6dc2:	0622      	lsls	r2, r4, #24
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    6dc4:	4605      	mov	r5, r0
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    6dc6:	fb03 f309 	mul.w	r3, r3, r9
        if (NRF_USBD_EPIN_CHECK(ep))
    6dca:	d529      	bpl.n	6e20 <nrfx_usbd_ep_transfer+0xac>
    6dcc:	680a      	ldr	r2, [r1, #0]
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
            {
                /* RAM */
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6dce:	6888      	ldr	r0, [r1, #8]
    6dd0:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    6dd4:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6dd8:	f000 0001 	and.w	r0, r0, #1
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    6ddc:	d11d      	bne.n	6e1a <nrfx_usbd_ep_transfer+0xa6>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6dde:	4a17      	ldr	r2, [pc, #92]	; (6e3c <nrfx_usbd_ep_transfer+0xc8>)
    6de0:	4c17      	ldr	r4, [pc, #92]	; (6e40 <nrfx_usbd_ep_transfer+0xcc>)
    6de2:	2800      	cmp	r0, #0
    6de4:	bf08      	it	eq
    6de6:	4622      	moveq	r2, r4
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    6de8:	4816      	ldr	r0, [pc, #88]	; (6e44 <nrfx_usbd_ep_transfer+0xd0>)
    6dea:	4403      	add	r3, r0
        }
        else
        {
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
            NRFX_ASSERT((p_transfer->p_data.rx == NULL) || (nrfx_is_in_ram(p_transfer->p_data.rx)));
            p_state->handler.consumer = nrfx_usbd_consumer;
    6dec:	602a      	str	r2, [r5, #0]
        }
        *p_context = *p_transfer;
    6dee:	c907      	ldmia	r1, {r0, r1, r2}
    6df0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        p_state->p_context = p_context;
    6df4:	606b      	str	r3, [r5, #4]

        p_state->transfer_cnt = 0;
    6df6:	2300      	movs	r3, #0
    6df8:	60ab      	str	r3, [r5, #8]
        p_state->status    =  NRFX_USBD_EP_OK;
    6dfa:	73ab      	strb	r3, [r5, #14]
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    6dfc:	683b      	ldr	r3, [r7, #0]
        ret = NRFX_SUCCESS;
    6dfe:	4812      	ldr	r0, [pc, #72]	; (6e48 <nrfx_usbd_ep_transfer+0xd4>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    6e00:	ea43 0308 	orr.w	r3, r3, r8
    6e04:	603b      	str	r3, [r7, #0]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6e06:	4b11      	ldr	r3, [pc, #68]	; (6e4c <nrfx_usbd_ep_transfer+0xd8>)
    6e08:	2280      	movs	r2, #128	; 0x80
    6e0a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	__asm__ volatile(
    6e0e:	f386 8811 	msr	BASEPRI, r6
    6e12:	f3bf 8f6f 	isb	sy
        usbd_int_rise();
    }
    NRFX_CRITICAL_SECTION_EXIT();
    return ret;
}
    6e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6e1a:	4a0d      	ldr	r2, [pc, #52]	; (6e50 <nrfx_usbd_ep_transfer+0xdc>)
    6e1c:	4c0d      	ldr	r4, [pc, #52]	; (6e54 <nrfx_usbd_ep_transfer+0xe0>)
    6e1e:	e7e0      	b.n	6de2 <nrfx_usbd_ep_transfer+0x6e>
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
    6e20:	4a0d      	ldr	r2, [pc, #52]	; (6e58 <nrfx_usbd_ep_transfer+0xe4>)
    6e22:	4413      	add	r3, r2
            p_state->handler.consumer = nrfx_usbd_consumer;
    6e24:	4a0d      	ldr	r2, [pc, #52]	; (6e5c <nrfx_usbd_ep_transfer+0xe8>)
    6e26:	e7e1      	b.n	6dec <nrfx_usbd_ep_transfer+0x78>
        ret = NRFX_ERROR_INVALID_ADDR;
    6e28:	480d      	ldr	r0, [pc, #52]	; (6e60 <nrfx_usbd_ep_transfer+0xec>)
    6e2a:	e7f0      	b.n	6e0e <nrfx_usbd_ep_transfer+0x9a>
        ret = NRFX_ERROR_BUSY;
    6e2c:	480d      	ldr	r0, [pc, #52]	; (6e64 <nrfx_usbd_ep_transfer+0xf0>)
    6e2e:	e7ee      	b.n	6e0e <nrfx_usbd_ep_transfer+0x9a>
    6e30:	20001584 	.word	0x20001584
    6e34:	20001514 	.word	0x20001514
    6e38:	20001510 	.word	0x20001510
    6e3c:	00009c6f 	.word	0x00009c6f
    6e40:	00009c4d 	.word	0x00009c4d
    6e44:	20001384 	.word	0x20001384
    6e48:	0bad0000 	.word	0x0bad0000
    6e4c:	e000e100 	.word	0xe000e100
    6e50:	000068c1 	.word	0x000068c1
    6e54:	00006889 	.word	0x00006889
    6e58:	20001318 	.word	0x20001318
    6e5c:	00009c1b 	.word	0x00009c1b
    6e60:	0bad000a 	.word	0x0bad000a
    6e64:	0bad000b 	.word	0x0bad000b

00006e68 <nrfx_usbd_epout_size_get>:
    if (NRF_USBD_EPISO_CHECK(ep))
    6e68:	f010 0f08 	tst.w	r0, #8
    6e6c:	4b07      	ldr	r3, [pc, #28]	; (6e8c <nrfx_usbd_epout_size_get+0x24>)
    6e6e:	d006      	beq.n	6e7e <nrfx_usbd_epout_size_get+0x16>
        size_t size_isoout = p_reg->SIZE.ISOOUT;
    6e70:	f8d3 04c0 	ldr.w	r0, [r3, #1216]	; 0x4c0
            size_isoout = 0;
    6e74:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    6e78:	bf18      	it	ne
    6e7a:	2000      	movne	r0, #0
    6e7c:	4770      	bx	lr
    return p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    6e7e:	f000 000f 	and.w	r0, r0, #15
    6e82:	f500 7094 	add.w	r0, r0, #296	; 0x128
    6e86:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}

size_t nrfx_usbd_epout_size_get(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_epout_size_get(NRF_USBD, ep_to_hal(ep));
}
    6e8a:	4770      	bx	lr
    6e8c:	40027000 	.word	0x40027000

00006e90 <usbd_dmareq_process>:
{
    6e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (!m_dma_pending)
    6e94:	4e59      	ldr	r6, [pc, #356]	; (6ffc <usbd_dmareq_process+0x16c>)
    6e96:	7833      	ldrb	r3, [r6, #0]
{
    6e98:	b085      	sub	sp, #20
    if (!m_dma_pending)
    6e9a:	2b00      	cmp	r3, #0
    6e9c:	d173      	bne.n	6f86 <usbd_dmareq_process+0xf6>
        while (0 != (req = m_ep_dma_waiting & m_ep_ready))
    6e9e:	f8df 8160 	ldr.w	r8, [pc, #352]	; 7000 <usbd_dmareq_process+0x170>
    6ea2:	4d58      	ldr	r5, [pc, #352]	; (7004 <usbd_dmareq_process+0x174>)
    6ea4:	f8d8 4000 	ldr.w	r4, [r8]
    6ea8:	682b      	ldr	r3, [r5, #0]
    6eaa:	401c      	ands	r4, r3
    6eac:	d06b      	beq.n	6f86 <usbd_dmareq_process+0xf6>
            if (NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST && ((req & USBD_EPISO_BIT_MASK) != 0))
    6eae:	f014 2301 	ands.w	r3, r4, #16777472	; 0x1000100
    return NRF_CTZ(req);
    6eb2:	bf14      	ite	ne
    6eb4:	fa93 f4a3 	rbitne	r4, r3
    6eb8:	fa94 f4a4 	rbiteq	r4, r4
    6ebc:	fab4 f484 	clz	r4, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    6ec0:	f04f 0901 	mov.w	r9, #1
    6ec4:	fa09 f904 	lsl.w	r9, r9, r4
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    6ec8:	2c0f      	cmp	r4, #15
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    6eca:	ea6f 0909 	mvn.w	r9, r9
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    6ece:	d95d      	bls.n	6f8c <usbd_dmareq_process+0xfc>
    6ed0:	3c10      	subs	r4, #16
    6ed2:	b2e4      	uxtb	r4, r4
            usbd_ep_state_t * p_state = ep_state_access(ep);
    6ed4:	4620      	mov	r0, r4
    6ed6:	f7ff fc39 	bl	674c <ep_state_access>
    6eda:	4682      	mov	sl, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    6edc:	4620      	mov	r0, r4
    6ede:	f7ff ffc3 	bl	6e68 <nrfx_usbd_epout_size_get>
                continue_transfer = p_state->handler.consumer(
    6ee2:	f8da 7000 	ldr.w	r7, [sl]
    6ee6:	f8ba 200c 	ldrh.w	r2, [sl, #12]
    6eea:	f8da 1004 	ldr.w	r1, [sl, #4]
    6eee:	4603      	mov	r3, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    6ef0:	4683      	mov	fp, r0
                continue_transfer = p_state->handler.consumer(
    6ef2:	a802      	add	r0, sp, #8
    6ef4:	47b8      	blx	r7
                if (transfer.p_data.rx == NULL)
    6ef6:	9b02      	ldr	r3, [sp, #8]
    6ef8:	2b00      	cmp	r3, #0
    6efa:	d153      	bne.n	6fa4 <usbd_dmareq_process+0x114>
                if (!continue_transfer)
    6efc:	b908      	cbnz	r0, 6f02 <usbd_dmareq_process+0x72>
                    p_state->handler.consumer = NULL;
    6efe:	f8ca 0000 	str.w	r0, [sl]
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6f02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (NRF_USBD_EPIN_CHECK(ep))
    6f06:	b261      	sxtb	r1, r4
            if (var1 == 0x08)
    6f08:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6f0c:	2b08      	cmp	r3, #8
        *((volatile uint32_t *)0x40027C1C) = 0x00000082;
    6f0e:	bf02      	ittt	eq
    6f10:	4b3d      	ldreq	r3, [pc, #244]	; (7008 <usbd_dmareq_process+0x178>)
    6f12:	2282      	moveq	r2, #130	; 0x82
    6f14:	f8c3 2c1c 	streq.w	r2, [r3, #3100]	; 0xc1c
    m_dma_pending = true;
    6f18:	2301      	movs	r3, #1
    6f1a:	7033      	strb	r3, [r6, #0]
            m_ep_ready &= ~(1U << pos);
    6f1c:	682b      	ldr	r3, [r5, #0]
            p_state->transfer_cnt += transfer.size;
    6f1e:	9a03      	ldr	r2, [sp, #12]
            nrf_usbd_ep_easydma_set(NRF_USBD, ep, transfer.p_data.addr, (uint32_t)transfer.size);
    6f20:	9802      	ldr	r0, [sp, #8]
            m_ep_ready &= ~(1U << pos);
    6f22:	ea03 0309 	and.w	r3, r3, r9
    6f26:	602b      	str	r3, [r5, #0]
            p_state->transfer_cnt += transfer.size;
    6f28:	f8da 3008 	ldr.w	r3, [sl, #8]
    if (NRF_USBD_EPIN_CHECK(ep))
    6f2c:	2900      	cmp	r1, #0
    6f2e:	4413      	add	r3, r2
    6f30:	f8ca 3008 	str.w	r3, [sl, #8]
    6f34:	f004 0508 	and.w	r5, r4, #8
    6f38:	4b33      	ldr	r3, [pc, #204]	; (7008 <usbd_dmareq_process+0x178>)
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    6f3a:	f004 040f 	and.w	r4, r4, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    6f3e:	da4e      	bge.n	6fde <usbd_dmareq_process+0x14e>
        if (NRF_USBD_EPISO_CHECK(ep))
    6f40:	2d00      	cmp	r5, #0
    6f42:	d044      	beq.n	6fce <usbd_dmareq_process+0x13e>
            p_reg->ISOIN.PTR    = ptr;
    6f44:	f8c3 06a0 	str.w	r0, [r3, #1696]	; 0x6a0
            p_reg->ISOIN.MAXCNT = maxcnt;
    6f48:	f8c3 26a4 	str.w	r2, [r3, #1700]	; 0x6a4
    return (nrf_usbd_task_t)(
    6f4c:	2304      	movs	r3, #4
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    6f4e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    return (volatile uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    6f52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6f56:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    6f5a:	2201      	movs	r2, #1
    6f5c:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    6f5e:	681b      	ldr	r3, [r3, #0]
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    6f60:	4a2a      	ldr	r2, [pc, #168]	; (700c <usbd_dmareq_process+0x17c>)
    6f62:	4b2b      	ldr	r3, [pc, #172]	; (7010 <usbd_dmareq_process+0x180>)
    6f64:	ea13 0321 	ands.w	r3, r3, r1, asr #32
    6f68:	bf38      	it	cc
    6f6a:	4613      	movcc	r3, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    6f6c:	4926      	ldr	r1, [pc, #152]	; (7008 <usbd_dmareq_process+0x178>)
    6f6e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    6f72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6f76:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    6f7a:	681a      	ldr	r2, [r3, #0]
            while (!nrf_usbd_event_check(NRF_USBD, nrfx_usbd_ep_to_endevent(ep)) &&
    6f7c:	b91a      	cbnz	r2, 6f86 <usbd_dmareq_process+0xf6>
    6f7e:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
    6f82:	2a00      	cmp	r2, #0
    6f84:	d0f9      	beq.n	6f7a <usbd_dmareq_process+0xea>
}
    6f86:	b005      	add	sp, #20
    6f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    6f8c:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            usbd_ep_state_t * p_state = ep_state_access(ep);
    6f90:	4620      	mov	r0, r4
    6f92:	f7ff fbdb 	bl	674c <ep_state_access>
                continue_transfer = p_state->handler.feeder(
    6f96:	6803      	ldr	r3, [r0, #0]
    6f98:	8982      	ldrh	r2, [r0, #12]
    6f9a:	6841      	ldr	r1, [r0, #4]
            usbd_ep_state_t * p_state = ep_state_access(ep);
    6f9c:	4682      	mov	sl, r0
                continue_transfer = p_state->handler.feeder(
    6f9e:	a802      	add	r0, sp, #8
    6fa0:	4798      	blx	r3
    6fa2:	e7ab      	b.n	6efc <usbd_dmareq_process+0x6c>
                else if (transfer.size < rx_size)
    6fa4:	9b03      	ldr	r3, [sp, #12]
    6fa6:	459b      	cmp	fp, r3
    6fa8:	d9a8      	bls.n	6efc <usbd_dmareq_process+0x6c>
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    6faa:	2702      	movs	r7, #2
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    6fac:	4648      	mov	r0, r9
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    6fae:	f88a 700e 	strb.w	r7, [sl, #14]
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    6fb2:	f7ff fcc5 	bl	6940 <atomic_and.constprop.0.isra.0>
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    6fb6:	2306      	movs	r3, #6
    6fb8:	f88d 3004 	strb.w	r3, [sp, #4]
                    m_event_handler(&evt);
    6fbc:	4b15      	ldr	r3, [pc, #84]	; (7014 <usbd_dmareq_process+0x184>)
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    6fbe:	f88d 4006 	strb.w	r4, [sp, #6]
                    m_event_handler(&evt);
    6fc2:	681b      	ldr	r3, [r3, #0]
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    6fc4:	f88d 7007 	strb.w	r7, [sp, #7]
                    m_event_handler(&evt);
    6fc8:	a801      	add	r0, sp, #4
    6fca:	4798      	blx	r3
                    continue;
    6fcc:	e76a      	b.n	6ea4 <usbd_dmareq_process+0x14>
            p_reg->EPIN[epnr].PTR    = ptr;
    6fce:	2514      	movs	r5, #20
    6fd0:	fb05 3304 	mla	r3, r5, r4, r3
    6fd4:	f8c3 0600 	str.w	r0, [r3, #1536]	; 0x600
            p_reg->EPIN[epnr].MAXCNT = maxcnt;
    6fd8:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    return (nrf_usbd_task_t)(
    6fdc:	e7b6      	b.n	6f4c <usbd_dmareq_process+0xbc>
        if (NRF_USBD_EPISO_CHECK(ep))
    6fde:	b12d      	cbz	r5, 6fec <usbd_dmareq_process+0x15c>
            p_reg->ISOOUT.PTR    = ptr;
    6fe0:	f8c3 07a0 	str.w	r0, [r3, #1952]	; 0x7a0
            p_reg->ISOOUT.MAXCNT = maxcnt;
    6fe4:	f8c3 27a4 	str.w	r2, [r3, #1956]	; 0x7a4
    6fe8:	2328      	movs	r3, #40	; 0x28
    6fea:	e7b0      	b.n	6f4e <usbd_dmareq_process+0xbe>
            p_reg->EPOUT[epnr].PTR    = ptr;
    6fec:	2514      	movs	r5, #20
    6fee:	fb05 3304 	mla	r3, r5, r4, r3
    6ff2:	f8c3 0700 	str.w	r0, [r3, #1792]	; 0x700
            p_reg->EPOUT[epnr].MAXCNT = maxcnt;
    6ff6:	f8c3 2704 	str.w	r2, [r3, #1796]	; 0x704
    6ffa:	e7f5      	b.n	6fe8 <usbd_dmareq_process+0x158>
    6ffc:	20001583 	.word	0x20001583
    7000:	20001510 	.word	0x20001510
    7004:	20001514 	.word	0x20001514
    7008:	40027000 	.word	0x40027000
    700c:	0000a960 	.word	0x0000a960
    7010:	0000a972 	.word	0x0000a972
    7014:	20001518 	.word	0x20001518

00007018 <ev_epdata_handler>:
{
    7018:	b538      	push	{r3, r4, r5, lr}
    return p_reg->EPDATASTATUS;
    701a:	4b0f      	ldr	r3, [pc, #60]	; (7058 <ev_epdata_handler+0x40>)
    701c:	f8d3 446c 	ldr.w	r4, [r3, #1132]	; 0x46c
    p_reg->EPDATASTATUS = flags;
    7020:	f8c3 446c 	str.w	r4, [r3, #1132]	; 0x46c
        dataepstatus &= ~(1UL << bitpos);
    7024:	2501      	movs	r5, #1
    while (dataepstatus)
    7026:	b91c      	cbnz	r4, 7030 <ev_epdata_handler+0x18>
}
    7028:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        usbd_dmareq_process();
    702c:	f7ff bf30 	b.w	6e90 <usbd_dmareq_process>
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    7030:	fa94 f3a4 	rbit	r3, r4
    7034:	fab3 f383 	clz	r3, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    7038:	2b0f      	cmp	r3, #15
    703a:	bfc8      	it	gt
    703c:	f1a3 0010 	subgt.w	r0, r3, #16
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    7040:	4619      	mov	r1, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    7042:	bfd4      	ite	le
    7044:	f043 0080 	orrle.w	r0, r3, #128	; 0x80
    7048:	b2c0      	uxtbgt	r0, r0
        dataepstatus &= ~(1UL << bitpos);
    704a:	fa05 f303 	lsl.w	r3, r5, r3
    704e:	ea24 0403 	bic.w	r4, r4, r3
        (void)(usbd_ep_data_handler(ep, bitpos));
    7052:	f7ff fcad 	bl	69b0 <usbd_ep_data_handler>
    7056:	e7e6      	b.n	7026 <ev_epdata_handler+0xe>
    7058:	40027000 	.word	0x40027000

0000705c <nrf_usbd_epout_dma_handler>:
{
    705c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    usbd_dma_pending_clear();
    705e:	f7ff fc7f 	bl	6960 <usbd_dma_pending_clear>
{
    7062:	4604      	mov	r4, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    7064:	f7ff fb72 	bl	674c <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    7068:	7b83      	ldrb	r3, [r0, #14]
    706a:	2b03      	cmp	r3, #3
    706c:	d10d      	bne.n	708a <nrf_usbd_epout_dma_handler+0x2e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    706e:	4620      	mov	r0, r4
    7070:	f002 fe11 	bl	9c96 <ep2bit>
    7074:	2301      	movs	r3, #1
    7076:	fa03 f000 	lsl.w	r0, r3, r0
    707a:	43c0      	mvns	r0, r0
    707c:	f7ff fc60 	bl	6940 <atomic_and.constprop.0.isra.0>
}
    7080:	b003      	add	sp, #12
    7082:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    usbd_dmareq_process();
    7086:	f7ff bf03 	b.w	6e90 <usbd_dmareq_process>
    else if (p_state->handler.consumer == NULL)
    708a:	6805      	ldr	r5, [r0, #0]
    708c:	2d00      	cmp	r5, #0
    708e:	d1f7      	bne.n	7080 <nrf_usbd_epout_dma_handler+0x24>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7090:	4620      	mov	r0, r4
    7092:	f002 fe00 	bl	9c96 <ep2bit>
    7096:	2301      	movs	r3, #1
    7098:	fa03 f000 	lsl.w	r0, r3, r0
    709c:	43c0      	mvns	r0, r0
    709e:	f7ff fc4f 	bl	6940 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    70a2:	2306      	movs	r3, #6
    70a4:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    70a8:	4b04      	ldr	r3, [pc, #16]	; (70bc <nrf_usbd_epout_dma_handler+0x60>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    70aa:	f88d 4006 	strb.w	r4, [sp, #6]
        m_event_handler(&evt);
    70ae:	681b      	ldr	r3, [r3, #0]
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    70b0:	f88d 5007 	strb.w	r5, [sp, #7]
        m_event_handler(&evt);
    70b4:	a801      	add	r0, sp, #4
    70b6:	4798      	blx	r3
    70b8:	e7e2      	b.n	7080 <nrf_usbd_epout_dma_handler+0x24>
    70ba:	bf00      	nop
    70bc:	20001518 	.word	0x20001518

000070c0 <nrfx_usbd_ep_stall>:
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep;
    70c0:	4b02      	ldr	r3, [pc, #8]	; (70cc <nrfx_usbd_ep_stall+0xc>)
    70c2:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    70c6:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518

void nrfx_usbd_ep_stall(nrfx_usbd_ep_t ep)
{
    NRFX_LOG_DEBUG("USB: EP %x stalled.", ep);
    nrf_usbd_ep_stall(NRF_USBD, ep_to_hal(ep));
}
    70ca:	4770      	bx	lr
    70cc:	40027000 	.word	0x40027000

000070d0 <nrfx_usbd_ep_stall_check>:
    if (NRF_USBD_EPISO_CHECK(ep))
    70d0:	0702      	lsls	r2, r0, #28
    70d2:	d413      	bmi.n	70fc <nrfx_usbd_ep_stall_check+0x2c>
        return p_reg->HALTED.EPIN[epnr];
    70d4:	f000 030f 	and.w	r3, r0, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    70d8:	f010 0f80 	tst.w	r0, #128	; 0x80
    70dc:	4a08      	ldr	r2, [pc, #32]	; (7100 <nrfx_usbd_ep_stall_check+0x30>)
        return p_reg->HALTED.EPOUT[epnr];
    70de:	bf0b      	itete	eq
    70e0:	f503 7388 	addeq.w	r3, r3, #272	; 0x110
        return p_reg->HALTED.EPIN[epnr];
    70e4:	f503 7384 	addne.w	r3, r3, #264	; 0x108
        return p_reg->HALTED.EPOUT[epnr];
    70e8:	eb02 0283 	addeq.w	r2, r2, r3, lsl #2
        return p_reg->HALTED.EPIN[epnr];
    70ec:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
        return p_reg->HALTED.EPOUT[epnr];
    70f0:	bf08      	it	eq
    70f2:	6850      	ldreq	r0, [r2, #4]
    return USBD_HALTED_EPOUT_GETSTATUS_Halted == nrf_usbd_halted_get(p_reg, ep);
    70f4:	1e43      	subs	r3, r0, #1
    70f6:	4258      	negs	r0, r3
    70f8:	4158      	adcs	r0, r3
    70fa:	4770      	bx	lr
        return false;
    70fc:	2000      	movs	r0, #0
}

bool nrfx_usbd_ep_stall_check(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_ep_is_stall(NRF_USBD, ep_to_hal(ep));
}
    70fe:	4770      	bx	lr
    7100:	40027000 	.word	0x40027000

00007104 <nrfx_usbd_ep_dtoggle_clear>:
    p_reg->DTOGGLE = ep | (NRF_USBD_DTOGGLE_NOP << USBD_DTOGGLE_VALUE_Pos);
    7104:	4b04      	ldr	r3, [pc, #16]	; (7118 <nrfx_usbd_ep_dtoggle_clear+0x14>)
    7106:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->DTOGGLE = ep | (op << USBD_DTOGGLE_VALUE_Pos);
    710a:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    710e:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    (void) p_reg->DTOGGLE;
    7112:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c

void nrfx_usbd_ep_dtoggle_clear(nrfx_usbd_ep_t ep)
{
    nrf_usbd_dtoggle_set(NRF_USBD, ep, NRF_USBD_DTOGGLE_DATA0);
}
    7116:	4770      	bx	lr
    7118:	40027000 	.word	0x40027000

0000711c <nrfx_usbd_setup_get>:

void nrfx_usbd_setup_get(nrfx_usbd_setup_t * p_setup)
{
    711c:	b510      	push	{r4, lr}
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    711e:	2208      	movs	r2, #8
    7120:	2100      	movs	r1, #0
{
    7122:	4604      	mov	r4, r0
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    7124:	f002 fa4e 	bl	95c4 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    7128:	4b0e      	ldr	r3, [pc, #56]	; (7164 <nrfx_usbd_setup_get+0x48>)
    712a:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    712e:	7022      	strb	r2, [r4, #0]
    return (uint8_t)(p_reg->BREQUEST);
    7130:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    7134:	7062      	strb	r2, [r4, #1]
    const uint16_t val = p_reg->WVALUEL;
    7136:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    713a:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    713e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->bmRequestType = nrf_usbd_setup_bmrequesttype_get(NRF_USBD);
    p_setup->bRequest      = nrf_usbd_setup_brequest_get(NRF_USBD);
    p_setup->wValue        = nrf_usbd_setup_wvalue_get(NRF_USBD);
    7142:	8062      	strh	r2, [r4, #2]
    const uint16_t val = p_reg->WINDEXL;
    7144:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    7148:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    714c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->wIndex        = nrf_usbd_setup_windex_get(NRF_USBD);
    7150:	80a2      	strh	r2, [r4, #4]
    const uint16_t val = p_reg->WLENGTHL;
    7152:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    7156:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    715a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    p_setup->wLength       = nrf_usbd_setup_wlength_get(NRF_USBD);
    715e:	80e3      	strh	r3, [r4, #6]
}
    7160:	bd10      	pop	{r4, pc}
    7162:	bf00      	nop
    7164:	40027000 	.word	0x40027000

00007168 <nrfx_usbd_setup_data_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    7168:	4b02      	ldr	r3, [pc, #8]	; (7174 <nrfx_usbd_setup_data_clear+0xc>)
    716a:	2201      	movs	r2, #1
    716c:	64da      	str	r2, [r3, #76]	; 0x4c
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    716e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

void nrfx_usbd_setup_data_clear(void)
{
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0RCVOUT);
}
    7170:	4770      	bx	lr
    7172:	bf00      	nop
    7174:	40027000 	.word	0x40027000

00007178 <ev_dma_epout0_handler>:
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    7178:	b513      	push	{r0, r1, r4, lr}
    usbd_dma_pending_clear();
    717a:	f7ff fbf1 	bl	6960 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    717e:	4b10      	ldr	r3, [pc, #64]	; (71c0 <ev_dma_epout0_handler+0x48>)
    7180:	7b9a      	ldrb	r2, [r3, #14]
    7182:	2a03      	cmp	r2, #3
    7184:	d106      	bne.n	7194 <ev_dma_epout0_handler+0x1c>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7186:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    718a:	b002      	add	sp, #8
    718c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7190:	f7ff bbd6 	b.w	6940 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.consumer == NULL)
    7194:	681c      	ldr	r4, [r3, #0]
    7196:	b974      	cbnz	r4, 71b6 <ev_dma_epout0_handler+0x3e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7198:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
    719c:	f7ff fbd0 	bl	6940 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    71a0:	2306      	movs	r3, #6
    71a2:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    71a6:	4b07      	ldr	r3, [pc, #28]	; (71c4 <ev_dma_epout0_handler+0x4c>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    71a8:	f8ad 4006 	strh.w	r4, [sp, #6]
        m_event_handler(&evt);
    71ac:	681b      	ldr	r3, [r3, #0]
    71ae:	a801      	add	r0, sp, #4
    71b0:	4798      	blx	r3
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    71b2:	b002      	add	sp, #8
    71b4:	bd10      	pop	{r4, pc}
    71b6:	b002      	add	sp, #8
    71b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrfx_usbd_setup_data_clear();
    71bc:	f7ff bfd4 	b.w	7168 <nrfx_usbd_setup_data_clear>
    71c0:	200013f0 	.word	0x200013f0
    71c4:	20001518 	.word	0x20001518

000071c8 <nrfx_usbd_setup_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    71c8:	4b02      	ldr	r3, [pc, #8]	; (71d4 <nrfx_usbd_setup_clear+0xc>)
    71ca:	2201      	movs	r2, #1
    71cc:	651a      	str	r2, [r3, #80]	; 0x50
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    71ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50

void nrfx_usbd_setup_clear(void)
{
    NRFX_LOG_DEBUG(">> ep0status >>");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STATUS);
}
    71d0:	4770      	bx	lr
    71d2:	bf00      	nop
    71d4:	40027000 	.word	0x40027000

000071d8 <nrfx_usbd_setup_stall>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    71d8:	4b02      	ldr	r3, [pc, #8]	; (71e4 <nrfx_usbd_setup_stall+0xc>)
    71da:	2201      	movs	r2, #1
    71dc:	655a      	str	r2, [r3, #84]	; 0x54
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    71de:	6d5b      	ldr	r3, [r3, #84]	; 0x54

void nrfx_usbd_setup_stall(void)
{
    NRFX_LOG_DEBUG("Setup stalled.");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STALL);
}
    71e0:	4770      	bx	lr
    71e2:	bf00      	nop
    71e4:	40027000 	.word	0x40027000

000071e8 <nrfx_usbd_last_setup_dir_get>:

nrfx_usbd_ep_t nrfx_usbd_last_setup_dir_get(void)
{
    return m_last_setup_dir;
}
    71e8:	4b01      	ldr	r3, [pc, #4]	; (71f0 <nrfx_usbd_last_setup_dir_get+0x8>)
    71ea:	7818      	ldrb	r0, [r3, #0]
    71ec:	4770      	bx	lr
    71ee:	bf00      	nop
    71f0:	20001584 	.word	0x20001584

000071f4 <nrfx_usbd_transfer_out_drop>:

void nrfx_usbd_transfer_out_drop(nrfx_usbd_ep_t ep)
{
    71f4:	b510      	push	{r4, lr}
    71f6:	4602      	mov	r2, r0
	__asm__ volatile(
    71f8:	f04f 0320 	mov.w	r3, #32
    71fc:	f3ef 8411 	mrs	r4, BASEPRI
    7200:	f383 8812 	msr	BASEPRI_MAX, r3
    7204:	f3bf 8f6f 	isb	sy
    NRFX_ASSERT(NRF_USBD_EPOUT_CHECK(ep));

    NRFX_CRITICAL_SECTION_ENTER();
    m_ep_ready &= ~(1U << ep2bit(ep));
    7208:	f002 fd45 	bl	9c96 <ep2bit>
    720c:	490d      	ldr	r1, [pc, #52]	; (7244 <nrfx_usbd_transfer_out_drop+0x50>)
    720e:	2301      	movs	r3, #1
    7210:	fa03 f000 	lsl.w	r0, r3, r0
    7214:	680b      	ldr	r3, [r1, #0]
    7216:	ea23 0300 	bic.w	r3, r3, r0
    721a:	600b      	str	r3, [r1, #0]
    if (!NRF_USBD_EPISO_CHECK(ep))
    721c:	f012 0108 	ands.w	r1, r2, #8
    7220:	d10a      	bne.n	7238 <nrfx_usbd_transfer_out_drop+0x44>
    p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)] = 0;
    7222:	f002 030f 	and.w	r3, r2, #15
    7226:	009b      	lsls	r3, r3, #2
    7228:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    722c:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    7230:	f8c3 14a0 	str.w	r1, [r3, #1184]	; 0x4a0
    (void) p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    7234:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
	__asm__ volatile(
    7238:	f384 8811 	msr	BASEPRI, r4
    723c:	f3bf 8f6f 	isb	sy
    {
        nrf_usbd_epout_clear(NRF_USBD, ep);
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    7240:	bd10      	pop	{r4, pc}
    7242:	bf00      	nop
    7244:	20001514 	.word	0x20001514

00007248 <usbd_ep_abort>:
{
    7248:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    724a:	4601      	mov	r1, r0
	__asm__ volatile(
    724c:	f04f 0320 	mov.w	r3, #32
    7250:	f3ef 8511 	mrs	r5, BASEPRI
    7254:	f383 8812 	msr	BASEPRI_MAX, r3
    7258:	f3bf 8f6f 	isb	sy
    usbd_ep_state_t * p_state = ep_state_access(ep);
    725c:	f7ff fa76 	bl	674c <ep_state_access>
    7260:	4606      	mov	r6, r0
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    7262:	4608      	mov	r0, r1
    7264:	f002 fd17 	bl	9c96 <ep2bit>
    7268:	2201      	movs	r2, #1
    if (NRF_USBD_EPOUT_CHECK(ep))
    726a:	f011 0f80 	tst.w	r1, #128	; 0x80
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    726e:	fa02 f200 	lsl.w	r2, r2, r0
    7272:	482e      	ldr	r0, [pc, #184]	; (732c <usbd_ep_abort+0xe4>)
    if (NRF_USBD_EPOUT_CHECK(ep))
    7274:	d119      	bne.n	72aa <usbd_ep_abort+0x62>
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    7276:	6803      	ldr	r3, [r0, #0]
    7278:	ea32 0303 	bics.w	r3, r2, r3
    727c:	d00a      	beq.n	7294 <usbd_ep_abort+0x4c>
            nrfx_usbd_transfer_out_drop(ep);
    727e:	4608      	mov	r0, r1
    7280:	f7ff ffb8 	bl	71f4 <nrfx_usbd_transfer_out_drop>
        p_state->status = NRFX_USBD_EP_ABORTED;
    7284:	2303      	movs	r3, #3
    7286:	73b3      	strb	r3, [r6, #14]
	__asm__ volatile(
    7288:	f385 8811 	msr	BASEPRI, r5
    728c:	f3bf 8f6f 	isb	sy
}
    7290:	b003      	add	sp, #12
    7292:	bdf0      	pop	{r4, r5, r6, r7, pc}
            p_state->handler.consumer = NULL;
    7294:	6033      	str	r3, [r6, #0]
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    7296:	6803      	ldr	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    7298:	4925      	ldr	r1, [pc, #148]	; (7330 <usbd_ep_abort+0xe8>)
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    729a:	ea23 0302 	bic.w	r3, r3, r2
    729e:	6003      	str	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    72a0:	680b      	ldr	r3, [r1, #0]
    72a2:	ea23 0302 	bic.w	r3, r3, r2
    72a6:	600b      	str	r3, [r1, #0]
    72a8:	e7ec      	b.n	7284 <usbd_ep_abort+0x3c>
        if(!NRF_USBD_EPISO_CHECK(ep))
    72aa:	070b      	lsls	r3, r1, #28
    72ac:	d415      	bmi.n	72da <usbd_ep_abort+0x92>
            if(ep != NRFX_USBD_EPIN0)
    72ae:	2980      	cmp	r1, #128	; 0x80
    72b0:	4b20      	ldr	r3, [pc, #128]	; (7334 <usbd_ep_abort+0xec>)
    72b2:	d02f      	beq.n	7314 <usbd_ep_abort+0xcc>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B6 + (2u * (NRF_USBD_EP_NR_GET(ep) - 1));
    72b4:	f001 040f 	and.w	r4, r1, #15
    72b8:	f204 34da 	addw	r4, r4, #986	; 0x3da
    72bc:	0064      	lsls	r4, r4, #1
    72be:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    72c2:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    72c6:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    72ca:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    72cc:	f044 0402 	orr.w	r4, r4, #2
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    72d0:	433c      	orrs	r4, r7
    72d2:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
                (void)(*((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)));
    72d6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
        if ((m_ep_dma_waiting | (~m_ep_ready)) & (1U << ep2bit(ep)))
    72da:	4f15      	ldr	r7, [pc, #84]	; (7330 <usbd_ep_abort+0xe8>)
    72dc:	6804      	ldr	r4, [r0, #0]
    72de:	683b      	ldr	r3, [r7, #0]
    72e0:	ea64 0c03 	orn	ip, r4, r3
    72e4:	ea1c 0f02 	tst.w	ip, r2
    72e8:	d0ce      	beq.n	7288 <usbd_ep_abort+0x40>
            m_ep_ready       |=   1U << ep2bit(ep) ;
    72ea:	4313      	orrs	r3, r2
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    72ec:	ea24 0402 	bic.w	r4, r4, r2
            m_ep_ready       |=   1U << ep2bit(ep) ;
    72f0:	603b      	str	r3, [r7, #0]
            p_state->handler.feeder = NULL;
    72f2:	2300      	movs	r3, #0
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    72f4:	6004      	str	r4, [r0, #0]
            p_state->handler.feeder = NULL;
    72f6:	6033      	str	r3, [r6, #0]
            p_state->status = NRFX_USBD_EP_ABORTED;
    72f8:	2303      	movs	r3, #3
    72fa:	73b3      	strb	r3, [r6, #14]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    72fc:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    7300:	4b0d      	ldr	r3, [pc, #52]	; (7338 <usbd_ep_abort+0xf0>)
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    7302:	f88d 1006 	strb.w	r1, [sp, #6]
    7306:	2206      	movs	r2, #6
            m_event_handler(&evt);
    7308:	681b      	ldr	r3, [r3, #0]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    730a:	f88d 2004 	strb.w	r2, [sp, #4]
            m_event_handler(&evt);
    730e:	a801      	add	r0, sp, #4
    7310:	4798      	blx	r3
    7312:	e7b9      	b.n	7288 <usbd_ep_abort+0x40>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B4;
    7314:	f240 74b4 	movw	r4, #1972	; 0x7b4
    7318:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    731c:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    7320:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    7324:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    7326:	f044 0404 	orr.w	r4, r4, #4
    732a:	e7d1      	b.n	72d0 <usbd_ep_abort+0x88>
    732c:	20001510 	.word	0x20001510
    7330:	20001514 	.word	0x20001514
    7334:	40027000 	.word	0x40027000
    7338:	20001518 	.word	0x20001518

0000733c <ev_setup_handler>:
{
    733c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    733e:	4b14      	ldr	r3, [pc, #80]	; (7390 <ev_setup_handler+0x54>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    7340:	4c14      	ldr	r4, [pc, #80]	; (7394 <ev_setup_handler+0x58>)
    7342:	f8d3 5480 	ldr.w	r5, [r3, #1152]	; 0x480
    7346:	6823      	ldr	r3, [r4, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
    7348:	4e13      	ldr	r6, [pc, #76]	; (7398 <ev_setup_handler+0x5c>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    734a:	43da      	mvns	r2, r3
    734c:	4b13      	ldr	r3, [pc, #76]	; (739c <ev_setup_handler+0x60>)
        & (1U <<ep2bit(m_last_setup_dir)))
    734e:	7831      	ldrb	r1, [r6, #0]
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    7350:	681b      	ldr	r3, [r3, #0]
    7352:	b292      	uxth	r2, r2
        & (1U <<ep2bit(m_last_setup_dir)))
    7354:	4608      	mov	r0, r1
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    7356:	431a      	orrs	r2, r3
        & (1U <<ep2bit(m_last_setup_dir)))
    7358:	f002 fc9d 	bl	9c96 <ep2bit>
    735c:	2301      	movs	r3, #1
    735e:	4083      	lsls	r3, r0
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    7360:	4213      	tst	r3, r2
    7362:	d002      	beq.n	736a <ev_setup_handler+0x2e>
        usbd_ep_abort(m_last_setup_dir);
    7364:	4608      	mov	r0, r1
    7366:	f7ff ff6f 	bl	7248 <usbd_ep_abort>
        NRFX_USBD_EPOUT0 : NRFX_USBD_EPIN0;
    736a:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
    (void)(NRFX_ATOMIC_FETCH_AND(
    736e:	f06f 1001 	mvn.w	r0, #65537	; 0x10001
    m_last_setup_dir =
    7372:	7035      	strb	r5, [r6, #0]
    (void)(NRFX_ATOMIC_FETCH_AND(
    7374:	f7ff fae4 	bl	6940 <atomic_and.constprop.0.isra.0>
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
    7378:	6823      	ldr	r3, [r4, #0]
    737a:	f043 0301 	orr.w	r3, r3, #1
    737e:	6023      	str	r3, [r4, #0]
    const nrfx_usbd_evt_t evt = {
    7380:	2305      	movs	r3, #5
    7382:	9301      	str	r3, [sp, #4]
    m_event_handler(&evt);
    7384:	4b06      	ldr	r3, [pc, #24]	; (73a0 <ev_setup_handler+0x64>)
    7386:	a801      	add	r0, sp, #4
    7388:	681b      	ldr	r3, [r3, #0]
    738a:	4798      	blx	r3
}
    738c:	b002      	add	sp, #8
    738e:	bd70      	pop	{r4, r5, r6, pc}
    7390:	40027000 	.word	0x40027000
    7394:	20001514 	.word	0x20001514
    7398:	20001584 	.word	0x20001584
    739c:	20001510 	.word	0x20001510
    73a0:	20001518 	.word	0x20001518

000073a4 <nrfx_usbd_irq_handler>:
{
    73a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return p_reg->INTENSET;
    73a8:	4b1a      	ldr	r3, [pc, #104]	; (7414 <nrfx_usbd_irq_handler+0x70>)
    73aa:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    uint32_t active = 0;
    73ae:	2300      	movs	r3, #0
            active |= 1UL << event_nr;
    73b0:	2401      	movs	r4, #1
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    73b2:	461d      	mov	r5, r3
    while (to_process)
    73b4:	b970      	cbnz	r0, 73d4 <nrfx_usbd_irq_handler+0x30>
        m_isr[event_nr]();
    73b6:	4f18      	ldr	r7, [pc, #96]	; (7418 <nrfx_usbd_irq_handler+0x74>)
    bool setup_active = 0 != (active & NRF_USBD_INT_EP0SETUP_MASK);
    73b8:	f403 0600 	and.w	r6, r3, #8388608	; 0x800000
    active &= ~NRF_USBD_INT_EP0SETUP_MASK;
    73bc:	f423 0400 	bic.w	r4, r3, #8388608	; 0x800000
        active &= ~(1UL << event_nr);
    73c0:	f04f 0801 	mov.w	r8, #1
    while (active)
    73c4:	b9bc      	cbnz	r4, 73f6 <nrfx_usbd_irq_handler+0x52>
    usbd_dmareq_process();
    73c6:	f7ff fd63 	bl	6e90 <usbd_dmareq_process>
    if (setup_active)
    73ca:	b306      	cbz	r6, 740e <nrfx_usbd_irq_handler+0x6a>
}
    73cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        m_isr[USBD_INTEN_EP0SETUP_Pos]();
    73d0:	f7ff bfb4 	b.w	733c <ev_setup_handler>
        uint8_t event_nr = NRF_CTZ(to_process);
    73d4:	fa90 f2a0 	rbit	r2, r0
    73d8:	fab2 f282 	clz	r2, r2
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    73dc:	490f      	ldr	r1, [pc, #60]	; (741c <nrfx_usbd_irq_handler+0x78>)
}

NRF_STATIC_INLINE uint32_t nrfx_bitpos_to_event(uint32_t bit)
{
    static const uint32_t event_reg_offset = 0x100u;
    return event_reg_offset + (bit * sizeof(uint32_t));
    73de:	0096      	lsls	r6, r2, #2
    73e0:	4431      	add	r1, r6
            active |= 1UL << event_nr;
    73e2:	fa04 f202 	lsl.w	r2, r4, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    73e6:	680e      	ldr	r6, [r1, #0]
    if (ret)
    73e8:	b116      	cbz	r6, 73f0 <nrfx_usbd_irq_handler+0x4c>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    73ea:	600d      	str	r5, [r1, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    73ec:	6809      	ldr	r1, [r1, #0]
    73ee:	4313      	orrs	r3, r2
        to_process &= ~(1UL << event_nr);
    73f0:	ea20 0002 	bic.w	r0, r0, r2
    73f4:	e7de      	b.n	73b4 <nrfx_usbd_irq_handler+0x10>
        uint8_t event_nr = NRF_CTZ(active);
    73f6:	fa94 f5a4 	rbit	r5, r4
    73fa:	fab5 f585 	clz	r5, r5
        m_isr[event_nr]();
    73fe:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
        active &= ~(1UL << event_nr);
    7402:	fa08 f505 	lsl.w	r5, r8, r5
        m_isr[event_nr]();
    7406:	4798      	blx	r3
        active &= ~(1UL << event_nr);
    7408:	ea24 0405 	bic.w	r4, r4, r5
    740c:	e7da      	b.n	73c4 <nrfx_usbd_irq_handler+0x20>
}
    740e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7412:	bf00      	nop
    7414:	40027000 	.word	0x40027000
    7418:	0000a8e0 	.word	0x0000a8e0
    741c:	40027100 	.word	0x40027100

00007420 <nrfx_usbd_stop>:
{
    7420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7422:	4b1b      	ldr	r3, [pc, #108]	; (7490 <nrfx_usbd_stop+0x70>)
    7424:	2280      	movs	r2, #128	; 0x80
    7426:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    if (NRFX_IRQ_IS_ENABLED(USBD_IRQn))
    742a:	2027      	movs	r0, #39	; 0x27
    742c:	f7fc f83a 	bl	34a4 <arch_irq_is_enabled>
    7430:	b1b8      	cbz	r0, 7462 <nrfx_usbd_stop+0x42>
    uint32_t ep_waiting = m_ep_dma_waiting | (m_ep_ready & NRFX_USBD_EPOUT_BIT_MASK);
    7432:	4e18      	ldr	r6, [pc, #96]	; (7494 <nrfx_usbd_stop+0x74>)
    7434:	4b18      	ldr	r3, [pc, #96]	; (7498 <nrfx_usbd_stop+0x78>)
    7436:	6834      	ldr	r4, [r6, #0]
    7438:	681b      	ldr	r3, [r3, #0]
    743a:	0c24      	lsrs	r4, r4, #16
    743c:	0424      	lsls	r4, r4, #16
    743e:	431c      	orrs	r4, r3
        ep_waiting &= ~(1U << bitpos);
    7440:	2701      	movs	r7, #1
    while (0 != ep_waiting)
    7442:	b97c      	cbnz	r4, 7464 <nrfx_usbd_stop+0x44>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Disabled << USBD_USBPULLUP_CONNECT_Pos;
    7444:	4d15      	ldr	r5, [pc, #84]	; (749c <nrfx_usbd_stop+0x7c>)
    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    7446:	f240 13ff 	movw	r3, #511	; 0x1ff
    744a:	6033      	str	r3, [r6, #0]
        NRFX_IRQ_DISABLE(USBD_IRQn);
    744c:	2027      	movs	r0, #39	; 0x27
    744e:	f8c5 4504 	str.w	r4, [r5, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    7452:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504
    7456:	f7fc f811 	bl	347c <arch_irq_disable>
    p_reg->INTENCLR = mask;
    745a:	f04f 33ff 	mov.w	r3, #4294967295
    745e:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
}
    7462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    7464:	fa94 f5a4 	rbit	r5, r4
    7468:	fab5 f585 	clz	r5, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    746c:	2d0f      	cmp	r5, #15
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    746e:	4628      	mov	r0, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    7470:	bfc6      	itte	gt
    7472:	f1a5 0010 	subgt.w	r0, r5, #16
    7476:	b2c0      	uxtbgt	r0, r0
    7478:	f040 0080 	orrle.w	r0, r0, #128	; 0x80
        if (!NRF_USBD_EPISO_CHECK(bit2ep(bitpos)))
    747c:	0703      	lsls	r3, r0, #28
    747e:	d401      	bmi.n	7484 <nrfx_usbd_stop+0x64>
            usbd_ep_abort(bit2ep(bitpos));
    7480:	f7ff fee2 	bl	7248 <usbd_ep_abort>
        ep_waiting &= ~(1U << bitpos);
    7484:	fa07 f505 	lsl.w	r5, r7, r5
    7488:	ea24 0405 	bic.w	r4, r4, r5
    748c:	e7d9      	b.n	7442 <nrfx_usbd_stop+0x22>
    748e:	bf00      	nop
    7490:	e000e100 	.word	0xe000e100
    7494:	20001514 	.word	0x20001514
    7498:	20001510 	.word	0x20001510
    749c:	40027000 	.word	0x40027000

000074a0 <nrfx_usbd_disable>:
{
    74a0:	b508      	push	{r3, lr}
    nrfx_usbd_stop();
    74a2:	f7ff ffbd 	bl	7420 <nrfx_usbd_stop>
    return p_reg->INTENSET;
    74a6:	4b08      	ldr	r3, [pc, #32]	; (74c8 <nrfx_usbd_disable+0x28>)
    74a8:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    p_reg->INTENCLR = mask;
    74ac:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    74b0:	2200      	movs	r2, #0
    74b2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    74b6:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    usbd_dma_pending_clear();
    74ba:	f7ff fa51 	bl	6960 <usbd_dma_pending_clear>
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    74be:	4b03      	ldr	r3, [pc, #12]	; (74cc <nrfx_usbd_disable+0x2c>)
    74c0:	2201      	movs	r2, #1
    74c2:	701a      	strb	r2, [r3, #0]
}
    74c4:	bd08      	pop	{r3, pc}
    74c6:	bf00      	nop
    74c8:	40027000 	.word	0x40027000
    74cc:	20001586 	.word	0x20001586

000074d0 <nrfx_usbd_ep_disable>:
{
    74d0:	b510      	push	{r4, lr}
    74d2:	4604      	mov	r4, r0
    usbd_ep_abort(ep);
    74d4:	f7ff feb8 	bl	7248 <usbd_ep_abort>
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    74d8:	4a10      	ldr	r2, [pc, #64]	; (751c <nrfx_usbd_ep_disable+0x4c>)
    if (NRF_USBD_EPIN_CHECK(ep))
    74da:	f014 0f80 	tst.w	r4, #128	; 0x80
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    74de:	f004 000f 	and.w	r0, r4, #15
        p_reg->EPINEN &= ~(1UL << epnr);
    74e2:	f04f 0301 	mov.w	r3, #1
    74e6:	bf14      	ite	ne
    74e8:	f8d2 1510 	ldrne.w	r1, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    74ec:	f8d2 1514 	ldreq.w	r1, [r2, #1300]	; 0x514
        p_reg->EPINEN &= ~(1UL << epnr);
    74f0:	fa03 f300 	lsl.w	r3, r3, r0
    74f4:	ea6f 0303 	mvn.w	r3, r3
    74f8:	bf15      	itete	ne
    74fa:	400b      	andne	r3, r1
        p_reg->EPOUTEN &= ~(1UL << epnr);
    74fc:	400b      	andeq	r3, r1
        p_reg->EPINEN &= ~(1UL << epnr);
    74fe:	f8c2 3510 	strne.w	r3, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    7502:	f8c2 3514 	streq.w	r3, [r2, #1300]	; 0x514
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    7506:	bf14      	ite	ne
    7508:	4b05      	ldrne	r3, [pc, #20]	; (7520 <nrfx_usbd_ep_disable+0x50>)
    750a:	4b06      	ldreq	r3, [pc, #24]	; (7524 <nrfx_usbd_ep_disable+0x54>)
    750c:	5c1a      	ldrb	r2, [r3, r0]
    750e:	2301      	movs	r3, #1
    7510:	4093      	lsls	r3, r2
    p_reg->INTENCLR = mask;
    7512:	4a02      	ldr	r2, [pc, #8]	; (751c <nrfx_usbd_ep_disable+0x4c>)
    7514:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
    7518:	bd10      	pop	{r4, pc}
    751a:	bf00      	nop
    751c:	40027000 	.word	0x40027000
    7520:	0000abe4 	.word	0x0000abe4
    7524:	0000abdb 	.word	0x0000abdb

00007528 <nrfx_usbd_ep_enable>:
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    7528:	f010 0f80 	tst.w	r0, #128	; 0x80
{
    752c:	b570      	push	{r4, r5, r6, lr}
    752e:	4924      	ldr	r1, [pc, #144]	; (75c0 <nrfx_usbd_ep_enable+0x98>)
    7530:	4604      	mov	r4, r0
    7532:	f000 030f 	and.w	r3, r0, #15
    7536:	f04f 0501 	mov.w	r5, #1
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    753a:	d012      	beq.n	7562 <nrfx_usbd_ep_enable+0x3a>
    753c:	4a21      	ldr	r2, [pc, #132]	; (75c4 <nrfx_usbd_ep_enable+0x9c>)
    753e:	5cd2      	ldrb	r2, [r2, r3]
    7540:	fa05 f202 	lsl.w	r2, r5, r2
    p_reg->INTENSET = mask;
    7544:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
        return 0 != (p_reg->EPINEN & (1UL << epnr));
    7548:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
    754c:	40da      	lsrs	r2, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    754e:	07d0      	lsls	r0, r2, #31
    7550:	d406      	bmi.n	7560 <nrfx_usbd_ep_enable+0x38>
        p_reg->EPINEN |= 1UL << epnr;
    7552:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
    7556:	fa05 f303 	lsl.w	r3, r5, r3
    755a:	4313      	orrs	r3, r2
    755c:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
}
    7560:	bd70      	pop	{r4, r5, r6, pc}
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    7562:	4a19      	ldr	r2, [pc, #100]	; (75c8 <nrfx_usbd_ep_enable+0xa0>)
    7564:	5cd2      	ldrb	r2, [r2, r3]
    7566:	fa05 f202 	lsl.w	r2, r5, r2
    p_reg->INTENSET = mask;
    756a:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
        return 0 != (p_reg->EPOUTEN & (1UL << epnr));
    756e:	f8d1 2514 	ldr.w	r2, [r1, #1300]	; 0x514
    7572:	40da      	lsrs	r2, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    7574:	07d2      	lsls	r2, r2, #31
    7576:	d4f3      	bmi.n	7560 <nrfx_usbd_ep_enable+0x38>
        p_reg->EPOUTEN |= 1UL << epnr;
    7578:	f8d1 6514 	ldr.w	r6, [r1, #1300]	; 0x514
    757c:	fa05 f203 	lsl.w	r2, r5, r3
    7580:	4332      	orrs	r2, r6
    7582:	f8c1 2514 	str.w	r2, [r1, #1300]	; 0x514
    if ((NRF_USBD_EP_NR_GET(ep) != 0) &&
    7586:	2b00      	cmp	r3, #0
    7588:	d0ea      	beq.n	7560 <nrfx_usbd_ep_enable+0x38>
        NRF_USBD_EPOUT_CHECK(ep) &&
    758a:	0703      	lsls	r3, r0, #28
    758c:	d4e8      	bmi.n	7560 <nrfx_usbd_ep_enable+0x38>
	__asm__ volatile(
    758e:	f04f 0320 	mov.w	r3, #32
    7592:	f3ef 8611 	mrs	r6, BASEPRI
    7596:	f383 8812 	msr	BASEPRI_MAX, r3
    759a:	f3bf 8f6f 	isb	sy
        nrfx_usbd_transfer_out_drop(ep);
    759e:	f7ff fe29 	bl	71f4 <nrfx_usbd_transfer_out_drop>
        m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    75a2:	4620      	mov	r0, r4
    75a4:	f002 fb77 	bl	9c96 <ep2bit>
    75a8:	4a08      	ldr	r2, [pc, #32]	; (75cc <nrfx_usbd_ep_enable+0xa4>)
    75aa:	6813      	ldr	r3, [r2, #0]
    75ac:	fa05 f000 	lsl.w	r0, r5, r0
    75b0:	ea23 0300 	bic.w	r3, r3, r0
    75b4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    75b6:	f386 8811 	msr	BASEPRI, r6
    75ba:	f3bf 8f6f 	isb	sy
}
    75be:	e7cf      	b.n	7560 <nrfx_usbd_ep_enable+0x38>
    75c0:	40027000 	.word	0x40027000
    75c4:	0000abe4 	.word	0x0000abe4
    75c8:	0000abdb 	.word	0x0000abdb
    75cc:	20001510 	.word	0x20001510

000075d0 <nrfx_usbd_ep_stall_clear>:
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    75d0:	0603      	lsls	r3, r0, #24
{
    75d2:	b510      	push	{r4, lr}
    75d4:	4604      	mov	r4, r0
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    75d6:	d405      	bmi.n	75e4 <nrfx_usbd_ep_stall_clear+0x14>
    75d8:	f7ff fd7a 	bl	70d0 <nrfx_usbd_ep_stall_check>
    75dc:	b110      	cbz	r0, 75e4 <nrfx_usbd_ep_stall_clear+0x14>
        nrfx_usbd_transfer_out_drop(ep);
    75de:	4620      	mov	r0, r4
    75e0:	f7ff fe08 	bl	71f4 <nrfx_usbd_transfer_out_drop>
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep;
    75e4:	4b01      	ldr	r3, [pc, #4]	; (75ec <nrfx_usbd_ep_stall_clear+0x1c>)
    75e6:	f8c3 4518 	str.w	r4, [r3, #1304]	; 0x518
}
    75ea:	bd10      	pop	{r4, pc}
    75ec:	40027000 	.word	0x40027000

000075f0 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    75f0:	6803      	ldr	r3, [r0, #0]
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    75f2:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    75f6:	095b      	lsrs	r3, r3, #5
    *p_pin = NRF_PIN_NUMBER_TO_PIN(pin_number);
    75f8:	6002      	str	r2, [r0, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    75fa:	d004      	beq.n	7606 <nrf_gpio_pin_port_decode+0x16>
    NRF_GPIO_Type * p_port = NULL;
    75fc:	2b01      	cmp	r3, #1
    75fe:	4803      	ldr	r0, [pc, #12]	; (760c <nrf_gpio_pin_port_decode+0x1c>)
    7600:	bf18      	it	ne
    7602:	2000      	movne	r0, #0
    7604:	4770      	bx	lr
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7606:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    760a:	4770      	bx	lr
    760c:	50000300 	.word	0x50000300

00007610 <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    7610:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7612:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
    7614:	f002 fbaa 	bl	9d6c <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
    7618:	4608      	mov	r0, r1
    761a:	f002 fba7 	bl	9d6c <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    761e:	a801      	add	r0, sp, #4
    7620:	9601      	str	r6, [sp, #4]
    7622:	f7ff ffe5 	bl	75f0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7626:	9b01      	ldr	r3, [sp, #4]
    cnf &= ~to_update;
    7628:	4d2e      	ldr	r5, [pc, #184]	; (76e4 <nrfx_twi_twim_bus_recover+0xd4>)
    762a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
    762e:	460c      	mov	r4, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7630:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    7634:	9401      	str	r4, [sp, #4]
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)      |
    7636:	f240 610d 	movw	r1, #1549	; 0x60d
    cnf &= ~to_update;
    763a:	402b      	ands	r3, r5
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)      |
    763c:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    763e:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7642:	a801      	add	r0, sp, #4
    7644:	f7ff ffd4 	bl	75f0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7648:	9b01      	ldr	r3, [sp, #4]
    764a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    764e:	2701      	movs	r7, #1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7650:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    7654:	402b      	ands	r3, r5
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)      |
    7656:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    7658:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    765c:	2004      	movs	r0, #4
    765e:	f002 f9b7 	bl	99d0 <nrfx_busy_wait>
    7662:	2509      	movs	r5, #9
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7664:	a801      	add	r0, sp, #4
    7666:	9401      	str	r4, [sp, #4]
    7668:	f7ff ffc2 	bl	75f0 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    766c:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    766e:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    7672:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    7674:	07db      	lsls	r3, r3, #31
    7676:	d415      	bmi.n	76a4 <nrfx_twi_twim_bus_recover+0x94>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7678:	a801      	add	r0, sp, #4
    767a:	9601      	str	r6, [sp, #4]
    767c:	f7ff ffb8 	bl	75f0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7680:	9b01      	ldr	r3, [sp, #4]
    7682:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
    7686:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    768a:	2004      	movs	r0, #4
    768c:	f002 f9a0 	bl	99d0 <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
    7690:	4630      	mov	r0, r6
    7692:	f002 fb6b 	bl	9d6c <nrf_gpio_pin_set>
    for (uint8_t i = 0; i < 9; i++)
    7696:	3d01      	subs	r5, #1
            NRFX_DELAY_US(4);
    7698:	2004      	movs	r0, #4
    769a:	f002 f999 	bl	99d0 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    769e:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    76a2:	d1df      	bne.n	7664 <nrfx_twi_twim_bus_recover+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    76a4:	a801      	add	r0, sp, #4
    76a6:	9401      	str	r4, [sp, #4]
    76a8:	f7ff ffa2 	bl	75f0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    76ac:	9a01      	ldr	r2, [sp, #4]
    76ae:	2301      	movs	r3, #1
    76b0:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    76b2:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    76b6:	2004      	movs	r0, #4
    76b8:	f002 f98a 	bl	99d0 <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
    76bc:	4620      	mov	r0, r4
    76be:	f002 fb55 	bl	9d6c <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
    76c2:	2004      	movs	r0, #4
    76c4:	f002 f984 	bl	99d0 <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    76c8:	a801      	add	r0, sp, #4
    76ca:	9401      	str	r4, [sp, #4]
    76cc:	f7ff ff90 	bl	75f0 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    76d0:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    76d2:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    76d6:	4804      	ldr	r0, [pc, #16]	; (76e8 <nrfx_twi_twim_bus_recover+0xd8>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    76d8:	40d3      	lsrs	r3, r2
    76da:	f003 0301 	and.w	r3, r3, #1
    76de:	1ac0      	subs	r0, r0, r3
    76e0:	b003      	add	sp, #12
    76e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    76e4:	fffcf8f0 	.word	0xfffcf8f0
    76e8:	0bad0001 	.word	0x0bad0001

000076ec <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    76ec:	4b10      	ldr	r3, [pc, #64]	; (7730 <z_sys_init_run_level+0x44>)
{
    76ee:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    76f0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    76f4:	3001      	adds	r0, #1
    76f6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    76fa:	42a6      	cmp	r6, r4
    76fc:	d800      	bhi.n	7700 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    76fe:	bd70      	pop	{r4, r5, r6, pc}
			if (entry->init_fn.dev != NULL) {
    7700:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    7704:	b195      	cbz	r5, 772c <z_sys_init_run_level+0x40>
			if (entry->init_fn.dev != NULL) {
    7706:	b153      	cbz	r3, 771e <z_sys_init_run_level+0x32>
				rc = entry->init_fn.dev(dev);
    7708:	4628      	mov	r0, r5
    770a:	4798      	blx	r3
				if (rc != 0) {
    770c:	b138      	cbz	r0, 771e <z_sys_init_run_level+0x32>
					if (rc < 0) {
    770e:	2800      	cmp	r0, #0
    7710:	bfb8      	it	lt
    7712:	4240      	neglt	r0, r0
					dev->state->init_res = rc;
    7714:	68eb      	ldr	r3, [r5, #12]
					if (rc > UINT8_MAX) {
    7716:	28ff      	cmp	r0, #255	; 0xff
    7718:	bfa8      	it	ge
    771a:	20ff      	movge	r0, #255	; 0xff
					dev->state->init_res = rc;
    771c:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    771e:	68ea      	ldr	r2, [r5, #12]
    7720:	7853      	ldrb	r3, [r2, #1]
    7722:	f043 0301 	orr.w	r3, r3, #1
    7726:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    7728:	3408      	adds	r4, #8
    772a:	e7e6      	b.n	76fa <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    772c:	4798      	blx	r3
    772e:	e7fb      	b.n	7728 <z_sys_init_run_level+0x3c>
    7730:	0000a948 	.word	0x0000a948

00007734 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    7734:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    7736:	4b0a      	ldr	r3, [pc, #40]	; (7760 <bg_thread_main+0x2c>)
    7738:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    773a:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    773c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    773e:	f7ff ffd5 	bl	76ec <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    7742:	f001 f95d 	bl	8a00 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    7746:	2004      	movs	r0, #4
    7748:	f7ff ffd0 	bl	76ec <z_sys_init_run_level>

	z_init_static_threads();
    774c:	f000 f96a 	bl	7a24 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    7750:	f7f9 feac 	bl	14ac <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    7754:	4a03      	ldr	r2, [pc, #12]	; (7764 <bg_thread_main+0x30>)
    7756:	7b13      	ldrb	r3, [r2, #12]
    7758:	f023 0301 	bic.w	r3, r3, #1
    775c:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    775e:	bd08      	pop	{r3, pc}
    7760:	20001587 	.word	0x20001587
    7764:	20000610 	.word	0x20000610

00007768 <z_bss_zero>:
{
    7768:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    776a:	4803      	ldr	r0, [pc, #12]	; (7778 <z_bss_zero+0x10>)
    776c:	4a03      	ldr	r2, [pc, #12]	; (777c <z_bss_zero+0x14>)
    776e:	2100      	movs	r1, #0
    7770:	1a12      	subs	r2, r2, r0
    7772:	f002 fb3b 	bl	9dec <z_early_memset>
}
    7776:	bd08      	pop	{r3, pc}
    7778:	20000330 	.word	0x20000330
    777c:	2000158c 	.word	0x2000158c

00007780 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    7780:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    7782:	2300      	movs	r3, #0
{
    7784:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    7786:	2201      	movs	r2, #1
    7788:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    778c:	4e19      	ldr	r6, [pc, #100]	; (77f4 <z_init_cpu+0x74>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    778e:	4d1a      	ldr	r5, [pc, #104]	; (77f8 <z_init_cpu+0x78>)
	z_setup_new_thread(thread, stack,
    7790:	9301      	str	r3, [sp, #4]
    7792:	220f      	movs	r2, #15
    7794:	e9cd 3202 	strd	r3, r2, [sp, #8]
    7798:	4918      	ldr	r1, [pc, #96]	; (77fc <z_init_cpu+0x7c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    779a:	2314      	movs	r3, #20
    779c:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    77a0:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    77a4:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    77a6:	f44f 70c0 	mov.w	r0, #384	; 0x180
    77aa:	4b15      	ldr	r3, [pc, #84]	; (7800 <z_init_cpu+0x80>)
    77ac:	9500      	str	r5, [sp, #0]
    77ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
    77b2:	fb00 1104 	mla	r1, r0, r4, r1
    77b6:	4630      	mov	r0, r6
    77b8:	f000 f8d6 	bl	7968 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    77bc:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    77be:	4a11      	ldr	r2, [pc, #68]	; (7804 <z_init_cpu+0x84>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    77c0:	60ee      	str	r6, [r5, #12]
    77c2:	f023 0304 	bic.w	r3, r3, #4
    77c6:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    77c8:	f44f 6304 	mov.w	r3, #2112	; 0x840
    77cc:	fb04 3303 	mla	r3, r4, r3, r3
    77d0:	4413      	add	r3, r2
	_kernel.cpus[id].irq_stack =
    77d2:	606b      	str	r3, [r5, #4]
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    77d4:	4b0c      	ldr	r3, [pc, #48]	; (7808 <z_init_cpu+0x88>)
	_kernel.cpus[id].id = id;
    77d6:	742c      	strb	r4, [r5, #16]
    77d8:	f3bf 8f5b 	dmb	ish
    77dc:	e853 1f00 	ldrex	r1, [r3]
    77e0:	3101      	adds	r1, #1
    77e2:	e843 1200 	strex	r2, r1, [r3]
    77e6:	2a00      	cmp	r2, #0
    77e8:	d1f8      	bne.n	77dc <z_init_cpu+0x5c>
    77ea:	f3bf 8f5b 	dmb	ish
	/*
	 * Increment number of CPUs active. The pm subsystem
	 * will keep track of this from here.
	 */
	atomic_inc(&_cpus_active);
}
    77ee:	b006      	add	sp, #24
    77f0:	bd70      	pop	{r4, r5, r6, pc}
    77f2:	bf00      	nop
    77f4:	20000590 	.word	0x20000590
    77f8:	20001520 	.word	0x20001520
    77fc:	20002f00 	.word	0x20002f00
    7800:	00007add 	.word	0x00007add
    7804:	200026c0 	.word	0x200026c0
    7808:	2000151c 	.word	0x2000151c

0000780c <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    780c:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    780e:	2000      	movs	r0, #0
{
    7810:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    7812:	f7ff ff6b 	bl	76ec <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    7816:	4b2d      	ldr	r3, [pc, #180]	; (78cc <z_cstart+0xc0>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    7818:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    781c:	4d2c      	ldr	r5, [pc, #176]	; (78d0 <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    781e:	4e2d      	ldr	r6, [pc, #180]	; (78d4 <z_cstart+0xc8>)
    7820:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    7822:	4f2d      	ldr	r7, [pc, #180]	; (78d8 <z_cstart+0xcc>)
    7824:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    7828:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    782a:	2400      	movs	r4, #0
    782c:	23e0      	movs	r3, #224	; 0xe0
    782e:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    7832:	77ec      	strb	r4, [r5, #31]
    7834:	762c      	strb	r4, [r5, #24]
    7836:	766c      	strb	r4, [r5, #25]
    7838:	76ac      	strb	r4, [r5, #26]
    783a:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    783e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    7840:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    7844:	626b      	str	r3, [r5, #36]	; 0x24
    7846:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    784a:	f7fc f881 	bl	3950 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    784e:	f7fb fde7 	bl	3420 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    7852:	f04f 33ff 	mov.w	r3, #4294967295
    7856:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    7858:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    785a:	f7fc f95d 	bl	3b18 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    785e:	f7fc f8c3 	bl	39e8 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    7862:	f240 1301 	movw	r3, #257	; 0x101
    7866:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    786a:	ab06      	add	r3, sp, #24
    786c:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    786e:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    7872:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    7874:	f002 fa87 	bl	9d86 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    7878:	2001      	movs	r0, #1
    787a:	f7ff ff37 	bl	76ec <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    787e:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    7880:	4d16      	ldr	r5, [pc, #88]	; (78dc <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    7882:	f7ff ff33 	bl	76ec <z_sys_init_run_level>
	z_sched_init();
    7886:	f000 fe0b 	bl	84a0 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    788a:	4b15      	ldr	r3, [pc, #84]	; (78e0 <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    788c:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    788e:	9305      	str	r3, [sp, #20]
    7890:	2301      	movs	r3, #1
    7892:	4914      	ldr	r1, [pc, #80]	; (78e4 <z_cstart+0xd8>)
    7894:	9400      	str	r4, [sp, #0]
    7896:	e9cd 4303 	strd	r4, r3, [sp, #12]
    789a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    789e:	463b      	mov	r3, r7
    78a0:	e9cd 4401 	strd	r4, r4, [sp, #4]
    78a4:	4628      	mov	r0, r5
    78a6:	f000 f85f 	bl	7968 <z_setup_new_thread>
    78aa:	7b6a      	ldrb	r2, [r5, #13]
    78ac:	4606      	mov	r6, r0
    78ae:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    78b2:	4628      	mov	r0, r5
    78b4:	736a      	strb	r2, [r5, #13]
    78b6:	f002 fc27 	bl	a108 <z_ready_thread>
	z_init_cpu(0);
    78ba:	4620      	mov	r0, r4
    78bc:	f7ff ff60 	bl	7780 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    78c0:	463a      	mov	r2, r7
    78c2:	4631      	mov	r1, r6
    78c4:	4628      	mov	r0, r5
    78c6:	f7fb fec1 	bl	364c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    78ca:	bf00      	nop
    78cc:	20002f00 	.word	0x20002f00
    78d0:	e000ed00 	.word	0xe000ed00
    78d4:	20001520 	.word	0x20001520
    78d8:	00007735 	.word	0x00007735
    78dc:	20000610 	.word	0x20000610
    78e0:	0000abf7 	.word	0x0000abf7
    78e4:	20003080 	.word	0x20003080

000078e8 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(void)
{
    78e8:	b538      	push	{r3, r4, r5, lr}
	int rc = 0;

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    78ea:	4c06      	ldr	r4, [pc, #24]	; (7904 <init_mem_slab_module+0x1c>)
    78ec:	4d06      	ldr	r5, [pc, #24]	; (7908 <init_mem_slab_module+0x20>)
	int rc = 0;
    78ee:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    78f0:	42ac      	cmp	r4, r5
    78f2:	d300      	bcc.n	78f6 <init_mem_slab_module+0xe>
		z_object_init(slab);
	}

out:
	return rc;
}
    78f4:	bd38      	pop	{r3, r4, r5, pc}
		rc = create_free_list(slab);
    78f6:	4620      	mov	r0, r4
    78f8:	f002 fa7c 	bl	9df4 <create_free_list>
		if (rc < 0) {
    78fc:	2800      	cmp	r0, #0
    78fe:	dbf9      	blt.n	78f4 <init_mem_slab_module+0xc>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    7900:	341c      	adds	r4, #28
    7902:	e7f5      	b.n	78f0 <init_mem_slab_module+0x8>
    7904:	200001d8 	.word	0x200001d8
    7908:	200001f4 	.word	0x200001f4

0000790c <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    790c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    790e:	460c      	mov	r4, r1
	__asm__ volatile(
    7910:	f04f 0520 	mov.w	r5, #32
    7914:	f3ef 8111 	mrs	r1, BASEPRI
    7918:	f385 8812 	msr	BASEPRI_MAX, r5
    791c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    7920:	6945      	ldr	r5, [r0, #20]
    7922:	b15d      	cbz	r5, 793c <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    7924:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    7926:	682b      	ldr	r3, [r5, #0]
    7928:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    792a:	6983      	ldr	r3, [r0, #24]
    792c:	3301      	adds	r3, #1
    792e:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    7930:	2000      	movs	r0, #0
	__asm__ volatile(
    7932:	f381 8811 	msr	BASEPRI, r1
    7936:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    793a:	e011      	b.n	7960 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    793c:	ea52 0603 	orrs.w	r6, r2, r3
    7940:	d103      	bne.n	794a <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    7942:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    7944:	f06f 000b 	mvn.w	r0, #11
    7948:	e7f3      	b.n	7932 <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    794a:	e9cd 2300 	strd	r2, r3, [sp]
    794e:	4602      	mov	r2, r0
    7950:	3008      	adds	r0, #8
    7952:	f000 fcaf 	bl	82b4 <z_pend_curr>
		if (result == 0) {
    7956:	b918      	cbnz	r0, 7960 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    7958:	4b02      	ldr	r3, [pc, #8]	; (7964 <k_mem_slab_alloc+0x58>)
    795a:	689b      	ldr	r3, [r3, #8]
    795c:	695b      	ldr	r3, [r3, #20]
    795e:	6023      	str	r3, [r4, #0]
}
    7960:	b002      	add	sp, #8
    7962:	bd70      	pop	{r4, r5, r6, pc}
    7964:	20001520 	.word	0x20001520

00007968 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    7968:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    796c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    796e:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    7970:	2604      	movs	r6, #4
    7972:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    7974:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    7976:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    7978:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    797c:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    797e:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    7980:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7984:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    7986:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7988:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    798c:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    798e:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    7992:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    7996:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    7998:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    799a:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    799c:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79a0:	9202      	str	r2, [sp, #8]
    79a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    79a4:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    79a6:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79aa:	9200      	str	r2, [sp, #0]
    79ac:	4642      	mov	r2, r8
{
    79ae:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79b0:	f7fb fe1a 	bl	35e8 <arch_new_thread>
	if (!_current) {
    79b4:	4b04      	ldr	r3, [pc, #16]	; (79c8 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    79b6:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    79b8:	689b      	ldr	r3, [r3, #8]
    79ba:	b103      	cbz	r3, 79be <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    79bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    79be:	6723      	str	r3, [r4, #112]	; 0x70
}
    79c0:	4640      	mov	r0, r8
    79c2:	b004      	add	sp, #16
    79c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    79c8:	20001520 	.word	0x20001520

000079cc <z_impl_k_thread_create>:
{
    79cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    79ce:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    79d0:	2500      	movs	r5, #0
    79d2:	9505      	str	r5, [sp, #20]
    79d4:	9d10      	ldr	r5, [sp, #64]	; 0x40
    79d6:	9504      	str	r5, [sp, #16]
    79d8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    79da:	9503      	str	r5, [sp, #12]
    79dc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    79de:	9502      	str	r5, [sp, #8]
{
    79e0:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    79e4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    79e6:	9501      	str	r5, [sp, #4]
    79e8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    79ea:	9500      	str	r5, [sp, #0]
{
    79ec:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    79ee:	f7ff ffbb 	bl	7968 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    79f2:	f1b6 3fff 	cmp.w	r6, #4294967295
    79f6:	bf08      	it	eq
    79f8:	f1b7 3fff 	cmpeq.w	r7, #4294967295
    79fc:	d005      	beq.n	7a0a <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    79fe:	ea56 0307 	orrs.w	r3, r6, r7
    7a02:	d105      	bne.n	7a10 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    7a04:	4620      	mov	r0, r4
    7a06:	f000 fccb 	bl	83a0 <z_sched_start>
}
    7a0a:	4620      	mov	r0, r4
    7a0c:	b007      	add	sp, #28
    7a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7a10:	4903      	ldr	r1, [pc, #12]	; (7a20 <z_impl_k_thread_create+0x54>)
    7a12:	463a      	mov	r2, r7
    7a14:	4633      	mov	r3, r6
    7a16:	f104 0018 	add.w	r0, r4, #24
    7a1a:	f000 fed7 	bl	87cc <z_add_timeout>
    7a1e:	e7f4      	b.n	7a0a <z_impl_k_thread_create+0x3e>
    7a20:	0000a16d 	.word	0x0000a16d

00007a24 <z_init_static_threads>:
{
    7a24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7a28:	4c29      	ldr	r4, [pc, #164]	; (7ad0 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    7a2a:	4d2a      	ldr	r5, [pc, #168]	; (7ad4 <z_init_static_threads+0xb0>)
{
    7a2c:	b087      	sub	sp, #28
    7a2e:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    7a30:	42ae      	cmp	r6, r5
    7a32:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    7a36:	d30f      	bcc.n	7a58 <z_init_static_threads+0x34>
	k_sched_lock();
    7a38:	f000 fd02 	bl	8440 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    7a3c:	4c24      	ldr	r4, [pc, #144]	; (7ad0 <z_init_static_threads+0xac>)
    7a3e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 7ad8 <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    7a42:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    7a46:	f240 37e7 	movw	r7, #999	; 0x3e7
    7a4a:	42ac      	cmp	r4, r5
    7a4c:	d320      	bcc.n	7a90 <z_init_static_threads+0x6c>
}
    7a4e:	b007      	add	sp, #28
    7a50:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    7a54:	f000 bd08 	b.w	8468 <k_sched_unlock>
		z_setup_new_thread(
    7a58:	f854 3c04 	ldr.w	r3, [r4, #-4]
    7a5c:	9305      	str	r3, [sp, #20]
    7a5e:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    7a62:	9304      	str	r3, [sp, #16]
    7a64:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7a68:	9303      	str	r3, [sp, #12]
    7a6a:	f854 3c14 	ldr.w	r3, [r4, #-20]
    7a6e:	9302      	str	r3, [sp, #8]
    7a70:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7a74:	9301      	str	r3, [sp, #4]
    7a76:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7a7a:	9300      	str	r3, [sp, #0]
    7a7c:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    7a80:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    7a84:	f7ff ff70 	bl	7968 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7a88:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    7a8c:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    7a8e:	e7ce      	b.n	7a2e <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7a92:	1c5a      	adds	r2, r3, #1
    7a94:	d00d      	beq.n	7ab2 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    7a96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7a9a:	2100      	movs	r1, #0
    7a9c:	4638      	mov	r0, r7
    7a9e:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7aa2:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    7aa6:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7aaa:	d104      	bne.n	7ab6 <z_init_static_threads+0x92>
	z_sched_start(thread);
    7aac:	4640      	mov	r0, r8
    7aae:	f000 fc77 	bl	83a0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7ab2:	342c      	adds	r4, #44	; 0x2c
    7ab4:	e7c9      	b.n	7a4a <z_init_static_threads+0x26>
    7ab6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7aba:	2300      	movs	r3, #0
    7abc:	f7f9 fb20 	bl	1100 <__aeabi_uldivmod>
    7ac0:	4602      	mov	r2, r0
    7ac2:	460b      	mov	r3, r1
    7ac4:	f108 0018 	add.w	r0, r8, #24
    7ac8:	4649      	mov	r1, r9
    7aca:	f000 fe7f 	bl	87cc <z_add_timeout>
    7ace:	e7f0      	b.n	7ab2 <z_init_static_threads+0x8e>
    7ad0:	0000a694 	.word	0x0000a694
    7ad4:	0000a694 	.word	0x0000a694
    7ad8:	0000a16d 	.word	0x0000a16d

00007adc <idle>:
	sys_clock_idle_exit();
#endif
}

void idle(void *unused1, void *unused2, void *unused3)
{
    7adc:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    7ade:	4c0b      	ldr	r4, [pc, #44]	; (7b0c <idle+0x30>)
	return !z_sys_post_kernel;
    7ae0:	4d0b      	ldr	r5, [pc, #44]	; (7b10 <idle+0x34>)
	__asm__ volatile(
    7ae2:	f04f 0220 	mov.w	r2, #32
    7ae6:	f3ef 8311 	mrs	r3, BASEPRI
    7aea:	f382 8812 	msr	BASEPRI_MAX, r2
    7aee:	f3bf 8f6f 	isb	sy
    7af2:	f002 fbd2 	bl	a29a <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    7af6:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    7af8:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    7afa:	b913      	cbnz	r3, 7b02 <idle+0x26>
	arch_cpu_idle();
    7afc:	f7fb fc96 	bl	342c <arch_cpu_idle>
}
    7b00:	e7ef      	b.n	7ae2 <idle+0x6>
    7b02:	f7fa fa89 	bl	2018 <pm_system_suspend>
    7b06:	2800      	cmp	r0, #0
    7b08:	d1eb      	bne.n	7ae2 <idle+0x6>
    7b0a:	e7f7      	b.n	7afc <idle+0x20>
    7b0c:	20001520 	.word	0x20001520
    7b10:	20001587 	.word	0x20001587

00007b14 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    7b14:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    7b18:	4604      	mov	r4, r0
    7b1a:	4617      	mov	r7, r2
    7b1c:	461e      	mov	r6, r3
    7b1e:	f04f 0320 	mov.w	r3, #32
    7b22:	f3ef 8811 	mrs	r8, BASEPRI
    7b26:	f383 8812 	msr	BASEPRI_MAX, r3
    7b2a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    7b2e:	68c3      	ldr	r3, [r0, #12]
    7b30:	4a33      	ldr	r2, [pc, #204]	; (7c00 <z_impl_k_mutex_lock+0xec>)
    7b32:	b17b      	cbz	r3, 7b54 <z_impl_k_mutex_lock+0x40>
    7b34:	6880      	ldr	r0, [r0, #8]
    7b36:	6891      	ldr	r1, [r2, #8]
    7b38:	4288      	cmp	r0, r1
    7b3a:	d019      	beq.n	7b70 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    7b3c:	ea57 0306 	orrs.w	r3, r7, r6
    7b40:	d118      	bne.n	7b74 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    7b42:	f388 8811 	msr	BASEPRI, r8
    7b46:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    7b4a:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    7b4e:	b002      	add	sp, #8
    7b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    7b54:	6891      	ldr	r1, [r2, #8]
    7b56:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    7b5a:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    7b5c:	3301      	adds	r3, #1
    7b5e:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    7b60:	6893      	ldr	r3, [r2, #8]
    7b62:	60a3      	str	r3, [r4, #8]
    7b64:	f388 8811 	msr	BASEPRI, r8
    7b68:	f3bf 8f6f 	isb	sy
		return 0;
    7b6c:	2000      	movs	r0, #0
    7b6e:	e7ee      	b.n	7b4e <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    7b70:	6921      	ldr	r1, [r4, #16]
    7b72:	e7f2      	b.n	7b5a <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    7b74:	f991 100e 	ldrsb.w	r1, [r1, #14]
    7b78:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    7b7c:	4299      	cmp	r1, r3
    7b7e:	bfa8      	it	ge
    7b80:	4619      	movge	r1, r3
    7b82:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    7b86:	4291      	cmp	r1, r2
    7b88:	bfb8      	it	lt
    7b8a:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    7b8c:	428b      	cmp	r3, r1
    7b8e:	dd2e      	ble.n	7bee <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    7b90:	f002 f981 	bl	9e96 <adjust_owner_prio.isra.0>
    7b94:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    7b96:	e9cd 7600 	strd	r7, r6, [sp]
    7b9a:	481a      	ldr	r0, [pc, #104]	; (7c04 <z_impl_k_mutex_lock+0xf0>)
    7b9c:	4622      	mov	r2, r4
    7b9e:	4641      	mov	r1, r8
    7ba0:	f000 fb88 	bl	82b4 <z_pend_curr>
	if (got_mutex == 0) {
    7ba4:	2800      	cmp	r0, #0
    7ba6:	d0e1      	beq.n	7b6c <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    7ba8:	f04f 0320 	mov.w	r3, #32
    7bac:	f3ef 8611 	mrs	r6, BASEPRI
    7bb0:	f383 8812 	msr	BASEPRI_MAX, r3
    7bb4:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    7bb8:	68a0      	ldr	r0, [r4, #8]
    7bba:	b1d0      	cbz	r0, 7bf2 <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    7bbc:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    7bbe:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7bc0:	429c      	cmp	r4, r3
    7bc2:	d00a      	beq.n	7bda <z_impl_k_mutex_lock+0xc6>
    7bc4:	b14b      	cbz	r3, 7bda <z_impl_k_mutex_lock+0xc6>
    7bc6:	f993 300e 	ldrsb.w	r3, [r3, #14]
    7bca:	4299      	cmp	r1, r3
    7bcc:	bfa8      	it	ge
    7bce:	4619      	movge	r1, r3
    7bd0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    7bd4:	4299      	cmp	r1, r3
    7bd6:	bfb8      	it	lt
    7bd8:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    7bda:	f002 f95c 	bl	9e96 <adjust_owner_prio.isra.0>
    7bde:	b140      	cbz	r0, 7bf2 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    7be0:	4808      	ldr	r0, [pc, #32]	; (7c04 <z_impl_k_mutex_lock+0xf0>)
    7be2:	4631      	mov	r1, r6
    7be4:	f000 fbca 	bl	837c <z_reschedule>
	return -EAGAIN;
    7be8:	f06f 000a 	mvn.w	r0, #10
    7bec:	e7af      	b.n	7b4e <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    7bee:	2500      	movs	r5, #0
    7bf0:	e7d1      	b.n	7b96 <z_impl_k_mutex_lock+0x82>
	if (resched) {
    7bf2:	2d00      	cmp	r5, #0
    7bf4:	d1f4      	bne.n	7be0 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    7bf6:	f386 8811 	msr	BASEPRI, r6
    7bfa:	f3bf 8f6f 	isb	sy
    7bfe:	e7f3      	b.n	7be8 <z_impl_k_mutex_lock+0xd4>
    7c00:	20001520 	.word	0x20001520
    7c04:	20001588 	.word	0x20001588

00007c08 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    7c08:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    7c0a:	6883      	ldr	r3, [r0, #8]
{
    7c0c:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    7c0e:	b36b      	cbz	r3, 7c6c <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    7c10:	4a19      	ldr	r2, [pc, #100]	; (7c78 <z_impl_k_mutex_unlock+0x70>)
    7c12:	6892      	ldr	r2, [r2, #8]
    7c14:	4293      	cmp	r3, r2
    7c16:	d12c      	bne.n	7c72 <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    7c18:	68c3      	ldr	r3, [r0, #12]
    7c1a:	2b01      	cmp	r3, #1
    7c1c:	d903      	bls.n	7c26 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    7c1e:	3b01      	subs	r3, #1
    7c20:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    7c22:	2000      	movs	r0, #0
}
    7c24:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    7c26:	f04f 0320 	mov.w	r3, #32
    7c2a:	f3ef 8511 	mrs	r5, BASEPRI
    7c2e:	f383 8812 	msr	BASEPRI_MAX, r3
    7c32:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    7c36:	6901      	ldr	r1, [r0, #16]
    7c38:	6880      	ldr	r0, [r0, #8]
    7c3a:	f002 f92c 	bl	9e96 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    7c3e:	4620      	mov	r0, r4
    7c40:	f002 fa98 	bl	a174 <z_unpend_first_thread>
	mutex->owner = new_owner;
    7c44:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    7c46:	b158      	cbz	r0, 7c60 <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    7c48:	f990 200e 	ldrsb.w	r2, [r0, #14]
    7c4c:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    7c4e:	2200      	movs	r2, #0
    7c50:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    7c52:	f002 fa59 	bl	a108 <z_ready_thread>
		z_reschedule(&lock, key);
    7c56:	4809      	ldr	r0, [pc, #36]	; (7c7c <z_impl_k_mutex_unlock+0x74>)
    7c58:	4629      	mov	r1, r5
    7c5a:	f000 fb8f 	bl	837c <z_reschedule>
    7c5e:	e7e0      	b.n	7c22 <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    7c60:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    7c62:	f385 8811 	msr	BASEPRI, r5
    7c66:	f3bf 8f6f 	isb	sy
    7c6a:	e7da      	b.n	7c22 <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    7c6c:	f06f 0015 	mvn.w	r0, #21
    7c70:	e7d8      	b.n	7c24 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    7c72:	f04f 30ff 	mov.w	r0, #4294967295
    7c76:	e7d5      	b.n	7c24 <z_impl_k_mutex_unlock+0x1c>
    7c78:	20001520 	.word	0x20001520
    7c7c:	20001588 	.word	0x20001588

00007c80 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    7c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
    7c82:	4611      	mov	r1, r2
	__asm__ volatile(
    7c84:	f04f 0220 	mov.w	r2, #32
    7c88:	f3ef 8511 	mrs	r5, BASEPRI
    7c8c:	f382 8812 	msr	BASEPRI_MAX, r2
    7c90:	f3bf 8f6f 	isb	sy
    7c94:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    7c96:	b19c      	cbz	r4, 7cc0 <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    7c98:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    7c9a:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    7c9c:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    7ca0:	4294      	cmp	r4, r2
	list->head = node;
    7ca2:	6003      	str	r3, [r0, #0]
	list->tail = node;
    7ca4:	bf08      	it	eq
    7ca6:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    7ca8:	2101      	movs	r1, #1
    7caa:	4620      	mov	r0, r4
    7cac:	f002 f964 	bl	9f78 <z_queue_node_peek>
    7cb0:	4604      	mov	r4, r0
	__asm__ volatile(
    7cb2:	f385 8811 	msr	BASEPRI, r5
    7cb6:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    7cba:	4620      	mov	r0, r4
    7cbc:	b003      	add	sp, #12
    7cbe:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7cc0:	ea51 0203 	orrs.w	r2, r1, r3
    7cc4:	d0f5      	beq.n	7cb2 <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    7cc6:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    7cca:	e9cd 1300 	strd	r1, r3, [sp]
    7cce:	4610      	mov	r0, r2
    7cd0:	4629      	mov	r1, r5
    7cd2:	f000 faef 	bl	82b4 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    7cd6:	2800      	cmp	r0, #0
    7cd8:	d1ef      	bne.n	7cba <z_impl_k_queue_get+0x3a>
    7cda:	4b02      	ldr	r3, [pc, #8]	; (7ce4 <z_impl_k_queue_get+0x64>)
    7cdc:	689b      	ldr	r3, [r3, #8]
    7cde:	695c      	ldr	r4, [r3, #20]
    7ce0:	e7eb      	b.n	7cba <z_impl_k_queue_get+0x3a>
    7ce2:	bf00      	nop
    7ce4:	20001520 	.word	0x20001520

00007ce8 <z_impl_k_sem_give>:
	return false;
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7ce8:	b538      	push	{r3, r4, r5, lr}
    7cea:	4604      	mov	r4, r0
	__asm__ volatile(
    7cec:	f04f 0320 	mov.w	r3, #32
    7cf0:	f3ef 8511 	mrs	r5, BASEPRI
    7cf4:	f383 8812 	msr	BASEPRI_MAX, r3
    7cf8:	f3bf 8f6f 	isb	sy
	struct k_thread *thread;
	bool resched = true;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    7cfc:	f002 fa3a 	bl	a174 <z_unpend_first_thread>

	if (thread != NULL) {
    7d00:	b148      	cbz	r0, 7d16 <z_impl_k_sem_give+0x2e>
    7d02:	2200      	movs	r2, #0
    7d04:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    7d06:	f002 f9ff 	bl	a108 <z_ready_thread>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		resched = handle_poll_events(sem);
	}

	if (resched) {
		z_reschedule(&lock, key);
    7d0a:	4629      	mov	r1, r5
    7d0c:	4807      	ldr	r0, [pc, #28]	; (7d2c <z_impl_k_sem_give+0x44>)
	} else {
		k_spin_unlock(&lock, key);
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&lock, key);
    7d12:	f000 bb33 	b.w	837c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    7d16:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    7d1a:	429a      	cmp	r2, r3
    7d1c:	bf18      	it	ne
    7d1e:	3301      	addne	r3, #1
    7d20:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    7d22:	f385 8811 	msr	BASEPRI, r5
    7d26:	f3bf 8f6f 	isb	sy
}
    7d2a:	bd38      	pop	{r3, r4, r5, pc}
    7d2c:	20001588 	.word	0x20001588

00007d30 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    7d30:	b513      	push	{r0, r1, r4, lr}
	__asm__ volatile(
    7d32:	f04f 0420 	mov.w	r4, #32
    7d36:	f3ef 8111 	mrs	r1, BASEPRI
    7d3a:	f384 8812 	msr	BASEPRI_MAX, r4
    7d3e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7d42:	6884      	ldr	r4, [r0, #8]
    7d44:	b144      	cbz	r4, 7d58 <z_impl_k_sem_take+0x28>
		sem->count--;
    7d46:	3c01      	subs	r4, #1
    7d48:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    7d4a:	f381 8811 	msr	BASEPRI, r1
    7d4e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7d52:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    7d54:	b002      	add	sp, #8
    7d56:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7d58:	ea52 0403 	orrs.w	r4, r2, r3
    7d5c:	d106      	bne.n	7d6c <z_impl_k_sem_take+0x3c>
    7d5e:	f381 8811 	msr	BASEPRI, r1
    7d62:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7d66:	f06f 000f 	mvn.w	r0, #15
    7d6a:	e7f3      	b.n	7d54 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7d6c:	e9cd 2300 	strd	r2, r3, [sp]
    7d70:	4602      	mov	r2, r0
    7d72:	4802      	ldr	r0, [pc, #8]	; (7d7c <z_impl_k_sem_take+0x4c>)
    7d74:	f000 fa9e 	bl	82b4 <z_pend_curr>
	return ret;
    7d78:	e7ec      	b.n	7d54 <z_impl_k_sem_take+0x24>
    7d7a:	bf00      	nop
    7d7c:	20001588 	.word	0x20001588

00007d80 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    7d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    7d84:	4e4a      	ldr	r6, [pc, #296]	; (7eb0 <work_queue_main+0x130>)
    7d86:	b085      	sub	sp, #20
    7d88:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    7d8a:	f04f 38ff 	mov.w	r8, #4294967295
    7d8e:	f04f 39ff 	mov.w	r9, #4294967295
	__asm__ volatile(
    7d92:	f04f 0320 	mov.w	r3, #32
    7d96:	f3ef 8711 	mrs	r7, BASEPRI
    7d9a:	f383 8812 	msr	BASEPRI_MAX, r3
    7d9e:	f3bf 8f6f 	isb	sy
    7da2:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    7da6:	b98d      	cbnz	r5, 7dcc <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    7da8:	2102      	movs	r1, #2
    7daa:	f104 0098 	add.w	r0, r4, #152	; 0x98
    7dae:	f002 f906 	bl	9fbe <flag_test_and_clear>
    7db2:	2800      	cmp	r0, #0
    7db4:	d143      	bne.n	7e3e <work_queue_main+0xbe>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    7db6:	2300      	movs	r3, #0
    7db8:	e9cd 8900 	strd	r8, r9, [sp]
    7dbc:	9302      	str	r3, [sp, #8]
    7dbe:	f104 0288 	add.w	r2, r4, #136	; 0x88
    7dc2:	4639      	mov	r1, r7
    7dc4:	483b      	ldr	r0, [pc, #236]	; (7eb4 <work_queue_main+0x134>)
    7dc6:	f000 fc8f 	bl	86e8 <z_sched_wait>
			continue;
    7dca:	e7e2      	b.n	7d92 <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7dcc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    7dd0:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    7dd2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7dd6:	4295      	cmp	r5, r2
	list->tail = node;
    7dd8:	bf08      	it	eq
    7dda:	f8c4 3084 	streq.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    7dde:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7de2:	f043 0302 	orr.w	r3, r3, #2
    7de6:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    7dea:	68eb      	ldr	r3, [r5, #12]
    7dec:	f023 0304 	bic.w	r3, r3, #4
    7df0:	f043 0301 	orr.w	r3, r3, #1
    7df4:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    7df6:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    7df8:	f387 8811 	msr	BASEPRI, r7
    7dfc:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    7e00:	4628      	mov	r0, r5
    7e02:	4798      	blx	r3
	__asm__ volatile(
    7e04:	f04f 0320 	mov.w	r3, #32
    7e08:	f3ef 8b11 	mrs	fp, BASEPRI
    7e0c:	f383 8812 	msr	BASEPRI_MAX, r3
    7e10:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    7e14:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7e16:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    7e18:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7e1c:	d419      	bmi.n	7e52 <work_queue_main+0xd2>
	*flagp &= ~BIT(bit);
    7e1e:	60ea      	str	r2, [r5, #12]
    7e20:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7e24:	f023 0302 	bic.w	r3, r3, #2
    7e28:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    7e2c:	f38b 8811 	msr	BASEPRI, fp
    7e30:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    7e34:	05db      	lsls	r3, r3, #23
    7e36:	d4ac      	bmi.n	7d92 <work_queue_main+0x12>
	z_impl_k_yield();
    7e38:	f000 fb3a 	bl	84b0 <z_impl_k_yield>
}
    7e3c:	e7a9      	b.n	7d92 <work_queue_main+0x12>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    7e3e:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    7e42:	2200      	movs	r2, #0
    7e44:	2101      	movs	r1, #1
    7e46:	4628      	mov	r0, r5
    7e48:	f002 f9ee 	bl	a228 <z_sched_wake>
    7e4c:	2800      	cmp	r0, #0
    7e4e:	d1f8      	bne.n	7e42 <work_queue_main+0xc2>
    7e50:	e7b1      	b.n	7db6 <work_queue_main+0x36>
	return list->head;
    7e52:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    7e54:	f023 0303 	bic.w	r3, r3, #3
    7e58:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7e5a:	2800      	cmp	r0, #0
    7e5c:	d0e0      	beq.n	7e20 <work_queue_main+0xa0>
	return node->next;
    7e5e:	2700      	movs	r7, #0
    7e60:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    7e64:	463b      	mov	r3, r7
    7e66:	2800      	cmp	r0, #0
    7e68:	d0da      	beq.n	7e20 <work_queue_main+0xa0>
		if (wc->work == work) {
    7e6a:	6842      	ldr	r2, [r0, #4]
    7e6c:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    7e6e:	4601      	mov	r1, r0
		if (wc->work == work) {
    7e70:	d10c      	bne.n	7e8c <work_queue_main+0x10c>
	return node->next;
    7e72:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    7e74:	b99f      	cbnz	r7, 7e9e <work_queue_main+0x11e>
    7e76:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    7e78:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    7e7a:	4282      	cmp	r2, r0
    7e7c:	d100      	bne.n	7e80 <work_queue_main+0x100>
	list->tail = node;
    7e7e:	6071      	str	r1, [r6, #4]
	parent->next = child;
    7e80:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    7e84:	f7ff ff30 	bl	7ce8 <z_impl_k_sem_give>
}
    7e88:	4639      	mov	r1, r7
    7e8a:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7e8c:	f1ba 0f00 	cmp.w	sl, #0
    7e90:	d00b      	beq.n	7eaa <work_queue_main+0x12a>
	return node->next;
    7e92:	f8da 2000 	ldr.w	r2, [sl]
    7e96:	4650      	mov	r0, sl
    7e98:	460f      	mov	r7, r1
    7e9a:	4692      	mov	sl, r2
    7e9c:	e7e3      	b.n	7e66 <work_queue_main+0xe6>
	parent->next = child;
    7e9e:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    7ea0:	6872      	ldr	r2, [r6, #4]
    7ea2:	4282      	cmp	r2, r0
	list->tail = node;
    7ea4:	bf08      	it	eq
    7ea6:	6077      	streq	r7, [r6, #4]
}
    7ea8:	e7ea      	b.n	7e80 <work_queue_main+0x100>
    7eaa:	4652      	mov	r2, sl
    7eac:	e7f3      	b.n	7e96 <work_queue_main+0x116>
    7eae:	bf00      	nop
    7eb0:	20001544 	.word	0x20001544
    7eb4:	20001588 	.word	0x20001588

00007eb8 <submit_to_queue_locked>:
{
    7eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    7eba:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7ebc:	079a      	lsls	r2, r3, #30
{
    7ebe:	4604      	mov	r4, r0
    7ec0:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7ec2:	f3c3 0640 	ubfx	r6, r3, #1, #1
    7ec6:	d42c      	bmi.n	7f22 <submit_to_queue_locked+0x6a>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    7ec8:	075b      	lsls	r3, r3, #29
    7eca:	d41a      	bmi.n	7f02 <submit_to_queue_locked+0x4a>
		if (*queuep == NULL) {
    7ecc:	680b      	ldr	r3, [r1, #0]
    7ece:	b90b      	cbnz	r3, 7ed4 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    7ed0:	6883      	ldr	r3, [r0, #8]
    7ed2:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
    7ed4:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    7ed6:	07dd      	lsls	r5, r3, #31
			*queuep = work->queue;
    7ed8:	bf44      	itt	mi
    7eda:	68a3      	ldrmi	r3, [r4, #8]
    7edc:	603b      	strmi	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
    7ede:	683d      	ldr	r5, [r7, #0]
			ret = 2;
    7ee0:	bf4c      	ite	mi
    7ee2:	2602      	movmi	r6, #2
		ret = 1;
    7ee4:	2601      	movpl	r6, #1
	if (queue == NULL) {
    7ee6:	2d00      	cmp	r5, #0
    7ee8:	d03a      	beq.n	7f60 <submit_to_queue_locked+0xa8>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7eea:	4b1f      	ldr	r3, [pc, #124]	; (7f68 <submit_to_queue_locked+0xb0>)
    7eec:	689b      	ldr	r3, [r3, #8]
    7eee:	42ab      	cmp	r3, r5
    7ef0:	d00a      	beq.n	7f08 <submit_to_queue_locked+0x50>
	return (*flagp & BIT(bit)) != 0U;
    7ef2:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7ef6:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7ef8:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7efc:	d414      	bmi.n	7f28 <submit_to_queue_locked+0x70>
		ret = -EBUSY;
    7efe:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
    7f02:	2300      	movs	r3, #0
    7f04:	603b      	str	r3, [r7, #0]
	return ret;
    7f06:	e025      	b.n	7f54 <submit_to_queue_locked+0x9c>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7f08:	f001 ffb3 	bl	9e72 <k_is_in_isr>
    7f0c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    7f10:	2800      	cmp	r0, #0
    7f12:	d1f0      	bne.n	7ef6 <submit_to_queue_locked+0x3e>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7f14:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7f16:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7f1a:	d5f0      	bpl.n	7efe <submit_to_queue_locked+0x46>
	} else if (plugged && !draining) {
    7f1c:	b152      	cbz	r2, 7f34 <submit_to_queue_locked+0x7c>
    7f1e:	075b      	lsls	r3, r3, #29
    7f20:	d408      	bmi.n	7f34 <submit_to_queue_locked+0x7c>
		ret = -EBUSY;
    7f22:	f06f 060f 	mvn.w	r6, #15
    7f26:	e7ec      	b.n	7f02 <submit_to_queue_locked+0x4a>
	} else if (draining && !chained) {
    7f28:	2a00      	cmp	r2, #0
    7f2a:	d1fa      	bne.n	7f22 <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
    7f2c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
    7f30:	2b00      	cmp	r3, #0
    7f32:	d1f6      	bne.n	7f22 <submit_to_queue_locked+0x6a>
	parent->next = child;
    7f34:	2300      	movs	r3, #0
    7f36:	6023      	str	r3, [r4, #0]
	return list->tail;
    7f38:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    7f3c:	b963      	cbnz	r3, 7f58 <submit_to_queue_locked+0xa0>
	list->head = node;
    7f3e:	e9c5 4420 	strd	r4, r4, [r5, #128]	; 0x80
		(void)notify_queue_locked(queue);
    7f42:	4628      	mov	r0, r5
    7f44:	f002 f846 	bl	9fd4 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    7f48:	68e3      	ldr	r3, [r4, #12]
    7f4a:	f043 0304 	orr.w	r3, r3, #4
    7f4e:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    7f50:	683b      	ldr	r3, [r7, #0]
    7f52:	60a3      	str	r3, [r4, #8]
}
    7f54:	4630      	mov	r0, r6
    7f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    7f58:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7f5a:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
}
    7f5e:	e7f0      	b.n	7f42 <submit_to_queue_locked+0x8a>
		return -EINVAL;
    7f60:	f06f 0615 	mvn.w	r6, #21
    7f64:	e7cd      	b.n	7f02 <submit_to_queue_locked+0x4a>
    7f66:	bf00      	nop
    7f68:	20001520 	.word	0x20001520

00007f6c <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    7f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f6e:	b089      	sub	sp, #36	; 0x24
    7f70:	4604      	mov	r4, r0
	list->head = NULL;
    7f72:	2000      	movs	r0, #0
	list->tail = NULL;
    7f74:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    7f78:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    7f7a:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    7f7e:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    7f82:	f104 0090 	add.w	r0, r4, #144	; 0x90
    7f86:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    7f8a:	b31d      	cbz	r5, 7fd4 <k_work_queue_start+0x68>
    7f8c:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    7f8e:	2800      	cmp	r0, #0
    7f90:	f240 1001 	movw	r0, #257	; 0x101
    7f94:	bf08      	it	eq
    7f96:	2001      	moveq	r0, #1
	*flagp = flags;
    7f98:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    7f9c:	2000      	movs	r0, #0
    7f9e:	f04f 36ff 	mov.w	r6, #4294967295
    7fa2:	f04f 37ff 	mov.w	r7, #4294967295
    7fa6:	e9cd 3003 	strd	r3, r0, [sp, #12]
    7faa:	e9cd 0001 	strd	r0, r0, [sp, #4]
    7fae:	e9cd 6706 	strd	r6, r7, [sp, #24]
    7fb2:	4b09      	ldr	r3, [pc, #36]	; (7fd8 <k_work_queue_start+0x6c>)
    7fb4:	9400      	str	r4, [sp, #0]
    7fb6:	4620      	mov	r0, r4
    7fb8:	f7ff fd08 	bl	79cc <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    7fbc:	b125      	cbz	r5, 7fc8 <k_work_queue_start+0x5c>
    7fbe:	6829      	ldr	r1, [r5, #0]
    7fc0:	b111      	cbz	r1, 7fc8 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    7fc2:	4620      	mov	r0, r4
    7fc4:	f001 ff5b 	bl	9e7e <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    7fc8:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    7fca:	b009      	add	sp, #36	; 0x24
    7fcc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    7fd0:	f001 bf58 	b.w	9e84 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    7fd4:	2001      	movs	r0, #1
    7fd6:	e7df      	b.n	7f98 <k_work_queue_start+0x2c>
    7fd8:	00007d81 	.word	0x00007d81

00007fdc <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
    7fdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    7fde:	9001      	str	r0, [sp, #4]
    7fe0:	4608      	mov	r0, r1
	__asm__ volatile(
    7fe2:	f04f 0120 	mov.w	r1, #32
    7fe6:	f3ef 8411 	mrs	r4, BASEPRI
    7fea:	f381 8812 	msr	BASEPRI_MAX, r1
    7fee:	f3bf 8f6f 	isb	sy
	return *flagp;
    7ff2:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    7ff4:	f011 0f0e 	tst.w	r1, #14
    7ff8:	d116      	bne.n	8028 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x28>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7ffa:	ea53 0502 	orrs.w	r5, r3, r2
    7ffe:	d108      	bne.n	8012 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x12>
		return submit_to_queue_locked(work, queuep);
    8000:	a901      	add	r1, sp, #4
    8002:	f7ff ff59 	bl	7eb8 <submit_to_queue_locked>
	__asm__ volatile(
    8006:	f384 8811 	msr	BASEPRI, r4
    800a:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
    800e:	b003      	add	sp, #12
    8010:	bd30      	pop	{r4, r5, pc}
	*flagp |= BIT(bit);
    8012:	f041 0108 	orr.w	r1, r1, #8
    8016:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
    8018:	9901      	ldr	r1, [sp, #4]
    801a:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    801c:	3010      	adds	r0, #16
    801e:	4903      	ldr	r1, [pc, #12]	; (802c <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x2c>)
    8020:	f000 fbd4 	bl	87cc <z_add_timeout>
	return ret;
    8024:	2001      	movs	r0, #1
    8026:	e7ee      	b.n	8006 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x6>
	int ret = 0;
    8028:	2000      	movs	r0, #0
    802a:	e7ec      	b.n	8006 <CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC+0x6>
    802c:	00009fe3 	.word	0x00009fe3

00008030 <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    8030:	89c3      	ldrh	r3, [r0, #14]
    8032:	2b7f      	cmp	r3, #127	; 0x7f
    8034:	d812      	bhi.n	805c <sliceable+0x2c>
	int ret = slice_ticks;
    8036:	4b0a      	ldr	r3, [pc, #40]	; (8060 <sliceable+0x30>)
    8038:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    803a:	b163      	cbz	r3, 8056 <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    803c:	4b09      	ldr	r3, [pc, #36]	; (8064 <sliceable+0x34>)
    803e:	f990 200e 	ldrsb.w	r2, [r0, #14]
    8042:	681b      	ldr	r3, [r3, #0]
    8044:	429a      	cmp	r2, r3
    8046:	db09      	blt.n	805c <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    8048:	7b43      	ldrb	r3, [r0, #13]
    804a:	06db      	lsls	r3, r3, #27
    804c:	d106      	bne.n	805c <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    804e:	4b06      	ldr	r3, [pc, #24]	; (8068 <sliceable+0x38>)
    8050:	1ac3      	subs	r3, r0, r3
    8052:	bf18      	it	ne
    8054:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    8056:	f003 0001 	and.w	r0, r3, #1
    805a:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    805c:	2300      	movs	r3, #0
    805e:	e7fa      	b.n	8056 <sliceable+0x26>
    8060:	20001554 	.word	0x20001554
    8064:	20001550 	.word	0x20001550
    8068:	20000590 	.word	0x20000590

0000806c <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    806c:	4b04      	ldr	r3, [pc, #16]	; (8080 <slice_timeout+0x14>)
    806e:	1ac0      	subs	r0, r0, r3
    8070:	4b04      	ldr	r3, [pc, #16]	; (8084 <slice_timeout+0x18>)
    8072:	10c0      	asrs	r0, r0, #3
    8074:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    8076:	4b04      	ldr	r3, [pc, #16]	; (8088 <slice_timeout+0x1c>)
    8078:	2201      	movs	r2, #1
    807a:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    807c:	4770      	bx	lr
    807e:	bf00      	nop
    8080:	20000690 	.word	0x20000690
    8084:	aaaaaaab 	.word	0xaaaaaaab
    8088:	20001588 	.word	0x20001588

0000808c <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    808c:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    808e:	4b0e      	ldr	r3, [pc, #56]	; (80c8 <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    8090:	4c0e      	ldr	r4, [pc, #56]	; (80cc <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    8092:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    8094:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    8098:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    809c:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    809e:	4620      	mov	r0, r4
    80a0:	f002 f8e5 	bl	a26e <z_abort_timeout>
	slice_expired[cpu] = false;
    80a4:	4b0a      	ldr	r3, [pc, #40]	; (80d0 <z_reset_time_slice+0x44>)
    80a6:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    80a8:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    80aa:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    80ac:	f7ff ffc0 	bl	8030 <sliceable>
    80b0:	b148      	cbz	r0, 80c6 <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    80b2:	4b08      	ldr	r3, [pc, #32]	; (80d4 <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    80b4:	4908      	ldr	r1, [pc, #32]	; (80d8 <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    80b6:	681a      	ldr	r2, [r3, #0]
    80b8:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    80ba:	4620      	mov	r0, r4
    80bc:	17d3      	asrs	r3, r2, #31
	}
}
    80be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    80c2:	f000 bb83 	b.w	87cc <z_add_timeout>
}
    80c6:	bd70      	pop	{r4, r5, r6, pc}
    80c8:	20001520 	.word	0x20001520
    80cc:	20000690 	.word	0x20000690
    80d0:	20001588 	.word	0x20001588
    80d4:	20001554 	.word	0x20001554
    80d8:	0000806d 	.word	0x0000806d

000080dc <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    80dc:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    80de:	4d0d      	ldr	r5, [pc, #52]	; (8114 <update_cache+0x38>)
    80e0:	462b      	mov	r3, r5
    80e2:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    80e6:	429c      	cmp	r4, r3
    80e8:	d000      	beq.n	80ec <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    80ea:	b904      	cbnz	r4, 80ee <update_cache+0x12>
    80ec:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    80ee:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    80f0:	b938      	cbnz	r0, 8102 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    80f2:	7b5a      	ldrb	r2, [r3, #13]
    80f4:	06d2      	lsls	r2, r2, #27
    80f6:	d104      	bne.n	8102 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    80f8:	69a2      	ldr	r2, [r4, #24]
    80fa:	b912      	cbnz	r2, 8102 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    80fc:	89da      	ldrh	r2, [r3, #14]
    80fe:	2a7f      	cmp	r2, #127	; 0x7f
    8100:	d805      	bhi.n	810e <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    8102:	429c      	cmp	r4, r3
    8104:	d002      	beq.n	810c <update_cache+0x30>
			z_reset_time_slice(thread);
    8106:	4620      	mov	r0, r4
    8108:	f7ff ffc0 	bl	808c <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    810c:	4623      	mov	r3, r4
    810e:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    8110:	bd38      	pop	{r3, r4, r5, pc}
    8112:	bf00      	nop
    8114:	20001520 	.word	0x20001520

00008118 <move_thread_to_end_of_prio_q>:
{
    8118:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    811a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    811e:	7b43      	ldrb	r3, [r0, #13]
    8120:	2a00      	cmp	r2, #0
{
    8122:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    8124:	da04      	bge.n	8130 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    812a:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    812c:	f001 ffb2 	bl	a094 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    8130:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    8132:	4a15      	ldr	r2, [pc, #84]	; (8188 <move_thread_to_end_of_prio_q+0x70>)
    8134:	f063 037f 	orn	r3, r3, #127	; 0x7f
    8138:	4610      	mov	r0, r2
    813a:	734b      	strb	r3, [r1, #13]
    813c:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    8140:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8142:	4283      	cmp	r3, r0
    8144:	bf08      	it	eq
    8146:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    8148:	b923      	cbnz	r3, 8154 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    814a:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    814e:	6021      	str	r1, [r4, #0]
	list->tail = node;
    8150:	6211      	str	r1, [r2, #32]
}
    8152:	e00c      	b.n	816e <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    8154:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    8158:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    815c:	42b5      	cmp	r5, r6
    815e:	d00e      	beq.n	817e <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8160:	42ae      	cmp	r6, r5
    8162:	dd0c      	ble.n	817e <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    8164:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    8166:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    816a:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    816c:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    816e:	6890      	ldr	r0, [r2, #8]
    8170:	1a43      	subs	r3, r0, r1
    8172:	4258      	negs	r0, r3
}
    8174:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    8178:	4158      	adcs	r0, r3
    817a:	f7ff bfaf 	b.w	80dc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    817e:	429c      	cmp	r4, r3
    8180:	d0e3      	beq.n	814a <move_thread_to_end_of_prio_q+0x32>
    8182:	681b      	ldr	r3, [r3, #0]
    8184:	e7e0      	b.n	8148 <move_thread_to_end_of_prio_q+0x30>
    8186:	bf00      	nop
    8188:	20001520 	.word	0x20001520

0000818c <ready_thread>:
{
    818c:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    818e:	f990 300d 	ldrsb.w	r3, [r0, #13]
    8192:	7b42      	ldrb	r2, [r0, #13]
    8194:	2b00      	cmp	r3, #0
    8196:	db29      	blt.n	81ec <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    8198:	06d3      	lsls	r3, r2, #27
    819a:	d127      	bne.n	81ec <ready_thread+0x60>
	return node->next != NULL;
    819c:	6983      	ldr	r3, [r0, #24]
    819e:	bb2b      	cbnz	r3, 81ec <ready_thread+0x60>
	return list->head == list;
    81a0:	4913      	ldr	r1, [pc, #76]	; (81f0 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    81a2:	f062 027f 	orn	r2, r2, #127	; 0x7f
    81a6:	7342      	strb	r2, [r0, #13]
    81a8:	460a      	mov	r2, r1
    81aa:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    81ae:	4294      	cmp	r4, r2
    81b0:	bf18      	it	ne
    81b2:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    81b4:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    81b6:	b923      	cbnz	r3, 81c2 <ready_thread+0x36>
	node->prev = tail;
    81b8:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    81bc:	6020      	str	r0, [r4, #0]
	list->tail = node;
    81be:	6208      	str	r0, [r1, #32]
}
    81c0:	e00c      	b.n	81dc <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    81c2:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    81c6:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    81ca:	42b5      	cmp	r5, r6
    81cc:	d00a      	beq.n	81e4 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    81ce:	42ae      	cmp	r6, r5
    81d0:	dd08      	ble.n	81e4 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    81d2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    81d4:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    81d8:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    81da:	6058      	str	r0, [r3, #4]
}
    81dc:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    81de:	2000      	movs	r0, #0
    81e0:	f7ff bf7c 	b.w	80dc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    81e4:	42a3      	cmp	r3, r4
    81e6:	d0e7      	beq.n	81b8 <ready_thread+0x2c>
    81e8:	681b      	ldr	r3, [r3, #0]
    81ea:	e7e4      	b.n	81b6 <ready_thread+0x2a>
}
    81ec:	bc70      	pop	{r4, r5, r6}
    81ee:	4770      	bx	lr
    81f0:	20001520 	.word	0x20001520

000081f4 <unready_thread>:
{
    81f4:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    81f6:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    81fa:	7b43      	ldrb	r3, [r0, #13]
    81fc:	2a00      	cmp	r2, #0
{
    81fe:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    8200:	da04      	bge.n	820c <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8206:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    8208:	f001 ff44 	bl	a094 <sys_dlist_remove>
	update_cache(thread == _current);
    820c:	4b04      	ldr	r3, [pc, #16]	; (8220 <unready_thread+0x2c>)
    820e:	6898      	ldr	r0, [r3, #8]
    8210:	1a43      	subs	r3, r0, r1
    8212:	4258      	negs	r0, r3
    8214:	4158      	adcs	r0, r3
}
    8216:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    821a:	f7ff bf5f 	b.w	80dc <update_cache>
    821e:	bf00      	nop
    8220:	20001520 	.word	0x20001520

00008224 <pend_locked>:
{
    8224:	b570      	push	{r4, r5, r6, lr}
    8226:	4615      	mov	r5, r2
    8228:	461c      	mov	r4, r3
    822a:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    822c:	f001 ff44 	bl	a0b8 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    8230:	f1b4 3fff 	cmp.w	r4, #4294967295
    8234:	bf08      	it	eq
    8236:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    823a:	d008      	beq.n	824e <pend_locked+0x2a>
    823c:	462a      	mov	r2, r5
    823e:	4623      	mov	r3, r4
    8240:	f106 0018 	add.w	r0, r6, #24
    8244:	4902      	ldr	r1, [pc, #8]	; (8250 <pend_locked+0x2c>)
}
    8246:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    824a:	f000 babf 	b.w	87cc <z_add_timeout>
    824e:	bd70      	pop	{r4, r5, r6, pc}
    8250:	0000a16d 	.word	0x0000a16d

00008254 <z_time_slice>:
{
    8254:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    8256:	f04f 0320 	mov.w	r3, #32
    825a:	f3ef 8511 	mrs	r5, BASEPRI
    825e:	f383 8812 	msr	BASEPRI_MAX, r3
    8262:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    8266:	4b10      	ldr	r3, [pc, #64]	; (82a8 <z_time_slice+0x54>)
	if (pending_current == curr) {
    8268:	4a10      	ldr	r2, [pc, #64]	; (82ac <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    826a:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    826c:	6810      	ldr	r0, [r2, #0]
    826e:	42a0      	cmp	r0, r4
    8270:	d106      	bne.n	8280 <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    8272:	f7ff ff0b 	bl	808c <z_reset_time_slice>
	__asm__ volatile(
    8276:	f385 8811 	msr	BASEPRI, r5
    827a:	f3bf 8f6f 	isb	sy
}
    827e:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    8280:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    8282:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    8284:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    8286:	4a0a      	ldr	r2, [pc, #40]	; (82b0 <z_time_slice+0x5c>)
    8288:	5cd3      	ldrb	r3, [r2, r3]
    828a:	2b00      	cmp	r3, #0
    828c:	d0f3      	beq.n	8276 <z_time_slice+0x22>
    828e:	4620      	mov	r0, r4
    8290:	f7ff fece 	bl	8030 <sliceable>
    8294:	2800      	cmp	r0, #0
    8296:	d0ee      	beq.n	8276 <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    8298:	7b63      	ldrb	r3, [r4, #13]
    829a:	06db      	lsls	r3, r3, #27
    829c:	d102      	bne.n	82a4 <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    829e:	4620      	mov	r0, r4
    82a0:	f7ff ff3a 	bl	8118 <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    82a4:	4620      	mov	r0, r4
    82a6:	e7e4      	b.n	8272 <z_time_slice+0x1e>
    82a8:	20001520 	.word	0x20001520
    82ac:	2000154c 	.word	0x2000154c
    82b0:	20001588 	.word	0x20001588

000082b4 <z_pend_curr>:
{
    82b4:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    82b6:	480c      	ldr	r0, [pc, #48]	; (82e8 <z_pend_curr+0x34>)
    82b8:	4d0c      	ldr	r5, [pc, #48]	; (82ec <z_pend_curr+0x38>)
    82ba:	6886      	ldr	r6, [r0, #8]
    82bc:	602e      	str	r6, [r5, #0]
{
    82be:	460c      	mov	r4, r1
    82c0:	4611      	mov	r1, r2
    82c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    82c6:	f04f 0620 	mov.w	r6, #32
    82ca:	f3ef 8511 	mrs	r5, BASEPRI
    82ce:	f386 8812 	msr	BASEPRI_MAX, r6
    82d2:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    82d6:	6880      	ldr	r0, [r0, #8]
    82d8:	f7ff ffa4 	bl	8224 <pend_locked>
	ret = arch_swap(key);
    82dc:	4620      	mov	r0, r4
}
    82de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    82e2:	f7fb b92d 	b.w	3540 <arch_swap>
    82e6:	bf00      	nop
    82e8:	20001520 	.word	0x20001520
    82ec:	2000154c 	.word	0x2000154c

000082f0 <z_set_prio>:
{
    82f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    82f2:	4604      	mov	r4, r0
    82f4:	f04f 0320 	mov.w	r3, #32
    82f8:	f3ef 8611 	mrs	r6, BASEPRI
    82fc:	f383 8812 	msr	BASEPRI_MAX, r3
    8300:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    8304:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    8306:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    8308:	b249      	sxtb	r1, r1
    830a:	d119      	bne.n	8340 <z_set_prio+0x50>
	return node->next != NULL;
    830c:	6985      	ldr	r5, [r0, #24]
    830e:	b9bd      	cbnz	r5, 8340 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8310:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8314:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    8316:	f001 febd 	bl	a094 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    831a:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    831c:	4a16      	ldr	r2, [pc, #88]	; (8378 <z_set_prio+0x88>)
				thread->base.prio = prio;
    831e:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    8320:	f063 037f 	orn	r3, r3, #127	; 0x7f
    8324:	7343      	strb	r3, [r0, #13]
    8326:	4613      	mov	r3, r2
    8328:	f853 0f1c 	ldr.w	r0, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    832c:	4298      	cmp	r0, r3
    832e:	bf18      	it	ne
    8330:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    8332:	6a10      	ldr	r0, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    8334:	b95d      	cbnz	r5, 834e <z_set_prio+0x5e>
	node->prev = tail;
    8336:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    833a:	6004      	str	r4, [r0, #0]
	list->tail = node;
    833c:	6214      	str	r4, [r2, #32]
}
    833e:	e011      	b.n	8364 <z_set_prio+0x74>
			thread->base.prio = prio;
    8340:	73a1      	strb	r1, [r4, #14]
    8342:	2000      	movs	r0, #0
	__asm__ volatile(
    8344:	f386 8811 	msr	BASEPRI, r6
    8348:	f3bf 8f6f 	isb	sy
}
    834c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    834e:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    8352:	42b9      	cmp	r1, r7
    8354:	d00b      	beq.n	836e <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8356:	428f      	cmp	r7, r1
    8358:	dd09      	ble.n	836e <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    835a:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    835c:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    8360:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    8362:	606c      	str	r4, [r5, #4]
			update_cache(1);
    8364:	2001      	movs	r0, #1
    8366:	f7ff feb9 	bl	80dc <update_cache>
    836a:	2001      	movs	r0, #1
    836c:	e7ea      	b.n	8344 <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    836e:	42a8      	cmp	r0, r5
    8370:	d0e1      	beq.n	8336 <z_set_prio+0x46>
    8372:	682d      	ldr	r5, [r5, #0]
    8374:	e7de      	b.n	8334 <z_set_prio+0x44>
    8376:	bf00      	nop
    8378:	20001520 	.word	0x20001520

0000837c <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    837c:	b949      	cbnz	r1, 8392 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    837e:	f3ef 8005 	mrs	r0, IPSR
    8382:	b930      	cbnz	r0, 8392 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    8384:	4b05      	ldr	r3, [pc, #20]	; (839c <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    8386:	699a      	ldr	r2, [r3, #24]
    8388:	689b      	ldr	r3, [r3, #8]
    838a:	429a      	cmp	r2, r3
    838c:	d001      	beq.n	8392 <z_reschedule+0x16>
    838e:	f7fb b8d7 	b.w	3540 <arch_swap>
    8392:	f381 8811 	msr	BASEPRI, r1
    8396:	f3bf 8f6f 	isb	sy
}
    839a:	4770      	bx	lr
    839c:	20001520 	.word	0x20001520

000083a0 <z_sched_start>:
{
    83a0:	b510      	push	{r4, lr}
	__asm__ volatile(
    83a2:	f04f 0220 	mov.w	r2, #32
    83a6:	f3ef 8411 	mrs	r4, BASEPRI
    83aa:	f382 8812 	msr	BASEPRI_MAX, r2
    83ae:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    83b2:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    83b4:	0751      	lsls	r1, r2, #29
    83b6:	d404      	bmi.n	83c2 <z_sched_start+0x22>
	__asm__ volatile(
    83b8:	f384 8811 	msr	BASEPRI, r4
    83bc:	f3bf 8f6f 	isb	sy
}
    83c0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    83c2:	f022 0204 	bic.w	r2, r2, #4
    83c6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    83c8:	f7ff fee0 	bl	818c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    83cc:	4621      	mov	r1, r4
    83ce:	4802      	ldr	r0, [pc, #8]	; (83d8 <z_sched_start+0x38>)
}
    83d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    83d4:	f7ff bfd2 	b.w	837c <z_reschedule>
    83d8:	20001589 	.word	0x20001589

000083dc <z_impl_k_thread_suspend>:
{
    83dc:	b570      	push	{r4, r5, r6, lr}
    83de:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    83e0:	3018      	adds	r0, #24
    83e2:	f001 ff44 	bl	a26e <z_abort_timeout>
	__asm__ volatile(
    83e6:	f04f 0320 	mov.w	r3, #32
    83ea:	f3ef 8611 	mrs	r6, BASEPRI
    83ee:	f383 8812 	msr	BASEPRI_MAX, r3
    83f2:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    83f6:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    83fa:	7b63      	ldrb	r3, [r4, #13]
    83fc:	2a00      	cmp	r2, #0
    83fe:	da05      	bge.n	840c <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8400:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8404:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    8406:	4620      	mov	r0, r4
    8408:	f001 fe44 	bl	a094 <sys_dlist_remove>
		update_cache(thread == _current);
    840c:	4d0b      	ldr	r5, [pc, #44]	; (843c <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    840e:	7b63      	ldrb	r3, [r4, #13]
    8410:	68a8      	ldr	r0, [r5, #8]
    8412:	f043 0310 	orr.w	r3, r3, #16
    8416:	7363      	strb	r3, [r4, #13]
    8418:	1b03      	subs	r3, r0, r4
    841a:	4258      	negs	r0, r3
    841c:	4158      	adcs	r0, r3
    841e:	f7ff fe5d 	bl	80dc <update_cache>
	__asm__ volatile(
    8422:	f386 8811 	msr	BASEPRI, r6
    8426:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    842a:	68ab      	ldr	r3, [r5, #8]
    842c:	42a3      	cmp	r3, r4
    842e:	d103      	bne.n	8438 <z_impl_k_thread_suspend+0x5c>
}
    8430:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    8434:	f001 bede 	b.w	a1f4 <z_reschedule_unlocked>
}
    8438:	bd70      	pop	{r4, r5, r6, pc}
    843a:	bf00      	nop
    843c:	20001520 	.word	0x20001520

00008440 <k_sched_lock>:
	__asm__ volatile(
    8440:	f04f 0320 	mov.w	r3, #32
    8444:	f3ef 8111 	mrs	r1, BASEPRI
    8448:	f383 8812 	msr	BASEPRI_MAX, r3
    844c:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    8450:	4b04      	ldr	r3, [pc, #16]	; (8464 <k_sched_lock+0x24>)
    8452:	689a      	ldr	r2, [r3, #8]
    8454:	7bd3      	ldrb	r3, [r2, #15]
    8456:	3b01      	subs	r3, #1
    8458:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    845a:	f381 8811 	msr	BASEPRI, r1
    845e:	f3bf 8f6f 	isb	sy
}
    8462:	4770      	bx	lr
    8464:	20001520 	.word	0x20001520

00008468 <k_sched_unlock>:
{
    8468:	b510      	push	{r4, lr}
	__asm__ volatile(
    846a:	f04f 0320 	mov.w	r3, #32
    846e:	f3ef 8411 	mrs	r4, BASEPRI
    8472:	f383 8812 	msr	BASEPRI_MAX, r3
    8476:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    847a:	4b08      	ldr	r3, [pc, #32]	; (849c <k_sched_unlock+0x34>)
    847c:	689a      	ldr	r2, [r3, #8]
    847e:	7bd3      	ldrb	r3, [r2, #15]
    8480:	3301      	adds	r3, #1
    8482:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    8484:	2000      	movs	r0, #0
    8486:	f7ff fe29 	bl	80dc <update_cache>
	__asm__ volatile(
    848a:	f384 8811 	msr	BASEPRI, r4
    848e:	f3bf 8f6f 	isb	sy
}
    8492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    8496:	f001 bead 	b.w	a1f4 <z_reschedule_unlocked>
    849a:	bf00      	nop
    849c:	20001520 	.word	0x20001520

000084a0 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    84a0:	4b02      	ldr	r3, [pc, #8]	; (84ac <z_sched_init+0xc>)
    84a2:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    84a6:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    84aa:	4770      	bx	lr
    84ac:	20001520 	.word	0x20001520

000084b0 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    84b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    84b2:	f04f 0320 	mov.w	r3, #32
    84b6:	f3ef 8511 	mrs	r5, BASEPRI
    84ba:	f383 8812 	msr	BASEPRI_MAX, r3
    84be:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    84c2:	4919      	ldr	r1, [pc, #100]	; (8528 <z_impl_k_yield+0x78>)
    84c4:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    84c6:	7b43      	ldrb	r3, [r0, #13]
    84c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    84cc:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    84ce:	f001 fde1 	bl	a094 <sys_dlist_remove>
	}
	queue_thread(_current);
    84d2:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    84d4:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    84d6:	4608      	mov	r0, r1
    84d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
    84dc:	735a      	strb	r2, [r3, #13]
    84de:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    84e2:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    84e4:	4282      	cmp	r2, r0
    84e6:	bf08      	it	eq
    84e8:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    84ea:	b922      	cbnz	r2, 84f6 <z_impl_k_yield+0x46>
	node->prev = tail;
    84ec:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    84f0:	6023      	str	r3, [r4, #0]
	list->tail = node;
    84f2:	620b      	str	r3, [r1, #32]
}
    84f4:	e00c      	b.n	8510 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    84f6:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    84fa:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    84fe:	42be      	cmp	r6, r7
    8500:	d00e      	beq.n	8520 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8502:	42b7      	cmp	r7, r6
    8504:	dd0c      	ble.n	8520 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    8506:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    8508:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    850c:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    850e:	6053      	str	r3, [r2, #4]
	update_cache(1);
    8510:	2001      	movs	r0, #1
    8512:	f7ff fde3 	bl	80dc <update_cache>
    8516:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    8518:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    851c:	f7fb b810 	b.w	3540 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    8520:	42a2      	cmp	r2, r4
    8522:	d0e3      	beq.n	84ec <z_impl_k_yield+0x3c>
    8524:	6812      	ldr	r2, [r2, #0]
    8526:	e7e0      	b.n	84ea <z_impl_k_yield+0x3a>
    8528:	20001520 	.word	0x20001520

0000852c <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    852c:	ea50 0301 	orrs.w	r3, r0, r1
{
    8530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8534:	4605      	mov	r5, r0
    8536:	460e      	mov	r6, r1
	if (ticks == 0) {
    8538:	d103      	bne.n	8542 <z_tick_sleep+0x16>
	z_impl_k_yield();
    853a:	f7ff ffb9 	bl	84b0 <z_impl_k_yield>
		k_yield();
		return 0;
    853e:	2000      	movs	r0, #0
    8540:	e02c      	b.n	859c <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    8542:	1c83      	adds	r3, r0, #2
    8544:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    8548:	db2a      	blt.n	85a0 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    854a:	f001 feb6 	bl	a2ba <sys_clock_tick_get_32>
    854e:	182c      	adds	r4, r5, r0
    8550:	f04f 0320 	mov.w	r3, #32
    8554:	f3ef 8811 	mrs	r8, BASEPRI
    8558:	f383 8812 	msr	BASEPRI_MAX, r3
    855c:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    8560:	4f11      	ldr	r7, [pc, #68]	; (85a8 <z_tick_sleep+0x7c>)
    8562:	4b12      	ldr	r3, [pc, #72]	; (85ac <z_tick_sleep+0x80>)
    8564:	68b8      	ldr	r0, [r7, #8]
    8566:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    8568:	f7ff fe44 	bl	81f4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    856c:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    856e:	4910      	ldr	r1, [pc, #64]	; (85b0 <z_tick_sleep+0x84>)
    8570:	462a      	mov	r2, r5
    8572:	4633      	mov	r3, r6
    8574:	3018      	adds	r0, #24
    8576:	f000 f929 	bl	87cc <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    857a:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    857c:	7b53      	ldrb	r3, [r2, #13]
    857e:	f043 0310 	orr.w	r3, r3, #16
    8582:	7353      	strb	r3, [r2, #13]
    8584:	4640      	mov	r0, r8
    8586:	f7fa ffdb 	bl	3540 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    858a:	f001 fe96 	bl	a2ba <sys_clock_tick_get_32>
    858e:	1a20      	subs	r0, r4, r0
    8590:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    8594:	2801      	cmp	r0, #1
    8596:	f173 0300 	sbcs.w	r3, r3, #0
    859a:	dbd0      	blt.n	853e <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    859c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    85a0:	f06f 0401 	mvn.w	r4, #1
    85a4:	1a24      	subs	r4, r4, r0
    85a6:	e7d3      	b.n	8550 <z_tick_sleep+0x24>
    85a8:	20001520 	.word	0x20001520
    85ac:	2000154c 	.word	0x2000154c
    85b0:	0000a16d 	.word	0x0000a16d

000085b4 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    85b4:	f1b1 3fff 	cmp.w	r1, #4294967295
    85b8:	bf08      	it	eq
    85ba:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    85be:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    85c0:	d106      	bne.n	85d0 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    85c2:	4b08      	ldr	r3, [pc, #32]	; (85e4 <z_impl_k_sleep+0x30>)
    85c4:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    85c6:	f7ff ff09 	bl	83dc <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    85ca:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    85ce:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    85d0:	f7ff ffac 	bl	852c <z_tick_sleep>
    85d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    85d8:	fb80 0303 	smull	r0, r3, r0, r3
    85dc:	0bc0      	lsrs	r0, r0, #15
    85de:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    85e2:	e7f4      	b.n	85ce <z_impl_k_sleep+0x1a>
    85e4:	20001520 	.word	0x20001520

000085e8 <z_impl_k_usleep>:
}
#include <syscalls/k_sleep_mrsh.c>
#endif

int32_t z_impl_k_usleep(int us)
{
    85e8:	b538      	push	{r3, r4, r5, lr}
    85ea:	4c0a      	ldr	r4, [pc, #40]	; (8614 <z_impl_k_usleep+0x2c>)
    85ec:	4a0a      	ldr	r2, [pc, #40]	; (8618 <z_impl_k_usleep+0x30>)
    85ee:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    85f2:	2100      	movs	r1, #0
    85f4:	fbc0 4105 	smlal	r4, r1, r0, r5
    85f8:	2300      	movs	r3, #0
    85fa:	4620      	mov	r0, r4
    85fc:	f7f8 fd80 	bl	1100 <__aeabi_uldivmod>
	int32_t ticks;

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, usleep, us);

	ticks = k_us_to_ticks_ceil64(us);
	ticks = z_tick_sleep(ticks);
    8600:	17c1      	asrs	r1, r0, #31
    8602:	f7ff ff93 	bl	852c <z_tick_sleep>
    8606:	4b04      	ldr	r3, [pc, #16]	; (8618 <z_impl_k_usleep+0x30>)
    8608:	fb80 0303 	smull	r0, r3, r0, r3
    860c:	0bc0      	lsrs	r0, r0, #15

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, usleep, us, k_ticks_to_us_floor64(ticks));

	return k_ticks_to_us_floor64(ticks);
}
    860e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    8612:	bd38      	pop	{r3, r4, r5, pc}
    8614:	000f423f 	.word	0x000f423f
    8618:	000f4240 	.word	0x000f4240

0000861c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    861c:	4b01      	ldr	r3, [pc, #4]	; (8624 <z_impl_z_current_get+0x8>)
    861e:	6898      	ldr	r0, [r3, #8]
    8620:	4770      	bx	lr
    8622:	bf00      	nop
    8624:	20001520 	.word	0x20001520

00008628 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    8628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    862c:	4604      	mov	r4, r0
    862e:	f04f 0320 	mov.w	r3, #32
    8632:	f3ef 8611 	mrs	r6, BASEPRI
    8636:	f383 8812 	msr	BASEPRI_MAX, r3
    863a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    863e:	7b03      	ldrb	r3, [r0, #12]
    8640:	07d9      	lsls	r1, r3, #31
    8642:	d50b      	bpl.n	865c <z_thread_abort+0x34>
	__asm__ volatile(
    8644:	f386 8811 	msr	BASEPRI, r6
    8648:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    864c:	4040      	eors	r0, r0
    864e:	f380 8811 	msr	BASEPRI, r0
    8652:	f04f 0004 	mov.w	r0, #4
    8656:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    8658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    865c:	7b43      	ldrb	r3, [r0, #13]
    865e:	071a      	lsls	r2, r3, #28
    8660:	d504      	bpl.n	866c <z_thread_abort+0x44>
    8662:	f386 8811 	msr	BASEPRI, r6
    8666:	f3bf 8f6f 	isb	sy
    866a:	e7f5      	b.n	8658 <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    866c:	f023 0220 	bic.w	r2, r3, #32
    8670:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    8674:	09d2      	lsrs	r2, r2, #7
    8676:	d120      	bne.n	86ba <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    8678:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    867a:	68a3      	ldr	r3, [r4, #8]
    867c:	b113      	cbz	r3, 8684 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    867e:	4620      	mov	r0, r4
    8680:	f001 fd10 	bl	a0a4 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    8684:	f104 0018 	add.w	r0, r4, #24
    8688:	f001 fdf1 	bl	a26e <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    868c:	f104 0758 	add.w	r7, r4, #88	; 0x58
    8690:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    8694:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8696:	42bd      	cmp	r5, r7
    8698:	d000      	beq.n	869c <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    869a:	b9b5      	cbnz	r5, 86ca <z_thread_abort+0xa2>
		update_cache(1);
    869c:	2001      	movs	r0, #1
    869e:	f7ff fd1d 	bl	80dc <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    86a2:	4b10      	ldr	r3, [pc, #64]	; (86e4 <z_thread_abort+0xbc>)
    86a4:	689b      	ldr	r3, [r3, #8]
    86a6:	42a3      	cmp	r3, r4
    86a8:	d1db      	bne.n	8662 <z_thread_abort+0x3a>
    86aa:	f3ef 8305 	mrs	r3, IPSR
    86ae:	2b00      	cmp	r3, #0
    86b0:	d1d7      	bne.n	8662 <z_thread_abort+0x3a>
    86b2:	4630      	mov	r0, r6
    86b4:	f7fa ff44 	bl	3540 <arch_swap>
	return ret;
    86b8:	e7d3      	b.n	8662 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    86ba:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    86be:	f043 0308 	orr.w	r3, r3, #8
    86c2:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    86c4:	f001 fce6 	bl	a094 <sys_dlist_remove>
}
    86c8:	e7d7      	b.n	867a <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    86ca:	4628      	mov	r0, r5
    86cc:	f001 fcea 	bl	a0a4 <unpend_thread_no_timeout>
    86d0:	f105 0018 	add.w	r0, r5, #24
    86d4:	f001 fdcb 	bl	a26e <z_abort_timeout>
    86d8:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    86dc:	4628      	mov	r0, r5
    86de:	f7ff fd55 	bl	818c <ready_thread>
    86e2:	e7d7      	b.n	8694 <z_thread_abort+0x6c>
    86e4:	20001520 	.word	0x20001520

000086e8 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    86e8:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    86ea:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    86ee:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    86f0:	e9cd 6700 	strd	r6, r7, [sp]
    86f4:	f7ff fdde 	bl	82b4 <z_pend_curr>

	if (data != NULL) {
    86f8:	b11c      	cbz	r4, 8702 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    86fa:	4b03      	ldr	r3, [pc, #12]	; (8708 <z_sched_wait+0x20>)
    86fc:	689b      	ldr	r3, [r3, #8]
    86fe:	695b      	ldr	r3, [r3, #20]
    8700:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    8702:	b002      	add	sp, #8
    8704:	bdd0      	pop	{r4, r6, r7, pc}
    8706:	bf00      	nop
    8708:	20001520 	.word	0x20001520

0000870c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    870c:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    870e:	4806      	ldr	r0, [pc, #24]	; (8728 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    8710:	4a06      	ldr	r2, [pc, #24]	; (872c <z_data_copy+0x20>)
    8712:	4907      	ldr	r1, [pc, #28]	; (8730 <z_data_copy+0x24>)
    8714:	1a12      	subs	r2, r2, r0
    8716:	f001 fb6b 	bl	9df0 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    871a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    871e:	4a05      	ldr	r2, [pc, #20]	; (8734 <z_data_copy+0x28>)
    8720:	4905      	ldr	r1, [pc, #20]	; (8738 <z_data_copy+0x2c>)
    8722:	4806      	ldr	r0, [pc, #24]	; (873c <z_data_copy+0x30>)
    8724:	f001 bb64 	b.w	9df0 <z_early_memcpy>
    8728:	20000000 	.word	0x20000000
    872c:	20000330 	.word	0x20000330
    8730:	0000ac2c 	.word	0x0000ac2c
    8734:	00000000 	.word	0x00000000
    8738:	0000ac2c 	.word	0x0000ac2c
    873c:	20000000 	.word	0x20000000

00008740 <elapsed>:
	 *
	 * The distinction is implemented by looking at announce_remaining which
	 * will be non-zero while sys_clock_announce() is executing and zero
	 * otherwise.
	 */
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    8740:	4b03      	ldr	r3, [pc, #12]	; (8750 <elapsed+0x10>)
    8742:	681b      	ldr	r3, [r3, #0]
    8744:	b90b      	cbnz	r3, 874a <elapsed+0xa>
    8746:	f7fc becd 	b.w	54e4 <sys_clock_elapsed>
}
    874a:	2000      	movs	r0, #0
    874c:	4770      	bx	lr
    874e:	bf00      	nop
    8750:	20001558 	.word	0x20001558

00008754 <next_timeout>:

static int32_t next_timeout(void)
{
    8754:	b510      	push	{r4, lr}
	return list->head == list;
    8756:	4b0e      	ldr	r3, [pc, #56]	; (8790 <next_timeout+0x3c>)
    8758:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    875a:	429c      	cmp	r4, r3
    875c:	d104      	bne.n	8768 <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    875e:	f7ff ffef 	bl	8740 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    8762:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    8766:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    8768:	f7ff ffea 	bl	8740 <elapsed>
	if ((to == NULL) ||
    876c:	2c00      	cmp	r4, #0
    876e:	d0f8      	beq.n	8762 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    8770:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    8774:	1a1b      	subs	r3, r3, r0
    8776:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    877a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    877e:	f172 0100 	sbcs.w	r1, r2, #0
    8782:	daee      	bge.n	8762 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    8784:	2a00      	cmp	r2, #0
    8786:	bfac      	ite	ge
    8788:	4618      	movge	r0, r3
    878a:	2000      	movlt	r0, #0
	return ret;
    878c:	e7eb      	b.n	8766 <next_timeout+0x12>
    878e:	bf00      	nop
    8790:	200001c0 	.word	0x200001c0

00008794 <remove_timeout>:
{
    8794:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    8796:	b170      	cbz	r0, 87b6 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    8798:	4b0b      	ldr	r3, [pc, #44]	; (87c8 <remove_timeout+0x34>)
    879a:	685b      	ldr	r3, [r3, #4]
    879c:	4298      	cmp	r0, r3
    879e:	d00a      	beq.n	87b6 <remove_timeout+0x22>
    87a0:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    87a2:	b143      	cbz	r3, 87b6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    87a4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    87a8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    87ac:	1912      	adds	r2, r2, r4
    87ae:	eb41 0105 	adc.w	r1, r1, r5
    87b2:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    87b6:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    87ba:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    87bc:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    87be:	2300      	movs	r3, #0
	node->prev = NULL;
    87c0:	e9c0 3300 	strd	r3, r3, [r0]
}
    87c4:	bd30      	pop	{r4, r5, pc}
    87c6:	bf00      	nop
    87c8:	200001c0 	.word	0x200001c0

000087cc <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    87cc:	f1b3 3fff 	cmp.w	r3, #4294967295
    87d0:	bf08      	it	eq
    87d2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    87d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    87d8:	4604      	mov	r4, r0
    87da:	461d      	mov	r5, r3
    87dc:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    87de:	d05c      	beq.n	889a <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    87e0:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    87e2:	f04f 0320 	mov.w	r3, #32
    87e6:	f3ef 8711 	mrs	r7, BASEPRI
    87ea:	f383 8812 	msr	BASEPRI_MAX, r3
    87ee:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    87f2:	3201      	adds	r2, #1
    87f4:	f175 33ff 	sbcs.w	r3, r5, #4294967295
    87f8:	da24      	bge.n	8844 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    87fa:	492d      	ldr	r1, [pc, #180]	; (88b0 <z_add_timeout+0xe4>)
    87fc:	e9d1 2000 	ldrd	r2, r0, [r1]
    8800:	f06f 0301 	mvn.w	r3, #1
    8804:	1a9b      	subs	r3, r3, r2
    8806:	f04f 32ff 	mov.w	r2, #4294967295
    880a:	eb62 0000 	sbc.w	r0, r2, r0
    880e:	1b9e      	subs	r6, r3, r6
    8810:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    8814:	2e01      	cmp	r6, #1
    8816:	f170 0300 	sbcs.w	r3, r0, #0
    881a:	da01      	bge.n	8820 <z_add_timeout+0x54>
    881c:	2601      	movs	r6, #1
    881e:	2000      	movs	r0, #0
    8820:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    8824:	4e23      	ldr	r6, [pc, #140]	; (88b4 <z_add_timeout+0xe8>)
    8826:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    882a:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    882c:	45b4      	cmp	ip, r6
    882e:	bf08      	it	eq
    8830:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    8834:	f1bc 0f00 	cmp.w	ip, #0
    8838:	d10d      	bne.n	8856 <z_add_timeout+0x8a>
	node->prev = tail;
    883a:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    883e:	602c      	str	r4, [r5, #0]
	list->tail = node;
    8840:	6074      	str	r4, [r6, #4]
}
    8842:	e01c      	b.n	887e <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    8844:	f7ff ff7c 	bl	8740 <elapsed>
    8848:	3601      	adds	r6, #1
    884a:	f145 0500 	adc.w	r5, r5, #0
    884e:	1836      	adds	r6, r6, r0
    8850:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    8854:	e7e4      	b.n	8820 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    8856:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    885a:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    885e:	4293      	cmp	r3, r2
    8860:	eb71 0e00 	sbcs.w	lr, r1, r0
    8864:	da1a      	bge.n	889c <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    8866:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    8868:	f8dc 3004 	ldr.w	r3, [ip, #4]
    886c:	eb60 0001 	sbc.w	r0, r0, r1
    8870:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    8874:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    8878:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    887a:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    887e:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8880:	42b3      	cmp	r3, r6
    8882:	d006      	beq.n	8892 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    8884:	429c      	cmp	r4, r3
    8886:	d104      	bne.n	8892 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    8888:	f7ff ff64 	bl	8754 <next_timeout>
    888c:	2100      	movs	r1, #0
    888e:	f7fc fdf5 	bl	547c <sys_clock_set_timeout>
	__asm__ volatile(
    8892:	f387 8811 	msr	BASEPRI, r7
    8896:	f3bf 8f6f 	isb	sy
		}
	}
}
    889a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    889c:	1a9b      	subs	r3, r3, r2
    889e:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    88a2:	45ac      	cmp	ip, r5
    88a4:	e9c4 3104 	strd	r3, r1, [r4, #16]
    88a8:	d0c7      	beq.n	883a <z_add_timeout+0x6e>
    88aa:	f8dc c000 	ldr.w	ip, [ip]
    88ae:	e7c1      	b.n	8834 <z_add_timeout+0x68>
    88b0:	200006a8 	.word	0x200006a8
    88b4:	200001c0 	.word	0x200001c0

000088b8 <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    88b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    88bc:	f04f 0320 	mov.w	r3, #32
    88c0:	f3ef 8c11 	mrs	ip, BASEPRI
    88c4:	f383 8812 	msr	BASEPRI_MAX, r3
    88c8:	f3bf 8f6f 	isb	sy
	return list->head == list;
    88cc:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8980 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    88d0:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8984 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    88d4:	4f2c      	ldr	r7, [pc, #176]	; (8988 <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    88d6:	f8c9 0000 	str.w	r0, [r9]
    88da:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    88de:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    88e0:	4550      	cmp	r0, sl
    88e2:	bf08      	it	eq
    88e4:	2000      	moveq	r0, #0
    88e6:	2500      	movs	r5, #0
		curr_tick += dt;
    88e8:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    88ec:	f8d9 3000 	ldr.w	r3, [r9]
    88f0:	46e0      	mov	r8, ip
    88f2:	b380      	cbz	r0, 8956 <sys_clock_announce+0x9e>
    88f4:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    88f8:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    88fc:	42b3      	cmp	r3, r6
    88fe:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    8902:	da05      	bge.n	8910 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    8904:	1af6      	subs	r6, r6, r3
    8906:	eb6c 040e 	sbc.w	r4, ip, lr
    890a:	e9c0 6404 	strd	r6, r4, [r0, #16]
    890e:	e022      	b.n	8956 <sys_clock_announce+0x9e>
		curr_tick += dt;
    8910:	18b2      	adds	r2, r6, r2
    8912:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    8916:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    891a:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    891e:	f7ff ff39 	bl	8794 <remove_timeout>
	__asm__ volatile(
    8922:	f388 8811 	msr	BASEPRI, r8
    8926:	f3bf 8f6f 	isb	sy
		t->fn(t);
    892a:	6883      	ldr	r3, [r0, #8]
    892c:	4798      	blx	r3
	__asm__ volatile(
    892e:	f04f 0320 	mov.w	r3, #32
    8932:	f3ef 8811 	mrs	r8, BASEPRI
    8936:	f383 8812 	msr	BASEPRI_MAX, r3
    893a:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    893e:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    8942:	f8da 0000 	ldr.w	r0, [sl]
    8946:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8948:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    894a:	46c4      	mov	ip, r8
    894c:	f8c9 3000 	str.w	r3, [r9]
    8950:	d1ca      	bne.n	88e8 <sys_clock_announce+0x30>
		curr_tick += dt;
    8952:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    8956:	189a      	adds	r2, r3, r2
    8958:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    895c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    895e:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    8962:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    8966:	f7ff fef5 	bl	8754 <next_timeout>
    896a:	4621      	mov	r1, r4
    896c:	f7fc fd86 	bl	547c <sys_clock_set_timeout>
	__asm__ volatile(
    8970:	f388 8811 	msr	BASEPRI, r8
    8974:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    8978:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    897c:	f7ff bc6a 	b.w	8254 <z_time_slice>
    8980:	200001c0 	.word	0x200001c0
    8984:	20001558 	.word	0x20001558
    8988:	200006a8 	.word	0x200006a8

0000898c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    898c:	b510      	push	{r4, lr}
	__asm__ volatile(
    898e:	f04f 0320 	mov.w	r3, #32
    8992:	f3ef 8411 	mrs	r4, BASEPRI
    8996:	f383 8812 	msr	BASEPRI_MAX, r3
    899a:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    899e:	f7ff fecf 	bl	8740 <elapsed>
    89a2:	4a06      	ldr	r2, [pc, #24]	; (89bc <sys_clock_tick_get+0x30>)
    89a4:	4603      	mov	r3, r0
    89a6:	e9d2 0100 	ldrd	r0, r1, [r2]
    89aa:	1818      	adds	r0, r3, r0
    89ac:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    89b0:	f384 8811 	msr	BASEPRI, r4
    89b4:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    89b8:	bd10      	pop	{r4, pc}
    89ba:	bf00      	nop
    89bc:	200006a8 	.word	0x200006a8

000089c0 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    89c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    89c2:	4606      	mov	r6, r0
    89c4:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    89c6:	f001 fa54 	bl	9e72 <k_is_in_isr>
    89ca:	b978      	cbnz	r0, 89ec <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    89cc:	4b0b      	ldr	r3, [pc, #44]	; (89fc <z_thread_aligned_alloc+0x3c>)
    89ce:	689b      	ldr	r3, [r3, #8]
    89d0:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	}

	if (heap != NULL) {
    89d2:	b17c      	cbz	r4, 89f4 <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    89d4:	1d2a      	adds	r2, r5, #4
    89d6:	d209      	bcs.n	89ec <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    89d8:	2000      	movs	r0, #0
    89da:	2100      	movs	r1, #0
    89dc:	e9cd 0100 	strd	r0, r1, [sp]
    89e0:	f046 0104 	orr.w	r1, r6, #4
    89e4:	4620      	mov	r0, r4
    89e6:	f001 fca1 	bl	a32c <k_heap_aligned_alloc>
	if (mem == NULL) {
    89ea:	b908      	cbnz	r0, 89f0 <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
    89ec:	2400      	movs	r4, #0
	}

	return ret;
    89ee:	e001      	b.n	89f4 <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
    89f0:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
    89f2:	1d04      	adds	r4, r0, #4
}
    89f4:	4620      	mov	r0, r4
    89f6:	b002      	add	sp, #8
    89f8:	bd70      	pop	{r4, r5, r6, pc}
    89fa:	bf00      	nop
    89fc:	20001520 	.word	0x20001520

00008a00 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    8a00:	4801      	ldr	r0, [pc, #4]	; (8a08 <boot_banner+0x8>)
    8a02:	f000 b832 	b.w	8a6a <printk>
    8a06:	bf00      	nop
    8a08:	0000abff 	.word	0x0000abff

00008a0c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(void)
{
    8a0c:	b538      	push	{r3, r4, r5, lr}
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8a0e:	4c06      	ldr	r4, [pc, #24]	; (8a28 <statics_init+0x1c>)
    8a10:	4d06      	ldr	r5, [pc, #24]	; (8a2c <statics_init+0x20>)
    8a12:	42ac      	cmp	r4, r5
    8a14:	d301      	bcc.n	8a1a <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    8a16:	2000      	movs	r0, #0
    8a18:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8a1a:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    8a1e:	4620      	mov	r0, r4
    8a20:	f001 fc7c 	bl	a31c <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8a24:	3414      	adds	r4, #20
    8a26:	e7f4      	b.n	8a12 <statics_init+0x6>
    8a28:	200001f4 	.word	0x200001f4
    8a2c:	200001f4 	.word	0x200001f4

00008a30 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(void)
{
    8a30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_work_queue_config cfg = {
    8a32:	4b09      	ldr	r3, [pc, #36]	; (8a58 <k_sys_work_q_init+0x28>)
    8a34:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    8a36:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    8a38:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    8a3a:	9300      	str	r3, [sp, #0]
    8a3c:	4907      	ldr	r1, [pc, #28]	; (8a5c <k_sys_work_q_init+0x2c>)
    8a3e:	4808      	ldr	r0, [pc, #32]	; (8a60 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    8a40:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    8a44:	f04f 33ff 	mov.w	r3, #4294967295
    8a48:	f44f 6280 	mov.w	r2, #1024	; 0x400
    8a4c:	f7ff fa8e 	bl	7f6c <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    8a50:	4620      	mov	r0, r4
    8a52:	b004      	add	sp, #16
    8a54:	bd10      	pop	{r4, pc}
    8a56:	bf00      	nop
    8a58:	0000ac21 	.word	0x0000ac21
    8a5c:	200034c0 	.word	0x200034c0
    8a60:	200006b0 	.word	0x200006b0

00008a64 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    8a64:	4770      	bx	lr

00008a66 <arch_printk_char_out>:
}
    8a66:	2000      	movs	r0, #0
    8a68:	4770      	bx	lr

00008a6a <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    8a6a:	b40f      	push	{r0, r1, r2, r3}
    8a6c:	b507      	push	{r0, r1, r2, lr}
    8a6e:	a904      	add	r1, sp, #16
    8a70:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8a74:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    8a76:	f7f8 fd95 	bl	15a4 <vprintk>

	va_end(ap);
}
    8a7a:	b003      	add	sp, #12
    8a7c:	f85d eb04 	ldr.w	lr, [sp], #4
    8a80:	b004      	add	sp, #16
    8a82:	4770      	bx	lr

00008a84 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8a84:	4604      	mov	r4, r0
    8a86:	b508      	push	{r3, lr}
    8a88:	4608      	mov	r0, r1
    8a8a:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    8a8c:	461a      	mov	r2, r3
    8a8e:	47a0      	blx	r4
	return z_impl_z_current_get();
    8a90:	f7ff fdc4 	bl	861c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8a94:	f7fa ff92 	bl	39bc <z_impl_k_thread_abort>

00008a98 <chunk_size>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    8a98:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    8a9c:	8840      	ldrh	r0, [r0, #2]
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
}
    8a9e:	0840      	lsrs	r0, r0, #1
    8aa0:	4770      	bx	lr

00008aa2 <free_list_add>:
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    8aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8aa4:	4603      	mov	r3, r0
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
    8aa6:	f7ff fff7 	bl	8a98 <chunk_size>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    8aaa:	fab0 f080 	clz	r0, r0
    8aae:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    8ab2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    8ab6:	00ca      	lsls	r2, r1, #3
    8ab8:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    8abc:	1d17      	adds	r7, r2, #4
{
    8abe:	460c      	mov	r4, r1
    8ac0:	3206      	adds	r2, #6
    8ac2:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    8ac4:	b956      	cbnz	r6, 8adc <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    8ac6:	2101      	movs	r1, #1
    8ac8:	fa01 f000 	lsl.w	r0, r1, r0
    8acc:	68d9      	ldr	r1, [r3, #12]
    8ace:	4301      	orrs	r1, r0
    8ad0:	60d9      	str	r1, [r3, #12]
		b->next = c;
    8ad2:	f8cc 4010 	str.w	r4, [ip, #16]
    8ad6:	53dd      	strh	r5, [r3, r7]
    8ad8:	529d      	strh	r5, [r3, r2]
		free_list_add_bidx(h, c, bidx);
	}
}
    8ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    8adc:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    8ade:	3104      	adds	r1, #4
    8ae0:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    8ae2:	53d8      	strh	r0, [r3, r7]
    8ae4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    8ae8:	529e      	strh	r6, [r3, r2]
    8aea:	80c5      	strh	r5, [r0, #6]
    8aec:	525d      	strh	r5, [r3, r1]
    8aee:	e7f4      	b.n	8ada <free_list_add+0x38>

00008af0 <free_list_remove_bidx>:
{
    8af0:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    8af2:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    8af6:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    8af8:	4299      	cmp	r1, r3
    8afa:	f102 0104 	add.w	r1, r2, #4
    8afe:	d10a      	bne.n	8b16 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    8b00:	2301      	movs	r3, #1
    8b02:	fa03 f202 	lsl.w	r2, r3, r2
    8b06:	68c3      	ldr	r3, [r0, #12]
    8b08:	ea23 0302 	bic.w	r3, r3, r2
    8b0c:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    8b0e:	2300      	movs	r3, #0
    8b10:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    8b14:	bd10      	pop	{r4, pc}
    8b16:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    8b18:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    8b1c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    8b20:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    8b24:	80cb      	strh	r3, [r1, #6]
    8b26:	8082      	strh	r2, [r0, #4]
}
    8b28:	e7f4      	b.n	8b14 <free_list_remove_bidx+0x24>

00008b2a <free_list_remove>:
{
    8b2a:	b508      	push	{r3, lr}
    8b2c:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    8b2e:	f7ff ffb3 	bl	8a98 <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    8b32:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
    8b36:	f1c2 021f 	rsb	r2, r2, #31
    8b3a:	4618      	mov	r0, r3
}
    8b3c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
    8b40:	f7ff bfd6 	b.w	8af0 <free_list_remove_bidx>

00008b44 <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
    8b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8b48:	fab1 f581 	clz	r5, r1
    8b4c:	f1c5 091f 	rsb	r9, r5, #31
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
    8b50:	eb00 0889 	add.w	r8, r0, r9, lsl #2
{
    8b54:	4603      	mov	r3, r0
	if (b->next) {
    8b56:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
    8b5a:	460e      	mov	r6, r1
	if (b->next) {
    8b5c:	b1c2      	cbz	r2, 8b90 <alloc_chunk+0x4c>
    8b5e:	2703      	movs	r7, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
    8b60:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
    8b64:	4618      	mov	r0, r3
    8b66:	4621      	mov	r1, r4
    8b68:	f7ff ff96 	bl	8a98 <chunk_size>
    8b6c:	42b0      	cmp	r0, r6
    8b6e:	d306      	bcc.n	8b7e <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
    8b70:	464a      	mov	r2, r9

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
    8b72:	4618      	mov	r0, r3
    8b74:	f7ff ffbc 	bl	8af0 <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
    8b78:	4620      	mov	r0, r4
    8b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    8b7e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
		} while (--i && b->next != first);
    8b82:	3f01      	subs	r7, #1
    8b84:	88e0      	ldrh	r0, [r4, #6]
			b->next = next_free_chunk(h, c);
    8b86:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
    8b8a:	d001      	beq.n	8b90 <alloc_chunk+0x4c>
    8b8c:	4282      	cmp	r2, r0
    8b8e:	d1e7      	bne.n	8b60 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    8b90:	f1c5 0220 	rsb	r2, r5, #32
    8b94:	f04f 34ff 	mov.w	r4, #4294967295
    8b98:	4094      	lsls	r4, r2
    8b9a:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
    8b9c:	4014      	ands	r4, r2
    8b9e:	d0eb      	beq.n	8b78 <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
    8ba0:	fa94 f2a4 	rbit	r2, r4
    8ba4:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    8ba8:	1d11      	adds	r1, r2, #4
    8baa:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
    8bae:	4621      	mov	r1, r4
    8bb0:	e7df      	b.n	8b72 <alloc_chunk+0x2e>

00008bb2 <merge_chunks>:
{
    8bb2:	b538      	push	{r3, r4, r5, lr}
    8bb4:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    8bb6:	f7ff ff6f 	bl	8a98 <chunk_size>
{
    8bba:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    8bbc:	4604      	mov	r4, r0
    8bbe:	4611      	mov	r1, r2
    8bc0:	4618      	mov	r0, r3
    8bc2:	f7ff ff69 	bl	8a98 <chunk_size>
		((uint16_t *)cmem)[f] = val;
    8bc6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    8bca:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8bcc:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
    8bce:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
    8bd0:	4618      	mov	r0, r3
    8bd2:	f7ff ff61 	bl	8a98 <chunk_size>
	void *cmem = &buf[c];
    8bd6:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    8bd8:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
    8bdc:	bd38      	pop	{r3, r4, r5, pc}

00008bde <split_chunks>:
{
    8bde:	b538      	push	{r3, r4, r5, lr}
    8be0:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
    8be2:	f7ff ff59 	bl	8a98 <chunk_size>
{
    8be6:	460c      	mov	r4, r1
	chunksz_t rsz = sz0 - lsz;
    8be8:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
    8bea:	1a51      	subs	r1, r2, r1
    8bec:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunksz_t rsz = sz0 - lsz;
    8bf0:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8bf2:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    8bf4:	8060      	strh	r0, [r4, #2]
    8bf6:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8bfa:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    8bfc:	8044      	strh	r4, [r0, #2]
    8bfe:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    8c02:	4618      	mov	r0, r3
    8c04:	4611      	mov	r1, r2
    8c06:	f7ff ff47 	bl	8a98 <chunk_size>
	void *cmem = &buf[c];
    8c0a:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    8c0c:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
    8c10:	bd38      	pop	{r3, r4, r5, pc}

00008c12 <free_chunk>:
{
    8c12:	b538      	push	{r3, r4, r5, lr}
    8c14:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
    8c16:	f7ff ff3f 	bl	8a98 <chunk_size>
    8c1a:	460c      	mov	r4, r1
    8c1c:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    8c1e:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    8c22:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    8c24:	07da      	lsls	r2, r3, #31
    8c26:	d40a      	bmi.n	8c3e <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    8c28:	4628      	mov	r0, r5
    8c2a:	f7ff ff7e 	bl	8b2a <free_list_remove>
	return c + chunk_size(h, c);
    8c2e:	4621      	mov	r1, r4
    8c30:	4628      	mov	r0, r5
    8c32:	f7ff ff31 	bl	8a98 <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    8c36:	1822      	adds	r2, r4, r0
    8c38:	4628      	mov	r0, r5
    8c3a:	f7ff ffba 	bl	8bb2 <merge_chunks>
		return ((uint16_t *)cmem)[f];
    8c3e:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    8c42:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    8c44:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    8c48:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    8c4a:	07db      	lsls	r3, r3, #31
    8c4c:	d40c      	bmi.n	8c68 <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    8c4e:	4628      	mov	r0, r5
    8c50:	f7ff ff6b 	bl	8b2a <free_list_remove>
		return ((uint16_t *)cmem)[f];
    8c54:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    8c58:	4622      	mov	r2, r4
    8c5a:	1a61      	subs	r1, r4, r1
    8c5c:	4628      	mov	r0, r5
    8c5e:	f7ff ffa8 	bl	8bb2 <merge_chunks>
    8c62:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    8c66:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    8c68:	4621      	mov	r1, r4
    8c6a:	4628      	mov	r0, r5
}
    8c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    8c70:	f7ff bf17 	b.w	8aa2 <free_list_add>

00008c74 <sys_heap_free>:
	if (mem == NULL) {
    8c74:	b161      	cbz	r1, 8c90 <sys_heap_free+0x1c>
    8c76:	6800      	ldr	r0, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    8c78:	3904      	subs	r1, #4
    8c7a:	1a09      	subs	r1, r1, r0
	void *cmem = &buf[c];
    8c7c:	f021 0307 	bic.w	r3, r1, #7
    8c80:	4403      	add	r3, r0
	free_chunk(h, c);
    8c82:	08c9      	lsrs	r1, r1, #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    8c84:	885a      	ldrh	r2, [r3, #2]
    8c86:	f022 0201 	bic.w	r2, r2, #1
    8c8a:	805a      	strh	r2, [r3, #2]
    8c8c:	f7ff bfc1 	b.w	8c12 <free_chunk>
}
    8c90:	4770      	bx	lr

00008c92 <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
    8c92:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    8c94:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
    8c96:	b909      	cbnz	r1, 8c9c <sys_heap_alloc+0xa>
		return NULL;
    8c98:	2000      	movs	r0, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    8c9a:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    8c9c:	68ab      	ldr	r3, [r5, #8]
    8c9e:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    8ca2:	d9f9      	bls.n	8c98 <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    8ca4:	310b      	adds	r1, #11
    8ca6:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    8ca8:	4621      	mov	r1, r4
    8caa:	4628      	mov	r0, r5
    8cac:	f7ff ff4a 	bl	8b44 <alloc_chunk>
	if (c == 0U) {
    8cb0:	4606      	mov	r6, r0
    8cb2:	2800      	cmp	r0, #0
    8cb4:	d0f0      	beq.n	8c98 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    8cb6:	4601      	mov	r1, r0
    8cb8:	4628      	mov	r0, r5
    8cba:	f7ff feed 	bl	8a98 <chunk_size>
    8cbe:	42a0      	cmp	r0, r4
    8cc0:	d907      	bls.n	8cd2 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
    8cc2:	1932      	adds	r2, r6, r4
    8cc4:	4628      	mov	r0, r5
    8cc6:	f7ff ff8a 	bl	8bde <split_chunks>
		free_list_add(h, c + chunk_sz);
    8cca:	4611      	mov	r1, r2
    8ccc:	4628      	mov	r0, r5
    8cce:	f7ff fee8 	bl	8aa2 <free_list_add>
	void *cmem = &buf[c];
    8cd2:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    8cd6:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8cd8:	8853      	ldrh	r3, [r2, #2]
    8cda:	f043 0301 	orr.w	r3, r3, #1
    8cde:	8053      	strh	r3, [r2, #2]
    8ce0:	3004      	adds	r0, #4
	return mem;
    8ce2:	e7da      	b.n	8c9a <sys_heap_alloc+0x8>

00008ce4 <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    8ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8ce8:	f101 39ff 	add.w	r9, r1, #4294967295
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    8cec:	ea19 0901 	ands.w	r9, r9, r1
	struct z_heap *h = heap->heap;
    8cf0:	6806      	ldr	r6, [r0, #0]
{
    8cf2:	460f      	mov	r7, r1
    8cf4:	4614      	mov	r4, r2
	if (align != rew) {
    8cf6:	d00c      	beq.n	8d12 <sys_heap_aligned_alloc+0x2e>
	rew = align & -align;
    8cf8:	424b      	negs	r3, r1
    8cfa:	400b      	ands	r3, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    8cfc:	2b04      	cmp	r3, #4
    8cfe:	461a      	mov	r2, r3
    8d00:	464f      	mov	r7, r9
    8d02:	bf28      	it	cs
    8d04:	2204      	movcs	r2, #4
	rew = align & -align;
    8d06:	4699      	mov	r9, r3
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
    8d08:	b964      	cbnz	r4, 8d24 <sys_heap_aligned_alloc+0x40>
		return NULL;
    8d0a:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    8d0c:	4628      	mov	r0, r5
    8d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    8d12:	2904      	cmp	r1, #4
    8d14:	d804      	bhi.n	8d20 <sys_heap_aligned_alloc+0x3c>
}
    8d16:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    8d1a:	4611      	mov	r1, r2
    8d1c:	f7ff bfb9 	b.w	8c92 <sys_heap_alloc>
		gap = chunk_header_bytes(h);
    8d20:	2204      	movs	r2, #4
    8d22:	e7f1      	b.n	8d08 <sys_heap_aligned_alloc+0x24>
	if (bytes == 0 || size_too_big(h, bytes)) {
    8d24:	68b3      	ldr	r3, [r6, #8]
    8d26:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    8d2a:	d9ee      	bls.n	8d0a <sys_heap_aligned_alloc+0x26>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    8d2c:	f104 010b 	add.w	r1, r4, #11
    8d30:	4439      	add	r1, r7
    8d32:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    8d34:	08c9      	lsrs	r1, r1, #3
    8d36:	4630      	mov	r0, r6
    8d38:	f7ff ff04 	bl	8b44 <alloc_chunk>
	if (c0 == 0) {
    8d3c:	4680      	mov	r8, r0
    8d3e:	2800      	cmp	r0, #0
    8d40:	d0e3      	beq.n	8d0a <sys_heap_aligned_alloc+0x26>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    8d42:	f109 0504 	add.w	r5, r9, #4
    8d46:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    8d4a:	1e7b      	subs	r3, r7, #1
    8d4c:	4435      	add	r5, r6
    8d4e:	441d      	add	r5, r3
    8d50:	427f      	negs	r7, r7
    8d52:	403d      	ands	r5, r7
    8d54:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    8d58:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    8d5a:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    8d5c:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    8d5e:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    8d60:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    8d64:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    8d66:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    8d6a:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    8d6e:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    8d72:	d208      	bcs.n	8d86 <sys_heap_aligned_alloc+0xa2>
		split_chunks(h, c0, c);
    8d74:	4601      	mov	r1, r0
    8d76:	463a      	mov	r2, r7
    8d78:	4630      	mov	r0, r6
    8d7a:	f7ff ff30 	bl	8bde <split_chunks>
		free_list_add(h, c0);
    8d7e:	4641      	mov	r1, r8
    8d80:	4630      	mov	r0, r6
    8d82:	f7ff fe8e 	bl	8aa2 <free_list_add>
	return c + chunk_size(h, c);
    8d86:	4639      	mov	r1, r7
    8d88:	4630      	mov	r0, r6
    8d8a:	f7ff fe85 	bl	8a98 <chunk_size>
    8d8e:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    8d90:	4284      	cmp	r4, r0
    8d92:	d207      	bcs.n	8da4 <sys_heap_aligned_alloc+0xc0>
		split_chunks(h, c, c_end);
    8d94:	4630      	mov	r0, r6
    8d96:	4622      	mov	r2, r4
    8d98:	f7ff ff21 	bl	8bde <split_chunks>
		free_list_add(h, c_end);
    8d9c:	4621      	mov	r1, r4
    8d9e:	4630      	mov	r0, r6
    8da0:	f7ff fe7f 	bl	8aa2 <free_list_add>
	void *cmem = &buf[c];
    8da4:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8da8:	8873      	ldrh	r3, [r6, #2]
    8daa:	f043 0301 	orr.w	r3, r3, #1
    8dae:	8073      	strh	r3, [r6, #2]
    8db0:	e7ac      	b.n	8d0c <sys_heap_aligned_alloc+0x28>

00008db2 <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    8db2:	3a04      	subs	r2, #4
{
    8db4:	b4f0      	push	{r4, r5, r6, r7}
    8db6:	4604      	mov	r4, r0

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    8db8:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    8dba:	4411      	add	r1, r2
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    8dbc:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    8dc0:	f021 0107 	bic.w	r1, r1, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    8dc4:	1a0e      	subs	r6, r1, r0
    8dc6:	08f3      	lsrs	r3, r6, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    8dc8:	6020      	str	r0, [r4, #0]
	return 31 - __builtin_clz(usable_sz);
    8dca:	fab3 f283 	clz	r2, r3
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    8dce:	4604      	mov	r4, r0
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    8dd0:	f1c2 0524 	rsb	r5, r2, #36	; 0x24
	h->avail_buckets = 0;
    8dd4:	2700      	movs	r7, #0
	h->end_chunk = heap_sz;
    8dd6:	6083      	str	r3, [r0, #8]
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    8dd8:	00ad      	lsls	r5, r5, #2
	h->avail_buckets = 0;
    8dda:	f844 7f0c 	str.w	r7, [r4, #12]!
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    8dde:	3507      	adds	r5, #7
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    8de0:	f1c2 0220 	rsb	r2, r2, #32
    8de4:	08e9      	lsrs	r1, r5, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    8de6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
		h->buckets[i].next = 0;
    8dea:	f844 7f04 	str.w	r7, [r4, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    8dee:	4294      	cmp	r4, r2
    8df0:	d1fb      	bne.n	8dea <sys_heap_init+0x38>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8df2:	004a      	lsls	r2, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8df4:	f042 0201 	orr.w	r2, r2, #1
    8df8:	8042      	strh	r2, [r0, #2]
		((uint16_t *)cmem)[f] = val;
    8dfa:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    8dfe:	1a5a      	subs	r2, r3, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8e00:	0055      	lsls	r5, r2, #1
		((uint16_t *)cmem)[f] = val;
    8e02:	8007      	strh	r7, [r0, #0]
    8e04:	8065      	strh	r5, [r4, #2]
    8e06:	1984      	adds	r4, r0, r6
    8e08:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    8e0c:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    8e10:	8067      	strh	r7, [r4, #2]
    8e12:	5382      	strh	r2, [r0, r6]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8e14:	885a      	ldrh	r2, [r3, #2]
    8e16:	f042 0201 	orr.w	r2, r2, #1
    8e1a:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    8e1c:	bcf0      	pop	{r4, r5, r6, r7}
	free_list_add(h, chunk0_size);
    8e1e:	f7ff be40 	b.w	8aa2 <free_list_add>

00008e22 <sys_slist_find_and_remove>:
	return list->head;
    8e22:	6803      	ldr	r3, [r0, #0]
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    8e24:	2200      	movs	r2, #0
    8e26:	b90b      	cbnz	r3, 8e2c <sys_slist_find_and_remove+0xa>
    8e28:	4618      	mov	r0, r3
    8e2a:	4770      	bx	lr
    8e2c:	428b      	cmp	r3, r1
    8e2e:	d110      	bne.n	8e52 <sys_slist_find_and_remove+0x30>
	return node->next;
    8e30:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
    8e32:	b942      	cbnz	r2, 8e46 <sys_slist_find_and_remove+0x24>
    8e34:	6842      	ldr	r2, [r0, #4]
	list->head = node;
    8e36:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
    8e38:	4291      	cmp	r1, r2
    8e3a:	d100      	bne.n	8e3e <sys_slist_find_and_remove+0x1c>
	list->tail = node;
    8e3c:	6043      	str	r3, [r0, #4]
	parent->next = child;
    8e3e:	2300      	movs	r3, #0
    8e40:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    8e42:	2001      	movs	r0, #1
Z_GENLIST_REMOVE(slist, snode)
    8e44:	4770      	bx	lr
	parent->next = child;
    8e46:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    8e48:	6843      	ldr	r3, [r0, #4]
    8e4a:	4299      	cmp	r1, r3
	list->tail = node;
    8e4c:	bf08      	it	eq
    8e4e:	6042      	streq	r2, [r0, #4]
}
    8e50:	e7f5      	b.n	8e3e <sys_slist_find_and_remove+0x1c>
	return node->next;
    8e52:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    8e54:	681b      	ldr	r3, [r3, #0]
    8e56:	e7e6      	b.n	8e26 <sys_slist_find_and_remove+0x4>

00008e58 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8e58:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    8e5a:	f013 0307 	ands.w	r3, r3, #7
    8e5e:	d105      	bne.n	8e6c <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    8e60:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    8e62:	2b00      	cmp	r3, #0
    8e64:	bf0c      	ite	eq
    8e66:	2000      	moveq	r0, #0
    8e68:	2003      	movne	r0, #3
    8e6a:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    8e6c:	2b02      	cmp	r3, #2
    8e6e:	d105      	bne.n	8e7c <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    8e70:	8b40      	ldrh	r0, [r0, #26]
    8e72:	fab0 f080 	clz	r0, r0
    8e76:	0940      	lsrs	r0, r0, #5
    8e78:	0080      	lsls	r0, r0, #2
    8e7a:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    8e7c:	2b01      	cmp	r3, #1
    8e7e:	d105      	bne.n	8e8c <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    8e80:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    8e82:	2b00      	cmp	r3, #0
    8e84:	bf0c      	ite	eq
    8e86:	2000      	moveq	r0, #0
    8e88:	2005      	movne	r0, #5
    8e8a:	4770      	bx	lr
	int evt = EVT_NOP;
    8e8c:	2000      	movs	r0, #0
}
    8e8e:	4770      	bx	lr

00008e90 <validate_args>:
{
    8e90:	b510      	push	{r4, lr}
    8e92:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    8e94:	b100      	cbz	r0, 8e98 <validate_args+0x8>
    8e96:	b911      	cbnz	r1, 8e9e <validate_args+0xe>
		return -EINVAL;
    8e98:	f06f 0015 	mvn.w	r0, #21
}
    8e9c:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    8e9e:	1d08      	adds	r0, r1, #4
    8ea0:	f000 f8d6 	bl	9050 <sys_notify_validate>
	if ((rv == 0)
    8ea4:	2800      	cmp	r0, #0
    8ea6:	d1f9      	bne.n	8e9c <validate_args+0xc>
	    && ((cli->notify.flags
    8ea8:	68a3      	ldr	r3, [r4, #8]
    8eaa:	2b03      	cmp	r3, #3
    8eac:	d9f6      	bls.n	8e9c <validate_args+0xc>
    8eae:	e7f3      	b.n	8e98 <validate_args+0x8>

00008eb0 <notify_one>:
{
    8eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8eb4:	460d      	mov	r5, r1
    8eb6:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8eb8:	4619      	mov	r1, r3
    8eba:	1d28      	adds	r0, r5, #4
{
    8ebc:	4690      	mov	r8, r2
    8ebe:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8ec0:	f000 f8d7 	bl	9072 <sys_notify_finalize>
	if (cb) {
    8ec4:	4604      	mov	r4, r0
    8ec6:	b138      	cbz	r0, 8ed8 <notify_one+0x28>
		cb(mgr, cli, state, res);
    8ec8:	4633      	mov	r3, r6
    8eca:	4642      	mov	r2, r8
    8ecc:	4629      	mov	r1, r5
    8ece:	4638      	mov	r0, r7
    8ed0:	46a4      	mov	ip, r4
}
    8ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8ed6:	4760      	bx	ip
}
    8ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008edc <transition_complete>:
{
    8edc:	b410      	push	{r4}
	__asm__ volatile(
    8ede:	f04f 0420 	mov.w	r4, #32
    8ee2:	f3ef 8211 	mrs	r2, BASEPRI
    8ee6:	f384 8812 	msr	BASEPRI_MAX, r4
    8eea:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    8eee:	6141      	str	r1, [r0, #20]
}
    8ef0:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    8ef2:	2101      	movs	r1, #1
    8ef4:	f7f8 bb64 	b.w	15c0 <process_event>

00008ef8 <onoff_manager_init>:
{
    8ef8:	b538      	push	{r3, r4, r5, lr}
    8efa:	460c      	mov	r4, r1
	if ((mgr == NULL)
    8efc:	4605      	mov	r5, r0
    8efe:	b158      	cbz	r0, 8f18 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8f00:	b151      	cbz	r1, 8f18 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8f02:	680b      	ldr	r3, [r1, #0]
    8f04:	b143      	cbz	r3, 8f18 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    8f06:	684b      	ldr	r3, [r1, #4]
    8f08:	b133      	cbz	r3, 8f18 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8f0a:	221c      	movs	r2, #28
    8f0c:	2100      	movs	r1, #0
    8f0e:	f000 fb59 	bl	95c4 <memset>
    8f12:	612c      	str	r4, [r5, #16]
	return 0;
    8f14:	2000      	movs	r0, #0
}
    8f16:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8f18:	f06f 0015 	mvn.w	r0, #21
    8f1c:	e7fb      	b.n	8f16 <onoff_manager_init+0x1e>

00008f1e <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    8f1e:	b570      	push	{r4, r5, r6, lr}
    8f20:	4605      	mov	r5, r0
    8f22:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    8f24:	f7ff ffb4 	bl	8e90 <validate_args>

	if (rv < 0) {
    8f28:	1e04      	subs	r4, r0, #0
    8f2a:	db15      	blt.n	8f58 <onoff_request+0x3a>
    8f2c:	f04f 0320 	mov.w	r3, #32
    8f30:	f3ef 8211 	mrs	r2, BASEPRI
    8f34:	f383 8812 	msr	BASEPRI_MAX, r3
    8f38:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    8f3c:	8b6b      	ldrh	r3, [r5, #26]
    8f3e:	8b2c      	ldrh	r4, [r5, #24]
    8f40:	f64f 71ff 	movw	r1, #65535	; 0xffff
    8f44:	428b      	cmp	r3, r1
    8f46:	f004 0407 	and.w	r4, r4, #7
    8f4a:	d107      	bne.n	8f5c <onoff_request+0x3e>
	__asm__ volatile(
    8f4c:	f382 8811 	msr	BASEPRI, r2
    8f50:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    8f54:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    8f58:	4620      	mov	r0, r4
    8f5a:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    8f5c:	2c02      	cmp	r4, #2
    8f5e:	d10c      	bne.n	8f7a <onoff_request+0x5c>
		mgr->refs += 1U;
    8f60:	3301      	adds	r3, #1
    8f62:	836b      	strh	r3, [r5, #26]
    8f64:	f382 8811 	msr	BASEPRI, r2
    8f68:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    8f6c:	2300      	movs	r3, #0
    8f6e:	4622      	mov	r2, r4
    8f70:	4631      	mov	r1, r6
    8f72:	4628      	mov	r0, r5
    8f74:	f7ff ff9c 	bl	8eb0 <notify_one>
    8f78:	e7ee      	b.n	8f58 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    8f7a:	2c06      	cmp	r4, #6
    8f7c:	d814      	bhi.n	8fa8 <onoff_request+0x8a>
    8f7e:	e8df f004 	tbb	[pc, r4]
    8f82:	1304      	.short	0x1304
    8f84:	1a041313 	.word	0x1a041313
    8f88:	04          	.byte	0x04
    8f89:	00          	.byte	0x00
	parent->next = child;
    8f8a:	2300      	movs	r3, #0
    8f8c:	6033      	str	r3, [r6, #0]
	return list->tail;
    8f8e:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    8f90:	b93b      	cbnz	r3, 8fa2 <onoff_request+0x84>
	list->head = node;
    8f92:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    8f96:	b9ac      	cbnz	r4, 8fc4 <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    8f98:	2102      	movs	r1, #2
    8f9a:	4628      	mov	r0, r5
    8f9c:	f7f8 fb10 	bl	15c0 <process_event>
    8fa0:	e7da      	b.n	8f58 <onoff_request+0x3a>
	parent->next = child;
    8fa2:	601e      	str	r6, [r3, #0]
	list->tail = node;
    8fa4:	606e      	str	r6, [r5, #4]
}
    8fa6:	e7f6      	b.n	8f96 <onoff_request+0x78>
    8fa8:	f382 8811 	msr	BASEPRI, r2
    8fac:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    8fb0:	f06f 0404 	mvn.w	r4, #4
    8fb4:	e7d0      	b.n	8f58 <onoff_request+0x3a>
    8fb6:	f382 8811 	msr	BASEPRI, r2
    8fba:	f3bf 8f6f 	isb	sy
    8fbe:	f06f 0485 	mvn.w	r4, #133	; 0x85
    8fc2:	e7c9      	b.n	8f58 <onoff_request+0x3a>
    8fc4:	f382 8811 	msr	BASEPRI, r2
    8fc8:	f3bf 8f6f 	isb	sy
		if (notify) {
    8fcc:	e7c4      	b.n	8f58 <onoff_request+0x3a>

00008fce <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    8fce:	b510      	push	{r4, lr}
	__asm__ volatile(
    8fd0:	f04f 0320 	mov.w	r3, #32
    8fd4:	f3ef 8211 	mrs	r2, BASEPRI
    8fd8:	f383 8812 	msr	BASEPRI_MAX, r3
    8fdc:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8fe0:	8b04      	ldrh	r4, [r0, #24]
    8fe2:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    8fe6:	2c02      	cmp	r4, #2
    8fe8:	d00a      	beq.n	9000 <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    8fea:	2c01      	cmp	r4, #1
    8fec:	bf0c      	ite	eq
    8fee:	f06f 0004 	mvneq.w	r0, #4
    8ff2:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    8ff6:	f382 8811 	msr	BASEPRI, r2
    8ffa:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    8ffe:	e008      	b.n	9012 <onoff_release+0x44>
	mgr->refs -= 1U;
    9000:	8b43      	ldrh	r3, [r0, #26]
    9002:	3b01      	subs	r3, #1
    9004:	b29b      	uxth	r3, r3
    9006:	8343      	strh	r3, [r0, #26]
	if (stop) {
    9008:	b923      	cbnz	r3, 9014 <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    900a:	4621      	mov	r1, r4
    900c:	f7f8 fad8 	bl	15c0 <process_event>
	int rv = state;
    9010:	4620      	mov	r0, r4
}
    9012:	bd10      	pop	{r4, pc}
	int rv = state;
    9014:	4620      	mov	r0, r4
    9016:	e7ee      	b.n	8ff6 <onoff_release+0x28>

00009018 <onoff_cancel>:
	return rv;
}

int onoff_cancel(struct onoff_manager *mgr,
		 struct onoff_client *cli)
{
    9018:	b538      	push	{r3, r4, r5, lr}
	if ((mgr == NULL) || (cli == NULL)) {
    901a:	b1b0      	cbz	r0, 904a <onoff_cancel+0x32>
    901c:	b1a9      	cbz	r1, 904a <onoff_cancel+0x32>
	__asm__ volatile(
    901e:	f04f 0220 	mov.w	r2, #32
    9022:	f3ef 8511 	mrs	r5, BASEPRI
    9026:	f382 8812 	msr	BASEPRI_MAX, r2
    902a:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	int rv = -EALREADY;
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    902e:	8b04      	ldrh	r4, [r0, #24]

	if (sys_slist_find_and_remove(&mgr->clients, &cli->node)) {
    9030:	f7ff fef7 	bl	8e22 <sys_slist_find_and_remove>
    9034:	b130      	cbz	r0, 9044 <onoff_cancel+0x2c>
		__ASSERT_NO_MSG((state == ONOFF_STATE_TO_ON)
				|| (state == ONOFF_STATE_TO_OFF)
				|| (state == ONOFF_STATE_RESETTING));
		rv = state;
    9036:	f004 0007 	and.w	r0, r4, #7
	__asm__ volatile(
    903a:	f385 8811 	msr	BASEPRI, r5
    903e:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&mgr->lock, key);

	return rv;
}
    9042:	bd38      	pop	{r3, r4, r5, pc}
	int rv = -EALREADY;
    9044:	f06f 0077 	mvn.w	r0, #119	; 0x77
    9048:	e7f7      	b.n	903a <onoff_cancel+0x22>
		return -EINVAL;
    904a:	f06f 0015 	mvn.w	r0, #21
    904e:	e7f8      	b.n	9042 <onoff_cancel+0x2a>

00009050 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    9050:	4603      	mov	r3, r0
    9052:	b158      	cbz	r0, 906c <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    9054:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    9056:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    905a:	2a01      	cmp	r2, #1
    905c:	d003      	beq.n	9066 <sys_notify_validate+0x16>
    905e:	2a03      	cmp	r2, #3
    9060:	d104      	bne.n	906c <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    9062:	6802      	ldr	r2, [r0, #0]
    9064:	b112      	cbz	r2, 906c <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    9066:	2000      	movs	r0, #0
    9068:	6098      	str	r0, [r3, #8]
    906a:	4770      	bx	lr
    906c:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    9070:	4770      	bx	lr

00009072 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    9072:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    9074:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    9076:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    907a:	2a03      	cmp	r2, #3
    907c:	f04f 0200 	mov.w	r2, #0
{
    9080:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    9082:	bf0c      	ite	eq
    9084:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    9086:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    9088:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    908a:	4770      	bx	lr

0000908c <encode_uint>:
{
    908c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9090:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    9092:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    9094:	2b6f      	cmp	r3, #111	; 0x6f
{
    9096:	4680      	mov	r8, r0
    9098:	460f      	mov	r7, r1
    909a:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    909c:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    90a0:	d029      	beq.n	90f6 <encode_uint+0x6a>
    90a2:	d824      	bhi.n	90ee <encode_uint+0x62>
		return 10;
    90a4:	2b58      	cmp	r3, #88	; 0x58
    90a6:	bf0c      	ite	eq
    90a8:	2610      	moveq	r6, #16
    90aa:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    90ac:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    90b0:	4632      	mov	r2, r6
    90b2:	2300      	movs	r3, #0
    90b4:	4640      	mov	r0, r8
    90b6:	4639      	mov	r1, r7
    90b8:	f7f8 f822 	bl	1100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    90bc:	2a09      	cmp	r2, #9
    90be:	b2d4      	uxtb	r4, r2
    90c0:	d81e      	bhi.n	9100 <encode_uint+0x74>
    90c2:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    90c4:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    90c6:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    90c8:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    90cc:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    90d0:	d301      	bcc.n	90d6 <encode_uint+0x4a>
    90d2:	45d1      	cmp	r9, sl
    90d4:	d811      	bhi.n	90fa <encode_uint+0x6e>
	if (conv->flag_hash) {
    90d6:	782b      	ldrb	r3, [r5, #0]
    90d8:	069b      	lsls	r3, r3, #26
    90da:	d505      	bpl.n	90e8 <encode_uint+0x5c>
		if (radix == 8) {
    90dc:	2e08      	cmp	r6, #8
    90de:	d115      	bne.n	910c <encode_uint+0x80>
			conv->altform_0 = true;
    90e0:	78ab      	ldrb	r3, [r5, #2]
    90e2:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    90e6:	70ab      	strb	r3, [r5, #2]
}
    90e8:	4648      	mov	r0, r9
    90ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    90ee:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    90f2:	2b70      	cmp	r3, #112	; 0x70
    90f4:	e7d7      	b.n	90a6 <encode_uint+0x1a>
	switch (specifier) {
    90f6:	2608      	movs	r6, #8
    90f8:	e7d8      	b.n	90ac <encode_uint+0x20>
		value /= radix;
    90fa:	4680      	mov	r8, r0
    90fc:	460f      	mov	r7, r1
    90fe:	e7d7      	b.n	90b0 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    9100:	f1bb 0f19 	cmp.w	fp, #25
    9104:	bf94      	ite	ls
    9106:	3437      	addls	r4, #55	; 0x37
    9108:	3457      	addhi	r4, #87	; 0x57
    910a:	e7db      	b.n	90c4 <encode_uint+0x38>
		} else if (radix == 16) {
    910c:	2e10      	cmp	r6, #16
    910e:	d1eb      	bne.n	90e8 <encode_uint+0x5c>
			conv->altform_0c = true;
    9110:	78ab      	ldrb	r3, [r5, #2]
    9112:	f043 0310 	orr.w	r3, r3, #16
    9116:	e7e6      	b.n	90e6 <encode_uint+0x5a>

00009118 <outs>:
{
    9118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    911c:	4607      	mov	r7, r0
    911e:	4688      	mov	r8, r1
    9120:	4615      	mov	r5, r2
    9122:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    9124:	4614      	mov	r4, r2
    9126:	42b4      	cmp	r4, r6
    9128:	d305      	bcc.n	9136 <outs+0x1e>
    912a:	b10e      	cbz	r6, 9130 <outs+0x18>
	return (int)count;
    912c:	1b60      	subs	r0, r4, r5
    912e:	e008      	b.n	9142 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    9130:	7823      	ldrb	r3, [r4, #0]
    9132:	2b00      	cmp	r3, #0
    9134:	d0fa      	beq.n	912c <outs+0x14>
		int rc = out((int)*sp++, ctx);
    9136:	f814 0b01 	ldrb.w	r0, [r4], #1
    913a:	4641      	mov	r1, r8
    913c:	47b8      	blx	r7
		if (rc < 0) {
    913e:	2800      	cmp	r0, #0
    9140:	daf1      	bge.n	9126 <outs+0xe>
}
    9142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009146 <ring_buf_put_claim>:

#include <zephyr/sys/ring_buffer.h>
#include <string.h>

uint32_t ring_buf_put_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
    9146:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t free_space, wrap_size;
	int32_t base;

	base = buf->put_base;
    9148:	68c6      	ldr	r6, [r0, #12]
	wrap_size = buf->put_head - base;
    914a:	6845      	ldr	r5, [r0, #4]
	if (unlikely(wrap_size >= buf->size)) {
    914c:	69c3      	ldr	r3, [r0, #28]
	wrap_size = buf->put_head - base;
    914e:	1baf      	subs	r7, r5, r6
{
    9150:	4604      	mov	r4, r0
    9152:	6940      	ldr	r0, [r0, #20]
	if (unlikely(wrap_size >= buf->size)) {
    9154:	42bb      	cmp	r3, r7
		/* put_base is not yet adjusted */
		wrap_size -= buf->size;
    9156:	bf98      	it	ls
    9158:	1aff      	subls	r7, r7, r3
    915a:	eba5 0000 	sub.w	r0, r5, r0
{
    915e:	4694      	mov	ip, r2
		base += buf->size;
    9160:	bf98      	it	ls
    9162:	18f6      	addls	r6, r6, r3
    9164:	1a1a      	subs	r2, r3, r0
	}
	wrap_size = buf->size - wrap_size;
    9166:	1bd8      	subs	r0, r3, r7

	free_space = ring_buf_space_get(buf);
	size = MIN(size, free_space);
	size = MIN(size, wrap_size);

	*data = &buf->buffer[buf->put_head - base];
    9168:	6823      	ldr	r3, [r4, #0]
    916a:	1bad      	subs	r5, r5, r6
	size = MIN(size, free_space);
    916c:	4562      	cmp	r2, ip
	*data = &buf->buffer[buf->put_head - base];
    916e:	442b      	add	r3, r5
	size = MIN(size, free_space);
    9170:	bf28      	it	cs
    9172:	4662      	movcs	r2, ip
	*data = &buf->buffer[buf->put_head - base];
    9174:	600b      	str	r3, [r1, #0]
	buf->put_head += size;
    9176:	6863      	ldr	r3, [r4, #4]
	size = MIN(size, wrap_size);
    9178:	4290      	cmp	r0, r2
    917a:	bf28      	it	cs
    917c:	4610      	movcs	r0, r2
	buf->put_head += size;
    917e:	4403      	add	r3, r0
    9180:	6063      	str	r3, [r4, #4]

	return size;
}
    9182:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009184 <ring_buf_put_finish>:

int ring_buf_put_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->put_head - buf->put_tail;
    9184:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
    9188:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
    918a:	428a      	cmp	r2, r1
    918c:	d30c      	bcc.n	91a8 <ring_buf_put_finish+0x24>
		return -EINVAL;
	}

	buf->put_tail += size;
    918e:	4419      	add	r1, r3
	buf->put_head = buf->put_tail;

	wrap_size = buf->put_tail - buf->put_base;
    9190:	68c3      	ldr	r3, [r0, #12]
	if (unlikely(wrap_size >= buf->size)) {
    9192:	69c2      	ldr	r2, [r0, #28]
	buf->put_head = buf->put_tail;
    9194:	e9c0 1101 	strd	r1, r1, [r0, #4]
	wrap_size = buf->put_tail - buf->put_base;
    9198:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
    919a:	428a      	cmp	r2, r1
    919c:	d901      	bls.n	91a2 <ring_buf_put_finish+0x1e>
		/* we wrapped: adjust put_base */
		buf->put_base += buf->size;
	}

	return 0;
    919e:	2000      	movs	r0, #0
    91a0:	4770      	bx	lr
		buf->put_base += buf->size;
    91a2:	4413      	add	r3, r2
    91a4:	60c3      	str	r3, [r0, #12]
    91a6:	e7fa      	b.n	919e <ring_buf_put_finish+0x1a>
		return -EINVAL;
    91a8:	f06f 0015 	mvn.w	r0, #21
}
    91ac:	4770      	bx	lr

000091ae <ring_buf_put>:

uint32_t ring_buf_put(struct ring_buf *buf, const uint8_t *data, uint32_t size)
{
    91ae:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    91b2:	4680      	mov	r8, r0
    91b4:	460e      	mov	r6, r1
    91b6:	4615      	mov	r5, r2
	uint8_t *dst;
	uint32_t partial_size;
	uint32_t total_size = 0U;
    91b8:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_put_claim(buf, &dst, size);
    91ba:	462a      	mov	r2, r5
    91bc:	a901      	add	r1, sp, #4
    91be:	4640      	mov	r0, r8
    91c0:	f7ff ffc1 	bl	9146 <ring_buf_put_claim>
		memcpy(dst, data, partial_size);
    91c4:	4631      	mov	r1, r6
		partial_size = ring_buf_put_claim(buf, &dst, size);
    91c6:	4604      	mov	r4, r0
		memcpy(dst, data, partial_size);
    91c8:	4602      	mov	r2, r0
    91ca:	9801      	ldr	r0, [sp, #4]
    91cc:	f000 f9ef 	bl	95ae <memcpy>
		total_size += partial_size;
		size -= partial_size;
		data += partial_size;
	} while (size && partial_size);
    91d0:	1b2d      	subs	r5, r5, r4
		total_size += partial_size;
    91d2:	4427      	add	r7, r4
		data += partial_size;
    91d4:	4426      	add	r6, r4
	} while (size && partial_size);
    91d6:	d001      	beq.n	91dc <ring_buf_put+0x2e>
    91d8:	2c00      	cmp	r4, #0
    91da:	d1ee      	bne.n	91ba <ring_buf_put+0xc>

	err = ring_buf_put_finish(buf, total_size);
    91dc:	4639      	mov	r1, r7
    91de:	4640      	mov	r0, r8
    91e0:	f7ff ffd0 	bl	9184 <ring_buf_put_finish>
	__ASSERT_NO_MSG(err == 0);
	ARG_UNUSED(err);

	return total_size;
}
    91e4:	4638      	mov	r0, r7
    91e6:	b002      	add	sp, #8
    91e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000091ec <ring_buf_get_claim>:

uint32_t ring_buf_get_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
    91ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    91ee:	4604      	mov	r4, r0
	uint32_t available_size, wrap_size;
	int32_t base;

	base = buf->get_base;
    91f0:	6986      	ldr	r6, [r0, #24]
	wrap_size = buf->get_head - base;
    91f2:	6905      	ldr	r5, [r0, #16]
	if (unlikely(wrap_size >= buf->size)) {
    91f4:	69c0      	ldr	r0, [r0, #28]
 *
 * @return Ring buffer space used (in bytes).
 */
static inline uint32_t ring_buf_size_get(struct ring_buf *buf)
{
	return buf->put_tail - buf->get_head;
    91f6:	68a3      	ldr	r3, [r4, #8]
	wrap_size = buf->get_head - base;
    91f8:	1baf      	subs	r7, r5, r6
	if (unlikely(wrap_size >= buf->size)) {
    91fa:	42b8      	cmp	r0, r7
{
    91fc:	4694      	mov	ip, r2
		/* get_base is not yet adjusted */
		wrap_size -= buf->size;
		base += buf->size;
    91fe:	bf98      	it	ls
    9200:	1836      	addls	r6, r6, r0
    9202:	eba3 0205 	sub.w	r2, r3, r5

	available_size = ring_buf_size_get(buf);
	size = MIN(size, available_size);
	size = MIN(size, wrap_size);

	*data = &buf->buffer[buf->get_head - base];
    9206:	6823      	ldr	r3, [r4, #0]
    9208:	eba5 0506 	sub.w	r5, r5, r6
		wrap_size -= buf->size;
    920c:	bf98      	it	ls
    920e:	1a3f      	subls	r7, r7, r0
	*data = &buf->buffer[buf->get_head - base];
    9210:	442b      	add	r3, r5
	size = MIN(size, available_size);
    9212:	4562      	cmp	r2, ip
	wrap_size = buf->size - wrap_size;
    9214:	eba0 0007 	sub.w	r0, r0, r7
	size = MIN(size, available_size);
    9218:	bf28      	it	cs
    921a:	4662      	movcs	r2, ip
	*data = &buf->buffer[buf->get_head - base];
    921c:	600b      	str	r3, [r1, #0]
	buf->get_head += size;
    921e:	6923      	ldr	r3, [r4, #16]
	size = MIN(size, wrap_size);
    9220:	4290      	cmp	r0, r2
    9222:	bf28      	it	cs
    9224:	4610      	movcs	r0, r2
	buf->get_head += size;
    9226:	4403      	add	r3, r0
    9228:	6123      	str	r3, [r4, #16]

	return size;
}
    922a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000922c <ring_buf_get_finish>:

int ring_buf_get_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->get_head - buf->get_tail;
    922c:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
    9230:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
    9232:	428a      	cmp	r2, r1
    9234:	d30c      	bcc.n	9250 <ring_buf_get_finish+0x24>
		return -EINVAL;
	}

	buf->get_tail += size;
    9236:	4419      	add	r1, r3
	buf->get_head = buf->get_tail;

	wrap_size = buf->get_tail - buf->get_base;
	if (unlikely(wrap_size >= buf->size)) {
    9238:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
	buf->get_head = buf->get_tail;
    923c:	e9c0 1104 	strd	r1, r1, [r0, #16]
	wrap_size = buf->get_tail - buf->get_base;
    9240:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
    9242:	428a      	cmp	r2, r1
    9244:	d901      	bls.n	924a <ring_buf_get_finish+0x1e>
		/* we wrapped: adjust get_base */
		buf->get_base += buf->size;
	}

	return 0;
    9246:	2000      	movs	r0, #0
    9248:	4770      	bx	lr
		buf->get_base += buf->size;
    924a:	4413      	add	r3, r2
    924c:	6183      	str	r3, [r0, #24]
    924e:	e7fa      	b.n	9246 <ring_buf_get_finish+0x1a>
		return -EINVAL;
    9250:	f06f 0015 	mvn.w	r0, #21
}
    9254:	4770      	bx	lr

00009256 <ring_buf_get>:

uint32_t ring_buf_get(struct ring_buf *buf, uint8_t *data, uint32_t size)
{
    9256:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    925a:	4680      	mov	r8, r0
    925c:	460d      	mov	r5, r1
    925e:	4616      	mov	r6, r2
	uint8_t *src;
	uint32_t partial_size;
	uint32_t total_size = 0U;
    9260:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_get_claim(buf, &src, size);
    9262:	4632      	mov	r2, r6
    9264:	a901      	add	r1, sp, #4
    9266:	4640      	mov	r0, r8
    9268:	f7ff ffc0 	bl	91ec <ring_buf_get_claim>
    926c:	4604      	mov	r4, r0
		if (data) {
    926e:	b12d      	cbz	r5, 927c <ring_buf_get+0x26>
			memcpy(data, src, partial_size);
    9270:	4602      	mov	r2, r0
    9272:	9901      	ldr	r1, [sp, #4]
    9274:	4628      	mov	r0, r5
    9276:	f000 f99a 	bl	95ae <memcpy>
			data += partial_size;
    927a:	4425      	add	r5, r4
		}
		total_size += partial_size;
		size -= partial_size;
	} while (size && partial_size);
    927c:	1b36      	subs	r6, r6, r4
		total_size += partial_size;
    927e:	4427      	add	r7, r4
	} while (size && partial_size);
    9280:	d001      	beq.n	9286 <ring_buf_get+0x30>
    9282:	2c00      	cmp	r4, #0
    9284:	d1ed      	bne.n	9262 <ring_buf_get+0xc>

	err = ring_buf_get_finish(buf, total_size);
    9286:	4639      	mov	r1, r7
    9288:	4640      	mov	r0, r8
    928a:	f7ff ffcf 	bl	922c <ring_buf_get_finish>
	__ASSERT_NO_MSG(err == 0);
	ARG_UNUSED(err);

	return total_size;
}
    928e:	4638      	mov	r0, r7
    9290:	b002      	add	sp, #8
    9292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009296 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    9296:	4770      	bx	lr

00009298 <get_ep_bm_from_addr>:
	if (ep_idx > 15) {
    9298:	f010 0f70 	tst.w	r0, #112	; 0x70
    929c:	d108      	bne.n	92b0 <get_ep_bm_from_addr+0x18>
	ep_idx = ep & (~USB_EP_DIR_IN);
    929e:	f000 037f 	and.w	r3, r0, #127	; 0x7f
	if (ep & USB_EP_DIR_IN) {
    92a2:	f010 0f80 	tst.w	r0, #128	; 0x80
		ep_bm = BIT(ep_idx + 16);
    92a6:	bf18      	it	ne
    92a8:	3310      	addne	r3, #16
    92aa:	2001      	movs	r0, #1
		ep_bm = BIT(ep_idx);
    92ac:	4098      	lsls	r0, r3
    92ae:	4770      	bx	lr
	uint32_t ep_bm = 0;
    92b0:	2000      	movs	r0, #0
}
    92b2:	4770      	bx	lr

000092b4 <usb_write>:
{
    92b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    92b8:	4606      	mov	r6, r0
    92ba:	460f      	mov	r7, r1
    92bc:	4690      	mov	r8, r2
    92be:	4699      	mov	r9, r3
    92c0:	2504      	movs	r5, #4
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    92c2:	464b      	mov	r3, r9
    92c4:	4642      	mov	r2, r8
    92c6:	4639      	mov	r1, r7
    92c8:	4630      	mov	r0, r6
    92ca:	f7fb f8d7 	bl	447c <usb_dc_ep_write>
		if (ret == -EAGAIN) {
    92ce:	f110 0f0b 	cmn.w	r0, #11
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    92d2:	4604      	mov	r4, r0
		if (ret == -EAGAIN) {
    92d4:	d103      	bne.n	92de <usb_write+0x2a>
	z_impl_k_yield();
    92d6:	f7ff f8eb 	bl	84b0 <z_impl_k_yield>
	} while (ret == -EAGAIN && tries--);
    92da:	3d01      	subs	r5, #1
    92dc:	d1f1      	bne.n	92c2 <usb_write+0xe>
}
    92de:	4620      	mov	r0, r4
    92e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000092e4 <usb_get_dev_data_by_cfg>:
	return list->head;
    92e4:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_cfg(sys_slist_t *list,
					     struct usb_cfg_data *cfg)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    92e6:	b140      	cbz	r0, 92fa <usb_get_dev_data_by_cfg+0x16>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg_cur = dev->config;
    92e8:	f850 3c04 	ldr.w	r3, [r0, #-4]

		if (cfg_cur == cfg) {
    92ec:	685b      	ldr	r3, [r3, #4]
    92ee:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    92f0:	f1a0 0004 	sub.w	r0, r0, #4
		if (cfg_cur == cfg) {
    92f4:	d001      	beq.n	92fa <usb_get_dev_data_by_cfg+0x16>
	return node->next;
    92f6:	6840      	ldr	r0, [r0, #4]
    92f8:	e7f5      	b.n	92e6 <usb_get_dev_data_by_cfg+0x2>
	}

	LOG_DBG("Device data not found for cfg %p", cfg);

	return NULL;
}
    92fa:	4770      	bx	lr

000092fc <usb_get_dev_data_by_iface>:
	return list->head;
    92fc:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_iface(sys_slist_t *list,
					       uint8_t iface_num)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    92fe:	b150      	cbz	r0, 9316 <usb_get_dev_data_by_iface+0x1a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    9300:	f850 3c04 	ldr.w	r3, [r0, #-4]
		const struct usb_if_descriptor *if_desc =
    9304:	685b      	ldr	r3, [r3, #4]
						cfg->interface_descriptor;

		if (if_desc->bInterfaceNumber == iface_num) {
    9306:	685b      	ldr	r3, [r3, #4]
    9308:	789b      	ldrb	r3, [r3, #2]
    930a:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    930c:	f1a0 0004 	sub.w	r0, r0, #4
		if (if_desc->bInterfaceNumber == iface_num) {
    9310:	d001      	beq.n	9316 <usb_get_dev_data_by_iface+0x1a>
	return node->next;
    9312:	6840      	ldr	r0, [r0, #4]
    9314:	e7f3      	b.n	92fe <usb_get_dev_data_by_iface+0x2>
	}

	LOG_DBG("Device data not found for iface number %u", iface_num);

	return NULL;
}
    9316:	4770      	bx	lr

00009318 <usb_get_dev_data_by_ep>:

struct usb_dev_data *usb_get_dev_data_by_ep(sys_slist_t *list, uint8_t ep)
{
    9318:	b530      	push	{r4, r5, lr}
	return list->head;
    931a:	6800      	ldr	r0, [r0, #0]
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    931c:	b188      	cbz	r0, 9342 <usb_get_dev_data_by_ep+0x2a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    931e:	f850 3c04 	ldr.w	r3, [r0, #-4]
    9322:	685b      	ldr	r3, [r3, #4]
		const struct usb_ep_cfg_data *ep_data = cfg->endpoint;
    9324:	6a1a      	ldr	r2, [r3, #32]

		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    9326:	7f1d      	ldrb	r5, [r3, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    9328:	3804      	subs	r0, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    932a:	2300      	movs	r3, #0
			if (ep_data[i].ep_addr == ep) {
    932c:	3a04      	subs	r2, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    932e:	b2dc      	uxtb	r4, r3
    9330:	42a5      	cmp	r5, r4
    9332:	d801      	bhi.n	9338 <usb_get_dev_data_by_ep+0x20>
	return node->next;
    9334:	6840      	ldr	r0, [r0, #4]
    9336:	e7f1      	b.n	931c <usb_get_dev_data_by_ep+0x4>
			if (ep_data[i].ep_addr == ep) {
    9338:	3301      	adds	r3, #1
    933a:	f812 4033 	ldrb.w	r4, [r2, r3, lsl #3]
    933e:	428c      	cmp	r4, r1
    9340:	d1f5      	bne.n	932e <usb_get_dev_data_by_ep+0x16>
	}

	LOG_DBG("Device data not found for ep %u", ep);

	return NULL;
}
    9342:	bd30      	pop	{r4, r5, pc}

00009344 <usb_transfer_is_busy>:
{
    9344:	b508      	push	{r3, lr}
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
    9346:	f7f9 fce7 	bl	2d18 <usb_ep_get_transfer>
	if (trans && trans->status == -EBUSY) {
    934a:	b128      	cbz	r0, 9358 <usb_transfer_is_busy+0x14>
    934c:	6840      	ldr	r0, [r0, #4]
    934e:	f110 0f10 	cmn.w	r0, #16
    9352:	bf14      	ite	ne
    9354:	2000      	movne	r0, #0
    9356:	2001      	moveq	r0, #1
}
    9358:	bd08      	pop	{r3, pc}

0000935a <cdc_interface_config>:
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
    935a:	1c4b      	adds	r3, r1, #1
    935c:	b2db      	uxtb	r3, r3
	desc->if0.bInterfaceNumber = bInterfaceNumber;
    935e:	7081      	strb	r1, [r0, #2]
	desc->if0_union.bControlInterface = bInterfaceNumber;
    9360:	7681      	strb	r1, [r0, #26]
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
    9362:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	desc->if0_union.bSubordinateInterface0 = bInterfaceNumber + 1;
    9366:	76c3      	strb	r3, [r0, #27]
	desc->iad_cdc.bFirstInterface = bInterfaceNumber;
    9368:	f800 1c06 	strb.w	r1, [r0, #-6]
}
    936c:	4770      	bx	lr

0000936e <cdc_acm_irq_callback_work_handler>:
	dev_data->cb(dev_data->common.dev, dev_data->cb_data);
    936e:	e950 3102 	ldrd	r3, r1, [r0, #-8]
    9372:	f8d0 009c 	ldr.w	r0, [r0, #156]	; 0x9c
    9376:	4718      	bx	r3

00009378 <cdc_acm_irq_tx_disable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9378:	6903      	ldr	r3, [r0, #16]
	dev_data->tx_irq_ena = false;
    937a:	2200      	movs	r2, #0
    937c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
    9380:	4770      	bx	lr

00009382 <cdc_acm_irq_tx_ready>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9382:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_irq_ena && dev_data->tx_ready) {
    9384:	f893 004a 	ldrb.w	r0, [r3, #74]	; 0x4a
    9388:	b108      	cbz	r0, 938e <cdc_acm_irq_tx_ready+0xc>
    938a:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
}
    938e:	4770      	bx	lr

00009390 <cdc_acm_irq_rx_disable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9390:	6903      	ldr	r3, [r0, #16]
	dev_data->rx_irq_ena = false;
    9392:	2200      	movs	r2, #0
    9394:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
}
    9398:	4770      	bx	lr

0000939a <cdc_acm_irq_rx_ready>:
	if (dev_data->rx_ready) {
    939a:	6903      	ldr	r3, [r0, #16]
}
    939c:	f893 0049 	ldrb.w	r0, [r3, #73]	; 0x49
    93a0:	4770      	bx	lr

000093a2 <cdc_acm_irq_is_pending>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    93a2:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_ready && dev_data->tx_irq_ena) {
    93a4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
    93a8:	b112      	cbz	r2, 93b0 <cdc_acm_irq_is_pending+0xe>
    93aa:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
    93ae:	b92a      	cbnz	r2, 93bc <cdc_acm_irq_is_pending+0x1a>
	} else if (dev_data->rx_ready && dev_data->rx_irq_ena) {
    93b0:	f893 0049 	ldrb.w	r0, [r3, #73]	; 0x49
    93b4:	b118      	cbz	r0, 93be <cdc_acm_irq_is_pending+0x1c>
    93b6:	f893 004b 	ldrb.w	r0, [r3, #75]	; 0x4b
    93ba:	4770      	bx	lr
		return 1;
    93bc:	2001      	movs	r0, #1
}
    93be:	4770      	bx	lr

000093c0 <cdc_acm_irq_update>:
}
    93c0:	2001      	movs	r0, #1
    93c2:	4770      	bx	lr

000093c4 <cdc_acm_irq_callback_set>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    93c4:	6903      	ldr	r3, [r0, #16]
	dev_data->cb_data = cb_data;
    93c6:	e9c3 1200 	strd	r1, r2, [r3]
}
    93ca:	4770      	bx	lr

000093cc <cdc_acm_line_ctrl_get>:
	switch (ctrl) {
    93cc:	2902      	cmp	r1, #2
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    93ce:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
    93d0:	d008      	beq.n	93e4 <cdc_acm_line_ctrl_get+0x18>
    93d2:	2904      	cmp	r1, #4
    93d4:	d00b      	beq.n	93ee <cdc_acm_line_ctrl_get+0x22>
    93d6:	2901      	cmp	r1, #1
    93d8:	d10e      	bne.n	93f8 <cdc_acm_line_ctrl_get+0x2c>
		*val = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
    93da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
		*val = (dev_data->line_state &
    93de:	6013      	str	r3, [r2, #0]
		return 0;
    93e0:	2000      	movs	r0, #0
    93e2:	4770      	bx	lr
			SET_CONTROL_LINE_STATE_RTS) ? 1 : 0;
    93e4:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
    93e8:	f3c3 0340 	ubfx	r3, r3, #1, #1
		return 0;
    93ec:	e7f7      	b.n	93de <cdc_acm_line_ctrl_get+0x12>
			SET_CONTROL_LINE_STATE_DTR) ? 1 : 0;
    93ee:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
    93f2:	f003 0301 	and.w	r3, r3, #1
		return 0;
    93f6:	e7f2      	b.n	93de <cdc_acm_line_ctrl_get+0x12>
	switch (ctrl) {
    93f8:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    93fc:	4770      	bx	lr

000093fe <cdc_acm_configure>:
}
    93fe:	2000      	movs	r0, #0
    9400:	4770      	bx	lr

00009402 <cdc_acm_config_get>:
{
    9402:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9404:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
    9406:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    940a:	600a      	str	r2, [r1, #0]
	switch (dev_data->line_coding.bCharFormat) {
    940c:	f893 2098 	ldrb.w	r2, [r3, #152]	; 0x98
    9410:	b16a      	cbz	r2, 942e <cdc_acm_config_get+0x2c>
    9412:	2a01      	cmp	r2, #1
    9414:	bf0c      	ite	eq
    9416:	2202      	moveq	r2, #2
    9418:	2203      	movne	r2, #3
		cfg->stop_bits = UART_CFG_STOP_BITS_1;
    941a:	714a      	strb	r2, [r1, #5]
	switch (dev_data->line_coding.bParityType) {
    941c:	f893 2099 	ldrb.w	r2, [r3, #153]	; 0x99
    9420:	1e50      	subs	r0, r2, #1
    9422:	2803      	cmp	r0, #3
    9424:	d805      	bhi.n	9432 <cdc_acm_config_get+0x30>
    9426:	e8df f000 	tbb	[pc, r0]
    942a:	0505      	.short	0x0505
    942c:	0505      	.short	0x0505
	switch (dev_data->line_coding.bCharFormat) {
    942e:	2201      	movs	r2, #1
    9430:	e7f3      	b.n	941a <cdc_acm_config_get+0x18>
	switch (dev_data->line_coding.bParityType) {
    9432:	2200      	movs	r2, #0
		cfg->parity = UART_CFG_PARITY_NONE;
    9434:	710a      	strb	r2, [r1, #4]
	switch (dev_data->line_coding.bDataBits) {
    9436:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
    943a:	2b06      	cmp	r3, #6
    943c:	d009      	beq.n	9452 <cdc_acm_config_get+0x50>
    943e:	2b07      	cmp	r3, #7
    9440:	d009      	beq.n	9456 <cdc_acm_config_get+0x54>
    9442:	2b05      	cmp	r3, #5
    9444:	bf0c      	ite	eq
    9446:	2300      	moveq	r3, #0
    9448:	2303      	movne	r3, #3
	cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
    944a:	2000      	movs	r0, #0
		cfg->data_bits = UART_CFG_DATA_BITS_5;
    944c:	718b      	strb	r3, [r1, #6]
	cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
    944e:	71c8      	strb	r0, [r1, #7]
}
    9450:	bd10      	pop	{r4, pc}
	switch (dev_data->line_coding.bDataBits) {
    9452:	2301      	movs	r3, #1
    9454:	e7f9      	b.n	944a <cdc_acm_config_get+0x48>
    9456:	2302      	movs	r3, #2
    9458:	e7f7      	b.n	944a <cdc_acm_config_get+0x48>

0000945a <cdc_acm_line_ctrl_set>:
{
    945a:	b508      	push	{r3, lr}
	switch (ctrl) {
    945c:	2940      	cmp	r1, #64	; 0x40
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    945e:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
    9460:	d03f      	beq.n	94e2 <cdc_acm_line_ctrl_set+0x88>
    9462:	d813      	bhi.n	948c <cdc_acm_line_ctrl_set+0x32>
    9464:	2910      	cmp	r1, #16
    9466:	d032      	beq.n	94ce <cdc_acm_line_ctrl_set+0x74>
    9468:	d806      	bhi.n	9478 <cdc_acm_line_ctrl_set+0x1e>
    946a:	2901      	cmp	r1, #1
    946c:	d01e      	beq.n	94ac <cdc_acm_line_ctrl_set+0x52>
    946e:	2908      	cmp	r1, #8
    9470:	d020      	beq.n	94b4 <cdc_acm_line_ctrl_set+0x5a>
    9472:	f06f 0012 	mvn.w	r0, #18
}
    9476:	bd08      	pop	{r3, pc}
	switch (ctrl) {
    9478:	2920      	cmp	r1, #32
    947a:	d1fa      	bne.n	9472 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_BREAK;
    947c:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    9480:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
		if (val) {
    9484:	b352      	cbz	r2, 94dc <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_BREAK;
    9486:	f041 0104 	orr.w	r1, r1, #4
    948a:	e027      	b.n	94dc <cdc_acm_line_ctrl_set+0x82>
	switch (ctrl) {
    948c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    9490:	d030      	beq.n	94f4 <cdc_acm_line_ctrl_set+0x9a>
    9492:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    9496:	d036      	beq.n	9506 <cdc_acm_line_ctrl_set+0xac>
    9498:	2980      	cmp	r1, #128	; 0x80
    949a:	d1ea      	bne.n	9472 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_FRAMING;
    949c:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    94a0:	f001 01ef 	and.w	r1, r1, #239	; 0xef
		if (val) {
    94a4:	b1d2      	cbz	r2, 94dc <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_FRAMING;
    94a6:	f041 0110 	orr.w	r1, r1, #16
    94aa:	e017      	b.n	94dc <cdc_acm_line_ctrl_set+0x82>
	dev_data->line_coding.dwDTERate = sys_cpu_to_le32(baudrate);
    94ac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		return 0;
    94b0:	2000      	movs	r0, #0
    94b2:	e7e0      	b.n	9476 <cdc_acm_line_ctrl_set+0x1c>
		dev_data->serial_state &= ~SERIAL_STATE_RX_CARRIER;
    94b4:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    94b8:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
		if (val) {
    94bc:	b10a      	cbz	r2, 94c2 <cdc_acm_line_ctrl_set+0x68>
			dev_data->serial_state |= SERIAL_STATE_RX_CARRIER;
    94be:	f041 0101 	orr.w	r1, r1, #1
		dev_data->serial_state &= ~SERIAL_STATE_RX_CARRIER;
    94c2:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
		cdc_acm_send_notification(dev, SERIAL_STATE_RX_CARRIER);
    94c6:	2101      	movs	r1, #1
    94c8:	f7f9 fef4 	bl	32b4 <cdc_acm_send_notification.isra.0>
		return 0;
    94cc:	e7f0      	b.n	94b0 <cdc_acm_line_ctrl_set+0x56>
		dev_data->serial_state &= ~SERIAL_STATE_TX_CARRIER;
    94ce:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    94d2:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
		if (val) {
    94d6:	b10a      	cbz	r2, 94dc <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_TX_CARRIER;
    94d8:	f041 0102 	orr.w	r1, r1, #2
		dev_data->serial_state &= ~SERIAL_STATE_OVER_RUN;
    94dc:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
		cdc_acm_send_notification(dev, dev_data->serial_state);
    94e0:	e7f2      	b.n	94c8 <cdc_acm_line_ctrl_set+0x6e>
		dev_data->serial_state &= ~SERIAL_STATE_RING_SIGNAL;
    94e2:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    94e6:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
		if (val) {
    94ea:	2a00      	cmp	r2, #0
    94ec:	d0f6      	beq.n	94dc <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_RING_SIGNAL;
    94ee:	f041 0108 	orr.w	r1, r1, #8
    94f2:	e7f3      	b.n	94dc <cdc_acm_line_ctrl_set+0x82>
		dev_data->serial_state &= ~SERIAL_STATE_PARITY;
    94f4:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    94f8:	f001 01df 	and.w	r1, r1, #223	; 0xdf
		if (val) {
    94fc:	2a00      	cmp	r2, #0
    94fe:	d0ed      	beq.n	94dc <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_PARITY;
    9500:	f041 0120 	orr.w	r1, r1, #32
    9504:	e7ea      	b.n	94dc <cdc_acm_line_ctrl_set+0x82>
		dev_data->serial_state &= ~SERIAL_STATE_OVER_RUN;
    9506:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    950a:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
		if (val) {
    950e:	2a00      	cmp	r2, #0
    9510:	d0e4      	beq.n	94dc <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_OVER_RUN;
    9512:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    9516:	e7e1      	b.n	94dc <cdc_acm_line_ctrl_set+0x82>

00009518 <cdc_acm_fifo_read>:
{
    9518:	b570      	push	{r4, r5, r6, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    951a:	6904      	ldr	r4, [r0, #16]
{
    951c:	4605      	mov	r5, r0
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
    951e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    9522:	f7ff fe98 	bl	9256 <ring_buf_get>
	if (ring_buf_is_empty(dev_data->rx_ringbuf)) {
    9526:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
    952a:	689a      	ldr	r2, [r3, #8]
    952c:	6919      	ldr	r1, [r3, #16]
    952e:	4291      	cmp	r1, r2
		dev_data->rx_ready = false;
    9530:	bf04      	itt	eq
    9532:	2200      	moveq	r2, #0
    9534:	f884 2049 	strbeq.w	r2, [r4, #73]	; 0x49
	if (dev_data->rx_paused == true) {
    9538:	f894 20a0 	ldrb.w	r2, [r4, #160]	; 0xa0
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
    953c:	4606      	mov	r6, r0
	if (dev_data->rx_paused == true) {
    953e:	b19a      	cbz	r2, 9568 <cdc_acm_fifo_read+0x50>
	return buf->size - (buf->put_head - buf->get_tail);
    9540:	685a      	ldr	r2, [r3, #4]
    9542:	6959      	ldr	r1, [r3, #20]
    9544:	69db      	ldr	r3, [r3, #28]
    9546:	1a52      	subs	r2, r2, r1
    9548:	1a9b      	subs	r3, r3, r2
		if (ring_buf_space_get(dev_data->rx_ringbuf) >= CDC_ACM_BUFFER_SIZE) {
    954a:	2b3f      	cmp	r3, #63	; 0x3f
    954c:	d90c      	bls.n	9568 <cdc_acm_fifo_read+0x50>
			if (dev_data->configured) {
    954e:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
    9552:	b133      	cbz	r3, 9562 <cdc_acm_fifo_read+0x4a>
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0, dev_data);
    9554:	686b      	ldr	r3, [r5, #4]
    9556:	6a1b      	ldr	r3, [r3, #32]
    9558:	4622      	mov	r2, r4
    955a:	7b18      	ldrb	r0, [r3, #12]
    955c:	2100      	movs	r1, #0
    955e:	f7f9 fecb 	bl	32f8 <cdc_acm_read_cb>
			dev_data->rx_paused = false;
    9562:	2300      	movs	r3, #0
    9564:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
}
    9568:	4630      	mov	r0, r6
    956a:	bd70      	pop	{r4, r5, r6, pc}

0000956c <cdc_acm_poll_in>:
{
    956c:	b508      	push	{r3, lr}
	int ret = cdc_acm_fifo_read(dev, c, 1);
    956e:	2201      	movs	r2, #1
    9570:	f7ff ffd2 	bl	9518 <cdc_acm_fifo_read>
}
    9574:	3801      	subs	r0, #1
    9576:	bf18      	it	ne
    9578:	f04f 30ff 	movne.w	r0, #4294967295
    957c:	bd08      	pop	{r3, pc}

0000957e <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    957e:	f000 bc1a 	b.w	9db6 <z_fatal_error>

00009582 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    9582:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    9584:	6800      	ldr	r0, [r0, #0]
    9586:	f000 bc16 	b.w	9db6 <z_fatal_error>

0000958a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    958a:	2100      	movs	r1, #0
    958c:	2001      	movs	r0, #1
    958e:	f7ff bff6 	b.w	957e <z_arm_fatal_error>

00009592 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    9592:	b508      	push	{r3, lr}
	handler();
    9594:	f7f9 ffac 	bl	34f0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    9598:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    959c:	f7fa b88c 	b.w	36b8 <z_arm_exc_exit>

000095a0 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    95a0:	4603      	mov	r3, r0
	size_t n = 0;
    95a2:	2000      	movs	r0, #0

	while (*s != '\0') {
    95a4:	5c1a      	ldrb	r2, [r3, r0]
    95a6:	b902      	cbnz	r2, 95aa <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    95a8:	4770      	bx	lr
		n++;
    95aa:	3001      	adds	r0, #1
    95ac:	e7fa      	b.n	95a4 <strlen+0x4>

000095ae <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    95ae:	b510      	push	{r4, lr}
    95b0:	1e43      	subs	r3, r0, #1
    95b2:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    95b4:	4291      	cmp	r1, r2
    95b6:	d100      	bne.n	95ba <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    95b8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    95ba:	f811 4b01 	ldrb.w	r4, [r1], #1
    95be:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    95c2:	e7f7      	b.n	95b4 <memcpy+0x6>

000095c4 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    95c4:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    95c6:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    95c8:	4603      	mov	r3, r0
	while (n > 0) {
    95ca:	4293      	cmp	r3, r2
    95cc:	d100      	bne.n	95d0 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    95ce:	4770      	bx	lr
		*(d_byte++) = c_byte;
    95d0:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    95d4:	e7f9      	b.n	95ca <memset+0x6>

000095d6 <_stdout_hook_default>:
}
    95d6:	f04f 30ff 	mov.w	r0, #4294967295
    95da:	4770      	bx	lr

000095dc <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    95dc:	4603      	mov	r3, r0
	size_t n = 0;
    95de:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    95e0:	5c1a      	ldrb	r2, [r3, r0]
    95e2:	b10a      	cbz	r2, 95e8 <strnlen+0xc>
    95e4:	4288      	cmp	r0, r1
    95e6:	d100      	bne.n	95ea <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    95e8:	4770      	bx	lr
		n++;
    95ea:	3001      	adds	r0, #1
    95ec:	e7f8      	b.n	95e0 <strnlen+0x4>

000095ee <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    95ee:	2806      	cmp	r0, #6
    95f0:	d108      	bne.n	9604 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    95f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    95f6:	2201      	movs	r2, #1
    95f8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    95fc:	f3bf 8f4f 	dsb	sy
        __WFE();
    9600:	bf20      	wfe
    while (true)
    9602:	e7fd      	b.n	9600 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    9604:	4770      	bx	lr

00009606 <pm_state_exit_post_ops>:
    9606:	2300      	movs	r3, #0
    9608:	f383 8811 	msr	BASEPRI, r3
    960c:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    9610:	4770      	bx	lr

00009612 <ep_ctx_reset>:
{
    9612:	b510      	push	{r4, lr}
	ep_ctx->buf.data = ep_ctx->buf.block.data;
    9614:	6903      	ldr	r3, [r0, #16]
	ep_ctx->buf.curr = ep_ctx->buf.data;
    9616:	e9c0 3305 	strd	r3, r3, [r0, #20]
	ep_ctx->buf.len  = 0U;
    961a:	2300      	movs	r3, #0
    961c:	60c3      	str	r3, [r0, #12]
	if (ep_ctx->write_in_progress) {
    961e:	7f83      	ldrb	r3, [r0, #30]
{
    9620:	4604      	mov	r4, r0
	if (ep_ctx->write_in_progress) {
    9622:	b113      	cbz	r3, 962a <ep_ctx_reset+0x18>
		nrfx_usbd_ep_abort(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    9624:	7a40      	ldrb	r0, [r0, #9]
    9626:	f000 fb9f 	bl	9d68 <nrfx_usbd_ep_abort>
	ep_ctx->read_complete = true;
    962a:	2301      	movs	r3, #1
    962c:	7723      	strb	r3, [r4, #28]
	ep_ctx->read_pending = false;
    962e:	2300      	movs	r3, #0
    9630:	7763      	strb	r3, [r4, #29]
	ep_ctx->trans_zlp = false;
    9632:	77e3      	strb	r3, [r4, #31]
	ep_ctx->write_in_progress = false;
    9634:	77a3      	strb	r3, [r4, #30]
}
    9636:	bd10      	pop	{r4, pc}

00009638 <k_mutex_lock.constprop.0.isra.0>:
	return z_impl_k_mutex_lock(mutex, timeout);
    9638:	f7fe ba6c 	b.w	7b14 <z_impl_k_mutex_lock>

0000963c <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
    963c:	f7fe bae4 	b.w	7c08 <z_impl_k_mutex_unlock>

00009640 <usb_dc_ep_check_cap>:
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    9640:	7803      	ldrb	r3, [r0, #0]
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    9642:	7901      	ldrb	r1, [r0, #4]
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    9644:	f003 020f 	and.w	r2, r3, #15
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    9648:	b921      	cbnz	r1, 9654 <usb_dc_ep_check_cap+0x14>
    964a:	3a00      	subs	r2, #0
    964c:	bf18      	it	ne
    964e:	2201      	movne	r2, #1
    9650:	4250      	negs	r0, r2
    9652:	4770      	bx	lr
	if (!NRF_USBD_EP_VALIDATE(ep_cfg->ep_addr)) {
    9654:	2a08      	cmp	r2, #8
    9656:	d806      	bhi.n	9666 <usb_dc_ep_check_cap+0x26>
	if ((ep_cfg->ep_type == USB_DC_EP_ISOCHRONOUS) &&
    9658:	2901      	cmp	r1, #1
    965a:	d107      	bne.n	966c <usb_dc_ep_check_cap+0x2c>
    965c:	f083 0008 	eor.w	r0, r3, #8
    9660:	f340 00c0 	sbfx	r0, r0, #3, #1
    9664:	4770      	bx	lr
		return -1;
    9666:	f04f 30ff 	mov.w	r0, #4294967295
    966a:	4770      	bx	lr
	return 0;
    966c:	2000      	movs	r0, #0
}
    966e:	4770      	bx	lr

00009670 <usb_dc_ep_disable>:
{
    9670:	b538      	push	{r3, r4, r5, lr}
    9672:	4604      	mov	r4, r0
	ep_ctx = endpoint_ctx(ep);
    9674:	f7fa fa9c 	bl	3bb0 <endpoint_ctx>
	if (!ep_ctx) {
    9678:	4605      	mov	r5, r0
    967a:	b160      	cbz	r0, 9696 <usb_dc_ep_disable+0x26>
	if (!ep_ctx->cfg.en) {
    967c:	7a03      	ldrb	r3, [r0, #8]
    967e:	b16b      	cbz	r3, 969c <usb_dc_ep_disable+0x2c>
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    9680:	4620      	mov	r0, r4
	ep_ctx->write_in_progress = false;
    9682:	2400      	movs	r4, #0
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    9684:	f7fd ff24 	bl	74d0 <nrfx_usbd_ep_disable>
	ep_ctx_reset(ep_ctx);
    9688:	4628      	mov	r0, r5
	ep_ctx->write_in_progress = false;
    968a:	77ac      	strb	r4, [r5, #30]
	ep_ctx_reset(ep_ctx);
    968c:	f7ff ffc1 	bl	9612 <ep_ctx_reset>
	ep_ctx->cfg.en = false;
    9690:	722c      	strb	r4, [r5, #8]
	return 0;
    9692:	4620      	mov	r0, r4
}
    9694:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    9696:	f06f 0015 	mvn.w	r0, #21
    969a:	e7fb      	b.n	9694 <usb_dc_ep_disable+0x24>
		return -EALREADY;
    969c:	f06f 0077 	mvn.w	r0, #119	; 0x77
    96a0:	e7f8      	b.n	9694 <usb_dc_ep_disable+0x24>

000096a2 <usb_dc_ep_read>:
{
    96a2:	b570      	push	{r4, r5, r6, lr}
    96a4:	4604      	mov	r4, r0
    96a6:	460e      	mov	r6, r1
    96a8:	4615      	mov	r5, r2
	ret = usb_dc_ep_read_wait(ep, data, max_data_len, read_bytes);
    96aa:	f7fa ff63 	bl	4574 <usb_dc_ep_read_wait>
	if (ret) {
    96ae:	b930      	cbnz	r0, 96be <usb_dc_ep_read+0x1c>
	if (!data && !max_data_len) {
    96b0:	b906      	cbnz	r6, 96b4 <usb_dc_ep_read+0x12>
    96b2:	b125      	cbz	r5, 96be <usb_dc_ep_read+0x1c>
	ret = usb_dc_ep_read_continue(ep);
    96b4:	4620      	mov	r0, r4
}
    96b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ret = usb_dc_ep_read_continue(ep);
    96ba:	f7fa bfa3 	b.w	4604 <usb_dc_ep_read_continue>
}
    96be:	bd70      	pop	{r4, r5, r6, pc}

000096c0 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    96c0:	6903      	ldr	r3, [r0, #16]
    96c2:	b2c9      	uxtb	r1, r1
    96c4:	220c      	movs	r2, #12
    96c6:	fb01 3302 	mla	r3, r1, r2, r3
    96ca:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    96cc:	f000 0007 	and.w	r0, r0, #7
    96d0:	4770      	bx	lr

000096d2 <set_on_state>:
	__asm__ volatile(
    96d2:	f04f 0320 	mov.w	r3, #32
    96d6:	f3ef 8211 	mrs	r2, BASEPRI
    96da:	f383 8812 	msr	BASEPRI_MAX, r3
    96de:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    96e2:	6803      	ldr	r3, [r0, #0]
    96e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    96e8:	f043 0302 	orr.w	r3, r3, #2
    96ec:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    96ee:	f382 8811 	msr	BASEPRI, r2
    96f2:	f3bf 8f6f 	isb	sy
}
    96f6:	4770      	bx	lr

000096f8 <stop>:
{
    96f8:	b570      	push	{r4, r5, r6, lr}
    96fa:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    96fc:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    96fe:	f04f 0420 	mov.w	r4, #32
    9702:	f3ef 8511 	mrs	r5, BASEPRI
    9706:	f384 8812 	msr	BASEPRI_MAX, r4
    970a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    970e:	260c      	movs	r6, #12
    9710:	fb06 3401 	mla	r4, r6, r1, r3
    9714:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    9716:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    971a:	d008      	beq.n	972e <stop+0x36>
    971c:	42a2      	cmp	r2, r4
    971e:	d006      	beq.n	972e <stop+0x36>
	__asm__ volatile(
    9720:	f385 8811 	msr	BASEPRI, r5
    9724:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    9728:	f04f 30ff 	mov.w	r0, #4294967295
}
    972c:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    972e:	fb06 3301 	mla	r3, r6, r1, r3
    9732:	2201      	movs	r2, #1
    9734:	641a      	str	r2, [r3, #64]	; 0x40
    9736:	f385 8811 	msr	BASEPRI, r5
    973a:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    973e:	6843      	ldr	r3, [r0, #4]
    9740:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    9744:	685b      	ldr	r3, [r3, #4]
    9746:	4798      	blx	r3
	return 0;
    9748:	2000      	movs	r0, #0
    974a:	e7ef      	b.n	972c <stop+0x34>

0000974c <api_stop>:
	return stop(dev, subsys, CTX_API);
    974c:	2280      	movs	r2, #128	; 0x80
    974e:	f7ff bfd3 	b.w	96f8 <stop>

00009752 <async_start>:
{
    9752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9754:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    9756:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    9758:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    975a:	f04f 0520 	mov.w	r5, #32
    975e:	f3ef 8611 	mrs	r6, BASEPRI
    9762:	f385 8812 	msr	BASEPRI_MAX, r5
    9766:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    976a:	250c      	movs	r5, #12
    976c:	fb05 4401 	mla	r4, r5, r1, r4
    9770:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    9772:	f005 0c07 	and.w	ip, r5, #7
    9776:	f1bc 0f01 	cmp.w	ip, #1
    977a:	d10c      	bne.n	9796 <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    977c:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    977e:	f386 8811 	msr	BASEPRI, r6
    9782:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    9786:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    978a:	6843      	ldr	r3, [r0, #4]
    978c:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    9790:	4798      	blx	r3
	return 0;
    9792:	2000      	movs	r0, #0
}
    9794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    9796:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    979a:	42af      	cmp	r7, r5
    979c:	f386 8811 	msr	BASEPRI, r6
    97a0:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    97a4:	bf0c      	ite	eq
    97a6:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    97aa:	f04f 30ff 	movne.w	r0, #4294967295
    97ae:	e7f1      	b.n	9794 <async_start+0x42>

000097b0 <api_start>:
{
    97b0:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    97b2:	2480      	movs	r4, #128	; 0x80
    97b4:	9400      	str	r4, [sp, #0]
    97b6:	f7ff ffcc 	bl	9752 <async_start>
}
    97ba:	b002      	add	sp, #8
    97bc:	bd10      	pop	{r4, pc}

000097be <onoff_started_callback>:
{
    97be:	b410      	push	{r4}
	return &data->mgr[type];
    97c0:	6900      	ldr	r0, [r0, #16]
    97c2:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    97c4:	241c      	movs	r4, #28
    97c6:	fb03 0004 	mla	r0, r3, r4, r0
    97ca:	2100      	movs	r1, #0
}
    97cc:	bc10      	pop	{r4}
	notify(mgr, 0);
    97ce:	4710      	bx	r2

000097d0 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    97d0:	2000      	movs	r0, #0
    97d2:	f000 b8ff 	b.w	99d4 <nrfx_clock_start>

000097d6 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    97d6:	2000      	movs	r0, #0
    97d8:	f000 b938 	b.w	9a4c <nrfx_clock_stop>

000097dc <blocking_start_callback>:
{
    97dc:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    97de:	f7fe ba83 	b.w	7ce8 <z_impl_k_sem_give>

000097e2 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    97e2:	6843      	ldr	r3, [r0, #4]
    97e4:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    97e6:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    97ea:	600b      	str	r3, [r1, #0]
}
    97ec:	2000      	movs	r0, #0
    97ee:	4770      	bx	lr

000097f0 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    97f0:	6843      	ldr	r3, [r0, #4]
    97f2:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    97f4:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    97f8:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    97fc:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    9800:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    9804:	2000      	movs	r0, #0
    9806:	4770      	bx	lr

00009808 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9808:	6843      	ldr	r3, [r0, #4]
    980a:	685b      	ldr	r3, [r3, #4]
}
    980c:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    980e:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    9812:	4770      	bx	lr

00009814 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9814:	6843      	ldr	r3, [r0, #4]
    9816:	685b      	ldr	r3, [r3, #4]
}
    9818:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    981a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    981e:	4770      	bx	lr

00009820 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9820:	6843      	ldr	r3, [r0, #4]
    9822:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    9824:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    9828:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    982c:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    982e:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    9832:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    9836:	2000      	movs	r0, #0
    9838:	4770      	bx	lr

0000983a <gpio_nrfx_manage_callback>:
{
    983a:	b510      	push	{r4, lr}
	return port->data;
    983c:	6903      	ldr	r3, [r0, #16]
	return list->head;
    983e:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    9840:	b1f8      	cbz	r0, 9882 <gpio_nrfx_manage_callback+0x48>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9842:	4288      	cmp	r0, r1
    9844:	d119      	bne.n	987a <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    9846:	689c      	ldr	r4, [r3, #8]
	return node->next;
    9848:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    984a:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    984c:	42a1      	cmp	r1, r4
    984e:	d100      	bne.n	9852 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    9850:	6098      	str	r0, [r3, #8]
	parent->next = child;
    9852:	2000      	movs	r0, #0
    9854:	6008      	str	r0, [r1, #0]
	if (set) {
    9856:	b12a      	cbz	r2, 9864 <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    9858:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    985a:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    985c:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    985e:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    9860:	b902      	cbnz	r2, 9864 <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    9862:	6099      	str	r1, [r3, #8]
	return 0;
    9864:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    9866:	e010      	b.n	988a <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9868:	4281      	cmp	r1, r0
    986a:	d106      	bne.n	987a <gpio_nrfx_manage_callback+0x40>
	return node->next;
    986c:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    986e:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    9870:	6898      	ldr	r0, [r3, #8]
    9872:	4281      	cmp	r1, r0
    9874:	d1ed      	bne.n	9852 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    9876:	609c      	str	r4, [r3, #8]
}
    9878:	e7eb      	b.n	9852 <gpio_nrfx_manage_callback+0x18>
	return node->next;
    987a:	4604      	mov	r4, r0
    987c:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    987e:	2800      	cmp	r0, #0
    9880:	d1f2      	bne.n	9868 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    9882:	2a00      	cmp	r2, #0
    9884:	d1e8      	bne.n	9858 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    9886:	f06f 0015 	mvn.w	r0, #21
}
    988a:	bd10      	pop	{r4, pc}

0000988c <z_impl_hwinfo_get_device_id>:
struct nrf_uid {
	uint32_t id[2];
};

ssize_t z_impl_hwinfo_get_device_id(uint8_t *buffer, size_t length)
{
    988c:	b513      	push	{r0, r1, r4, lr}
NRF_STATIC_INLINE uint32_t nrf_ficr_deviceid_get(NRF_FICR_Type const * p_reg, uint32_t reg_id)
{
#if defined(FICR_INFO_DEVICEID_DEVICEID_Msk)
    return p_reg->INFO.DEVICEID[reg_id];
#else
    return p_reg->DEVICEID[reg_id];
    988e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	soc_secure_read_deviceid(deviceid);

	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);

	if (length > sizeof(dev_id.id)) {
    9892:	2908      	cmp	r1, #8
    9894:	6e13      	ldr	r3, [r2, #96]	; 0x60
    9896:	6e52      	ldr	r2, [r2, #100]	; 0x64
    9898:	bf28      	it	cs
    989a:	2108      	movcs	r1, #8
    989c:	ba12      	rev	r2, r2
	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
    989e:	9200      	str	r2, [sp, #0]
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    98a0:	ba1b      	rev	r3, r3
	if (length > sizeof(dev_id.id)) {
    98a2:	460c      	mov	r4, r1
		length = sizeof(dev_id.id);
	}

	memcpy(buffer, dev_id.id, length);
    98a4:	460a      	mov	r2, r1
    98a6:	4669      	mov	r1, sp
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    98a8:	9301      	str	r3, [sp, #4]
	memcpy(buffer, dev_id.id, length);
    98aa:	f7ff fe80 	bl	95ae <memcpy>

	return length;
}
    98ae:	4620      	mov	r0, r4
    98b0:	b002      	add	sp, #8
    98b2:	bd10      	pop	{r4, pc}

000098b4 <i2c_nrfx_twim_configure>:
	if (I2C_ADDR_10_BITS & i2c_config) {
    98b4:	07ca      	lsls	r2, r1, #31
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    98b6:	6843      	ldr	r3, [r0, #4]
	if (I2C_ADDR_10_BITS & i2c_config) {
    98b8:	d405      	bmi.n	98c6 <i2c_nrfx_twim_configure+0x12>
	switch (I2C_SPEED_GET(i2c_config)) {
    98ba:	f3c1 0142 	ubfx	r1, r1, #1, #3
    98be:	2901      	cmp	r1, #1
    98c0:	d004      	beq.n	98cc <i2c_nrfx_twim_configure+0x18>
    98c2:	2902      	cmp	r1, #2
    98c4:	d009      	beq.n	98da <i2c_nrfx_twim_configure+0x26>
    98c6:	f06f 0015 	mvn.w	r0, #21
}
    98ca:	4770      	bx	lr
		nrf_twim_frequency_set(dev_config->twim.p_twim,
    98cc:	681b      	ldr	r3, [r3, #0]
    p_reg->FREQUENCY = frequency;
    98ce:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
    98d2:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	return 0;
    98d6:	2000      	movs	r0, #0
    98d8:	4770      	bx	lr
		nrf_twim_frequency_set(dev_config->twim.p_twim,
    98da:	681b      	ldr	r3, [r3, #0]
    98dc:	f04f 62c8 	mov.w	r2, #104857600	; 0x6400000
    98e0:	e7f7      	b.n	98d2 <i2c_nrfx_twim_configure+0x1e>

000098e2 <irq_connect0>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twim_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(0);
    98e2:	2200      	movs	r2, #0
    98e4:	2101      	movs	r1, #1
    98e6:	2003      	movs	r0, #3
    98e8:	f7f9 bdea 	b.w	34c0 <z_arm_irq_priority_set>

000098ec <pinctrl_apply_state.constprop.0>:
 *
 * @retval 0 If succeeded.
 * @retval -ENOENT If given state id does not exist.
 * @retval -errno Negative errno for other failures.
 */
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
    98ec:	b513      	push	{r0, r1, r4, lr}
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    98ee:	2100      	movs	r1, #0
    98f0:	aa01      	add	r2, sp, #4
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
    98f2:	4604      	mov	r4, r0
	ret = pinctrl_lookup_state(config, id, &state);
    98f4:	f000 f80a 	bl	990c <pinctrl_lookup_state>
	if (ret < 0) {
    98f8:	2800      	cmp	r0, #0
    98fa:	db05      	blt.n	9908 <pinctrl_apply_state.constprop.0+0x1c>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    98fc:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    98fe:	6822      	ldr	r2, [r4, #0]
    9900:	7919      	ldrb	r1, [r3, #4]
    9902:	6818      	ldr	r0, [r3, #0]
    9904:	f7fb faf4 	bl	4ef0 <pinctrl_configure_pins>
}
    9908:	b002      	add	sp, #8
    990a:	bd10      	pop	{r4, pc}

0000990c <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    990c:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    990e:	6843      	ldr	r3, [r0, #4]
    9910:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    9912:	7a05      	ldrb	r5, [r0, #8]
    9914:	6844      	ldr	r4, [r0, #4]
    9916:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    991a:	42a3      	cmp	r3, r4
    991c:	d302      	bcc.n	9924 <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    991e:	f06f 0001 	mvn.w	r0, #1
}
    9922:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    9924:	795c      	ldrb	r4, [r3, #5]
    9926:	428c      	cmp	r4, r1
    9928:	d001      	beq.n	992e <pinctrl_lookup_state+0x22>
		(*state)++;
    992a:	3308      	adds	r3, #8
    992c:	e7f0      	b.n	9910 <pinctrl_lookup_state+0x4>
			return 0;
    992e:	2000      	movs	r0, #0
    9930:	e7f7      	b.n	9922 <pinctrl_lookup_state+0x16>

00009932 <as5600_get>:
	return err;
}

static int as5600_get(const struct device *dev, enum sensor_channel chan,
			struct sensor_value *val)
{
    9932:	b510      	push	{r4, lr}
	struct as5600_dev_data *dev_data = dev->data;

	if (chan == SENSOR_CHAN_ROTATION) {
    9934:	2922      	cmp	r1, #34	; 0x22
	struct as5600_dev_data *dev_data = dev->data;
    9936:	6904      	ldr	r4, [r0, #16]
	if (chan == SENSOR_CHAN_ROTATION) {
    9938:	d10c      	bne.n	9954 <as5600_get+0x22>
		val->val1 = ((int32_t)dev_data->position * AS5600_FULL_ANGLE) /
    993a:	8823      	ldrh	r3, [r4, #0]
    993c:	f44f 70b4 	mov.w	r0, #360	; 0x168
    9940:	4343      	muls	r3, r0
    9942:	131b      	asrs	r3, r3, #12
    9944:	6013      	str	r3, [r2, #0]
							AS5600_PULSES_PER_REV;

		val->val2 = ((int32_t)dev_data->position * AS5600_FULL_ANGLE) -
    9946:	8821      	ldrh	r1, [r4, #0]
    9948:	4341      	muls	r1, r0
    994a:	eba1 3303 	sub.w	r3, r1, r3, lsl #12
    994e:	6053      	str	r3, [r2, #4]
					(val->val1 * AS5600_PULSES_PER_REV);
	} else {
		return -ENOTSUP;
	}

	return 0;
    9950:	2000      	movs	r0, #0
}
    9952:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
    9954:	f06f 0085 	mvn.w	r0, #133	; 0x85
    9958:	e7fb      	b.n	9952 <as5600_get+0x20>

0000995a <as5600_initialize>:

static int as5600_initialize(const struct device *dev)
{
	struct as5600_dev_data *const dev_data = dev->data;
    995a:	6903      	ldr	r3, [r0, #16]

	dev_data->position = 0;
    995c:	2000      	movs	r0, #0
    995e:	8018      	strh	r0, [r3, #0]

	LOG_INF("Device %s initialized", dev->name);

	return 0;
}
    9960:	4770      	bx	lr

00009962 <as5600_fetch>:
{
    9962:	b530      	push	{r4, r5, lr}
    9964:	b089      	sub	sp, #36	; 0x24
	const struct as5600_dev_cfg *dev_cfg = dev->config;
    9966:	6843      	ldr	r3, [r0, #4]
	struct as5600_dev_data *dev_data = dev->data;
    9968:	6904      	ldr	r4, [r0, #16]
 */
static inline int i2c_write_read_dt(const struct i2c_dt_spec *spec,
				    const void *write_buf, size_t num_write,
				    void *read_buf, size_t num_read)
{
	return i2c_write_read(spec->bus, spec->addr,
    996a:	6818      	ldr	r0, [r3, #0]
    996c:	889b      	ldrh	r3, [r3, #4]
	uint8_t angle_reg = AS5600_ANGLE_REGISTER_H;
    996e:	210e      	movs	r1, #14
	uint8_t read_data[2] = {0, 0};
    9970:	2200      	movs	r2, #0
	uint8_t angle_reg = AS5600_ANGLE_REGISTER_H;
    9972:	f88d 1003 	strb.w	r1, [sp, #3]
	msg[0].buf = (uint8_t *)write_buf;
    9976:	f10d 0103 	add.w	r1, sp, #3
	uint8_t read_data[2] = {0, 0};
    997a:	f8ad 2004 	strh.w	r2, [sp, #4]
    997e:	9102      	str	r1, [sp, #8]
	msg[0].flags = I2C_MSG_WRITE;
    9980:	f88d 2010 	strb.w	r2, [sp, #16]
	msg[0].len = num_write;
    9984:	2101      	movs	r1, #1
	msg[1].buf = (uint8_t *)read_buf;
    9986:	aa01      	add	r2, sp, #4
	msg[0].len = num_write;
    9988:	9103      	str	r1, [sp, #12]
	msg[1].buf = (uint8_t *)read_buf;
    998a:	9205      	str	r2, [sp, #20]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    998c:	2107      	movs	r1, #7
	msg[1].len = num_read;
    998e:	2202      	movs	r2, #2
    9990:	9206      	str	r2, [sp, #24]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    9992:	f88d 101c 	strb.w	r1, [sp, #28]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    9996:	6881      	ldr	r1, [r0, #8]
    9998:	688d      	ldr	r5, [r1, #8]
    999a:	a902      	add	r1, sp, #8
    999c:	47a8      	blx	r5
	if (!err) {
    999e:	b918      	cbnz	r0, 99a8 <as5600_fetch+0x46>
		dev_data->position = ((uint16_t)read_data[0] << 8) | read_data[1];
    99a0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    99a4:	ba5b      	rev16	r3, r3
    99a6:	8023      	strh	r3, [r4, #0]
}
    99a8:	b009      	add	sp, #36	; 0x24
    99aa:	bd30      	pop	{r4, r5, pc}

000099ac <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    99ac:	4770      	bx	lr

000099ae <event_clear>:
	nrf_rtc_event_clear(RTC, NRF_RTC_CHANNEL_EVENT_ADDR(chan));
    99ae:	f100 0350 	add.w	r3, r0, #80	; 0x50
    99b2:	009b      	lsls	r3, r3, #2
    99b4:	b29b      	uxth	r3, r3
    99b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    99ba:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    99be:	2200      	movs	r2, #0
    99c0:	601a      	str	r2, [r3, #0]
    99c2:	681b      	ldr	r3, [r3, #0]
}
    99c4:	4770      	bx	lr

000099c6 <sys_clock_cycle_get_32>:
{
    99c6:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    99c8:	f7fb fbec 	bl	51a4 <z_nrf_rtc_timer_read>
}
    99cc:	bd08      	pop	{r3, pc}

000099ce <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    99ce:	4700      	bx	r0

000099d0 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    99d0:	f000 bc77 	b.w	a2c2 <z_impl_k_busy_wait>

000099d4 <nrfx_clock_start>:
{
    99d4:	b508      	push	{r3, lr}
    switch (domain)
    99d6:	b110      	cbz	r0, 99de <nrfx_clock_start+0xa>
    99d8:	2801      	cmp	r0, #1
    99da:	d02c      	beq.n	9a36 <nrfx_clock_start+0x62>
}
    99dc:	bd08      	pop	{r3, pc}
            clock_running = p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_STATE_Msk;
    99de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    99e2:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
                    (nrf_clock_lfclk_t)((p_reg->NRF_LFCLKSTAT & NRF_CLOCK_LFCLKSTAT_SRC_Msk)
    99e6:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc))
    99ea:	03c8      	lsls	r0, r1, #15
    99ec:	d517      	bpl.n	9a1e <nrfx_clock_start+0x4a>
                                        >> NRF_CLOCK_LFCLKSTAT_SRC_Pos);
    99ee:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    99f2:	2b01      	cmp	r3, #1
    99f4:	d004      	beq.n	9a00 <nrfx_clock_start+0x2c>
    99f6:	b113      	cbz	r3, 99fe <nrfx_clock_start+0x2a>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    99f8:	2000      	movs	r0, #0
    99fa:	f7fb feb9 	bl	5770 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    99fe:	2300      	movs	r3, #0
    p_reg->NRF_LFCLKSRC = (uint32_t)(source);
    9a00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    9a04:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9a08:	2300      	movs	r3, #0
    9a0a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    9a0e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    9a12:	2302      	movs	r3, #2
    9a14:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9a18:	2301      	movs	r3, #1
    9a1a:	6093      	str	r3, [r2, #8]
}
    9a1c:	e7de      	b.n	99dc <nrfx_clock_start+0x8>
            return ((p_reg->NRF_LFCLKRUN & NRF_CLOCK_LFCLKRUN_STATUS_Msk)
    9a1e:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    9a22:	07d9      	lsls	r1, r3, #31
    9a24:	d5eb      	bpl.n	99fe <nrfx_clock_start+0x2a>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    9a26:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    9a2a:	079b      	lsls	r3, r3, #30
    9a2c:	d4e4      	bmi.n	99f8 <nrfx_clock_start+0x24>
    p_reg->INTENSET = mask;
    9a2e:	2302      	movs	r3, #2
    9a30:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    9a34:	e7d2      	b.n	99dc <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9a36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9a3a:	2200      	movs	r2, #0
    9a3c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    9a40:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    9a44:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9a48:	6018      	str	r0, [r3, #0]
}
    9a4a:	e7c7      	b.n	99dc <nrfx_clock_start+0x8>

00009a4c <nrfx_clock_stop>:
    clock_stop(domain);
    9a4c:	f7fb be90 	b.w	5770 <clock_stop>

00009a50 <nrf_gpio_reconfigure>:
{
    9a50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    9a52:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9a54:	a801      	add	r0, sp, #4
{
    9a56:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    9a5a:	4616      	mov	r6, r2
    9a5c:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9a5e:	f7fb ff3f 	bl	58e0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9a62:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk                              : 0) |
    9a64:	f1b6 0c00 	subs.w	ip, r6, #0
    9a68:	bf18      	it	ne
    9a6a:	f04f 0c01 	movne.w	ip, #1
    9a6e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk                                : 0) |
    9a72:	1e0b      	subs	r3, r1, #0
    9a74:	bf18      	it	ne
    9a76:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk                               : 0) |
    9a78:	2d00      	cmp	r5, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk                                : 0) |
    9a7a:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk                               : 0) |
    9a7e:	bf14      	ite	ne
    9a80:	f04f 0c0c 	movne.w	ip, #12
    9a84:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk                              : 0) |
    9a88:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk                              : 0) |
    9a8a:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk                              : 0) |
    9a8e:	bf14      	ite	ne
    9a90:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    9a94:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk                              : 0);
    9a98:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk                               : 0) |
    9a9a:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9a9e:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk                              : 0);
    9aa2:	bf14      	ite	ne
    9aa4:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    9aa8:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk                                : 0) |
    9aac:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    9ab0:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)    |
    9ab4:	b101      	cbz	r1, 9ab8 <nrf_gpio_reconfigure+0x68>
    9ab6:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos)  |
    9ab8:	b10e      	cbz	r6, 9abe <nrf_gpio_reconfigure+0x6e>
    9aba:	7836      	ldrb	r6, [r6, #0]
    9abc:	0076      	lsls	r6, r6, #1
    9abe:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)   |
    9ac0:	b10d      	cbz	r5, 9ac6 <nrf_gpio_reconfigure+0x76>
    9ac2:	782d      	ldrb	r5, [r5, #0]
    9ac4:	00ad      	lsls	r5, r5, #2
    9ac6:	4331      	orrs	r1, r6
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos)  |
    9ac8:	b10c      	cbz	r4, 9ace <nrf_gpio_reconfigure+0x7e>
    9aca:	7824      	ldrb	r4, [r4, #0]
    9acc:	0224      	lsls	r4, r4, #8
    9ace:	4329      	orrs	r1, r5
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    9ad0:	b10f      	cbz	r7, 9ad6 <nrf_gpio_reconfigure+0x86>
    9ad2:	783f      	ldrb	r7, [r7, #0]
    9ad4:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)    |
    9ad6:	430c      	orrs	r4, r1
    9ad8:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    9ada:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    9ade:	b003      	add	sp, #12
    9ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009ae2 <nrf_gpio_cfg_sense_set>:
{
    9ae2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9ae4:	f10d 030f 	add.w	r3, sp, #15
    9ae8:	9301      	str	r3, [sp, #4]
    9aea:	2300      	movs	r3, #0
{
    9aec:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9af0:	9300      	str	r3, [sp, #0]
    9af2:	461a      	mov	r2, r3
    9af4:	4619      	mov	r1, r3
    9af6:	f7ff ffab 	bl	9a50 <nrf_gpio_reconfigure>
}
    9afa:	b005      	add	sp, #20
    9afc:	f85d fb04 	ldr.w	pc, [sp], #4

00009b00 <nrf_power_event_get_and_clear.constprop.0>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9b00:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    9b04:	681a      	ldr	r2, [r3, #0]
    9b06:	2a00      	cmp	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9b08:	bf1f      	itttt	ne
    9b0a:	2200      	movne	r2, #0
    9b0c:	601a      	strne	r2, [r3, #0]
    9b0e:	681b      	ldrne	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9b10:	2001      	movne	r0, #1
    9b12:	bf08      	it	eq
    9b14:	2000      	moveq	r0, #0
}
    9b16:	4770      	bx	lr

00009b18 <nrfx_power_usbevt_enable>:
    p_reg->INTENSET = mask;
    9b18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9b1c:	f44f 7260 	mov.w	r2, #896	; 0x380
    9b20:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    9b24:	4770      	bx	lr

00009b26 <nrfx_power_usbevt_disable>:
    p_reg->INTENCLR = mask;
    9b26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9b2a:	f44f 7260 	mov.w	r2, #896	; 0x380
    9b2e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    9b32:	4770      	bx	lr

00009b34 <nrfx_power_clock_irq_handler>:
 * a library with nrfx is created. In such case, forcing a linker to use this
 * function instead of another one defined as weak will require additional
 * actions, and might be even impossible.
 */
void nrfx_power_clock_irq_handler(void)
{
    9b34:	b508      	push	{r3, lr}
    nrfx_power_irq_handler();
    9b36:	f7fc fa87 	bl	6048 <nrfx_power_irq_handler>
    nrfx_clock_irq_handler();
}
    9b3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_irq_handler();
    9b3e:	f7fb be9b 	b.w	5878 <nrfx_clock_irq_handler>

00009b42 <xfer_completeness_check>:
    switch (p_cb->xfer_type)
    9b42:	f891 2020 	ldrb.w	r2, [r1, #32]
{
    9b46:	4603      	mov	r3, r0
    switch (p_cb->xfer_type)
    9b48:	2a03      	cmp	r2, #3
    9b4a:	d829      	bhi.n	9ba0 <xfer_completeness_check+0x5e>
    9b4c:	e8df f002 	tbb	[pc, r2]
    9b50:	02192521 	.word	0x02192521
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    9b54:	688a      	ldr	r2, [r1, #8]
    9b56:	0350      	lsls	r0, r2, #13
    9b58:	d504      	bpl.n	9b64 <xfer_completeness_check+0x22>
    return p_reg->TXD.AMOUNT;
    9b5a:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
    9b5e:	6908      	ldr	r0, [r1, #16]
    9b60:	4290      	cmp	r0, r2
    9b62:	d107      	bne.n	9b74 <xfer_completeness_check+0x32>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    9b64:	688a      	ldr	r2, [r1, #8]
                 (nrfy_twim_txd_amount_get(p_twim) != p_cb->xfer_desc_primary.length)) ||
    9b66:	0352      	lsls	r2, r2, #13
    9b68:	d41a      	bmi.n	9ba0 <xfer_completeness_check+0x5e>
    9b6a:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrfy_twim_txd_amount_get(p_twim) != p_cb->xfer_desc_primary.length) ||
    9b6e:	6989      	ldr	r1, [r1, #24]
            if (nrfy_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc_primary.length)
    9b70:	4291      	cmp	r1, r2
    9b72:	d015      	beq.n	9ba0 <xfer_completeness_check+0x5e>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    9b74:	2000      	movs	r0, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    9b76:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    9b78:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    9b7c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
/** @refhal{nrf_twim_enable} */
NRFY_STATIC_INLINE void nrfy_twim_enable(NRF_TWIM_Type * p_reg)
{
    nrf_twim_enable(p_reg);
    nrf_barrier_w();
}
    9b80:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
    9b82:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrfy_twim_txd_amount_get(p_twim) != p_cb->xfer_desc_primary.length) ||
    9b86:	6908      	ldr	r0, [r1, #16]
    9b88:	4290      	cmp	r0, r2
    9b8a:	d1f3      	bne.n	9b74 <xfer_completeness_check+0x32>
    return p_reg->RXD.AMOUNT;
    9b8c:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    9b90:	e7ed      	b.n	9b6e <xfer_completeness_check+0x2c>
    return p_reg->TXD.AMOUNT;
    9b92:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if (nrfy_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc_primary.length)
    9b96:	6909      	ldr	r1, [r1, #16]
    9b98:	e7ea      	b.n	9b70 <xfer_completeness_check+0x2e>
    return p_reg->RXD.AMOUNT;
    9b9a:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    9b9e:	e7fa      	b.n	9b96 <xfer_completeness_check+0x54>
    bool transfer_complete = true;
    9ba0:	2001      	movs	r0, #1
}
    9ba2:	4770      	bx	lr

00009ba4 <__nrfy_internal_twim_event_handle.isra.0>:
    {
        nrf_twim_event_clear(p_reg, event);
    }
}

NRFY_STATIC_INLINE bool __nrfy_internal_twim_event_handle(NRF_TWIM_Type *  p_reg,
    9ba4:	b530      	push	{r4, r5, lr}
                                                          uint32_t         mask,
                                                          nrf_twim_event_t event,
                                                          uint32_t *       p_evt_mask)
{
    if ((mask & NRFY_EVENT_TO_INT_BITMASK(event)) && nrf_twim_event_check(p_reg, event))
    9ba6:	f5a2 7580 	sub.w	r5, r2, #256	; 0x100
    9baa:	08ad      	lsrs	r5, r5, #2
    9bac:	2401      	movs	r4, #1
    9bae:	40ac      	lsls	r4, r5
    9bb0:	420c      	tst	r4, r1
    9bb2:	d007      	beq.n	9bc4 <__nrfy_internal_twim_event_handle.isra.0+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9bb4:	5881      	ldr	r1, [r0, r2]
    9bb6:	b129      	cbz	r1, 9bc4 <__nrfy_internal_twim_event_handle.isra.0+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9bb8:	2100      	movs	r1, #0
    9bba:	5081      	str	r1, [r0, r2]
    9bbc:	5882      	ldr	r2, [r0, r2]
    {
        nrf_twim_event_clear(p_reg, event);
        if (p_evt_mask)
        {
            *p_evt_mask |= NRFY_EVENT_TO_INT_BITMASK(event);
    9bbe:	681a      	ldr	r2, [r3, #0]
    9bc0:	4322      	orrs	r2, r4
    9bc2:	601a      	str	r2, [r3, #0]
        }
        return true;
    }
    return false;
}
    9bc4:	bd30      	pop	{r4, r5, pc}

00009bc6 <__nrfy_internal_twim_events_process.constprop.0>:

NRFY_STATIC_INLINE
uint32_t __nrfy_internal_twim_events_process(NRF_TWIM_Type *               p_reg,
    9bc6:	b513      	push	{r0, r1, r4, lr}
                                             uint32_t                      mask,
                                             nrfy_twim_xfer_desc_t const * p_xfer)
{
    uint32_t evt_mask = 0;
    9bc8:	2300      	movs	r3, #0
uint32_t __nrfy_internal_twim_events_process(NRF_TWIM_Type *               p_reg,
    9bca:	460c      	mov	r4, r1
    uint32_t evt_mask = 0;
    9bcc:	9301      	str	r3, [sp, #4]

    nrf_barrier_r();
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_SUSPENDED, &evt_mask);
    9bce:	f44f 72a4 	mov.w	r2, #328	; 0x148
    9bd2:	ab01      	add	r3, sp, #4
    9bd4:	f7ff ffe6 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_STOPPED, &evt_mask);
    9bd8:	4621      	mov	r1, r4
    9bda:	f44f 7282 	mov.w	r2, #260	; 0x104
    9bde:	f7ff ffe1 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_ERROR, &evt_mask);
    9be2:	4621      	mov	r1, r4
    9be4:	f44f 7292 	mov.w	r2, #292	; 0x124
    9be8:	f7ff ffdc 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_TXSTARTED, &evt_mask);
    9bec:	4621      	mov	r1, r4
    9bee:	f44f 72a8 	mov.w	r2, #336	; 0x150
    9bf2:	f7ff ffd7 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_RXSTARTED, &evt_mask);
    9bf6:	4621      	mov	r1, r4
    9bf8:	f44f 72a6 	mov.w	r2, #332	; 0x14c
    9bfc:	f7ff ffd2 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_LASTTX, &evt_mask);
    9c00:	4621      	mov	r1, r4
    9c02:	f44f 72b0 	mov.w	r2, #352	; 0x160
    9c06:	f7ff ffcd 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    (void)__nrfy_internal_twim_event_handle(p_reg, mask, NRF_TWIM_EVENT_LASTRX, &evt_mask);
    9c0a:	f44f 72ae 	mov.w	r2, #348	; 0x15c
    9c0e:	4621      	mov	r1, r4
    9c10:	f7ff ffc8 	bl	9ba4 <__nrfy_internal_twim_event_handle.isra.0>
    {
        NRFY_CACHE_INV(p_xfer->p_buffer, p_xfer->length);
    }
    nrf_barrier_w();
    return evt_mask;
}
    9c14:	9801      	ldr	r0, [sp, #4]
    9c16:	b002      	add	sp, #8
    9c18:	bd10      	pop	{r4, pc}

00009c1a <nrfx_usbd_consumer>:
{
    9c1a:	b530      	push	{r4, r5, lr}
    size_t size = p_transfer->size;
    9c1c:	684c      	ldr	r4, [r1, #4]
    if (size < data_size)
    9c1e:	429c      	cmp	r4, r3
    9c20:	d209      	bcs.n	9c36 <nrfx_usbd_consumer+0x1c>
        p_next->size = 0;
    9c22:	2500      	movs	r5, #0
    9c24:	6045      	str	r5, [r0, #4]
        p_next->p_data = p_transfer->p_data;
    9c26:	6809      	ldr	r1, [r1, #0]
    9c28:	6001      	str	r1, [r0, #0]
    return (ep_size == data_size) && (size != 0);
    9c2a:	429a      	cmp	r2, r3
    9c2c:	d10c      	bne.n	9c48 <nrfx_usbd_consumer+0x2e>
    9c2e:	1e20      	subs	r0, r4, #0
    9c30:	bf18      	it	ne
    9c32:	2001      	movne	r0, #1
}
    9c34:	bd30      	pop	{r4, r5, pc}
        p_next->size = data_size;
    9c36:	6043      	str	r3, [r0, #4]
        p_next->p_data = p_transfer->p_data;
    9c38:	680d      	ldr	r5, [r1, #0]
    9c3a:	6005      	str	r5, [r0, #0]
        p_transfer->p_data.addr += data_size;
    9c3c:	6808      	ldr	r0, [r1, #0]
        size -= data_size;
    9c3e:	1ae4      	subs	r4, r4, r3
        p_transfer->p_data.addr += data_size;
    9c40:	4418      	add	r0, r3
        p_transfer->size = size;
    9c42:	604c      	str	r4, [r1, #4]
        p_transfer->p_data.addr += data_size;
    9c44:	6008      	str	r0, [r1, #0]
    9c46:	e7f0      	b.n	9c2a <nrfx_usbd_consumer+0x10>
    return (ep_size == data_size) && (size != 0);
    9c48:	2000      	movs	r0, #0
    9c4a:	e7f3      	b.n	9c34 <nrfx_usbd_consumer+0x1a>

00009c4c <nrfx_usbd_feeder_ram>:
    if (tx_size > ep_size)
    9c4c:	684b      	ldr	r3, [r1, #4]
    9c4e:	429a      	cmp	r2, r3
    9c50:	bf28      	it	cs
    9c52:	461a      	movcs	r2, r3
    p_next->p_data = p_transfer->p_data;
    9c54:	680b      	ldr	r3, [r1, #0]
    p_next->size = tx_size;
    9c56:	e9c0 3200 	strd	r3, r2, [r0]
    p_transfer->size -= tx_size;
    9c5a:	6848      	ldr	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    9c5c:	680b      	ldr	r3, [r1, #0]
    p_transfer->size -= tx_size;
    9c5e:	1a80      	subs	r0, r0, r2
    9c60:	6048      	str	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    9c62:	4413      	add	r3, r2
}
    9c64:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
    9c66:	600b      	str	r3, [r1, #0]
}
    9c68:	bf18      	it	ne
    9c6a:	2001      	movne	r0, #1
    9c6c:	4770      	bx	lr

00009c6e <nrfx_usbd_feeder_ram_zlp>:
    if (tx_size > ep_size)
    9c6e:	684b      	ldr	r3, [r1, #4]
    9c70:	429a      	cmp	r2, r3
    9c72:	bf28      	it	cs
    9c74:	461a      	movcs	r2, r3
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    9c76:	b162      	cbz	r2, 9c92 <nrfx_usbd_feeder_ram_zlp+0x24>
    9c78:	680b      	ldr	r3, [r1, #0]
    p_next->size = tx_size;
    9c7a:	e9c0 3200 	strd	r3, r2, [r0]
    p_transfer->size -= tx_size;
    9c7e:	684b      	ldr	r3, [r1, #4]
    9c80:	1a9b      	subs	r3, r3, r2
    9c82:	604b      	str	r3, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    9c84:	680b      	ldr	r3, [r1, #0]
}
    9c86:	1e10      	subs	r0, r2, #0
    p_transfer->p_data.addr += tx_size;
    9c88:	4413      	add	r3, r2
    9c8a:	600b      	str	r3, [r1, #0]
}
    9c8c:	bf18      	it	ne
    9c8e:	2001      	movne	r0, #1
    9c90:	4770      	bx	lr
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    9c92:	4613      	mov	r3, r2
    9c94:	e7f1      	b.n	9c7a <nrfx_usbd_feeder_ram_zlp+0xc>

00009c96 <ep2bit>:
    return NRFX_USBD_EP_BITPOS(ep);
    9c96:	43c3      	mvns	r3, r0
    9c98:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    9c9c:	f000 000f 	and.w	r0, r0, #15
}
    9ca0:	eb00 1003 	add.w	r0, r0, r3, lsl #4
    9ca4:	4770      	bx	lr

00009ca6 <ev_started_handler>:
}
    9ca6:	4770      	bx	lr

00009ca8 <nrf_usbd_epin_dma_handler>:
{
    9ca8:	b508      	push	{r3, lr}
    usbd_dma_pending_clear();
    9caa:	f7fc fe59 	bl	6960 <usbd_dma_pending_clear>
{
    9cae:	4601      	mov	r1, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    9cb0:	f7fc fd4c 	bl	674c <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    9cb4:	7b83      	ldrb	r3, [r0, #14]
    9cb6:	2b03      	cmp	r3, #3
    9cb8:	d10a      	bne.n	9cd0 <nrf_usbd_epin_dma_handler+0x28>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    9cba:	4608      	mov	r0, r1
    9cbc:	f7ff ffeb 	bl	9c96 <ep2bit>
    9cc0:	2301      	movs	r3, #1
    9cc2:	fa03 f000 	lsl.w	r0, r3, r0
    9cc6:	43c0      	mvns	r0, r0
}
    9cc8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    9ccc:	f7fc be38 	b.w	6940 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    9cd0:	6803      	ldr	r3, [r0, #0]
    9cd2:	2b00      	cmp	r3, #0
    9cd4:	d0f1      	beq.n	9cba <nrf_usbd_epin_dma_handler+0x12>
}
    9cd6:	bd08      	pop	{r3, pc}

00009cd8 <ev_dma_epin7_handler>:
static void ev_dma_epin7_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN7 ); }
    9cd8:	2087      	movs	r0, #135	; 0x87
    9cda:	f7ff bfe5 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009cde <ev_dma_epin6_handler>:
static void ev_dma_epin6_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN6 ); }
    9cde:	2086      	movs	r0, #134	; 0x86
    9ce0:	f7ff bfe2 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009ce4 <ev_dma_epin5_handler>:
static void ev_dma_epin5_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN5 ); }
    9ce4:	2085      	movs	r0, #133	; 0x85
    9ce6:	f7ff bfdf 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009cea <ev_dma_epin4_handler>:
static void ev_dma_epin4_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN4 ); }
    9cea:	2084      	movs	r0, #132	; 0x84
    9cec:	f7ff bfdc 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009cf0 <ev_dma_epin3_handler>:
static void ev_dma_epin3_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN3 ); }
    9cf0:	2083      	movs	r0, #131	; 0x83
    9cf2:	f7ff bfd9 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009cf6 <ev_dma_epin2_handler>:
static void ev_dma_epin2_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN2 ); }
    9cf6:	2082      	movs	r0, #130	; 0x82
    9cf8:	f7ff bfd6 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009cfc <ev_dma_epin1_handler>:
static void ev_dma_epin1_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN1 ); }
    9cfc:	2081      	movs	r0, #129	; 0x81
    9cfe:	f7ff bfd3 	b.w	9ca8 <nrf_usbd_epin_dma_handler>

00009d02 <ev_dma_epin0_handler>:
static void ev_dma_epin0_handler(void)  { nrf_usbd_ep0in_dma_handler(); }
    9d02:	f7fc be3f 	b.w	6984 <nrf_usbd_ep0in_dma_handler>

00009d06 <nrfx_usbd_ep_max_packet_size_set>:
{
    9d06:	b508      	push	{r3, lr}
    usbd_ep_state_t * p_state = ep_state_access(ep);
    9d08:	f7fc fd20 	bl	674c <ep_state_access>
    p_state->max_packet_size = size;
    9d0c:	8181      	strh	r1, [r0, #12]
}
    9d0e:	bd08      	pop	{r3, pc}

00009d10 <nrfx_usbd_ep_status_get>:
{
    9d10:	b508      	push	{r3, lr}
    usbd_ep_state_t const * p_state = ep_state_access(ep);
    9d12:	f7fc fd1b 	bl	674c <ep_state_access>
	__asm__ volatile(
    9d16:	f04f 0220 	mov.w	r2, #32
    9d1a:	f3ef 8311 	mrs	r3, BASEPRI
    9d1e:	f382 8812 	msr	BASEPRI_MAX, r2
    9d22:	f3bf 8f6f 	isb	sy
    *p_size = p_state->transfer_cnt;
    9d26:	6882      	ldr	r2, [r0, #8]
    9d28:	600a      	str	r2, [r1, #0]
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    9d2a:	6802      	ldr	r2, [r0, #0]
    9d2c:	b92a      	cbnz	r2, 9d3a <nrfx_usbd_ep_status_get+0x2a>
    9d2e:	7b80      	ldrb	r0, [r0, #14]
	__asm__ volatile(
    9d30:	f383 8811 	msr	BASEPRI, r3
    9d34:	f3bf 8f6f 	isb	sy
}
    9d38:	bd08      	pop	{r3, pc}
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    9d3a:	2004      	movs	r0, #4
    9d3c:	e7f8      	b.n	9d30 <nrfx_usbd_ep_status_get+0x20>

00009d3e <ev_dma_epout7_handler>:
static void ev_dma_epout7_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT7); }
    9d3e:	2007      	movs	r0, #7
    9d40:	f7fd b98c 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d44 <ev_dma_epout6_handler>:
static void ev_dma_epout6_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT6); }
    9d44:	2006      	movs	r0, #6
    9d46:	f7fd b989 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d4a <ev_dma_epout5_handler>:
static void ev_dma_epout5_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT5); }
    9d4a:	2005      	movs	r0, #5
    9d4c:	f7fd b986 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d50 <ev_dma_epout4_handler>:
static void ev_dma_epout4_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT4); }
    9d50:	2004      	movs	r0, #4
    9d52:	f7fd b983 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d56 <ev_dma_epout3_handler>:
static void ev_dma_epout3_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT3); }
    9d56:	2003      	movs	r0, #3
    9d58:	f7fd b980 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d5c <ev_dma_epout2_handler>:
static void ev_dma_epout2_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT2); }
    9d5c:	2002      	movs	r0, #2
    9d5e:	f7fd b97d 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d62 <ev_dma_epout1_handler>:
static void ev_dma_epout1_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT1); }
    9d62:	2001      	movs	r0, #1
    9d64:	f7fd b97a 	b.w	705c <nrf_usbd_epout_dma_handler>

00009d68 <nrfx_usbd_ep_abort>:
    usbd_ep_abort(ep);
    9d68:	f7fd ba6e 	b.w	7248 <usbd_ep_abort>

00009d6c <nrf_gpio_pin_set>:
{
    9d6c:	b507      	push	{r0, r1, r2, lr}
    9d6e:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9d70:	a801      	add	r0, sp, #4
    9d72:	f7fd fc3d 	bl	75f0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    9d76:	9a01      	ldr	r2, [sp, #4]
    9d78:	2301      	movs	r3, #1
    9d7a:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    9d7c:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    9d80:	b003      	add	sp, #12
    9d82:	f85d fb04 	ldr.w	pc, [sp], #4

00009d86 <z_device_state_init>:
void z_device_state_init(void)
{
	STRUCT_SECTION_FOREACH(device, dev) {
		z_object_init(dev);
	}
}
    9d86:	4770      	bx	lr

00009d88 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    9d88:	b140      	cbz	r0, 9d9c <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    9d8a:	68c3      	ldr	r3, [r0, #12]
    9d8c:	7858      	ldrb	r0, [r3, #1]
    9d8e:	f010 0001 	ands.w	r0, r0, #1
    9d92:	bf1e      	ittt	ne
    9d94:	7818      	ldrbne	r0, [r3, #0]
    9d96:	fab0 f080 	clzne	r0, r0
    9d9a:	0940      	lsrne	r0, r0, #5
}
    9d9c:	4770      	bx	lr

00009d9e <arch_system_halt>:
	__asm__ volatile(
    9d9e:	f04f 0220 	mov.w	r2, #32
    9da2:	f3ef 8311 	mrs	r3, BASEPRI
    9da6:	f382 8812 	msr	BASEPRI_MAX, r2
    9daa:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    9dae:	e7fe      	b.n	9dae <arch_system_halt+0x10>

00009db0 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    9db0:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    9db2:	f7ff fff4 	bl	9d9e <arch_system_halt>

00009db6 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    9db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9db8:	4605      	mov	r5, r0
    9dba:	460e      	mov	r6, r1
    9dbc:	f04f 0320 	mov.w	r3, #32
    9dc0:	f3ef 8711 	mrs	r7, BASEPRI
    9dc4:	f383 8812 	msr	BASEPRI_MAX, r3
    9dc8:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    9dcc:	f7fe fc26 	bl	861c <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    9dd0:	4631      	mov	r1, r6
    9dd2:	4604      	mov	r4, r0
    9dd4:	4628      	mov	r0, r5
    9dd6:	f7ff ffeb 	bl	9db0 <k_sys_fatal_error_handler>
	__asm__ volatile(
    9dda:	f387 8811 	msr	BASEPRI, r7
    9dde:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    9de2:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    9de4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    9de8:	f7f9 bde8 	b.w	39bc <z_impl_k_thread_abort>

00009dec <z_early_memset>:
	(void) memset(dst, c, n);
    9dec:	f7ff bbea 	b.w	95c4 <memset>

00009df0 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    9df0:	f7ff bbdd 	b.w	95ae <memcpy>

00009df4 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9df4:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
    9df8:	4313      	orrs	r3, r2
    9dfa:	f013 0303 	ands.w	r3, r3, #3
    9dfe:	d10c      	bne.n	9e1a <create_free_list+0x26>
	slab->free_list = NULL;
    9e00:	6143      	str	r3, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    9e02:	6881      	ldr	r1, [r0, #8]
    9e04:	4299      	cmp	r1, r3
    9e06:	d801      	bhi.n	9e0c <create_free_list+0x18>
	return 0;
    9e08:	2000      	movs	r0, #0
    9e0a:	4770      	bx	lr
		*(char **)p = slab->free_list;
    9e0c:	6941      	ldr	r1, [r0, #20]
    9e0e:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
    9e10:	68c1      	ldr	r1, [r0, #12]
		slab->free_list = p;
    9e12:	6142      	str	r2, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    9e14:	3301      	adds	r3, #1
		p += slab->block_size;
    9e16:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    9e18:	e7f3      	b.n	9e02 <create_free_list+0xe>
		return -EINVAL;
    9e1a:	f06f 0015 	mvn.w	r0, #21
}
    9e1e:	4770      	bx	lr

00009e20 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    9e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e22:	4604      	mov	r4, r0
    9e24:	460d      	mov	r5, r1
	__asm__ volatile(
    9e26:	f04f 0320 	mov.w	r3, #32
    9e2a:	f3ef 8611 	mrs	r6, BASEPRI
    9e2e:	f383 8812 	msr	BASEPRI_MAX, r3
    9e32:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    9e36:	6947      	ldr	r7, [r0, #20]
    9e38:	b977      	cbnz	r7, 9e58 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    9e3a:	f000 f99b 	bl	a174 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    9e3e:	b158      	cbz	r0, 9e58 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    9e40:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    9e42:	6142      	str	r2, [r0, #20]
    9e44:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    9e46:	f000 f95f 	bl	a108 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    9e4a:	4631      	mov	r1, r6
    9e4c:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    9e50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    9e54:	f7fe ba92 	b.w	837c <z_reschedule>
	**(char ***) mem = slab->free_list;
    9e58:	682b      	ldr	r3, [r5, #0]
    9e5a:	6962      	ldr	r2, [r4, #20]
    9e5c:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    9e5e:	682b      	ldr	r3, [r5, #0]
    9e60:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    9e62:	69a3      	ldr	r3, [r4, #24]
    9e64:	3b01      	subs	r3, #1
    9e66:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    9e68:	f386 8811 	msr	BASEPRI, r6
    9e6c:	f3bf 8f6f 	isb	sy
}
    9e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00009e72 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9e72:	f3ef 8005 	mrs	r0, IPSR
}
    9e76:	3800      	subs	r0, #0
    9e78:	bf18      	it	ne
    9e7a:	2001      	movne	r0, #1
    9e7c:	4770      	bx	lr

00009e7e <z_impl_k_thread_name_set>:
}
    9e7e:	f06f 0057 	mvn.w	r0, #87	; 0x57
    9e82:	4770      	bx	lr

00009e84 <z_impl_k_thread_start>:
	z_sched_start(thread);
    9e84:	f7fe ba8c 	b.w	83a0 <z_sched_start>

00009e88 <z_pm_save_idle_exit>:
{
    9e88:	b508      	push	{r3, lr}
	pm_system_resume();
    9e8a:	f7f8 f889 	bl	1fa0 <pm_system_resume>
}
    9e8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9e92:	f7ff bd8b 	b.w	99ac <sys_clock_idle_exit>

00009e96 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    9e96:	f990 300e 	ldrsb.w	r3, [r0, #14]
    9e9a:	428b      	cmp	r3, r1
    9e9c:	d001      	beq.n	9ea2 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    9e9e:	f7fe ba27 	b.w	82f0 <z_set_prio>
}
    9ea2:	2000      	movs	r0, #0
    9ea4:	4770      	bx	lr

00009ea6 <z_impl_k_mutex_init>:
{
    9ea6:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9ea8:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    9eaa:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
    9eae:	e9c3 3300 	strd	r3, r3, [r3]
}
    9eb2:	4770      	bx	lr

00009eb4 <queue_insert>:
{
    9eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9eb8:	4699      	mov	r9, r3
    9eba:	4604      	mov	r4, r0
    9ebc:	f89d 3020 	ldrb.w	r3, [sp, #32]
    9ec0:	460d      	mov	r5, r1
    9ec2:	4690      	mov	r8, r2
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    9ec4:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    9ec8:	f04f 0220 	mov.w	r2, #32
    9ecc:	f3ef 8711 	mrs	r7, BASEPRI
    9ed0:	f382 8812 	msr	BASEPRI_MAX, r2
    9ed4:	f3bf 8f6f 	isb	sy
	if (is_append) {
    9ed8:	b103      	cbz	r3, 9edc <queue_insert+0x28>
	return list->tail;
    9eda:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    9edc:	4630      	mov	r0, r6
    9ede:	f000 f949 	bl	a174 <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
    9ee2:	b158      	cbz	r0, 9efc <queue_insert+0x48>
    9ee4:	2300      	movs	r3, #0
    9ee6:	6783      	str	r3, [r0, #120]	; 0x78
    9ee8:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    9eec:	f000 f90c 	bl	a108 <z_ready_thread>
	z_reschedule(&queue->lock, key);
    9ef0:	4630      	mov	r0, r6
    9ef2:	4639      	mov	r1, r7
    9ef4:	f7fe fa42 	bl	837c <z_reschedule>
		return 0;
    9ef8:	2000      	movs	r0, #0
    9efa:	e00c      	b.n	9f16 <queue_insert+0x62>
	if (alloc) {
    9efc:	f1b9 0f00 	cmp.w	r9, #0
    9f00:	d01c      	beq.n	9f3c <queue_insert+0x88>
	return z_thread_aligned_alloc(0, size);
    9f02:	2108      	movs	r1, #8
    9f04:	f7fe fd5c 	bl	89c0 <z_thread_aligned_alloc>
		if (anode == NULL) {
    9f08:	b938      	cbnz	r0, 9f1a <queue_insert+0x66>
	__asm__ volatile(
    9f0a:	f387 8811 	msr	BASEPRI, r7
    9f0e:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    9f12:	f06f 000b 	mvn.w	r0, #11
}
    9f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
    9f1a:	2201      	movs	r2, #1
		anode->data = data;
    9f1c:	f8c0 8004 	str.w	r8, [r0, #4]
    9f20:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9f22:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    9f24:	f001 0103 	and.w	r1, r1, #3
Z_GENLIST_INSERT(sflist, sfnode)
    9f28:	b965      	cbnz	r5, 9f44 <queue_insert+0x90>
	parent->next_and_flags = cur_flags | (unative_t)child;
    9f2a:	6822      	ldr	r2, [r4, #0]
    9f2c:	430a      	orrs	r2, r1
    9f2e:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    9f30:	6862      	ldr	r2, [r4, #4]
	list->head = node;
    9f32:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    9f34:	2a00      	cmp	r2, #0
    9f36:	d1db      	bne.n	9ef0 <queue_insert+0x3c>
	list->tail = node;
    9f38:	6060      	str	r0, [r4, #4]
}
    9f3a:	e7d9      	b.n	9ef0 <queue_insert+0x3c>
	node->next_and_flags = flags;
    9f3c:	f8c8 9000 	str.w	r9, [r8]
}
    9f40:	4640      	mov	r0, r8
    9f42:	e7ee      	b.n	9f22 <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    9f44:	682a      	ldr	r2, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    9f46:	2a03      	cmp	r2, #3
    9f48:	d80b      	bhi.n	9f62 <_flash_used+0x2>
	parent->next_and_flags = cur_flags | (unative_t)child;
    9f4a:	6001      	str	r1, [r0, #0]
	return list->tail;
    9f4c:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
    9f4e:	b911      	cbnz	r1, 9f56 <queue_insert+0xa2>
	list->head = node;
    9f50:	e9c4 0000 	strd	r0, r0, [r4]
}
    9f54:	e7cc      	b.n	9ef0 <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9f56:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    9f58:	f002 0203 	and.w	r2, r2, #3
    9f5c:	4302      	orrs	r2, r0
    9f5e:	600a      	str	r2, [r1, #0]
    9f60:	e7ea      	b.n	9f38 <queue_insert+0x84>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    9f62:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
    9f66:	430a      	orrs	r2, r1
    9f68:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9f6a:	682a      	ldr	r2, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    9f6c:	f002 0203 	and.w	r2, r2, #3
    9f70:	ea40 0302 	orr.w	r3, r0, r2
    9f74:	602b      	str	r3, [r5, #0]
}
    9f76:	e7bb      	b.n	9ef0 <queue_insert+0x3c>

00009f78 <z_queue_node_peek>:
{
    9f78:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    9f7a:	4604      	mov	r4, r0
    9f7c:	b130      	cbz	r0, 9f8c <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9f7e:	6802      	ldr	r2, [r0, #0]
    9f80:	0793      	lsls	r3, r2, #30
    9f82:	d003      	beq.n	9f8c <z_queue_node_peek+0x14>
		ret = anode->data;
    9f84:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    9f86:	b109      	cbz	r1, 9f8c <z_queue_node_peek+0x14>
			k_free(anode);
    9f88:	f000 f9c1 	bl	a30e <k_free>
}
    9f8c:	4620      	mov	r0, r4
    9f8e:	bd10      	pop	{r4, pc}

00009f90 <k_queue_append>:
{
    9f90:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    9f92:	2301      	movs	r3, #1
    9f94:	9300      	str	r3, [sp, #0]
    9f96:	2300      	movs	r3, #0
{
    9f98:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    9f9a:	4619      	mov	r1, r3
    9f9c:	f7ff ff8a 	bl	9eb4 <queue_insert>
}
    9fa0:	b003      	add	sp, #12
    9fa2:	f85d fb04 	ldr.w	pc, [sp], #4

00009fa6 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    9fa6:	b13a      	cbz	r2, 9fb8 <z_impl_k_sem_init+0x12>
    9fa8:	428a      	cmp	r2, r1
    9faa:	d305      	bcc.n	9fb8 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    9fac:	e9c0 1202 	strd	r1, r2, [r0, #8]
    9fb0:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    9fb4:	2000      	movs	r0, #0
    9fb6:	4770      	bx	lr
		return -EINVAL;
    9fb8:	f06f 0015 	mvn.w	r0, #21
}
    9fbc:	4770      	bx	lr

00009fbe <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    9fbe:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    9fc0:	2301      	movs	r3, #1
    9fc2:	408b      	lsls	r3, r1
    9fc4:	ea22 0303 	bic.w	r3, r2, r3
    9fc8:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    9fca:	fa22 f001 	lsr.w	r0, r2, r1
}
    9fce:	f000 0001 	and.w	r0, r0, #1
    9fd2:	4770      	bx	lr

00009fd4 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    9fd4:	b120      	cbz	r0, 9fe0 <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    9fd6:	2200      	movs	r2, #0
    9fd8:	4611      	mov	r1, r2
    9fda:	3088      	adds	r0, #136	; 0x88
    9fdc:	f000 b924 	b.w	a228 <z_sched_wake>
}
    9fe0:	4770      	bx	lr

00009fe2 <work_timeout>:
{
    9fe2:	b573      	push	{r0, r1, r4, r5, r6, lr}
    9fe4:	4604      	mov	r4, r0
	__asm__ volatile(
    9fe6:	f04f 0320 	mov.w	r3, #32
    9fea:	f3ef 8511 	mrs	r5, BASEPRI
    9fee:	f383 8812 	msr	BASEPRI_MAX, r3
    9ff2:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    9ff6:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    9ff8:	f1a0 0610 	sub.w	r6, r0, #16
    9ffc:	2103      	movs	r1, #3
    9ffe:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
    a000:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    a002:	f7ff ffdc 	bl	9fbe <flag_test_and_clear>
    a006:	b128      	cbz	r0, a014 <work_timeout+0x32>
		queue = dw->queue;
    a008:	69a3      	ldr	r3, [r4, #24]
    a00a:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    a00c:	a901      	add	r1, sp, #4
    a00e:	4630      	mov	r0, r6
    a010:	f7fd ff52 	bl	7eb8 <submit_to_queue_locked>
	__asm__ volatile(
    a014:	f385 8811 	msr	BASEPRI, r5
    a018:	f3bf 8f6f 	isb	sy
}
    a01c:	b002      	add	sp, #8
    a01e:	bd70      	pop	{r4, r5, r6, pc}

0000a020 <k_work_init>:
{
    a020:	b538      	push	{r3, r4, r5, lr}
    a022:	4604      	mov	r4, r0
    a024:	460d      	mov	r5, r1
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
    a026:	2210      	movs	r2, #16
    a028:	2100      	movs	r1, #0
    a02a:	f7ff facb 	bl	95c4 <memset>
    a02e:	6065      	str	r5, [r4, #4]
}
    a030:	bd38      	pop	{r3, r4, r5, pc}

0000a032 <z_work_submit_to_queue>:
{
    a032:	b513      	push	{r0, r1, r4, lr}
    a034:	9001      	str	r0, [sp, #4]
    a036:	4608      	mov	r0, r1
	__asm__ volatile(
    a038:	f04f 0320 	mov.w	r3, #32
    a03c:	f3ef 8411 	mrs	r4, BASEPRI
    a040:	f383 8812 	msr	BASEPRI_MAX, r3
    a044:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
    a048:	a901      	add	r1, sp, #4
    a04a:	f7fd ff35 	bl	7eb8 <submit_to_queue_locked>
	__asm__ volatile(
    a04e:	f384 8811 	msr	BASEPRI, r4
    a052:	f3bf 8f6f 	isb	sy
}
    a056:	b002      	add	sp, #8
    a058:	bd10      	pop	{r4, pc}

0000a05a <k_work_submit_to_queue>:
{
    a05a:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
    a05c:	f7ff ffe9 	bl	a032 <z_work_submit_to_queue>
	if (ret > 0) {
    a060:	1e04      	subs	r4, r0, #0
    a062:	dd09      	ble.n	a078 <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
    a064:	f04f 0320 	mov.w	r3, #32
    a068:	f3ef 8011 	mrs	r0, BASEPRI
    a06c:	f383 8812 	msr	BASEPRI_MAX, r3
    a070:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    a074:	f000 f8b2 	bl	a1dc <z_reschedule_irqlock>
}
    a078:	4620      	mov	r0, r4
    a07a:	bd10      	pop	{r4, pc}

0000a07c <k_work_init_delayable>:
{
    a07c:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
    a07e:	2230      	movs	r2, #48	; 0x30
{
    a080:	4604      	mov	r4, r0
    a082:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    a084:	2100      	movs	r1, #0
    a086:	f7ff fa9d 	bl	95c4 <memset>
    a08a:	f44f 7380 	mov.w	r3, #256	; 0x100
    a08e:	6065      	str	r5, [r4, #4]
    a090:	60e3      	str	r3, [r4, #12]
}
    a092:	bd38      	pop	{r3, r4, r5, pc}

0000a094 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    a094:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    a098:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    a09a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    a09c:	2300      	movs	r3, #0
	node->prev = NULL;
    a09e:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    a0a2:	4770      	bx	lr

0000a0a4 <unpend_thread_no_timeout>:
{
    a0a4:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    a0a6:	f7ff fff5 	bl	a094 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    a0aa:	7b43      	ldrb	r3, [r0, #13]
    a0ac:	f023 0302 	bic.w	r3, r3, #2
    a0b0:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    a0b2:	2300      	movs	r3, #0
    a0b4:	6083      	str	r3, [r0, #8]
}
    a0b6:	bd08      	pop	{r3, pc}

0000a0b8 <add_to_waitq_locked>:
{
    a0b8:	b538      	push	{r3, r4, r5, lr}
    a0ba:	4604      	mov	r4, r0
    a0bc:	460d      	mov	r5, r1
	unready_thread(thread);
    a0be:	f7fe f899 	bl	81f4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    a0c2:	7b63      	ldrb	r3, [r4, #13]
    a0c4:	f043 0302 	orr.w	r3, r3, #2
    a0c8:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    a0ca:	b1e5      	cbz	r5, a106 <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    a0cc:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    a0ce:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a0d0:	429d      	cmp	r5, r3
    a0d2:	d109      	bne.n	a0e8 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    a0d4:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    a0d6:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    a0da:	601c      	str	r4, [r3, #0]
	list->tail = node;
    a0dc:	606c      	str	r4, [r5, #4]
}
    a0de:	e012      	b.n	a106 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    a0e0:	686a      	ldr	r2, [r5, #4]
    a0e2:	4293      	cmp	r3, r2
    a0e4:	d0f6      	beq.n	a0d4 <add_to_waitq_locked+0x1c>
    a0e6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    a0e8:	2b00      	cmp	r3, #0
    a0ea:	d0f3      	beq.n	a0d4 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    a0ec:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    a0f0:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    a0f4:	428a      	cmp	r2, r1
    a0f6:	d0f3      	beq.n	a0e0 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    a0f8:	4291      	cmp	r1, r2
    a0fa:	ddf1      	ble.n	a0e0 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    a0fc:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    a0fe:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    a102:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    a104:	605c      	str	r4, [r3, #4]
}
    a106:	bd38      	pop	{r3, r4, r5, pc}

0000a108 <z_ready_thread>:
{
    a108:	b510      	push	{r4, lr}
    a10a:	f04f 0320 	mov.w	r3, #32
    a10e:	f3ef 8411 	mrs	r4, BASEPRI
    a112:	f383 8812 	msr	BASEPRI_MAX, r3
    a116:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    a11a:	f7fe f837 	bl	818c <ready_thread>
	__asm__ volatile(
    a11e:	f384 8811 	msr	BASEPRI, r4
    a122:	f3bf 8f6f 	isb	sy
}
    a126:	bd10      	pop	{r4, pc}

0000a128 <z_sched_wake_thread>:
{
    a128:	b538      	push	{r3, r4, r5, lr}
    a12a:	4604      	mov	r4, r0
	__asm__ volatile(
    a12c:	f04f 0320 	mov.w	r3, #32
    a130:	f3ef 8511 	mrs	r5, BASEPRI
    a134:	f383 8812 	msr	BASEPRI_MAX, r3
    a138:	f3bf 8f6f 	isb	sy
		if (!killed) {
    a13c:	7b43      	ldrb	r3, [r0, #13]
    a13e:	f013 0f28 	tst.w	r3, #40	; 0x28
    a142:	d10b      	bne.n	a15c <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    a144:	6883      	ldr	r3, [r0, #8]
    a146:	b10b      	cbz	r3, a14c <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    a148:	f7ff ffac 	bl	a0a4 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    a14c:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    a14e:	b951      	cbnz	r1, a166 <z_sched_wake_thread+0x3e>
    a150:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    a154:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    a156:	4620      	mov	r0, r4
    a158:	f7fe f818 	bl	818c <ready_thread>
	__asm__ volatile(
    a15c:	f385 8811 	msr	BASEPRI, r5
    a160:	f3bf 8f6f 	isb	sy
}
    a164:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    a166:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    a16a:	e7f3      	b.n	a154 <z_sched_wake_thread+0x2c>

0000a16c <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    a16c:	2101      	movs	r1, #1
    a16e:	3818      	subs	r0, #24
    a170:	f7ff bfda 	b.w	a128 <z_sched_wake_thread>

0000a174 <z_unpend_first_thread>:
{
    a174:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    a176:	f04f 0320 	mov.w	r3, #32
    a17a:	f3ef 8511 	mrs	r5, BASEPRI
    a17e:	f383 8812 	msr	BASEPRI_MAX, r3
    a182:	f3bf 8f6f 	isb	sy
	return list->head == list;
    a186:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a188:	42a0      	cmp	r0, r4
    a18a:	d00d      	beq.n	a1a8 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    a18c:	b134      	cbz	r4, a19c <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    a18e:	4620      	mov	r0, r4
    a190:	f7ff ff88 	bl	a0a4 <unpend_thread_no_timeout>
    a194:	f104 0018 	add.w	r0, r4, #24
    a198:	f000 f869 	bl	a26e <z_abort_timeout>
	__asm__ volatile(
    a19c:	f385 8811 	msr	BASEPRI, r5
    a1a0:	f3bf 8f6f 	isb	sy
}
    a1a4:	4620      	mov	r0, r4
    a1a6:	bd38      	pop	{r3, r4, r5, pc}
    a1a8:	2400      	movs	r4, #0
    a1aa:	e7f7      	b.n	a19c <z_unpend_first_thread+0x28>

0000a1ac <z_unpend_thread>:
{
    a1ac:	b510      	push	{r4, lr}
    a1ae:	4601      	mov	r1, r0
	__asm__ volatile(
    a1b0:	f04f 0320 	mov.w	r3, #32
    a1b4:	f3ef 8411 	mrs	r4, BASEPRI
    a1b8:	f383 8812 	msr	BASEPRI_MAX, r3
    a1bc:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    a1c0:	6883      	ldr	r3, [r0, #8]
    a1c2:	b10b      	cbz	r3, a1c8 <z_unpend_thread+0x1c>
			unpend_thread_no_timeout(thread);
    a1c4:	f7ff ff6e 	bl	a0a4 <unpend_thread_no_timeout>
	__asm__ volatile(
    a1c8:	f384 8811 	msr	BASEPRI, r4
    a1cc:	f3bf 8f6f 	isb	sy
}
    a1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    a1d4:	f101 0018 	add.w	r0, r1, #24
    a1d8:	f000 b849 	b.w	a26e <z_abort_timeout>

0000a1dc <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    a1dc:	4603      	mov	r3, r0
    a1de:	b920      	cbnz	r0, a1ea <z_reschedule_irqlock+0xe>
    a1e0:	f3ef 8205 	mrs	r2, IPSR
    a1e4:	b90a      	cbnz	r2, a1ea <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    a1e6:	f7f9 b9ab 	b.w	3540 <arch_swap>
    a1ea:	f383 8811 	msr	BASEPRI, r3
    a1ee:	f3bf 8f6f 	isb	sy
}
    a1f2:	4770      	bx	lr

0000a1f4 <z_reschedule_unlocked>:
	__asm__ volatile(
    a1f4:	f04f 0320 	mov.w	r3, #32
    a1f8:	f3ef 8011 	mrs	r0, BASEPRI
    a1fc:	f383 8812 	msr	BASEPRI_MAX, r3
    a200:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    a204:	f7ff bfea 	b.w	a1dc <z_reschedule_irqlock>

0000a208 <z_unpend_all>:
{
    a208:	b538      	push	{r3, r4, r5, lr}
    a20a:	4605      	mov	r5, r0
	int need_sched = 0;
    a20c:	2000      	movs	r0, #0
	return list->head == list;
    a20e:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a210:	42a5      	cmp	r5, r4
    a212:	d000      	beq.n	a216 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    a214:	b904      	cbnz	r4, a218 <z_unpend_all+0x10>
}
    a216:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    a218:	4620      	mov	r0, r4
    a21a:	f7ff ffc7 	bl	a1ac <z_unpend_thread>
		z_ready_thread(thread);
    a21e:	4620      	mov	r0, r4
    a220:	f7ff ff72 	bl	a108 <z_ready_thread>
		need_sched = 1;
    a224:	2001      	movs	r0, #1
    a226:	e7f2      	b.n	a20e <z_unpend_all+0x6>

0000a228 <z_sched_wake>:
{
    a228:	b538      	push	{r3, r4, r5, lr}
    a22a:	f04f 0320 	mov.w	r3, #32
    a22e:	f3ef 8511 	mrs	r5, BASEPRI
    a232:	f383 8812 	msr	BASEPRI_MAX, r3
    a236:	f3bf 8f6f 	isb	sy
	return list->head == list;
    a23a:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a23c:	42a0      	cmp	r0, r4
    a23e:	d012      	beq.n	a266 <z_sched_wake+0x3e>
		if (thread != NULL) {
    a240:	b19c      	cbz	r4, a26a <z_sched_wake+0x42>
    a242:	67a1      	str	r1, [r4, #120]	; 0x78
	thread->base.swap_data = data;
    a244:	6162      	str	r2, [r4, #20]
			unpend_thread_no_timeout(thread);
    a246:	4620      	mov	r0, r4
    a248:	f7ff ff2c 	bl	a0a4 <unpend_thread_no_timeout>
    a24c:	f104 0018 	add.w	r0, r4, #24
    a250:	f000 f80d 	bl	a26e <z_abort_timeout>
			ready_thread(thread);
    a254:	4620      	mov	r0, r4
    a256:	f7fd ff99 	bl	818c <ready_thread>
			ret = true;
    a25a:	2001      	movs	r0, #1
	__asm__ volatile(
    a25c:	f385 8811 	msr	BASEPRI, r5
    a260:	f3bf 8f6f 	isb	sy
}
    a264:	bd38      	pop	{r3, r4, r5, pc}
	bool ret = false;
    a266:	2000      	movs	r0, #0
    a268:	e7f8      	b.n	a25c <z_sched_wake+0x34>
    a26a:	4620      	mov	r0, r4
    a26c:	e7f6      	b.n	a25c <z_sched_wake+0x34>

0000a26e <z_abort_timeout>:
{
    a26e:	b510      	push	{r4, lr}
	__asm__ volatile(
    a270:	f04f 0220 	mov.w	r2, #32
    a274:	f3ef 8411 	mrs	r4, BASEPRI
    a278:	f382 8812 	msr	BASEPRI_MAX, r2
    a27c:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    a280:	6803      	ldr	r3, [r0, #0]
    a282:	b13b      	cbz	r3, a294 <z_abort_timeout+0x26>
			remove_timeout(to);
    a284:	f7fe fa86 	bl	8794 <remove_timeout>
			ret = 0;
    a288:	2000      	movs	r0, #0
	__asm__ volatile(
    a28a:	f384 8811 	msr	BASEPRI, r4
    a28e:	f3bf 8f6f 	isb	sy
}
    a292:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    a294:	f06f 0015 	mvn.w	r0, #21
    a298:	e7f7      	b.n	a28a <z_abort_timeout+0x1c>

0000a29a <z_get_next_timeout_expiry>:
{
    a29a:	b510      	push	{r4, lr}
	__asm__ volatile(
    a29c:	f04f 0320 	mov.w	r3, #32
    a2a0:	f3ef 8411 	mrs	r4, BASEPRI
    a2a4:	f383 8812 	msr	BASEPRI_MAX, r3
    a2a8:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    a2ac:	f7fe fa52 	bl	8754 <next_timeout>
	__asm__ volatile(
    a2b0:	f384 8811 	msr	BASEPRI, r4
    a2b4:	f3bf 8f6f 	isb	sy
}
    a2b8:	bd10      	pop	{r4, pc}

0000a2ba <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    a2ba:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    a2bc:	f7fe fb66 	bl	898c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    a2c0:	bd08      	pop	{r3, pc}

0000a2c2 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    a2c2:	b108      	cbz	r0, a2c8 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    a2c4:	f7f9 bc6a 	b.w	3b9c <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    a2c8:	4770      	bx	lr

0000a2ca <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a2ca:	f1b1 3fff 	cmp.w	r1, #4294967295
    a2ce:	bf08      	it	eq
    a2d0:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    a2d4:	b538      	push	{r3, r4, r5, lr}
    a2d6:	460c      	mov	r4, r1
    a2d8:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a2da:	d014      	beq.n	a306 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    a2dc:	4308      	orrs	r0, r1
    a2de:	d103      	bne.n	a2e8 <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    a2e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    a2e4:	f7fe bb52 	b.w	898c <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    a2e8:	f06f 0001 	mvn.w	r0, #1
    a2ec:	1b40      	subs	r0, r0, r5
    a2ee:	f04f 33ff 	mov.w	r3, #4294967295
    a2f2:	eb63 0101 	sbc.w	r1, r3, r1
    a2f6:	2900      	cmp	r1, #0
    a2f8:	da04      	bge.n	a304 <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
    a2fa:	f7fe fb47 	bl	898c <sys_clock_tick_get>
    a2fe:	1940      	adds	r0, r0, r5
    a300:	eb41 0104 	adc.w	r1, r1, r4
}
    a304:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
    a306:	f04f 30ff 	mov.w	r0, #4294967295
    a30a:	4601      	mov	r1, r0
    a30c:	e7fa      	b.n	a304 <sys_clock_timeout_end_calc+0x3a>

0000a30e <k_free>:
	if (ptr != NULL) {
    a30e:	b120      	cbz	r0, a31a <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    a310:	1f01      	subs	r1, r0, #4
    a312:	f850 0c04 	ldr.w	r0, [r0, #-4]
    a316:	f000 b856 	b.w	a3c6 <k_heap_free>
}
    a31a:	4770      	bx	lr

0000a31c <k_heap_init>:
{
    a31c:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    a31e:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    a322:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    a326:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    a328:	f7fe bd43 	b.w	8db2 <sys_heap_init>

0000a32c <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    a32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a330:	b085      	sub	sp, #20
    a332:	e9dd a40e 	ldrd	sl, r4, [sp, #56]	; 0x38
    a336:	4607      	mov	r7, r0
    a338:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    a33a:	4650      	mov	r0, sl
    a33c:	4621      	mov	r1, r4
{
    a33e:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    a340:	f7ff ffc3 	bl	a2ca <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    a344:	f1b4 3fff 	cmp.w	r4, #4294967295
    a348:	bf08      	it	eq
    a34a:	f1ba 3fff 	cmpeq.w	sl, #4294967295
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    a34e:	4605      	mov	r5, r0
    a350:	460e      	mov	r6, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    a352:	bf04      	itt	eq
    a354:	f04f 35ff 	moveq.w	r5, #4294967295
    a358:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
    a35c:	f107 0a14 	add.w	sl, r7, #20
	__asm__ volatile(
    a360:	f04f 0320 	mov.w	r3, #32
    a364:	f3ef 8411 	mrs	r4, BASEPRI
    a368:	f383 8812 	msr	BASEPRI_MAX, r3
    a36c:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    a370:	f107 0b0c 	add.w	fp, r7, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    a374:	464a      	mov	r2, r9
    a376:	4641      	mov	r1, r8
    a378:	4638      	mov	r0, r7
    a37a:	f7fe fcb3 	bl	8ce4 <sys_heap_aligned_alloc>
    a37e:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
    a380:	f7fe fb04 	bl	898c <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    a384:	9b03      	ldr	r3, [sp, #12]
    a386:	b13b      	cbz	r3, a398 <k_heap_aligned_alloc+0x6c>
	__asm__ volatile(
    a388:	f384 8811 	msr	BASEPRI, r4
    a38c:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    a390:	4618      	mov	r0, r3
    a392:	b005      	add	sp, #20
    a394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    a398:	1a28      	subs	r0, r5, r0
    a39a:	eb66 0101 	sbc.w	r1, r6, r1
    a39e:	2801      	cmp	r0, #1
    a3a0:	f171 0200 	sbcs.w	r2, r1, #0
    a3a4:	dbf0      	blt.n	a388 <k_heap_aligned_alloc+0x5c>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    a3a6:	e9cd 0100 	strd	r0, r1, [sp]
    a3aa:	465a      	mov	r2, fp
    a3ac:	4621      	mov	r1, r4
    a3ae:	4650      	mov	r0, sl
    a3b0:	f7fd ff80 	bl	82b4 <z_pend_curr>
	__asm__ volatile(
    a3b4:	f04f 0320 	mov.w	r3, #32
    a3b8:	f3ef 8411 	mrs	r4, BASEPRI
    a3bc:	f383 8812 	msr	BASEPRI_MAX, r3
    a3c0:	f3bf 8f6f 	isb	sy
	return k;
    a3c4:	e7d6      	b.n	a374 <k_heap_aligned_alloc+0x48>

0000a3c6 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    a3c6:	b538      	push	{r3, r4, r5, lr}
    a3c8:	4604      	mov	r4, r0
    a3ca:	f04f 0320 	mov.w	r3, #32
    a3ce:	f3ef 8511 	mrs	r5, BASEPRI
    a3d2:	f383 8812 	msr	BASEPRI_MAX, r3
    a3d6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
    a3da:	f7fe fc4b 	bl	8c74 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    a3de:	f104 000c 	add.w	r0, r4, #12
    a3e2:	f7ff ff11 	bl	a208 <z_unpend_all>
    a3e6:	b130      	cbz	r0, a3f6 <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
    a3e8:	4629      	mov	r1, r5
    a3ea:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    a3ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
    a3f2:	f7fd bfc3 	b.w	837c <z_reschedule>
	__asm__ volatile(
    a3f6:	f385 8811 	msr	BASEPRI, r5
    a3fa:	f3bf 8f6f 	isb	sy
}
    a3fe:	bd38      	pop	{r3, r4, r5, pc}
