# compile vhdl design source files
vhdl xil_defaultlib  "../../../design_1/ipshared/990d/hdl/vhdl/simple_fadd_32ns_bkb.vhd"
vhdl xil_defaultlib  "../../../design_1/ipshared/990d/hdl/vhdl/simple.vhd"
vhdl xil_defaultlib  "../../../design_1/ipshared/990d/hdl/ip/simple_ap_fadd_3_full_dsp_32.vhd"
vhdl xil_defaultlib  "../../../project_1_sequence_8_march_float_1.ip_user_files/bd/design_1/ip/design_1_simple_0_0/sim/design_1_simple_0_0.vhd"
vhdl xil_defaultlib  "../../../project_1_sequence_8_march_float_1.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../project_1_sequence_8_march_float_1.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../project_1_sequence_8_march_float_1.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../design_1/hdl/design_1_wrapper.vhd"

# Do not sort compile order
nosort
