<stg><name>softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config13></name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
fpga_resource_limit_hint.entry.4:2 %layer11_out_read = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %layer11_out

]]></Node>
<StgValue><ssdm name="layer11_out_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="80">
<![CDATA[
fpga_resource_limit_hint.entry.4:3 %trunc_ln199 = trunc i80 %layer11_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:4 %trunc_ln199_3 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln199_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:5 %trunc_ln199_4 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln199_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:6 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:7 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:8 %icmp_ln1651 = icmp_slt  i16 %trunc_ln199, i16 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln1651"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:11 %icmp_ln1651_1 = icmp_slt  i16 %tmp_s, i16 %trunc_ln199_3

]]></Node>
<StgValue><ssdm name="icmp_ln1651_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:9 %xor_ln1651 = xor i1 %icmp_ln1651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:10 %select_ln65 = select i1 %xor_ln1651, i16 %trunc_ln199, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:12 %xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:13 %select_ln65_1 = select i1 %xor_ln1651_1, i16 %tmp_s, i16 %trunc_ln199_3

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:14 %icmp_ln1651_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln1651_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:15 %xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:16 %select_ln65_2 = select i1 %xor_ln1651_2, i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:17 %icmp_ln1651_3 = icmp_slt  i16 %select_ln65_2, i16 %trunc_ln199_4

]]></Node>
<StgValue><ssdm name="icmp_ln1651_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:18 %xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:19 %x_max_V = select i1 %xor_ln1651_3, i16 %select_ln65_2, i16 %trunc_ln199_4

]]></Node>
<StgValue><ssdm name="x_max_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:20 %sext_ln1348 = sext i16 %trunc_ln199

]]></Node>
<StgValue><ssdm name="sext_ln1348"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:21 %sext_ln1348_1 = sext i16 %x_max_V

]]></Node>
<StgValue><ssdm name="sext_ln1348_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.4:22 %ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:23 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:24 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:25 %xor_ln895 = xor i1 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:26 %overflow = and i1 %p_Result_17, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:27 %xor_ln302 = xor i1 %p_Result_16, i1 %p_Result_17

]]></Node>
<StgValue><ssdm name="xor_ln302"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:28 %sext_ln1348_2 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln1348_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.4:29 %ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:30 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:31 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:32 %xor_ln895_1 = xor i1 %p_Result_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:33 %overflow_1 = and i1 %p_Result_19, i1 %xor_ln895_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:34 %xor_ln302_1 = xor i1 %p_Result_18, i1 %p_Result_19

]]></Node>
<StgValue><ssdm name="xor_ln302_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:35 %sext_ln1348_3 = sext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln1348_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.4:36 %ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:37 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:38 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:39 %xor_ln895_2 = xor i1 %p_Result_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:40 %overflow_2 = and i1 %p_Result_21, i1 %xor_ln895_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:41 %xor_ln302_2 = xor i1 %p_Result_20, i1 %p_Result_21

]]></Node>
<StgValue><ssdm name="xor_ln302_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:42 %sext_ln1348_4 = sext i16 %trunc_ln199_3

]]></Node>
<StgValue><ssdm name="sext_ln1348_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.4:43 %ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:44 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:45 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:46 %xor_ln895_3 = xor i1 %p_Result_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:47 %overflow_3 = and i1 %p_Result_23, i1 %xor_ln895_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:48 %xor_ln302_3 = xor i1 %p_Result_22, i1 %p_Result_23

]]></Node>
<StgValue><ssdm name="xor_ln302_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:49 %sext_ln1348_5 = sext i16 %trunc_ln199_4

]]></Node>
<StgValue><ssdm name="sext_ln1348_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.4:50 %ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:51 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:52 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:53 %xor_ln895_4 = xor i1 %p_Result_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:54 %overflow_4 = and i1 %p_Result_25, i1 %xor_ln895_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.4:55 %xor_ln302_4 = xor i1 %p_Result_24, i1 %p_Result_25

]]></Node>
<StgValue><ssdm name="xor_ln302_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:56 %select_ln346 = select i1 %overflow, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:57 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:58 %p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:59 %zext_ln225 = zext i10 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.4:60 %exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:61 %r_V = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:62 %select_ln346_1 = select i1 %overflow_1, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:63 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:64 %p_Result_12 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_4

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:65 %zext_ln225_1 = zext i10 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.4:66 %exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:67 %r_V_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:68 %select_ln346_2 = select i1 %overflow_2, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:69 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:70 %p_Result_13 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:71 %zext_ln225_2 = zext i10 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.4:72 %exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:73 %r_V_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:74 %select_ln346_3 = select i1 %overflow_3, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:75 %tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:76 %p_Result_14 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:77 %zext_ln225_3 = zext i10 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln225_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.4:78 %exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_3

]]></Node>
<StgValue><ssdm name="exp_table_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:79 %r_V_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:80 %select_ln346_4 = select i1 %overflow_4, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:81 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:82 %p_Result_15 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:83 %zext_ln225_4 = zext i10 %p_Result_15

]]></Node>
<StgValue><ssdm name="zext_ln225_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.4:84 %exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_4

]]></Node>
<StgValue><ssdm name="exp_table_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:85 %r_V_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:61 %r_V = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:67 %r_V_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:73 %r_V_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:79 %r_V_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:85 %r_V_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:87 %add_ln813_1 = add i18 %r_V_3, i18 %r_V_4

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:88 %add_ln813_2 = add i18 %add_ln813_1, i18 %r_V_2

]]></Node>
<StgValue><ssdm name="add_ln813_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:86 %add_ln813 = add i18 %r_V_1, i18 %r_V

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:89 %exp_sum_V = add i18 %add_ln813_2, i18 %add_ln813

]]></Node>
<StgValue><ssdm name="exp_sum_V"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:90 %p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:91 %zext_ln235 = zext i10 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.4:92 %invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="invert_table_addr"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:93 %inv_exp_sum_V = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="106" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.4:93 %inv_exp_sum_V = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:95 %sext_ln1273 = sext i18 %inv_exp_sum_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:96 %sext_ln1273_1 = sext i18 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_limit_hint.entry.4:97 %mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:98 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:102 %sext_ln1273_2 = sext i18 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_limit_hint.entry.4:103 %mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:107 %sext_ln1273_3 = sext i18 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_limit_hint.entry.4:108 %mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="mul_ln1270_2"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:112 %sext_ln1273_4 = sext i18 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_limit_hint.entry.4:113 %mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1270_3"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:114 %trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_3, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.4:118 %sext_ln1273_5 = sext i18 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_limit_hint.entry.4:119 %mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1270_4"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:120 %trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_4, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:123 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_2, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:124 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_1, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output_r, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %layer11_out, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:94 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:99 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:100 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:101 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:104 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:105 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:106 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:109 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:110 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:111 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:115 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:116 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:117 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:121 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.4:122 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="80" op_0_bw="80" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.4:125 %p_0 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i16.i16.i16.i16, i16 %trunc_ln818_2, i16 %trunc_ln818_1, i16 %tmp_1, i16 %tmp_2, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
fpga_resource_limit_hint.entry.4:126 %write_ln246 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %output_r, i80 %p_0

]]></Node>
<StgValue><ssdm name="write_ln246"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.4:127 %ret_ln248 = ret

]]></Node>
<StgValue><ssdm name="ret_ln248"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="150" name="layer11_out" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="layer11_out"/></StgValue>
</port>
<port id="151" name="output_r" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="152" name="exp_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="invert_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="155" from="_ssdm_op_Read.ap_fifo.volatile.i80P0A" to="layer11_out_read" fromId="154" toId="9">
</dataflow>
<dataflow id="156" from="layer11_out" to="layer11_out_read" fromId="150" toId="9">
</dataflow>
<dataflow id="157" from="layer11_out_read" to="trunc_ln199" fromId="9" toId="10">
</dataflow>
<dataflow id="159" from="_ssdm_op_PartSelect.i16.i80.i32.i32" to="trunc_ln199_3" fromId="158" toId="11">
</dataflow>
<dataflow id="160" from="layer11_out_read" to="trunc_ln199_3" fromId="9" toId="11">
</dataflow>
<dataflow id="162" from="StgValue_161" to="trunc_ln199_3" fromId="161" toId="11">
</dataflow>
<dataflow id="164" from="StgValue_163" to="trunc_ln199_3" fromId="163" toId="11">
</dataflow>
<dataflow id="165" from="_ssdm_op_PartSelect.i16.i80.i32.i32" to="trunc_ln199_4" fromId="158" toId="12">
</dataflow>
<dataflow id="166" from="layer11_out_read" to="trunc_ln199_4" fromId="9" toId="12">
</dataflow>
<dataflow id="168" from="StgValue_167" to="trunc_ln199_4" fromId="167" toId="12">
</dataflow>
<dataflow id="170" from="StgValue_169" to="trunc_ln199_4" fromId="169" toId="12">
</dataflow>
<dataflow id="171" from="_ssdm_op_PartSelect.i16.i80.i32.i32" to="tmp" fromId="158" toId="13">
</dataflow>
<dataflow id="172" from="layer11_out_read" to="tmp" fromId="9" toId="13">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp" fromId="173" toId="13">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp" fromId="175" toId="13">
</dataflow>
<dataflow id="177" from="_ssdm_op_PartSelect.i16.i80.i32.i32" to="tmp_s" fromId="158" toId="14">
</dataflow>
<dataflow id="178" from="layer11_out_read" to="tmp_s" fromId="9" toId="14">
</dataflow>
<dataflow id="180" from="StgValue_179" to="tmp_s" fromId="179" toId="14">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp_s" fromId="181" toId="14">
</dataflow>
<dataflow id="183" from="trunc_ln199" to="icmp_ln1651" fromId="10" toId="15">
</dataflow>
<dataflow id="184" from="tmp" to="icmp_ln1651" fromId="13" toId="15">
</dataflow>
<dataflow id="185" from="tmp_s" to="icmp_ln1651_1" fromId="14" toId="16">
</dataflow>
<dataflow id="186" from="trunc_ln199_3" to="icmp_ln1651_1" fromId="11" toId="16">
</dataflow>
<dataflow id="187" from="icmp_ln1651" to="xor_ln1651" fromId="15" toId="17">
</dataflow>
<dataflow id="189" from="StgValue_188" to="xor_ln1651" fromId="188" toId="17">
</dataflow>
<dataflow id="190" from="xor_ln1651" to="select_ln65" fromId="17" toId="18">
</dataflow>
<dataflow id="191" from="trunc_ln199" to="select_ln65" fromId="10" toId="18">
</dataflow>
<dataflow id="192" from="tmp" to="select_ln65" fromId="13" toId="18">
</dataflow>
<dataflow id="193" from="icmp_ln1651_1" to="xor_ln1651_1" fromId="16" toId="19">
</dataflow>
<dataflow id="194" from="StgValue_188" to="xor_ln1651_1" fromId="188" toId="19">
</dataflow>
<dataflow id="195" from="xor_ln1651_1" to="select_ln65_1" fromId="19" toId="20">
</dataflow>
<dataflow id="196" from="tmp_s" to="select_ln65_1" fromId="14" toId="20">
</dataflow>
<dataflow id="197" from="trunc_ln199_3" to="select_ln65_1" fromId="11" toId="20">
</dataflow>
<dataflow id="198" from="select_ln65" to="icmp_ln1651_2" fromId="18" toId="21">
</dataflow>
<dataflow id="199" from="select_ln65_1" to="icmp_ln1651_2" fromId="20" toId="21">
</dataflow>
<dataflow id="200" from="icmp_ln1651_2" to="xor_ln1651_2" fromId="21" toId="22">
</dataflow>
<dataflow id="201" from="StgValue_188" to="xor_ln1651_2" fromId="188" toId="22">
</dataflow>
<dataflow id="202" from="xor_ln1651_2" to="select_ln65_2" fromId="22" toId="23">
</dataflow>
<dataflow id="203" from="select_ln65" to="select_ln65_2" fromId="18" toId="23">
</dataflow>
<dataflow id="204" from="select_ln65_1" to="select_ln65_2" fromId="20" toId="23">
</dataflow>
<dataflow id="205" from="select_ln65_2" to="icmp_ln1651_3" fromId="23" toId="24">
</dataflow>
<dataflow id="206" from="trunc_ln199_4" to="icmp_ln1651_3" fromId="12" toId="24">
</dataflow>
<dataflow id="207" from="icmp_ln1651_3" to="xor_ln1651_3" fromId="24" toId="25">
</dataflow>
<dataflow id="208" from="StgValue_188" to="xor_ln1651_3" fromId="188" toId="25">
</dataflow>
<dataflow id="209" from="xor_ln1651_3" to="x_max_V" fromId="25" toId="26">
</dataflow>
<dataflow id="210" from="select_ln65_2" to="x_max_V" fromId="23" toId="26">
</dataflow>
<dataflow id="211" from="trunc_ln199_4" to="x_max_V" fromId="12" toId="26">
</dataflow>
<dataflow id="212" from="trunc_ln199" to="sext_ln1348" fromId="10" toId="27">
</dataflow>
<dataflow id="213" from="x_max_V" to="sext_ln1348_1" fromId="26" toId="28">
</dataflow>
<dataflow id="214" from="sext_ln1348" to="ret_V" fromId="27" toId="29">
</dataflow>
<dataflow id="215" from="sext_ln1348_1" to="ret_V" fromId="28" toId="29">
</dataflow>
<dataflow id="217" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_16" fromId="216" toId="30">
</dataflow>
<dataflow id="218" from="ret_V" to="p_Result_16" fromId="29" toId="30">
</dataflow>
<dataflow id="219" from="StgValue_173" to="p_Result_16" fromId="173" toId="30">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_17" fromId="216" toId="31">
</dataflow>
<dataflow id="221" from="ret_V" to="p_Result_17" fromId="29" toId="31">
</dataflow>
<dataflow id="223" from="StgValue_222" to="p_Result_17" fromId="222" toId="31">
</dataflow>
<dataflow id="224" from="p_Result_16" to="xor_ln895" fromId="30" toId="32">
</dataflow>
<dataflow id="225" from="StgValue_188" to="xor_ln895" fromId="188" toId="32">
</dataflow>
<dataflow id="226" from="p_Result_17" to="overflow" fromId="31" toId="33">
</dataflow>
<dataflow id="227" from="xor_ln895" to="overflow" fromId="32" toId="33">
</dataflow>
<dataflow id="228" from="p_Result_16" to="xor_ln302" fromId="30" toId="34">
</dataflow>
<dataflow id="229" from="p_Result_17" to="xor_ln302" fromId="31" toId="34">
</dataflow>
<dataflow id="230" from="tmp" to="sext_ln1348_2" fromId="13" toId="35">
</dataflow>
<dataflow id="231" from="sext_ln1348_2" to="ret_V_1" fromId="35" toId="36">
</dataflow>
<dataflow id="232" from="sext_ln1348_1" to="ret_V_1" fromId="28" toId="36">
</dataflow>
<dataflow id="233" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_18" fromId="216" toId="37">
</dataflow>
<dataflow id="234" from="ret_V_1" to="p_Result_18" fromId="36" toId="37">
</dataflow>
<dataflow id="235" from="StgValue_173" to="p_Result_18" fromId="173" toId="37">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_19" fromId="216" toId="38">
</dataflow>
<dataflow id="237" from="ret_V_1" to="p_Result_19" fromId="36" toId="38">
</dataflow>
<dataflow id="238" from="StgValue_222" to="p_Result_19" fromId="222" toId="38">
</dataflow>
<dataflow id="239" from="p_Result_18" to="xor_ln895_1" fromId="37" toId="39">
</dataflow>
<dataflow id="240" from="StgValue_188" to="xor_ln895_1" fromId="188" toId="39">
</dataflow>
<dataflow id="241" from="p_Result_19" to="overflow_1" fromId="38" toId="40">
</dataflow>
<dataflow id="242" from="xor_ln895_1" to="overflow_1" fromId="39" toId="40">
</dataflow>
<dataflow id="243" from="p_Result_18" to="xor_ln302_1" fromId="37" toId="41">
</dataflow>
<dataflow id="244" from="p_Result_19" to="xor_ln302_1" fromId="38" toId="41">
</dataflow>
<dataflow id="245" from="tmp_s" to="sext_ln1348_3" fromId="14" toId="42">
</dataflow>
<dataflow id="246" from="sext_ln1348_3" to="ret_V_2" fromId="42" toId="43">
</dataflow>
<dataflow id="247" from="sext_ln1348_1" to="ret_V_2" fromId="28" toId="43">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_20" fromId="216" toId="44">
</dataflow>
<dataflow id="249" from="ret_V_2" to="p_Result_20" fromId="43" toId="44">
</dataflow>
<dataflow id="250" from="StgValue_173" to="p_Result_20" fromId="173" toId="44">
</dataflow>
<dataflow id="251" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_21" fromId="216" toId="45">
</dataflow>
<dataflow id="252" from="ret_V_2" to="p_Result_21" fromId="43" toId="45">
</dataflow>
<dataflow id="253" from="StgValue_222" to="p_Result_21" fromId="222" toId="45">
</dataflow>
<dataflow id="254" from="p_Result_20" to="xor_ln895_2" fromId="44" toId="46">
</dataflow>
<dataflow id="255" from="StgValue_188" to="xor_ln895_2" fromId="188" toId="46">
</dataflow>
<dataflow id="256" from="p_Result_21" to="overflow_2" fromId="45" toId="47">
</dataflow>
<dataflow id="257" from="xor_ln895_2" to="overflow_2" fromId="46" toId="47">
</dataflow>
<dataflow id="258" from="p_Result_20" to="xor_ln302_2" fromId="44" toId="48">
</dataflow>
<dataflow id="259" from="p_Result_21" to="xor_ln302_2" fromId="45" toId="48">
</dataflow>
<dataflow id="260" from="trunc_ln199_3" to="sext_ln1348_4" fromId="11" toId="49">
</dataflow>
<dataflow id="261" from="sext_ln1348_4" to="ret_V_3" fromId="49" toId="50">
</dataflow>
<dataflow id="262" from="sext_ln1348_1" to="ret_V_3" fromId="28" toId="50">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_22" fromId="216" toId="51">
</dataflow>
<dataflow id="264" from="ret_V_3" to="p_Result_22" fromId="50" toId="51">
</dataflow>
<dataflow id="265" from="StgValue_173" to="p_Result_22" fromId="173" toId="51">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_23" fromId="216" toId="52">
</dataflow>
<dataflow id="267" from="ret_V_3" to="p_Result_23" fromId="50" toId="52">
</dataflow>
<dataflow id="268" from="StgValue_222" to="p_Result_23" fromId="222" toId="52">
</dataflow>
<dataflow id="269" from="p_Result_22" to="xor_ln895_3" fromId="51" toId="53">
</dataflow>
<dataflow id="270" from="StgValue_188" to="xor_ln895_3" fromId="188" toId="53">
</dataflow>
<dataflow id="271" from="p_Result_23" to="overflow_3" fromId="52" toId="54">
</dataflow>
<dataflow id="272" from="xor_ln895_3" to="overflow_3" fromId="53" toId="54">
</dataflow>
<dataflow id="273" from="p_Result_22" to="xor_ln302_3" fromId="51" toId="55">
</dataflow>
<dataflow id="274" from="p_Result_23" to="xor_ln302_3" fromId="52" toId="55">
</dataflow>
<dataflow id="275" from="trunc_ln199_4" to="sext_ln1348_5" fromId="12" toId="56">
</dataflow>
<dataflow id="276" from="sext_ln1348_5" to="ret_V_4" fromId="56" toId="57">
</dataflow>
<dataflow id="277" from="sext_ln1348_1" to="ret_V_4" fromId="28" toId="57">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_24" fromId="216" toId="58">
</dataflow>
<dataflow id="279" from="ret_V_4" to="p_Result_24" fromId="57" toId="58">
</dataflow>
<dataflow id="280" from="StgValue_173" to="p_Result_24" fromId="173" toId="58">
</dataflow>
<dataflow id="281" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_25" fromId="216" toId="59">
</dataflow>
<dataflow id="282" from="ret_V_4" to="p_Result_25" fromId="57" toId="59">
</dataflow>
<dataflow id="283" from="StgValue_222" to="p_Result_25" fromId="222" toId="59">
</dataflow>
<dataflow id="284" from="p_Result_24" to="xor_ln895_4" fromId="58" toId="60">
</dataflow>
<dataflow id="285" from="StgValue_188" to="xor_ln895_4" fromId="188" toId="60">
</dataflow>
<dataflow id="286" from="p_Result_25" to="overflow_4" fromId="59" toId="61">
</dataflow>
<dataflow id="287" from="xor_ln895_4" to="overflow_4" fromId="60" toId="61">
</dataflow>
<dataflow id="288" from="p_Result_24" to="xor_ln302_4" fromId="58" toId="62">
</dataflow>
<dataflow id="289" from="p_Result_25" to="xor_ln302_4" fromId="59" toId="62">
</dataflow>
<dataflow id="290" from="overflow" to="select_ln346" fromId="33" toId="63">
</dataflow>
<dataflow id="292" from="StgValue_291" to="select_ln346" fromId="291" toId="63">
</dataflow>
<dataflow id="294" from="StgValue_293" to="select_ln346" fromId="293" toId="63">
</dataflow>
<dataflow id="296" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_3" fromId="295" toId="64">
</dataflow>
<dataflow id="297" from="ret_V" to="tmp_3" fromId="29" toId="64">
</dataflow>
<dataflow id="299" from="StgValue_298" to="tmp_3" fromId="298" toId="64">
</dataflow>
<dataflow id="300" from="StgValue_222" to="tmp_3" fromId="222" toId="64">
</dataflow>
<dataflow id="301" from="xor_ln302" to="p_Result_s" fromId="34" toId="65">
</dataflow>
<dataflow id="302" from="select_ln346" to="p_Result_s" fromId="63" toId="65">
</dataflow>
<dataflow id="303" from="tmp_3" to="p_Result_s" fromId="64" toId="65">
</dataflow>
<dataflow id="304" from="p_Result_s" to="zext_ln225" fromId="65" toId="66">
</dataflow>
<dataflow id="305" from="exp_table" to="exp_table_addr" fromId="152" toId="67">
</dataflow>
<dataflow id="307" from="StgValue_306" to="exp_table_addr" fromId="306" toId="67">
</dataflow>
<dataflow id="308" from="zext_ln225" to="exp_table_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="309" from="exp_table_addr" to="r_V" fromId="67" toId="68">
</dataflow>
<dataflow id="310" from="overflow_1" to="select_ln346_1" fromId="40" toId="69">
</dataflow>
<dataflow id="311" from="StgValue_291" to="select_ln346_1" fromId="291" toId="69">
</dataflow>
<dataflow id="312" from="StgValue_293" to="select_ln346_1" fromId="293" toId="69">
</dataflow>
<dataflow id="313" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_4" fromId="295" toId="70">
</dataflow>
<dataflow id="314" from="ret_V_1" to="tmp_4" fromId="36" toId="70">
</dataflow>
<dataflow id="315" from="StgValue_298" to="tmp_4" fromId="298" toId="70">
</dataflow>
<dataflow id="316" from="StgValue_222" to="tmp_4" fromId="222" toId="70">
</dataflow>
<dataflow id="317" from="xor_ln302_1" to="p_Result_12" fromId="41" toId="71">
</dataflow>
<dataflow id="318" from="select_ln346_1" to="p_Result_12" fromId="69" toId="71">
</dataflow>
<dataflow id="319" from="tmp_4" to="p_Result_12" fromId="70" toId="71">
</dataflow>
<dataflow id="320" from="p_Result_12" to="zext_ln225_1" fromId="71" toId="72">
</dataflow>
<dataflow id="321" from="exp_table" to="exp_table_addr_1" fromId="152" toId="73">
</dataflow>
<dataflow id="322" from="StgValue_306" to="exp_table_addr_1" fromId="306" toId="73">
</dataflow>
<dataflow id="323" from="zext_ln225_1" to="exp_table_addr_1" fromId="72" toId="73">
</dataflow>
<dataflow id="324" from="exp_table_addr_1" to="r_V_1" fromId="73" toId="74">
</dataflow>
<dataflow id="325" from="overflow_2" to="select_ln346_2" fromId="47" toId="75">
</dataflow>
<dataflow id="326" from="StgValue_291" to="select_ln346_2" fromId="291" toId="75">
</dataflow>
<dataflow id="327" from="StgValue_293" to="select_ln346_2" fromId="293" toId="75">
</dataflow>
<dataflow id="328" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_5" fromId="295" toId="76">
</dataflow>
<dataflow id="329" from="ret_V_2" to="tmp_5" fromId="43" toId="76">
</dataflow>
<dataflow id="330" from="StgValue_298" to="tmp_5" fromId="298" toId="76">
</dataflow>
<dataflow id="331" from="StgValue_222" to="tmp_5" fromId="222" toId="76">
</dataflow>
<dataflow id="332" from="xor_ln302_2" to="p_Result_13" fromId="48" toId="77">
</dataflow>
<dataflow id="333" from="select_ln346_2" to="p_Result_13" fromId="75" toId="77">
</dataflow>
<dataflow id="334" from="tmp_5" to="p_Result_13" fromId="76" toId="77">
</dataflow>
<dataflow id="335" from="p_Result_13" to="zext_ln225_2" fromId="77" toId="78">
</dataflow>
<dataflow id="336" from="exp_table" to="exp_table_addr_2" fromId="152" toId="79">
</dataflow>
<dataflow id="337" from="StgValue_306" to="exp_table_addr_2" fromId="306" toId="79">
</dataflow>
<dataflow id="338" from="zext_ln225_2" to="exp_table_addr_2" fromId="78" toId="79">
</dataflow>
<dataflow id="339" from="exp_table_addr_2" to="r_V_2" fromId="79" toId="80">
</dataflow>
<dataflow id="340" from="overflow_3" to="select_ln346_3" fromId="54" toId="81">
</dataflow>
<dataflow id="341" from="StgValue_291" to="select_ln346_3" fromId="291" toId="81">
</dataflow>
<dataflow id="342" from="StgValue_293" to="select_ln346_3" fromId="293" toId="81">
</dataflow>
<dataflow id="343" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_6" fromId="295" toId="82">
</dataflow>
<dataflow id="344" from="ret_V_3" to="tmp_6" fromId="50" toId="82">
</dataflow>
<dataflow id="345" from="StgValue_298" to="tmp_6" fromId="298" toId="82">
</dataflow>
<dataflow id="346" from="StgValue_222" to="tmp_6" fromId="222" toId="82">
</dataflow>
<dataflow id="347" from="xor_ln302_3" to="p_Result_14" fromId="55" toId="83">
</dataflow>
<dataflow id="348" from="select_ln346_3" to="p_Result_14" fromId="81" toId="83">
</dataflow>
<dataflow id="349" from="tmp_6" to="p_Result_14" fromId="82" toId="83">
</dataflow>
<dataflow id="350" from="p_Result_14" to="zext_ln225_3" fromId="83" toId="84">
</dataflow>
<dataflow id="351" from="exp_table" to="exp_table_addr_3" fromId="152" toId="85">
</dataflow>
<dataflow id="352" from="StgValue_306" to="exp_table_addr_3" fromId="306" toId="85">
</dataflow>
<dataflow id="353" from="zext_ln225_3" to="exp_table_addr_3" fromId="84" toId="85">
</dataflow>
<dataflow id="354" from="exp_table_addr_3" to="r_V_3" fromId="85" toId="86">
</dataflow>
<dataflow id="355" from="overflow_4" to="select_ln346_4" fromId="61" toId="87">
</dataflow>
<dataflow id="356" from="StgValue_291" to="select_ln346_4" fromId="291" toId="87">
</dataflow>
<dataflow id="357" from="StgValue_293" to="select_ln346_4" fromId="293" toId="87">
</dataflow>
<dataflow id="358" from="_ssdm_op_PartSelect.i10.i17.i32.i32" to="tmp_7" fromId="295" toId="88">
</dataflow>
<dataflow id="359" from="ret_V_4" to="tmp_7" fromId="57" toId="88">
</dataflow>
<dataflow id="360" from="StgValue_298" to="tmp_7" fromId="298" toId="88">
</dataflow>
<dataflow id="361" from="StgValue_222" to="tmp_7" fromId="222" toId="88">
</dataflow>
<dataflow id="362" from="xor_ln302_4" to="p_Result_15" fromId="62" toId="89">
</dataflow>
<dataflow id="363" from="select_ln346_4" to="p_Result_15" fromId="87" toId="89">
</dataflow>
<dataflow id="364" from="tmp_7" to="p_Result_15" fromId="88" toId="89">
</dataflow>
<dataflow id="365" from="p_Result_15" to="zext_ln225_4" fromId="89" toId="90">
</dataflow>
<dataflow id="366" from="exp_table" to="exp_table_addr_4" fromId="152" toId="91">
</dataflow>
<dataflow id="367" from="StgValue_306" to="exp_table_addr_4" fromId="306" toId="91">
</dataflow>
<dataflow id="368" from="zext_ln225_4" to="exp_table_addr_4" fromId="90" toId="91">
</dataflow>
<dataflow id="369" from="exp_table_addr_4" to="r_V_4" fromId="91" toId="92">
</dataflow>
<dataflow id="370" from="exp_table_addr" to="r_V" fromId="67" toId="93">
</dataflow>
<dataflow id="371" from="exp_table_addr_1" to="r_V_1" fromId="73" toId="94">
</dataflow>
<dataflow id="372" from="exp_table_addr_2" to="r_V_2" fromId="79" toId="95">
</dataflow>
<dataflow id="373" from="exp_table_addr_3" to="r_V_3" fromId="85" toId="96">
</dataflow>
<dataflow id="374" from="exp_table_addr_4" to="r_V_4" fromId="91" toId="97">
</dataflow>
<dataflow id="375" from="r_V_3" to="add_ln813_1" fromId="96" toId="98">
</dataflow>
<dataflow id="376" from="r_V_4" to="add_ln813_1" fromId="97" toId="98">
</dataflow>
<dataflow id="377" from="add_ln813_1" to="add_ln813_2" fromId="98" toId="99">
</dataflow>
<dataflow id="378" from="r_V_2" to="add_ln813_2" fromId="95" toId="99">
</dataflow>
<dataflow id="379" from="r_V_1" to="add_ln813" fromId="94" toId="100">
</dataflow>
<dataflow id="380" from="r_V" to="add_ln813" fromId="93" toId="100">
</dataflow>
<dataflow id="381" from="add_ln813_2" to="exp_sum_V" fromId="99" toId="101">
</dataflow>
<dataflow id="382" from="add_ln813" to="exp_sum_V" fromId="100" toId="101">
</dataflow>
<dataflow id="384" from="_ssdm_op_PartSelect.i10.i18.i32.i32" to="p_Result_5" fromId="383" toId="102">
</dataflow>
<dataflow id="385" from="exp_sum_V" to="p_Result_5" fromId="101" toId="102">
</dataflow>
<dataflow id="387" from="StgValue_386" to="p_Result_5" fromId="386" toId="102">
</dataflow>
<dataflow id="389" from="StgValue_388" to="p_Result_5" fromId="388" toId="102">
</dataflow>
<dataflow id="390" from="p_Result_5" to="zext_ln235" fromId="102" toId="103">
</dataflow>
<dataflow id="391" from="invert_table" to="invert_table_addr" fromId="153" toId="104">
</dataflow>
<dataflow id="392" from="StgValue_306" to="invert_table_addr" fromId="306" toId="104">
</dataflow>
<dataflow id="393" from="zext_ln235" to="invert_table_addr" fromId="103" toId="104">
</dataflow>
<dataflow id="394" from="invert_table_addr" to="inv_exp_sum_V" fromId="104" toId="105">
</dataflow>
<dataflow id="395" from="invert_table_addr" to="inv_exp_sum_V" fromId="104" toId="106">
</dataflow>
<dataflow id="396" from="inv_exp_sum_V" to="sext_ln1273" fromId="106" toId="107">
</dataflow>
<dataflow id="397" from="r_V" to="sext_ln1273_1" fromId="93" toId="108">
</dataflow>
<dataflow id="398" from="sext_ln1273" to="mul_ln1270" fromId="107" toId="109">
</dataflow>
<dataflow id="399" from="sext_ln1273_1" to="mul_ln1270" fromId="108" toId="109">
</dataflow>
<dataflow id="401" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln2" fromId="400" toId="110">
</dataflow>
<dataflow id="402" from="mul_ln1270" to="trunc_ln2" fromId="109" toId="110">
</dataflow>
<dataflow id="404" from="StgValue_403" to="trunc_ln2" fromId="403" toId="110">
</dataflow>
<dataflow id="406" from="StgValue_405" to="trunc_ln2" fromId="405" toId="110">
</dataflow>
<dataflow id="407" from="r_V_1" to="sext_ln1273_2" fromId="94" toId="111">
</dataflow>
<dataflow id="408" from="sext_ln1273" to="mul_ln1270_1" fromId="107" toId="112">
</dataflow>
<dataflow id="409" from="sext_ln1273_2" to="mul_ln1270_1" fromId="111" toId="112">
</dataflow>
<dataflow id="410" from="r_V_2" to="sext_ln1273_3" fromId="95" toId="113">
</dataflow>
<dataflow id="411" from="sext_ln1273" to="mul_ln1270_2" fromId="107" toId="114">
</dataflow>
<dataflow id="412" from="sext_ln1273_3" to="mul_ln1270_2" fromId="113" toId="114">
</dataflow>
<dataflow id="413" from="r_V_3" to="sext_ln1273_4" fromId="96" toId="115">
</dataflow>
<dataflow id="414" from="sext_ln1273" to="mul_ln1270_3" fromId="107" toId="116">
</dataflow>
<dataflow id="415" from="sext_ln1273_4" to="mul_ln1270_3" fromId="115" toId="116">
</dataflow>
<dataflow id="416" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln818_1" fromId="400" toId="117">
</dataflow>
<dataflow id="417" from="mul_ln1270_3" to="trunc_ln818_1" fromId="116" toId="117">
</dataflow>
<dataflow id="418" from="StgValue_403" to="trunc_ln818_1" fromId="403" toId="117">
</dataflow>
<dataflow id="419" from="StgValue_405" to="trunc_ln818_1" fromId="405" toId="117">
</dataflow>
<dataflow id="420" from="r_V_4" to="sext_ln1273_5" fromId="97" toId="118">
</dataflow>
<dataflow id="421" from="sext_ln1273" to="mul_ln1270_4" fromId="107" toId="119">
</dataflow>
<dataflow id="422" from="sext_ln1273_5" to="mul_ln1270_4" fromId="118" toId="119">
</dataflow>
<dataflow id="423" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln818_2" fromId="400" toId="120">
</dataflow>
<dataflow id="424" from="mul_ln1270_4" to="trunc_ln818_2" fromId="119" toId="120">
</dataflow>
<dataflow id="425" from="StgValue_403" to="trunc_ln818_2" fromId="403" toId="120">
</dataflow>
<dataflow id="426" from="StgValue_405" to="trunc_ln818_2" fromId="405" toId="120">
</dataflow>
<dataflow id="427" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_1" fromId="400" toId="121">
</dataflow>
<dataflow id="428" from="mul_ln1270_2" to="tmp_1" fromId="114" toId="121">
</dataflow>
<dataflow id="429" from="StgValue_403" to="tmp_1" fromId="403" toId="121">
</dataflow>
<dataflow id="430" from="StgValue_405" to="tmp_1" fromId="405" toId="121">
</dataflow>
<dataflow id="431" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_2" fromId="400" toId="122">
</dataflow>
<dataflow id="432" from="mul_ln1270_1" to="tmp_2" fromId="112" toId="122">
</dataflow>
<dataflow id="433" from="StgValue_403" to="tmp_2" fromId="403" toId="122">
</dataflow>
<dataflow id="434" from="StgValue_405" to="tmp_2" fromId="405" toId="122">
</dataflow>
<dataflow id="436" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="435" toId="123">
</dataflow>
<dataflow id="437" from="output_r" to="specinterface_ln0" fromId="151" toId="123">
</dataflow>
<dataflow id="439" from="empty_20" to="specinterface_ln0" fromId="438" toId="123">
</dataflow>
<dataflow id="441" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="442" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="444" from="empty_18" to="specinterface_ln0" fromId="443" toId="123">
</dataflow>
<dataflow id="445" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="446" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="447" from="empty_18" to="specinterface_ln0" fromId="443" toId="123">
</dataflow>
<dataflow id="448" from="empty_18" to="specinterface_ln0" fromId="443" toId="123">
</dataflow>
<dataflow id="449" from="empty_18" to="specinterface_ln0" fromId="443" toId="123">
</dataflow>
<dataflow id="450" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="451" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="452" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="453" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="454" from="empty_18" to="specinterface_ln0" fromId="443" toId="123">
</dataflow>
<dataflow id="455" from="empty_18" to="specinterface_ln0" fromId="443" toId="123">
</dataflow>
<dataflow id="457" from="StgValue_456" to="specinterface_ln0" fromId="456" toId="123">
</dataflow>
<dataflow id="458" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="123">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="435" toId="124">
</dataflow>
<dataflow id="460" from="layer11_out" to="specinterface_ln0" fromId="150" toId="124">
</dataflow>
<dataflow id="461" from="empty_20" to="specinterface_ln0" fromId="438" toId="124">
</dataflow>
<dataflow id="462" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="463" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="464" from="empty_18" to="specinterface_ln0" fromId="443" toId="124">
</dataflow>
<dataflow id="465" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="466" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="467" from="empty_18" to="specinterface_ln0" fromId="443" toId="124">
</dataflow>
<dataflow id="468" from="empty_18" to="specinterface_ln0" fromId="443" toId="124">
</dataflow>
<dataflow id="469" from="empty_18" to="specinterface_ln0" fromId="443" toId="124">
</dataflow>
<dataflow id="470" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="471" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="472" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="473" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="474" from="empty_18" to="specinterface_ln0" fromId="443" toId="124">
</dataflow>
<dataflow id="475" from="empty_18" to="specinterface_ln0" fromId="443" toId="124">
</dataflow>
<dataflow id="476" from="StgValue_456" to="specinterface_ln0" fromId="456" toId="124">
</dataflow>
<dataflow id="477" from="StgValue_440" to="specinterface_ln0" fromId="440" toId="124">
</dataflow>
<dataflow id="479" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="478" toId="125">
</dataflow>
<dataflow id="481" from="empty_14" to="rbegin1" fromId="480" toId="125">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="482" toId="126">
</dataflow>
<dataflow id="485" from="StgValue_484" to="specresourcelimit_ln245" fromId="484" toId="126">
</dataflow>
<dataflow id="487" from="empty_19" to="specresourcelimit_ln245" fromId="486" toId="126">
</dataflow>
<dataflow id="488" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="126">
</dataflow>
<dataflow id="489" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="126">
</dataflow>
<dataflow id="490" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="126">
</dataflow>
<dataflow id="492" from="_ssdm_op_SpecRegionEnd" to="rend20" fromId="491" toId="127">
</dataflow>
<dataflow id="493" from="empty_14" to="rend20" fromId="480" toId="127">
</dataflow>
<dataflow id="494" from="rbegin1" to="rend20" fromId="125" toId="127">
</dataflow>
<dataflow id="495" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="478" toId="128">
</dataflow>
<dataflow id="497" from="empty_15" to="rbegin2" fromId="496" toId="128">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="482" toId="129">
</dataflow>
<dataflow id="499" from="StgValue_484" to="specresourcelimit_ln245" fromId="484" toId="129">
</dataflow>
<dataflow id="500" from="empty_19" to="specresourcelimit_ln245" fromId="486" toId="129">
</dataflow>
<dataflow id="501" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="129">
</dataflow>
<dataflow id="502" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="129">
</dataflow>
<dataflow id="503" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="129">
</dataflow>
<dataflow id="504" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="491" toId="130">
</dataflow>
<dataflow id="505" from="empty_15" to="rend18" fromId="496" toId="130">
</dataflow>
<dataflow id="506" from="rbegin2" to="rend18" fromId="128" toId="130">
</dataflow>
<dataflow id="507" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="478" toId="131">
</dataflow>
<dataflow id="509" from="empty_16" to="rbegin3" fromId="508" toId="131">
</dataflow>
<dataflow id="510" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="482" toId="132">
</dataflow>
<dataflow id="511" from="StgValue_484" to="specresourcelimit_ln245" fromId="484" toId="132">
</dataflow>
<dataflow id="512" from="empty_19" to="specresourcelimit_ln245" fromId="486" toId="132">
</dataflow>
<dataflow id="513" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="132">
</dataflow>
<dataflow id="514" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="132">
</dataflow>
<dataflow id="515" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="132">
</dataflow>
<dataflow id="516" from="_ssdm_op_SpecRegionEnd" to="rend16" fromId="491" toId="133">
</dataflow>
<dataflow id="517" from="empty_16" to="rend16" fromId="508" toId="133">
</dataflow>
<dataflow id="518" from="rbegin3" to="rend16" fromId="131" toId="133">
</dataflow>
<dataflow id="519" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="478" toId="134">
</dataflow>
<dataflow id="521" from="empty_17" to="rbegin4" fromId="520" toId="134">
</dataflow>
<dataflow id="522" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="482" toId="135">
</dataflow>
<dataflow id="523" from="StgValue_484" to="specresourcelimit_ln245" fromId="484" toId="135">
</dataflow>
<dataflow id="524" from="empty_19" to="specresourcelimit_ln245" fromId="486" toId="135">
</dataflow>
<dataflow id="525" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="135">
</dataflow>
<dataflow id="526" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="135">
</dataflow>
<dataflow id="527" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="135">
</dataflow>
<dataflow id="528" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="491" toId="136">
</dataflow>
<dataflow id="529" from="empty_17" to="rend14" fromId="520" toId="136">
</dataflow>
<dataflow id="530" from="rbegin4" to="rend14" fromId="134" toId="136">
</dataflow>
<dataflow id="531" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="478" toId="137">
</dataflow>
<dataflow id="533" from="empty_9" to="rbegin" fromId="532" toId="137">
</dataflow>
<dataflow id="534" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln245" fromId="482" toId="138">
</dataflow>
<dataflow id="535" from="StgValue_484" to="specresourcelimit_ln245" fromId="484" toId="138">
</dataflow>
<dataflow id="536" from="empty_19" to="specresourcelimit_ln245" fromId="486" toId="138">
</dataflow>
<dataflow id="537" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="138">
</dataflow>
<dataflow id="538" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="138">
</dataflow>
<dataflow id="539" from="empty_18" to="specresourcelimit_ln245" fromId="443" toId="138">
</dataflow>
<dataflow id="540" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="491" toId="139">
</dataflow>
<dataflow id="541" from="empty_9" to="rend" fromId="532" toId="139">
</dataflow>
<dataflow id="542" from="rbegin" to="rend" fromId="137" toId="139">
</dataflow>
<dataflow id="544" from="_ssdm_op_BitConcatenate.i80.i16.i16.i16.i16.i16" to="p_0" fromId="543" toId="140">
</dataflow>
<dataflow id="545" from="trunc_ln818_2" to="p_0" fromId="120" toId="140">
</dataflow>
<dataflow id="546" from="trunc_ln818_1" to="p_0" fromId="117" toId="140">
</dataflow>
<dataflow id="547" from="tmp_1" to="p_0" fromId="121" toId="140">
</dataflow>
<dataflow id="548" from="tmp_2" to="p_0" fromId="122" toId="140">
</dataflow>
<dataflow id="549" from="trunc_ln2" to="p_0" fromId="110" toId="140">
</dataflow>
<dataflow id="551" from="_ssdm_op_Write.ap_fifo.volatile.i80P0A" to="write_ln246" fromId="550" toId="141">
</dataflow>
<dataflow id="552" from="output_r" to="write_ln246" fromId="151" toId="141">
</dataflow>
<dataflow id="553" from="p_0" to="write_ln246" fromId="140" toId="141">
</dataflow>
</dataflows>


</stg>
