Source Block: hdl/library/cordic_demod/cordic_demod.v@139:158@HdlStmProcess
    end
    endcase
  end
end

always @(posedge clk) begin
  case(state)
  STATE_SHIFT_LOAD: begin
    shift_counter <= step_counter;
  end
  STATE_SHIFT: begin
    shift_counter <= shift_counter - 1'b1;
  end
  endcase
end

always @(posedge clk)
begin
  case(state)
  STATE_IDLE:

Diff Content:
- 144 always @(posedge clk) begin
- 145   case(state)
- 146   STATE_SHIFT_LOAD: begin
- 147     shift_counter <= step_counter;
- 148   end
- 149   STATE_SHIFT: begin
- 150     shift_counter <= shift_counter - 1'b1;
- 152   endcase
- 153 end
+ 150   always @(posedge clk) begin
+ 150     case(state)
+ 150     STATE_SHIFT_LOAD: begin
+ 150       shift_counter <= step_counter;
+ 150     end
+ 150     STATE_SHIFT: begin
+ 150       shift_counter <= shift_counter - 1'b1;
+ 150     end
+ 150     endcase

Clone Blocks:
