{
  "module_name": "Kconfig",
  "hash_id": "d1a62eefca828e31642c351eef73e02b0fa1bd357251dd21364cb90f56ea6682",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mailbox/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nmenuconfig MAILBOX\n\tbool \"Mailbox Hardware Support\"\n\thelp\n\t  Mailbox is a framework to control hardware communication between\n\t  on-chip processors through queued messages and interrupt driven\n\t  signals. Say Y if your platform supports hardware mailboxes.\n\nif MAILBOX\n\nconfig APPLE_MAILBOX\n\ttristate \"Apple Mailbox driver\"\n\tdepends on ARCH_APPLE || (ARM64 && COMPILE_TEST)\n\tdefault ARCH_APPLE\n\thelp\n\t  Apple SoCs have various co-processors required for certain\n\t  peripherals to work (NVMe, display controller, etc.). This\n\t  driver adds support for the mailbox controller used to\n\t  communicate with those.\n\n\t  Say Y here if you have a Apple SoC.\n\nconfig ARM_MHU\n\ttristate \"ARM MHU Mailbox\"\n\tdepends on ARM_AMBA\n\thelp\n\t  Say Y here if you want to build the ARM MHU controller driver.\n\t  The controller has 3 mailbox channels, the last of which can be\n\t  used in Secure mode only.\n\nconfig ARM_MHU_V2\n\ttristate \"ARM MHUv2 Mailbox\"\n\tdepends on ARM_AMBA\n\thelp\n\t  Say Y here if you want to build the ARM MHUv2 controller driver,\n\t  which provides unidirectional mailboxes between processing elements.\n\nconfig IMX_MBOX\n\ttristate \"i.MX Mailbox\"\n\tdepends on ARCH_MXC || COMPILE_TEST\n\thelp\n\t  Mailbox implementation for i.MX Messaging Unit (MU).\n\nconfig PLATFORM_MHU\n\ttristate \"Platform MHU Mailbox\"\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\thelp\n\t  Say Y here if you want to build a platform specific variant MHU\n\t  controller driver.\n\t  The controller has a maximum of 3 mailbox channels, the last of\n\t  which can be used in Secure mode only.\n\nconfig PL320_MBOX\n\tbool \"ARM PL320 Mailbox\"\n\tdepends on ARM_AMBA\n\thelp\n\t  An implementation of the ARM PL320 Interprocessor Communication\n\t  Mailbox (IPCM), tailored for the Calxeda Highbank. It is used to\n\t  send short messages between Highbank's A9 cores and the EnergyCore\n\t  Management Engine, primarily for cpufreq. Say Y here if you want\n\t  to use the PL320 IPCM support.\n\nconfig ARMADA_37XX_RWTM_MBOX\n\ttristate \"Armada 37xx rWTM BIU Mailbox\"\n\tdepends on ARCH_MVEBU || COMPILE_TEST\n\tdepends on OF\n\thelp\n\t  Mailbox implementation for communication with the the firmware\n\t  running on the Cortex-M3 rWTM secure processor of the Armada 37xx\n\t  SOC. Say Y here if you are building for such a device (for example\n\t  the Turris Mox router).\n\nconfig OMAP2PLUS_MBOX\n\ttristate \"OMAP2+ Mailbox framework support\"\n\tdepends on ARCH_OMAP2PLUS || ARCH_K3\n\thelp\n\t  Mailbox implementation for OMAP family chips with hardware for\n\t  interprocessor communication involving DSP, IVA1.0 and IVA2 in\n\t  OMAP2/3; or IPU, IVA HD and DSP in OMAP4/5. Say Y here if you\n\t  want to use OMAP2+ Mailbox framework support.\n\nconfig OMAP_MBOX_KFIFO_SIZE\n\tint \"Mailbox kfifo default buffer size (bytes)\"\n\tdepends on OMAP2PLUS_MBOX\n\tdefault 256\n\thelp\n\t  Specify the default size of mailbox's kfifo buffers (bytes).\n\t  This can also be changed at runtime (via the mbox_kfifo_size\n\t  module parameter).\n\nconfig ROCKCHIP_MBOX\n\tbool \"Rockchip Soc Integrated Mailbox Support\"\n\tdepends on ARCH_ROCKCHIP || COMPILE_TEST\n\thelp\n\t  This driver provides support for inter-processor communication\n\t  between CPU cores and MCU processor on Some Rockchip SOCs.\n\t  Please check it that the Soc you use have Mailbox hardware.\n\t  Say Y here if you want to use the Rockchip Mailbox support.\n\nconfig PCC\n\tbool \"Platform Communication Channel Driver\"\n\tdepends on ACPI\n\tdefault n\n\thelp\n\t  ACPI 5.0+ spec defines a generic mode of communication\n\t  between the OS and a platform such as the BMC. This medium\n\t  (PCC) is typically used by CPPC (ACPI CPU Performance management),\n\t  RAS (ACPI reliability protocol) and MPST (ACPI Memory power\n\t  states). Select this driver if your platform implements the\n\t  PCC clients mentioned above.\n\nconfig ALTERA_MBOX\n\ttristate \"Altera Mailbox\"\n\tdepends on HAS_IOMEM\n\thelp\n\t  An implementation of the Altera Mailbox soft core. It is used\n\t  to send message between processors. Say Y here if you want to use the\n\t  Altera mailbox support.\n\nconfig BCM2835_MBOX\n\ttristate \"BCM2835 Mailbox\"\n\tdepends on ARCH_BCM2835\n\thelp\n\t  An implementation of the BCM2385 Mailbox.  It is used to invoke\n\t  the services of the Videocore. Say Y here if you want to use the\n\t  BCM2835 Mailbox.\n\nconfig STI_MBOX\n\ttristate \"STI Mailbox framework support\"\n\tdepends on ARCH_STI && OF\n\thelp\n\t  Mailbox implementation for STMicroelectonics family chips with\n\t  hardware for interprocessor communication.\n\nconfig TI_MESSAGE_MANAGER\n\ttristate \"Texas Instruments Message Manager Driver\"\n\tdepends on ARCH_KEYSTONE || ARCH_K3\n\tdefault ARCH_K3\n\thelp\n\t  An implementation of Message Manager slave driver for Keystone\n\t  and K3 architecture SoCs from Texas Instruments. Message Manager\n\t  is a communication entity found on few of Texas Instrument's keystone\n\t  and K3 architecture SoCs. These may be used for communication between\n\t  multiple processors within the SoC. Select this driver if your\n\t  platform has support for the hardware block.\n\nconfig HI3660_MBOX\n\ttristate \"Hi3660 Mailbox\" if EXPERT\n\tdepends on (ARCH_HISI || COMPILE_TEST)\n\tdepends on OF\n\tdefault ARCH_HISI\n\thelp\n\t  An implementation of the hi3660 mailbox. It is used to send message\n\t  between application processors and other processors/MCU/DSP. Select\n\t  Y here if you want to use Hi3660 mailbox controller.\n\nconfig HI6220_MBOX\n\ttristate \"Hi6220 Mailbox\" if EXPERT\n\tdepends on (ARCH_HISI || COMPILE_TEST)\n\tdepends on OF\n\tdefault ARCH_HISI\n\thelp\n\t  An implementation of the hi6220 mailbox. It is used to send message\n\t  between application processors and MCU. Say Y here if you want to\n\t  build Hi6220 mailbox controller driver.\n\nconfig MAILBOX_TEST\n\ttristate \"Mailbox Test Client\"\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\thelp\n\t  Test client to help with testing new Controller driver\n\t  implementations.\n\nconfig POLARFIRE_SOC_MAILBOX\n\ttristate \"PolarFire SoC (MPFS) Mailbox\"\n\tdepends on HAS_IOMEM\n\tdepends on ARCH_MICROCHIP_POLARFIRE || COMPILE_TEST\n\thelp\n\t  This driver adds support for the PolarFire SoC (MPFS) mailbox controller.\n\n\t  To compile this driver as a module, choose M here. the\n\t  module will be called mailbox-mpfs.\n\n\t  If unsure, say N.\n\nconfig QCOM_APCS_IPC\n\ttristate \"Qualcomm APCS IPC driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  Say y here to enable support for the APCS IPC mailbox driver,\n\t  providing an interface for invoking the inter-process communication\n\t  signals from the application processor to other masters.\n\nconfig TEGRA_HSP_MBOX\n\tbool \"Tegra HSP (Hardware Synchronization Primitives) Driver\"\n\tdepends on ARCH_TEGRA\n\thelp\n\t  The Tegra HSP driver is used for the interprocessor communication\n\t  between different remote processors and host processors on Tegra186\n\t  and later SoCs. Say Y here if you want to have this support.\n\t  If unsure say N.\n\nconfig XGENE_SLIMPRO_MBOX\n\ttristate \"APM SoC X-Gene SLIMpro Mailbox Controller\"\n\tdepends on ARCH_XGENE\n\thelp\n\t  An implementation of the APM X-Gene Interprocessor Communication\n\t  Mailbox (IPCM) between the ARM 64-bit cores and SLIMpro controller.\n\t  It is used to send short messages between ARM64-bit cores and\n\t  the SLIMpro Management Engine, primarily for PM. Say Y here if you\n\t  want to use the APM X-Gene SLIMpro IPCM support.\n\nconfig BCM_PDC_MBOX\n\ttristate \"Broadcom FlexSparx DMA Mailbox\"\n\tdepends on ARCH_BCM_IPROC || COMPILE_TEST\n\thelp\n\t  Mailbox implementation for the Broadcom FlexSparx DMA ring manager,\n\t  which provides access to various offload engines on Broadcom\n\t  SoCs, including FA2/FA+ on Northstar Plus and PDC on Northstar 2.\n\nconfig BCM_FLEXRM_MBOX\n\ttristate \"Broadcom FlexRM Mailbox\"\n\tdepends on ARM64\n\tdepends on ARCH_BCM_IPROC || COMPILE_TEST\n\tselect GENERIC_MSI_IRQ\n\tdefault m if ARCH_BCM_IPROC\n\thelp\n\t  Mailbox implementation of the Broadcom FlexRM ring manager,\n\t  which provides access to various offload engines on Broadcom\n\t  SoCs. Say Y here if you want to use the Broadcom FlexRM.\n\nconfig STM32_IPCC\n\ttristate \"STM32 IPCC Mailbox\"\n\tdepends on MACH_STM32MP157 || COMPILE_TEST\n\thelp\n\t  Mailbox implementation for STMicroelectonics STM32 family chips\n\t  with hardware for Inter-Processor Communication Controller (IPCC)\n\t  between processors. Say Y here if you want to have this support.\n\nconfig MTK_ADSP_MBOX\n\ttristate \"MediaTek ADSP Mailbox Controller\"\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\thelp\n          Say yes here to add support for \"MediaTek ADSP Mailbox Controller.\n          This mailbox driver is used to send notification or short message\n          between processors with ADSP. It will place the message to share\n\t  buffer and will access the ipc control.\n\nconfig MTK_CMDQ_MBOX\n\ttristate \"MediaTek CMDQ Mailbox Support\"\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\tselect MTK_INFRACFG\n\thelp\n\t  Say yes here to add support for the MediaTek Command Queue (CMDQ)\n\t  mailbox driver. The CMDQ is used to help read/write registers with\n\t  critical time limitation, such as updating display configuration\n\t  during the vblank.\n\nconfig ZYNQMP_IPI_MBOX\n\ttristate \"Xilinx ZynqMP IPI Mailbox\"\n\tdepends on ARCH_ZYNQMP && OF\n\thelp\n\t  Say yes here to add support for Xilinx IPI mailbox driver.\n\t  This mailbox driver is used to send notification or short message\n\t  between processors with Xilinx ZynqMP IPI. It will place the\n\t  message to the IPI buffer and will access the IPI control\n\t  registers to kick the other processor or enquire status.\n\nconfig SUN6I_MSGBOX\n\ttristate \"Allwinner sun6i/sun8i/sun9i/sun50i Message Box\"\n\tdepends on ARCH_SUNXI || COMPILE_TEST\n\tdefault ARCH_SUNXI\n\thelp\n\t  Mailbox implementation for the hardware message box present in\n\t  various Allwinner SoCs. This mailbox is used for communication\n\t  between the application CPUs and the power management coprocessor.\n\nconfig SPRD_MBOX\n\ttristate \"Spreadtrum Mailbox\"\n\tdepends on ARCH_SPRD || COMPILE_TEST\n\thelp\n\t  Mailbox driver implementation for the Spreadtrum platform. It is used\n\t  to send message between application processors and MCU. Say Y here if\n\t  you want to build the Spreatrum mailbox controller driver.\n\nconfig QCOM_IPCC\n\ttristate \"Qualcomm Technologies, Inc. IPCC driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  Qualcomm Technologies, Inc. Inter-Processor Communication Controller\n\t  (IPCC) driver for MSM devices. The driver provides mailbox support for\n\t  sending interrupts to the clients. On the other hand, the driver also\n\t  acts as an interrupt controller for receiving interrupts from clients.\n\t  Say Y here if you want to build this driver.\n\nendif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}