
CompilationWithSTM32CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3d4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800b4e8  0800b4e8  0001b4e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b94c  0800b94c  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  0800b94c  0800b94c  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b94c  0800b94c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b94c  0800b94c  0001b94c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b950  0800b950  0001b950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800b954  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000908  20000210  0800bb64  00020210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b18  0800bb64  00020b18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd76  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002add  00000000  00000000  0002ffaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00032a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  00033938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001954e  00000000  00000000  000346d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011765  00000000  00000000  0004dc1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c8fe  00000000  00000000  0005f383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ebc81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e10  00000000  00000000  000ebcd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000210 	.word	0x20000210
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b4cc 	.word	0x0800b4cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000214 	.word	0x20000214
 800014c:	0800b4cc 	.word	0x0800b4cc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_d2lz>:
 8001084:	b538      	push	{r3, r4, r5, lr}
 8001086:	4605      	mov	r5, r0
 8001088:	460c      	mov	r4, r1
 800108a:	2200      	movs	r2, #0
 800108c:	2300      	movs	r3, #0
 800108e:	4628      	mov	r0, r5
 8001090:	4621      	mov	r1, r4
 8001092:	f7ff fc93 	bl	80009bc <__aeabi_dcmplt>
 8001096:	b928      	cbnz	r0, 80010a4 <__aeabi_d2lz+0x20>
 8001098:	4628      	mov	r0, r5
 800109a:	4621      	mov	r1, r4
 800109c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010a0:	f000 b80a 	b.w	80010b8 <__aeabi_d2ulz>
 80010a4:	4628      	mov	r0, r5
 80010a6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80010aa:	f000 f805 	bl	80010b8 <__aeabi_d2ulz>
 80010ae:	4240      	negs	r0, r0
 80010b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010b4:	bd38      	pop	{r3, r4, r5, pc}
 80010b6:	bf00      	nop

080010b8 <__aeabi_d2ulz>:
 80010b8:	b5d0      	push	{r4, r6, r7, lr}
 80010ba:	2200      	movs	r2, #0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <__aeabi_d2ulz+0x34>)
 80010be:	4606      	mov	r6, r0
 80010c0:	460f      	mov	r7, r1
 80010c2:	f7ff fa09 	bl	80004d8 <__aeabi_dmul>
 80010c6:	f7ff fcc9 	bl	8000a5c <__aeabi_d2uiz>
 80010ca:	4604      	mov	r4, r0
 80010cc:	f7ff f98a 	bl	80003e4 <__aeabi_ui2d>
 80010d0:	2200      	movs	r2, #0
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <__aeabi_d2ulz+0x38>)
 80010d4:	f7ff fa00 	bl	80004d8 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4630      	mov	r0, r6
 80010de:	4639      	mov	r1, r7
 80010e0:	f7ff f842 	bl	8000168 <__aeabi_dsub>
 80010e4:	f7ff fcba 	bl	8000a5c <__aeabi_d2uiz>
 80010e8:	4621      	mov	r1, r4
 80010ea:	bdd0      	pop	{r4, r6, r7, pc}
 80010ec:	3df00000 	.word	0x3df00000
 80010f0:	41f00000 	.word	0x41f00000

080010f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 0310 	add.w	r3, r7, #16
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001108:	4b31      	ldr	r3, [pc, #196]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a30      	ldr	r2, [pc, #192]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800110e:	f043 0310 	orr.w	r3, r3, #16
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0310 	and.w	r3, r3, #16
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001120:	4b2b      	ldr	r3, [pc, #172]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a2a      	ldr	r2, [pc, #168]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001126:	f043 0320 	orr.w	r3, r3, #32
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b28      	ldr	r3, [pc, #160]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0320 	and.w	r3, r3, #32
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001138:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a24      	ldr	r2, [pc, #144]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800113e:	f043 0304 	orr.w	r3, r3, #4
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001150:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a1e      	ldr	r2, [pc, #120]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CRK_synch_Pin|CRK_synch_temp_Pin|first_CRK_synch_Pin|second_CRK_synch___CAM_Overflow___CRK_Overflow_Pin
 8001168:	2200      	movs	r2, #0
 800116a:	217f      	movs	r1, #127	; 0x7f
 800116c:	4819      	ldr	r0, [pc, #100]	; (80011d4 <MX_GPIO_Init+0xe0>)
 800116e:	f001 fa9c 	bl	80026aa <HAL_GPIO_WritePin>
                          |CRK_TOOTH_PER___CRK_SHO_LEVEL___SEG_ADP_ER_LIM___CrkPlsOrng___CRK_GAP_NOT_DET_Pin|LD2_Pin|CAM_PER_cam_spk_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRK_synch_Pin|CRK_synch_temp_Pin|first_CRK_synch_Pin|second_CRK_synch___CAM_Overflow___CRK_Overflow_Pin
 8001172:	237f      	movs	r3, #127	; 0x7f
 8001174:	613b      	str	r3, [r7, #16]
                          |CRK_TOOTH_PER___CRK_SHO_LEVEL___SEG_ADP_ER_LIM___CrkPlsOrng___CRK_GAP_NOT_DET_Pin|LD2_Pin|CAM_PER_cam_spk_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2302      	movs	r3, #2
 8001180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	4619      	mov	r1, r3
 8001188:	4812      	ldr	r0, [pc, #72]	; (80011d4 <MX_GPIO_Init+0xe0>)
 800118a:	f001 f8f3 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800118e:	f44f 43f6 	mov.w	r3, #31488	; 0x7b00
 8001192:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001194:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <MX_GPIO_Init+0xe4>)
 8001196:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	4619      	mov	r1, r3
 80011a2:	480e      	ldr	r0, [pc, #56]	; (80011dc <MX_GPIO_Init+0xe8>)
 80011a4:	f001 f8e6 	bl	8002374 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2100      	movs	r1, #0
 80011ac:	2017      	movs	r0, #23
 80011ae:	f001 f8aa 	bl	8002306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011b2:	2017      	movs	r0, #23
 80011b4:	f001 f8c3 	bl	800233e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2100      	movs	r1, #0
 80011bc:	2028      	movs	r0, #40	; 0x28
 80011be:	f001 f8a2 	bl	8002306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011c2:	2028      	movs	r0, #40	; 0x28
 80011c4:	f001 f8bb 	bl	800233e <HAL_NVIC_EnableIRQ>

}
 80011c8:	bf00      	nop
 80011ca:	3720      	adds	r7, #32
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010800 	.word	0x40010800
 80011d8:	10110000 	.word	0x10110000
 80011dc:	40010c00 	.word	0x40010c00

080011e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db0a      	blt.n	800120a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	490c      	ldr	r1, [pc, #48]	; (800122c <__NVIC_SetPriority+0x4c>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	440b      	add	r3, r1
 8001204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001208:	e00a      	b.n	8001220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4908      	ldr	r1, [pc, #32]	; (8001230 <__NVIC_SetPriority+0x50>)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	3b04      	subs	r3, #4
 8001218:	0112      	lsls	r2, r2, #4
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	440b      	add	r3, r1
 800121e:	761a      	strb	r2, [r3, #24]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e100 	.word	0xe000e100
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3b01      	subs	r3, #1
 8001240:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001244:	d301      	bcc.n	800124a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001246:	2301      	movs	r3, #1
 8001248:	e00f      	b.n	800126a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <SysTick_Config+0x40>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3b01      	subs	r3, #1
 8001250:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001252:	210f      	movs	r1, #15
 8001254:	f04f 30ff 	mov.w	r0, #4294967295
 8001258:	f7ff ffc2 	bl	80011e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800125c:	4b05      	ldr	r3, [pc, #20]	; (8001274 <SysTick_Config+0x40>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001262:	4b04      	ldr	r3, [pc, #16]	; (8001274 <SysTick_Config+0x40>)
 8001264:	2207      	movs	r2, #7
 8001266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	e000e010 	.word	0xe000e010

08001278 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ### EXTI Callback functions ###
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == 8) // Capture Event rising edge --CRK--
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	2b08      	cmp	r3, #8
 8001286:	d13e      	bne.n	8001306 <HAL_GPIO_EXTI_Callback+0x8e>
	{
		CRK_signal = true; // Set actual signal level
 8001288:	4b74      	ldr	r3, [pc, #464]	; (800145c <HAL_GPIO_EXTI_Callback+0x1e4>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]

		if (failure_active == false) // Set CRK-output
 800128e:	4b74      	ldr	r3, [pc, #464]	; (8001460 <HAL_GPIO_EXTI_Callback+0x1e8>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	f083 0301 	eor.w	r3, r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <HAL_GPIO_EXTI_Callback+0x2a>
		{
			output_CRK_no_failure();
 800129c:	f002 fe24 	bl	8003ee8 <output_CRK_no_failure>
 80012a0:	e025      	b.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
		}
		else if (failure_identify != '1' && failure_identify != '4'
 80012a2:	4b70      	ldr	r3, [pc, #448]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b31      	cmp	r3, #49	; 0x31
 80012a8:	d021      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
 80012aa:	4b6e      	ldr	r3, [pc, #440]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b34      	cmp	r3, #52	; 0x34
 80012b0:	d01d      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
				&& failure_identify != 'f' && failure_identify != 'b'
 80012b2:	4b6c      	ldr	r3, [pc, #432]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	2b66      	cmp	r3, #102	; 0x66
 80012b8:	d019      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
 80012ba:	4b6a      	ldr	r3, [pc, #424]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b62      	cmp	r3, #98	; 0x62
 80012c0:	d015      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
				&& failure_identify != 'i' && failure_identify != 'j'
 80012c2:	4b68      	ldr	r3, [pc, #416]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b69      	cmp	r3, #105	; 0x69
 80012c8:	d011      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
 80012ca:	4b66      	ldr	r3, [pc, #408]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b6a      	cmp	r3, #106	; 0x6a
 80012d0:	d00d      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
				&& failure_identify != 'k' && failure_identify != 'l'
 80012d2:	4b64      	ldr	r3, [pc, #400]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b6b      	cmp	r3, #107	; 0x6b
 80012d8:	d009      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
 80012da:	4b62      	ldr	r3, [pc, #392]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b6c      	cmp	r3, #108	; 0x6c
 80012e0:	d005      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
				&& failure_identify != 'm')
 80012e2:	4b60      	ldr	r3, [pc, #384]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b6d      	cmp	r3, #109	; 0x6d
 80012e8:	d001      	beq.n	80012ee <HAL_GPIO_EXTI_Callback+0x76>
		{
			output_CRK_no_failure();
 80012ea:	f002 fdfd 	bl	8003ee8 <output_CRK_no_failure>
		}

		low_time_CRK = IC1BUF; // Set actual low time of CRK signal
 80012ee:	4b5e      	ldr	r3, [pc, #376]	; (8001468 <HAL_GPIO_EXTI_Callback+0x1f0>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a5e      	ldr	r2, [pc, #376]	; (800146c <HAL_GPIO_EXTI_Callback+0x1f4>)
 80012f4:	6013      	str	r3, [r2, #0]

		output_CRK(failure_identify); // CRK Output
 80012f6:	4b5b      	ldr	r3, [pc, #364]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f002 fc44 	bl	8003b88 <output_CRK>
		timer_overflow_CRK = 0;       // edge was detected, so no stalling
 8001300:	4b5b      	ldr	r3, [pc, #364]	; (8001470 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]

	}

	if (GPIO_Pin == 9) //## Capture Event falling edge --CRK--
 8001306:	88fb      	ldrh	r3, [r7, #6]
 8001308:	2b09      	cmp	r3, #9
 800130a:	d142      	bne.n	8001392 <HAL_GPIO_EXTI_Callback+0x11a>
	{
		CRK_signal = false; // Set actual signal level
 800130c:	4b53      	ldr	r3, [pc, #332]	; (800145c <HAL_GPIO_EXTI_Callback+0x1e4>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]

		if (failure_active == false) // Set CRK-output
 8001312:	4b53      	ldr	r3, [pc, #332]	; (8001460 <HAL_GPIO_EXTI_Callback+0x1e8>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	f083 0301 	eor.w	r3, r3, #1
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <HAL_GPIO_EXTI_Callback+0xae>
		{
			output_CRK_no_failure();
 8001320:	f002 fde2 	bl	8003ee8 <output_CRK_no_failure>
 8001324:	e025      	b.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
		}
		else if (failure_identify != '1' && failure_identify != '4'
 8001326:	4b4f      	ldr	r3, [pc, #316]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b31      	cmp	r3, #49	; 0x31
 800132c:	d021      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
 800132e:	4b4d      	ldr	r3, [pc, #308]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b34      	cmp	r3, #52	; 0x34
 8001334:	d01d      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
				&& failure_identify != 'f' && failure_identify != 'h'
 8001336:	4b4b      	ldr	r3, [pc, #300]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b66      	cmp	r3, #102	; 0x66
 800133c:	d019      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
 800133e:	4b49      	ldr	r3, [pc, #292]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b68      	cmp	r3, #104	; 0x68
 8001344:	d015      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
				&& failure_identify != 'i' && failure_identify != 'j'
 8001346:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b69      	cmp	r3, #105	; 0x69
 800134c:	d011      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
 800134e:	4b45      	ldr	r3, [pc, #276]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b6a      	cmp	r3, #106	; 0x6a
 8001354:	d00d      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
				&& failure_identify != 'k' && failure_identify != 'l'
 8001356:	4b43      	ldr	r3, [pc, #268]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b6b      	cmp	r3, #107	; 0x6b
 800135c:	d009      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
 800135e:	4b41      	ldr	r3, [pc, #260]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b6c      	cmp	r3, #108	; 0x6c
 8001364:	d005      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
				&& failure_identify != 'm')
 8001366:	4b3f      	ldr	r3, [pc, #252]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b6d      	cmp	r3, #109	; 0x6d
 800136c:	d001      	beq.n	8001372 <HAL_GPIO_EXTI_Callback+0xfa>
		{
			output_CRK_no_failure();
 800136e:	f002 fdbb 	bl	8003ee8 <output_CRK_no_failure>
		}

		sync_CRK_preparation(); // CRK synchronisation preparation
 8001372:	f005 fc91 	bl	8006c98 <sync_CRK_preparation>

		output_CRK(failure_identify); // CRK Output
 8001376:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f002 fc04 	bl	8003b88 <output_CRK>
		if (configuration_complete == true)
 8001380:	4b3c      	ldr	r3, [pc, #240]	; (8001474 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_GPIO_EXTI_Callback+0x114>
		{
			sync_CRK(); // CRK synchronisation
 8001388:	f004 fc26 	bl	8005bd8 <sync_CRK>
		}
		timer_overflow_CRK = 0; // edge was detected, so no stalling
 800138c:	4b38      	ldr	r3, [pc, #224]	; (8001470 <HAL_GPIO_EXTI_Callback+0x1f8>)
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 14) //## Capture Event rising edge --CAM1--
 8001392:	88fb      	ldrh	r3, [r7, #6]
 8001394:	2b0e      	cmp	r3, #14
 8001396:	d112      	bne.n	80013be <HAL_GPIO_EXTI_Callback+0x146>
	{

		CAM_signal[0] = true; // Set actual signal level
 8001398:	4b37      	ldr	r3, [pc, #220]	; (8001478 <HAL_GPIO_EXTI_Callback+0x200>)
 800139a:	2201      	movs	r2, #1
 800139c:	701a      	strb	r2, [r3, #0]

		output_CAM(failure_identify, 0); // CAM1 Output
 800139e:	4b31      	ldr	r3, [pc, #196]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f002 fcb7 	bl	8003d18 <output_CAM>

		if (configuration_complete == true)
 80013aa:	4b32      	ldr	r3, [pc, #200]	; (8001474 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <HAL_GPIO_EXTI_Callback+0x140>
		{
			sync_CAM_CRK(0); // CAM_CRK Synchronisation
 80013b2:	2000      	movs	r0, #0
 80013b4:	f004 fe4a 	bl	800604c <sync_CAM_CRK>
		}
		timer_overflow_CAM = 0; // edge was detected, so no stalling
 80013b8:	4b30      	ldr	r3, [pc, #192]	; (800147c <HAL_GPIO_EXTI_Callback+0x204>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 11)	//## Capture Event falling edge --CAM1--
 80013be:	88fb      	ldrh	r3, [r7, #6]
 80013c0:	2b0b      	cmp	r3, #11
 80013c2:	d114      	bne.n	80013ee <HAL_GPIO_EXTI_Callback+0x176>
	{
		CAM_signal[0] = false;	// Set actual signal level
 80013c4:	4b2c      	ldr	r3, [pc, #176]	; (8001478 <HAL_GPIO_EXTI_Callback+0x200>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]

		TIM2_Reset();
 80013ca:	f006 f8ff 	bl	80075cc <TIM2_Reset>

		output_CAM(failure_identify, 0);	// CAM1 Output
 80013ce:	4b25      	ldr	r3, [pc, #148]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fc9f 	bl	8003d18 <output_CAM>

		if (configuration_complete == true)
 80013da:	4b26      	ldr	r3, [pc, #152]	; (8001474 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <HAL_GPIO_EXTI_Callback+0x170>
		{
			sync_CAM_CRK(0); // CAM_CRK Synchronisation
 80013e2:	2000      	movs	r0, #0
 80013e4:	f004 fe32 	bl	800604c <sync_CAM_CRK>
		}
		timer_overflow_CAM = 0; // edge was detected, so no stalling
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <HAL_GPIO_EXTI_Callback+0x204>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 12) //## Capture Event rising edge --CAM2--
 80013ee:	88fb      	ldrh	r3, [r7, #6]
 80013f0:	2b0c      	cmp	r3, #12
 80013f2:	d112      	bne.n	800141a <HAL_GPIO_EXTI_Callback+0x1a2>
	{
		CAM_signal[1] = true; // Set actual signal level
 80013f4:	4b20      	ldr	r3, [pc, #128]	; (8001478 <HAL_GPIO_EXTI_Callback+0x200>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	705a      	strb	r2, [r3, #1]

		output_CAM(failure_identify, 1); // CAM2 Output
 80013fa:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2101      	movs	r1, #1
 8001400:	4618      	mov	r0, r3
 8001402:	f002 fc89 	bl	8003d18 <output_CAM>

		if (configuration_complete == true)
 8001406:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d002      	beq.n	8001414 <HAL_GPIO_EXTI_Callback+0x19c>
		{
			sync_CAM_CRK(1); // CAM_CRK Synchronisation
 800140e:	2001      	movs	r0, #1
 8001410:	f004 fe1c 	bl	800604c <sync_CAM_CRK>
		}
		timer_overflow_CAM = 0; // edge was detected, so no stalling
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <HAL_GPIO_EXTI_Callback+0x204>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 13) //## Capture Event falling edge --CAM2--
 800141a:	88fb      	ldrh	r3, [r7, #6]
 800141c:	2b0d      	cmp	r3, #13
 800141e:	d118      	bne.n	8001452 <HAL_GPIO_EXTI_Callback+0x1da>
	{
		if (number_of_CAM == 2)
 8001420:	4b17      	ldr	r3, [pc, #92]	; (8001480 <HAL_GPIO_EXTI_Callback+0x208>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b02      	cmp	r3, #2
 8001426:	d114      	bne.n	8001452 <HAL_GPIO_EXTI_Callback+0x1da>
		{
			CAM_signal[1] = false; // Set actual signal level
 8001428:	4b13      	ldr	r3, [pc, #76]	; (8001478 <HAL_GPIO_EXTI_Callback+0x200>)
 800142a:	2200      	movs	r2, #0
 800142c:	705a      	strb	r2, [r3, #1]

			TIM2_Reset();
 800142e:	f006 f8cd 	bl	80075cc <TIM2_Reset>

			output_CAM(failure_identify, 1); // CAM2 Output
 8001432:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2101      	movs	r1, #1
 8001438:	4618      	mov	r0, r3
 800143a:	f002 fc6d 	bl	8003d18 <output_CAM>

			if (configuration_complete == true)
 800143e:	4b0d      	ldr	r3, [pc, #52]	; (8001474 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d002      	beq.n	800144c <HAL_GPIO_EXTI_Callback+0x1d4>
			{
				sync_CAM_CRK(1); // CAM_CRK Synchronisation
 8001446:	2001      	movs	r0, #1
 8001448:	f004 fe00 	bl	800604c <sync_CAM_CRK>
			}
			timer_overflow_CAM = 0; // edge was detected, so no stalling
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_GPIO_EXTI_Callback+0x204>)
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200002a3 	.word	0x200002a3
 8001460:	2000066c 	.word	0x2000066c
 8001464:	2000000c 	.word	0x2000000c
 8001468:	20000254 	.word	0x20000254
 800146c:	20000268 	.word	0x20000268
 8001470:	2000026c 	.word	0x2000026c
 8001474:	200005e0 	.word	0x200005e0
 8001478:	20000658 	.word	0x20000658
 800147c:	200005e4 	.word	0x200005e4
 8001480:	20000008 	.word	0x20000008

08001484 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	if (htim == &htim1)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d101      	bne.n	8001498 <HAL_TIM_PeriodElapsedCallback+0x14>
	{
		TIM1_PeriodElapsedCallback();
 8001494:	f000 f81e 	bl	80014d4 <TIM1_PeriodElapsedCallback>
	}
	if (htim == &htim2)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d101      	bne.n	80014a4 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		TIM2_PeriodElapsedCallback();
 80014a0:	f000 f826 	bl	80014f0 <TIM2_PeriodElapsedCallback>
	}
	if (htim == &htim3)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4a09      	ldr	r2, [pc, #36]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d101      	bne.n	80014b0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		TIM3_PeriodElapsedCallback();
 80014ac:	f000 f82e 	bl	800150c <TIM3_PeriodElapsedCallback>
	}
	if (htim == &htim4)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a07      	ldr	r2, [pc, #28]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d101      	bne.n	80014bc <HAL_TIM_PeriodElapsedCallback+0x38>
	{
		TIM4_PeriodElapsedCallback();
 80014b8:	f000 f896 	bl	80015e8 <TIM4_PeriodElapsedCallback>
	}
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	2000098c 	.word	0x2000098c
 80014c8:	200009d4 	.word	0x200009d4
 80014cc:	20000a1c 	.word	0x20000a1c
 80014d0:	20000a64 	.word	0x20000a64

080014d4 <TIM1_PeriodElapsedCallback>:

//## Timer 1 Interrupt CRK tooth time (previously timer2)

void TIM1_PeriodElapsedCallback(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0

	// all overflows between the events
	timer_overflow_CRK++;
 80014d8:	4b04      	ldr	r3, [pc, #16]	; (80014ec <TIM1_PeriodElapsedCallback+0x18>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	4a03      	ldr	r2, [pc, #12]	; (80014ec <TIM1_PeriodElapsedCallback+0x18>)
 80014e0:	6013      	str	r3, [r2, #0]
}
 80014e2:	bf00      	nop
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	2000026c 	.word	0x2000026c

080014f0 <TIM2_PeriodElapsedCallback>:

//## Timer 2 Interrupt CAM tooth time (previously timer3)

void TIM2_PeriodElapsedCallback(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
// all overflows between the events
// test
	timer_overflow_CAM++;
 80014f4:	4b04      	ldr	r3, [pc, #16]	; (8001508 <TIM2_PeriodElapsedCallback+0x18>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	4a03      	ldr	r2, [pc, #12]	; (8001508 <TIM2_PeriodElapsedCallback+0x18>)
 80014fc:	6013      	str	r3, [r2, #0]
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	200005e4 	.word	0x200005e4

0800150c <TIM3_PeriodElapsedCallback>:
//## Timer 3 Interrupt: CAM_PER - start value

void TIM3_PeriodElapsedCallback(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0

	if (failure_identify == '5')
 8001510:	4b30      	ldr	r3, [pc, #192]	; (80015d4 <TIM3_PeriodElapsedCallback+0xc8>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b35      	cmp	r3, #53	; 0x35
 8001516:	d128      	bne.n	800156a <TIM3_PeriodElapsedCallback+0x5e>
	{ // CAM_PER: error identified by '5'

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 1)
 8001518:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800151c:	482e      	ldr	r0, [pc, #184]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 800151e:	f001 f8ad 	bl	800267c <HAL_GPIO_ReadPin>
 8001522:	4603      	mov	r3, r0
 8001524:	2b01      	cmp	r3, #1
 8001526:	d106      	bne.n	8001536 <TIM3_PeriodElapsedCallback+0x2a>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800152e:	482a      	ldr	r0, [pc, #168]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 8001530:	f001 f8bb 	bl	80026aa <HAL_GPIO_WritePin>
 8001534:	e005      	b.n	8001542 <TIM3_PeriodElapsedCallback+0x36>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800153c:	4826      	ldr	r0, [pc, #152]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 800153e:	f001 f8b4 	bl	80026aa <HAL_GPIO_WritePin>
		}

		counter_CAM_PER[0]++; // Number of times we lost CAM with timer 6
 8001542:	4b26      	ldr	r3, [pc, #152]	; (80015dc <TIM3_PeriodElapsedCallback+0xd0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	3301      	adds	r3, #1
 8001548:	4a24      	ldr	r2, [pc, #144]	; (80015dc <TIM3_PeriodElapsedCallback+0xd0>)
 800154a:	6013      	str	r3, [r2, #0]
		if (counter_CAM_PER[0] == 2)
 800154c:	4b23      	ldr	r3, [pc, #140]	; (80015dc <TIM3_PeriodElapsedCallback+0xd0>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2b02      	cmp	r3, #2
 8001552:	d105      	bne.n	8001560 <TIM3_PeriodElapsedCallback+0x54>
		{
			HAL_TIM_Base_Stop(&htim3);
 8001554:	4822      	ldr	r0, [pc, #136]	; (80015e0 <TIM3_PeriodElapsedCallback+0xd4>)
 8001556:	f001 fd8d 	bl	8003074 <HAL_TIM_Base_Stop>
			counter_CAM_PER[0] = 0; // Reset timer 6 CAM lost counter
 800155a:	4b20      	ldr	r3, [pc, #128]	; (80015dc <TIM3_PeriodElapsedCallback+0xd0>)
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
		}
		__HAL_TIM_SET_COUNTER(&htim3, 0); // reset the timers counter
 8001560:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <TIM3_PeriodElapsedCallback+0xd4>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2200      	movs	r2, #0
 8001566:	625a      	str	r2, [r3, #36]	; 0x24

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);

		HAL_TIM_Base_Stop(&htim3);
	}
}
 8001568:	e031      	b.n	80015ce <TIM3_PeriodElapsedCallback+0xc2>
	else if (failure_identify == '6')
 800156a:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <TIM3_PeriodElapsedCallback+0xc8>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b36      	cmp	r3, #54	; 0x36
 8001570:	d121      	bne.n	80015b6 <TIM3_PeriodElapsedCallback+0xaa>
		__HAL_TIM_SET_AUTORELOAD(&htim4, 1439); // Define ARR value 20us*72Mhz = 1440 (PSC=0 pour TIM7)
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <TIM3_PeriodElapsedCallback+0xd8>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f240 529f 	movw	r2, #1439	; 0x59f
 800157a:	62da      	str	r2, [r3, #44]	; 0x2c
 800157c:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <TIM3_PeriodElapsedCallback+0xd8>)
 800157e:	f240 529f 	movw	r2, #1439	; 0x59f
 8001582:	60da      	str	r2, [r3, #12]
		HAL_TIM_Base_Stop(&htim4);
 8001584:	4817      	ldr	r0, [pc, #92]	; (80015e4 <TIM3_PeriodElapsedCallback+0xd8>)
 8001586:	f001 fd75 	bl	8003074 <HAL_TIM_Base_Stop>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1)
 800158a:	2110      	movs	r1, #16
 800158c:	4812      	ldr	r0, [pc, #72]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 800158e:	f001 f875 	bl	800267c <HAL_GPIO_ReadPin>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d105      	bne.n	80015a4 <TIM3_PeriodElapsedCallback+0x98>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	2110      	movs	r1, #16
 800159c:	480e      	ldr	r0, [pc, #56]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 800159e:	f001 f884 	bl	80026aa <HAL_GPIO_WritePin>
 80015a2:	e004      	b.n	80015ae <TIM3_PeriodElapsedCallback+0xa2>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	2110      	movs	r1, #16
 80015a8:	480b      	ldr	r0, [pc, #44]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 80015aa:	f001 f87e 	bl	80026aa <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim3);
 80015ae:	480c      	ldr	r0, [pc, #48]	; (80015e0 <TIM3_PeriodElapsedCallback+0xd4>)
 80015b0:	f001 fd60 	bl	8003074 <HAL_TIM_Base_Stop>
}
 80015b4:	e00b      	b.n	80015ce <TIM3_PeriodElapsedCallback+0xc2>
	else if (failure_identify == 'b')
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <TIM3_PeriodElapsedCallback+0xc8>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b62      	cmp	r3, #98	; 0x62
 80015bc:	d107      	bne.n	80015ce <TIM3_PeriodElapsedCallback+0xc2>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80015be:	2201      	movs	r2, #1
 80015c0:	2110      	movs	r1, #16
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <TIM3_PeriodElapsedCallback+0xcc>)
 80015c4:	f001 f871 	bl	80026aa <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim3);
 80015c8:	4805      	ldr	r0, [pc, #20]	; (80015e0 <TIM3_PeriodElapsedCallback+0xd4>)
 80015ca:	f001 fd53 	bl	8003074 <HAL_TIM_Base_Stop>
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	2000000c 	.word	0x2000000c
 80015d8:	40010800 	.word	0x40010800
 80015dc:	20000688 	.word	0x20000688
 80015e0:	20000a1c 	.word	0x20000a1c
 80015e4:	20000a64 	.word	0x20000a64

080015e8 <TIM4_PeriodElapsedCallback>:

//## Timer 4 Interrupt: CAM_PER - pulse duration

void TIM4_PeriodElapsedCallback(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

	if (failure_identify == '5') // CAM_PER --> Cam_Spk
 80015ec:	4b49      	ldr	r3, [pc, #292]	; (8001714 <TIM4_PeriodElapsedCallback+0x12c>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b35      	cmp	r3, #53	; 0x35
 80015f2:	d125      	bne.n	8001640 <TIM4_PeriodElapsedCallback+0x58>
	{
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 1)
 80015f4:	2140      	movs	r1, #64	; 0x40
 80015f6:	4848      	ldr	r0, [pc, #288]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 80015f8:	f001 f840 	bl	800267c <HAL_GPIO_ReadPin>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d105      	bne.n	800160e <TIM4_PeriodElapsedCallback+0x26>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	2140      	movs	r1, #64	; 0x40
 8001606:	4844      	ldr	r0, [pc, #272]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 8001608:	f001 f84f 	bl	80026aa <HAL_GPIO_WritePin>
 800160c:	e004      	b.n	8001618 <TIM4_PeriodElapsedCallback+0x30>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800160e:	2201      	movs	r2, #1
 8001610:	2140      	movs	r1, #64	; 0x40
 8001612:	4841      	ldr	r0, [pc, #260]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 8001614:	f001 f849 	bl	80026aa <HAL_GPIO_WritePin>
		}

		counter_CAM_PER[1]++; // Number of times we lost CAM with timer 7
 8001618:	4b40      	ldr	r3, [pc, #256]	; (800171c <TIM4_PeriodElapsedCallback+0x134>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	3301      	adds	r3, #1
 800161e:	4a3f      	ldr	r2, [pc, #252]	; (800171c <TIM4_PeriodElapsedCallback+0x134>)
 8001620:	6053      	str	r3, [r2, #4]
		if (counter_CAM_PER[1] == 2)
 8001622:	4b3e      	ldr	r3, [pc, #248]	; (800171c <TIM4_PeriodElapsedCallback+0x134>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d105      	bne.n	8001636 <TIM4_PeriodElapsedCallback+0x4e>
		{

			HAL_TIM_Base_Stop(&htim4);
 800162a:	483d      	ldr	r0, [pc, #244]	; (8001720 <TIM4_PeriodElapsedCallback+0x138>)
 800162c:	f001 fd22 	bl	8003074 <HAL_TIM_Base_Stop>

			counter_CAM_PER[1] = 0; // Reset timer 7 CAM counter
 8001630:	4b3a      	ldr	r3, [pc, #232]	; (800171c <TIM4_PeriodElapsedCallback+0x134>)
 8001632:	2200      	movs	r2, #0
 8001634:	605a      	str	r2, [r3, #4]
		}

		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001636:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <TIM4_PeriodElapsedCallback+0x138>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2200      	movs	r2, #0
 800163c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	else
	{
		HAL_TIM_Base_Stop(&htim4);
	}
}
 800163e:	e067      	b.n	8001710 <TIM4_PeriodElapsedCallback+0x128>
	else if (failure_identify == '6') // CRK_TOOTH_PER
 8001640:	4b34      	ldr	r3, [pc, #208]	; (8001714 <TIM4_PeriodElapsedCallback+0x12c>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b36      	cmp	r3, #54	; 0x36
 8001646:	d115      	bne.n	8001674 <TIM4_PeriodElapsedCallback+0x8c>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1)
 8001648:	2110      	movs	r1, #16
 800164a:	4833      	ldr	r0, [pc, #204]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 800164c:	f001 f816 	bl	800267c <HAL_GPIO_ReadPin>
 8001650:	4603      	mov	r3, r0
 8001652:	2b01      	cmp	r3, #1
 8001654:	d105      	bne.n	8001662 <TIM4_PeriodElapsedCallback+0x7a>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	2110      	movs	r1, #16
 800165a:	482f      	ldr	r0, [pc, #188]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 800165c:	f001 f825 	bl	80026aa <HAL_GPIO_WritePin>
 8001660:	e004      	b.n	800166c <TIM4_PeriodElapsedCallback+0x84>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001662:	2201      	movs	r2, #1
 8001664:	2110      	movs	r1, #16
 8001666:	482c      	ldr	r0, [pc, #176]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 8001668:	f001 f81f 	bl	80026aa <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim4);
 800166c:	482c      	ldr	r0, [pc, #176]	; (8001720 <TIM4_PeriodElapsedCallback+0x138>)
 800166e:	f001 fd01 	bl	8003074 <HAL_TIM_Base_Stop>
}
 8001672:	e04d      	b.n	8001710 <TIM4_PeriodElapsedCallback+0x128>
	else if (failure_identify == 'j')
 8001674:	4b27      	ldr	r3, [pc, #156]	; (8001714 <TIM4_PeriodElapsedCallback+0x12c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b6a      	cmp	r3, #106	; 0x6a
 800167a:	d139      	bne.n	80016f0 <TIM4_PeriodElapsedCallback+0x108>
		timer_Counter_SEG_ADP_ER_LIM++;
 800167c:	4b29      	ldr	r3, [pc, #164]	; (8001724 <TIM4_PeriodElapsedCallback+0x13c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	3301      	adds	r3, #1
 8001682:	4a28      	ldr	r2, [pc, #160]	; (8001724 <TIM4_PeriodElapsedCallback+0x13c>)
 8001684:	6013      	str	r3, [r2, #0]
		switch (timer_Counter_SEG_ADP_ER_LIM)
 8001686:	4b27      	ldr	r3, [pc, #156]	; (8001724 <TIM4_PeriodElapsedCallback+0x13c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d002      	beq.n	8001694 <TIM4_PeriodElapsedCallback+0xac>
 800168e:	2b02      	cmp	r3, #2
 8001690:	d027      	beq.n	80016e2 <TIM4_PeriodElapsedCallback+0xfa>
 8001692:	e029      	b.n	80016e8 <TIM4_PeriodElapsedCallback+0x100>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	2110      	movs	r1, #16
 8001698:	481f      	ldr	r0, [pc, #124]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 800169a:	f001 f806 	bl	80026aa <HAL_GPIO_WritePin>
			if (failure_waiting == true)
 800169e:	4b22      	ldr	r3, [pc, #136]	; (8001728 <TIM4_PeriodElapsedCallback+0x140>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d019      	beq.n	80016da <TIM4_PeriodElapsedCallback+0xf2>
				if (sensortype_CRK == 'c') // sensor is cpdd
 80016a6:	4b21      	ldr	r3, [pc, #132]	; (800172c <TIM4_PeriodElapsedCallback+0x144>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b63      	cmp	r3, #99	; 0x63
 80016ac:	d104      	bne.n	80016b8 <TIM4_PeriodElapsedCallback+0xd0>
					SysTick_Config(3600); // 72MHz*50us=3600
 80016ae:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 80016b2:	f7ff fdbf 	bl	8001234 <SysTick_Config>
 80016b6:	e00e      	b.n	80016d6 <TIM4_PeriodElapsedCallback+0xee>
				else if (sensortype_CRK == 'h')
 80016b8:	4b1c      	ldr	r3, [pc, #112]	; (800172c <TIM4_PeriodElapsedCallback+0x144>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b68      	cmp	r3, #104	; 0x68
 80016be:	d107      	bne.n	80016d0 <TIM4_PeriodElapsedCallback+0xe8>
					SysTick_Config((T_TOOTH_RAW / 2) - 1);
 80016c0:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <TIM4_PeriodElapsedCallback+0x148>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	085b      	lsrs	r3, r3, #1
 80016c6:	3b01      	subs	r3, #1
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fdb3 	bl	8001234 <SysTick_Config>
 80016ce:	e002      	b.n	80016d6 <TIM4_PeriodElapsedCallback+0xee>
					SysTick_Config(1);
 80016d0:	2001      	movs	r0, #1
 80016d2:	f7ff fdaf 	bl	8001234 <SysTick_Config>
				HAL_ResumeTick();
 80016d6:	f000 fd31 	bl	800213c <HAL_ResumeTick>
			failure_passed = true;
 80016da:	4b16      	ldr	r3, [pc, #88]	; (8001734 <TIM4_PeriodElapsedCallback+0x14c>)
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]
			break;
 80016e0:	e002      	b.n	80016e8 <TIM4_PeriodElapsedCallback+0x100>
			SEG_ADP_ER_LIM_reset(); //SEG_... failure_inactive, passed and waiting =false, init timer 7 & 8, SEG_...error counter reset
 80016e2:	f003 ff8b 	bl	80055fc <SEG_ADP_ER_LIM_reset>
			break;
 80016e6:	bf00      	nop
		HAL_TIM_Base_Stop(&htim4);
 80016e8:	480d      	ldr	r0, [pc, #52]	; (8001720 <TIM4_PeriodElapsedCallback+0x138>)
 80016ea:	f001 fcc3 	bl	8003074 <HAL_TIM_Base_Stop>
}
 80016ee:	e00f      	b.n	8001710 <TIM4_PeriodElapsedCallback+0x128>
	else if (failure_identify == 'k') // CrkPlsOrng
 80016f0:	4b08      	ldr	r3, [pc, #32]	; (8001714 <TIM4_PeriodElapsedCallback+0x12c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b6b      	cmp	r3, #107	; 0x6b
 80016f6:	d108      	bne.n	800170a <TIM4_PeriodElapsedCallback+0x122>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80016f8:	2201      	movs	r2, #1
 80016fa:	2110      	movs	r1, #16
 80016fc:	4806      	ldr	r0, [pc, #24]	; (8001718 <TIM4_PeriodElapsedCallback+0x130>)
 80016fe:	f000 ffd4 	bl	80026aa <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim4);
 8001702:	4807      	ldr	r0, [pc, #28]	; (8001720 <TIM4_PeriodElapsedCallback+0x138>)
 8001704:	f001 fcb6 	bl	8003074 <HAL_TIM_Base_Stop>
}
 8001708:	e002      	b.n	8001710 <TIM4_PeriodElapsedCallback+0x128>
		HAL_TIM_Base_Stop(&htim4);
 800170a:	4805      	ldr	r0, [pc, #20]	; (8001720 <TIM4_PeriodElapsedCallback+0x138>)
 800170c:	f001 fcb2 	bl	8003074 <HAL_TIM_Base_Stop>
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	2000000c 	.word	0x2000000c
 8001718:	40010800 	.word	0x40010800
 800171c:	20000688 	.word	0x20000688
 8001720:	20000a64 	.word	0x20000a64
 8001724:	20000760 	.word	0x20000760
 8001728:	20000670 	.word	0x20000670
 800172c:	20000250 	.word	0x20000250
 8001730:	20000264 	.word	0x20000264
 8001734:	2000066f 	.word	0x2000066f

08001738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800173c:	f000 fc9c 	bl	8002078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001740:	f000 f89c 	bl	800187c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001744:	f7ff fcd6 	bl	80010f4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001748:	f000 fa46 	bl	8001bd8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800174c:	f000 fa94 	bl	8001c78 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001750:	f000 fae0 	bl	8001d14 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001754:	f000 fb2c 	bl	8001db0 <MX_TIM4_Init>
  MX_USART1_Init();
 8001758:	f000 fbf0 	bl	8001f3c <MX_USART1_Init>
  /* USER CODE BEGIN 2 */
	// ## User init ##
	SysTickInit(); //TODO: Check on the systick here
 800175c:	f005 ff16 	bl	800758c <SysTickInit>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001760:	2200      	movs	r2, #0
 8001762:	2108      	movs	r1, #8
 8001764:	4839      	ldr	r0, [pc, #228]	; (800184c <main+0x114>)
 8001766:	f000 ffa0 	bl	80026aa <HAL_GPIO_WritePin>
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// failure processing
		if (configuration_complete)
 800176a:	4b39      	ldr	r3, [pc, #228]	; (8001850 <main+0x118>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d004      	beq.n	800177c <main+0x44>
		{
			failure_processing(failure_identify);
 8001772:	4b38      	ldr	r3, [pc, #224]	; (8001854 <main+0x11c>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f004 f91a 	bl	80059b0 <failure_processing>
		}

		// process the received message
		if (message_received == true && com_error == false)
 800177c:	4b36      	ldr	r3, [pc, #216]	; (8001858 <main+0x120>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d008      	beq.n	8001796 <main+0x5e>
 8001784:	4b35      	ldr	r3, [pc, #212]	; (800185c <main+0x124>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	f083 0301 	eor.w	r3, r3, #1
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <main+0x5e>
		{
			USART_ProcessMessage();
 8001792:	f005 ffd1 	bl	8007738 <USART_ProcessMessage>
		}

		// reset all values when CRK stalling is detected
		if ((timer_overflow_CRK > 10)) // || (timer_overflow_CAM > 5))
 8001796:	4b32      	ldr	r3, [pc, #200]	; (8001860 <main+0x128>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b0a      	cmp	r3, #10
 800179c:	d906      	bls.n	80017ac <main+0x74>
		{
			// Stalling_detection();
			Stalling_detection_CRK();
 800179e:	f005 f94f 	bl	8006a40 <Stalling_detection_CRK>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80017a2:	2201      	movs	r2, #1
 80017a4:	2108      	movs	r1, #8
 80017a6:	4829      	ldr	r0, [pc, #164]	; (800184c <main+0x114>)
 80017a8:	f000 ff7f 	bl	80026aa <HAL_GPIO_WritePin>
		}
		// reset all values when CAM stalling is detected //was not here before
		if ((timer_overflow_CAM > 5))
 80017ac:	4b2d      	ldr	r3, [pc, #180]	; (8001864 <main+0x12c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b05      	cmp	r3, #5
 80017b2:	d90a      	bls.n	80017ca <main+0x92>
		{
			Stalling_detection_CAM(0);
 80017b4:	2000      	movs	r0, #0
 80017b6:	f005 f9d3 	bl	8006b60 <Stalling_detection_CAM>
			Stalling_detection_CAM(1);
 80017ba:	2001      	movs	r0, #1
 80017bc:	f005 f9d0 	bl	8006b60 <Stalling_detection_CAM>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2108      	movs	r1, #8
 80017c4:	4821      	ldr	r0, [pc, #132]	; (800184c <main+0x114>)
 80017c6:	f000 ff70 	bl	80026aa <HAL_GPIO_WritePin>
		}

		// send failure configuration status
		USART_send_failure_configuration_status(failure_identify,
 80017ca:	4b22      	ldr	r3, [pc, #136]	; (8001854 <main+0x11c>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	4a26      	ldr	r2, [pc, #152]	; (8001868 <main+0x130>)
 80017d0:	7811      	ldrb	r1, [r2, #0]
 80017d2:	4a26      	ldr	r2, [pc, #152]	; (800186c <main+0x134>)
 80017d4:	7812      	ldrb	r2, [r2, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f006 fe7a 	bl	80084d0 <USART_send_failure_configuration_status>
				failure_configured, failure_configured_CAM_blank_out);

		// check input signal level and set corresponding output level
		Input_signal_observe(output_level_setting);
 80017dc:	4b24      	ldr	r3, [pc, #144]	; (8001870 <main+0x138>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f005 fda3 	bl	800732c <Input_signal_observe>
		if (CRK_synch)
 80017e6:	4b23      	ldr	r3, [pc, #140]	; (8001874 <main+0x13c>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00a      	beq.n	8001804 <main+0xcc>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80017ee:	2201      	movs	r2, #1
 80017f0:	2101      	movs	r1, #1
 80017f2:	4816      	ldr	r0, [pc, #88]	; (800184c <main+0x114>)
 80017f4:	f000 ff59 	bl	80026aa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2104      	movs	r1, #4
 80017fc:	4813      	ldr	r0, [pc, #76]	; (800184c <main+0x114>)
 80017fe:	f000 ff54 	bl	80026aa <HAL_GPIO_WritePin>
 8001802:	e004      	b.n	800180e <main+0xd6>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	2101      	movs	r1, #1
 8001808:	4810      	ldr	r0, [pc, #64]	; (800184c <main+0x114>)
 800180a:	f000 ff4e 	bl	80026aa <HAL_GPIO_WritePin>
		}

		if (CRK_synch_temp)
 800180e:	4b1a      	ldr	r3, [pc, #104]	; (8001878 <main+0x140>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d005      	beq.n	8001822 <main+0xea>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001816:	2201      	movs	r2, #1
 8001818:	2102      	movs	r1, #2
 800181a:	480c      	ldr	r0, [pc, #48]	; (800184c <main+0x114>)
 800181c:	f000 ff45 	bl	80026aa <HAL_GPIO_WritePin>
 8001820:	e004      	b.n	800182c <main+0xf4>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	2102      	movs	r1, #2
 8001826:	4809      	ldr	r0, [pc, #36]	; (800184c <main+0x114>)
 8001828:	f000 ff3f 	bl	80026aa <HAL_GPIO_WritePin>
		}

		if (CRK_synch)
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <main+0x13c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <main+0x108>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001834:	2201      	movs	r2, #1
 8001836:	2108      	movs	r1, #8
 8001838:	4804      	ldr	r0, [pc, #16]	; (800184c <main+0x114>)
 800183a:	f000 ff36 	bl	80026aa <HAL_GPIO_WritePin>
 800183e:	e794      	b.n	800176a <main+0x32>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	2108      	movs	r1, #8
 8001844:	4801      	ldr	r0, [pc, #4]	; (800184c <main+0x114>)
 8001846:	f000 ff30 	bl	80026aa <HAL_GPIO_WritePin>
		if (configuration_complete)
 800184a:	e78e      	b.n	800176a <main+0x32>
 800184c:	40010800 	.word	0x40010800
 8001850:	200005e0 	.word	0x200005e0
 8001854:	2000000c 	.word	0x2000000c
 8001858:	20000982 	.word	0x20000982
 800185c:	20000983 	.word	0x20000983
 8001860:	2000026c 	.word	0x2000026c
 8001864:	200005e4 	.word	0x200005e4
 8001868:	20000671 	.word	0x20000671
 800186c:	20000672 	.word	0x20000672
 8001870:	200005e1 	.word	0x200005e1
 8001874:	200002a0 	.word	0x200002a0
 8001878:	200002a1 	.word	0x200002a1

0800187c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b090      	sub	sp, #64	; 0x40
 8001880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001882:	f107 0318 	add.w	r3, r7, #24
 8001886:	2228      	movs	r2, #40	; 0x28
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f006 ff08 	bl	80086a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001890:	1d3b      	adds	r3, r7, #4
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800189e:	2302      	movs	r3, #2
 80018a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018a2:	2301      	movs	r3, #1
 80018a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018a6:	2310      	movs	r3, #16
 80018a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018aa:	2302      	movs	r3, #2
 80018ac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80018ae:	2300      	movs	r3, #0
 80018b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80018b2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80018b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b8:	f107 0318 	add.w	r3, r7, #24
 80018bc:	4618      	mov	r0, r3
 80018be:	f000 ff25 	bl	800270c <HAL_RCC_OscConfig>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80018c8:	f000 f819 	bl	80018fe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018cc:	230f      	movs	r3, #15
 80018ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d0:	2302      	movs	r3, #2
 80018d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2102      	movs	r1, #2
 80018e6:	4618      	mov	r0, r3
 80018e8:	f001 f992 	bl	8002c10 <HAL_RCC_ClockConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80018f2:	f000 f804 	bl	80018fe <Error_Handler>
  }
}
 80018f6:	bf00      	nop
 80018f8:	3740      	adds	r7, #64	; 0x40
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001902:	b672      	cpsid	i
}
 8001904:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001906:	e7fe      	b.n	8001906 <Error_Handler+0x8>

08001908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800190e:	4b15      	ldr	r3, [pc, #84]	; (8001964 <HAL_MspInit+0x5c>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	4a14      	ldr	r2, [pc, #80]	; (8001964 <HAL_MspInit+0x5c>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6193      	str	r3, [r2, #24]
 800191a:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_MspInit+0x5c>)
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
 8001924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001926:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <HAL_MspInit+0x5c>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	4a0e      	ldr	r2, [pc, #56]	; (8001964 <HAL_MspInit+0x5c>)
 800192c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001930:	61d3      	str	r3, [r2, #28]
 8001932:	4b0c      	ldr	r3, [pc, #48]	; (8001964 <HAL_MspInit+0x5c>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800193e:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <HAL_MspInit+0x60>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	4a04      	ldr	r2, [pc, #16]	; (8001968 <HAL_MspInit+0x60>)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195a:	bf00      	nop
 800195c:	3714      	adds	r7, #20
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr
 8001964:	40021000 	.word	0x40021000
 8001968:	40010000 	.word	0x40010000

0800196c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001970:	e7fe      	b.n	8001970 <NMI_Handler+0x4>

08001972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001976:	e7fe      	b.n	8001976 <HardFault_Handler+0x4>

08001978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800197c:	e7fe      	b.n	800197c <MemManage_Handler+0x4>

0800197e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001982:	e7fe      	b.n	8001982 <BusFault_Handler+0x4>

08001984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001988:	e7fe      	b.n	8001988 <UsageFault_Handler+0x4>

0800198a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr

08001996 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr

080019ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b2:	f000 fba7 	bl	8002104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}

080019ba <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80019be:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019c2:	f000 fe8b 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80019c6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019ca:	f000 fe87 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <TIM1_UP_IRQHandler+0x10>)
 80019da:	f001 fbf1 	bl	80031c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	2000098c 	.word	0x2000098c

080019e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <TIM2_IRQHandler+0x10>)
 80019ee:	f001 fbe7 	bl	80031c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200009d4 	.word	0x200009d4

080019fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a00:	4802      	ldr	r0, [pc, #8]	; (8001a0c <TIM3_IRQHandler+0x10>)
 8001a02:	f001 fbdd 	bl	80031c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000a1c 	.word	0x20000a1c

08001a10 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a14:	4802      	ldr	r0, [pc, #8]	; (8001a20 <TIM4_IRQHandler+0x10>)
 8001a16:	f001 fbd3 	bl	80031c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000a64 	.word	0x20000a64

08001a24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001a28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001a2c:	f000 fe56 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001a30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001a34:	f000 fe52 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001a38:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a3c:	f000 fe4e 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001a40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a44:	f000 fe4a 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
	return 1;
 8001a50:	2301      	movs	r3, #1
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr

08001a5a <_kill>:

int _kill(int pid, int sig)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a64:	f006 fdea 	bl	800863c <__errno>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2216      	movs	r2, #22
 8001a6c:	601a      	str	r2, [r3, #0]
	return -1;
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <_exit>:

void _exit (int status)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a82:	f04f 31ff 	mov.w	r1, #4294967295
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f7ff ffe7 	bl	8001a5a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a8c:	e7fe      	b.n	8001a8c <_exit+0x12>

08001a8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e00a      	b.n	8001ab6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001aa0:	f3af 8000 	nop.w
 8001aa4:	4601      	mov	r1, r0
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	60ba      	str	r2, [r7, #8]
 8001aac:	b2ca      	uxtb	r2, r1
 8001aae:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	dbf0      	blt.n	8001aa0 <_read+0x12>
	}

return len;
 8001abe:	687b      	ldr	r3, [r7, #4]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	e009      	b.n	8001aee <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	1c5a      	adds	r2, r3, #1
 8001ade:	60ba      	str	r2, [r7, #8]
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	3301      	adds	r3, #1
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	dbf1      	blt.n	8001ada <_write+0x12>
	}
	return len;
 8001af6:	687b      	ldr	r3, [r7, #4]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <_close>:

int _close(int file)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	return -1;
 8001b08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
 8001b1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b26:	605a      	str	r2, [r3, #4]
	return 0;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <_isatty>:

int _isatty(int file)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
	return 1;
 8001b3c:	2301      	movs	r3, #1
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr

08001b48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
	return 0;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b68:	4a14      	ldr	r2, [pc, #80]	; (8001bbc <_sbrk+0x5c>)
 8001b6a:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <_sbrk+0x60>)
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b74:	4b13      	ldr	r3, [pc, #76]	; (8001bc4 <_sbrk+0x64>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d102      	bne.n	8001b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b7c:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <_sbrk+0x64>)
 8001b7e:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <_sbrk+0x68>)
 8001b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d207      	bcs.n	8001ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b90:	f006 fd54 	bl	800863c <__errno>
 8001b94:	4603      	mov	r3, r0
 8001b96:	220c      	movs	r2, #12
 8001b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	e009      	b.n	8001bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba6:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	4a05      	ldr	r2, [pc, #20]	; (8001bc4 <_sbrk+0x64>)
 8001bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20005000 	.word	0x20005000
 8001bc0:	00000400 	.word	0x00000400
 8001bc4:	20000988 	.word	0x20000988
 8001bc8:	20000b18 	.word	0x20000b18

08001bcc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bde:	f107 0308 	add.w	r3, r7, #8
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	463b      	mov	r3, r7
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bf4:	4b1e      	ldr	r3, [pc, #120]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001bf6:	4a1f      	ldr	r2, [pc, #124]	; (8001c74 <MX_TIM1_Init+0x9c>)
 8001bf8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001bfc:	2277      	movs	r2, #119	; 0x77
 8001bfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c00:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62999;
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c08:	f24f 6217 	movw	r2, #62999	; 0xf617
 8001c0c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c20:	4813      	ldr	r0, [pc, #76]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c22:	f001 f98d 	bl	8002f40 <HAL_TIM_Base_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001c2c:	f7ff fe67 	bl	80018fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	480c      	ldr	r0, [pc, #48]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c3e:	f001 fbc7 	bl	80033d0 <HAL_TIM_ConfigClockSource>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001c48:	f7ff fe59 	bl	80018fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c50:	2300      	movs	r3, #0
 8001c52:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c54:	463b      	mov	r3, r7
 8001c56:	4619      	mov	r1, r3
 8001c58:	4805      	ldr	r0, [pc, #20]	; (8001c70 <MX_TIM1_Init+0x98>)
 8001c5a:	f001 fda7 	bl	80037ac <HAL_TIMEx_MasterConfigSynchronization>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c64:	f7ff fe4b 	bl	80018fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	2000098c 	.word	0x2000098c
 8001c74:	40012c00 	.word	0x40012c00

08001c78 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7e:	f107 0308 	add.w	r3, r7, #8
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c94:	4b1e      	ldr	r3, [pc, #120]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001c96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479;
 8001c9c:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001c9e:	f240 12df 	movw	r2, #479	; 0x1df
 8001ca2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 62999;
 8001caa:	4b19      	ldr	r3, [pc, #100]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001cac:	f24f 6217 	movw	r2, #62999	; 0xf617
 8001cb0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb2:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb8:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cbe:	4814      	ldr	r0, [pc, #80]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001cc0:	f001 f93e 	bl	8002f40 <HAL_TIM_Base_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001cca:	f7ff fe18 	bl	80018fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cd4:	f107 0308 	add.w	r3, r7, #8
 8001cd8:	4619      	mov	r1, r3
 8001cda:	480d      	ldr	r0, [pc, #52]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001cdc:	f001 fb78 	bl	80033d0 <HAL_TIM_ConfigClockSource>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001ce6:	f7ff fe0a 	bl	80018fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cea:	2300      	movs	r3, #0
 8001cec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cf2:	463b      	mov	r3, r7
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4806      	ldr	r0, [pc, #24]	; (8001d10 <MX_TIM2_Init+0x98>)
 8001cf8:	f001 fd58 	bl	80037ac <HAL_TIMEx_MasterConfigSynchronization>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d02:	f7ff fdfc 	bl	80018fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	200009d4 	.word	0x200009d4

08001d14 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1a:	f107 0308 	add.w	r3, r7, #8
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d28:	463b      	mov	r3, r7
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d30:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d32:	4a1e      	ldr	r2, [pc, #120]	; (8001dac <MX_TIM3_Init+0x98>)
 8001d34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8001d36:	4b1c      	ldr	r3, [pc, #112]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d38:	220f      	movs	r2, #15
 8001d3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 62999;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d44:	f24f 6217 	movw	r2, #62999	; 0xf617
 8001d48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d4a:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d50:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d56:	4814      	ldr	r0, [pc, #80]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d58:	f001 f8f2 	bl	8002f40 <HAL_TIM_Base_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001d62:	f7ff fdcc 	bl	80018fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d6c:	f107 0308 	add.w	r3, r7, #8
 8001d70:	4619      	mov	r1, r3
 8001d72:	480d      	ldr	r0, [pc, #52]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d74:	f001 fb2c 	bl	80033d0 <HAL_TIM_ConfigClockSource>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d7e:	f7ff fdbe 	bl	80018fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d86:	2300      	movs	r3, #0
 8001d88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d8a:	463b      	mov	r3, r7
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4806      	ldr	r0, [pc, #24]	; (8001da8 <MX_TIM3_Init+0x94>)
 8001d90:	f001 fd0c 	bl	80037ac <HAL_TIMEx_MasterConfigSynchronization>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001d9a:	f7ff fdb0 	bl	80018fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000a1c 	.word	0x20000a1c
 8001dac:	40000400 	.word	0x40000400

08001db0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001dce:	4a1e      	ldr	r2, [pc, #120]	; (8001e48 <MX_TIM4_Init+0x98>)
 8001dd0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 719;
 8001dde:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001de0:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001de4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dec:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001df2:	4814      	ldr	r0, [pc, #80]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001df4:	f001 f8a4 	bl	8002f40 <HAL_TIM_Base_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001dfe:	f7ff fd7e 	bl	80018fe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e08:	f107 0308 	add.w	r3, r7, #8
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480d      	ldr	r0, [pc, #52]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001e10:	f001 fade 	bl	80033d0 <HAL_TIM_ConfigClockSource>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001e1a:	f7ff fd70 	bl	80018fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e26:	463b      	mov	r3, r7
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	; (8001e44 <MX_TIM4_Init+0x94>)
 8001e2c:	f001 fcbe 	bl	80037ac <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001e36:	f7ff fd62 	bl	80018fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000a64 	.word	0x20000a64
 8001e48:	40000800 	.word	0x40000800

08001e4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a34      	ldr	r2, [pc, #208]	; (8001f2c <HAL_TIM_Base_MspInit+0xe0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d114      	bne.n	8001e88 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e5e:	4b34      	ldr	r3, [pc, #208]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	4a33      	ldr	r2, [pc, #204]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001e64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e68:	6193      	str	r3, [r2, #24]
 8001e6a:	4b31      	ldr	r3, [pc, #196]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2100      	movs	r1, #0
 8001e7a:	2019      	movs	r0, #25
 8001e7c:	f000 fa43 	bl	8002306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e80:	2019      	movs	r0, #25
 8001e82:	f000 fa5c 	bl	800233e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e86:	e04c      	b.n	8001f22 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e90:	d114      	bne.n	8001ebc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e92:	4b27      	ldr	r3, [pc, #156]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	4a26      	ldr	r2, [pc, #152]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	61d3      	str	r3, [r2, #28]
 8001e9e:	4b24      	ldr	r3, [pc, #144]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	201c      	movs	r0, #28
 8001eb0:	f000 fa29 	bl	8002306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001eb4:	201c      	movs	r0, #28
 8001eb6:	f000 fa42 	bl	800233e <HAL_NVIC_EnableIRQ>
}
 8001eba:	e032      	b.n	8001f22 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_TIM_Base_MspInit+0xe8>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d114      	bne.n	8001ef0 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	4a19      	ldr	r2, [pc, #100]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	61d3      	str	r3, [r2, #28]
 8001ed2:	4b17      	ldr	r3, [pc, #92]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	201d      	movs	r0, #29
 8001ee4:	f000 fa0f 	bl	8002306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ee8:	201d      	movs	r0, #29
 8001eea:	f000 fa28 	bl	800233e <HAL_NVIC_EnableIRQ>
}
 8001eee:	e018      	b.n	8001f22 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a10      	ldr	r2, [pc, #64]	; (8001f38 <HAL_TIM_Base_MspInit+0xec>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d113      	bne.n	8001f22 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001efa:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	4a0c      	ldr	r2, [pc, #48]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	61d3      	str	r3, [r2, #28]
 8001f06:	4b0a      	ldr	r3, [pc, #40]	; (8001f30 <HAL_TIM_Base_MspInit+0xe4>)
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2100      	movs	r1, #0
 8001f16:	201e      	movs	r0, #30
 8001f18:	f000 f9f5 	bl	8002306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f1c:	201e      	movs	r0, #30
 8001f1e:	f000 fa0e 	bl	800233e <HAL_NVIC_EnableIRQ>
}
 8001f22:	bf00      	nop
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40012c00 	.word	0x40012c00
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40000400 	.word	0x40000400
 8001f38:	40000800 	.word	0x40000800

08001f3c <MX_USART1_Init>:

USART_HandleTypeDef husart1;

/* USART1 init function */
void MX_USART1_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f42:	4a13      	ldr	r2, [pc, #76]	; (8001f90 <MX_USART1_Init+0x54>)
 8001f44:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8001f46:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f4c:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f62:	220c      	movs	r2, #12
 8001f64:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8001f6c:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8001f78:	4804      	ldr	r0, [pc, #16]	; (8001f8c <MX_USART1_Init+0x50>)
 8001f7a:	f001 fc87 	bl	800388c <HAL_USART_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 8001f84:	f7ff fcbb 	bl	80018fe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000aac 	.word	0x20000aac
 8001f90:	40013800 	.word	0x40013800

08001f94 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b088      	sub	sp, #32
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0310 	add.w	r3, r7, #16
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
  if(usartHandle->Instance==USART1)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a1c      	ldr	r2, [pc, #112]	; (8002020 <HAL_USART_MspInit+0x8c>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d131      	bne.n	8002018 <HAL_USART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fb4:	4b1b      	ldr	r3, [pc, #108]	; (8002024 <HAL_USART_MspInit+0x90>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	4a1a      	ldr	r2, [pc, #104]	; (8002024 <HAL_USART_MspInit+0x90>)
 8001fba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fbe:	6193      	str	r3, [r2, #24]
 8001fc0:	4b18      	ldr	r3, [pc, #96]	; (8002024 <HAL_USART_MspInit+0x90>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fcc:	4b15      	ldr	r3, [pc, #84]	; (8002024 <HAL_USART_MspInit+0x90>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	4a14      	ldr	r2, [pc, #80]	; (8002024 <HAL_USART_MspInit+0x90>)
 8001fd2:	f043 0304 	orr.w	r3, r3, #4
 8001fd6:	6193      	str	r3, [r2, #24]
 8001fd8:	4b12      	ldr	r3, [pc, #72]	; (8002024 <HAL_USART_MspInit+0x90>)
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fe4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fe8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff2:	f107 0310 	add.w	r3, r7, #16
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	480b      	ldr	r0, [pc, #44]	; (8002028 <HAL_USART_MspInit+0x94>)
 8001ffa:	f000 f9bb 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002002:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	4619      	mov	r1, r3
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <HAL_USART_MspInit+0x94>)
 8002014:	f000 f9ae 	bl	8002374 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002018:	bf00      	nop
 800201a:	3720      	adds	r7, #32
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40013800 	.word	0x40013800
 8002024:	40021000 	.word	0x40021000
 8002028:	40010800 	.word	0x40010800

0800202c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800202c:	480c      	ldr	r0, [pc, #48]	; (8002060 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800202e:	490d      	ldr	r1, [pc, #52]	; (8002064 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002030:	4a0d      	ldr	r2, [pc, #52]	; (8002068 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002034:	e002      	b.n	800203c <LoopCopyDataInit>

08002036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800203a:	3304      	adds	r3, #4

0800203c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800203c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800203e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002040:	d3f9      	bcc.n	8002036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002042:	4a0a      	ldr	r2, [pc, #40]	; (800206c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002044:	4c0a      	ldr	r4, [pc, #40]	; (8002070 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002048:	e001      	b.n	800204e <LoopFillZerobss>

0800204a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800204a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800204c:	3204      	adds	r2, #4

0800204e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800204e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002050:	d3fb      	bcc.n	800204a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002052:	f7ff fdbb 	bl	8001bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002056:	f006 faf7 	bl	8008648 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800205a:	f7ff fb6d 	bl	8001738 <main>
  bx lr
 800205e:	4770      	bx	lr
  ldr r0, =_sdata
 8002060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002064:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002068:	0800b954 	.word	0x0800b954
  ldr r2, =_sbss
 800206c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002070:	20000b18 	.word	0x20000b18

08002074 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002074:	e7fe      	b.n	8002074 <ADC1_2_IRQHandler>
	...

08002078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800207c:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <HAL_Init+0x28>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <HAL_Init+0x28>)
 8002082:	f043 0310 	orr.w	r3, r3, #16
 8002086:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002088:	2003      	movs	r0, #3
 800208a:	f000 f931 	bl	80022f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208e:	2000      	movs	r0, #0
 8002090:	f000 f808 	bl	80020a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002094:	f7ff fc38 	bl	8001908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40022000 	.word	0x40022000

080020a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x54>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b12      	ldr	r3, [pc, #72]	; (80020fc <HAL_InitTick+0x58>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80020be:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 f949 	bl	800235a <HAL_SYSTICK_Config>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e00e      	b.n	80020f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b0f      	cmp	r3, #15
 80020d6:	d80a      	bhi.n	80020ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d8:	2200      	movs	r2, #0
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	f04f 30ff 	mov.w	r0, #4294967295
 80020e0:	f000 f911 	bl	8002306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e4:	4a06      	ldr	r2, [pc, #24]	; (8002100 <HAL_InitTick+0x5c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000030 	.word	0x20000030
 80020fc:	20000038 	.word	0x20000038
 8002100:	20000034 	.word	0x20000034

08002104 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_IncTick+0x1c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b05      	ldr	r3, [pc, #20]	; (8002124 <HAL_IncTick+0x20>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4413      	add	r3, r2
 8002114:	4a03      	ldr	r2, [pc, #12]	; (8002124 <HAL_IncTick+0x20>)
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	20000038 	.word	0x20000038
 8002124:	20000af0 	.word	0x20000af0

08002128 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return uwTick;
 800212c:	4b02      	ldr	r3, [pc, #8]	; (8002138 <HAL_GetTick+0x10>)
 800212e:	681b      	ldr	r3, [r3, #0]
}
 8002130:	4618      	mov	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	20000af0 	.word	0x20000af0

0800213c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002140:	4b04      	ldr	r3, [pc, #16]	; (8002154 <HAL_ResumeTick+0x18>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a03      	ldr	r2, [pc, #12]	; (8002154 <HAL_ResumeTick+0x18>)
 8002146:	f043 0302 	orr.w	r3, r3, #2
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	e000e010 	.word	0xe000e010

08002158 <__NVIC_SetPriorityGrouping>:
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <__NVIC_SetPriorityGrouping+0x44>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002174:	4013      	ands	r3, r2
 8002176:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002180:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002184:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800218a:	4a04      	ldr	r2, [pc, #16]	; (800219c <__NVIC_SetPriorityGrouping+0x44>)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	60d3      	str	r3, [r2, #12]
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <__NVIC_GetPriorityGrouping>:
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a4:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <__NVIC_GetPriorityGrouping+0x18>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	0a1b      	lsrs	r3, r3, #8
 80021aa:	f003 0307 	and.w	r3, r3, #7
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_EnableIRQ>:
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	db0b      	blt.n	80021e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	f003 021f 	and.w	r2, r3, #31
 80021d4:	4906      	ldr	r1, [pc, #24]	; (80021f0 <__NVIC_EnableIRQ+0x34>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	2001      	movs	r0, #1
 80021de:	fa00 f202 	lsl.w	r2, r0, r2
 80021e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	e000e100 	.word	0xe000e100

080021f4 <__NVIC_SetPriority>:
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	6039      	str	r1, [r7, #0]
 80021fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002204:	2b00      	cmp	r3, #0
 8002206:	db0a      	blt.n	800221e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	b2da      	uxtb	r2, r3
 800220c:	490c      	ldr	r1, [pc, #48]	; (8002240 <__NVIC_SetPriority+0x4c>)
 800220e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002212:	0112      	lsls	r2, r2, #4
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	440b      	add	r3, r1
 8002218:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800221c:	e00a      	b.n	8002234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	b2da      	uxtb	r2, r3
 8002222:	4908      	ldr	r1, [pc, #32]	; (8002244 <__NVIC_SetPriority+0x50>)
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	3b04      	subs	r3, #4
 800222c:	0112      	lsls	r2, r2, #4
 800222e:	b2d2      	uxtb	r2, r2
 8002230:	440b      	add	r3, r1
 8002232:	761a      	strb	r2, [r3, #24]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000e100 	.word	0xe000e100
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <NVIC_EncodePriority>:
{
 8002248:	b480      	push	{r7}
 800224a:	b089      	sub	sp, #36	; 0x24
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f1c3 0307 	rsb	r3, r3, #7
 8002262:	2b04      	cmp	r3, #4
 8002264:	bf28      	it	cs
 8002266:	2304      	movcs	r3, #4
 8002268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	3304      	adds	r3, #4
 800226e:	2b06      	cmp	r3, #6
 8002270:	d902      	bls.n	8002278 <NVIC_EncodePriority+0x30>
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	3b03      	subs	r3, #3
 8002276:	e000      	b.n	800227a <NVIC_EncodePriority+0x32>
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	f04f 32ff 	mov.w	r2, #4294967295
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43da      	mvns	r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	401a      	ands	r2, r3
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002290:	f04f 31ff 	mov.w	r1, #4294967295
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	43d9      	mvns	r1, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a0:	4313      	orrs	r3, r2
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3724      	adds	r7, #36	; 0x24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr

080022ac <SysTick_Config>:
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022bc:	d301      	bcc.n	80022c2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80022be:	2301      	movs	r3, #1
 80022c0:	e00f      	b.n	80022e2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022c2:	4a0a      	ldr	r2, [pc, #40]	; (80022ec <SysTick_Config+0x40>)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ca:	210f      	movs	r1, #15
 80022cc:	f04f 30ff 	mov.w	r0, #4294967295
 80022d0:	f7ff ff90 	bl	80021f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <SysTick_Config+0x40>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022da:	4b04      	ldr	r3, [pc, #16]	; (80022ec <SysTick_Config+0x40>)
 80022dc:	2207      	movs	r2, #7
 80022de:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	e000e010 	.word	0xe000e010

080022f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ff2d 	bl	8002158 <__NVIC_SetPriorityGrouping>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002306:	b580      	push	{r7, lr}
 8002308:	b086      	sub	sp, #24
 800230a:	af00      	add	r7, sp, #0
 800230c:	4603      	mov	r3, r0
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	607a      	str	r2, [r7, #4]
 8002312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002318:	f7ff ff42 	bl	80021a0 <__NVIC_GetPriorityGrouping>
 800231c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	68b9      	ldr	r1, [r7, #8]
 8002322:	6978      	ldr	r0, [r7, #20]
 8002324:	f7ff ff90 	bl	8002248 <NVIC_EncodePriority>
 8002328:	4602      	mov	r2, r0
 800232a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800232e:	4611      	mov	r1, r2
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ff5f 	bl	80021f4 <__NVIC_SetPriority>
}
 8002336:	bf00      	nop
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	4603      	mov	r3, r0
 8002346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff35 	bl	80021bc <__NVIC_EnableIRQ>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff ffa2 	bl	80022ac <SysTick_Config>
 8002368:	4603      	mov	r3, r0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002374:	b480      	push	{r7}
 8002376:	b08b      	sub	sp, #44	; 0x2c
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800237e:	2300      	movs	r3, #0
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002382:	2300      	movs	r3, #0
 8002384:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002386:	e169      	b.n	800265c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002388:	2201      	movs	r2, #1
 800238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	69fa      	ldr	r2, [r7, #28]
 8002398:	4013      	ands	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	f040 8158 	bne.w	8002656 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	4a9a      	ldr	r2, [pc, #616]	; (8002614 <HAL_GPIO_Init+0x2a0>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d05e      	beq.n	800246e <HAL_GPIO_Init+0xfa>
 80023b0:	4a98      	ldr	r2, [pc, #608]	; (8002614 <HAL_GPIO_Init+0x2a0>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d875      	bhi.n	80024a2 <HAL_GPIO_Init+0x12e>
 80023b6:	4a98      	ldr	r2, [pc, #608]	; (8002618 <HAL_GPIO_Init+0x2a4>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d058      	beq.n	800246e <HAL_GPIO_Init+0xfa>
 80023bc:	4a96      	ldr	r2, [pc, #600]	; (8002618 <HAL_GPIO_Init+0x2a4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d86f      	bhi.n	80024a2 <HAL_GPIO_Init+0x12e>
 80023c2:	4a96      	ldr	r2, [pc, #600]	; (800261c <HAL_GPIO_Init+0x2a8>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d052      	beq.n	800246e <HAL_GPIO_Init+0xfa>
 80023c8:	4a94      	ldr	r2, [pc, #592]	; (800261c <HAL_GPIO_Init+0x2a8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d869      	bhi.n	80024a2 <HAL_GPIO_Init+0x12e>
 80023ce:	4a94      	ldr	r2, [pc, #592]	; (8002620 <HAL_GPIO_Init+0x2ac>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d04c      	beq.n	800246e <HAL_GPIO_Init+0xfa>
 80023d4:	4a92      	ldr	r2, [pc, #584]	; (8002620 <HAL_GPIO_Init+0x2ac>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d863      	bhi.n	80024a2 <HAL_GPIO_Init+0x12e>
 80023da:	4a92      	ldr	r2, [pc, #584]	; (8002624 <HAL_GPIO_Init+0x2b0>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d046      	beq.n	800246e <HAL_GPIO_Init+0xfa>
 80023e0:	4a90      	ldr	r2, [pc, #576]	; (8002624 <HAL_GPIO_Init+0x2b0>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d85d      	bhi.n	80024a2 <HAL_GPIO_Init+0x12e>
 80023e6:	2b12      	cmp	r3, #18
 80023e8:	d82a      	bhi.n	8002440 <HAL_GPIO_Init+0xcc>
 80023ea:	2b12      	cmp	r3, #18
 80023ec:	d859      	bhi.n	80024a2 <HAL_GPIO_Init+0x12e>
 80023ee:	a201      	add	r2, pc, #4	; (adr r2, 80023f4 <HAL_GPIO_Init+0x80>)
 80023f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f4:	0800246f 	.word	0x0800246f
 80023f8:	08002449 	.word	0x08002449
 80023fc:	0800245b 	.word	0x0800245b
 8002400:	0800249d 	.word	0x0800249d
 8002404:	080024a3 	.word	0x080024a3
 8002408:	080024a3 	.word	0x080024a3
 800240c:	080024a3 	.word	0x080024a3
 8002410:	080024a3 	.word	0x080024a3
 8002414:	080024a3 	.word	0x080024a3
 8002418:	080024a3 	.word	0x080024a3
 800241c:	080024a3 	.word	0x080024a3
 8002420:	080024a3 	.word	0x080024a3
 8002424:	080024a3 	.word	0x080024a3
 8002428:	080024a3 	.word	0x080024a3
 800242c:	080024a3 	.word	0x080024a3
 8002430:	080024a3 	.word	0x080024a3
 8002434:	080024a3 	.word	0x080024a3
 8002438:	08002451 	.word	0x08002451
 800243c:	08002465 	.word	0x08002465
 8002440:	4a79      	ldr	r2, [pc, #484]	; (8002628 <HAL_GPIO_Init+0x2b4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d013      	beq.n	800246e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002446:	e02c      	b.n	80024a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	623b      	str	r3, [r7, #32]
          break;
 800244e:	e029      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	3304      	adds	r3, #4
 8002456:	623b      	str	r3, [r7, #32]
          break;
 8002458:	e024      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	3308      	adds	r3, #8
 8002460:	623b      	str	r3, [r7, #32]
          break;
 8002462:	e01f      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	330c      	adds	r3, #12
 800246a:	623b      	str	r3, [r7, #32]
          break;
 800246c:	e01a      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d102      	bne.n	800247c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002476:	2304      	movs	r3, #4
 8002478:	623b      	str	r3, [r7, #32]
          break;
 800247a:	e013      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d105      	bne.n	8002490 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002484:	2308      	movs	r3, #8
 8002486:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	611a      	str	r2, [r3, #16]
          break;
 800248e:	e009      	b.n	80024a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002490:	2308      	movs	r3, #8
 8002492:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	69fa      	ldr	r2, [r7, #28]
 8002498:	615a      	str	r2, [r3, #20]
          break;
 800249a:	e003      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800249c:	2300      	movs	r3, #0
 800249e:	623b      	str	r3, [r7, #32]
          break;
 80024a0:	e000      	b.n	80024a4 <HAL_GPIO_Init+0x130>
          break;
 80024a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	2bff      	cmp	r3, #255	; 0xff
 80024a8:	d801      	bhi.n	80024ae <HAL_GPIO_Init+0x13a>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	e001      	b.n	80024b2 <HAL_GPIO_Init+0x13e>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3304      	adds	r3, #4
 80024b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	2bff      	cmp	r3, #255	; 0xff
 80024b8:	d802      	bhi.n	80024c0 <HAL_GPIO_Init+0x14c>
 80024ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	e002      	b.n	80024c6 <HAL_GPIO_Init+0x152>
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	3b08      	subs	r3, #8
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	210f      	movs	r1, #15
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	fa01 f303 	lsl.w	r3, r1, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	401a      	ands	r2, r3
 80024d8:	6a39      	ldr	r1, [r7, #32]
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	fa01 f303 	lsl.w	r3, r1, r3
 80024e0:	431a      	orrs	r2, r3
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 80b1 	beq.w	8002656 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024f4:	4b4d      	ldr	r3, [pc, #308]	; (800262c <HAL_GPIO_Init+0x2b8>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	4a4c      	ldr	r2, [pc, #304]	; (800262c <HAL_GPIO_Init+0x2b8>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6193      	str	r3, [r2, #24]
 8002500:	4b4a      	ldr	r3, [pc, #296]	; (800262c <HAL_GPIO_Init+0x2b8>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800250c:	4a48      	ldr	r2, [pc, #288]	; (8002630 <HAL_GPIO_Init+0x2bc>)
 800250e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002510:	089b      	lsrs	r3, r3, #2
 8002512:	3302      	adds	r3, #2
 8002514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002518:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	f003 0303 	and.w	r3, r3, #3
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	220f      	movs	r2, #15
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4013      	ands	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a40      	ldr	r2, [pc, #256]	; (8002634 <HAL_GPIO_Init+0x2c0>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d013      	beq.n	8002560 <HAL_GPIO_Init+0x1ec>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a3f      	ldr	r2, [pc, #252]	; (8002638 <HAL_GPIO_Init+0x2c4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d00d      	beq.n	800255c <HAL_GPIO_Init+0x1e8>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a3e      	ldr	r2, [pc, #248]	; (800263c <HAL_GPIO_Init+0x2c8>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d007      	beq.n	8002558 <HAL_GPIO_Init+0x1e4>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a3d      	ldr	r2, [pc, #244]	; (8002640 <HAL_GPIO_Init+0x2cc>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d101      	bne.n	8002554 <HAL_GPIO_Init+0x1e0>
 8002550:	2303      	movs	r3, #3
 8002552:	e006      	b.n	8002562 <HAL_GPIO_Init+0x1ee>
 8002554:	2304      	movs	r3, #4
 8002556:	e004      	b.n	8002562 <HAL_GPIO_Init+0x1ee>
 8002558:	2302      	movs	r3, #2
 800255a:	e002      	b.n	8002562 <HAL_GPIO_Init+0x1ee>
 800255c:	2301      	movs	r3, #1
 800255e:	e000      	b.n	8002562 <HAL_GPIO_Init+0x1ee>
 8002560:	2300      	movs	r3, #0
 8002562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002564:	f002 0203 	and.w	r2, r2, #3
 8002568:	0092      	lsls	r2, r2, #2
 800256a:	4093      	lsls	r3, r2
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	4313      	orrs	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002572:	492f      	ldr	r1, [pc, #188]	; (8002630 <HAL_GPIO_Init+0x2bc>)
 8002574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002576:	089b      	lsrs	r3, r3, #2
 8002578:	3302      	adds	r3, #2
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d006      	beq.n	800259a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800258c:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	492c      	ldr	r1, [pc, #176]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	4313      	orrs	r3, r2
 8002596:	600b      	str	r3, [r1, #0]
 8002598:	e006      	b.n	80025a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800259a:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	43db      	mvns	r3, r3
 80025a2:	4928      	ldr	r1, [pc, #160]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d006      	beq.n	80025c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025b4:	4b23      	ldr	r3, [pc, #140]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	4922      	ldr	r1, [pc, #136]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4313      	orrs	r3, r2
 80025be:	604b      	str	r3, [r1, #4]
 80025c0:	e006      	b.n	80025d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025c2:	4b20      	ldr	r3, [pc, #128]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	43db      	mvns	r3, r3
 80025ca:	491e      	ldr	r1, [pc, #120]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025cc:	4013      	ands	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d006      	beq.n	80025ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	4918      	ldr	r1, [pc, #96]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	608b      	str	r3, [r1, #8]
 80025e8:	e006      	b.n	80025f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025ea:	4b16      	ldr	r3, [pc, #88]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	43db      	mvns	r3, r3
 80025f2:	4914      	ldr	r1, [pc, #80]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d021      	beq.n	8002648 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002604:	4b0f      	ldr	r3, [pc, #60]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	490e      	ldr	r1, [pc, #56]	; (8002644 <HAL_GPIO_Init+0x2d0>)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	4313      	orrs	r3, r2
 800260e:	60cb      	str	r3, [r1, #12]
 8002610:	e021      	b.n	8002656 <HAL_GPIO_Init+0x2e2>
 8002612:	bf00      	nop
 8002614:	10320000 	.word	0x10320000
 8002618:	10310000 	.word	0x10310000
 800261c:	10220000 	.word	0x10220000
 8002620:	10210000 	.word	0x10210000
 8002624:	10120000 	.word	0x10120000
 8002628:	10110000 	.word	0x10110000
 800262c:	40021000 	.word	0x40021000
 8002630:	40010000 	.word	0x40010000
 8002634:	40010800 	.word	0x40010800
 8002638:	40010c00 	.word	0x40010c00
 800263c:	40011000 	.word	0x40011000
 8002640:	40011400 	.word	0x40011400
 8002644:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_GPIO_Init+0x304>)
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	43db      	mvns	r3, r3
 8002650:	4909      	ldr	r1, [pc, #36]	; (8002678 <HAL_GPIO_Init+0x304>)
 8002652:	4013      	ands	r3, r2
 8002654:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	3301      	adds	r3, #1
 800265a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002662:	fa22 f303 	lsr.w	r3, r2, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	f47f ae8e 	bne.w	8002388 <HAL_GPIO_Init+0x14>
  }
}
 800266c:	bf00      	nop
 800266e:	bf00      	nop
 8002670:	372c      	adds	r7, #44	; 0x2c
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	40010400 	.word	0x40010400

0800267c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	887b      	ldrh	r3, [r7, #2]
 800268e:	4013      	ands	r3, r2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d002      	beq.n	800269a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
 8002698:	e001      	b.n	800269e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800269a:	2300      	movs	r3, #0
 800269c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800269e:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc80      	pop	{r7}
 80026a8:	4770      	bx	lr

080026aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	460b      	mov	r3, r1
 80026b4:	807b      	strh	r3, [r7, #2]
 80026b6:	4613      	mov	r3, r2
 80026b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026ba:	787b      	ldrb	r3, [r7, #1]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026c0:	887a      	ldrh	r2, [r7, #2]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026c6:	e003      	b.n	80026d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026c8:	887b      	ldrh	r3, [r7, #2]
 80026ca:	041a      	lsls	r2, r3, #16
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	611a      	str	r2, [r3, #16]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr
	...

080026dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026e6:	4b08      	ldr	r3, [pc, #32]	; (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d006      	beq.n	8002700 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026f2:	4a05      	ldr	r2, [pc, #20]	; (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe fdbc 	bl	8001278 <HAL_GPIO_EXTI_Callback>
  }
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40010400 	.word	0x40010400

0800270c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e272      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 8087 	beq.w	800283a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800272c:	4b92      	ldr	r3, [pc, #584]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 030c 	and.w	r3, r3, #12
 8002734:	2b04      	cmp	r3, #4
 8002736:	d00c      	beq.n	8002752 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002738:	4b8f      	ldr	r3, [pc, #572]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 030c 	and.w	r3, r3, #12
 8002740:	2b08      	cmp	r3, #8
 8002742:	d112      	bne.n	800276a <HAL_RCC_OscConfig+0x5e>
 8002744:	4b8c      	ldr	r3, [pc, #560]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002750:	d10b      	bne.n	800276a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002752:	4b89      	ldr	r3, [pc, #548]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d06c      	beq.n	8002838 <HAL_RCC_OscConfig+0x12c>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d168      	bne.n	8002838 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e24c      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002772:	d106      	bne.n	8002782 <HAL_RCC_OscConfig+0x76>
 8002774:	4b80      	ldr	r3, [pc, #512]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a7f      	ldr	r2, [pc, #508]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800277a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277e:	6013      	str	r3, [r2, #0]
 8002780:	e02e      	b.n	80027e0 <HAL_RCC_OscConfig+0xd4>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0x98>
 800278a:	4b7b      	ldr	r3, [pc, #492]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a7a      	ldr	r2, [pc, #488]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002790:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	4b78      	ldr	r3, [pc, #480]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a77      	ldr	r2, [pc, #476]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800279c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e01d      	b.n	80027e0 <HAL_RCC_OscConfig+0xd4>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCC_OscConfig+0xbc>
 80027ae:	4b72      	ldr	r3, [pc, #456]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a71      	ldr	r2, [pc, #452]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027b8:	6013      	str	r3, [r2, #0]
 80027ba:	4b6f      	ldr	r3, [pc, #444]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a6e      	ldr	r2, [pc, #440]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	e00b      	b.n	80027e0 <HAL_RCC_OscConfig+0xd4>
 80027c8:	4b6b      	ldr	r3, [pc, #428]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a6a      	ldr	r2, [pc, #424]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027d2:	6013      	str	r3, [r2, #0]
 80027d4:	4b68      	ldr	r3, [pc, #416]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a67      	ldr	r2, [pc, #412]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80027da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d013      	beq.n	8002810 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e8:	f7ff fc9e 	bl	8002128 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff fc9a 	bl	8002128 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b64      	cmp	r3, #100	; 0x64
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e200      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002802:	4b5d      	ldr	r3, [pc, #372]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f0      	beq.n	80027f0 <HAL_RCC_OscConfig+0xe4>
 800280e:	e014      	b.n	800283a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7ff fc8a 	bl	8002128 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002818:	f7ff fc86 	bl	8002128 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b64      	cmp	r3, #100	; 0x64
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e1ec      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800282a:	4b53      	ldr	r3, [pc, #332]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f0      	bne.n	8002818 <HAL_RCC_OscConfig+0x10c>
 8002836:	e000      	b.n	800283a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d063      	beq.n	800290e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002846:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 030c 	and.w	r3, r3, #12
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00b      	beq.n	800286a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002852:	4b49      	ldr	r3, [pc, #292]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 030c 	and.w	r3, r3, #12
 800285a:	2b08      	cmp	r3, #8
 800285c:	d11c      	bne.n	8002898 <HAL_RCC_OscConfig+0x18c>
 800285e:	4b46      	ldr	r3, [pc, #280]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d116      	bne.n	8002898 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800286a:	4b43      	ldr	r3, [pc, #268]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d005      	beq.n	8002882 <HAL_RCC_OscConfig+0x176>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d001      	beq.n	8002882 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e1c0      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002882:	4b3d      	ldr	r3, [pc, #244]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4939      	ldr	r1, [pc, #228]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002892:	4313      	orrs	r3, r2
 8002894:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002896:	e03a      	b.n	800290e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d020      	beq.n	80028e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028a0:	4b36      	ldr	r3, [pc, #216]	; (800297c <HAL_RCC_OscConfig+0x270>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a6:	f7ff fc3f 	bl	8002128 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ae:	f7ff fc3b 	bl	8002128 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e1a1      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c0:	4b2d      	ldr	r3, [pc, #180]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0f0      	beq.n	80028ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028cc:	4b2a      	ldr	r3, [pc, #168]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	4927      	ldr	r1, [pc, #156]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]
 80028e0:	e015      	b.n	800290e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028e2:	4b26      	ldr	r3, [pc, #152]	; (800297c <HAL_RCC_OscConfig+0x270>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7ff fc1e 	bl	8002128 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028f0:	f7ff fc1a 	bl	8002128 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e180      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002902:	4b1d      	ldr	r3, [pc, #116]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1f0      	bne.n	80028f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0308 	and.w	r3, r3, #8
 8002916:	2b00      	cmp	r3, #0
 8002918:	d03a      	beq.n	8002990 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d019      	beq.n	8002956 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002922:	4b17      	ldr	r3, [pc, #92]	; (8002980 <HAL_RCC_OscConfig+0x274>)
 8002924:	2201      	movs	r2, #1
 8002926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002928:	f7ff fbfe 	bl	8002128 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002930:	f7ff fbfa 	bl	8002128 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e160      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002942:	4b0d      	ldr	r3, [pc, #52]	; (8002978 <HAL_RCC_OscConfig+0x26c>)
 8002944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f0      	beq.n	8002930 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800294e:	2001      	movs	r0, #1
 8002950:	f000 fad8 	bl	8002f04 <RCC_Delay>
 8002954:	e01c      	b.n	8002990 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002956:	4b0a      	ldr	r3, [pc, #40]	; (8002980 <HAL_RCC_OscConfig+0x274>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800295c:	f7ff fbe4 	bl	8002128 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002962:	e00f      	b.n	8002984 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002964:	f7ff fbe0 	bl	8002128 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d908      	bls.n	8002984 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e146      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
 8002976:	bf00      	nop
 8002978:	40021000 	.word	0x40021000
 800297c:	42420000 	.word	0x42420000
 8002980:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002984:	4b92      	ldr	r3, [pc, #584]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1e9      	bne.n	8002964 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 80a6 	beq.w	8002aea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800299e:	2300      	movs	r3, #0
 80029a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029a2:	4b8b      	ldr	r3, [pc, #556]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10d      	bne.n	80029ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ae:	4b88      	ldr	r3, [pc, #544]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	4a87      	ldr	r2, [pc, #540]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 80029b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b8:	61d3      	str	r3, [r2, #28]
 80029ba:	4b85      	ldr	r3, [pc, #532]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029c6:	2301      	movs	r3, #1
 80029c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ca:	4b82      	ldr	r3, [pc, #520]	; (8002bd4 <HAL_RCC_OscConfig+0x4c8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d118      	bne.n	8002a08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029d6:	4b7f      	ldr	r3, [pc, #508]	; (8002bd4 <HAL_RCC_OscConfig+0x4c8>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a7e      	ldr	r2, [pc, #504]	; (8002bd4 <HAL_RCC_OscConfig+0x4c8>)
 80029dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029e2:	f7ff fba1 	bl	8002128 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ea:	f7ff fb9d 	bl	8002128 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b64      	cmp	r3, #100	; 0x64
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e103      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029fc:	4b75      	ldr	r3, [pc, #468]	; (8002bd4 <HAL_RCC_OscConfig+0x4c8>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0f0      	beq.n	80029ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d106      	bne.n	8002a1e <HAL_RCC_OscConfig+0x312>
 8002a10:	4b6f      	ldr	r3, [pc, #444]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	4a6e      	ldr	r2, [pc, #440]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a16:	f043 0301 	orr.w	r3, r3, #1
 8002a1a:	6213      	str	r3, [r2, #32]
 8002a1c:	e02d      	b.n	8002a7a <HAL_RCC_OscConfig+0x36e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d10c      	bne.n	8002a40 <HAL_RCC_OscConfig+0x334>
 8002a26:	4b6a      	ldr	r3, [pc, #424]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	4a69      	ldr	r2, [pc, #420]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a2c:	f023 0301 	bic.w	r3, r3, #1
 8002a30:	6213      	str	r3, [r2, #32]
 8002a32:	4b67      	ldr	r3, [pc, #412]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	4a66      	ldr	r2, [pc, #408]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a38:	f023 0304 	bic.w	r3, r3, #4
 8002a3c:	6213      	str	r3, [r2, #32]
 8002a3e:	e01c      	b.n	8002a7a <HAL_RCC_OscConfig+0x36e>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	2b05      	cmp	r3, #5
 8002a46:	d10c      	bne.n	8002a62 <HAL_RCC_OscConfig+0x356>
 8002a48:	4b61      	ldr	r3, [pc, #388]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
 8002a4c:	4a60      	ldr	r2, [pc, #384]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a4e:	f043 0304 	orr.w	r3, r3, #4
 8002a52:	6213      	str	r3, [r2, #32]
 8002a54:	4b5e      	ldr	r3, [pc, #376]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	4a5d      	ldr	r2, [pc, #372]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	6213      	str	r3, [r2, #32]
 8002a60:	e00b      	b.n	8002a7a <HAL_RCC_OscConfig+0x36e>
 8002a62:	4b5b      	ldr	r3, [pc, #364]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	4a5a      	ldr	r2, [pc, #360]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a68:	f023 0301 	bic.w	r3, r3, #1
 8002a6c:	6213      	str	r3, [r2, #32]
 8002a6e:	4b58      	ldr	r3, [pc, #352]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a70:	6a1b      	ldr	r3, [r3, #32]
 8002a72:	4a57      	ldr	r2, [pc, #348]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002a74:	f023 0304 	bic.w	r3, r3, #4
 8002a78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d015      	beq.n	8002aae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a82:	f7ff fb51 	bl	8002128 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a88:	e00a      	b.n	8002aa0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8a:	f7ff fb4d 	bl	8002128 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e0b1      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa0:	4b4b      	ldr	r3, [pc, #300]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0ee      	beq.n	8002a8a <HAL_RCC_OscConfig+0x37e>
 8002aac:	e014      	b.n	8002ad8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aae:	f7ff fb3b 	bl	8002128 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ab4:	e00a      	b.n	8002acc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab6:	f7ff fb37 	bl	8002128 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e09b      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002acc:	4b40      	ldr	r3, [pc, #256]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1ee      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ad8:	7dfb      	ldrb	r3, [r7, #23]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d105      	bne.n	8002aea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ade:	4b3c      	ldr	r3, [pc, #240]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	4a3b      	ldr	r2, [pc, #236]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ae8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 8087 	beq.w	8002c02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002af4:	4b36      	ldr	r3, [pc, #216]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 030c 	and.w	r3, r3, #12
 8002afc:	2b08      	cmp	r3, #8
 8002afe:	d061      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d146      	bne.n	8002b96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b08:	4b33      	ldr	r3, [pc, #204]	; (8002bd8 <HAL_RCC_OscConfig+0x4cc>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0e:	f7ff fb0b 	bl	8002128 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b16:	f7ff fb07 	bl	8002128 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e06d      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b28:	4b29      	ldr	r3, [pc, #164]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1f0      	bne.n	8002b16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b3c:	d108      	bne.n	8002b50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b3e:	4b24      	ldr	r3, [pc, #144]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	4921      	ldr	r1, [pc, #132]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b50:	4b1f      	ldr	r3, [pc, #124]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a19      	ldr	r1, [r3, #32]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b60:	430b      	orrs	r3, r1
 8002b62:	491b      	ldr	r1, [pc, #108]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b68:	4b1b      	ldr	r3, [pc, #108]	; (8002bd8 <HAL_RCC_OscConfig+0x4cc>)
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6e:	f7ff fadb 	bl	8002128 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b74:	e008      	b.n	8002b88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b76:	f7ff fad7 	bl	8002128 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e03d      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b88:	4b11      	ldr	r3, [pc, #68]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0f0      	beq.n	8002b76 <HAL_RCC_OscConfig+0x46a>
 8002b94:	e035      	b.n	8002c02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <HAL_RCC_OscConfig+0x4cc>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7ff fac4 	bl	8002128 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba4:	f7ff fac0 	bl	8002128 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e026      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb6:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <HAL_RCC_OscConfig+0x4c4>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x498>
 8002bc2:	e01e      	b.n	8002c02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d107      	bne.n	8002bdc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e019      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40007000 	.word	0x40007000
 8002bd8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <HAL_RCC_OscConfig+0x500>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a1b      	ldr	r3, [r3, #32]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d106      	bne.n	8002bfe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d001      	beq.n	8002c02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000

08002c10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0d0      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c24:	4b6a      	ldr	r3, [pc, #424]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d910      	bls.n	8002c54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c32:	4b67      	ldr	r3, [pc, #412]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 0207 	bic.w	r2, r3, #7
 8002c3a:	4965      	ldr	r1, [pc, #404]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b63      	ldr	r3, [pc, #396]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0b8      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d020      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c6c:	4b59      	ldr	r3, [pc, #356]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	4a58      	ldr	r2, [pc, #352]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0308 	and.w	r3, r3, #8
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c84:	4b53      	ldr	r3, [pc, #332]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	4a52      	ldr	r2, [pc, #328]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c90:	4b50      	ldr	r3, [pc, #320]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	494d      	ldr	r1, [pc, #308]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d040      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d107      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cb6:	4b47      	ldr	r3, [pc, #284]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d115      	bne.n	8002cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e07f      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d107      	bne.n	8002cde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cce:	4b41      	ldr	r3, [pc, #260]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d109      	bne.n	8002cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e073      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cde:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e06b      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cee:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f023 0203 	bic.w	r2, r3, #3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	4936      	ldr	r1, [pc, #216]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d00:	f7ff fa12 	bl	8002128 <HAL_GetTick>
 8002d04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d06:	e00a      	b.n	8002d1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d08:	f7ff fa0e 	bl	8002128 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e053      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1e:	4b2d      	ldr	r3, [pc, #180]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f003 020c 	and.w	r2, r3, #12
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d1eb      	bne.n	8002d08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d30:	4b27      	ldr	r3, [pc, #156]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0307 	and.w	r3, r3, #7
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d210      	bcs.n	8002d60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d3e:	4b24      	ldr	r3, [pc, #144]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 0207 	bic.w	r2, r3, #7
 8002d46:	4922      	ldr	r1, [pc, #136]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d4e:	4b20      	ldr	r3, [pc, #128]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d001      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e032      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d008      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d6c:	4b19      	ldr	r3, [pc, #100]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	4916      	ldr	r1, [pc, #88]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d009      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d8a:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	490e      	ldr	r1, [pc, #56]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d9e:	f000 f821 	bl	8002de4 <HAL_RCC_GetSysClockFreq>
 8002da2:	4602      	mov	r2, r0
 8002da4:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	f003 030f 	and.w	r3, r3, #15
 8002dae:	490a      	ldr	r1, [pc, #40]	; (8002dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8002db0:	5ccb      	ldrb	r3, [r1, r3]
 8002db2:	fa22 f303 	lsr.w	r3, r2, r3
 8002db6:	4a09      	ldr	r2, [pc, #36]	; (8002ddc <HAL_RCC_ClockConfig+0x1cc>)
 8002db8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dba:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <HAL_RCC_ClockConfig+0x1d0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff f970 	bl	80020a4 <HAL_InitTick>

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40022000 	.word	0x40022000
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	0800b4fc 	.word	0x0800b4fc
 8002ddc:	20000030 	.word	0x20000030
 8002de0:	20000034 	.word	0x20000034

08002de4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002de4:	b490      	push	{r4, r7}
 8002de6:	b08a      	sub	sp, #40	; 0x28
 8002de8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002dea:	4b29      	ldr	r3, [pc, #164]	; (8002e90 <HAL_RCC_GetSysClockFreq+0xac>)
 8002dec:	1d3c      	adds	r4, r7, #4
 8002dee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002df0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002df4:	f240 2301 	movw	r3, #513	; 0x201
 8002df8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61bb      	str	r3, [r7, #24]
 8002e02:	2300      	movs	r3, #0
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e0e:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	f003 030c 	and.w	r3, r3, #12
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d002      	beq.n	8002e24 <HAL_RCC_GetSysClockFreq+0x40>
 8002e1e:	2b08      	cmp	r3, #8
 8002e20:	d003      	beq.n	8002e2a <HAL_RCC_GetSysClockFreq+0x46>
 8002e22:	e02b      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e24:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e26:	623b      	str	r3, [r7, #32]
      break;
 8002e28:	e02b      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	0c9b      	lsrs	r3, r3, #18
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	3328      	adds	r3, #40	; 0x28
 8002e34:	443b      	add	r3, r7
 8002e36:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002e3a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d012      	beq.n	8002e6c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e46:	4b13      	ldr	r3, [pc, #76]	; (8002e94 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	0c5b      	lsrs	r3, r3, #17
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	3328      	adds	r3, #40	; 0x28
 8002e52:	443b      	add	r3, r7
 8002e54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002e58:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	4a0e      	ldr	r2, [pc, #56]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e5e:	fb03 f202 	mul.w	r2, r3, r2
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6a:	e004      	b.n	8002e76 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	4a0b      	ldr	r2, [pc, #44]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e70:	fb02 f303 	mul.w	r3, r2, r3
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e78:	623b      	str	r3, [r7, #32]
      break;
 8002e7a:	e002      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e7c:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e7e:	623b      	str	r3, [r7, #32]
      break;
 8002e80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e82:	6a3b      	ldr	r3, [r7, #32]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3728      	adds	r7, #40	; 0x28
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc90      	pop	{r4, r7}
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	0800b4e8 	.word	0x0800b4e8
 8002e94:	40021000 	.word	0x40021000
 8002e98:	007a1200 	.word	0x007a1200
 8002e9c:	003d0900 	.word	0x003d0900

08002ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ea4:	4b02      	ldr	r3, [pc, #8]	; (8002eb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bc80      	pop	{r7}
 8002eae:	4770      	bx	lr
 8002eb0:	20000030 	.word	0x20000030

08002eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eb8:	f7ff fff2 	bl	8002ea0 <HAL_RCC_GetHCLKFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	0a1b      	lsrs	r3, r3, #8
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	4903      	ldr	r1, [pc, #12]	; (8002ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	0800b50c 	.word	0x0800b50c

08002edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ee0:	f7ff ffde 	bl	8002ea0 <HAL_RCC_GetHCLKFreq>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	4b05      	ldr	r3, [pc, #20]	; (8002efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	0adb      	lsrs	r3, r3, #11
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	4903      	ldr	r1, [pc, #12]	; (8002f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ef2:	5ccb      	ldrb	r3, [r1, r3]
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40021000 	.word	0x40021000
 8002f00:	0800b50c 	.word	0x0800b50c

08002f04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f0c:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <RCC_Delay+0x34>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <RCC_Delay+0x38>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	0a5b      	lsrs	r3, r3, #9
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	fb02 f303 	mul.w	r3, r2, r3
 8002f1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f20:	bf00      	nop
  }
  while (Delay --);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1e5a      	subs	r2, r3, #1
 8002f26:	60fa      	str	r2, [r7, #12]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1f9      	bne.n	8002f20 <RCC_Delay+0x1c>
}
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bc80      	pop	{r7}
 8002f36:	4770      	bx	lr
 8002f38:	20000030 	.word	0x20000030
 8002f3c:	10624dd3 	.word	0x10624dd3

08002f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e041      	b.n	8002fd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d106      	bne.n	8002f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7fe ff70 	bl	8001e4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3304      	adds	r3, #4
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4610      	mov	r0, r2
 8002f80:	f000 fb1c 	bl	80035bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d001      	beq.n	8002ff8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e032      	b.n	800305e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a18      	ldr	r2, [pc, #96]	; (8003068 <HAL_TIM_Base_Start+0x88>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00e      	beq.n	8003028 <HAL_TIM_Base_Start+0x48>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003012:	d009      	beq.n	8003028 <HAL_TIM_Base_Start+0x48>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a14      	ldr	r2, [pc, #80]	; (800306c <HAL_TIM_Base_Start+0x8c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d004      	beq.n	8003028 <HAL_TIM_Base_Start+0x48>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a13      	ldr	r2, [pc, #76]	; (8003070 <HAL_TIM_Base_Start+0x90>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d111      	bne.n	800304c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b06      	cmp	r3, #6
 8003038:	d010      	beq.n	800305c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800304a:	e007      	b.n	800305c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr
 8003068:	40012c00 	.word	0x40012c00
 800306c:	40000400 	.word	0x40000400
 8003070:	40000800 	.word	0x40000800

08003074 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6a1a      	ldr	r2, [r3, #32]
 8003082:	f241 1311 	movw	r3, #4369	; 0x1111
 8003086:	4013      	ands	r3, r2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d10f      	bne.n	80030ac <HAL_TIM_Base_Stop+0x38>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6a1a      	ldr	r2, [r3, #32]
 8003092:	f240 4344 	movw	r3, #1092	; 0x444
 8003096:	4013      	ands	r3, r2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d107      	bne.n	80030ac <HAL_TIM_Base_Stop+0x38>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f022 0201 	bic.w	r2, r2, #1
 80030aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d001      	beq.n	80030d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e03a      	b.n	800314e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a18      	ldr	r2, [pc, #96]	; (8003158 <HAL_TIM_Base_Start_IT+0x98>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d00e      	beq.n	8003118 <HAL_TIM_Base_Start_IT+0x58>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003102:	d009      	beq.n	8003118 <HAL_TIM_Base_Start_IT+0x58>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a14      	ldr	r2, [pc, #80]	; (800315c <HAL_TIM_Base_Start_IT+0x9c>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d004      	beq.n	8003118 <HAL_TIM_Base_Start_IT+0x58>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a13      	ldr	r2, [pc, #76]	; (8003160 <HAL_TIM_Base_Start_IT+0xa0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d111      	bne.n	800313c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b06      	cmp	r3, #6
 8003128:	d010      	beq.n	800314c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 0201 	orr.w	r2, r2, #1
 8003138:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800313a:	e007      	b.n	800314c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0201 	orr.w	r2, r2, #1
 800314a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	40012c00 	.word	0x40012c00
 800315c:	40000400 	.word	0x40000400
 8003160:	40000800 	.word	0x40000800

08003164 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0201 	bic.w	r2, r2, #1
 800317a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6a1a      	ldr	r2, [r3, #32]
 8003182:	f241 1311 	movw	r3, #4369	; 0x1111
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10f      	bne.n	80031ac <HAL_TIM_Base_Stop_IT+0x48>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6a1a      	ldr	r2, [r3, #32]
 8003192:	f240 4344 	movw	r3, #1092	; 0x444
 8003196:	4013      	ands	r3, r2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d107      	bne.n	80031ac <HAL_TIM_Base_Stop_IT+0x48>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0201 	bic.w	r2, r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr

080031c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d122      	bne.n	800321c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d11b      	bne.n	800321c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f06f 0202 	mvn.w	r2, #2
 80031ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f9b1 	bl	800356a <HAL_TIM_IC_CaptureCallback>
 8003208:	e005      	b.n	8003216 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f9a4 	bl	8003558 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 f9b3 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b04      	cmp	r3, #4
 8003228:	d122      	bne.n	8003270 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b04      	cmp	r3, #4
 8003236:	d11b      	bne.n	8003270 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f06f 0204 	mvn.w	r2, #4
 8003240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2202      	movs	r2, #2
 8003246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f987 	bl	800356a <HAL_TIM_IC_CaptureCallback>
 800325c:	e005      	b.n	800326a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f97a 	bl	8003558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 f989 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b08      	cmp	r3, #8
 800327c:	d122      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 0308 	and.w	r3, r3, #8
 8003288:	2b08      	cmp	r3, #8
 800328a:	d11b      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0208 	mvn.w	r2, #8
 8003294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2204      	movs	r2, #4
 800329a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f95d 	bl	800356a <HAL_TIM_IC_CaptureCallback>
 80032b0:	e005      	b.n	80032be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f950 	bl	8003558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f95f 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	f003 0310 	and.w	r3, r3, #16
 80032ce:	2b10      	cmp	r3, #16
 80032d0:	d122      	bne.n	8003318 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f003 0310 	and.w	r3, r3, #16
 80032dc:	2b10      	cmp	r3, #16
 80032de:	d11b      	bne.n	8003318 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f06f 0210 	mvn.w	r2, #16
 80032e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2208      	movs	r2, #8
 80032ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f933 	bl	800356a <HAL_TIM_IC_CaptureCallback>
 8003304:	e005      	b.n	8003312 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f926 	bl	8003558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f935 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b01      	cmp	r3, #1
 8003324:	d10e      	bne.n	8003344 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b01      	cmp	r3, #1
 8003332:	d107      	bne.n	8003344 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f06f 0201 	mvn.w	r2, #1
 800333c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f7fe f8a0 	bl	8001484 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800334e:	2b80      	cmp	r3, #128	; 0x80
 8003350:	d10e      	bne.n	8003370 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335c:	2b80      	cmp	r3, #128	; 0x80
 800335e:	d107      	bne.n	8003370 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa85 	bl	800387a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800337a:	2b40      	cmp	r3, #64	; 0x40
 800337c:	d10e      	bne.n	800339c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003388:	2b40      	cmp	r3, #64	; 0x40
 800338a:	d107      	bne.n	800339c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 f8f9 	bl	800358e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	2b20      	cmp	r3, #32
 80033a8:	d10e      	bne.n	80033c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 0320 	and.w	r3, r3, #32
 80033b4:	2b20      	cmp	r3, #32
 80033b6:	d107      	bne.n	80033c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f06f 0220 	mvn.w	r2, #32
 80033c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 fa50 	bl	8003868 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033c8:	bf00      	nop
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_TIM_ConfigClockSource+0x18>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e0b3      	b.n	8003550 <HAL_TIM_ConfigClockSource+0x180>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003406:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800340e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003420:	d03e      	beq.n	80034a0 <HAL_TIM_ConfigClockSource+0xd0>
 8003422:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003426:	f200 8087 	bhi.w	8003538 <HAL_TIM_ConfigClockSource+0x168>
 800342a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342e:	f000 8085 	beq.w	800353c <HAL_TIM_ConfigClockSource+0x16c>
 8003432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003436:	d87f      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003438:	2b70      	cmp	r3, #112	; 0x70
 800343a:	d01a      	beq.n	8003472 <HAL_TIM_ConfigClockSource+0xa2>
 800343c:	2b70      	cmp	r3, #112	; 0x70
 800343e:	d87b      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003440:	2b60      	cmp	r3, #96	; 0x60
 8003442:	d050      	beq.n	80034e6 <HAL_TIM_ConfigClockSource+0x116>
 8003444:	2b60      	cmp	r3, #96	; 0x60
 8003446:	d877      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003448:	2b50      	cmp	r3, #80	; 0x50
 800344a:	d03c      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0xf6>
 800344c:	2b50      	cmp	r3, #80	; 0x50
 800344e:	d873      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003450:	2b40      	cmp	r3, #64	; 0x40
 8003452:	d058      	beq.n	8003506 <HAL_TIM_ConfigClockSource+0x136>
 8003454:	2b40      	cmp	r3, #64	; 0x40
 8003456:	d86f      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003458:	2b30      	cmp	r3, #48	; 0x30
 800345a:	d064      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x156>
 800345c:	2b30      	cmp	r3, #48	; 0x30
 800345e:	d86b      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003460:	2b20      	cmp	r3, #32
 8003462:	d060      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x156>
 8003464:	2b20      	cmp	r3, #32
 8003466:	d867      	bhi.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
 8003468:	2b00      	cmp	r3, #0
 800346a:	d05c      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x156>
 800346c:	2b10      	cmp	r3, #16
 800346e:	d05a      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003470:	e062      	b.n	8003538 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6818      	ldr	r0, [r3, #0]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	6899      	ldr	r1, [r3, #8]
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f000 f974 	bl	800376e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003494:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	609a      	str	r2, [r3, #8]
      break;
 800349e:	e04e      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	6899      	ldr	r1, [r3, #8]
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	f000 f95d 	bl	800376e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034c2:	609a      	str	r2, [r3, #8]
      break;
 80034c4:	e03b      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	6859      	ldr	r1, [r3, #4]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	461a      	mov	r2, r3
 80034d4:	f000 f8d4 	bl	8003680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2150      	movs	r1, #80	; 0x50
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 f92b 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 80034e4:	e02b      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6859      	ldr	r1, [r3, #4]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f000 f8f2 	bl	80036dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2160      	movs	r1, #96	; 0x60
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f91b 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 8003504:	e01b      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	6859      	ldr	r1, [r3, #4]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	461a      	mov	r2, r3
 8003514:	f000 f8b4 	bl	8003680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2140      	movs	r1, #64	; 0x40
 800351e:	4618      	mov	r0, r3
 8003520:	f000 f90b 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 8003524:	e00b      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4619      	mov	r1, r3
 8003530:	4610      	mov	r0, r2
 8003532:	f000 f902 	bl	800373a <TIM_ITRx_SetConfig>
        break;
 8003536:	e002      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003538:	bf00      	nop
 800353a:	e000      	b.n	800353e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800353c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr

0800356a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr

0800357c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr

0800358e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800358e:	b480      	push	{r7}
 8003590:	b083      	sub	sp, #12
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	bc80      	pop	{r7}
 800359e:	4770      	bx	lr

080035a0 <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  return htim->State;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ae:	b2db      	uxtb	r3, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
	...

080035bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a29      	ldr	r2, [pc, #164]	; (8003674 <TIM_Base_SetConfig+0xb8>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d00b      	beq.n	80035ec <TIM_Base_SetConfig+0x30>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035da:	d007      	beq.n	80035ec <TIM_Base_SetConfig+0x30>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a26      	ldr	r2, [pc, #152]	; (8003678 <TIM_Base_SetConfig+0xbc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d003      	beq.n	80035ec <TIM_Base_SetConfig+0x30>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a25      	ldr	r2, [pc, #148]	; (800367c <TIM_Base_SetConfig+0xc0>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d108      	bne.n	80035fe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <TIM_Base_SetConfig+0xb8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00b      	beq.n	800361e <TIM_Base_SetConfig+0x62>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800360c:	d007      	beq.n	800361e <TIM_Base_SetConfig+0x62>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a19      	ldr	r2, [pc, #100]	; (8003678 <TIM_Base_SetConfig+0xbc>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d003      	beq.n	800361e <TIM_Base_SetConfig+0x62>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a18      	ldr	r2, [pc, #96]	; (800367c <TIM_Base_SetConfig+0xc0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d108      	bne.n	8003630 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003624:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	4313      	orrs	r3, r2
 800362e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	695b      	ldr	r3, [r3, #20]
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a07      	ldr	r2, [pc, #28]	; (8003674 <TIM_Base_SetConfig+0xb8>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d103      	bne.n	8003664 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	615a      	str	r2, [r3, #20]
}
 800366a:	bf00      	nop
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr
 8003674:	40012c00 	.word	0x40012c00
 8003678:	40000400 	.word	0x40000400
 800367c:	40000800 	.word	0x40000800

08003680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003680:	b480      	push	{r7}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	f023 0201 	bic.w	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f023 030a 	bic.w	r3, r3, #10
 80036bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	621a      	str	r2, [r3, #32]
}
 80036d2:	bf00      	nop
 80036d4:	371c      	adds	r7, #28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr

080036dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036dc:	b480      	push	{r7}
 80036de:	b087      	sub	sp, #28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	f023 0210 	bic.w	r2, r3, #16
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003706:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	031b      	lsls	r3, r3, #12
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	4313      	orrs	r3, r2
 8003710:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003718:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	621a      	str	r2, [r3, #32]
}
 8003730:	bf00      	nop
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	bc80      	pop	{r7}
 8003738:	4770      	bx	lr

0800373a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800373a:	b480      	push	{r7}
 800373c:	b085      	sub	sp, #20
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
 8003742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003750:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	f043 0307 	orr.w	r3, r3, #7
 800375c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	609a      	str	r2, [r3, #8]
}
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr

0800376e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800376e:	b480      	push	{r7}
 8003770:	b087      	sub	sp, #28
 8003772:	af00      	add	r7, sp, #0
 8003774:	60f8      	str	r0, [r7, #12]
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	607a      	str	r2, [r7, #4]
 800377a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003788:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	021a      	lsls	r2, r3, #8
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	431a      	orrs	r2, r3
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	4313      	orrs	r3, r2
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	4313      	orrs	r3, r2
 800379a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	609a      	str	r2, [r3, #8]
}
 80037a2:	bf00      	nop
 80037a4:	371c      	adds	r7, #28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr

080037ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037c0:	2302      	movs	r3, #2
 80037c2:	e046      	b.n	8003852 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a16      	ldr	r2, [pc, #88]	; (800385c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00e      	beq.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003810:	d009      	beq.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a12      	ldr	r2, [pc, #72]	; (8003860 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d004      	beq.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a10      	ldr	r2, [pc, #64]	; (8003864 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d10c      	bne.n	8003840 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800382c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	4313      	orrs	r3, r2
 8003836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr
 800385c:	40012c00 	.word	0x40012c00
 8003860:	40000400 	.word	0x40000400
 8003864:	40000800 	.word	0x40000800

08003868 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	bc80      	pop	{r7}
 8003878:	4770      	bx	lr

0800387a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003882:	bf00      	nop
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e033      	b.n	8003906 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d106      	bne.n	80038b8 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fe fb6e 	bl	8001f94 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f869 	bl	8003998 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	691a      	ldr	r2, [r3, #16]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80038d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038e4:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038f4:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <HAL_USART_Transmit_IT>:
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)
{
 800390e:	b480      	push	{r7}
 8003910:	b085      	sub	sp, #20
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	60b9      	str	r1, [r7, #8]
 8003918:	4613      	mov	r3, r2
 800391a:	80fb      	strh	r3, [r7, #6]
  if (husart->State == HAL_USART_STATE_READY)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b01      	cmp	r3, #1
 8003926:	d130      	bne.n	800398a <HAL_USART_Transmit_IT+0x7c>
  {
    if ((pTxData == NULL) || (Size == 0))
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <HAL_USART_Transmit_IT+0x26>
 800392e:	88fb      	ldrh	r3, [r7, #6]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_USART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e029      	b.n	800398c <HAL_USART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800393e:	2b01      	cmp	r3, #1
 8003940:	d101      	bne.n	8003946 <HAL_USART_Transmit_IT+0x38>
 8003942:	2302      	movs	r3, #2
 8003944:	e022      	b.n	800398c <HAL_USART_Transmit_IT+0x7e>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    husart->pTxBuffPtr = pTxData;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	625a      	str	r2, [r3, #36]	; 0x24
    husart->TxXferSize = Size;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	88fa      	ldrh	r2, [r7, #6]
 8003958:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	88fa      	ldrh	r2, [r7, #6]
 800395e:	855a      	strh	r2, [r3, #42]	; 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	641a      	str	r2, [r3, #64]	; 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2212      	movs	r2, #18
 800396a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
       configured only for transmit "USART_MODE_TX"
       The __HAL_USART_ENABLE_IT(husart, USART_IT_ERR) can be used to enable the Frame error,
       Noise error interrupt */

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the USART Transmit Data Register Empty Interrupt */
    SET_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003984:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	e000      	b.n	800398c <HAL_USART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800398a:	2302      	movs	r3, #2
  }
}
 800398c:	4618      	mov	r0, r3
 800398e:	3714      	adds	r7, #20
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr
	...

08003998 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 020c 	bic.w	r2, r2, #12
 80039b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80039c2:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80039cc:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80039d8:	431a      	orrs	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4313      	orrs	r3, r2
 80039de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039e2:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE));
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80039fa:	f023 030c 	bic.w	r3, r3, #12
 80039fe:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
   */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	60da      	str	r2, [r3, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695a      	ldr	r2, [r3, #20]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003a2c:	615a      	str	r2, [r3, #20]

  /*-------------------------- USART BRR Configuration -----------------------*/
  if((husart->Instance == USART1))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a53      	ldr	r2, [pc, #332]	; (8003b80 <USART_SetConfig+0x1e8>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d14f      	bne.n	8003ad8 <USART_SetConfig+0x140>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a38:	f7ff fa50 	bl	8002edc <HAL_RCC_GetPCLK2Freq>
 8003a3c:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	009a      	lsls	r2, r3, #2
 8003a48:	441a      	add	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a54:	4a4b      	ldr	r2, [pc, #300]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003a56:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5a:	095b      	lsrs	r3, r3, #5
 8003a5c:	0119      	lsls	r1, r3, #4
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	4613      	mov	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4413      	add	r3, r2
 8003a66:	009a      	lsls	r2, r3, #2
 8003a68:	441a      	add	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a74:	4b43      	ldr	r3, [pc, #268]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003a76:	fba3 0302 	umull	r0, r3, r3, r2
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2064      	movs	r0, #100	; 0x64
 8003a7e:	fb00 f303 	mul.w	r3, r0, r3
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	011b      	lsls	r3, r3, #4
 8003a86:	3332      	adds	r3, #50	; 0x32
 8003a88:	4a3e      	ldr	r2, [pc, #248]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 8003a96:	4419      	add	r1, r3
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009a      	lsls	r2, r3, #2
 8003aa2:	441a      	add	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aae:	4b35      	ldr	r3, [pc, #212]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003ab0:	fba3 0302 	umull	r0, r3, r3, r2
 8003ab4:	095b      	lsrs	r3, r3, #5
 8003ab6:	2064      	movs	r0, #100	; 0x64
 8003ab8:	fb00 f303 	mul.w	r3, r0, r3
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	011b      	lsls	r3, r3, #4
 8003ac0:	3332      	adds	r3, #50	; 0x32
 8003ac2:	4a30      	ldr	r2, [pc, #192]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac8:	095b      	lsrs	r3, r3, #5
 8003aca:	f003 020f 	and.w	r2, r3, #15
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	440a      	add	r2, r1
 8003ad4:	609a      	str	r2, [r3, #8]
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
}
 8003ad6:	e04e      	b.n	8003b76 <USART_SetConfig+0x1de>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ad8:	f7ff f9ec 	bl	8002eb4 <HAL_RCC_GetPCLK1Freq>
 8003adc:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	009a      	lsls	r2, r3, #2
 8003ae8:	441a      	add	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af4:	4a23      	ldr	r2, [pc, #140]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	095b      	lsrs	r3, r3, #5
 8003afc:	0119      	lsls	r1, r3, #4
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	009a      	lsls	r2, r3, #2
 8003b08:	441a      	add	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b14:	4b1b      	ldr	r3, [pc, #108]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003b16:	fba3 0302 	umull	r0, r3, r3, r2
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	2064      	movs	r0, #100	; 0x64
 8003b1e:	fb00 f303 	mul.w	r3, r0, r3
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	3332      	adds	r3, #50	; 0x32
 8003b28:	4a16      	ldr	r2, [pc, #88]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2e:	095b      	lsrs	r3, r3, #5
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 8003b36:	4419      	add	r1, r3
 8003b38:	68ba      	ldr	r2, [r7, #8]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	009a      	lsls	r2, r3, #2
 8003b42:	441a      	add	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b4e:	4b0d      	ldr	r3, [pc, #52]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003b50:	fba3 0302 	umull	r0, r3, r3, r2
 8003b54:	095b      	lsrs	r3, r3, #5
 8003b56:	2064      	movs	r0, #100	; 0x64
 8003b58:	fb00 f303 	mul.w	r3, r0, r3
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	3332      	adds	r3, #50	; 0x32
 8003b62:	4a08      	ldr	r2, [pc, #32]	; (8003b84 <USART_SetConfig+0x1ec>)
 8003b64:	fba2 2303 	umull	r2, r3, r2, r3
 8003b68:	095b      	lsrs	r3, r3, #5
 8003b6a:	f003 020f 	and.w	r2, r3, #15
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	440a      	add	r2, r1
 8003b74:	609a      	str	r2, [r3, #8]
}
 8003b76:	bf00      	nop
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40013800 	.word	0x40013800
 8003b84:	51eb851f 	.word	0x51eb851f

08003b88 <output_CRK>:

/* Public functions -------------------------------------------------------- */

//## Output Function CRK
void output_CRK(char failure_ident)  // processed at each CRK edge
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	71fb      	strb	r3, [r7, #7]
    switch (failure_ident) {
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	3b31      	subs	r3, #49	; 0x31
 8003b96:	2b3c      	cmp	r3, #60	; 0x3c
 8003b98:	f200 80b6 	bhi.w	8003d08 <output_CRK+0x180>
 8003b9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ba4 <output_CRK+0x1c>)
 8003b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba2:	bf00      	nop
 8003ba4:	08003d09 	.word	0x08003d09
 8003ba8:	08003d09 	.word	0x08003d09
 8003bac:	08003d09 	.word	0x08003d09
 8003bb0:	08003c99 	.word	0x08003c99
 8003bb4:	08003d09 	.word	0x08003d09
 8003bb8:	08003c9f 	.word	0x08003c9f
 8003bbc:	08003ca5 	.word	0x08003ca5
 8003bc0:	08003d09 	.word	0x08003d09
 8003bc4:	08003cb1 	.word	0x08003cb1
 8003bc8:	08003d09 	.word	0x08003d09
 8003bcc:	08003d09 	.word	0x08003d09
 8003bd0:	08003d09 	.word	0x08003d09
 8003bd4:	08003d09 	.word	0x08003d09
 8003bd8:	08003d09 	.word	0x08003d09
 8003bdc:	08003d09 	.word	0x08003d09
 8003be0:	08003d09 	.word	0x08003d09
 8003be4:	08003d09 	.word	0x08003d09
 8003be8:	08003d09 	.word	0x08003d09
 8003bec:	08003d09 	.word	0x08003d09
 8003bf0:	08003d09 	.word	0x08003d09
 8003bf4:	08003d09 	.word	0x08003d09
 8003bf8:	08003d09 	.word	0x08003d09
 8003bfc:	08003d09 	.word	0x08003d09
 8003c00:	08003d09 	.word	0x08003d09
 8003c04:	08003d09 	.word	0x08003d09
 8003c08:	08003d09 	.word	0x08003d09
 8003c0c:	08003d09 	.word	0x08003d09
 8003c10:	08003d09 	.word	0x08003d09
 8003c14:	08003d09 	.word	0x08003d09
 8003c18:	08003d09 	.word	0x08003d09
 8003c1c:	08003d09 	.word	0x08003d09
 8003c20:	08003d09 	.word	0x08003d09
 8003c24:	08003d09 	.word	0x08003d09
 8003c28:	08003d09 	.word	0x08003d09
 8003c2c:	08003d09 	.word	0x08003d09
 8003c30:	08003d09 	.word	0x08003d09
 8003c34:	08003d09 	.word	0x08003d09
 8003c38:	08003d09 	.word	0x08003d09
 8003c3c:	08003d09 	.word	0x08003d09
 8003c40:	08003d09 	.word	0x08003d09
 8003c44:	08003d09 	.word	0x08003d09
 8003c48:	08003d09 	.word	0x08003d09
 8003c4c:	08003d09 	.word	0x08003d09
 8003c50:	08003d09 	.word	0x08003d09
 8003c54:	08003d09 	.word	0x08003d09
 8003c58:	08003d09 	.word	0x08003d09
 8003c5c:	08003d09 	.word	0x08003d09
 8003c60:	08003d09 	.word	0x08003d09
 8003c64:	08003d09 	.word	0x08003d09
 8003c68:	08003d09 	.word	0x08003d09
 8003c6c:	08003d09 	.word	0x08003d09
 8003c70:	08003d09 	.word	0x08003d09
 8003c74:	08003d09 	.word	0x08003d09
 8003c78:	08003d09 	.word	0x08003d09
 8003c7c:	08003d09 	.word	0x08003d09
 8003c80:	08003cdf 	.word	0x08003cdf
 8003c84:	08003ce5 	.word	0x08003ce5
 8003c88:	08003ceb 	.word	0x08003ceb
 8003c8c:	08003cf1 	.word	0x08003cf1
 8003c90:	08003cf7 	.word	0x08003cf7
 8003c94:	08003cfd 	.word	0x08003cfd
        case '3': {
            break;
        }
        case '4':  // CRK_RUN_OUT
        {
            output_CRK_RUN_OUT();
 8003c98:	f000 f970 	bl	8003f7c <output_CRK_RUN_OUT>
            break;
 8003c9c:	e035      	b.n	8003d0a <output_CRK+0x182>
        }
        case '6':  // CRK_TOOTH_PER
        {
            output_CRK_TOOTH_PER();
 8003c9e:	f000 fcb5 	bl	800460c <output_CRK_TOOTH_PER>

            break;
 8003ca2:	e032      	b.n	8003d0a <output_CRK+0x182>
        }
        case '7':  // CAM_TOOTH_OFF
        {
            CAM_delay_counter(active_cam_failure);
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <output_CRK+0x18c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f001 f82f 	bl	8004d0c <CAM_delay_counter>

            break;
 8003cae:	e02c      	b.n	8003d0a <output_CRK+0x182>
        {
            break;
        }
        case '9':  // CAM_SYN_CRK
        {
            if (active_cam_failure == 2) {
 8003cb0:	4b18      	ldr	r3, [pc, #96]	; (8003d14 <output_CRK+0x18c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d106      	bne.n	8003cc6 <output_CRK+0x13e>
                CAM_delay_counter(0);  // for CAM1
 8003cb8:	2000      	movs	r0, #0
 8003cba:	f001 f827 	bl	8004d0c <CAM_delay_counter>
                CAM_delay_counter(1);  // for CAM2
 8003cbe:	2001      	movs	r0, #1
 8003cc0:	f001 f824 	bl	8004d0c <CAM_delay_counter>
            } else if (active_cam_failure == 1) {
                CAM_delay_counter(1);  // for CAM2
            } else {
                CAM_delay_counter(0);  // for CAM1
            }
            break;
 8003cc4:	e021      	b.n	8003d0a <output_CRK+0x182>
            } else if (active_cam_failure == 1) {
 8003cc6:	4b13      	ldr	r3, [pc, #76]	; (8003d14 <output_CRK+0x18c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d103      	bne.n	8003cd6 <output_CRK+0x14e>
                CAM_delay_counter(1);  // for CAM2
 8003cce:	2001      	movs	r0, #1
 8003cd0:	f001 f81c 	bl	8004d0c <CAM_delay_counter>
            break;
 8003cd4:	e019      	b.n	8003d0a <output_CRK+0x182>
                CAM_delay_counter(0);  // for CAM1
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	f001 f818 	bl	8004d0c <CAM_delay_counter>
            break;
 8003cdc:	e015      	b.n	8003d0a <output_CRK+0x182>
        {
            break;
        }
        case 'h':  // CRK_TOOTH_OFF
        {
            output_CRK_TOOTH_OFF();
 8003cde:	f001 f9f1 	bl	80050c4 <output_CRK_TOOTH_OFF>
            break;
 8003ce2:	e012      	b.n	8003d0a <output_CRK+0x182>
        }
        case 'i':  // CRK_GAP_NOT_DET
        {
            output_CRK_GAP_NOT_DET();
 8003ce4:	f001 fab0 	bl	8005248 <output_CRK_GAP_NOT_DET>
            break;
 8003ce8:	e00f      	b.n	8003d0a <output_CRK+0x182>
        }
        case 'j':  // SEG_ADP_ER_LIM
        {
            output_SEG_ADP_ER_LIM();
 8003cea:	f001 fb45 	bl	8005378 <output_SEG_ADP_ER_LIM>
            break;
 8003cee:	e00c      	b.n	8003d0a <output_CRK+0x182>
        }
        case 'k':  // CRK_pulse_duration
        {
            output_CRK_pulse_duration();
 8003cf0:	f001 fca0 	bl	8005634 <output_CRK_pulse_duration>
            break;
 8003cf4:	e009      	b.n	8003d0a <output_CRK+0x182>
        }
        case 'l':  // POSN_ENG_STST
        {
            output_POSN_ENG_STST();
 8003cf6:	f001 fcc3 	bl	8005680 <output_POSN_ENG_STST>
            break;
 8003cfa:	e006      	b.n	8003d0a <output_CRK+0x182>
        }
        case 'm':  // SC_CAM_CRK
        {
            output_SC_CAM_CRK(active_cam_failure);
 8003cfc:	4b05      	ldr	r3, [pc, #20]	; (8003d14 <output_CRK+0x18c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f001 fddd 	bl	80058c0 <output_SC_CAM_CRK>
            break;
 8003d06:	e000      	b.n	8003d0a <output_CRK+0x182>
        }
        default:
            break;
 8003d08:	bf00      	nop
    }
}
 8003d0a:	bf00      	nop
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000668 	.word	0x20000668

08003d18 <output_CAM>:

//## Output Function CAM
void output_CAM(char failure_ident, int cam_id) {
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	6039      	str	r1, [r7, #0]
 8003d22:	71fb      	strb	r3, [r7, #7]
    if ((cam_id == active_cam_failure) || active_cam_failure == 2) {
 8003d24:	4b6f      	ldr	r3, [pc, #444]	; (8003ee4 <output_CAM+0x1cc>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d004      	beq.n	8003d38 <output_CAM+0x20>
 8003d2e:	4b6d      	ldr	r3, [pc, #436]	; (8003ee4 <output_CAM+0x1cc>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	f040 80cd 	bne.w	8003ed2 <output_CAM+0x1ba>
        switch (failure_ident) {
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	3b30      	subs	r3, #48	; 0x30
 8003d3c:	2b3d      	cmp	r3, #61	; 0x3d
 8003d3e:	f200 80c6 	bhi.w	8003ece <output_CAM+0x1b6>
 8003d42:	a201      	add	r2, pc, #4	; (adr r2, 8003d48 <output_CAM+0x30>)
 8003d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d48:	08003e41 	.word	0x08003e41
 8003d4c:	08003e49 	.word	0x08003e49
 8003d50:	08003e51 	.word	0x08003e51
 8003d54:	08003e59 	.word	0x08003e59
 8003d58:	08003e61 	.word	0x08003e61
 8003d5c:	08003e69 	.word	0x08003e69
 8003d60:	08003e77 	.word	0x08003e77
 8003d64:	08003ecf 	.word	0x08003ecf
 8003d68:	08003e7f 	.word	0x08003e7f
 8003d6c:	08003e87 	.word	0x08003e87
 8003d70:	08003ecf 	.word	0x08003ecf
 8003d74:	08003ecf 	.word	0x08003ecf
 8003d78:	08003ecf 	.word	0x08003ecf
 8003d7c:	08003ecf 	.word	0x08003ecf
 8003d80:	08003ecf 	.word	0x08003ecf
 8003d84:	08003ecf 	.word	0x08003ecf
 8003d88:	08003ecf 	.word	0x08003ecf
 8003d8c:	08003ecf 	.word	0x08003ecf
 8003d90:	08003ecf 	.word	0x08003ecf
 8003d94:	08003ecf 	.word	0x08003ecf
 8003d98:	08003ecf 	.word	0x08003ecf
 8003d9c:	08003ecf 	.word	0x08003ecf
 8003da0:	08003ecf 	.word	0x08003ecf
 8003da4:	08003ecf 	.word	0x08003ecf
 8003da8:	08003ecf 	.word	0x08003ecf
 8003dac:	08003ecf 	.word	0x08003ecf
 8003db0:	08003ecf 	.word	0x08003ecf
 8003db4:	08003ecf 	.word	0x08003ecf
 8003db8:	08003ecf 	.word	0x08003ecf
 8003dbc:	08003ecf 	.word	0x08003ecf
 8003dc0:	08003ecf 	.word	0x08003ecf
 8003dc4:	08003ecf 	.word	0x08003ecf
 8003dc8:	08003ecf 	.word	0x08003ecf
 8003dcc:	08003ecf 	.word	0x08003ecf
 8003dd0:	08003ecf 	.word	0x08003ecf
 8003dd4:	08003ecf 	.word	0x08003ecf
 8003dd8:	08003ecf 	.word	0x08003ecf
 8003ddc:	08003ecf 	.word	0x08003ecf
 8003de0:	08003ecf 	.word	0x08003ecf
 8003de4:	08003ecf 	.word	0x08003ecf
 8003de8:	08003ecf 	.word	0x08003ecf
 8003dec:	08003ecf 	.word	0x08003ecf
 8003df0:	08003ecf 	.word	0x08003ecf
 8003df4:	08003ecf 	.word	0x08003ecf
 8003df8:	08003ecf 	.word	0x08003ecf
 8003dfc:	08003ecf 	.word	0x08003ecf
 8003e00:	08003ecf 	.word	0x08003ecf
 8003e04:	08003ecf 	.word	0x08003ecf
 8003e08:	08003ecf 	.word	0x08003ecf
 8003e0c:	08003ecf 	.word	0x08003ecf
 8003e10:	08003e8f 	.word	0x08003e8f
 8003e14:	08003ecf 	.word	0x08003ecf
 8003e18:	08003ecf 	.word	0x08003ecf
 8003e1c:	08003ecf 	.word	0x08003ecf
 8003e20:	08003e97 	.word	0x08003e97
 8003e24:	08003ecf 	.word	0x08003ecf
 8003e28:	08003e9f 	.word	0x08003e9f
 8003e2c:	08003ea7 	.word	0x08003ea7
 8003e30:	08003eaf 	.word	0x08003eaf
 8003e34:	08003eb7 	.word	0x08003eb7
 8003e38:	08003ebf 	.word	0x08003ebf
 8003e3c:	08003ec7 	.word	0x08003ec7
            case '0':  // NO_FAILURE
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003e40:	6838      	ldr	r0, [r7, #0]
 8003e42:	f000 f869 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e46:	e043      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '1':  // CRK_NO_SIG
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003e48:	6838      	ldr	r0, [r7, #0]
 8003e4a:	f000 f865 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e4e:	e03f      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '2':  // CAM_NO_SIG
            {
                output_CAM_no_failure(cam_id);
 8003e50:	6838      	ldr	r0, [r7, #0]
 8003e52:	f000 f861 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e56:	e03b      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '3':  // CRK/CAM_NO_SIG
            {
                output_CAM_no_failure(cam_id);
 8003e58:	6838      	ldr	r0, [r7, #0]
 8003e5a:	f000 f85d 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e5e:	e037      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '4':  // CRK_RUN_OUT
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003e60:	6838      	ldr	r0, [r7, #0]
 8003e62:	f000 f859 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e66:	e033      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '5':  // CAM_PER
            {
                output_CAM_no_failure(cam_id);
 8003e68:	6838      	ldr	r0, [r7, #0]
 8003e6a:	f000 f855 	bl	8003f18 <output_CAM_no_failure>
                output_CAM_PER(cam_id);
 8003e6e:	6838      	ldr	r0, [r7, #0]
 8003e70:	f000 f95e 	bl	8004130 <output_CAM_PER>
                break;
 8003e74:	e02c      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '6':  // CRK_TOOTH_PER
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003e76:	6838      	ldr	r0, [r7, #0]
 8003e78:	f000 f84e 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e7c:	e028      	b.n	8003ed0 <output_CAM+0x1b8>
            {
                break;
            }
            case '8':  // CAM_PAT_ERR
            {
                output_CAM_PAT_ERR(cam_id);
 8003e7e:	6838      	ldr	r0, [r7, #0]
 8003e80:	f001 fc44 	bl	800570c <output_CAM_PAT_ERR>
                break;
 8003e84:	e024      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case '9':  // CAM_SYN_CRK
            {
                Output_CAM_delay(cam_id);
 8003e86:	6838      	ldr	r0, [r7, #0]
 8003e88:	f000 fbfe 	bl	8004688 <Output_CAM_delay>
                break;
 8003e8c:	e020      	b.n	8003ed0 <output_CAM+0x1b8>
            {
                break;
            }
            case 'b':  // CRK_SHO_LEVEL
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003e8e:	6838      	ldr	r0, [r7, #0]
 8003e90:	f000 f842 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e94:	e01c      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'f':  // CRK_TOOTH_NR
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003e96:	6838      	ldr	r0, [r7, #0]
 8003e98:	f000 f83e 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003e9c:	e018      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'h':  // CRK_TOOTH_OFF
            {
                output_CAM_no_failure(cam_id);
 8003e9e:	6838      	ldr	r0, [r7, #0]
 8003ea0:	f000 f83a 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003ea4:	e014      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'i':  // CRK_Gap_Not_Det
            {
                output_CAM_no_failure(cam_id);
 8003ea6:	6838      	ldr	r0, [r7, #0]
 8003ea8:	f000 f836 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003eac:	e010      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'j':  // SEG_ADP_ER_LIM
            {
                output_CAM_no_failure(cam_id);
 8003eae:	6838      	ldr	r0, [r7, #0]
 8003eb0:	f000 f832 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003eb4:	e00c      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'k':  // CRK_pulse_duration
            {
                output_CAM_no_failure(cam_id);
 8003eb6:	6838      	ldr	r0, [r7, #0]
 8003eb8:	f000 f82e 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003ebc:	e008      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'l':  // POSN_ENG_STST
            {
                output_CAM_no_failure(cam_id);
 8003ebe:	6838      	ldr	r0, [r7, #0]
 8003ec0:	f000 f82a 	bl	8003f18 <output_CAM_no_failure>
                break;
 8003ec4:	e004      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            case 'm':  // SC_CAM_CRK
            {
                output_SC_CAM_CRK(cam_id);
 8003ec6:	6838      	ldr	r0, [r7, #0]
 8003ec8:	f001 fcfa 	bl	80058c0 <output_SC_CAM_CRK>
                break;
 8003ecc:	e000      	b.n	8003ed0 <output_CAM+0x1b8>
            }
            default:
                break;
 8003ece:	bf00      	nop
        switch (failure_ident) {
 8003ed0:	e003      	b.n	8003eda <output_CAM+0x1c2>
        }
    } else {
        output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8003ed2:	6838      	ldr	r0, [r7, #0]
 8003ed4:	f000 f820 	bl	8003f18 <output_CAM_no_failure>
    }
}
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	20000668 	.word	0x20000668

08003ee8 <output_CRK_no_failure>:
/**
 * @brief This function outputs the CRK signal in its normal state (no failure).
 * This simply consists in reproducing the CRK signal as is.
 *
 */
void output_CRK_no_failure(void) {
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 8003eec:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <output_CRK_no_failure+0x28>)
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <output_CRK_no_failure+0x18>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	2140      	movs	r1, #64	; 0x40
 8003ef8:	4806      	ldr	r0, [pc, #24]	; (8003f14 <output_CRK_no_failure+0x2c>)
 8003efa:	f7fe fbd6 	bl	80026aa <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
    }
}
 8003efe:	e004      	b.n	8003f0a <output_CRK_no_failure+0x22>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8003f00:	2200      	movs	r2, #0
 8003f02:	2140      	movs	r1, #64	; 0x40
 8003f04:	4803      	ldr	r0, [pc, #12]	; (8003f14 <output_CRK_no_failure+0x2c>)
 8003f06:	f7fe fbd0 	bl	80026aa <HAL_GPIO_WritePin>
}
 8003f0a:	bf00      	nop
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	200002a3 	.word	0x200002a3
 8003f14:	40010800 	.word	0x40010800

08003f18 <output_CAM_no_failure>:

//## Output_CAM no Failure Function
void output_CAM_no_failure(int cam_id) {
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
    if (CAM_signal[cam_id] == true) {
 8003f20:	4a14      	ldr	r2, [pc, #80]	; (8003f74 <output_CAM_no_failure+0x5c>)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4413      	add	r3, r2
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00f      	beq.n	8003f4c <output_CAM_no_failure+0x34>
        if (cam_id == 0) {
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d106      	bne.n	8003f40 <output_CAM_no_failure+0x28>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8003f32:	2201      	movs	r2, #1
 8003f34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f38:	480f      	ldr	r0, [pc, #60]	; (8003f78 <output_CAM_no_failure+0x60>)
 8003f3a:	f7fe fbb6 	bl	80026aa <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
        } else {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
        }
    }
}
 8003f3e:	e014      	b.n	8003f6a <output_CAM_no_failure+0x52>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8003f40:	2201      	movs	r2, #1
 8003f42:	2140      	movs	r1, #64	; 0x40
 8003f44:	480c      	ldr	r0, [pc, #48]	; (8003f78 <output_CAM_no_failure+0x60>)
 8003f46:	f7fe fbb0 	bl	80026aa <HAL_GPIO_WritePin>
}
 8003f4a:	e00e      	b.n	8003f6a <output_CAM_no_failure+0x52>
        if (cam_id == 0) {
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d106      	bne.n	8003f60 <output_CAM_no_failure+0x48>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8003f52:	2200      	movs	r2, #0
 8003f54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f58:	4807      	ldr	r0, [pc, #28]	; (8003f78 <output_CAM_no_failure+0x60>)
 8003f5a:	f7fe fba6 	bl	80026aa <HAL_GPIO_WritePin>
}
 8003f5e:	e004      	b.n	8003f6a <output_CAM_no_failure+0x52>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8003f60:	2200      	movs	r2, #0
 8003f62:	2140      	movs	r1, #64	; 0x40
 8003f64:	4804      	ldr	r0, [pc, #16]	; (8003f78 <output_CAM_no_failure+0x60>)
 8003f66:	f7fe fba0 	bl	80026aa <HAL_GPIO_WritePin>
}
 8003f6a:	bf00      	nop
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	20000658 	.word	0x20000658
 8003f78:	40010800 	.word	0x40010800

08003f7c <output_CRK_RUN_OUT>:

//### Output CRK: RUN_OUT ###
void output_CRK_RUN_OUT(void) {
 8003f7c:	b5b0      	push	{r4, r5, r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 8003f80:	4b55      	ldr	r3, [pc, #340]	; (80040d8 <output_CRK_RUN_OUT+0x15c>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d014      	beq.n	8003fb2 <output_CRK_RUN_OUT+0x36>
        if (teeth_count_CRK != number_teeth_between_gaps) {  // count the teeths on th rising edge
 8003f88:	4b54      	ldr	r3, [pc, #336]	; (80040dc <output_CRK_RUN_OUT+0x160>)
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	4b54      	ldr	r3, [pc, #336]	; (80040e0 <output_CRK_RUN_OUT+0x164>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d005      	beq.n	8003fa0 <output_CRK_RUN_OUT+0x24>
            teeth_counter_CRK_RUN_OUT = teeth_count_CRK + 1;
 8003f94:	4b51      	ldr	r3, [pc, #324]	; (80040dc <output_CRK_RUN_OUT+0x160>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	4a52      	ldr	r2, [pc, #328]	; (80040e4 <output_CRK_RUN_OUT+0x168>)
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	e008      	b.n	8003fb2 <output_CRK_RUN_OUT+0x36>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {  // if we reched a gap
 8003fa0:	4b4e      	ldr	r3, [pc, #312]	; (80040dc <output_CRK_RUN_OUT+0x160>)
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	4b4e      	ldr	r3, [pc, #312]	; (80040e0 <output_CRK_RUN_OUT+0x164>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d102      	bne.n	8003fb2 <output_CRK_RUN_OUT+0x36>
            teeth_counter_CRK_RUN_OUT = 1;
 8003fac:	4b4d      	ldr	r3, [pc, #308]	; (80040e4 <output_CRK_RUN_OUT+0x168>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
        }
    }

    if (failure_active == true) {                                                                                                 // if failure is active
 8003fb2:	4b4d      	ldr	r3, [pc, #308]	; (80040e8 <output_CRK_RUN_OUT+0x16c>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d03a      	beq.n	8004030 <output_CRK_RUN_OUT+0xb4>
        if ((teeth_counter_CRK_RUN_OUT * revolution_CRK) >= (failure_period_CRK_RUN_OUT + angle_to_start_failure_CRK_RUN_OUT)) {  // once we have reached the failure end
 8003fba:	4b4a      	ldr	r3, [pc, #296]	; (80040e4 <output_CRK_RUN_OUT+0x168>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fc fa10 	bl	80003e4 <__aeabi_ui2d>
 8003fc4:	4b49      	ldr	r3, [pc, #292]	; (80040ec <output_CRK_RUN_OUT+0x170>)
 8003fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fca:	f7fc fa85 	bl	80004d8 <__aeabi_dmul>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	4614      	mov	r4, r2
 8003fd4:	461d      	mov	r5, r3
 8003fd6:	4b46      	ldr	r3, [pc, #280]	; (80040f0 <output_CRK_RUN_OUT+0x174>)
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	4b46      	ldr	r3, [pc, #280]	; (80040f4 <output_CRK_RUN_OUT+0x178>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4413      	add	r3, r2
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fc f9ff 	bl	80003e4 <__aeabi_ui2d>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	4620      	mov	r0, r4
 8003fec:	4629      	mov	r1, r5
 8003fee:	f7fc fcf9 	bl	80009e4 <__aeabi_dcmpge>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d006      	beq.n	8004006 <output_CRK_RUN_OUT+0x8a>
            failure_active = false;
 8003ff8:	4b3b      	ldr	r3, [pc, #236]	; (80040e8 <output_CRK_RUN_OUT+0x16c>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	701a      	strb	r2, [r3, #0]
            failure_passed = true;
 8003ffe:	4b3e      	ldr	r3, [pc, #248]	; (80040f8 <output_CRK_RUN_OUT+0x17c>)
 8004000:	2201      	movs	r2, #1
 8004002:	701a      	strb	r2, [r3, #0]
            failure_active = true;
        } else {
        }
        output_CRK_no_failure();
    }
}
 8004004:	e065      	b.n	80040d2 <output_CRK_RUN_OUT+0x156>
            if (sc_type_CRK_RUN_OUT == 'g') {
 8004006:	4b3d      	ldr	r3, [pc, #244]	; (80040fc <output_CRK_RUN_OUT+0x180>)
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	2b67      	cmp	r3, #103	; 0x67
 800400c:	d106      	bne.n	800401c <output_CRK_RUN_OUT+0xa0>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);  // set CRK as low
 800400e:	2200      	movs	r2, #0
 8004010:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004014:	483a      	ldr	r0, [pc, #232]	; (8004100 <output_CRK_RUN_OUT+0x184>)
 8004016:	f7fe fb48 	bl	80026aa <HAL_GPIO_WritePin>
}
 800401a:	e05a      	b.n	80040d2 <output_CRK_RUN_OUT+0x156>
            } else if (sc_type_CRK_RUN_OUT == 'b') {
 800401c:	4b37      	ldr	r3, [pc, #220]	; (80040fc <output_CRK_RUN_OUT+0x180>)
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	2b62      	cmp	r3, #98	; 0x62
 8004022:	d156      	bne.n	80040d2 <output_CRK_RUN_OUT+0x156>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // set CRK as hight
 8004024:	2201      	movs	r2, #1
 8004026:	2110      	movs	r1, #16
 8004028:	4835      	ldr	r0, [pc, #212]	; (8004100 <output_CRK_RUN_OUT+0x184>)
 800402a:	f7fe fb3e 	bl	80026aa <HAL_GPIO_WritePin>
}
 800402e:	e050      	b.n	80040d2 <output_CRK_RUN_OUT+0x156>
    } else if (failure_passed == true) {  // once the failure finished have a normal output
 8004030:	4b31      	ldr	r3, [pc, #196]	; (80040f8 <output_CRK_RUN_OUT+0x17c>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00e      	beq.n	8004056 <output_CRK_RUN_OUT+0xda>
        if (teeth_count_CRK == number_teeth_between_gaps) {
 8004038:	4b28      	ldr	r3, [pc, #160]	; (80040dc <output_CRK_RUN_OUT+0x160>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b28      	ldr	r3, [pc, #160]	; (80040e0 <output_CRK_RUN_OUT+0x164>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d102      	bne.n	800404a <output_CRK_RUN_OUT+0xce>
            failure_passed = false;
 8004044:	4b2c      	ldr	r3, [pc, #176]	; (80040f8 <output_CRK_RUN_OUT+0x17c>)
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
        teeth_counter_CRK_RUN_OUT = 1;
 800404a:	4b26      	ldr	r3, [pc, #152]	; (80040e4 <output_CRK_RUN_OUT+0x168>)
 800404c:	2201      	movs	r2, #1
 800404e:	601a      	str	r2, [r3, #0]
        output_CRK_no_failure();
 8004050:	f7ff ff4a 	bl	8003ee8 <output_CRK_no_failure>
}
 8004054:	e03d      	b.n	80040d2 <output_CRK_RUN_OUT+0x156>
        if ((angle_to_start_failure_CRK_RUN_OUT < (teeth_counter_CRK_RUN_OUT * revolution_CRK)) && ((teeth_counter_CRK_RUN_OUT * revolution_CRK) < (angle_to_start_failure_CRK_RUN_OUT + failure_period_CRK_RUN_OUT))) {  // if we are past the the angle of fairue start and still in the failure period
 8004056:	4b27      	ldr	r3, [pc, #156]	; (80040f4 <output_CRK_RUN_OUT+0x178>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4618      	mov	r0, r3
 800405c:	f7fc f9c2 	bl	80003e4 <__aeabi_ui2d>
 8004060:	4604      	mov	r4, r0
 8004062:	460d      	mov	r5, r1
 8004064:	4b1f      	ldr	r3, [pc, #124]	; (80040e4 <output_CRK_RUN_OUT+0x168>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc f9bb 	bl	80003e4 <__aeabi_ui2d>
 800406e:	4b1f      	ldr	r3, [pc, #124]	; (80040ec <output_CRK_RUN_OUT+0x170>)
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	f7fc fa30 	bl	80004d8 <__aeabi_dmul>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4620      	mov	r0, r4
 800407e:	4629      	mov	r1, r5
 8004080:	f7fc fc9c 	bl	80009bc <__aeabi_dcmplt>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d021      	beq.n	80040ce <output_CRK_RUN_OUT+0x152>
 800408a:	4b16      	ldr	r3, [pc, #88]	; (80040e4 <output_CRK_RUN_OUT+0x168>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc f9a8 	bl	80003e4 <__aeabi_ui2d>
 8004094:	4b15      	ldr	r3, [pc, #84]	; (80040ec <output_CRK_RUN_OUT+0x170>)
 8004096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409a:	f7fc fa1d 	bl	80004d8 <__aeabi_dmul>
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4614      	mov	r4, r2
 80040a4:	461d      	mov	r5, r3
 80040a6:	4b13      	ldr	r3, [pc, #76]	; (80040f4 <output_CRK_RUN_OUT+0x178>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <output_CRK_RUN_OUT+0x174>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4413      	add	r3, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fc f997 	bl	80003e4 <__aeabi_ui2d>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4620      	mov	r0, r4
 80040bc:	4629      	mov	r1, r5
 80040be:	f7fc fc7d 	bl	80009bc <__aeabi_dcmplt>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <output_CRK_RUN_OUT+0x152>
            failure_active = true;
 80040c8:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <output_CRK_RUN_OUT+0x16c>)
 80040ca:	2201      	movs	r2, #1
 80040cc:	701a      	strb	r2, [r3, #0]
        output_CRK_no_failure();
 80040ce:	f7ff ff0b 	bl	8003ee8 <output_CRK_no_failure>
}
 80040d2:	bf00      	nop
 80040d4:	bdb0      	pop	{r4, r5, r7, pc}
 80040d6:	bf00      	nop
 80040d8:	200002a3 	.word	0x200002a3
 80040dc:	20000270 	.word	0x20000270
 80040e0:	20000280 	.word	0x20000280
 80040e4:	20000674 	.word	0x20000674
 80040e8:	2000066c 	.word	0x2000066c
 80040ec:	20000298 	.word	0x20000298
 80040f0:	2000067c 	.word	0x2000067c
 80040f4:	20000678 	.word	0x20000678
 80040f8:	2000066f 	.word	0x2000066f
 80040fc:	20000673 	.word	0x20000673
 8004100:	40010800 	.word	0x40010800

08004104 <CRK_RUN_OUT_reset>:

//### CRK_RUN_OUT_reset ###
void CRK_RUN_OUT_reset(void) {
 8004104:	b480      	push	{r7}
 8004106:	af00      	add	r7, sp, #0
    failure_active = false;
 8004108:	4b06      	ldr	r3, [pc, #24]	; (8004124 <CRK_RUN_OUT_reset+0x20>)
 800410a:	2200      	movs	r2, #0
 800410c:	701a      	strb	r2, [r3, #0]
    failure_passed = false;
 800410e:	4b06      	ldr	r3, [pc, #24]	; (8004128 <CRK_RUN_OUT_reset+0x24>)
 8004110:	2200      	movs	r2, #0
 8004112:	701a      	strb	r2, [r3, #0]
    period_counter_CRK_RUN_OUT = 0;
 8004114:	4b05      	ldr	r3, [pc, #20]	; (800412c <CRK_RUN_OUT_reset+0x28>)
 8004116:	2200      	movs	r2, #0
 8004118:	601a      	str	r2, [r3, #0]
}
 800411a:	bf00      	nop
 800411c:	46bd      	mov	sp, r7
 800411e:	bc80      	pop	{r7}
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	2000066c 	.word	0x2000066c
 8004128:	2000066f 	.word	0x2000066f
 800412c:	20000680 	.word	0x20000680

08004130 <output_CAM_PER>:

//## Output CAM: CAM_PER
void output_CAM_PER(int cam_id) {
 8004130:	b590      	push	{r4, r7, lr}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
    if (active_edges_CAM_PER == 'b') {
 8004138:	4bb2      	ldr	r3, [pc, #712]	; (8004404 <output_CAM_PER+0x2d4>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b62      	cmp	r3, #98	; 0x62
 800413e:	f040 80a9 	bne.w	8004294 <output_CAM_PER+0x164>
        if (cam_id == 0) {          // For CAM1
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d152      	bne.n	80041ee <output_CAM_PER+0xbe>
            HAL_TIM_Base_Stop(&htim3); // Enable Timer3 (formerly Timer6 on microchip)
 8004148:	48af      	ldr	r0, [pc, #700]	; (8004408 <output_CAM_PER+0x2d8>)
 800414a:	f7fe ff93 	bl	8003074 <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim3, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 800414e:	4aaf      	ldr	r2, [pc, #700]	; (800440c <output_CAM_PER+0x2dc>)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4413      	add	r3, r2
 8004156:	e9d3 0100 	ldrd	r0, r1, [r3]
 800415a:	f04f 0200 	mov.w	r2, #0
 800415e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004162:	f7fc fae3 	bl	800072c <__aeabi_ddiv>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	4610      	mov	r0, r2
 800416c:	4619      	mov	r1, r3
 800416e:	f04f 0200 	mov.w	r2, #0
 8004172:	4ba7      	ldr	r3, [pc, #668]	; (8004410 <output_CAM_PER+0x2e0>)
 8004174:	f7fb fff8 	bl	8000168 <__aeabi_dsub>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4610      	mov	r0, r2
 800417e:	4619      	mov	r1, r3
 8004180:	4ba4      	ldr	r3, [pc, #656]	; (8004414 <output_CAM_PER+0x2e4>)
 8004182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004186:	f7fc fad1 	bl	800072c <__aeabi_ddiv>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	499e      	ldr	r1, [pc, #632]	; (8004408 <output_CAM_PER+0x2d8>)
 8004190:	680c      	ldr	r4, [r1, #0]
 8004192:	4610      	mov	r0, r2
 8004194:	4619      	mov	r1, r3
 8004196:	f7fc fc61 	bl	8000a5c <__aeabi_d2uiz>
 800419a:	4603      	mov	r3, r0
 800419c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800419e:	4a9b      	ldr	r2, [pc, #620]	; (800440c <output_CAM_PER+0x2dc>)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	4413      	add	r3, r2
 80041a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80041aa:	f04f 0200 	mov.w	r2, #0
 80041ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80041b2:	f7fc fabb 	bl	800072c <__aeabi_ddiv>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4610      	mov	r0, r2
 80041bc:	4619      	mov	r1, r3
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	4b93      	ldr	r3, [pc, #588]	; (8004410 <output_CAM_PER+0x2e0>)
 80041c4:	f7fb ffd0 	bl	8000168 <__aeabi_dsub>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4610      	mov	r0, r2
 80041ce:	4619      	mov	r1, r3
 80041d0:	4b90      	ldr	r3, [pc, #576]	; (8004414 <output_CAM_PER+0x2e4>)
 80041d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d6:	f7fc faa9 	bl	800072c <__aeabi_ddiv>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4610      	mov	r0, r2
 80041e0:	4619      	mov	r1, r3
 80041e2:	f7fc fc3b 	bl	8000a5c <__aeabi_d2uiz>
 80041e6:	4603      	mov	r3, r0
 80041e8:	4a87      	ldr	r2, [pc, #540]	; (8004408 <output_CAM_PER+0x2d8>)
 80041ea:	60d3      	str	r3, [r2, #12]
        } else {                    // For CAM2
            HAL_TIM_Base_Stop(&htim4); // Enable Timer4 (formerly Timer7 on microchip)
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
        }
    }
}
 80041ec:	e1cd      	b.n	800458a <output_CAM_PER+0x45a>
            HAL_TIM_Base_Stop(&htim4);  // Enable Timer4 (formerly Timer7 on microchip)
 80041ee:	488a      	ldr	r0, [pc, #552]	; (8004418 <output_CAM_PER+0x2e8>)
 80041f0:	f7fe ff40 	bl	8003074 <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 80041f4:	4a85      	ldr	r2, [pc, #532]	; (800440c <output_CAM_PER+0x2dc>)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	4413      	add	r3, r2
 80041fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004208:	f7fc fa90 	bl	800072c <__aeabi_ddiv>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	4610      	mov	r0, r2
 8004212:	4619      	mov	r1, r3
 8004214:	f04f 0200 	mov.w	r2, #0
 8004218:	4b7d      	ldr	r3, [pc, #500]	; (8004410 <output_CAM_PER+0x2e0>)
 800421a:	f7fb ffa5 	bl	8000168 <__aeabi_dsub>
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4610      	mov	r0, r2
 8004224:	4619      	mov	r1, r3
 8004226:	4b7b      	ldr	r3, [pc, #492]	; (8004414 <output_CAM_PER+0x2e4>)
 8004228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422c:	f7fc fa7e 	bl	800072c <__aeabi_ddiv>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4978      	ldr	r1, [pc, #480]	; (8004418 <output_CAM_PER+0x2e8>)
 8004236:	680c      	ldr	r4, [r1, #0]
 8004238:	4610      	mov	r0, r2
 800423a:	4619      	mov	r1, r3
 800423c:	f7fc fc0e 	bl	8000a5c <__aeabi_d2uiz>
 8004240:	4603      	mov	r3, r0
 8004242:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004244:	4a71      	ldr	r2, [pc, #452]	; (800440c <output_CAM_PER+0x2dc>)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	00db      	lsls	r3, r3, #3
 800424a:	4413      	add	r3, r2
 800424c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004250:	f04f 0200 	mov.w	r2, #0
 8004254:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004258:	f7fc fa68 	bl	800072c <__aeabi_ddiv>
 800425c:	4602      	mov	r2, r0
 800425e:	460b      	mov	r3, r1
 8004260:	4610      	mov	r0, r2
 8004262:	4619      	mov	r1, r3
 8004264:	f04f 0200 	mov.w	r2, #0
 8004268:	4b69      	ldr	r3, [pc, #420]	; (8004410 <output_CAM_PER+0x2e0>)
 800426a:	f7fb ff7d 	bl	8000168 <__aeabi_dsub>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	4610      	mov	r0, r2
 8004274:	4619      	mov	r1, r3
 8004276:	4b67      	ldr	r3, [pc, #412]	; (8004414 <output_CAM_PER+0x2e4>)
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f7fc fa56 	bl	800072c <__aeabi_ddiv>
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4610      	mov	r0, r2
 8004286:	4619      	mov	r1, r3
 8004288:	f7fc fbe8 	bl	8000a5c <__aeabi_d2uiz>
 800428c:	4603      	mov	r3, r0
 800428e:	4a62      	ldr	r2, [pc, #392]	; (8004418 <output_CAM_PER+0x2e8>)
 8004290:	60d3      	str	r3, [r2, #12]
}
 8004292:	e17a      	b.n	800458a <output_CAM_PER+0x45a>
    } else if (active_edges_CAM_PER == 'f' && CAM_signal[cam_id] == false) {
 8004294:	4b5b      	ldr	r3, [pc, #364]	; (8004404 <output_CAM_PER+0x2d4>)
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b66      	cmp	r3, #102	; 0x66
 800429a:	f040 80c1 	bne.w	8004420 <output_CAM_PER+0x2f0>
 800429e:	4a5f      	ldr	r2, [pc, #380]	; (800441c <output_CAM_PER+0x2ec>)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4413      	add	r3, r2
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	f083 0301 	eor.w	r3, r3, #1
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 80b7 	beq.w	8004420 <output_CAM_PER+0x2f0>
        if (cam_id == 0) {          // For CAM1
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d152      	bne.n	800435e <output_CAM_PER+0x22e>
            HAL_TIM_Base_Stop(&htim3);  // Enable Timer3 (formerly Timer6 on microchip)
 80042b8:	4853      	ldr	r0, [pc, #332]	; (8004408 <output_CAM_PER+0x2d8>)
 80042ba:	f7fe fedb 	bl	8003074 <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim3, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 80042be:	4a53      	ldr	r2, [pc, #332]	; (800440c <output_CAM_PER+0x2dc>)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	4413      	add	r3, r2
 80042c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042ca:	f04f 0200 	mov.w	r2, #0
 80042ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042d2:	f7fc fa2b 	bl	800072c <__aeabi_ddiv>
 80042d6:	4602      	mov	r2, r0
 80042d8:	460b      	mov	r3, r1
 80042da:	4610      	mov	r0, r2
 80042dc:	4619      	mov	r1, r3
 80042de:	f04f 0200 	mov.w	r2, #0
 80042e2:	4b4b      	ldr	r3, [pc, #300]	; (8004410 <output_CAM_PER+0x2e0>)
 80042e4:	f7fb ff40 	bl	8000168 <__aeabi_dsub>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	4610      	mov	r0, r2
 80042ee:	4619      	mov	r1, r3
 80042f0:	4b48      	ldr	r3, [pc, #288]	; (8004414 <output_CAM_PER+0x2e4>)
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f7fc fa19 	bl	800072c <__aeabi_ddiv>
 80042fa:	4602      	mov	r2, r0
 80042fc:	460b      	mov	r3, r1
 80042fe:	4942      	ldr	r1, [pc, #264]	; (8004408 <output_CAM_PER+0x2d8>)
 8004300:	680c      	ldr	r4, [r1, #0]
 8004302:	4610      	mov	r0, r2
 8004304:	4619      	mov	r1, r3
 8004306:	f7fc fba9 	bl	8000a5c <__aeabi_d2uiz>
 800430a:	4603      	mov	r3, r0
 800430c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800430e:	4a3f      	ldr	r2, [pc, #252]	; (800440c <output_CAM_PER+0x2dc>)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	4413      	add	r3, r2
 8004316:	e9d3 0100 	ldrd	r0, r1, [r3]
 800431a:	f04f 0200 	mov.w	r2, #0
 800431e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004322:	f7fc fa03 	bl	800072c <__aeabi_ddiv>
 8004326:	4602      	mov	r2, r0
 8004328:	460b      	mov	r3, r1
 800432a:	4610      	mov	r0, r2
 800432c:	4619      	mov	r1, r3
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	4b37      	ldr	r3, [pc, #220]	; (8004410 <output_CAM_PER+0x2e0>)
 8004334:	f7fb ff18 	bl	8000168 <__aeabi_dsub>
 8004338:	4602      	mov	r2, r0
 800433a:	460b      	mov	r3, r1
 800433c:	4610      	mov	r0, r2
 800433e:	4619      	mov	r1, r3
 8004340:	4b34      	ldr	r3, [pc, #208]	; (8004414 <output_CAM_PER+0x2e4>)
 8004342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004346:	f7fc f9f1 	bl	800072c <__aeabi_ddiv>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	4610      	mov	r0, r2
 8004350:	4619      	mov	r1, r3
 8004352:	f7fc fb83 	bl	8000a5c <__aeabi_d2uiz>
 8004356:	4603      	mov	r3, r0
 8004358:	4a2b      	ldr	r2, [pc, #172]	; (8004408 <output_CAM_PER+0x2d8>)
 800435a:	60d3      	str	r3, [r2, #12]
        if (cam_id == 0) {          // For CAM1
 800435c:	e115      	b.n	800458a <output_CAM_PER+0x45a>
            HAL_TIM_Base_Stop(&htim4);  // Enable Timer4 (formerly Timer7 on microchip)
 800435e:	482e      	ldr	r0, [pc, #184]	; (8004418 <output_CAM_PER+0x2e8>)
 8004360:	f7fe fe88 	bl	8003074 <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004364:	4a29      	ldr	r2, [pc, #164]	; (800440c <output_CAM_PER+0x2dc>)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004370:	f04f 0200 	mov.w	r2, #0
 8004374:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004378:	f7fc f9d8 	bl	800072c <__aeabi_ddiv>
 800437c:	4602      	mov	r2, r0
 800437e:	460b      	mov	r3, r1
 8004380:	4610      	mov	r0, r2
 8004382:	4619      	mov	r1, r3
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	4b21      	ldr	r3, [pc, #132]	; (8004410 <output_CAM_PER+0x2e0>)
 800438a:	f7fb feed 	bl	8000168 <__aeabi_dsub>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	4610      	mov	r0, r2
 8004394:	4619      	mov	r1, r3
 8004396:	4b1f      	ldr	r3, [pc, #124]	; (8004414 <output_CAM_PER+0x2e4>)
 8004398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439c:	f7fc f9c6 	bl	800072c <__aeabi_ddiv>
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	491c      	ldr	r1, [pc, #112]	; (8004418 <output_CAM_PER+0x2e8>)
 80043a6:	680c      	ldr	r4, [r1, #0]
 80043a8:	4610      	mov	r0, r2
 80043aa:	4619      	mov	r1, r3
 80043ac:	f7fc fb56 	bl	8000a5c <__aeabi_d2uiz>
 80043b0:	4603      	mov	r3, r0
 80043b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043b4:	4a15      	ldr	r2, [pc, #84]	; (800440c <output_CAM_PER+0x2dc>)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	4413      	add	r3, r2
 80043bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80043c8:	f7fc f9b0 	bl	800072c <__aeabi_ddiv>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	f04f 0200 	mov.w	r2, #0
 80043d8:	4b0d      	ldr	r3, [pc, #52]	; (8004410 <output_CAM_PER+0x2e0>)
 80043da:	f7fb fec5 	bl	8000168 <__aeabi_dsub>
 80043de:	4602      	mov	r2, r0
 80043e0:	460b      	mov	r3, r1
 80043e2:	4610      	mov	r0, r2
 80043e4:	4619      	mov	r1, r3
 80043e6:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <output_CAM_PER+0x2e4>)
 80043e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ec:	f7fc f99e 	bl	800072c <__aeabi_ddiv>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4610      	mov	r0, r2
 80043f6:	4619      	mov	r1, r3
 80043f8:	f7fc fb30 	bl	8000a5c <__aeabi_d2uiz>
 80043fc:	4603      	mov	r3, r0
 80043fe:	4a06      	ldr	r2, [pc, #24]	; (8004418 <output_CAM_PER+0x2e8>)
 8004400:	60d3      	str	r3, [r2, #12]
        if (cam_id == 0) {          // For CAM1
 8004402:	e0c2      	b.n	800458a <output_CAM_PER+0x45a>
 8004404:	20000694 	.word	0x20000694
 8004408:	20000a1c 	.word	0x20000a1c
 800440c:	200002b8 	.word	0x200002b8
 8004410:	40140000 	.word	0x40140000
 8004414:	20000010 	.word	0x20000010
 8004418:	20000a64 	.word	0x20000a64
 800441c:	20000658 	.word	0x20000658
    } else if (active_edges_CAM_PER == 'r' && CAM_signal[cam_id] == true) {
 8004420:	4b5c      	ldr	r3, [pc, #368]	; (8004594 <output_CAM_PER+0x464>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b72      	cmp	r3, #114	; 0x72
 8004426:	f040 80b0 	bne.w	800458a <output_CAM_PER+0x45a>
 800442a:	4a5b      	ldr	r2, [pc, #364]	; (8004598 <output_CAM_PER+0x468>)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4413      	add	r3, r2
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 80a9 	beq.w	800458a <output_CAM_PER+0x45a>
        if (cam_id == 0) {          // For CAM1
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d152      	bne.n	80044e4 <output_CAM_PER+0x3b4>
            HAL_TIM_Base_Stop(&htim3);   // Enable Timer3 (formerly Timer6 on microchip)
 800443e:	4857      	ldr	r0, [pc, #348]	; (800459c <output_CAM_PER+0x46c>)
 8004440:	f7fe fe18 	bl	8003074 <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim3, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004444:	4a56      	ldr	r2, [pc, #344]	; (80045a0 <output_CAM_PER+0x470>)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4413      	add	r3, r2
 800444c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004458:	f7fc f968 	bl	800072c <__aeabi_ddiv>
 800445c:	4602      	mov	r2, r0
 800445e:	460b      	mov	r3, r1
 8004460:	4610      	mov	r0, r2
 8004462:	4619      	mov	r1, r3
 8004464:	f04f 0200 	mov.w	r2, #0
 8004468:	4b4e      	ldr	r3, [pc, #312]	; (80045a4 <output_CAM_PER+0x474>)
 800446a:	f7fb fe7d 	bl	8000168 <__aeabi_dsub>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	4610      	mov	r0, r2
 8004474:	4619      	mov	r1, r3
 8004476:	4b4c      	ldr	r3, [pc, #304]	; (80045a8 <output_CAM_PER+0x478>)
 8004478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447c:	f7fc f956 	bl	800072c <__aeabi_ddiv>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4945      	ldr	r1, [pc, #276]	; (800459c <output_CAM_PER+0x46c>)
 8004486:	680c      	ldr	r4, [r1, #0]
 8004488:	4610      	mov	r0, r2
 800448a:	4619      	mov	r1, r3
 800448c:	f7fc fae6 	bl	8000a5c <__aeabi_d2uiz>
 8004490:	4603      	mov	r3, r0
 8004492:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004494:	4a42      	ldr	r2, [pc, #264]	; (80045a0 <output_CAM_PER+0x470>)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	00db      	lsls	r3, r3, #3
 800449a:	4413      	add	r3, r2
 800449c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80044a0:	f04f 0200 	mov.w	r2, #0
 80044a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80044a8:	f7fc f940 	bl	800072c <__aeabi_ddiv>
 80044ac:	4602      	mov	r2, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	4610      	mov	r0, r2
 80044b2:	4619      	mov	r1, r3
 80044b4:	f04f 0200 	mov.w	r2, #0
 80044b8:	4b3a      	ldr	r3, [pc, #232]	; (80045a4 <output_CAM_PER+0x474>)
 80044ba:	f7fb fe55 	bl	8000168 <__aeabi_dsub>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4610      	mov	r0, r2
 80044c4:	4619      	mov	r1, r3
 80044c6:	4b38      	ldr	r3, [pc, #224]	; (80045a8 <output_CAM_PER+0x478>)
 80044c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044cc:	f7fc f92e 	bl	800072c <__aeabi_ddiv>
 80044d0:	4602      	mov	r2, r0
 80044d2:	460b      	mov	r3, r1
 80044d4:	4610      	mov	r0, r2
 80044d6:	4619      	mov	r1, r3
 80044d8:	f7fc fac0 	bl	8000a5c <__aeabi_d2uiz>
 80044dc:	4603      	mov	r3, r0
 80044de:	4a2f      	ldr	r2, [pc, #188]	; (800459c <output_CAM_PER+0x46c>)
 80044e0:	60d3      	str	r3, [r2, #12]
}
 80044e2:	e052      	b.n	800458a <output_CAM_PER+0x45a>
            HAL_TIM_Base_Stop(&htim4); // Enable Timer4 (formerly Timer7 on microchip)
 80044e4:	4831      	ldr	r0, [pc, #196]	; (80045ac <output_CAM_PER+0x47c>)
 80044e6:	f7fe fdc5 	bl	8003074 <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 80044ea:	4a2d      	ldr	r2, [pc, #180]	; (80045a0 <output_CAM_PER+0x470>)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4413      	add	r3, r2
 80044f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80044fe:	f7fc f915 	bl	800072c <__aeabi_ddiv>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4610      	mov	r0, r2
 8004508:	4619      	mov	r1, r3
 800450a:	f04f 0200 	mov.w	r2, #0
 800450e:	4b25      	ldr	r3, [pc, #148]	; (80045a4 <output_CAM_PER+0x474>)
 8004510:	f7fb fe2a 	bl	8000168 <__aeabi_dsub>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	4610      	mov	r0, r2
 800451a:	4619      	mov	r1, r3
 800451c:	4b22      	ldr	r3, [pc, #136]	; (80045a8 <output_CAM_PER+0x478>)
 800451e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004522:	f7fc f903 	bl	800072c <__aeabi_ddiv>
 8004526:	4602      	mov	r2, r0
 8004528:	460b      	mov	r3, r1
 800452a:	4920      	ldr	r1, [pc, #128]	; (80045ac <output_CAM_PER+0x47c>)
 800452c:	680c      	ldr	r4, [r1, #0]
 800452e:	4610      	mov	r0, r2
 8004530:	4619      	mov	r1, r3
 8004532:	f7fc fa93 	bl	8000a5c <__aeabi_d2uiz>
 8004536:	4603      	mov	r3, r0
 8004538:	62e3      	str	r3, [r4, #44]	; 0x2c
 800453a:	4a19      	ldr	r2, [pc, #100]	; (80045a0 <output_CAM_PER+0x470>)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	4413      	add	r3, r2
 8004542:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004546:	f04f 0200 	mov.w	r2, #0
 800454a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800454e:	f7fc f8ed 	bl	800072c <__aeabi_ddiv>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	4610      	mov	r0, r2
 8004558:	4619      	mov	r1, r3
 800455a:	f04f 0200 	mov.w	r2, #0
 800455e:	4b11      	ldr	r3, [pc, #68]	; (80045a4 <output_CAM_PER+0x474>)
 8004560:	f7fb fe02 	bl	8000168 <__aeabi_dsub>
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	4610      	mov	r0, r2
 800456a:	4619      	mov	r1, r3
 800456c:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <output_CAM_PER+0x478>)
 800456e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004572:	f7fc f8db 	bl	800072c <__aeabi_ddiv>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4610      	mov	r0, r2
 800457c:	4619      	mov	r1, r3
 800457e:	f7fc fa6d 	bl	8000a5c <__aeabi_d2uiz>
 8004582:	4603      	mov	r3, r0
 8004584:	4a09      	ldr	r2, [pc, #36]	; (80045ac <output_CAM_PER+0x47c>)
 8004586:	60d3      	str	r3, [r2, #12]
}
 8004588:	e7ff      	b.n	800458a <output_CAM_PER+0x45a>
 800458a:	bf00      	nop
 800458c:	370c      	adds	r7, #12
 800458e:	46bd      	mov	sp, r7
 8004590:	bd90      	pop	{r4, r7, pc}
 8004592:	bf00      	nop
 8004594:	20000694 	.word	0x20000694
 8004598:	20000658 	.word	0x20000658
 800459c:	20000a1c 	.word	0x20000a1c
 80045a0:	200002b8 	.word	0x200002b8
 80045a4:	40140000 	.word	0x40140000
 80045a8:	20000010 	.word	0x20000010
 80045ac:	20000a64 	.word	0x20000a64

080045b0 <CAM_PER_reset>:

//## CAM_PER_reset
void CAM_PER_reset(void) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_GetState(&htim3) == HAL_TIM_STATE_BUSY)  // if TIM3 is busy
 80045b4:	4812      	ldr	r0, [pc, #72]	; (8004600 <CAM_PER_reset+0x50>)
 80045b6:	f7fe fff3 	bl	80035a0 <HAL_TIM_Base_GetState>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d106      	bne.n	80045ce <CAM_PER_reset+0x1e>
    {
        HAL_TIM_Base_Stop_IT(&htim3);
 80045c0:	480f      	ldr	r0, [pc, #60]	; (8004600 <CAM_PER_reset+0x50>)
 80045c2:	f7fe fdcf 	bl	8003164 <HAL_TIM_Base_Stop_IT>
        __HAL_TIM_SET_COUNTER(&htim3, 0);  // disable and reset the timer
 80045c6:	4b0e      	ldr	r3, [pc, #56]	; (8004600 <CAM_PER_reset+0x50>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2200      	movs	r2, #0
 80045cc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    if (HAL_TIM_Base_GetState(&htim3) == HAL_TIM_STATE_BUSY)  // if timer4 is enabled
 80045ce:	480c      	ldr	r0, [pc, #48]	; (8004600 <CAM_PER_reset+0x50>)
 80045d0:	f7fe ffe6 	bl	80035a0 <HAL_TIM_Base_GetState>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d106      	bne.n	80045e8 <CAM_PER_reset+0x38>
    {
        HAL_TIM_Base_Stop_IT(&htim4);
 80045da:	480a      	ldr	r0, [pc, #40]	; (8004604 <CAM_PER_reset+0x54>)
 80045dc:	f7fe fdc2 	bl	8003164 <HAL_TIM_Base_Stop_IT>
        __HAL_TIM_SET_COUNTER(&htim4, 0);  // disable and reset the timer
 80045e0:	4b08      	ldr	r3, [pc, #32]	; (8004604 <CAM_PER_reset+0x54>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2200      	movs	r2, #0
 80045e6:	625a      	str	r2, [r3, #36]	; 0x24
    }

	MX_TIM3_Init();
 80045e8:	f7fd fb94 	bl	8001d14 <MX_TIM3_Init>
	MX_TIM4_Init();
 80045ec:	f7fd fbe0 	bl	8001db0 <MX_TIM4_Init>
    counter_CAM_PER[0] = 0;
 80045f0:	4b05      	ldr	r3, [pc, #20]	; (8004608 <CAM_PER_reset+0x58>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	601a      	str	r2, [r3, #0]
    counter_CAM_PER[1] = 0;
 80045f6:	4b04      	ldr	r3, [pc, #16]	; (8004608 <CAM_PER_reset+0x58>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	605a      	str	r2, [r3, #4]
}
 80045fc:	bf00      	nop
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20000a1c 	.word	0x20000a1c
 8004604:	20000a64 	.word	0x20000a64
 8004608:	20000688 	.word	0x20000688

0800460c <output_CRK_TOOTH_PER>:

//## Output CRK: CRK_TOOTH_PER
void output_CRK_TOOTH_PER(void) {
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
    if (CRK_signal == false) {
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <output_CRK_TOOTH_PER+0x1c>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	f083 0301 	eor.w	r3, r3, #1
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <output_CRK_TOOTH_PER+0x18>
        HAL_TIM_Base_Start(&htim3); // Enable timer3 (formerly Timer6 on microchip)     
 800461e:	4803      	ldr	r0, [pc, #12]	; (800462c <output_CRK_TOOTH_PER+0x20>)
 8004620:	f7fe fcde 	bl	8002fe0 <HAL_TIM_Base_Start>
    }
}
 8004624:	bf00      	nop
 8004626:	bd80      	pop	{r7, pc}
 8004628:	200002a3 	.word	0x200002a3
 800462c:	20000a1c 	.word	0x20000a1c

08004630 <CRK_TOOTH_PER_reset>:

//## CRK_TOOTH_PER_reset
void CRK_TOOTH_PER_reset(void) {
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_GetState(&htim3) == HAL_TIM_STATE_BUSY)  // if timer3 is enabled
 8004634:	4810      	ldr	r0, [pc, #64]	; (8004678 <CRK_TOOTH_PER_reset+0x48>)
 8004636:	f7fe ffb3 	bl	80035a0 <HAL_TIM_Base_GetState>
 800463a:	4603      	mov	r3, r0
 800463c:	2b02      	cmp	r3, #2
 800463e:	d106      	bne.n	800464e <CRK_TOOTH_PER_reset+0x1e>
    {
        HAL_TIM_Base_Stop(&htim3);
 8004640:	480d      	ldr	r0, [pc, #52]	; (8004678 <CRK_TOOTH_PER_reset+0x48>)
 8004642:	f7fe fd17 	bl	8003074 <HAL_TIM_Base_Stop>
        __HAL_TIM_SET_COUNTER(&htim3,0);// disable and reset the timer
 8004646:	4b0c      	ldr	r3, [pc, #48]	; (8004678 <CRK_TOOTH_PER_reset+0x48>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2200      	movs	r2, #0
 800464c:	625a      	str	r2, [r3, #36]	; 0x24

    }

    if (HAL_TIM_Base_GetState(&htim4) == HAL_TIM_STATE_BUSY)  // if timer4 is enabled
 800464e:	480b      	ldr	r0, [pc, #44]	; (800467c <CRK_TOOTH_PER_reset+0x4c>)
 8004650:	f7fe ffa6 	bl	80035a0 <HAL_TIM_Base_GetState>
 8004654:	4603      	mov	r3, r0
 8004656:	2b02      	cmp	r3, #2
 8004658:	d106      	bne.n	8004668 <CRK_TOOTH_PER_reset+0x38>
    {
        HAL_TIM_Base_Stop(&htim4);
 800465a:	4808      	ldr	r0, [pc, #32]	; (800467c <CRK_TOOTH_PER_reset+0x4c>)
 800465c:	f7fe fd0a 	bl	8003074 <HAL_TIM_Base_Stop>
        __HAL_TIM_SET_COUNTER(&htim4,0);  // disable and reset the timer
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <CRK_TOOTH_PER_reset+0x4c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2200      	movs	r2, #0
 8004666:	625a      	str	r2, [r3, #36]	; 0x24
    }

    failure_set = false;
 8004668:	4b05      	ldr	r3, [pc, #20]	; (8004680 <CRK_TOOTH_PER_reset+0x50>)
 800466a:	2200      	movs	r2, #0
 800466c:	701a      	strb	r2, [r3, #0]
    failure_active = false;
 800466e:	4b05      	ldr	r3, [pc, #20]	; (8004684 <CRK_TOOTH_PER_reset+0x54>)
 8004670:	2200      	movs	r2, #0
 8004672:	701a      	strb	r2, [r3, #0]
}
 8004674:	bf00      	nop
 8004676:	bd80      	pop	{r7, pc}
 8004678:	20000a1c 	.word	0x20000a1c
 800467c:	20000a64 	.word	0x20000a64
 8004680:	2000066e 	.word	0x2000066e
 8004684:	2000066c 	.word	0x2000066c

08004688 <Output_CAM_delay>:

//## Output CAM_delay: CAM_TOOTH_OFF / CAM_REF_CRK / CAM_SYN / CAM_SYN_CRK
void Output_CAM_delay(int cam_id) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
    if (failure_identify == '9') {
 8004690:	4b79      	ldr	r3, [pc, #484]	; (8004878 <Output_CAM_delay+0x1f0>)
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	2b39      	cmp	r3, #57	; 0x39
 8004696:	f040 80e4 	bne.w	8004862 <Output_CAM_delay+0x1da>
        switch (active_CAM_edges[cam_id]) {
 800469a:	4a78      	ldr	r2, [pc, #480]	; (800487c <Output_CAM_delay+0x1f4>)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4413      	add	r3, r2
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	2b72      	cmp	r3, #114	; 0x72
 80046a4:	d07a      	beq.n	800479c <Output_CAM_delay+0x114>
 80046a6:	2b72      	cmp	r3, #114	; 0x72
 80046a8:	f300 80d7 	bgt.w	800485a <Output_CAM_delay+0x1d2>
 80046ac:	2b62      	cmp	r3, #98	; 0x62
 80046ae:	d002      	beq.n	80046b6 <Output_CAM_delay+0x2e>
 80046b0:	2b66      	cmp	r3, #102	; 0x66
 80046b2:	d011      	beq.n	80046d8 <Output_CAM_delay+0x50>
 80046b4:	e0d1      	b.n	800485a <Output_CAM_delay+0x1d2>
            case ('b'): {
                if (engine_start == true) {
 80046b6:	4b72      	ldr	r3, [pc, #456]	; (8004880 <Output_CAM_delay+0x1f8>)
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d008      	beq.n	80046d0 <Output_CAM_delay+0x48>
                    HAL_TIM_Base_Start(&htim1); // Enable tim1 (formerly Timer8 on microchip) till the first falling CRK_edge
 80046be:	4871      	ldr	r0, [pc, #452]	; (8004884 <Output_CAM_delay+0x1fc>)
 80046c0:	f7fe fc8e 	bl	8002fe0 <HAL_TIM_Base_Start>
                    timer_active_CAM_delay[cam_id] = true;
 80046c4:	4a70      	ldr	r2, [pc, #448]	; (8004888 <Output_CAM_delay+0x200>)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4413      	add	r3, r2
 80046ca:	2201      	movs	r2, #1
 80046cc:	701a      	strb	r2, [r3, #0]
                } else {
                    output_CAM_no_failure(cam_id);
                }

                break;
 80046ce:	e0cf      	b.n	8004870 <Output_CAM_delay+0x1e8>
                    output_CAM_no_failure(cam_id);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff fc21 	bl	8003f18 <output_CAM_no_failure>
                break;
 80046d6:	e0cb      	b.n	8004870 <Output_CAM_delay+0x1e8>
            }
            case ('f'): {
                if (CAM_signal[cam_id] == false) {
 80046d8:	4a6c      	ldr	r2, [pc, #432]	; (800488c <Output_CAM_delay+0x204>)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4413      	add	r3, r2
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	f083 0301 	eor.w	r3, r3, #1
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d01b      	beq.n	8004722 <Output_CAM_delay+0x9a>
                    if (engine_start == true) {
 80046ea:	4b65      	ldr	r3, [pc, #404]	; (8004880 <Output_CAM_delay+0x1f8>)
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d013      	beq.n	800471a <Output_CAM_delay+0x92>
                        HAL_TIM_Base_Start(&htim1);// Enable tim1 (formerly Timer8 on microchip) till the first falling CRK_edge
 80046f2:	4864      	ldr	r0, [pc, #400]	; (8004884 <Output_CAM_delay+0x1fc>)
 80046f4:	f7fe fc74 	bl	8002fe0 <HAL_TIM_Base_Start>
                        timer_active_CAM_delay[cam_id] = true;
 80046f8:	4a63      	ldr	r2, [pc, #396]	; (8004888 <Output_CAM_delay+0x200>)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4413      	add	r3, r2
 80046fe:	2201      	movs	r2, #1
 8004700:	701a      	strb	r2, [r3, #0]

                        if (failure_active == false) {
 8004702:	4b63      	ldr	r3, [pc, #396]	; (8004890 <Output_CAM_delay+0x208>)
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	f083 0301 	eor.w	r3, r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 80ac 	beq.w	800486a <Output_CAM_delay+0x1e2>
                            failure_active = true;
 8004712:	4b5f      	ldr	r3, [pc, #380]	; (8004890 <Output_CAM_delay+0x208>)
 8004714:	2201      	movs	r2, #1
 8004716:	701a      	strb	r2, [r3, #0]
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
                        }
                    }
                }
                break;
 8004718:	e0a7      	b.n	800486a <Output_CAM_delay+0x1e2>
                        output_CAM_no_failure(cam_id);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff fbfc 	bl	8003f18 <output_CAM_no_failure>
                break;
 8004720:	e0a3      	b.n	800486a <Output_CAM_delay+0x1e2>
                } else if (CAM_signal[cam_id] == true && failure_active == false) {
 8004722:	4a5a      	ldr	r2, [pc, #360]	; (800488c <Output_CAM_delay+0x204>)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4413      	add	r3, r2
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 809d 	beq.w	800486a <Output_CAM_delay+0x1e2>
 8004730:	4b57      	ldr	r3, [pc, #348]	; (8004890 <Output_CAM_delay+0x208>)
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	f083 0301 	eor.w	r3, r3, #1
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 8095 	beq.w	800486a <Output_CAM_delay+0x1e2>
                    if (cam_id == 0) {
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d114      	bne.n	8004770 <Output_CAM_delay+0xe8>
                        if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8004746:	210b      	movs	r1, #11
 8004748:	4852      	ldr	r0, [pc, #328]	; (8004894 <Output_CAM_delay+0x20c>)
 800474a:	f7fd ff97 	bl	800267c <HAL_GPIO_ReadPin>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d106      	bne.n	8004762 <Output_CAM_delay+0xda>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8004754:	2201      	movs	r2, #1
 8004756:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800475a:	484e      	ldr	r0, [pc, #312]	; (8004894 <Output_CAM_delay+0x20c>)
 800475c:	f7fd ffa5 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 8004760:	e083      	b.n	800486a <Output_CAM_delay+0x1e2>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8004762:	2200      	movs	r2, #0
 8004764:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004768:	484a      	ldr	r0, [pc, #296]	; (8004894 <Output_CAM_delay+0x20c>)
 800476a:	f7fd ff9e 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 800476e:	e07c      	b.n	800486a <Output_CAM_delay+0x1e2>
                    } else if (cam_id == 1) {
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d179      	bne.n	800486a <Output_CAM_delay+0x1e2>
                        if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 8004776:	2106      	movs	r1, #6
 8004778:	4846      	ldr	r0, [pc, #280]	; (8004894 <Output_CAM_delay+0x20c>)
 800477a:	f7fd ff7f 	bl	800267c <HAL_GPIO_ReadPin>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d105      	bne.n	8004790 <Output_CAM_delay+0x108>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8004784:	2201      	movs	r2, #1
 8004786:	2140      	movs	r1, #64	; 0x40
 8004788:	4842      	ldr	r0, [pc, #264]	; (8004894 <Output_CAM_delay+0x20c>)
 800478a:	f7fd ff8e 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 800478e:	e06c      	b.n	800486a <Output_CAM_delay+0x1e2>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8004790:	2200      	movs	r2, #0
 8004792:	2140      	movs	r1, #64	; 0x40
 8004794:	483f      	ldr	r0, [pc, #252]	; (8004894 <Output_CAM_delay+0x20c>)
 8004796:	f7fd ff88 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 800479a:	e066      	b.n	800486a <Output_CAM_delay+0x1e2>
            }
            case ('r'): {
                if (CAM_signal[cam_id] == true) {
 800479c:	4a3b      	ldr	r2, [pc, #236]	; (800488c <Output_CAM_delay+0x204>)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4413      	add	r3, r2
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d01a      	beq.n	80047de <Output_CAM_delay+0x156>
                    if (engine_start == true) {
 80047a8:	4b35      	ldr	r3, [pc, #212]	; (8004880 <Output_CAM_delay+0x1f8>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d012      	beq.n	80047d6 <Output_CAM_delay+0x14e>
                        HAL_TIM_Base_Start(&htim1);  // Enable tim1 (formerly Timer8 on microchip) till the first falling CRK_edge
 80047b0:	4834      	ldr	r0, [pc, #208]	; (8004884 <Output_CAM_delay+0x1fc>)
 80047b2:	f7fe fc15 	bl	8002fe0 <HAL_TIM_Base_Start>
                        timer_active_CAM_delay[cam_id] = true;
 80047b6:	4a34      	ldr	r2, [pc, #208]	; (8004888 <Output_CAM_delay+0x200>)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4413      	add	r3, r2
 80047bc:	2201      	movs	r2, #1
 80047be:	701a      	strb	r2, [r3, #0]

                        if (failure_active == false) {
 80047c0:	4b33      	ldr	r3, [pc, #204]	; (8004890 <Output_CAM_delay+0x208>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	f083 0301 	eor.w	r3, r3, #1
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d04f      	beq.n	800486e <Output_CAM_delay+0x1e6>
                            failure_active = true;
 80047ce:	4b30      	ldr	r3, [pc, #192]	; (8004890 <Output_CAM_delay+0x208>)
 80047d0:	2201      	movs	r2, #1
 80047d2:	701a      	strb	r2, [r3, #0]
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
                        }
                    }
                }
                break;
 80047d4:	e04b      	b.n	800486e <Output_CAM_delay+0x1e6>
                        output_CAM_no_failure(cam_id);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f7ff fb9e 	bl	8003f18 <output_CAM_no_failure>
                break;
 80047dc:	e047      	b.n	800486e <Output_CAM_delay+0x1e6>
                } else if (CAM_signal[cam_id] == false && failure_active == false) {
 80047de:	4a2b      	ldr	r2, [pc, #172]	; (800488c <Output_CAM_delay+0x204>)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4413      	add	r3, r2
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	f083 0301 	eor.w	r3, r3, #1
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d03e      	beq.n	800486e <Output_CAM_delay+0x1e6>
 80047f0:	4b27      	ldr	r3, [pc, #156]	; (8004890 <Output_CAM_delay+0x208>)
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	f083 0301 	eor.w	r3, r3, #1
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d037      	beq.n	800486e <Output_CAM_delay+0x1e6>
                    if (cam_id == 0) {
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d114      	bne.n	800482e <Output_CAM_delay+0x1a6>
                        if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8004804:	210b      	movs	r1, #11
 8004806:	4823      	ldr	r0, [pc, #140]	; (8004894 <Output_CAM_delay+0x20c>)
 8004808:	f7fd ff38 	bl	800267c <HAL_GPIO_ReadPin>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d106      	bne.n	8004820 <Output_CAM_delay+0x198>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8004812:	2201      	movs	r2, #1
 8004814:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004818:	481e      	ldr	r0, [pc, #120]	; (8004894 <Output_CAM_delay+0x20c>)
 800481a:	f7fd ff46 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 800481e:	e026      	b.n	800486e <Output_CAM_delay+0x1e6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8004820:	2200      	movs	r2, #0
 8004822:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004826:	481b      	ldr	r0, [pc, #108]	; (8004894 <Output_CAM_delay+0x20c>)
 8004828:	f7fd ff3f 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 800482c:	e01f      	b.n	800486e <Output_CAM_delay+0x1e6>
                    } else if (cam_id == 1) {
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d11c      	bne.n	800486e <Output_CAM_delay+0x1e6>
                        if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 8004834:	2106      	movs	r1, #6
 8004836:	4817      	ldr	r0, [pc, #92]	; (8004894 <Output_CAM_delay+0x20c>)
 8004838:	f7fd ff20 	bl	800267c <HAL_GPIO_ReadPin>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d105      	bne.n	800484e <Output_CAM_delay+0x1c6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8004842:	2201      	movs	r2, #1
 8004844:	2140      	movs	r1, #64	; 0x40
 8004846:	4813      	ldr	r0, [pc, #76]	; (8004894 <Output_CAM_delay+0x20c>)
 8004848:	f7fd ff2f 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 800484c:	e00f      	b.n	800486e <Output_CAM_delay+0x1e6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800484e:	2200      	movs	r2, #0
 8004850:	2140      	movs	r1, #64	; 0x40
 8004852:	4810      	ldr	r0, [pc, #64]	; (8004894 <Output_CAM_delay+0x20c>)
 8004854:	f7fd ff29 	bl	80026aa <HAL_GPIO_WritePin>
                break;
 8004858:	e009      	b.n	800486e <Output_CAM_delay+0x1e6>
            }
            default: {
                output_CAM_no_failure(cam_id);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7ff fb5c 	bl	8003f18 <output_CAM_no_failure>
                break;
 8004860:	e006      	b.n	8004870 <Output_CAM_delay+0x1e8>
            }
        }
    } else {
        output_CAM_no_failure(cam_id);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff fb58 	bl	8003f18 <output_CAM_no_failure>
    }
}
 8004868:	e002      	b.n	8004870 <Output_CAM_delay+0x1e8>
                break;
 800486a:	bf00      	nop
 800486c:	e000      	b.n	8004870 <Output_CAM_delay+0x1e8>
                break;
 800486e:	bf00      	nop
}
 8004870:	bf00      	nop
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	2000000c 	.word	0x2000000c
 800487c:	200005d8 	.word	0x200005d8
 8004880:	200002a5 	.word	0x200002a5
 8004884:	2000098c 	.word	0x2000098c
 8004888:	20000738 	.word	0x20000738
 800488c:	20000658 	.word	0x20000658
 8004890:	2000066c 	.word	0x2000066c
 8004894:	40010800 	.word	0x40010800

08004898 <CAM_delay>:

//## CAM_delay: CAM_TOOTH_OFF / CAM_REF_CRK / CAM_SYN / CAM_SYN_CRK
void CAM_delay(int cam_id) {
 8004898:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800489c:	b08a      	sub	sp, #40	; 0x28
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
    if (TIM_Soft_Counting) {
 80048a2:	4b90      	ldr	r3, [pc, #576]	; (8004ae4 <CAM_delay+0x24c>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d066      	beq.n	8004978 <CAM_delay+0xe0>
        double former_teeth_time;
        former_teeth_time = former_teeth_time_calculation(T_TOOTH_RAW,
 80048aa:	4b8f      	ldr	r3, [pc, #572]	; (8004ae8 <CAM_delay+0x250>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4618      	mov	r0, r3
 80048b0:	4b8e      	ldr	r3, [pc, #568]	; (8004aec <CAM_delay+0x254>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a8e      	ldr	r2, [pc, #568]	; (8004af0 <CAM_delay+0x258>)
 80048b6:	6812      	ldr	r2, [r2, #0]
 80048b8:	4619      	mov	r1, r3
 80048ba:	f001 f93c 	bl	8005b36 <former_teeth_time_calculation>
 80048be:	e9c7 0106 	strd	r0, r1, [r7, #24]
                                                          teeth_count_CRK, number_miss_teeth);
        if (((double)TIM_Soft_GetCounter() / former_teeth_time) * revolution_CRK >= (revolution_CRK / 2.0)) {
 80048c2:	f002 ff07 	bl	80076d4 <TIM_Soft_GetCounter>
 80048c6:	4603      	mov	r3, r0
 80048c8:	4618      	mov	r0, r3
 80048ca:	f7fb fd9b 	bl	8000404 <__aeabi_i2d>
 80048ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048d2:	f7fb ff2b 	bl	800072c <__aeabi_ddiv>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4610      	mov	r0, r2
 80048dc:	4619      	mov	r1, r3
 80048de:	4b85      	ldr	r3, [pc, #532]	; (8004af4 <CAM_delay+0x25c>)
 80048e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e4:	f7fb fdf8 	bl	80004d8 <__aeabi_dmul>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4614      	mov	r4, r2
 80048ee:	461d      	mov	r5, r3
 80048f0:	4b80      	ldr	r3, [pc, #512]	; (8004af4 <CAM_delay+0x25c>)
 80048f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80048fe:	f7fb ff15 	bl	800072c <__aeabi_ddiv>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	4620      	mov	r0, r4
 8004908:	4629      	mov	r1, r5
 800490a:	f7fc f86b 	bl	80009e4 <__aeabi_dcmpge>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d031      	beq.n	8004978 <CAM_delay+0xe0>
            if (cam_id == 0) {
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d115      	bne.n	8004946 <CAM_delay+0xae>
                if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET)
 800491a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800491e:	4876      	ldr	r0, [pc, #472]	; (8004af8 <CAM_delay+0x260>)
 8004920:	f7fd feac 	bl	800267c <HAL_GPIO_ReadPin>
 8004924:	4603      	mov	r3, r0
 8004926:	2b01      	cmp	r3, #1
 8004928:	d106      	bne.n	8004938 <CAM_delay+0xa0>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800492a:	2200      	movs	r2, #0
 800492c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004930:	4871      	ldr	r0, [pc, #452]	; (8004af8 <CAM_delay+0x260>)
 8004932:	f7fd feba 	bl	80026aa <HAL_GPIO_WritePin>
 8004936:	e01b      	b.n	8004970 <CAM_delay+0xd8>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8004938:	2201      	movs	r2, #1
 800493a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800493e:	486e      	ldr	r0, [pc, #440]	; (8004af8 <CAM_delay+0x260>)
 8004940:	f7fd feb3 	bl	80026aa <HAL_GPIO_WritePin>
 8004944:	e014      	b.n	8004970 <CAM_delay+0xd8>
                }
            } else if (cam_id == 1) {
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d111      	bne.n	8004970 <CAM_delay+0xd8>
                if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_SET) {
 800494c:	2106      	movs	r1, #6
 800494e:	486a      	ldr	r0, [pc, #424]	; (8004af8 <CAM_delay+0x260>)
 8004950:	f7fd fe94 	bl	800267c <HAL_GPIO_ReadPin>
 8004954:	4603      	mov	r3, r0
 8004956:	2b01      	cmp	r3, #1
 8004958:	d105      	bne.n	8004966 <CAM_delay+0xce>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800495a:	2200      	movs	r2, #0
 800495c:	2140      	movs	r1, #64	; 0x40
 800495e:	4866      	ldr	r0, [pc, #408]	; (8004af8 <CAM_delay+0x260>)
 8004960:	f7fd fea3 	bl	80026aa <HAL_GPIO_WritePin>
 8004964:	e004      	b.n	8004970 <CAM_delay+0xd8>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8004966:	2201      	movs	r2, #1
 8004968:	2140      	movs	r1, #64	; 0x40
 800496a:	4863      	ldr	r0, [pc, #396]	; (8004af8 <CAM_delay+0x260>)
 800496c:	f7fd fe9d 	bl	80026aa <HAL_GPIO_WritePin>
                }
            }
            TIM_Soft_Stop();
 8004970:	f002 fe58 	bl	8007624 <TIM_Soft_Stop>
            TIM_Soft_Reset();
 8004974:	f002 fe94 	bl	80076a0 <TIM_Soft_Reset>
        }
    }

    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 8004978:	4a60      	ldr	r2, [pc, #384]	; (8004afc <CAM_delay+0x264>)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4413      	add	r3, r2
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	f000 8095 	beq.w	8004ab0 <CAM_delay+0x218>
 8004986:	4a5e      	ldr	r2, [pc, #376]	; (8004b00 <CAM_delay+0x268>)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800498e:	2b00      	cmp	r3, #0
 8004990:	f040 808e 	bne.w	8004ab0 <CAM_delay+0x218>
        interrupt_check_CAM_delay[cam_id] = false;
 8004994:	4a5b      	ldr	r2, [pc, #364]	; (8004b04 <CAM_delay+0x26c>)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4413      	add	r3, r2
 800499a:	2200      	movs	r2, #0
 800499c:	701a      	strb	r2, [r3, #0]

        double former_teeth_time;
        former_teeth_time = former_teeth_time_calculation(T_TOOTH_RAW,
 800499e:	4b52      	ldr	r3, [pc, #328]	; (8004ae8 <CAM_delay+0x250>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	4b51      	ldr	r3, [pc, #324]	; (8004aec <CAM_delay+0x254>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a51      	ldr	r2, [pc, #324]	; (8004af0 <CAM_delay+0x258>)
 80049aa:	6812      	ldr	r2, [r2, #0]
 80049ac:	4619      	mov	r1, r3
 80049ae:	f001 f8c2 	bl	8005b36 <former_teeth_time_calculation>
 80049b2:	e9c7 0104 	strd	r0, r1, [r7, #16]
                                                          teeth_count_CRK, number_miss_teeth);

        if (((double)__HAL_TIM_GetCounter(&htim1) / former_teeth_time) * revolution_CRK >= (delay_angle_CAM_delay * delay_factor_CAM_delay)) {
 80049b6:	4b54      	ldr	r3, [pc, #336]	; (8004b08 <CAM_delay+0x270>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fb fd11 	bl	80003e4 <__aeabi_ui2d>
 80049c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80049c6:	f7fb feb1 	bl	800072c <__aeabi_ddiv>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4610      	mov	r0, r2
 80049d0:	4619      	mov	r1, r3
 80049d2:	4b48      	ldr	r3, [pc, #288]	; (8004af4 <CAM_delay+0x25c>)
 80049d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d8:	f7fb fd7e 	bl	80004d8 <__aeabi_dmul>
 80049dc:	4602      	mov	r2, r0
 80049de:	460b      	mov	r3, r1
 80049e0:	4614      	mov	r4, r2
 80049e2:	461d      	mov	r5, r3
 80049e4:	4b49      	ldr	r3, [pc, #292]	; (8004b0c <CAM_delay+0x274>)
 80049e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049ea:	4b49      	ldr	r3, [pc, #292]	; (8004b10 <CAM_delay+0x278>)
 80049ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f0:	f7fb fd72 	bl	80004d8 <__aeabi_dmul>
 80049f4:	4602      	mov	r2, r0
 80049f6:	460b      	mov	r3, r1
 80049f8:	4620      	mov	r0, r4
 80049fa:	4629      	mov	r1, r5
 80049fc:	f7fb fff2 	bl	80009e4 <__aeabi_dcmpge>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d100      	bne.n	8004a08 <CAM_delay+0x170>
    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 8004a06:	e162      	b.n	8004cce <CAM_delay+0x436>
            HAL_TIM_Base_Start(&htim1);
 8004a08:	483f      	ldr	r0, [pc, #252]	; (8004b08 <CAM_delay+0x270>)
 8004a0a:	f7fe fae9 	bl	8002fe0 <HAL_TIM_Base_Start>
            __HAL_TIM_SET_COUNTER(&htim1, 0); 
 8004a0e:	4b3e      	ldr	r3, [pc, #248]	; (8004b08 <CAM_delay+0x270>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2200      	movs	r2, #0
 8004a14:	625a      	str	r2, [r3, #36]	; 0x24
            timer_active_CAM_delay[cam_id] = false;
 8004a16:	4a39      	ldr	r2, [pc, #228]	; (8004afc <CAM_delay+0x264>)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	701a      	strb	r2, [r3, #0]

            if (interrupt_check_CAM_delay[cam_id] == false) {
 8004a20:	4a38      	ldr	r2, [pc, #224]	; (8004b04 <CAM_delay+0x26c>)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4413      	add	r3, r2
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	f083 0301 	eor.w	r3, r3, #1
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 814d 	beq.w	8004cce <CAM_delay+0x436>
                if (cam_id == 0) {
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d114      	bne.n	8004a64 <CAM_delay+0x1cc>
                    if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8004a3a:	210b      	movs	r1, #11
 8004a3c:	482e      	ldr	r0, [pc, #184]	; (8004af8 <CAM_delay+0x260>)
 8004a3e:	f7fd fe1d 	bl	800267c <HAL_GPIO_ReadPin>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d106      	bne.n	8004a56 <CAM_delay+0x1be>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a4e:	482a      	ldr	r0, [pc, #168]	; (8004af8 <CAM_delay+0x260>)
 8004a50:	f7fd fe2b 	bl	80026aa <HAL_GPIO_WritePin>
 8004a54:	e01b      	b.n	8004a8e <CAM_delay+0x1f6>
                    } else {
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8004a56:	2201      	movs	r2, #1
 8004a58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a5c:	4826      	ldr	r0, [pc, #152]	; (8004af8 <CAM_delay+0x260>)
 8004a5e:	f7fd fe24 	bl	80026aa <HAL_GPIO_WritePin>
 8004a62:	e014      	b.n	8004a8e <CAM_delay+0x1f6>
                    };
                } else if (cam_id == 1) {
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d111      	bne.n	8004a8e <CAM_delay+0x1f6>
                    if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 8004a6a:	2106      	movs	r1, #6
 8004a6c:	4822      	ldr	r0, [pc, #136]	; (8004af8 <CAM_delay+0x260>)
 8004a6e:	f7fd fe05 	bl	800267c <HAL_GPIO_ReadPin>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d105      	bne.n	8004a84 <CAM_delay+0x1ec>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8004a78:	2200      	movs	r2, #0
 8004a7a:	2140      	movs	r1, #64	; 0x40
 8004a7c:	481e      	ldr	r0, [pc, #120]	; (8004af8 <CAM_delay+0x260>)
 8004a7e:	f7fd fe14 	bl	80026aa <HAL_GPIO_WritePin>
 8004a82:	e004      	b.n	8004a8e <CAM_delay+0x1f6>
                    } else {
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8004a84:	2201      	movs	r2, #1
 8004a86:	2140      	movs	r1, #64	; 0x40
 8004a88:	481b      	ldr	r0, [pc, #108]	; (8004af8 <CAM_delay+0x260>)
 8004a8a:	f7fd fe0e 	bl	80026aa <HAL_GPIO_WritePin>
                    };
                }

                if (active_CAM_edges[cam_id] == 'r' || active_CAM_edges[cam_id] == 'f') {
 8004a8e:	4a21      	ldr	r2, [pc, #132]	; (8004b14 <CAM_delay+0x27c>)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4413      	add	r3, r2
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	2b72      	cmp	r3, #114	; 0x72
 8004a98:	d006      	beq.n	8004aa8 <CAM_delay+0x210>
 8004a9a:	4a1e      	ldr	r2, [pc, #120]	; (8004b14 <CAM_delay+0x27c>)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	2b66      	cmp	r3, #102	; 0x66
 8004aa4:	f040 8113 	bne.w	8004cce <CAM_delay+0x436>
                    HAL_TIM_Base_Start(&htim1);
 8004aa8:	4817      	ldr	r0, [pc, #92]	; (8004b08 <CAM_delay+0x270>)
 8004aaa:	f7fe fa99 	bl	8002fe0 <HAL_TIM_Base_Start>
    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 8004aae:	e10e      	b.n	8004cce <CAM_delay+0x436>
                }
            }
        }
    } else if (number_processing_edges_CAM_delay[cam_id] > 0) {
 8004ab0:	4a13      	ldr	r2, [pc, #76]	; (8004b00 <CAM_delay+0x268>)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 810d 	beq.w	8004cd8 <CAM_delay+0x440>
        int i = 0;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
        int count = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	623b      	str	r3, [r7, #32]

        double former_teeth_time;
        former_teeth_time = former_teeth_time_calculation(T_TOOTH_RAW,
 8004ac6:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <CAM_delay+0x250>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4618      	mov	r0, r3
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <CAM_delay+0x254>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a07      	ldr	r2, [pc, #28]	; (8004af0 <CAM_delay+0x258>)
 8004ad2:	6812      	ldr	r2, [r2, #0]
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	f001 f82e 	bl	8005b36 <former_teeth_time_calculation>
 8004ada:	e9c7 0102 	strd	r0, r1, [r7, #8]
                                                          teeth_count_CRK, number_miss_teeth);

        for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8004ade:	2300      	movs	r3, #0
 8004ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ae2:	e0ed      	b.n	8004cc0 <CAM_delay+0x428>
 8004ae4:	20000b00 	.word	0x20000b00
 8004ae8:	20000264 	.word	0x20000264
 8004aec:	20000270 	.word	0x20000270
 8004af0:	20000230 	.word	0x20000230
 8004af4:	20000298 	.word	0x20000298
 8004af8:	40010800 	.word	0x40010800
 8004afc:	20000738 	.word	0x20000738
 8004b00:	20000698 	.word	0x20000698
 8004b04:	2000073c 	.word	0x2000073c
 8004b08:	2000098c 	.word	0x2000098c
 8004b0c:	20000730 	.word	0x20000730
 8004b10:	20000018 	.word	0x20000018
 8004b14:	200005d8 	.word	0x200005d8
            if (count == number_processing_edges_CAM_delay[cam_id]) {
 8004b18:	4a72      	ldr	r2, [pc, #456]	; (8004ce4 <CAM_delay+0x44c>)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	f000 80d5 	beq.w	8004cd2 <CAM_delay+0x43a>
                break;
            }

            if (shift_counter_CAM_delay[cam_id][i] != 0) {
 8004b28:	496f      	ldr	r1, [pc, #444]	; (8004ce8 <CAM_delay+0x450>)
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	4413      	add	r3, r2
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b36:	4413      	add	r3, r2
 8004b38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 80bc 	beq.w	8004cba <CAM_delay+0x422>
                if (angle_to_edge_CAM_delay[cam_id][i] + ((double)(shift_counter_CAM_delay[cam_id][i] - 1) + ((double)(TIM_Soft_GetCounter() + timer_overflow_CRK * (unsigned long)(TIM2->ARR))) / former_teeth_time) * revolution_CRK >= (delay_angle_CAM_delay * delay_factor_CAM_delay))  // Aurait t plus propre avec un getAutoreload
 8004b42:	496a      	ldr	r1, [pc, #424]	; (8004cec <CAM_delay+0x454>)
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	4613      	mov	r3, r2
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	4413      	add	r3, r2
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b50:	4413      	add	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	440b      	add	r3, r1
 8004b56:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004b5a:	4963      	ldr	r1, [pc, #396]	; (8004ce8 <CAM_delay+0x450>)
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	4413      	add	r3, r2
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b68:	4413      	add	r3, r2
 8004b6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7fb fc37 	bl	80003e4 <__aeabi_ui2d>
 8004b76:	4680      	mov	r8, r0
 8004b78:	4689      	mov	r9, r1
 8004b7a:	f002 fdab 	bl	80076d4 <TIM_Soft_GetCounter>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4619      	mov	r1, r3
 8004b82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b88:	4a59      	ldr	r2, [pc, #356]	; (8004cf0 <CAM_delay+0x458>)
 8004b8a:	6812      	ldr	r2, [r2, #0]
 8004b8c:	fb02 f303 	mul.w	r3, r2, r3
 8004b90:	440b      	add	r3, r1
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7fb fc26 	bl	80003e4 <__aeabi_ui2d>
 8004b98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b9c:	f7fb fdc6 	bl	800072c <__aeabi_ddiv>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	f7fb fae0 	bl	800016c <__adddf3>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	4b4f      	ldr	r3, [pc, #316]	; (8004cf4 <CAM_delay+0x45c>)
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	f7fb fc8d 	bl	80004d8 <__aeabi_dmul>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	f7fb fad1 	bl	800016c <__adddf3>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	460b      	mov	r3, r1
 8004bce:	4614      	mov	r4, r2
 8004bd0:	461d      	mov	r5, r3
 8004bd2:	4b49      	ldr	r3, [pc, #292]	; (8004cf8 <CAM_delay+0x460>)
 8004bd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bd8:	4b48      	ldr	r3, [pc, #288]	; (8004cfc <CAM_delay+0x464>)
 8004bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bde:	f7fb fc7b 	bl	80004d8 <__aeabi_dmul>
 8004be2:	4602      	mov	r2, r0
 8004be4:	460b      	mov	r3, r1
 8004be6:	4620      	mov	r0, r4
 8004be8:	4629      	mov	r1, r5
 8004bea:	f7fb fefb 	bl	80009e4 <__aeabi_dcmpge>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d05f      	beq.n	8004cb4 <CAM_delay+0x41c>
                {
                    shift_counter_CAM_delay[cam_id][i] = 0;
 8004bf4:	493c      	ldr	r1, [pc, #240]	; (8004ce8 <CAM_delay+0x450>)
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	4413      	add	r3, r2
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c02:	4413      	add	r3, r2
 8004c04:	2200      	movs	r2, #0
 8004c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    angle_to_edge_CAM_delay[cam_id][i] = 0;
 8004c0a:	4938      	ldr	r1, [pc, #224]	; (8004cec <CAM_delay+0x454>)
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	4413      	add	r3, r2
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c18:	4413      	add	r3, r2
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	4419      	add	r1, r3
 8004c1e:	f04f 0200 	mov.w	r2, #0
 8004c22:	f04f 0300 	mov.w	r3, #0
 8004c26:	e9c1 2300 	strd	r2, r3, [r1]
                    number_processing_edges_CAM_delay[cam_id]--;
 8004c2a:	4a2e      	ldr	r2, [pc, #184]	; (8004ce4 <CAM_delay+0x44c>)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c32:	1e5a      	subs	r2, r3, #1
 8004c34:	492b      	ldr	r1, [pc, #172]	; (8004ce4 <CAM_delay+0x44c>)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    if (cam_id == 0) {
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d114      	bne.n	8004c6c <CAM_delay+0x3d4>
                        if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8004c42:	210b      	movs	r1, #11
 8004c44:	482e      	ldr	r0, [pc, #184]	; (8004d00 <CAM_delay+0x468>)
 8004c46:	f7fd fd19 	bl	800267c <HAL_GPIO_ReadPin>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d106      	bne.n	8004c5e <CAM_delay+0x3c6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8004c50:	2200      	movs	r2, #0
 8004c52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c56:	482a      	ldr	r0, [pc, #168]	; (8004d00 <CAM_delay+0x468>)
 8004c58:	f7fd fd27 	bl	80026aa <HAL_GPIO_WritePin>
 8004c5c:	e01b      	b.n	8004c96 <CAM_delay+0x3fe>
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c64:	4826      	ldr	r0, [pc, #152]	; (8004d00 <CAM_delay+0x468>)
 8004c66:	f7fd fd20 	bl	80026aa <HAL_GPIO_WritePin>
 8004c6a:	e014      	b.n	8004c96 <CAM_delay+0x3fe>
                        };
                    } else if (cam_id == 1) {
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d111      	bne.n	8004c96 <CAM_delay+0x3fe>
                        if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 8004c72:	2106      	movs	r1, #6
 8004c74:	4822      	ldr	r0, [pc, #136]	; (8004d00 <CAM_delay+0x468>)
 8004c76:	f7fd fd01 	bl	800267c <HAL_GPIO_ReadPin>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d105      	bne.n	8004c8c <CAM_delay+0x3f4>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8004c80:	2200      	movs	r2, #0
 8004c82:	2140      	movs	r1, #64	; 0x40
 8004c84:	481e      	ldr	r0, [pc, #120]	; (8004d00 <CAM_delay+0x468>)
 8004c86:	f7fd fd10 	bl	80026aa <HAL_GPIO_WritePin>
 8004c8a:	e004      	b.n	8004c96 <CAM_delay+0x3fe>
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	2140      	movs	r1, #64	; 0x40
 8004c90:	481b      	ldr	r0, [pc, #108]	; (8004d00 <CAM_delay+0x468>)
 8004c92:	f7fd fd0a 	bl	80026aa <HAL_GPIO_WritePin>
                        };
                    }

                    if (active_CAM_edges[cam_id] == 'r' || active_CAM_edges[cam_id] == 'f') {
 8004c96:	4a1b      	ldr	r2, [pc, #108]	; (8004d04 <CAM_delay+0x46c>)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	2b72      	cmp	r3, #114	; 0x72
 8004ca0:	d005      	beq.n	8004cae <CAM_delay+0x416>
 8004ca2:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <CAM_delay+0x46c>)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b66      	cmp	r3, #102	; 0x66
 8004cac:	d113      	bne.n	8004cd6 <CAM_delay+0x43e>
                        TIM_Soft_Start();
 8004cae:	f002 fca3 	bl	80075f8 <TIM_Soft_Start>
                    }

                    break;
 8004cb2:	e010      	b.n	8004cd6 <CAM_delay+0x43e>
                }

                count++;
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	623b      	str	r3, [r7, #32]
        for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8004cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8004cc0:	4b11      	ldr	r3, [pc, #68]	; (8004d08 <CAM_delay+0x470>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	f6ff af26 	blt.w	8004b18 <CAM_delay+0x280>
            }
        }
    }
}
 8004ccc:	e004      	b.n	8004cd8 <CAM_delay+0x440>
    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 8004cce:	bf00      	nop
 8004cd0:	e002      	b.n	8004cd8 <CAM_delay+0x440>
                break;
 8004cd2:	bf00      	nop
 8004cd4:	e000      	b.n	8004cd8 <CAM_delay+0x440>
                    break;
 8004cd6:	bf00      	nop
}
 8004cd8:	bf00      	nop
 8004cda:	3728      	adds	r7, #40	; 0x28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004ce2:	bf00      	nop
 8004ce4:	20000698 	.word	0x20000698
 8004ce8:	200006a0 	.word	0x200006a0
 8004cec:	200006d0 	.word	0x200006d0
 8004cf0:	2000026c 	.word	0x2000026c
 8004cf4:	20000298 	.word	0x20000298
 8004cf8:	20000730 	.word	0x20000730
 8004cfc:	20000018 	.word	0x20000018
 8004d00:	40010800 	.word	0x40010800
 8004d04:	200005d8 	.word	0x200005d8
 8004d08:	0800b4f8 	.word	0x0800b4f8

08004d0c <CAM_delay_counter>:

//## CAM_delay_counter: CAM_TOOTH_OFF / CAM_REF_CRK / CAM_SYN / CAM_SYN_CRK
void CAM_delay_counter(int cam_id) {
 8004d0c:	b590      	push	{r4, r7, lr}
 8004d0e:	b089      	sub	sp, #36	; 0x24
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
    if ((failure_identify == '9') && CRK_signal == false) {
 8004d14:	4ba4      	ldr	r3, [pc, #656]	; (8004fa8 <CAM_delay_counter+0x29c>)
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	2b39      	cmp	r3, #57	; 0x39
 8004d1a:	f040 8140 	bne.w	8004f9e <CAM_delay_counter+0x292>
 8004d1e:	4ba3      	ldr	r3, [pc, #652]	; (8004fac <CAM_delay_counter+0x2a0>)
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	f083 0301 	eor.w	r3, r3, #1
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 8138 	beq.w	8004f9e <CAM_delay_counter+0x292>
        interrupt_check_CAM_delay[cam_id] = true;
 8004d2e:	4aa0      	ldr	r2, [pc, #640]	; (8004fb0 <CAM_delay_counter+0x2a4>)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4413      	add	r3, r2
 8004d34:	2201      	movs	r2, #1
 8004d36:	701a      	strb	r2, [r3, #0]

        if (timer_active_CAM_delay[cam_id] == true) {
 8004d38:	4a9e      	ldr	r2, [pc, #632]	; (8004fb4 <CAM_delay_counter+0x2a8>)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f000 80cb 	beq.w	8004edc <CAM_delay_counter+0x1d0>
            int i = 0;
 8004d46:	2300      	movs	r3, #0
 8004d48:	61fb      	str	r3, [r7, #28]
            int count = 0;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	61bb      	str	r3, [r7, #24]

            if (number_processing_edges_CAM_delay[cam_id] != 0) {
 8004d4e:	4a9a      	ldr	r2, [pc, #616]	; (8004fb8 <CAM_delay_counter+0x2ac>)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d056      	beq.n	8004e08 <CAM_delay_counter+0xfc>
                for (i = 0; i < edges_beetween_shift_CAM_delay; i++)  // edges_beetween_shift_CAM_delay = 6
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	61fb      	str	r3, [r7, #28]
 8004d5e:	e04c      	b.n	8004dfa <CAM_delay_counter+0xee>
                {
                    if (count == number_processing_edges_CAM_delay[cam_id]) {
 8004d60:	4a95      	ldr	r2, [pc, #596]	; (8004fb8 <CAM_delay_counter+0x2ac>)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d04b      	beq.n	8004e06 <CAM_delay_counter+0xfa>
                        break;
                    }

                    if (shift_counter_CAM_delay[cam_id][i] != 0) {
 8004d6e:	4993      	ldr	r1, [pc, #588]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	4613      	mov	r3, r2
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	4413      	add	r3, r2
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	4413      	add	r3, r2
 8004d7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d036      	beq.n	8004df4 <CAM_delay_counter+0xe8>
                        if (teeth_count_CRK == number_teeth_between_gaps) {
 8004d86:	4b8e      	ldr	r3, [pc, #568]	; (8004fc0 <CAM_delay_counter+0x2b4>)
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	4b8e      	ldr	r3, [pc, #568]	; (8004fc4 <CAM_delay_counter+0x2b8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d118      	bne.n	8004dc4 <CAM_delay_counter+0xb8>
                            shift_counter_CAM_delay[cam_id][i] =
                                shift_counter_CAM_delay[cam_id][i] + number_miss_teeth + 1;
 8004d92:	498a      	ldr	r1, [pc, #552]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	4613      	mov	r3, r2
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	4413      	add	r3, r2
 8004d9c:	005b      	lsls	r3, r3, #1
 8004d9e:	69fa      	ldr	r2, [r7, #28]
 8004da0:	4413      	add	r3, r2
 8004da2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004da6:	4a88      	ldr	r2, [pc, #544]	; (8004fc8 <CAM_delay_counter+0x2bc>)
 8004da8:	6812      	ldr	r2, [r2, #0]
 8004daa:	4413      	add	r3, r2
 8004dac:	1c59      	adds	r1, r3, #1
                            shift_counter_CAM_delay[cam_id][i] =
 8004dae:	4883      	ldr	r0, [pc, #524]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	4613      	mov	r3, r2
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	4413      	add	r3, r2
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	69fa      	ldr	r2, [r7, #28]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8004dc2:	e014      	b.n	8004dee <CAM_delay_counter+0xe2>
                        } else {
                            shift_counter_CAM_delay[cam_id][i]++;
 8004dc4:	497d      	ldr	r1, [pc, #500]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	4413      	add	r3, r2
 8004dce:	005b      	lsls	r3, r3, #1
 8004dd0:	69fa      	ldr	r2, [r7, #28]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004dd8:	1c59      	adds	r1, r3, #1
 8004dda:	4878      	ldr	r0, [pc, #480]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	4613      	mov	r3, r2
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	4413      	add	r3, r2
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	69fa      	ldr	r2, [r7, #28]
 8004de8:	4413      	add	r3, r2
 8004dea:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                        }

                        count++;
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	3301      	adds	r3, #1
 8004df2:	61bb      	str	r3, [r7, #24]
                for (i = 0; i < edges_beetween_shift_CAM_delay; i++)  // edges_beetween_shift_CAM_delay = 6
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	3301      	adds	r3, #1
 8004df8:	61fb      	str	r3, [r7, #28]
 8004dfa:	4b74      	ldr	r3, [pc, #464]	; (8004fcc <CAM_delay_counter+0x2c0>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69fa      	ldr	r2, [r7, #28]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	dbad      	blt.n	8004d60 <CAM_delay_counter+0x54>
 8004e04:	e000      	b.n	8004e08 <CAM_delay_counter+0xfc>
                        break;
 8004e06:	bf00      	nop
                    }
                }
            }

            i = 0;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61fb      	str	r3, [r7, #28]

            double former_teeth_time;
            former_teeth_time = former_teeth_time_calculation_output(
 8004e0c:	4b70      	ldr	r3, [pc, #448]	; (8004fd0 <CAM_delay_counter+0x2c4>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4618      	mov	r0, r3
 8004e12:	4b6b      	ldr	r3, [pc, #428]	; (8004fc0 <CAM_delay_counter+0x2b4>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a6c      	ldr	r2, [pc, #432]	; (8004fc8 <CAM_delay_counter+0x2bc>)
 8004e18:	6812      	ldr	r2, [r2, #0]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	f000 feb2 	bl	8005b84 <former_teeth_time_calculation_output>
 8004e20:	e9c7 0102 	strd	r0, r1, [r7, #8]
                T_TOOTH_RAW, teeth_count_CRK, number_miss_teeth);

            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8004e24:	2300      	movs	r3, #0
 8004e26:	61fb      	str	r3, [r7, #28]
 8004e28:	e052      	b.n	8004ed0 <CAM_delay_counter+0x1c4>
                if (shift_counter_CAM_delay[cam_id][i] == 0) {
 8004e2a:	4964      	ldr	r1, [pc, #400]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	4413      	add	r3, r2
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	69fa      	ldr	r2, [r7, #28]
 8004e38:	4413      	add	r3, r2
 8004e3a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d143      	bne.n	8004eca <CAM_delay_counter+0x1be>
                    shift_counter_CAM_delay[cam_id][i] = 1;
 8004e42:	495e      	ldr	r1, [pc, #376]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	4613      	mov	r3, r2
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	4413      	add	r3, r2
 8004e4c:	005b      	lsls	r3, r3, #1
 8004e4e:	69fa      	ldr	r2, [r7, #28]
 8004e50:	4413      	add	r3, r2
 8004e52:	2201      	movs	r2, #1
 8004e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    angle_to_edge_CAM_delay[cam_id][i] =
                        ((double)(__HAL_TIM_GET_COUNTER(&htim1)) / former_teeth_time) * revolution_CRK;
 8004e58:	4b5e      	ldr	r3, [pc, #376]	; (8004fd4 <CAM_delay_counter+0x2c8>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7fb fac0 	bl	80003e4 <__aeabi_ui2d>
 8004e64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e68:	f7fb fc60 	bl	800072c <__aeabi_ddiv>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4610      	mov	r0, r2
 8004e72:	4619      	mov	r1, r3
 8004e74:	4b58      	ldr	r3, [pc, #352]	; (8004fd8 <CAM_delay_counter+0x2cc>)
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	f7fb fb2d 	bl	80004d8 <__aeabi_dmul>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	4610      	mov	r0, r2
 8004e84:	4619      	mov	r1, r3
                    angle_to_edge_CAM_delay[cam_id][i] =
 8004e86:	4c55      	ldr	r4, [pc, #340]	; (8004fdc <CAM_delay_counter+0x2d0>)
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	4413      	add	r3, r2
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	69fa      	ldr	r2, [r7, #28]
 8004e94:	4413      	add	r3, r2
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	4423      	add	r3, r4
 8004e9a:	e9c3 0100 	strd	r0, r1, [r3]
                    HAL_TIM_Base_Stop(&htim1);
 8004e9e:	484d      	ldr	r0, [pc, #308]	; (8004fd4 <CAM_delay_counter+0x2c8>)
 8004ea0:	f7fe f8e8 	bl	8003074 <HAL_TIM_Base_Stop>
                    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8004ea4:	4b4b      	ldr	r3, [pc, #300]	; (8004fd4 <CAM_delay_counter+0x2c8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	625a      	str	r2, [r3, #36]	; 0x24
                    timer_active_CAM_delay[cam_id] = false;
 8004eac:	4a41      	ldr	r2, [pc, #260]	; (8004fb4 <CAM_delay_counter+0x2a8>)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	701a      	strb	r2, [r3, #0]
                    number_processing_edges_CAM_delay[cam_id]++;
 8004eb6:	4a40      	ldr	r2, [pc, #256]	; (8004fb8 <CAM_delay_counter+0x2ac>)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ebe:	1c5a      	adds	r2, r3, #1
 8004ec0:	493d      	ldr	r1, [pc, #244]	; (8004fb8 <CAM_delay_counter+0x2ac>)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    break;
 8004ec8:	e069      	b.n	8004f9e <CAM_delay_counter+0x292>
            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	61fb      	str	r3, [r7, #28]
 8004ed0:	4b3e      	ldr	r3, [pc, #248]	; (8004fcc <CAM_delay_counter+0x2c0>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	69fa      	ldr	r2, [r7, #28]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	dba7      	blt.n	8004e2a <CAM_delay_counter+0x11e>
                    count++;
                }
            }
        }
    }
}
 8004eda:	e060      	b.n	8004f9e <CAM_delay_counter+0x292>
        } else if (number_processing_edges_CAM_delay[cam_id] != 0) {
 8004edc:	4a36      	ldr	r2, [pc, #216]	; (8004fb8 <CAM_delay_counter+0x2ac>)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d05a      	beq.n	8004f9e <CAM_delay_counter+0x292>
            int count = 0;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
            int i = 0;
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]
            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	613b      	str	r3, [r7, #16]
 8004ef4:	e04c      	b.n	8004f90 <CAM_delay_counter+0x284>
                if (count == number_processing_edges_CAM_delay[cam_id]) {
 8004ef6:	4a30      	ldr	r2, [pc, #192]	; (8004fb8 <CAM_delay_counter+0x2ac>)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d04b      	beq.n	8004f9c <CAM_delay_counter+0x290>
                if (shift_counter_CAM_delay[cam_id][i] != 0) {
 8004f04:	492d      	ldr	r1, [pc, #180]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	4413      	add	r3, r2
 8004f0e:	005b      	lsls	r3, r3, #1
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	4413      	add	r3, r2
 8004f14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d036      	beq.n	8004f8a <CAM_delay_counter+0x27e>
                    if (teeth_count_CRK == number_teeth_between_gaps) {
 8004f1c:	4b28      	ldr	r3, [pc, #160]	; (8004fc0 <CAM_delay_counter+0x2b4>)
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	4b28      	ldr	r3, [pc, #160]	; (8004fc4 <CAM_delay_counter+0x2b8>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d118      	bne.n	8004f5a <CAM_delay_counter+0x24e>
                            shift_counter_CAM_delay[cam_id][i] + number_miss_teeth + 1;
 8004f28:	4924      	ldr	r1, [pc, #144]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	4413      	add	r3, r2
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4413      	add	r3, r2
 8004f38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f3c:	4a22      	ldr	r2, [pc, #136]	; (8004fc8 <CAM_delay_counter+0x2bc>)
 8004f3e:	6812      	ldr	r2, [r2, #0]
 8004f40:	4413      	add	r3, r2
 8004f42:	1c59      	adds	r1, r3, #1
                        shift_counter_CAM_delay[cam_id][i] =
 8004f44:	481d      	ldr	r0, [pc, #116]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	4413      	add	r3, r2
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4413      	add	r3, r2
 8004f54:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8004f58:	e014      	b.n	8004f84 <CAM_delay_counter+0x278>
                        shift_counter_CAM_delay[cam_id][i]++;
 8004f5a:	4918      	ldr	r1, [pc, #96]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	4413      	add	r3, r2
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f6e:	1c59      	adds	r1, r3, #1
 8004f70:	4812      	ldr	r0, [pc, #72]	; (8004fbc <CAM_delay_counter+0x2b0>)
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	4613      	mov	r3, r2
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	4413      	add	r3, r2
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                    count++;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	3301      	adds	r3, #1
 8004f88:	617b      	str	r3, [r7, #20]
            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	4b0e      	ldr	r3, [pc, #56]	; (8004fcc <CAM_delay_counter+0x2c0>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	dbad      	blt.n	8004ef6 <CAM_delay_counter+0x1ea>
}
 8004f9a:	e000      	b.n	8004f9e <CAM_delay_counter+0x292>
                    break;
 8004f9c:	bf00      	nop
}
 8004f9e:	bf00      	nop
 8004fa0:	3724      	adds	r7, #36	; 0x24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd90      	pop	{r4, r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	2000000c 	.word	0x2000000c
 8004fac:	200002a3 	.word	0x200002a3
 8004fb0:	2000073c 	.word	0x2000073c
 8004fb4:	20000738 	.word	0x20000738
 8004fb8:	20000698 	.word	0x20000698
 8004fbc:	200006a0 	.word	0x200006a0
 8004fc0:	20000270 	.word	0x20000270
 8004fc4:	20000280 	.word	0x20000280
 8004fc8:	20000230 	.word	0x20000230
 8004fcc:	0800b4f8 	.word	0x0800b4f8
 8004fd0:	20000264 	.word	0x20000264
 8004fd4:	2000098c 	.word	0x2000098c
 8004fd8:	20000298 	.word	0x20000298
 8004fdc:	200006d0 	.word	0x200006d0

08004fe0 <CAM_delay_reset>:

//## CAM_delay reset
void CAM_delay_reset(void) {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
    failure_active = false;
 8004fe6:	4b2e      	ldr	r3, [pc, #184]	; (80050a0 <CAM_delay_reset+0xc0>)
 8004fe8:	2200      	movs	r2, #0
 8004fea:	701a      	strb	r2, [r3, #0]
    failure_set = false;
 8004fec:	4b2d      	ldr	r3, [pc, #180]	; (80050a4 <CAM_delay_reset+0xc4>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop(&htim1);  // disable tim1
 8004ff2:	482d      	ldr	r0, [pc, #180]	; (80050a8 <CAM_delay_reset+0xc8>)
 8004ff4:	f7fe f83e 	bl	8003074 <HAL_TIM_Base_Stop>
    __HAL_TIM_SET_COUNTER(&htim1, 0);          // clear tim1 counter
 8004ff8:	4b2b      	ldr	r3, [pc, #172]	; (80050a8 <CAM_delay_reset+0xc8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	625a      	str	r2, [r3, #36]	; 0x24
    TIM_Soft_Stop();
 8005000:	f002 fb10 	bl	8007624 <TIM_Soft_Stop>
    TIM_Soft_Reset();
 8005004:	f002 fb4c 	bl	80076a0 <TIM_Soft_Reset>

    number_processing_edges_CAM_delay[0] = 0;
 8005008:	4b28      	ldr	r3, [pc, #160]	; (80050ac <CAM_delay_reset+0xcc>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
    number_processing_edges_CAM_delay[1] = 0;
 800500e:	4b27      	ldr	r3, [pc, #156]	; (80050ac <CAM_delay_reset+0xcc>)
 8005010:	2200      	movs	r2, #0
 8005012:	605a      	str	r2, [r3, #4]
    timer_active_CAM_delay[0] = false;
 8005014:	4b26      	ldr	r3, [pc, #152]	; (80050b0 <CAM_delay_reset+0xd0>)
 8005016:	2200      	movs	r2, #0
 8005018:	701a      	strb	r2, [r3, #0]
    timer_active_CAM_delay[1] = false;
 800501a:	4b25      	ldr	r3, [pc, #148]	; (80050b0 <CAM_delay_reset+0xd0>)
 800501c:	2200      	movs	r2, #0
 800501e:	705a      	strb	r2, [r3, #1]
    delay_counter_CAM_REF_CRK = 0;
 8005020:	4b24      	ldr	r3, [pc, #144]	; (80050b4 <CAM_delay_reset+0xd4>)
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]

    int i;

    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005026:	2300      	movs	r3, #0
 8005028:	607b      	str	r3, [r7, #4]
 800502a:	e00d      	b.n	8005048 <CAM_delay_reset+0x68>
        shift_counter_CAM_delay[0][i] = 0;
 800502c:	4a22      	ldr	r2, [pc, #136]	; (80050b8 <CAM_delay_reset+0xd8>)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2100      	movs	r1, #0
 8005032:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        shift_counter_CAM_delay[1][i] = 0;
 8005036:	4a20      	ldr	r2, [pc, #128]	; (80050b8 <CAM_delay_reset+0xd8>)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	3306      	adds	r3, #6
 800503c:	2100      	movs	r1, #0
 800503e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	3301      	adds	r3, #1
 8005046:	607b      	str	r3, [r7, #4]
 8005048:	4b1c      	ldr	r3, [pc, #112]	; (80050bc <CAM_delay_reset+0xdc>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	429a      	cmp	r2, r3
 8005050:	dbec      	blt.n	800502c <CAM_delay_reset+0x4c>
    }

    i = 0;
 8005052:	2300      	movs	r3, #0
 8005054:	607b      	str	r3, [r7, #4]

    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005056:	2300      	movs	r3, #0
 8005058:	607b      	str	r3, [r7, #4]
 800505a:	e017      	b.n	800508c <CAM_delay_reset+0xac>
        angle_to_edge_CAM_delay[0][i] = 0;
 800505c:	4a18      	ldr	r2, [pc, #96]	; (80050c0 <CAM_delay_reset+0xe0>)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	00db      	lsls	r3, r3, #3
 8005062:	18d1      	adds	r1, r2, r3
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	e9c1 2300 	strd	r2, r3, [r1]
        angle_to_edge_CAM_delay[1][i] = 0;
 8005070:	4a13      	ldr	r2, [pc, #76]	; (80050c0 <CAM_delay_reset+0xe0>)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	3306      	adds	r3, #6
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	18d1      	adds	r1, r2, r3
 800507a:	f04f 0200 	mov.w	r2, #0
 800507e:	f04f 0300 	mov.w	r3, #0
 8005082:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	3301      	adds	r3, #1
 800508a:	607b      	str	r3, [r7, #4]
 800508c:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <CAM_delay_reset+0xdc>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	429a      	cmp	r2, r3
 8005094:	dbe2      	blt.n	800505c <CAM_delay_reset+0x7c>
    }
}
 8005096:	bf00      	nop
 8005098:	bf00      	nop
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	2000066c 	.word	0x2000066c
 80050a4:	2000066e 	.word	0x2000066e
 80050a8:	2000098c 	.word	0x2000098c
 80050ac:	20000698 	.word	0x20000698
 80050b0:	20000738 	.word	0x20000738
 80050b4:	20000740 	.word	0x20000740
 80050b8:	200006a0 	.word	0x200006a0
 80050bc:	0800b4f8 	.word	0x0800b4f8
 80050c0:	200006d0 	.word	0x200006d0

080050c4 <output_CRK_TOOTH_OFF>:

//##Output_CRK_TOOTH_OFF
void output_CRK_TOOTH_OFF(void) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
    number_teeth_between_tooth_off = number_teeth_between_gaps / number_tooth_off;
 80050c8:	4b4b      	ldr	r3, [pc, #300]	; (80051f8 <output_CRK_TOOTH_OFF+0x134>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	4b4b      	ldr	r3, [pc, #300]	; (80051fc <output_CRK_TOOTH_OFF+0x138>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d4:	4a4a      	ldr	r2, [pc, #296]	; (8005200 <output_CRK_TOOTH_OFF+0x13c>)
 80050d6:	6013      	str	r3, [r2, #0]

    // only count a tooth when CRK rising edge
    if (CRK_signal == true) {
 80050d8:	4b4a      	ldr	r3, [pc, #296]	; (8005204 <output_CRK_TOOTH_OFF+0x140>)
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d025      	beq.n	800512c <output_CRK_TOOTH_OFF+0x68>
        if (teeth_count_CRK != number_teeth_between_gaps) {
 80050e0:	4b49      	ldr	r3, [pc, #292]	; (8005208 <output_CRK_TOOTH_OFF+0x144>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	4b44      	ldr	r3, [pc, #272]	; (80051f8 <output_CRK_TOOTH_OFF+0x134>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d005      	beq.n	80050f8 <output_CRK_TOOTH_OFF+0x34>
            teeth_counter_CRK_TOOTH_OFF = teeth_count_CRK + 1;
 80050ec:	4b46      	ldr	r3, [pc, #280]	; (8005208 <output_CRK_TOOTH_OFF+0x144>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3301      	adds	r3, #1
 80050f2:	4a46      	ldr	r2, [pc, #280]	; (800520c <output_CRK_TOOTH_OFF+0x148>)
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	e019      	b.n	800512c <output_CRK_TOOTH_OFF+0x68>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {
 80050f8:	4b43      	ldr	r3, [pc, #268]	; (8005208 <output_CRK_TOOTH_OFF+0x144>)
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	4b3e      	ldr	r3, [pc, #248]	; (80051f8 <output_CRK_TOOTH_OFF+0x134>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	429a      	cmp	r2, r3
 8005102:	d113      	bne.n	800512c <output_CRK_TOOTH_OFF+0x68>
            teeth_counter_CRK_TOOTH_OFF = 1;
 8005104:	4b41      	ldr	r3, [pc, #260]	; (800520c <output_CRK_TOOTH_OFF+0x148>)
 8005106:	2201      	movs	r2, #1
 8005108:	601a      	str	r2, [r3, #0]
            counter_gap_left_CRK_TOOTH_OFF++;
 800510a:	4b41      	ldr	r3, [pc, #260]	; (8005210 <output_CRK_TOOTH_OFF+0x14c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3301      	adds	r3, #1
 8005110:	4a3f      	ldr	r2, [pc, #252]	; (8005210 <output_CRK_TOOTH_OFF+0x14c>)
 8005112:	6013      	str	r3, [r2, #0]
            counter_tooth_off = 0;  // reset at every gap
 8005114:	4b3f      	ldr	r3, [pc, #252]	; (8005214 <output_CRK_TOOTH_OFF+0x150>)
 8005116:	2200      	movs	r2, #0
 8005118:	601a      	str	r2, [r3, #0]

            if (counter_gap_left_CRK_TOOTH_OFF == number_gap) {  // if we made a full rotation
 800511a:	4b3d      	ldr	r3, [pc, #244]	; (8005210 <output_CRK_TOOTH_OFF+0x14c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a3e      	ldr	r2, [pc, #248]	; (8005218 <output_CRK_TOOTH_OFF+0x154>)
 8005120:	6812      	ldr	r2, [r2, #0]
 8005122:	4293      	cmp	r3, r2
 8005124:	d102      	bne.n	800512c <output_CRK_TOOTH_OFF+0x68>
                counter_gap_left_CRK_TOOTH_OFF = 0;
 8005126:	4b3a      	ldr	r3, [pc, #232]	; (8005210 <output_CRK_TOOTH_OFF+0x14c>)
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]
            }
        }
    }

    if (failure_active == true) {
 800512c:	4b3b      	ldr	r3, [pc, #236]	; (800521c <output_CRK_TOOTH_OFF+0x158>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01f      	beq.n	8005174 <output_CRK_TOOTH_OFF+0xb0>
        if (CRK_signal == false) {  // if failure active and the Crk is set to 0 set Crk output at 1 to miss a tooth
 8005134:	4b33      	ldr	r3, [pc, #204]	; (8005204 <output_CRK_TOOTH_OFF+0x140>)
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	f083 0301 	eor.w	r3, r3, #1
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d008      	beq.n	8005154 <output_CRK_TOOTH_OFF+0x90>
            failure_passed = true;
 8005142:	4b37      	ldr	r3, [pc, #220]	; (8005220 <output_CRK_TOOTH_OFF+0x15c>)
 8005144:	2201      	movs	r2, #1
 8005146:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8005148:	2201      	movs	r2, #1
 800514a:	2110      	movs	r1, #16
 800514c:	4835      	ldr	r0, [pc, #212]	; (8005224 <output_CRK_TOOTH_OFF+0x160>)
 800514e:	f7fd faac 	bl	80026aa <HAL_GPIO_WritePin>
            }

        } else {
        }
    }
}
 8005152:	e04e      	b.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
        } else if (failure_passed == true) {  // a tooth has been skiped
 8005154:	4b32      	ldr	r3, [pc, #200]	; (8005220 <output_CRK_TOOTH_OFF+0x15c>)
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d04a      	beq.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
            failure_passed = false;
 800515c:	4b30      	ldr	r3, [pc, #192]	; (8005220 <output_CRK_TOOTH_OFF+0x15c>)
 800515e:	2200      	movs	r2, #0
 8005160:	701a      	strb	r2, [r3, #0]
            failure_active = false;
 8005162:	4b2e      	ldr	r3, [pc, #184]	; (800521c <output_CRK_TOOTH_OFF+0x158>)
 8005164:	2200      	movs	r2, #0
 8005166:	701a      	strb	r2, [r3, #0]
            counter_tooth_off++;
 8005168:	4b2a      	ldr	r3, [pc, #168]	; (8005214 <output_CRK_TOOTH_OFF+0x150>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3301      	adds	r3, #1
 800516e:	4a29      	ldr	r2, [pc, #164]	; (8005214 <output_CRK_TOOTH_OFF+0x150>)
 8005170:	6013      	str	r3, [r2, #0]
}
 8005172:	e03e      	b.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
        if (((teeth_counter_CRK_TOOTH_OFF % number_teeth_between_tooth_off) == ((number_teeth_between_tooth_off / 2) + 1)) && (CRK_signal == true)) {  // if we passed a tooth and this tooth is separated by the number_teeth_between_tooth_off
 8005174:	4b25      	ldr	r3, [pc, #148]	; (800520c <output_CRK_TOOTH_OFF+0x148>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a21      	ldr	r2, [pc, #132]	; (8005200 <output_CRK_TOOTH_OFF+0x13c>)
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005180:	fb01 f202 	mul.w	r2, r1, r2
 8005184:	1a9a      	subs	r2, r3, r2
 8005186:	4b1e      	ldr	r3, [pc, #120]	; (8005200 <output_CRK_TOOTH_OFF+0x13c>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	085b      	lsrs	r3, r3, #1
 800518c:	3301      	adds	r3, #1
 800518e:	429a      	cmp	r2, r3
 8005190:	d12f      	bne.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
 8005192:	4b1c      	ldr	r3, [pc, #112]	; (8005204 <output_CRK_TOOTH_OFF+0x140>)
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d02b      	beq.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
            if ((counter_gap_left_CRK_TOOTH_OFF == 0) && (counter_tooth_off < ((number_tooth_off / number_gap) + (number_tooth_off % number_gap)))) {
 800519a:	4b1d      	ldr	r3, [pc, #116]	; (8005210 <output_CRK_TOOTH_OFF+0x14c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d117      	bne.n	80051d2 <output_CRK_TOOTH_OFF+0x10e>
 80051a2:	4b16      	ldr	r3, [pc, #88]	; (80051fc <output_CRK_TOOTH_OFF+0x138>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a1c      	ldr	r2, [pc, #112]	; (8005218 <output_CRK_TOOTH_OFF+0x154>)
 80051a8:	6812      	ldr	r2, [r2, #0]
 80051aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80051ae:	4b13      	ldr	r3, [pc, #76]	; (80051fc <output_CRK_TOOTH_OFF+0x138>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a19      	ldr	r2, [pc, #100]	; (8005218 <output_CRK_TOOTH_OFF+0x154>)
 80051b4:	6812      	ldr	r2, [r2, #0]
 80051b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80051ba:	fb00 f202 	mul.w	r2, r0, r2
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	18ca      	adds	r2, r1, r3
 80051c2:	4b14      	ldr	r3, [pc, #80]	; (8005214 <output_CRK_TOOTH_OFF+0x150>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d903      	bls.n	80051d2 <output_CRK_TOOTH_OFF+0x10e>
                failure_active = true;
 80051ca:	4b14      	ldr	r3, [pc, #80]	; (800521c <output_CRK_TOOTH_OFF+0x158>)
 80051cc:	2201      	movs	r2, #1
 80051ce:	701a      	strb	r2, [r3, #0]
}
 80051d0:	e00f      	b.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
            } else if (counter_tooth_off < (number_tooth_off / number_gap)) {
 80051d2:	4b0a      	ldr	r3, [pc, #40]	; (80051fc <output_CRK_TOOTH_OFF+0x138>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a10      	ldr	r2, [pc, #64]	; (8005218 <output_CRK_TOOTH_OFF+0x154>)
 80051d8:	6812      	ldr	r2, [r2, #0]
 80051da:	fbb3 f2f2 	udiv	r2, r3, r2
 80051de:	4b0d      	ldr	r3, [pc, #52]	; (8005214 <output_CRK_TOOTH_OFF+0x150>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d903      	bls.n	80051ee <output_CRK_TOOTH_OFF+0x12a>
                failure_active = true;
 80051e6:	4b0d      	ldr	r3, [pc, #52]	; (800521c <output_CRK_TOOTH_OFF+0x158>)
 80051e8:	2201      	movs	r2, #1
 80051ea:	701a      	strb	r2, [r3, #0]
}
 80051ec:	e001      	b.n	80051f2 <output_CRK_TOOTH_OFF+0x12e>
                output_CRK_no_failure();
 80051ee:	f7fe fe7b 	bl	8003ee8 <output_CRK_no_failure>
}
 80051f2:	bf00      	nop
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	20000280 	.word	0x20000280
 80051fc:	20000744 	.word	0x20000744
 8005200:	20000748 	.word	0x20000748
 8005204:	200002a3 	.word	0x200002a3
 8005208:	20000270 	.word	0x20000270
 800520c:	20000750 	.word	0x20000750
 8005210:	20000754 	.word	0x20000754
 8005214:	2000074c 	.word	0x2000074c
 8005218:	20000234 	.word	0x20000234
 800521c:	2000066c 	.word	0x2000066c
 8005220:	2000066f 	.word	0x2000066f
 8005224:	40010800 	.word	0x40010800

08005228 <CRK_TOOTH_OFF_reset>:

//##CRK_TOOTH_OFF_reset
void CRK_TOOTH_OFF_reset(void) {
 8005228:	b480      	push	{r7}
 800522a:	af00      	add	r7, sp, #0
    failure_active = false;
 800522c:	4b04      	ldr	r3, [pc, #16]	; (8005240 <CRK_TOOTH_OFF_reset+0x18>)
 800522e:	2200      	movs	r2, #0
 8005230:	701a      	strb	r2, [r3, #0]
    number_teeth_between_tooth_off = 0;
 8005232:	4b04      	ldr	r3, [pc, #16]	; (8005244 <CRK_TOOTH_OFF_reset+0x1c>)
 8005234:	2200      	movs	r2, #0
 8005236:	601a      	str	r2, [r3, #0]
}
 8005238:	bf00      	nop
 800523a:	46bd      	mov	sp, r7
 800523c:	bc80      	pop	{r7}
 800523e:	4770      	bx	lr
 8005240:	2000066c 	.word	0x2000066c
 8005244:	20000748 	.word	0x20000748

08005248 <output_CRK_GAP_NOT_DET>:

//##Output_CRK_GAP_NOT_DET
void output_CRK_GAP_NOT_DET(void) {
 8005248:	b598      	push	{r3, r4, r7, lr}
 800524a:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 800524c:	4b38      	ldr	r3, [pc, #224]	; (8005330 <output_CRK_GAP_NOT_DET+0xe8>)
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d014      	beq.n	800527e <output_CRK_GAP_NOT_DET+0x36>
        if (teeth_count_CRK != number_teeth_between_gaps) {
 8005254:	4b37      	ldr	r3, [pc, #220]	; (8005334 <output_CRK_GAP_NOT_DET+0xec>)
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	4b37      	ldr	r3, [pc, #220]	; (8005338 <output_CRK_GAP_NOT_DET+0xf0>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	429a      	cmp	r2, r3
 800525e:	d005      	beq.n	800526c <output_CRK_GAP_NOT_DET+0x24>
            teeth_counter_CRK_GAP_NOT_DET = teeth_count_CRK + 1;
 8005260:	4b34      	ldr	r3, [pc, #208]	; (8005334 <output_CRK_GAP_NOT_DET+0xec>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3301      	adds	r3, #1
 8005266:	4a35      	ldr	r2, [pc, #212]	; (800533c <output_CRK_GAP_NOT_DET+0xf4>)
 8005268:	6013      	str	r3, [r2, #0]
 800526a:	e008      	b.n	800527e <output_CRK_GAP_NOT_DET+0x36>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {
 800526c:	4b31      	ldr	r3, [pc, #196]	; (8005334 <output_CRK_GAP_NOT_DET+0xec>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b31      	ldr	r3, [pc, #196]	; (8005338 <output_CRK_GAP_NOT_DET+0xf0>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d102      	bne.n	800527e <output_CRK_GAP_NOT_DET+0x36>
            teeth_counter_CRK_GAP_NOT_DET = 1;
 8005278:	4b30      	ldr	r3, [pc, #192]	; (800533c <output_CRK_GAP_NOT_DET+0xf4>)
 800527a:	2201      	movs	r2, #1
 800527c:	601a      	str	r2, [r3, #0]
        }
    }

    if (CRK_synch == false) {
 800527e:	4b30      	ldr	r3, [pc, #192]	; (8005340 <output_CRK_GAP_NOT_DET+0xf8>)
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	f083 0301 	eor.w	r3, r3, #1
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	d005      	beq.n	8005298 <output_CRK_GAP_NOT_DET+0x50>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800528c:	2201      	movs	r2, #1
 800528e:	2110      	movs	r1, #16
 8005290:	482c      	ldr	r0, [pc, #176]	; (8005344 <output_CRK_GAP_NOT_DET+0xfc>)
 8005292:	f7fd fa0a 	bl	80026aa <HAL_GPIO_WritePin>

        } else if ((failure_active == true) && (CRK_signal == true)) {
            HAL_TIM_Base_Start(&htim1);
        }
    }
}
 8005296:	e048      	b.n	800532a <output_CRK_GAP_NOT_DET+0xe2>
    } else if (CRK_synch == true) {
 8005298:	4b29      	ldr	r3, [pc, #164]	; (8005340 <output_CRK_GAP_NOT_DET+0xf8>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d044      	beq.n	800532a <output_CRK_GAP_NOT_DET+0xe2>
        output_CRK_no_failure();
 80052a0:	f7fe fe22 	bl	8003ee8 <output_CRK_no_failure>
        if ((teeth_counter_CRK_GAP_NOT_DET == number_teeth_between_gaps) && failure_active == false) {
 80052a4:	4b25      	ldr	r3, [pc, #148]	; (800533c <output_CRK_GAP_NOT_DET+0xf4>)
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	4b23      	ldr	r3, [pc, #140]	; (8005338 <output_CRK_GAP_NOT_DET+0xf0>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d131      	bne.n	8005314 <output_CRK_GAP_NOT_DET+0xcc>
 80052b0:	4b25      	ldr	r3, [pc, #148]	; (8005348 <output_CRK_GAP_NOT_DET+0x100>)
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	f083 0301 	eor.w	r3, r3, #1
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d02a      	beq.n	8005314 <output_CRK_GAP_NOT_DET+0xcc>
            failure_active = true;
 80052be:	4b22      	ldr	r3, [pc, #136]	; (8005348 <output_CRK_GAP_NOT_DET+0x100>)
 80052c0:	2201      	movs	r2, #1
 80052c2:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_AUTORELOAD(&htim1, T_TOOTH_RAW * 1.5); // to be in the midle of the gap
 80052c4:	4b21      	ldr	r3, [pc, #132]	; (800534c <output_CRK_GAP_NOT_DET+0x104>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7fb f88b 	bl	80003e4 <__aeabi_ui2d>
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	4b1f      	ldr	r3, [pc, #124]	; (8005350 <output_CRK_GAP_NOT_DET+0x108>)
 80052d4:	f7fb f900 	bl	80004d8 <__aeabi_dmul>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	491d      	ldr	r1, [pc, #116]	; (8005354 <output_CRK_GAP_NOT_DET+0x10c>)
 80052de:	680c      	ldr	r4, [r1, #0]
 80052e0:	4610      	mov	r0, r2
 80052e2:	4619      	mov	r1, r3
 80052e4:	f7fb fbba 	bl	8000a5c <__aeabi_d2uiz>
 80052e8:	4603      	mov	r3, r0
 80052ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ec:	4b17      	ldr	r3, [pc, #92]	; (800534c <output_CRK_GAP_NOT_DET+0x104>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7fb f877 	bl	80003e4 <__aeabi_ui2d>
 80052f6:	f04f 0200 	mov.w	r2, #0
 80052fa:	4b15      	ldr	r3, [pc, #84]	; (8005350 <output_CRK_GAP_NOT_DET+0x108>)
 80052fc:	f7fb f8ec 	bl	80004d8 <__aeabi_dmul>
 8005300:	4602      	mov	r2, r0
 8005302:	460b      	mov	r3, r1
 8005304:	4610      	mov	r0, r2
 8005306:	4619      	mov	r1, r3
 8005308:	f7fb fba8 	bl	8000a5c <__aeabi_d2uiz>
 800530c:	4603      	mov	r3, r0
 800530e:	4a11      	ldr	r2, [pc, #68]	; (8005354 <output_CRK_GAP_NOT_DET+0x10c>)
 8005310:	60d3      	str	r3, [r2, #12]
}
 8005312:	e00a      	b.n	800532a <output_CRK_GAP_NOT_DET+0xe2>
        } else if ((failure_active == true) && (CRK_signal == true)) {
 8005314:	4b0c      	ldr	r3, [pc, #48]	; (8005348 <output_CRK_GAP_NOT_DET+0x100>)
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d006      	beq.n	800532a <output_CRK_GAP_NOT_DET+0xe2>
 800531c:	4b04      	ldr	r3, [pc, #16]	; (8005330 <output_CRK_GAP_NOT_DET+0xe8>)
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d002      	beq.n	800532a <output_CRK_GAP_NOT_DET+0xe2>
            HAL_TIM_Base_Start(&htim1);
 8005324:	480b      	ldr	r0, [pc, #44]	; (8005354 <output_CRK_GAP_NOT_DET+0x10c>)
 8005326:	f7fd fe5b 	bl	8002fe0 <HAL_TIM_Base_Start>
}
 800532a:	bf00      	nop
 800532c:	bd98      	pop	{r3, r4, r7, pc}
 800532e:	bf00      	nop
 8005330:	200002a3 	.word	0x200002a3
 8005334:	20000270 	.word	0x20000270
 8005338:	20000280 	.word	0x20000280
 800533c:	20000758 	.word	0x20000758
 8005340:	200002a0 	.word	0x200002a0
 8005344:	40010800 	.word	0x40010800
 8005348:	2000066c 	.word	0x2000066c
 800534c:	20000264 	.word	0x20000264
 8005350:	3ff80000 	.word	0x3ff80000
 8005354:	2000098c 	.word	0x2000098c

08005358 <CRK_GAP_NOT_DET_reset>:

//## CRK_GAP_NOT_DET_reset
void CRK_GAP_NOT_DET_reset(void) {
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
    failure_active_CAM_blank_out = false;
 800535c:	4b04      	ldr	r3, [pc, #16]	; (8005370 <CRK_GAP_NOT_DET_reset+0x18>)
 800535e:	2200      	movs	r2, #0
 8005360:	701a      	strb	r2, [r3, #0]
    failure_active = false;
 8005362:	4b04      	ldr	r3, [pc, #16]	; (8005374 <CRK_GAP_NOT_DET_reset+0x1c>)
 8005364:	2200      	movs	r2, #0
 8005366:	701a      	strb	r2, [r3, #0]
}
 8005368:	bf00      	nop
 800536a:	46bd      	mov	sp, r7
 800536c:	bc80      	pop	{r7}
 800536e:	4770      	bx	lr
 8005370:	2000066d 	.word	0x2000066d
 8005374:	2000066c 	.word	0x2000066c

08005378 <output_SEG_ADP_ER_LIM>:

//## Output_SEG_ADP_ER_LIM
void output_SEG_ADP_ER_LIM(void) {
 8005378:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800537c:	b082      	sub	sp, #8
 800537e:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 8005380:	4b8b      	ldr	r3, [pc, #556]	; (80055b0 <output_SEG_ADP_ER_LIM+0x238>)
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d014      	beq.n	80053b2 <output_SEG_ADP_ER_LIM+0x3a>
        if (teeth_count_CRK != number_teeth_between_gaps) {
 8005388:	4b8a      	ldr	r3, [pc, #552]	; (80055b4 <output_SEG_ADP_ER_LIM+0x23c>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b8a      	ldr	r3, [pc, #552]	; (80055b8 <output_SEG_ADP_ER_LIM+0x240>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	429a      	cmp	r2, r3
 8005392:	d005      	beq.n	80053a0 <output_SEG_ADP_ER_LIM+0x28>
            teeth_counter_SEG_ADP_ER_LIM = teeth_count_CRK + 1;
 8005394:	4b87      	ldr	r3, [pc, #540]	; (80055b4 <output_SEG_ADP_ER_LIM+0x23c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	3301      	adds	r3, #1
 800539a:	4a88      	ldr	r2, [pc, #544]	; (80055bc <output_SEG_ADP_ER_LIM+0x244>)
 800539c:	6013      	str	r3, [r2, #0]
 800539e:	e008      	b.n	80053b2 <output_SEG_ADP_ER_LIM+0x3a>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {
 80053a0:	4b84      	ldr	r3, [pc, #528]	; (80055b4 <output_SEG_ADP_ER_LIM+0x23c>)
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	4b84      	ldr	r3, [pc, #528]	; (80055b8 <output_SEG_ADP_ER_LIM+0x240>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d102      	bne.n	80053b2 <output_SEG_ADP_ER_LIM+0x3a>
            teeth_counter_SEG_ADP_ER_LIM = 1;
 80053ac:	4b83      	ldr	r3, [pc, #524]	; (80055bc <output_SEG_ADP_ER_LIM+0x244>)
 80053ae:	2201      	movs	r2, #1
 80053b0:	601a      	str	r2, [r3, #0]
        }
    }

    if ((failure_active == true) && (CRK_signal == false)) {  // on the falling edge of the CRK start the delay timer
 80053b2:	4b83      	ldr	r3, [pc, #524]	; (80055c0 <output_SEG_ADP_ER_LIM+0x248>)
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00f      	beq.n	80053da <output_SEG_ADP_ER_LIM+0x62>
 80053ba:	4b7d      	ldr	r3, [pc, #500]	; (80055b0 <output_SEG_ADP_ER_LIM+0x238>)
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	f083 0301 	eor.w	r3, r3, #1
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d008      	beq.n	80053da <output_SEG_ADP_ER_LIM+0x62>
        HAL_TIM_Base_Start(&htim4);
 80053c8:	487e      	ldr	r0, [pc, #504]	; (80055c4 <output_SEG_ADP_ER_LIM+0x24c>)
 80053ca:	f7fd fe09 	bl	8002fe0 <HAL_TIM_Base_Start>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80053ce:	2201      	movs	r2, #1
 80053d0:	2110      	movs	r1, #16
 80053d2:	487d      	ldr	r0, [pc, #500]	; (80055c8 <output_SEG_ADP_ER_LIM+0x250>)
 80053d4:	f7fd f969 	bl	80026aa <HAL_GPIO_WritePin>
 80053d8:	e01b      	b.n	8005412 <output_SEG_ADP_ER_LIM+0x9a>
    } else if ((failure_active == true) && (CRK_signal == true)) {
 80053da:	4b79      	ldr	r3, [pc, #484]	; (80055c0 <output_SEG_ADP_ER_LIM+0x248>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d015      	beq.n	800540e <output_SEG_ADP_ER_LIM+0x96>
 80053e2:	4b73      	ldr	r3, [pc, #460]	; (80055b0 <output_SEG_ADP_ER_LIM+0x238>)
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d011      	beq.n	800540e <output_SEG_ADP_ER_LIM+0x96>
        if (failure_passed == true) {  // if failure on the falling edge of the CRK is already set
 80053ea:	4b78      	ldr	r3, [pc, #480]	; (80055cc <output_SEG_ADP_ER_LIM+0x254>)
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <output_SEG_ADP_ER_LIM+0x8e>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80053f2:	2200      	movs	r2, #0
 80053f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80053f8:	4873      	ldr	r0, [pc, #460]	; (80055c8 <output_SEG_ADP_ER_LIM+0x250>)
 80053fa:	f7fd f956 	bl	80026aa <HAL_GPIO_WritePin>
            HAL_TIM_Base_Start(&htim4);
 80053fe:	4871      	ldr	r0, [pc, #452]	; (80055c4 <output_SEG_ADP_ER_LIM+0x24c>)
 8005400:	f7fd fdee 	bl	8002fe0 <HAL_TIM_Base_Start>
        if (failure_passed == true) {  // if failure on the falling edge of the CRK is already set
 8005404:	e005      	b.n	8005412 <output_SEG_ADP_ER_LIM+0x9a>
        } else {  // if failure on the falling edge of the CRK is still not set, this happens a lot on lower frquency
            failure_waiting = true;
 8005406:	4b72      	ldr	r3, [pc, #456]	; (80055d0 <output_SEG_ADP_ER_LIM+0x258>)
 8005408:	2201      	movs	r2, #1
 800540a:	701a      	strb	r2, [r3, #0]
        if (failure_passed == true) {  // if failure on the falling edge of the CRK is already set
 800540c:	e001      	b.n	8005412 <output_SEG_ADP_ER_LIM+0x9a>
        }
    } else {
        output_CRK_no_failure();
 800540e:	f7fe fd6b 	bl	8003ee8 <output_CRK_no_failure>
    }

    if (teeth_counter_SEG_ADP_ER_LIM == (((720 / (number_segments_CRK * revolution_CRK)) + (first_seg_angle / revolution_CRK) + (int)(tdc_to_gap / revolution_CRK) + 1))) {  // if we are one tooth befor the end of the first segment
 8005412:	4b6a      	ldr	r3, [pc, #424]	; (80055bc <output_SEG_ADP_ER_LIM+0x244>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7fa ffe4 	bl	80003e4 <__aeabi_ui2d>
 800541c:	4604      	mov	r4, r0
 800541e:	460d      	mov	r5, r1
 8005420:	4b6c      	ldr	r3, [pc, #432]	; (80055d4 <output_SEG_ADP_ER_LIM+0x25c>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4618      	mov	r0, r3
 8005426:	f7fa ffdd 	bl	80003e4 <__aeabi_ui2d>
 800542a:	4b6b      	ldr	r3, [pc, #428]	; (80055d8 <output_SEG_ADP_ER_LIM+0x260>)
 800542c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005430:	f7fb f852 	bl	80004d8 <__aeabi_dmul>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	f04f 0000 	mov.w	r0, #0
 800543c:	4967      	ldr	r1, [pc, #412]	; (80055dc <output_SEG_ADP_ER_LIM+0x264>)
 800543e:	f7fb f975 	bl	800072c <__aeabi_ddiv>
 8005442:	4602      	mov	r2, r0
 8005444:	460b      	mov	r3, r1
 8005446:	4690      	mov	r8, r2
 8005448:	4699      	mov	r9, r3
 800544a:	4b65      	ldr	r3, [pc, #404]	; (80055e0 <output_SEG_ADP_ER_LIM+0x268>)
 800544c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005450:	4b61      	ldr	r3, [pc, #388]	; (80055d8 <output_SEG_ADP_ER_LIM+0x260>)
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	f7fb f969 	bl	800072c <__aeabi_ddiv>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	4640      	mov	r0, r8
 8005460:	4649      	mov	r1, r9
 8005462:	f7fa fe83 	bl	800016c <__adddf3>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	4690      	mov	r8, r2
 800546c:	4699      	mov	r9, r3
 800546e:	4b5d      	ldr	r3, [pc, #372]	; (80055e4 <output_SEG_ADP_ER_LIM+0x26c>)
 8005470:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005474:	4b58      	ldr	r3, [pc, #352]	; (80055d8 <output_SEG_ADP_ER_LIM+0x260>)
 8005476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547a:	f7fb f957 	bl	800072c <__aeabi_ddiv>
 800547e:	4602      	mov	r2, r0
 8005480:	460b      	mov	r3, r1
 8005482:	4610      	mov	r0, r2
 8005484:	4619      	mov	r1, r3
 8005486:	f7fb fac1 	bl	8000a0c <__aeabi_d2iz>
 800548a:	4603      	mov	r3, r0
 800548c:	4618      	mov	r0, r3
 800548e:	f7fa ffb9 	bl	8000404 <__aeabi_i2d>
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	4640      	mov	r0, r8
 8005498:	4649      	mov	r1, r9
 800549a:	f7fa fe67 	bl	800016c <__adddf3>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4610      	mov	r0, r2
 80054a4:	4619      	mov	r1, r3
 80054a6:	f04f 0200 	mov.w	r2, #0
 80054aa:	4b4f      	ldr	r3, [pc, #316]	; (80055e8 <output_SEG_ADP_ER_LIM+0x270>)
 80054ac:	f7fa fe5e 	bl	800016c <__adddf3>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	4620      	mov	r0, r4
 80054b6:	4629      	mov	r1, r5
 80054b8:	f7fb fa76 	bl	80009a8 <__aeabi_dcmpeq>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d100      	bne.n	80054c4 <output_SEG_ADP_ER_LIM+0x14c>
        double delayTimer = crk_delay_SEG_ADP_ER_LIM * (T_TOOTH_RAW / revolution_CRK);
        __HAL_TIM_SET_AUTORELOAD(&htim4, 18 * ((delayTimer * 8) + 1) - 1); // PR7 =  delayTimer * 8
        // set de delay for the timer, times 8 because the timer 7 has a prescale of 1:8 and T_TOOTH_RAW has 1:64
        failure_active = true;
    }
}
 80054c2:	e070      	b.n	80055a6 <output_SEG_ADP_ER_LIM+0x22e>
        double delayTimer = crk_delay_SEG_ADP_ER_LIM * (T_TOOTH_RAW / revolution_CRK);
 80054c4:	4b49      	ldr	r3, [pc, #292]	; (80055ec <output_SEG_ADP_ER_LIM+0x274>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7fa ff8b 	bl	80003e4 <__aeabi_ui2d>
 80054ce:	4b42      	ldr	r3, [pc, #264]	; (80055d8 <output_SEG_ADP_ER_LIM+0x260>)
 80054d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d4:	f7fb f92a 	bl	800072c <__aeabi_ddiv>
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4610      	mov	r0, r2
 80054de:	4619      	mov	r1, r3
 80054e0:	4b43      	ldr	r3, [pc, #268]	; (80055f0 <output_SEG_ADP_ER_LIM+0x278>)
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	f7fa fff7 	bl	80004d8 <__aeabi_dmul>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	e9c7 2300 	strd	r2, r3, [r7]
        __HAL_TIM_SET_AUTORELOAD(&htim4, 18 * ((delayTimer * 8) + 1) - 1); // PR7 =  delayTimer * 8
 80054f2:	f04f 0200 	mov.w	r2, #0
 80054f6:	4b3f      	ldr	r3, [pc, #252]	; (80055f4 <output_SEG_ADP_ER_LIM+0x27c>)
 80054f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80054fc:	f7fa ffec 	bl	80004d8 <__aeabi_dmul>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	4610      	mov	r0, r2
 8005506:	4619      	mov	r1, r3
 8005508:	f04f 0200 	mov.w	r2, #0
 800550c:	4b36      	ldr	r3, [pc, #216]	; (80055e8 <output_SEG_ADP_ER_LIM+0x270>)
 800550e:	f7fa fe2d 	bl	800016c <__adddf3>
 8005512:	4602      	mov	r2, r0
 8005514:	460b      	mov	r3, r1
 8005516:	4610      	mov	r0, r2
 8005518:	4619      	mov	r1, r3
 800551a:	f04f 0200 	mov.w	r2, #0
 800551e:	4b36      	ldr	r3, [pc, #216]	; (80055f8 <output_SEG_ADP_ER_LIM+0x280>)
 8005520:	f7fa ffda 	bl	80004d8 <__aeabi_dmul>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4610      	mov	r0, r2
 800552a:	4619      	mov	r1, r3
 800552c:	f04f 0200 	mov.w	r2, #0
 8005530:	4b2d      	ldr	r3, [pc, #180]	; (80055e8 <output_SEG_ADP_ER_LIM+0x270>)
 8005532:	f7fa fe19 	bl	8000168 <__aeabi_dsub>
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	4922      	ldr	r1, [pc, #136]	; (80055c4 <output_SEG_ADP_ER_LIM+0x24c>)
 800553c:	680c      	ldr	r4, [r1, #0]
 800553e:	4610      	mov	r0, r2
 8005540:	4619      	mov	r1, r3
 8005542:	f7fb fa8b 	bl	8000a5c <__aeabi_d2uiz>
 8005546:	4603      	mov	r3, r0
 8005548:	62e3      	str	r3, [r4, #44]	; 0x2c
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	4b29      	ldr	r3, [pc, #164]	; (80055f4 <output_SEG_ADP_ER_LIM+0x27c>)
 8005550:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005554:	f7fa ffc0 	bl	80004d8 <__aeabi_dmul>
 8005558:	4602      	mov	r2, r0
 800555a:	460b      	mov	r3, r1
 800555c:	4610      	mov	r0, r2
 800555e:	4619      	mov	r1, r3
 8005560:	f04f 0200 	mov.w	r2, #0
 8005564:	4b20      	ldr	r3, [pc, #128]	; (80055e8 <output_SEG_ADP_ER_LIM+0x270>)
 8005566:	f7fa fe01 	bl	800016c <__adddf3>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	4610      	mov	r0, r2
 8005570:	4619      	mov	r1, r3
 8005572:	f04f 0200 	mov.w	r2, #0
 8005576:	4b20      	ldr	r3, [pc, #128]	; (80055f8 <output_SEG_ADP_ER_LIM+0x280>)
 8005578:	f7fa ffae 	bl	80004d8 <__aeabi_dmul>
 800557c:	4602      	mov	r2, r0
 800557e:	460b      	mov	r3, r1
 8005580:	4610      	mov	r0, r2
 8005582:	4619      	mov	r1, r3
 8005584:	f04f 0200 	mov.w	r2, #0
 8005588:	4b17      	ldr	r3, [pc, #92]	; (80055e8 <output_SEG_ADP_ER_LIM+0x270>)
 800558a:	f7fa fded 	bl	8000168 <__aeabi_dsub>
 800558e:	4602      	mov	r2, r0
 8005590:	460b      	mov	r3, r1
 8005592:	4610      	mov	r0, r2
 8005594:	4619      	mov	r1, r3
 8005596:	f7fb fa61 	bl	8000a5c <__aeabi_d2uiz>
 800559a:	4603      	mov	r3, r0
 800559c:	4a09      	ldr	r2, [pc, #36]	; (80055c4 <output_SEG_ADP_ER_LIM+0x24c>)
 800559e:	60d3      	str	r3, [r2, #12]
        failure_active = true;
 80055a0:	4b07      	ldr	r3, [pc, #28]	; (80055c0 <output_SEG_ADP_ER_LIM+0x248>)
 80055a2:	2201      	movs	r2, #1
 80055a4:	701a      	strb	r2, [r3, #0]
}
 80055a6:	bf00      	nop
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80055b0:	200002a3 	.word	0x200002a3
 80055b4:	20000270 	.word	0x20000270
 80055b8:	20000280 	.word	0x20000280
 80055bc:	2000075c 	.word	0x2000075c
 80055c0:	2000066c 	.word	0x2000066c
 80055c4:	20000a64 	.word	0x20000a64
 80055c8:	40010800 	.word	0x40010800
 80055cc:	2000066f 	.word	0x2000066f
 80055d0:	20000670 	.word	0x20000670
 80055d4:	2000028c 	.word	0x2000028c
 80055d8:	20000298 	.word	0x20000298
 80055dc:	40868000 	.word	0x40868000
 80055e0:	20000240 	.word	0x20000240
 80055e4:	20000238 	.word	0x20000238
 80055e8:	3ff00000 	.word	0x3ff00000
 80055ec:	20000264 	.word	0x20000264
 80055f0:	20000768 	.word	0x20000768
 80055f4:	40200000 	.word	0x40200000
 80055f8:	40320000 	.word	0x40320000

080055fc <SEG_ADP_ER_LIM_reset>:

//## SEG_ADP_ER_LIM_reset
void SEG_ADP_ER_LIM_reset(void) {
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
    failure_active = false;
 8005600:	4b08      	ldr	r3, [pc, #32]	; (8005624 <SEG_ADP_ER_LIM_reset+0x28>)
 8005602:	2200      	movs	r2, #0
 8005604:	701a      	strb	r2, [r3, #0]
    failure_passed = false;
 8005606:	4b08      	ldr	r3, [pc, #32]	; (8005628 <SEG_ADP_ER_LIM_reset+0x2c>)
 8005608:	2200      	movs	r2, #0
 800560a:	701a      	strb	r2, [r3, #0]
    failure_waiting = false;
 800560c:	4b07      	ldr	r3, [pc, #28]	; (800562c <SEG_ADP_ER_LIM_reset+0x30>)
 800560e:	2200      	movs	r2, #0
 8005610:	701a      	strb	r2, [r3, #0]
    MX_TIM4_Init();
 8005612:	f7fc fbcd 	bl	8001db0 <MX_TIM4_Init>
    MX_TIM1_Init();
 8005616:	f7fc fadf 	bl	8001bd8 <MX_TIM1_Init>
    timer_Counter_SEG_ADP_ER_LIM = 0;
 800561a:	4b05      	ldr	r3, [pc, #20]	; (8005630 <SEG_ADP_ER_LIM_reset+0x34>)
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
}
 8005620:	bf00      	nop
 8005622:	bd80      	pop	{r7, pc}
 8005624:	2000066c 	.word	0x2000066c
 8005628:	2000066f 	.word	0x2000066f
 800562c:	20000670 	.word	0x20000670
 8005630:	20000760 	.word	0x20000760

08005634 <output_CRK_pulse_duration>:

//## Output_CRK_pulse_duration
void output_CRK_pulse_duration(void) {
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
    if (CRK_signal == false) {
 8005638:	4b08      	ldr	r3, [pc, #32]	; (800565c <output_CRK_pulse_duration+0x28>)
 800563a:	781b      	ldrb	r3, [r3, #0]
 800563c:	f083 0301 	eor.w	r3, r3, #1
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d007      	beq.n	8005656 <output_CRK_pulse_duration+0x22>
        HAL_TIM_Base_Start(&htim4); // start the timer4 (formerly TIM7 on microchip)
 8005646:	4806      	ldr	r0, [pc, #24]	; (8005660 <output_CRK_pulse_duration+0x2c>)
 8005648:	f7fd fcca 	bl	8002fe0 <HAL_TIM_Base_Start>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800564c:	2200      	movs	r2, #0
 800564e:	2110      	movs	r1, #16
 8005650:	4804      	ldr	r0, [pc, #16]	; (8005664 <output_CRK_pulse_duration+0x30>)
 8005652:	f7fd f82a 	bl	80026aa <HAL_GPIO_WritePin>
    }
}
 8005656:	bf00      	nop
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	200002a3 	.word	0x200002a3
 8005660:	20000a64 	.word	0x20000a64
 8005664:	40010800 	.word	0x40010800

08005668 <CRK_pulse_duration_reset>:

//## CRK_PLS_ORNG_reset
void CRK_pulse_duration_reset(void) {
 8005668:	b580      	push	{r7, lr}
 800566a:	af00      	add	r7, sp, #0
    MX_TIM3_Init();
 800566c:	f7fc fb52 	bl	8001d14 <MX_TIM3_Init>
    failure_active = false;
 8005670:	4b02      	ldr	r3, [pc, #8]	; (800567c <CRK_pulse_duration_reset+0x14>)
 8005672:	2200      	movs	r2, #0
 8005674:	701a      	strb	r2, [r3, #0]
}
 8005676:	bf00      	nop
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	2000066c 	.word	0x2000066c

08005680 <output_POSN_ENG_STST>:

//## Output_POSN_ENG_STST
void output_POSN_ENG_STST(void) {
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
    if ((CRK_signal == false) && (failure_active == true)) {
 8005684:	4b16      	ldr	r3, [pc, #88]	; (80056e0 <output_POSN_ENG_STST+0x60>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	f083 0301 	eor.w	r3, r3, #1
 800568c:	b2db      	uxtb	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d01a      	beq.n	80056c8 <output_POSN_ENG_STST+0x48>
 8005692:	4b14      	ldr	r3, [pc, #80]	; (80056e4 <output_POSN_ENG_STST+0x64>)
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d016      	beq.n	80056c8 <output_POSN_ENG_STST+0x48>
        counter_POSN_ENG_STST++;  // counte the teeth'
 800569a:	4b13      	ldr	r3, [pc, #76]	; (80056e8 <output_POSN_ENG_STST+0x68>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3301      	adds	r3, #1
 80056a0:	4a11      	ldr	r2, [pc, #68]	; (80056e8 <output_POSN_ENG_STST+0x68>)
 80056a2:	6013      	str	r3, [r2, #0]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // skip the tooth
 80056a4:	2201      	movs	r2, #1
 80056a6:	2110      	movs	r1, #16
 80056a8:	4810      	ldr	r0, [pc, #64]	; (80056ec <output_POSN_ENG_STST+0x6c>)
 80056aa:	f7fc fffe 	bl	80026aa <HAL_GPIO_WritePin>

        if (counter_POSN_ENG_STST >= crk_teeth_off_POSN_ENG_STST) {  // if number of teeth skip is done stop failure
 80056ae:	4b0e      	ldr	r3, [pc, #56]	; (80056e8 <output_POSN_ENG_STST+0x68>)
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <output_POSN_ENG_STST+0x70>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d310      	bcc.n	80056dc <output_POSN_ENG_STST+0x5c>
            failure_active = false;
 80056ba:	4b0a      	ldr	r3, [pc, #40]	; (80056e4 <output_POSN_ENG_STST+0x64>)
 80056bc:	2200      	movs	r2, #0
 80056be:	701a      	strb	r2, [r3, #0]
            counter_POSN_ENG_STST = 0;
 80056c0:	4b09      	ldr	r3, [pc, #36]	; (80056e8 <output_POSN_ENG_STST+0x68>)
 80056c2:	2200      	movs	r2, #0
 80056c4:	601a      	str	r2, [r3, #0]
        if (counter_POSN_ENG_STST >= crk_teeth_off_POSN_ENG_STST) {  // if number of teeth skip is done stop failure
 80056c6:	e009      	b.n	80056dc <output_POSN_ENG_STST+0x5c>
        }
    } else if (failure_active == false) {
 80056c8:	4b06      	ldr	r3, [pc, #24]	; (80056e4 <output_POSN_ENG_STST+0x64>)
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	f083 0301 	eor.w	r3, r3, #1
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d002      	beq.n	80056dc <output_POSN_ENG_STST+0x5c>
        output_CRK_no_failure();
 80056d6:	f7fe fc07 	bl	8003ee8 <output_CRK_no_failure>
    }
}
 80056da:	e7ff      	b.n	80056dc <output_POSN_ENG_STST+0x5c>
 80056dc:	bf00      	nop
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	200002a3 	.word	0x200002a3
 80056e4:	2000066c 	.word	0x2000066c
 80056e8:	2000077c 	.word	0x2000077c
 80056ec:	40010800 	.word	0x40010800
 80056f0:	20000778 	.word	0x20000778

080056f4 <POSN_ENG_STST_reset>:

//## POSN_ENG_STST_LOSS_reset
void POSN_ENG_STST_reset(void) {
 80056f4:	b480      	push	{r7}
 80056f6:	af00      	add	r7, sp, #0
    failure_active = false;
 80056f8:	4b03      	ldr	r3, [pc, #12]	; (8005708 <POSN_ENG_STST_reset+0x14>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	701a      	strb	r2, [r3, #0]
}
 80056fe:	bf00      	nop
 8005700:	46bd      	mov	sp, r7
 8005702:	bc80      	pop	{r7}
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	2000066c 	.word	0x2000066c

0800570c <output_CAM_PAT_ERR>:

//## Output_CAM_PAT_ERR

void output_CAM_PAT_ERR(int cam_id) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
    switch (active_CAM_edges[cam_id]) {
 8005714:	4a5d      	ldr	r2, [pc, #372]	; (800588c <output_CAM_PAT_ERR+0x180>)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4413      	add	r3, r2
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	2b72      	cmp	r3, #114	; 0x72
 800571e:	d07f      	beq.n	8005820 <output_CAM_PAT_ERR+0x114>
 8005720:	2b72      	cmp	r3, #114	; 0x72
 8005722:	f300 80ae 	bgt.w	8005882 <output_CAM_PAT_ERR+0x176>
 8005726:	2b62      	cmp	r3, #98	; 0x62
 8005728:	d002      	beq.n	8005730 <output_CAM_PAT_ERR+0x24>
 800572a:	2b66      	cmp	r3, #102	; 0x66
 800572c:	d047      	beq.n	80057be <output_CAM_PAT_ERR+0xb2>
                }
            }
            break;
        }
    }
}
 800572e:	e0a8      	b.n	8005882 <output_CAM_PAT_ERR+0x176>
            active_CAM_edges_counter[cam_id]++;
 8005730:	4a57      	ldr	r2, [pc, #348]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005738:	1c5a      	adds	r2, r3, #1
 800573a:	4955      	ldr	r1, [pc, #340]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (active_CAM_edges_counter[cam_id] >= 7) {  // after an abitrary number of CAM edges skip the next falling edge to generate the failure
 8005742:	4a53      	ldr	r2, [pc, #332]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800574a:	2b06      	cmp	r3, #6
 800574c:	d933      	bls.n	80057b6 <output_CAM_PAT_ERR+0xaa>
                if (CAM_signal[cam_id] == false) {
 800574e:	4a51      	ldr	r2, [pc, #324]	; (8005894 <output_CAM_PAT_ERR+0x188>)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4413      	add	r3, r2
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	f083 0301 	eor.w	r3, r3, #1
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00f      	beq.n	8005780 <output_CAM_PAT_ERR+0x74>
                    if (cam_id == 0) {
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d106      	bne.n	8005774 <output_CAM_PAT_ERR+0x68>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8005766:	2201      	movs	r2, #1
 8005768:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800576c:	484a      	ldr	r0, [pc, #296]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 800576e:	f7fc ff9c 	bl	80026aa <HAL_GPIO_WritePin>
 8005772:	e01a      	b.n	80057aa <output_CAM_PAT_ERR+0x9e>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8005774:	2201      	movs	r2, #1
 8005776:	2140      	movs	r1, #64	; 0x40
 8005778:	4847      	ldr	r0, [pc, #284]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 800577a:	f7fc ff96 	bl	80026aa <HAL_GPIO_WritePin>
 800577e:	e014      	b.n	80057aa <output_CAM_PAT_ERR+0x9e>
                } else if (CAM_signal[cam_id] == true) {
 8005780:	4a44      	ldr	r2, [pc, #272]	; (8005894 <output_CAM_PAT_ERR+0x188>)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4413      	add	r3, r2
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00e      	beq.n	80057aa <output_CAM_PAT_ERR+0x9e>
                    if (cam_id == 0) {
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d106      	bne.n	80057a0 <output_CAM_PAT_ERR+0x94>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8005792:	2200      	movs	r2, #0
 8005794:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005798:	483f      	ldr	r0, [pc, #252]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 800579a:	f7fc ff86 	bl	80026aa <HAL_GPIO_WritePin>
 800579e:	e004      	b.n	80057aa <output_CAM_PAT_ERR+0x9e>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80057a0:	2200      	movs	r2, #0
 80057a2:	2140      	movs	r1, #64	; 0x40
 80057a4:	483c      	ldr	r0, [pc, #240]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 80057a6:	f7fc ff80 	bl	80026aa <HAL_GPIO_WritePin>
                active_CAM_edges_counter[cam_id] = 0;
 80057aa:	4a39      	ldr	r2, [pc, #228]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2100      	movs	r1, #0
 80057b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            break;
 80057b4:	e065      	b.n	8005882 <output_CAM_PAT_ERR+0x176>
                output_CAM_no_failure(cam_id);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7fe fbae 	bl	8003f18 <output_CAM_no_failure>
            break;
 80057bc:	e061      	b.n	8005882 <output_CAM_PAT_ERR+0x176>
            if (CAM_signal[cam_id] == false) {
 80057be:	4a35      	ldr	r2, [pc, #212]	; (8005894 <output_CAM_PAT_ERR+0x188>)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4413      	add	r3, r2
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	f083 0301 	eor.w	r3, r3, #1
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d055      	beq.n	800587c <output_CAM_PAT_ERR+0x170>
                active_CAM_edges_counter[cam_id]++;
 80057d0:	4a2f      	ldr	r2, [pc, #188]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057d8:	1c5a      	adds	r2, r3, #1
 80057da:	492d      	ldr	r1, [pc, #180]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (active_CAM_edges_counter[cam_id] >= 7) {  // after an abitrary number of CAM edges skip this edge in output to generate the failure
 80057e2:	4a2b      	ldr	r2, [pc, #172]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057ea:	2b06      	cmp	r3, #6
 80057ec:	d914      	bls.n	8005818 <output_CAM_PAT_ERR+0x10c>
                    active_CAM_edges_counter[cam_id] = 0;
 80057ee:	4a28      	ldr	r2, [pc, #160]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2100      	movs	r1, #0
 80057f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    if (cam_id == 0) {
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d106      	bne.n	800580c <output_CAM_PAT_ERR+0x100>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80057fe:	2201      	movs	r2, #1
 8005800:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005804:	4824      	ldr	r0, [pc, #144]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 8005806:	f7fc ff50 	bl	80026aa <HAL_GPIO_WritePin>
            break;
 800580a:	e037      	b.n	800587c <output_CAM_PAT_ERR+0x170>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800580c:	2201      	movs	r2, #1
 800580e:	2140      	movs	r1, #64	; 0x40
 8005810:	4821      	ldr	r0, [pc, #132]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 8005812:	f7fc ff4a 	bl	80026aa <HAL_GPIO_WritePin>
            break;
 8005816:	e031      	b.n	800587c <output_CAM_PAT_ERR+0x170>
                    output_CAM_no_failure(cam_id);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7fe fb7d 	bl	8003f18 <output_CAM_no_failure>
            break;
 800581e:	e02d      	b.n	800587c <output_CAM_PAT_ERR+0x170>
            if (CAM_signal[cam_id] == true) {
 8005820:	4a1c      	ldr	r2, [pc, #112]	; (8005894 <output_CAM_PAT_ERR+0x188>)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4413      	add	r3, r2
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d029      	beq.n	8005880 <output_CAM_PAT_ERR+0x174>
                active_CAM_edges_counter[cam_id]++;
 800582c:	4a18      	ldr	r2, [pc, #96]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005834:	1c5a      	adds	r2, r3, #1
 8005836:	4916      	ldr	r1, [pc, #88]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (active_CAM_edges_counter[cam_id] >= 7) {  // after an abitrary number of CAM edges skip this edge in output to generate the failure
 800583e:	4a14      	ldr	r2, [pc, #80]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005846:	2b06      	cmp	r3, #6
 8005848:	d914      	bls.n	8005874 <output_CAM_PAT_ERR+0x168>
                    active_CAM_edges_counter[cam_id] = 0;
 800584a:	4a11      	ldr	r2, [pc, #68]	; (8005890 <output_CAM_PAT_ERR+0x184>)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2100      	movs	r1, #0
 8005850:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    if (cam_id == 0) {
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d106      	bne.n	8005868 <output_CAM_PAT_ERR+0x15c>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800585a:	2200      	movs	r2, #0
 800585c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005860:	480d      	ldr	r0, [pc, #52]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 8005862:	f7fc ff22 	bl	80026aa <HAL_GPIO_WritePin>
            break;
 8005866:	e00b      	b.n	8005880 <output_CAM_PAT_ERR+0x174>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8005868:	2200      	movs	r2, #0
 800586a:	2140      	movs	r1, #64	; 0x40
 800586c:	480a      	ldr	r0, [pc, #40]	; (8005898 <output_CAM_PAT_ERR+0x18c>)
 800586e:	f7fc ff1c 	bl	80026aa <HAL_GPIO_WritePin>
            break;
 8005872:	e005      	b.n	8005880 <output_CAM_PAT_ERR+0x174>
                    output_CAM_no_failure(cam_id);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f7fe fb4f 	bl	8003f18 <output_CAM_no_failure>
            break;
 800587a:	e001      	b.n	8005880 <output_CAM_PAT_ERR+0x174>
            break;
 800587c:	bf00      	nop
 800587e:	e000      	b.n	8005882 <output_CAM_PAT_ERR+0x176>
            break;
 8005880:	bf00      	nop
}
 8005882:	bf00      	nop
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	200005d8 	.word	0x200005d8
 8005890:	20000780 	.word	0x20000780
 8005894:	20000658 	.word	0x20000658
 8005898:	40010800 	.word	0x40010800

0800589c <CAM_PAT_ERR_reset>:

//## CAM_PAT_ERR_reset

void CAM_PAT_ERR_reset() {
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
    active_CAM_edges_counter[0] = 0;  // reset counter for CAM1
 80058a0:	4b06      	ldr	r3, [pc, #24]	; (80058bc <CAM_PAT_ERR_reset+0x20>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	601a      	str	r2, [r3, #0]
    active_CAM_edges_counter[1] = 0;  // reset counter for CAM2
 80058a6:	4b05      	ldr	r3, [pc, #20]	; (80058bc <CAM_PAT_ERR_reset+0x20>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	605a      	str	r2, [r3, #4]
    output_CAM_no_failure(0);         // reset CAM1
 80058ac:	2000      	movs	r0, #0
 80058ae:	f7fe fb33 	bl	8003f18 <output_CAM_no_failure>
    output_CAM_no_failure(1);         // reset CAM2
 80058b2:	2001      	movs	r0, #1
 80058b4:	f7fe fb30 	bl	8003f18 <output_CAM_no_failure>
}
 80058b8:	bf00      	nop
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	20000780 	.word	0x20000780

080058c0 <output_SC_CAM_CRK>:

//## Output_SC_CAM_CRK
void output_SC_CAM_CRK(int cam_id) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
    if (failure_active == true) {
 80058c8:	4b2d      	ldr	r3, [pc, #180]	; (8005980 <output_SC_CAM_CRK+0xc0>)
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d046      	beq.n	800595e <output_SC_CAM_CRK+0x9e>
        switch (sc_type_SC_CAM_CRK) {
 80058d0:	4b2c      	ldr	r3, [pc, #176]	; (8005984 <output_SC_CAM_CRK+0xc4>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3b01      	subs	r3, #1
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d84e      	bhi.n	8005978 <output_SC_CAM_CRK+0xb8>
 80058da:	a201      	add	r2, pc, #4	; (adr r2, 80058e0 <output_SC_CAM_CRK+0x20>)
 80058dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e0:	080058f1 	.word	0x080058f1
 80058e4:	08005905 	.word	0x08005905
 80058e8:	08005917 	.word	0x08005917
 80058ec:	0800593b 	.word	0x0800593b
            case (1):  // CrkScg
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80058f0:	2200      	movs	r2, #0
 80058f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80058f6:	4824      	ldr	r0, [pc, #144]	; (8005988 <output_SC_CAM_CRK+0xc8>)
 80058f8:	f7fc fed7 	bl	80026aa <HAL_GPIO_WritePin>
                output_CAM_no_failure(cam_id);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7fe fb0b 	bl	8003f18 <output_CAM_no_failure>
                break;
 8005902:	e039      	b.n	8005978 <output_SC_CAM_CRK+0xb8>
            }
            case (2):  // CrkScb
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8005904:	2201      	movs	r2, #1
 8005906:	2110      	movs	r1, #16
 8005908:	481f      	ldr	r0, [pc, #124]	; (8005988 <output_SC_CAM_CRK+0xc8>)
 800590a:	f7fc fece 	bl	80026aa <HAL_GPIO_WritePin>
                output_CAM_no_failure(cam_id);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7fe fb02 	bl	8003f18 <output_CAM_no_failure>
                break;
 8005914:	e030      	b.n	8005978 <output_SC_CAM_CRK+0xb8>
            }
            case (3):  // CamScg
            {
                if (cam_id == 0) {
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d106      	bne.n	800592a <output_SC_CAM_CRK+0x6a>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800591c:	2200      	movs	r2, #0
 800591e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005922:	4819      	ldr	r0, [pc, #100]	; (8005988 <output_SC_CAM_CRK+0xc8>)
 8005924:	f7fc fec1 	bl	80026aa <HAL_GPIO_WritePin>
 8005928:	e004      	b.n	8005934 <output_SC_CAM_CRK+0x74>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800592a:	2200      	movs	r2, #0
 800592c:	2140      	movs	r1, #64	; 0x40
 800592e:	4816      	ldr	r0, [pc, #88]	; (8005988 <output_SC_CAM_CRK+0xc8>)
 8005930:	f7fc febb 	bl	80026aa <HAL_GPIO_WritePin>
                }
                output_CRK_no_failure();
 8005934:	f7fe fad8 	bl	8003ee8 <output_CRK_no_failure>
                break;
 8005938:	e01e      	b.n	8005978 <output_SC_CAM_CRK+0xb8>
            }
            case (4):  // CamScb
            {
                if (cam_id == 0) {
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d106      	bne.n	800594e <output_SC_CAM_CRK+0x8e>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8005940:	2201      	movs	r2, #1
 8005942:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005946:	4810      	ldr	r0, [pc, #64]	; (8005988 <output_SC_CAM_CRK+0xc8>)
 8005948:	f7fc feaf 	bl	80026aa <HAL_GPIO_WritePin>
 800594c:	e004      	b.n	8005958 <output_SC_CAM_CRK+0x98>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800594e:	2201      	movs	r2, #1
 8005950:	2140      	movs	r1, #64	; 0x40
 8005952:	480d      	ldr	r0, [pc, #52]	; (8005988 <output_SC_CAM_CRK+0xc8>)
 8005954:	f7fc fea9 	bl	80026aa <HAL_GPIO_WritePin>
                }
                output_CRK_no_failure();
 8005958:	f7fe fac6 	bl	8003ee8 <output_CRK_no_failure>
                break;
 800595c:	e00c      	b.n	8005978 <output_SC_CAM_CRK+0xb8>
            }
        }
    } else if (failure_active == false) {
 800595e:	4b08      	ldr	r3, [pc, #32]	; (8005980 <output_SC_CAM_CRK+0xc0>)
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	f083 0301 	eor.w	r3, r3, #1
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	d005      	beq.n	8005978 <output_SC_CAM_CRK+0xb8>
        output_CRK_no_failure();
 800596c:	f7fe fabc 	bl	8003ee8 <output_CRK_no_failure>
        output_CAM_no_failure(cam_id);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7fe fad1 	bl	8003f18 <output_CAM_no_failure>
    }
}
 8005976:	e7ff      	b.n	8005978 <output_SC_CAM_CRK+0xb8>
 8005978:	bf00      	nop
 800597a:	3708      	adds	r7, #8
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	2000066c 	.word	0x2000066c
 8005984:	20000788 	.word	0x20000788
 8005988:	40010800 	.word	0x40010800

0800598c <SC_CAM_CRK_reset>:

//## POSN_ENG_STST_LOSS_reset
void SC_CAM_CRK_reset(void) {
 800598c:	b580      	push	{r7, lr}
 800598e:	af00      	add	r7, sp, #0
    failure_active = false;
 8005990:	4b06      	ldr	r3, [pc, #24]	; (80059ac <SC_CAM_CRK_reset+0x20>)
 8005992:	2200      	movs	r2, #0
 8005994:	701a      	strb	r2, [r3, #0]
    output_CRK_no_failure();
 8005996:	f7fe faa7 	bl	8003ee8 <output_CRK_no_failure>
    output_CAM_no_failure(0);  // reset CAM1
 800599a:	2000      	movs	r0, #0
 800599c:	f7fe fabc 	bl	8003f18 <output_CAM_no_failure>
    output_CAM_no_failure(1);  // reset CAM2
 80059a0:	2001      	movs	r0, #1
 80059a2:	f7fe fab9 	bl	8003f18 <output_CAM_no_failure>
}
 80059a6:	bf00      	nop
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	2000066c 	.word	0x2000066c

080059b0 <failure_processing>:

//### Failure Processing ###
void failure_processing(char failure_ident) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	4603      	mov	r3, r0
 80059b8:	71fb      	strb	r3, [r7, #7]
    switch (failure_ident) {
 80059ba:	79fb      	ldrb	r3, [r7, #7]
 80059bc:	3b31      	subs	r3, #49	; 0x31
 80059be:	2b3c      	cmp	r3, #60	; 0x3c
 80059c0:	f200 8095 	bhi.w	8005aee <failure_processing+0x13e>
 80059c4:	a201      	add	r2, pc, #4	; (adr r2, 80059cc <failure_processing+0x1c>)
 80059c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ca:	bf00      	nop
 80059cc:	08005aef 	.word	0x08005aef
 80059d0:	08005aef 	.word	0x08005aef
 80059d4:	08005aef 	.word	0x08005aef
 80059d8:	08005aef 	.word	0x08005aef
 80059dc:	08005aef 	.word	0x08005aef
 80059e0:	08005aef 	.word	0x08005aef
 80059e4:	08005aef 	.word	0x08005aef
 80059e8:	08005aef 	.word	0x08005aef
 80059ec:	08005ac1 	.word	0x08005ac1
 80059f0:	08005aef 	.word	0x08005aef
 80059f4:	08005aef 	.word	0x08005aef
 80059f8:	08005aef 	.word	0x08005aef
 80059fc:	08005aef 	.word	0x08005aef
 8005a00:	08005aef 	.word	0x08005aef
 8005a04:	08005aef 	.word	0x08005aef
 8005a08:	08005aef 	.word	0x08005aef
 8005a0c:	08005aef 	.word	0x08005aef
 8005a10:	08005aef 	.word	0x08005aef
 8005a14:	08005aef 	.word	0x08005aef
 8005a18:	08005aef 	.word	0x08005aef
 8005a1c:	08005aef 	.word	0x08005aef
 8005a20:	08005aef 	.word	0x08005aef
 8005a24:	08005aef 	.word	0x08005aef
 8005a28:	08005aef 	.word	0x08005aef
 8005a2c:	08005aef 	.word	0x08005aef
 8005a30:	08005aef 	.word	0x08005aef
 8005a34:	08005aef 	.word	0x08005aef
 8005a38:	08005aef 	.word	0x08005aef
 8005a3c:	08005aef 	.word	0x08005aef
 8005a40:	08005aef 	.word	0x08005aef
 8005a44:	08005aef 	.word	0x08005aef
 8005a48:	08005aef 	.word	0x08005aef
 8005a4c:	08005aef 	.word	0x08005aef
 8005a50:	08005aef 	.word	0x08005aef
 8005a54:	08005aef 	.word	0x08005aef
 8005a58:	08005aef 	.word	0x08005aef
 8005a5c:	08005aef 	.word	0x08005aef
 8005a60:	08005aef 	.word	0x08005aef
 8005a64:	08005aef 	.word	0x08005aef
 8005a68:	08005aef 	.word	0x08005aef
 8005a6c:	08005aef 	.word	0x08005aef
 8005a70:	08005aef 	.word	0x08005aef
 8005a74:	08005aef 	.word	0x08005aef
 8005a78:	08005aef 	.word	0x08005aef
 8005a7c:	08005aef 	.word	0x08005aef
 8005a80:	08005aef 	.word	0x08005aef
 8005a84:	08005aef 	.word	0x08005aef
 8005a88:	08005aef 	.word	0x08005aef
 8005a8c:	08005aef 	.word	0x08005aef
 8005a90:	08005aef 	.word	0x08005aef
 8005a94:	08005aef 	.word	0x08005aef
 8005a98:	08005aef 	.word	0x08005aef
 8005a9c:	08005aef 	.word	0x08005aef
 8005aa0:	08005aef 	.word	0x08005aef
 8005aa4:	08005aef 	.word	0x08005aef
 8005aa8:	08005aef 	.word	0x08005aef
 8005aac:	08005aef 	.word	0x08005aef
 8005ab0:	08005aef 	.word	0x08005aef
 8005ab4:	08005aef 	.word	0x08005aef
 8005ab8:	08005aef 	.word	0x08005aef
 8005abc:	08005aef 	.word	0x08005aef
        case '8': {
            break;
        }
        case '9':  // Cam delay
        {
            if (active_cam_failure == 2) {
 8005ac0:	4b0d      	ldr	r3, [pc, #52]	; (8005af8 <failure_processing+0x148>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d106      	bne.n	8005ad6 <failure_processing+0x126>
                CAM_delay(0);  // for CAM1
 8005ac8:	2000      	movs	r0, #0
 8005aca:	f7fe fee5 	bl	8004898 <CAM_delay>
                CAM_delay(1);  // for CAM2
 8005ace:	2001      	movs	r0, #1
 8005ad0:	f7fe fee2 	bl	8004898 <CAM_delay>
            } else if (active_cam_failure == 1) {
                CAM_delay(1);  // for CAM2
            } else {
                CAM_delay(0);  // for CAM1
            }
            break;
 8005ad4:	e00c      	b.n	8005af0 <failure_processing+0x140>
            } else if (active_cam_failure == 1) {
 8005ad6:	4b08      	ldr	r3, [pc, #32]	; (8005af8 <failure_processing+0x148>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d103      	bne.n	8005ae6 <failure_processing+0x136>
                CAM_delay(1);  // for CAM2
 8005ade:	2001      	movs	r0, #1
 8005ae0:	f7fe feda 	bl	8004898 <CAM_delay>
            break;
 8005ae4:	e004      	b.n	8005af0 <failure_processing+0x140>
                CAM_delay(0);  // for CAM1
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	f7fe fed6 	bl	8004898 <CAM_delay>
            break;
 8005aec:	e000      	b.n	8005af0 <failure_processing+0x140>
        }
        case 'm': {
            break;
        }
        default: {
            break;
 8005aee:	bf00      	nop
        }
    }
}
 8005af0:	bf00      	nop
 8005af2:	3708      	adds	r7, #8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	20000668 	.word	0x20000668

08005afc <failure_synch_reset>:

//### Failure Synchronization Reset ###
void failure_synch_reset(char failure_ident) {
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	4603      	mov	r3, r0
 8005b04:	71fb      	strb	r3, [r7, #7]
    switch (failure_ident) {
 8005b06:	79fb      	ldrb	r3, [r7, #7]
 8005b08:	2b37      	cmp	r3, #55	; 0x37
 8005b0a:	d00c      	beq.n	8005b26 <failure_synch_reset+0x2a>
 8005b0c:	2b37      	cmp	r3, #55	; 0x37
 8005b0e:	dc0d      	bgt.n	8005b2c <failure_synch_reset+0x30>
 8005b10:	2b34      	cmp	r3, #52	; 0x34
 8005b12:	d002      	beq.n	8005b1a <failure_synch_reset+0x1e>
 8005b14:	2b36      	cmp	r3, #54	; 0x36
 8005b16:	d003      	beq.n	8005b20 <failure_synch_reset+0x24>
            // CAM_DELAY(CAM_TOOTH_OFF)
            CAM_delay_reset();
            break;
        }
        default:
            break;
 8005b18:	e008      	b.n	8005b2c <failure_synch_reset+0x30>
            CRK_RUN_OUT_reset();
 8005b1a:	f7fe faf3 	bl	8004104 <CRK_RUN_OUT_reset>
            break;
 8005b1e:	e006      	b.n	8005b2e <failure_synch_reset+0x32>
            CRK_TOOTH_PER_reset();
 8005b20:	f7fe fd86 	bl	8004630 <CRK_TOOTH_PER_reset>
            break;
 8005b24:	e003      	b.n	8005b2e <failure_synch_reset+0x32>
            CAM_delay_reset();
 8005b26:	f7ff fa5b 	bl	8004fe0 <CAM_delay_reset>
            break;
 8005b2a:	e000      	b.n	8005b2e <failure_synch_reset+0x32>
            break;
 8005b2c:	bf00      	nop
    }
}
 8005b2e:	bf00      	nop
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <former_teeth_time_calculation>:

//### Former teeth time calculation ###
double former_teeth_time_calculation(long t_tooth, unsigned int teeth_count,
                                     int numb_miss_teeth) {
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b086      	sub	sp, #24
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	60f8      	str	r0, [r7, #12]
 8005b3e:	60b9      	str	r1, [r7, #8]
 8005b40:	607a      	str	r2, [r7, #4]
    double form_teeth_time;

    form_teeth_time = (double)t_tooth;
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f7fa fc5e 	bl	8000404 <__aeabi_i2d>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	e9c7 2304 	strd	r2, r3, [r7, #16]

    if (teeth_count == 1) {
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d10e      	bne.n	8005b74 <former_teeth_time_calculation+0x3e>
        form_teeth_time = form_teeth_time / (double)(numb_miss_teeth + 1);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7fa fc52 	bl	8000404 <__aeabi_i2d>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b68:	f7fa fde0 	bl	800072c <__aeabi_ddiv>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }

    return (form_teeth_time);
 8005b74:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8005b78:	4610      	mov	r0, r2
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	3718      	adds	r7, #24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
	...

08005b84 <former_teeth_time_calculation_output>:

//### Former teeth time calculation output ###
double former_teeth_time_calculation_output(long t_tooth,
                                            unsigned int teeth_count, int numb_miss_teeth) {
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
    double form_teeth_time;

    form_teeth_time = (double)t_tooth;
 8005b90:	68f8      	ldr	r0, [r7, #12]
 8005b92:	f7fa fc37 	bl	8000404 <__aeabi_i2d>
 8005b96:	4602      	mov	r2, r0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    if (teeth_count == number_teeth_between_gaps) {
 8005b9e:	4b0d      	ldr	r3, [pc, #52]	; (8005bd4 <former_teeth_time_calculation_output+0x50>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d10e      	bne.n	8005bc6 <former_teeth_time_calculation_output+0x42>
        form_teeth_time = form_teeth_time / (double)(numb_miss_teeth + 1);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3301      	adds	r3, #1
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7fa fc29 	bl	8000404 <__aeabi_i2d>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005bba:	f7fa fdb7 	bl	800072c <__aeabi_ddiv>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }

    return (form_teeth_time);
 8005bc6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8005bca:	4610      	mov	r0, r2
 8005bcc:	4619      	mov	r1, r3
 8005bce:	3718      	adds	r7, #24
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	20000280 	.word	0x20000280

08005bd8 <sync_CRK>:

//### Functions ###

// ## CRK Synchronisation
void sync_CRK(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
    // Set label that indicates engine start
    if (engine_start_counter < engine_start_counter_limit && engine_start == false)
 8005bde:	4b8b      	ldr	r3, [pc, #556]	; (8005e0c <sync_CRK+0x234>)
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	4b8b      	ldr	r3, [pc, #556]	; (8005e10 <sync_CRK+0x238>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d20c      	bcs.n	8005c04 <sync_CRK+0x2c>
 8005bea:	4b8a      	ldr	r3, [pc, #552]	; (8005e14 <sync_CRK+0x23c>)
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	f083 0301 	eor.w	r3, r3, #1
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <sync_CRK+0x2c>
    {
        engine_start_counter++;
 8005bf8:	4b84      	ldr	r3, [pc, #528]	; (8005e0c <sync_CRK+0x234>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	4a83      	ldr	r2, [pc, #524]	; (8005e0c <sync_CRK+0x234>)
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	e00c      	b.n	8005c1e <sync_CRK+0x46>
    }
    else if (engine_start == false)
 8005c04:	4b83      	ldr	r3, [pc, #524]	; (8005e14 <sync_CRK+0x23c>)
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	f083 0301 	eor.w	r3, r3, #1
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d005      	beq.n	8005c1e <sync_CRK+0x46>
    {
        engine_start_counter = 0;
 8005c12:	4b7e      	ldr	r3, [pc, #504]	; (8005e0c <sync_CRK+0x234>)
 8005c14:	2200      	movs	r2, #0
 8005c16:	601a      	str	r2, [r3, #0]
        engine_start = true;
 8005c18:	4b7e      	ldr	r3, [pc, #504]	; (8005e14 <sync_CRK+0x23c>)
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	701a      	strb	r2, [r3, #0]
    }
    teeth_count_overall++;
 8005c1e:	4b7e      	ldr	r3, [pc, #504]	; (8005e18 <sync_CRK+0x240>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	3301      	adds	r3, #1
 8005c24:	4a7c      	ldr	r2, [pc, #496]	; (8005e18 <sync_CRK+0x240>)
 8005c26:	6013      	str	r3, [r2, #0]

    // Wait for completed start delay
    if ((delay_counter_CRK < start_delay) && delay_off == false)
 8005c28:	4b7c      	ldr	r3, [pc, #496]	; (8005e1c <sync_CRK+0x244>)
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	4b7c      	ldr	r3, [pc, #496]	; (8005e20 <sync_CRK+0x248>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d20c      	bcs.n	8005c4e <sync_CRK+0x76>
 8005c34:	4b7b      	ldr	r3, [pc, #492]	; (8005e24 <sync_CRK+0x24c>)
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	f083 0301 	eor.w	r3, r3, #1
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <sync_CRK+0x76>
    {
        delay_counter_CRK++;
 8005c42:	4b76      	ldr	r3, [pc, #472]	; (8005e1c <sync_CRK+0x244>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3301      	adds	r3, #1
 8005c48:	4a74      	ldr	r2, [pc, #464]	; (8005e1c <sync_CRK+0x244>)
 8005c4a:	6013      	str	r3, [r2, #0]
 8005c4c:	e00c      	b.n	8005c68 <sync_CRK+0x90>
    }
    else if (delay_off == false)
 8005c4e:	4b75      	ldr	r3, [pc, #468]	; (8005e24 <sync_CRK+0x24c>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	f083 0301 	eor.w	r3, r3, #1
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d005      	beq.n	8005c68 <sync_CRK+0x90>
    {
        delay_off = true;
 8005c5c:	4b71      	ldr	r3, [pc, #452]	; (8005e24 <sync_CRK+0x24c>)
 8005c5e:	2201      	movs	r2, #1
 8005c60:	701a      	strb	r2, [r3, #0]
        delay_counter_CRK = 0;
 8005c62:	4b6e      	ldr	r3, [pc, #440]	; (8005e1c <sync_CRK+0x244>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	601a      	str	r2, [r3, #0]
    }

    if (delay_off == true)
 8005c68:	4b6e      	ldr	r3, [pc, #440]	; (8005e24 <sync_CRK+0x24c>)
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 81b4 	beq.w	8005fda <sync_CRK+0x402>
    {
        if (CRK_synch == true)
 8005c72:	4b6d      	ldr	r3, [pc, #436]	; (8005e28 <sync_CRK+0x250>)
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 8162 	beq.w	8005f40 <sync_CRK+0x368>
        {
            // Teeth Counter CRK
            if ((teeth_count_CRK < number_teeth_between_gaps))
 8005c7c:	4b6b      	ldr	r3, [pc, #428]	; (8005e2c <sync_CRK+0x254>)
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	4b6b      	ldr	r3, [pc, #428]	; (8005e30 <sync_CRK+0x258>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d20a      	bcs.n	8005c9e <sync_CRK+0xc6>
                // 360CRK for one gap; 180 for two gaps; 120 for three gaps
                // test
                // teeth_count_CRK++;

                // 720CRK for CAM CRK synchronization
                teeth_count_CAM_CRK_synch++;
 8005c88:	4b6a      	ldr	r3, [pc, #424]	; (8005e34 <sync_CRK+0x25c>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	4a69      	ldr	r2, [pc, #420]	; (8005e34 <sync_CRK+0x25c>)
 8005c90:	6013      	str	r3, [r2, #0]
                teeth_count_CAM_CRK_synch_ahead++;
 8005c92:	4b69      	ldr	r3, [pc, #420]	; (8005e38 <sync_CRK+0x260>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	3301      	adds	r3, #1
 8005c98:	4a67      	ldr	r2, [pc, #412]	; (8005e38 <sync_CRK+0x260>)
 8005c9a:	6013      	str	r3, [r2, #0]
 8005c9c:	e0e3      	b.n	8005e66 <sync_CRK+0x28e>
            else
            {
                // test
                // teeth_count_CRK = 1;

                if (segment_counter_CRK == number_segments_CRK && (CAM_CRK_synch_status == true && CAM_CRK_synch_status_ahead == true))
 8005c9e:	4b67      	ldr	r3, [pc, #412]	; (8005e3c <sync_CRK+0x264>)
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	4b67      	ldr	r3, [pc, #412]	; (8005e40 <sync_CRK+0x268>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d163      	bne.n	8005d72 <sync_CRK+0x19a>
 8005caa:	4b66      	ldr	r3, [pc, #408]	; (8005e44 <sync_CRK+0x26c>)
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d05f      	beq.n	8005d72 <sync_CRK+0x19a>
 8005cb2:	4b65      	ldr	r3, [pc, #404]	; (8005e48 <sync_CRK+0x270>)
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d05b      	beq.n	8005d72 <sync_CRK+0x19a>
                {

                    if (shift_counter_CRK == number_gap - 1)
 8005cba:	4b64      	ldr	r3, [pc, #400]	; (8005e4c <sync_CRK+0x274>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	4b63      	ldr	r3, [pc, #396]	; (8005e50 <sync_CRK+0x278>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d10e      	bne.n	8005ce8 <sync_CRK+0x110>
                    {
                        shift_counter_CRK = 0;
 8005cca:	4b61      	ldr	r3, [pc, #388]	; (8005e50 <sync_CRK+0x278>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]

                        teeth_count_CAM_CRK_synch = 1;
 8005cd0:	4b58      	ldr	r3, [pc, #352]	; (8005e34 <sync_CRK+0x25c>)
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	601a      	str	r2, [r3, #0]
                        teeth_count_CAM_CRK_synch_ahead = 1 + number_teeth_between_gaps + number_miss_teeth;
 8005cd6:	4b56      	ldr	r3, [pc, #344]	; (8005e30 <sync_CRK+0x258>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a5e      	ldr	r2, [pc, #376]	; (8005e54 <sync_CRK+0x27c>)
 8005cdc:	6812      	ldr	r2, [r2, #0]
 8005cde:	4413      	add	r3, r2
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	4a55      	ldr	r2, [pc, #340]	; (8005e38 <sync_CRK+0x260>)
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	e004      	b.n	8005cf2 <sync_CRK+0x11a>
                    }
                    else
                    {
                        shift_counter_CRK++;
 8005ce8:	4b59      	ldr	r3, [pc, #356]	; (8005e50 <sync_CRK+0x278>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	3301      	adds	r3, #1
 8005cee:	4a58      	ldr	r2, [pc, #352]	; (8005e50 <sync_CRK+0x278>)
 8005cf0:	6013      	str	r3, [r2, #0]
                    }

                    if (shift_counter_CRK == 1)
 8005cf2:	4b57      	ldr	r3, [pc, #348]	; (8005e50 <sync_CRK+0x278>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d118      	bne.n	8005d2c <sync_CRK+0x154>
                    {
                        teeth_count_CAM_CRK_synch = 2 * number_teeth_between_gaps + 2 * number_miss_teeth + 1;
 8005cfa:	4b4d      	ldr	r3, [pc, #308]	; (8005e30 <sync_CRK+0x258>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	005b      	lsls	r3, r3, #1
 8005d00:	4a54      	ldr	r2, [pc, #336]	; (8005e54 <sync_CRK+0x27c>)
 8005d02:	6812      	ldr	r2, [r2, #0]
 8005d04:	0052      	lsls	r2, r2, #1
 8005d06:	4413      	add	r3, r2
 8005d08:	3301      	adds	r3, #1
 8005d0a:	4a4a      	ldr	r2, [pc, #296]	; (8005e34 <sync_CRK+0x25c>)
 8005d0c:	6013      	str	r3, [r2, #0]
                        teeth_count_CAM_CRK_synch_ahead = 3 * number_teeth_between_gaps + 3 * number_miss_teeth + 1;
 8005d0e:	4b48      	ldr	r3, [pc, #288]	; (8005e30 <sync_CRK+0x258>)
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	4613      	mov	r3, r2
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	1899      	adds	r1, r3, r2
 8005d18:	4b4e      	ldr	r3, [pc, #312]	; (8005e54 <sync_CRK+0x27c>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	005b      	lsls	r3, r3, #1
 8005d20:	4413      	add	r3, r2
 8005d22:	440b      	add	r3, r1
 8005d24:	3301      	adds	r3, #1
 8005d26:	4a44      	ldr	r2, [pc, #272]	; (8005e38 <sync_CRK+0x260>)
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	e01b      	b.n	8005d64 <sync_CRK+0x18c>
                    }
                    else if (shift_counter_CRK == 2)
 8005d2c:	4b48      	ldr	r3, [pc, #288]	; (8005e50 <sync_CRK+0x278>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d117      	bne.n	8005d64 <sync_CRK+0x18c>
                    {
                        teeth_count_CAM_CRK_synch = 4 * number_teeth_between_gaps + 4 * number_miss_teeth + 1;
 8005d34:	4b3e      	ldr	r3, [pc, #248]	; (8005e30 <sync_CRK+0x258>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	4a46      	ldr	r2, [pc, #280]	; (8005e54 <sync_CRK+0x27c>)
 8005d3c:	6812      	ldr	r2, [r2, #0]
 8005d3e:	0092      	lsls	r2, r2, #2
 8005d40:	4413      	add	r3, r2
 8005d42:	3301      	adds	r3, #1
 8005d44:	4a3b      	ldr	r2, [pc, #236]	; (8005e34 <sync_CRK+0x25c>)
 8005d46:	6013      	str	r3, [r2, #0]
                        teeth_count_CAM_CRK_synch_ahead = 5 * number_teeth_between_gaps + 5 * number_miss_teeth + 1;
 8005d48:	4b39      	ldr	r3, [pc, #228]	; (8005e30 <sync_CRK+0x258>)
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	1899      	adds	r1, r3, r2
 8005d52:	4b40      	ldr	r3, [pc, #256]	; (8005e54 <sync_CRK+0x27c>)
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	4613      	mov	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4413      	add	r3, r2
 8005d5c:	440b      	add	r3, r1
 8005d5e:	3301      	adds	r3, #1
 8005d60:	4a35      	ldr	r2, [pc, #212]	; (8005e38 <sync_CRK+0x260>)
 8005d62:	6013      	str	r3, [r2, #0]
                    }

                    CAM_CRK_synch_status = false;
 8005d64:	4b37      	ldr	r3, [pc, #220]	; (8005e44 <sync_CRK+0x26c>)
 8005d66:	2200      	movs	r2, #0
 8005d68:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_status_ahead = false;
 8005d6a:	4b37      	ldr	r3, [pc, #220]	; (8005e48 <sync_CRK+0x270>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	701a      	strb	r2, [r3, #0]
 8005d70:	e03f      	b.n	8005df2 <sync_CRK+0x21a>
                }
                else
                {
                    // counter 1
                    if (teeth_count_CAM_CRK_synch == (number_teeth_CRK + number_real_teeth))
 8005d72:	4b39      	ldr	r3, [pc, #228]	; (8005e58 <sync_CRK+0x280>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	461a      	mov	r2, r3
 8005d78:	4b38      	ldr	r3, [pc, #224]	; (8005e5c <sync_CRK+0x284>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	441a      	add	r2, r3
 8005d7e:	4b2d      	ldr	r3, [pc, #180]	; (8005e34 <sync_CRK+0x25c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d103      	bne.n	8005d8e <sync_CRK+0x1b6>
                    {
                        teeth_count_CAM_CRK_synch = 1;
 8005d86:	4b2b      	ldr	r3, [pc, #172]	; (8005e34 <sync_CRK+0x25c>)
 8005d88:	2201      	movs	r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	e011      	b.n	8005db2 <sync_CRK+0x1da>
                    }
                    else if (teeth_count_CAM_CRK_synch < (number_teeth_CRK + number_real_teeth))
 8005d8e:	4b32      	ldr	r3, [pc, #200]	; (8005e58 <sync_CRK+0x280>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	461a      	mov	r2, r3
 8005d94:	4b31      	ldr	r3, [pc, #196]	; (8005e5c <sync_CRK+0x284>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	441a      	add	r2, r3
 8005d9a:	4b26      	ldr	r3, [pc, #152]	; (8005e34 <sync_CRK+0x25c>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d907      	bls.n	8005db2 <sync_CRK+0x1da>
                    {
                        teeth_count_CAM_CRK_synch = teeth_count_CAM_CRK_synch + number_miss_teeth + 1;
 8005da2:	4b24      	ldr	r3, [pc, #144]	; (8005e34 <sync_CRK+0x25c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a2b      	ldr	r2, [pc, #172]	; (8005e54 <sync_CRK+0x27c>)
 8005da8:	6812      	ldr	r2, [r2, #0]
 8005daa:	4413      	add	r3, r2
 8005dac:	3301      	adds	r3, #1
 8005dae:	4a21      	ldr	r2, [pc, #132]	; (8005e34 <sync_CRK+0x25c>)
 8005db0:	6013      	str	r3, [r2, #0]
                    }

                    // counter 2
                    if (teeth_count_CAM_CRK_synch_ahead == (number_teeth_CRK + number_real_teeth))
 8005db2:	4b29      	ldr	r3, [pc, #164]	; (8005e58 <sync_CRK+0x280>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	461a      	mov	r2, r3
 8005db8:	4b28      	ldr	r3, [pc, #160]	; (8005e5c <sync_CRK+0x284>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	441a      	add	r2, r3
 8005dbe:	4b1e      	ldr	r3, [pc, #120]	; (8005e38 <sync_CRK+0x260>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d103      	bne.n	8005dce <sync_CRK+0x1f6>
                    {
                        teeth_count_CAM_CRK_synch_ahead = 1;
 8005dc6:	4b1c      	ldr	r3, [pc, #112]	; (8005e38 <sync_CRK+0x260>)
 8005dc8:	2201      	movs	r2, #1
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	e011      	b.n	8005df2 <sync_CRK+0x21a>
                    }
                    else if (teeth_count_CAM_CRK_synch_ahead < (number_teeth_CRK + number_real_teeth))
 8005dce:	4b22      	ldr	r3, [pc, #136]	; (8005e58 <sync_CRK+0x280>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	4b21      	ldr	r3, [pc, #132]	; (8005e5c <sync_CRK+0x284>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	441a      	add	r2, r3
 8005dda:	4b17      	ldr	r3, [pc, #92]	; (8005e38 <sync_CRK+0x260>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d907      	bls.n	8005df2 <sync_CRK+0x21a>
                    {
                        teeth_count_CAM_CRK_synch_ahead = teeth_count_CAM_CRK_synch_ahead + number_miss_teeth + 1;
 8005de2:	4b15      	ldr	r3, [pc, #84]	; (8005e38 <sync_CRK+0x260>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a1b      	ldr	r2, [pc, #108]	; (8005e54 <sync_CRK+0x27c>)
 8005de8:	6812      	ldr	r2, [r2, #0]
 8005dea:	4413      	add	r3, r2
 8005dec:	3301      	adds	r3, #1
 8005dee:	4a12      	ldr	r2, [pc, #72]	; (8005e38 <sync_CRK+0x260>)
 8005df0:	6013      	str	r3, [r2, #0]
                    }
                }

                if (segment_counter_CRK < number_segments_CRK)
 8005df2:	4b12      	ldr	r3, [pc, #72]	; (8005e3c <sync_CRK+0x264>)
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	4b12      	ldr	r3, [pc, #72]	; (8005e40 <sync_CRK+0x268>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d230      	bcs.n	8005e60 <sync_CRK+0x288>
                {
                    segment_counter_CRK++;
 8005dfe:	4b0f      	ldr	r3, [pc, #60]	; (8005e3c <sync_CRK+0x264>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3301      	adds	r3, #1
 8005e04:	4a0d      	ldr	r2, [pc, #52]	; (8005e3c <sync_CRK+0x264>)
 8005e06:	6013      	str	r3, [r2, #0]
 8005e08:	e02d      	b.n	8005e66 <sync_CRK+0x28e>
 8005e0a:	bf00      	nop
 8005e0c:	20000294 	.word	0x20000294
 8005e10:	20000004 	.word	0x20000004
 8005e14:	200002a5 	.word	0x200002a5
 8005e18:	20000660 	.word	0x20000660
 8005e1c:	20000284 	.word	0x20000284
 8005e20:	20000000 	.word	0x20000000
 8005e24:	200002a2 	.word	0x200002a2
 8005e28:	200002a0 	.word	0x200002a0
 8005e2c:	20000270 	.word	0x20000270
 8005e30:	20000280 	.word	0x20000280
 8005e34:	20000274 	.word	0x20000274
 8005e38:	20000278 	.word	0x20000278
 8005e3c:	20000288 	.word	0x20000288
 8005e40:	2000028c 	.word	0x2000028c
 8005e44:	20000652 	.word	0x20000652
 8005e48:	20000653 	.word	0x20000653
 8005e4c:	20000234 	.word	0x20000234
 8005e50:	20000290 	.word	0x20000290
 8005e54:	20000230 	.word	0x20000230
 8005e58:	2000022c 	.word	0x2000022c
 8005e5c:	2000027c 	.word	0x2000027c
                }
                else
                {
                    segment_counter_CRK = 1;
 8005e60:	4b60      	ldr	r3, [pc, #384]	; (8005fe4 <sync_CRK+0x40c>)
 8005e62:	2201      	movs	r2, #1
 8005e64:	601a      	str	r2, [r3, #0]
                }
            }

            // Check reference gap in specified range
            if (teeth_count_CRK == 2)
 8005e66:	4b60      	ldr	r3, [pc, #384]	; (8005fe8 <sync_CRK+0x410>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	f040 80a3 	bne.w	8005fb6 <sync_CRK+0x3de>
            {
                // if(!(gap_ratio_CRK_VLD < ((double)(T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(double)(T_TOOTH_RAW_2 * T_TOOTH_RAW))))
                // if(!(3 < ((T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(T_TOOTH_RAW_2 * T_TOOTH_RAW))))
                if (T_TOOTH_RAW_1 < T_TOOTH_RAW * 2)
 8005e70:	4b5e      	ldr	r3, [pc, #376]	; (8005fec <sync_CRK+0x414>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	005a      	lsls	r2, r3, #1
 8005e76:	4b5e      	ldr	r3, [pc, #376]	; (8005ff0 <sync_CRK+0x418>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	f240 809b 	bls.w	8005fb6 <sync_CRK+0x3de>
                // if(!(3 < ((pow(T_TOOTH_RAW_1))/(T_TOOTH_RAW_2 * T_TOOTH_RAW))))
                {
                    CRK_synch = false;
 8005e80:	4b5c      	ldr	r3, [pc, #368]	; (8005ff4 <sync_CRK+0x41c>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	701a      	strb	r2, [r3, #0]

                    CRK_synch_temp = false;
 8005e86:	4b5c      	ldr	r3, [pc, #368]	; (8005ff8 <sync_CRK+0x420>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	701a      	strb	r2, [r3, #0]

                    // Send CRK-sycnhronization status
                    uint8_t msg_CRK_synchronisation_lost = message[4];
 8005e8c:	4b5b      	ldr	r3, [pc, #364]	; (8005ffc <sync_CRK+0x424>)
 8005e8e:	791b      	ldrb	r3, [r3, #4]
 8005e90:	71fb      	strb	r3, [r7, #7]
                    HAL_USART_Transmit_IT(&husart1, &msg_CRK_synchronisation_lost, 1);
 8005e92:	1dfb      	adds	r3, r7, #7
 8005e94:	2201      	movs	r2, #1
 8005e96:	4619      	mov	r1, r3
 8005e98:	4859      	ldr	r0, [pc, #356]	; (8006000 <sync_CRK+0x428>)
 8005e9a:	f7fd fd38 	bl	800390e <HAL_USART_Transmit_IT>

                    CRK_CAM_synch[0] = false;
 8005e9e:	4b59      	ldr	r3, [pc, #356]	; (8006004 <sync_CRK+0x42c>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	701a      	strb	r2, [r3, #0]
                    CRK_CAM_synch[1] = false;
 8005ea4:	4b57      	ldr	r3, [pc, #348]	; (8006004 <sync_CRK+0x42c>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	705a      	strb	r2, [r3, #1]

                    // Send CRK_CAM-sycnhronization status
                    uint8_t msg_CAM_CRK_synchronisation_lost = message[6];
 8005eaa:	4b54      	ldr	r3, [pc, #336]	; (8005ffc <sync_CRK+0x424>)
 8005eac:	799b      	ldrb	r3, [r3, #6]
 8005eae:	71bb      	strb	r3, [r7, #6]
                    HAL_USART_Transmit_IT(&husart1, &msg_CAM_CRK_synchronisation_lost , 1);
 8005eb0:	1dbb      	adds	r3, r7, #6
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4852      	ldr	r0, [pc, #328]	; (8006000 <sync_CRK+0x428>)
 8005eb8:	f7fd fd29 	bl	800390e <HAL_USART_Transmit_IT>

                    // Reset actual failure scenarios
                    failure_synch_reset(failure_identify);
 8005ebc:	4b52      	ldr	r3, [pc, #328]	; (8006008 <sync_CRK+0x430>)
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7ff fe1b 	bl	8005afc <failure_synch_reset>

                    edge_position_counter_CAM[0] = 0;
 8005ec6:	4b51      	ldr	r3, [pc, #324]	; (800600c <sync_CRK+0x434>)
 8005ec8:	2200      	movs	r2, #0
 8005eca:	601a      	str	r2, [r3, #0]
                    edge_validation_counter_CAM[0] = 0;
 8005ecc:	4b50      	ldr	r3, [pc, #320]	; (8006010 <sync_CRK+0x438>)
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
                    former_edge_position_CAM[0] = 0;
 8005ed2:	4b50      	ldr	r3, [pc, #320]	; (8006014 <sync_CRK+0x43c>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
                    edge_position_counter_CAM_ahead[0] = 0;
 8005ed8:	4b4f      	ldr	r3, [pc, #316]	; (8006018 <sync_CRK+0x440>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	601a      	str	r2, [r3, #0]
                    edge_validation_counter_CAM_ahead[0] = 0;
 8005ede:	4b4f      	ldr	r3, [pc, #316]	; (800601c <sync_CRK+0x444>)
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	601a      	str	r2, [r3, #0]
                    former_edge_position_CAM_ahead[0] = 0;
 8005ee4:	4b4e      	ldr	r3, [pc, #312]	; (8006020 <sync_CRK+0x448>)
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	601a      	str	r2, [r3, #0]

                    edge_position_counter_CAM[1] = 0;
 8005eea:	4b48      	ldr	r3, [pc, #288]	; (800600c <sync_CRK+0x434>)
 8005eec:	2200      	movs	r2, #0
 8005eee:	605a      	str	r2, [r3, #4]
                    edge_validation_counter_CAM[1] = 0;
 8005ef0:	4b47      	ldr	r3, [pc, #284]	; (8006010 <sync_CRK+0x438>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	605a      	str	r2, [r3, #4]
                    former_edge_position_CAM[1] = 0;
 8005ef6:	4b47      	ldr	r3, [pc, #284]	; (8006014 <sync_CRK+0x43c>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	605a      	str	r2, [r3, #4]
                    edge_position_counter_CAM_ahead[1] = 0;
 8005efc:	4b46      	ldr	r3, [pc, #280]	; (8006018 <sync_CRK+0x440>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	605a      	str	r2, [r3, #4]
                    edge_validation_counter_CAM_ahead[1] = 0;
 8005f02:	4b46      	ldr	r3, [pc, #280]	; (800601c <sync_CRK+0x444>)
 8005f04:	2200      	movs	r2, #0
 8005f06:	605a      	str	r2, [r3, #4]
                    former_edge_position_CAM_ahead[1] = 0;
 8005f08:	4b45      	ldr	r3, [pc, #276]	; (8006020 <sync_CRK+0x448>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	605a      	str	r2, [r3, #4]

                    CAM_CRK_synch_status = false;
 8005f0e:	4b45      	ldr	r3, [pc, #276]	; (8006024 <sync_CRK+0x44c>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_status_ahead = false;
 8005f14:	4b44      	ldr	r3, [pc, #272]	; (8006028 <sync_CRK+0x450>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_ahead[0] = false;
 8005f1a:	4b44      	ldr	r3, [pc, #272]	; (800602c <sync_CRK+0x454>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_ahead[1] = false;
 8005f20:	4b42      	ldr	r3, [pc, #264]	; (800602c <sync_CRK+0x454>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	705a      	strb	r2, [r3, #1]
                    shift_counter_CRK = 0;
 8005f26:	4b42      	ldr	r3, [pc, #264]	; (8006030 <sync_CRK+0x458>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
                    teeth_count_CRK = 0;
 8005f2c:	4b2e      	ldr	r3, [pc, #184]	; (8005fe8 <sync_CRK+0x410>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch = 0;
 8005f32:	4b40      	ldr	r3, [pc, #256]	; (8006034 <sync_CRK+0x45c>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch_ahead = 0;
 8005f38:	4b3f      	ldr	r3, [pc, #252]	; (8006038 <sync_CRK+0x460>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	601a      	str	r2, [r3, #0]
 8005f3e:	e03a      	b.n	8005fb6 <sync_CRK+0x3de>
            }
        } // CRK_synch == true - END
        else
        {
            // Check reference gap for the first time
            if (synch_times_valid)
 8005f40:	4b3e      	ldr	r3, [pc, #248]	; (800603c <sync_CRK+0x464>)
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d036      	beq.n	8005fb6 <sync_CRK+0x3de>
            {
                // if(CRK_synch_temp == true && gap_ratio_CRK_VLD < ((double)(T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(double)(T_TOOTH_RAW_2 * T_TOOTH_RAW)))
                // if(CRK_synch_temp == true && 3 < ((T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(T_TOOTH_RAW_2 * T_TOOTH_RAW)))
                if (CRK_synch_temp == true && (T_TOOTH_RAW_2 < T_TOOTH_RAW_1 * 2))
 8005f48:	4b2b      	ldr	r3, [pc, #172]	; (8005ff8 <sync_CRK+0x420>)
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d024      	beq.n	8005f9a <sync_CRK+0x3c2>
 8005f50:	4b27      	ldr	r3, [pc, #156]	; (8005ff0 <sync_CRK+0x418>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	005a      	lsls	r2, r3, #1
 8005f56:	4b3a      	ldr	r3, [pc, #232]	; (8006040 <sync_CRK+0x468>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d91d      	bls.n	8005f9a <sync_CRK+0x3c2>
                {
                    teeth_count_CRK = 2;
 8005f5e:	4b22      	ldr	r3, [pc, #136]	; (8005fe8 <sync_CRK+0x410>)
 8005f60:	2202      	movs	r2, #2
 8005f62:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch = 2;
 8005f64:	4b33      	ldr	r3, [pc, #204]	; (8006034 <sync_CRK+0x45c>)
 8005f66:	2202      	movs	r2, #2
 8005f68:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch_ahead = 2 + number_teeth_between_gaps + number_miss_teeth;
 8005f6a:	4b36      	ldr	r3, [pc, #216]	; (8006044 <sync_CRK+0x46c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a36      	ldr	r2, [pc, #216]	; (8006048 <sync_CRK+0x470>)
 8005f70:	6812      	ldr	r2, [r2, #0]
 8005f72:	4413      	add	r3, r2
 8005f74:	3302      	adds	r3, #2
 8005f76:	4a30      	ldr	r2, [pc, #192]	; (8006038 <sync_CRK+0x460>)
 8005f78:	6013      	str	r3, [r2, #0]
                    segment_counter_CRK = 1;
 8005f7a:	4b1a      	ldr	r3, [pc, #104]	; (8005fe4 <sync_CRK+0x40c>)
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]
                    CRK_synch = true;
 8005f80:	4b1c      	ldr	r3, [pc, #112]	; (8005ff4 <sync_CRK+0x41c>)
 8005f82:	2201      	movs	r2, #1
 8005f84:	701a      	strb	r2, [r3, #0]

                    // Send CRK-sycnhronization status
                    uint8_t msg_CRK_synchronisation_ready = message[3];
 8005f86:	4b1d      	ldr	r3, [pc, #116]	; (8005ffc <sync_CRK+0x424>)
 8005f88:	78db      	ldrb	r3, [r3, #3]
 8005f8a:	717b      	strb	r3, [r7, #5]
                    HAL_USART_Transmit_IT(&husart1, &msg_CRK_synchronisation_ready, 1);
 8005f8c:	1d7b      	adds	r3, r7, #5
 8005f8e:	2201      	movs	r2, #1
 8005f90:	4619      	mov	r1, r3
 8005f92:	481b      	ldr	r0, [pc, #108]	; (8006000 <sync_CRK+0x428>)
 8005f94:	f7fd fcbb 	bl	800390e <HAL_USART_Transmit_IT>
                {
 8005f98:	e002      	b.n	8005fa0 <sync_CRK+0x3c8>
                }
                else
                {
                    CRK_synch_temp = false;
 8005f9a:	4b17      	ldr	r3, [pc, #92]	; (8005ff8 <sync_CRK+0x420>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	701a      	strb	r2, [r3, #0]
                }

                // if(gap_ratio_CRK_DET < ((double)(T_TOOTH_RAW/T_TOOTH_RAW_1)))
                if (2 < ((T_TOOTH_RAW / T_TOOTH_RAW_1)))
 8005fa0:	4b12      	ldr	r3, [pc, #72]	; (8005fec <sync_CRK+0x414>)
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	4b12      	ldr	r3, [pc, #72]	; (8005ff0 <sync_CRK+0x418>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d902      	bls.n	8005fb6 <sync_CRK+0x3de>
                {
                    CRK_synch_temp = true;
 8005fb0:	4b11      	ldr	r3, [pc, #68]	; (8005ff8 <sync_CRK+0x420>)
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // set former tooth times
        T_TOOTH_RAW_2 = T_TOOTH_RAW_1;
 8005fb6:	4b0e      	ldr	r3, [pc, #56]	; (8005ff0 <sync_CRK+0x418>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a21      	ldr	r2, [pc, #132]	; (8006040 <sync_CRK+0x468>)
 8005fbc:	6013      	str	r3, [r2, #0]
        T_TOOTH_RAW_1 = T_TOOTH_RAW;
 8005fbe:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <sync_CRK+0x414>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a0b      	ldr	r2, [pc, #44]	; (8005ff0 <sync_CRK+0x418>)
 8005fc4:	6013      	str	r3, [r2, #0]

        if (synch_times_valid == false)
 8005fc6:	4b1d      	ldr	r3, [pc, #116]	; (800603c <sync_CRK+0x464>)
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	f083 0301 	eor.w	r3, r3, #1
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d002      	beq.n	8005fda <sync_CRK+0x402>
        {
            synch_times_valid = true;
 8005fd4:	4b19      	ldr	r3, [pc, #100]	; (800603c <sync_CRK+0x464>)
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	701a      	strb	r2, [r3, #0]
        }

    } // delay_off == true - END
}
 8005fda:	bf00      	nop
 8005fdc:	3708      	adds	r7, #8
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20000288 	.word	0x20000288
 8005fe8:	20000270 	.word	0x20000270
 8005fec:	20000264 	.word	0x20000264
 8005ff0:	20000260 	.word	0x20000260
 8005ff4:	200002a0 	.word	0x200002a0
 8005ff8:	200002a1 	.word	0x200002a1
 8005ffc:	20000020 	.word	0x20000020
 8006000:	20000aac 	.word	0x20000aac
 8006004:	2000065c 	.word	0x2000065c
 8006008:	2000000c 	.word	0x2000000c
 800600c:	200005f8 	.word	0x200005f8
 8006010:	200005f0 	.word	0x200005f0
 8006014:	20000600 	.word	0x20000600
 8006018:	20000610 	.word	0x20000610
 800601c:	20000608 	.word	0x20000608
 8006020:	20000618 	.word	0x20000618
 8006024:	20000652 	.word	0x20000652
 8006028:	20000653 	.word	0x20000653
 800602c:	20000654 	.word	0x20000654
 8006030:	20000290 	.word	0x20000290
 8006034:	20000274 	.word	0x20000274
 8006038:	20000278 	.word	0x20000278
 800603c:	200002a6 	.word	0x200002a6
 8006040:	2000025c 	.word	0x2000025c
 8006044:	20000280 	.word	0x20000280
 8006048:	20000230 	.word	0x20000230

0800604c <sync_CAM_CRK>:

// ## CAM_CRK Synchronisation
void sync_CAM_CRK(int camId)
{
 800604c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006050:	b096      	sub	sp, #88	; 0x58
 8006052:	af00      	add	r7, sp, #0
 8006054:	6178      	str	r0, [r7, #20]
    // increase CAM edges counter
    if (CAM_tolerance_switch[camId] == false)
 8006056:	4a89      	ldr	r2, [pc, #548]	; (800627c <sync_CAM_CRK+0x230>)
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	4413      	add	r3, r2
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	f083 0301 	eor.w	r3, r3, #1
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <sync_CAM_CRK+0x2e>
    {
        edge_count_CAM[camId]++;
 8006068:	4a85      	ldr	r2, [pc, #532]	; (8006280 <sync_CAM_CRK+0x234>)
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	4983      	ldr	r1, [pc, #524]	; (8006280 <sync_CAM_CRK+0x234>)
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }

    // change tolerance window for CAM/CRK synchronization when the edge counter has achieved the defined maximum(10)
    if (edge_count_CAM[camId] > 10)
 800607a:	4a81      	ldr	r2, [pc, #516]	; (8006280 <sync_CAM_CRK+0x234>)
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006082:	2b0a      	cmp	r3, #10
 8006084:	d91a      	bls.n	80060bc <sync_CAM_CRK+0x70>
    {
        CAM_tolerance_switch[camId] = true;
 8006086:	4a7d      	ldr	r2, [pc, #500]	; (800627c <sync_CAM_CRK+0x230>)
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	4413      	add	r3, r2
 800608c:	2201      	movs	r2, #1
 800608e:	701a      	strb	r2, [r3, #0]
        edge_count_CAM[camId] = 0;
 8006090:	4a7b      	ldr	r2, [pc, #492]	; (8006280 <sync_CAM_CRK+0x234>)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2100      	movs	r1, #0
 8006096:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        tolerance_window_CAM[camId] = 2.0 * revolution_CRK; // was 1
 800609a:	4b7a      	ldr	r3, [pc, #488]	; (8006284 <sync_CAM_CRK+0x238>)
 800609c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80060a0:	4602      	mov	r2, r0
 80060a2:	460b      	mov	r3, r1
 80060a4:	f7fa f862 	bl	800016c <__adddf3>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4610      	mov	r0, r2
 80060ae:	4619      	mov	r1, r3
 80060b0:	4a75      	ldr	r2, [pc, #468]	; (8006288 <sync_CAM_CRK+0x23c>)
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	4413      	add	r3, r2
 80060b8:	e9c3 0100 	strd	r0, r1, [r3]
    }

    // execute CAM_CRK synchronization if CRK synchronization is done
    if (CRK_synch == true)
 80060bc:	4b73      	ldr	r3, [pc, #460]	; (800628c <sync_CAM_CRK+0x240>)
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 838a 	beq.w	80067da <sync_CAM_CRK+0x78e>
    {
        if (CRK_CAM_synch[camId] == false) // CAM_CRK synchronization
 80060c6:	4a72      	ldr	r2, [pc, #456]	; (8006290 <sync_CAM_CRK+0x244>)
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	4413      	add	r3, r2
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	f083 0301 	eor.w	r3, r3, #1
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 8380 	beq.w	80067da <sync_CAM_CRK+0x78e>
        {
            // CAM_CRK_synch_ahead[camId] = true;
            // CAM_CRK_synch_set(camId);

            // CAM_CRK synchronization for both active edges(falling edge)
            if (CAM_signal[camId] == false && active_CAM_edges[camId] == 'b')
 80060da:	4a6e      	ldr	r2, [pc, #440]	; (8006294 <sync_CAM_CRK+0x248>)
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	4413      	add	r3, r2
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	f083 0301 	eor.w	r3, r3, #1
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 8193 	beq.w	8006414 <sync_CAM_CRK+0x3c8>
 80060ee:	4a6a      	ldr	r2, [pc, #424]	; (8006298 <sync_CAM_CRK+0x24c>)
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	4413      	add	r3, r2
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	2b62      	cmp	r3, #98	; 0x62
 80060f8:	f040 818c 	bne.w	8006414 <sync_CAM_CRK+0x3c8>
            {
                gap_to_edge_calculation();
 80060fc:	f000 fe10 	bl	8006d20 <gap_to_edge_calculation>

                double difference;
                double difference_ahead;

                // counter 2
                for (j = 0; j < number_teeth_CAM[camId] * 2; j += 2)
 8006100:	2300      	movs	r3, #0
 8006102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006104:	e0a3      	b.n	800624e <sync_CAM_CRK+0x202>
                {

                    difference_ahead = distance_gap_to_CAM_edge[camId][j] - gap_to_edge_ahead;
 8006106:	4965      	ldr	r1, [pc, #404]	; (800629c <sync_CAM_CRK+0x250>)
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	4613      	mov	r3, r2
 800610c:	005b      	lsls	r3, r3, #1
 800610e:	4413      	add	r3, r2
 8006110:	00db      	lsls	r3, r3, #3
 8006112:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006114:	4413      	add	r3, r2
 8006116:	00db      	lsls	r3, r3, #3
 8006118:	440b      	add	r3, r1
 800611a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800611e:	4b60      	ldr	r3, [pc, #384]	; (80062a0 <sync_CAM_CRK+0x254>)
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	f7fa f820 	bl	8000168 <__aeabi_dsub>
 8006128:	4602      	mov	r2, r0
 800612a:	460b      	mov	r3, r1
 800612c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

                    if ((difference_ahead < tolerance_window_CAM[camId]) && (difference_ahead > -tolerance_window_CAM[camId]))
 8006130:	4a55      	ldr	r2, [pc, #340]	; (8006288 <sync_CAM_CRK+0x23c>)
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	00db      	lsls	r3, r3, #3
 8006136:	4413      	add	r3, r2
 8006138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006140:	f7fa fc3c 	bl	80009bc <__aeabi_dcmplt>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d072      	beq.n	8006230 <sync_CAM_CRK+0x1e4>
 800614a:	4a4f      	ldr	r2, [pc, #316]	; (8006288 <sync_CAM_CRK+0x23c>)
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	00db      	lsls	r3, r3, #3
 8006150:	4413      	add	r3, r2
 8006152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006156:	4614      	mov	r4, r2
 8006158:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800615c:	4622      	mov	r2, r4
 800615e:	462b      	mov	r3, r5
 8006160:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006164:	f7fa fc48 	bl	80009f8 <__aeabi_dcmpgt>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d060      	beq.n	8006230 <sync_CAM_CRK+0x1e4>
                    {
                        edge_position_counter_CAM_ahead[camId] = j + 1;
 800616e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006170:	3301      	adds	r3, #1
 8006172:	4619      	mov	r1, r3
 8006174:	4a4b      	ldr	r2, [pc, #300]	; (80062a4 <sync_CAM_CRK+0x258>)
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if ((edge_validation_counter_CAM_ahead[camId] == number_teeth_CAM[camId] * 2) && (edge_position_counter_CAM_ahead[camId] == 1) && (former_edge_position_CAM_ahead[camId] == (number_teeth_CAM[camId] * 2)))
 800617c:	4a4a      	ldr	r2, [pc, #296]	; (80062a8 <sync_CAM_CRK+0x25c>)
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006184:	4949      	ldr	r1, [pc, #292]	; (80062ac <sync_CAM_CRK+0x260>)
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800618c:	0052      	lsls	r2, r2, #1
 800618e:	4293      	cmp	r3, r2
 8006190:	d119      	bne.n	80061c6 <sync_CAM_CRK+0x17a>
 8006192:	4a44      	ldr	r2, [pc, #272]	; (80062a4 <sync_CAM_CRK+0x258>)
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d113      	bne.n	80061c6 <sync_CAM_CRK+0x17a>
 800619e:	4a44      	ldr	r2, [pc, #272]	; (80062b0 <sync_CAM_CRK+0x264>)
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061a6:	4941      	ldr	r1, [pc, #260]	; (80062ac <sync_CAM_CRK+0x260>)
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80061ae:	0052      	lsls	r2, r2, #1
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d108      	bne.n	80061c6 <sync_CAM_CRK+0x17a>
                        {
                            CAM_CRK_synch_ahead[camId] = true;
 80061b4:	4a3f      	ldr	r2, [pc, #252]	; (80062b4 <sync_CAM_CRK+0x268>)
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	4413      	add	r3, r2
 80061ba:	2201      	movs	r2, #1
 80061bc:	701a      	strb	r2, [r3, #0]

                            CAM_CRK_synch_set(camId);
 80061be:	6978      	ldr	r0, [r7, #20]
 80061c0:	f000 fe74 	bl	8006eac <CAM_CRK_synch_set>

                            break;
 80061c4:	e04c      	b.n	8006260 <sync_CAM_CRK+0x214>
                        }

                        if (edge_position_counter_CAM_ahead[camId] == 1)
 80061c6:	4a37      	ldr	r2, [pc, #220]	; (80062a4 <sync_CAM_CRK+0x258>)
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d105      	bne.n	80061de <sync_CAM_CRK+0x192>
                        {
                            edge_validation_counter_CAM_ahead[camId] = 1;
 80061d2:	4a35      	ldr	r2, [pc, #212]	; (80062a8 <sync_CAM_CRK+0x25c>)
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2101      	movs	r1, #1
 80061d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80061dc:	e01f      	b.n	800621e <sync_CAM_CRK+0x1d2>
                        }
                        else if (edge_validation_counter_CAM_ahead[camId] > 0 && (former_edge_position_CAM_ahead[camId] == edge_position_counter_CAM_ahead[camId] - 1) && (edge_validation_counter_CAM_ahead[camId] != 1))
 80061de:	4a32      	ldr	r2, [pc, #200]	; (80062a8 <sync_CAM_CRK+0x25c>)
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d019      	beq.n	800621e <sync_CAM_CRK+0x1d2>
 80061ea:	4a31      	ldr	r2, [pc, #196]	; (80062b0 <sync_CAM_CRK+0x264>)
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80061f2:	492c      	ldr	r1, [pc, #176]	; (80062a4 <sync_CAM_CRK+0x258>)
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80061fa:	3b01      	subs	r3, #1
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d10e      	bne.n	800621e <sync_CAM_CRK+0x1d2>
 8006200:	4a29      	ldr	r2, [pc, #164]	; (80062a8 <sync_CAM_CRK+0x25c>)
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d008      	beq.n	800621e <sync_CAM_CRK+0x1d2>
                        {
                            edge_validation_counter_CAM_ahead[camId]++;
 800620c:	4a26      	ldr	r2, [pc, #152]	; (80062a8 <sync_CAM_CRK+0x25c>)
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006214:	1c5a      	adds	r2, r3, #1
 8006216:	4924      	ldr	r1, [pc, #144]	; (80062a8 <sync_CAM_CRK+0x25c>)
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM_ahead[camId] = edge_position_counter_CAM_ahead[camId];
 800621e:	4a21      	ldr	r2, [pc, #132]	; (80062a4 <sync_CAM_CRK+0x258>)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006226:	4922      	ldr	r1, [pc, #136]	; (80062b0 <sync_CAM_CRK+0x264>)
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 800622e:	e017      	b.n	8006260 <sync_CAM_CRK+0x214>
                    }

                    else if (j == (number_teeth_CAM[camId] * 2 - 2))
 8006230:	4a1e      	ldr	r2, [pc, #120]	; (80062ac <sync_CAM_CRK+0x260>)
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006238:	3b01      	subs	r3, #1
 800623a:	005b      	lsls	r3, r3, #1
 800623c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800623e:	429a      	cmp	r2, r3
 8006240:	d102      	bne.n	8006248 <sync_CAM_CRK+0x1fc>
                    {
                        CAM_CRK_synch_ahead_reset(camId);
 8006242:	6978      	ldr	r0, [r7, #20]
 8006244:	f000 fe0e 	bl	8006e64 <CAM_CRK_synch_ahead_reset>
                for (j = 0; j < number_teeth_CAM[camId] * 2; j += 2)
 8006248:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800624a:	3302      	adds	r3, #2
 800624c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800624e:	4a17      	ldr	r2, [pc, #92]	; (80062ac <sync_CAM_CRK+0x260>)
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006256:	005b      	lsls	r3, r3, #1
 8006258:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800625a:	429a      	cmp	r2, r3
 800625c:	f6ff af53 	blt.w	8006106 <sync_CAM_CRK+0xba>
                    }
                }

                // counter 1
                if (CRK_CAM_synch[camId] == false)
 8006260:	4a0b      	ldr	r2, [pc, #44]	; (8006290 <sync_CAM_CRK+0x244>)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	4413      	add	r3, r2
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	f083 0301 	eor.w	r3, r3, #1
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80d0 	beq.w	8006414 <sync_CAM_CRK+0x3c8>
                {

                    for (i = 0; i < number_teeth_CAM[camId] * 2; i += 2)
 8006274:	2300      	movs	r3, #0
 8006276:	647b      	str	r3, [r7, #68]	; 0x44
 8006278:	e0c3      	b.n	8006402 <sync_CAM_CRK+0x3b6>
 800627a:	bf00      	nop
 800627c:	20000650 	.word	0x20000650
 8006280:	200005e8 	.word	0x200005e8
 8006284:	20000298 	.word	0x20000298
 8006288:	20000640 	.word	0x20000640
 800628c:	200002a0 	.word	0x200002a0
 8006290:	2000065c 	.word	0x2000065c
 8006294:	20000658 	.word	0x20000658
 8006298:	200005d8 	.word	0x200005d8
 800629c:	20000448 	.word	0x20000448
 80062a0:	20000628 	.word	0x20000628
 80062a4:	20000610 	.word	0x20000610
 80062a8:	20000608 	.word	0x20000608
 80062ac:	200002b0 	.word	0x200002b0
 80062b0:	20000618 	.word	0x20000618
 80062b4:	20000654 	.word	0x20000654
                    {
                        difference = distance_gap_to_CAM_edge[camId][i] - gap_to_edge;
 80062b8:	499c      	ldr	r1, [pc, #624]	; (800652c <sync_CAM_CRK+0x4e0>)
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4613      	mov	r3, r2
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	4413      	add	r3, r2
 80062c2:	00db      	lsls	r3, r3, #3
 80062c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062c6:	4413      	add	r3, r2
 80062c8:	00db      	lsls	r3, r3, #3
 80062ca:	440b      	add	r3, r1
 80062cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80062d0:	4b97      	ldr	r3, [pc, #604]	; (8006530 <sync_CAM_CRK+0x4e4>)
 80062d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d6:	f7f9 ff47 	bl	8000168 <__aeabi_dsub>
 80062da:	4602      	mov	r2, r0
 80062dc:	460b      	mov	r3, r1
 80062de:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

                        if ((difference < tolerance_window_CAM[camId]) && (difference > -tolerance_window_CAM[camId]))
 80062e2:	4a94      	ldr	r2, [pc, #592]	; (8006534 <sync_CAM_CRK+0x4e8>)
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	00db      	lsls	r3, r3, #3
 80062e8:	4413      	add	r3, r2
 80062ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ee:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80062f2:	f7fa fb63 	bl	80009bc <__aeabi_dcmplt>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d073      	beq.n	80063e4 <sync_CAM_CRK+0x398>
 80062fc:	4a8d      	ldr	r2, [pc, #564]	; (8006534 <sync_CAM_CRK+0x4e8>)
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	00db      	lsls	r3, r3, #3
 8006302:	4413      	add	r3, r2
 8006304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006308:	60ba      	str	r2, [r7, #8]
 800630a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800630e:	60fb      	str	r3, [r7, #12]
 8006310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006314:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006318:	f7fa fb6e 	bl	80009f8 <__aeabi_dcmpgt>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d060      	beq.n	80063e4 <sync_CAM_CRK+0x398>
                        {
                            edge_position_counter_CAM[camId] = i + 1;
 8006322:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006324:	3301      	adds	r3, #1
 8006326:	4619      	mov	r1, r3
 8006328:	4a83      	ldr	r2, [pc, #524]	; (8006538 <sync_CAM_CRK+0x4ec>)
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                            if ((edge_validation_counter_CAM[camId] == number_teeth_CAM[camId] * 2) && (edge_position_counter_CAM[camId] == 1) && (former_edge_position_CAM[camId] == (number_teeth_CAM[camId] * 2)))
 8006330:	4a82      	ldr	r2, [pc, #520]	; (800653c <sync_CAM_CRK+0x4f0>)
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006338:	4981      	ldr	r1, [pc, #516]	; (8006540 <sync_CAM_CRK+0x4f4>)
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006340:	0052      	lsls	r2, r2, #1
 8006342:	4293      	cmp	r3, r2
 8006344:	d119      	bne.n	800637a <sync_CAM_CRK+0x32e>
 8006346:	4a7c      	ldr	r2, [pc, #496]	; (8006538 <sync_CAM_CRK+0x4ec>)
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800634e:	2b01      	cmp	r3, #1
 8006350:	d113      	bne.n	800637a <sync_CAM_CRK+0x32e>
 8006352:	4a7c      	ldr	r2, [pc, #496]	; (8006544 <sync_CAM_CRK+0x4f8>)
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800635a:	4979      	ldr	r1, [pc, #484]	; (8006540 <sync_CAM_CRK+0x4f4>)
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006362:	0052      	lsls	r2, r2, #1
 8006364:	4293      	cmp	r3, r2
 8006366:	d108      	bne.n	800637a <sync_CAM_CRK+0x32e>
                            {
                                CAM_CRK_synch_ahead[camId] = false;
 8006368:	4a77      	ldr	r2, [pc, #476]	; (8006548 <sync_CAM_CRK+0x4fc>)
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	4413      	add	r3, r2
 800636e:	2200      	movs	r2, #0
 8006370:	701a      	strb	r2, [r3, #0]

                                CAM_CRK_synch_set(camId);
 8006372:	6978      	ldr	r0, [r7, #20]
 8006374:	f000 fd9a 	bl	8006eac <CAM_CRK_synch_set>

                                break;
 8006378:	e04c      	b.n	8006414 <sync_CAM_CRK+0x3c8>
                            }

                            if (edge_position_counter_CAM[camId] == 1)
 800637a:	4a6f      	ldr	r2, [pc, #444]	; (8006538 <sync_CAM_CRK+0x4ec>)
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d105      	bne.n	8006392 <sync_CAM_CRK+0x346>
                            {
                                edge_validation_counter_CAM[camId] = 1;
 8006386:	4a6d      	ldr	r2, [pc, #436]	; (800653c <sync_CAM_CRK+0x4f0>)
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2101      	movs	r1, #1
 800638c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006390:	e01f      	b.n	80063d2 <sync_CAM_CRK+0x386>
                            }
                            else if (edge_validation_counter_CAM[camId] > 0 && (former_edge_position_CAM[camId] == edge_position_counter_CAM[camId] - 1) && (edge_validation_counter_CAM[camId] != 1))
 8006392:	4a6a      	ldr	r2, [pc, #424]	; (800653c <sync_CAM_CRK+0x4f0>)
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d019      	beq.n	80063d2 <sync_CAM_CRK+0x386>
 800639e:	4a69      	ldr	r2, [pc, #420]	; (8006544 <sync_CAM_CRK+0x4f8>)
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80063a6:	4964      	ldr	r1, [pc, #400]	; (8006538 <sync_CAM_CRK+0x4ec>)
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d10e      	bne.n	80063d2 <sync_CAM_CRK+0x386>
 80063b4:	4a61      	ldr	r2, [pc, #388]	; (800653c <sync_CAM_CRK+0x4f0>)
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d008      	beq.n	80063d2 <sync_CAM_CRK+0x386>
                            {
                                edge_validation_counter_CAM[camId]++;
 80063c0:	4a5e      	ldr	r2, [pc, #376]	; (800653c <sync_CAM_CRK+0x4f0>)
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c8:	1c5a      	adds	r2, r3, #1
 80063ca:	495c      	ldr	r1, [pc, #368]	; (800653c <sync_CAM_CRK+0x4f0>)
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                            }

                            former_edge_position_CAM[camId] = edge_position_counter_CAM[camId];
 80063d2:	4a59      	ldr	r2, [pc, #356]	; (8006538 <sync_CAM_CRK+0x4ec>)
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80063da:	495a      	ldr	r1, [pc, #360]	; (8006544 <sync_CAM_CRK+0x4f8>)
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                            break;
 80063e2:	e017      	b.n	8006414 <sync_CAM_CRK+0x3c8>
                        }

                        else if (i == (number_teeth_CAM[camId] * 2 - 2))
 80063e4:	4a56      	ldr	r2, [pc, #344]	; (8006540 <sync_CAM_CRK+0x4f4>)
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063ec:	3b01      	subs	r3, #1
 80063ee:	005b      	lsls	r3, r3, #1
 80063f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d102      	bne.n	80063fc <sync_CAM_CRK+0x3b0>
                        {
                            CAM_CRK_synch_reset(camId);
 80063f6:	6978      	ldr	r0, [r7, #20]
 80063f8:	f000 fd10 	bl	8006e1c <CAM_CRK_synch_reset>
                    for (i = 0; i < number_teeth_CAM[camId] * 2; i += 2)
 80063fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063fe:	3302      	adds	r3, #2
 8006400:	647b      	str	r3, [r7, #68]	; 0x44
 8006402:	4a4f      	ldr	r2, [pc, #316]	; (8006540 <sync_CAM_CRK+0x4f4>)
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800640e:	429a      	cmp	r2, r3
 8006410:	f6ff af52 	blt.w	80062b8 <sync_CAM_CRK+0x26c>
                    }
                }
            }

            // CAM CRK synchronization for both active edges(rising edge)
            if (CAM_signal[camId] == true && active_CAM_edges[camId] == 'b')
 8006414:	4a4d      	ldr	r2, [pc, #308]	; (800654c <sync_CAM_CRK+0x500>)
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	4413      	add	r3, r2
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	f000 8116 	beq.w	800664e <sync_CAM_CRK+0x602>
 8006422:	4a4b      	ldr	r2, [pc, #300]	; (8006550 <sync_CAM_CRK+0x504>)
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	4413      	add	r3, r2
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	2b62      	cmp	r3, #98	; 0x62
 800642c:	f040 810f 	bne.w	800664e <sync_CAM_CRK+0x602>
            {
                gap_to_edge_calculation();
 8006430:	f000 fc76 	bl	8006d20 <gap_to_edge_calculation>

                double difference;
                double difference_ahead;

                // counter 2
                for (j = 1; j < number_teeth_CAM[camId] * 2; j += 2)
 8006434:	2301      	movs	r3, #1
 8006436:	653b      	str	r3, [r7, #80]	; 0x50
 8006438:	e06d      	b.n	8006516 <sync_CAM_CRK+0x4ca>
                {
                    difference_ahead = distance_gap_to_CAM_edge[camId][j] - gap_to_edge_ahead;
 800643a:	493c      	ldr	r1, [pc, #240]	; (800652c <sync_CAM_CRK+0x4e0>)
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	4613      	mov	r3, r2
 8006440:	005b      	lsls	r3, r3, #1
 8006442:	4413      	add	r3, r2
 8006444:	00db      	lsls	r3, r3, #3
 8006446:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006448:	4413      	add	r3, r2
 800644a:	00db      	lsls	r3, r3, #3
 800644c:	440b      	add	r3, r1
 800644e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006452:	4b40      	ldr	r3, [pc, #256]	; (8006554 <sync_CAM_CRK+0x508>)
 8006454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006458:	f7f9 fe86 	bl	8000168 <__aeabi_dsub>
 800645c:	4602      	mov	r2, r0
 800645e:	460b      	mov	r3, r1
 8006460:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

                    if ((difference_ahead < tolerance_window_CAM[camId]) && (difference_ahead > -tolerance_window_CAM[camId]))
 8006464:	4a33      	ldr	r2, [pc, #204]	; (8006534 <sync_CAM_CRK+0x4e8>)
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	00db      	lsls	r3, r3, #3
 800646a:	4413      	add	r3, r2
 800646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006470:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006474:	f7fa faa2 	bl	80009bc <__aeabi_dcmplt>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d03c      	beq.n	80064f8 <sync_CAM_CRK+0x4ac>
 800647e:	4a2d      	ldr	r2, [pc, #180]	; (8006534 <sync_CAM_CRK+0x4e8>)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	4413      	add	r3, r2
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	603a      	str	r2, [r7, #0]
 800648c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006490:	607b      	str	r3, [r7, #4]
 8006492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006496:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800649a:	f7fa faad 	bl	80009f8 <__aeabi_dcmpgt>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d029      	beq.n	80064f8 <sync_CAM_CRK+0x4ac>
                    {
                        edge_position_counter_CAM_ahead[camId] = j + 1;
 80064a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064a6:	3301      	adds	r3, #1
 80064a8:	4619      	mov	r1, r3
 80064aa:	4a2b      	ldr	r2, [pc, #172]	; (8006558 <sync_CAM_CRK+0x50c>)
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if (edge_validation_counter_CAM_ahead[camId] > 0 && (former_edge_position_CAM_ahead[camId] == edge_position_counter_CAM_ahead[camId] - 1))
 80064b2:	4a2a      	ldr	r2, [pc, #168]	; (800655c <sync_CAM_CRK+0x510>)
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d013      	beq.n	80064e6 <sync_CAM_CRK+0x49a>
 80064be:	4a28      	ldr	r2, [pc, #160]	; (8006560 <sync_CAM_CRK+0x514>)
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80064c6:	4924      	ldr	r1, [pc, #144]	; (8006558 <sync_CAM_CRK+0x50c>)
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d108      	bne.n	80064e6 <sync_CAM_CRK+0x49a>
                        {
                            edge_validation_counter_CAM_ahead[camId]++;
 80064d4:	4a21      	ldr	r2, [pc, #132]	; (800655c <sync_CAM_CRK+0x510>)
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	491f      	ldr	r1, [pc, #124]	; (800655c <sync_CAM_CRK+0x510>)
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM_ahead[camId] = edge_position_counter_CAM_ahead[camId];
 80064e6:	4a1c      	ldr	r2, [pc, #112]	; (8006558 <sync_CAM_CRK+0x50c>)
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80064ee:	491c      	ldr	r1, [pc, #112]	; (8006560 <sync_CAM_CRK+0x514>)
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 80064f6:	e016      	b.n	8006526 <sync_CAM_CRK+0x4da>
                    }
                    else if (j > (number_teeth_CAM[camId] * 2 - 2))
 80064f8:	4a11      	ldr	r2, [pc, #68]	; (8006540 <sync_CAM_CRK+0x4f4>)
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006500:	3b01      	subs	r3, #1
 8006502:	005b      	lsls	r3, r3, #1
 8006504:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006506:	429a      	cmp	r2, r3
 8006508:	dd02      	ble.n	8006510 <sync_CAM_CRK+0x4c4>
                    {
                        CAM_CRK_synch_ahead_reset(camId);
 800650a:	6978      	ldr	r0, [r7, #20]
 800650c:	f000 fcaa 	bl	8006e64 <CAM_CRK_synch_ahead_reset>
                for (j = 1; j < number_teeth_CAM[camId] * 2; j += 2)
 8006510:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006512:	3302      	adds	r3, #2
 8006514:	653b      	str	r3, [r7, #80]	; 0x50
 8006516:	4a0a      	ldr	r2, [pc, #40]	; (8006540 <sync_CAM_CRK+0x4f4>)
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006522:	429a      	cmp	r2, r3
 8006524:	db89      	blt.n	800643a <sync_CAM_CRK+0x3ee>
                    }
                }

                // counter 1
                for (i = 1; i < number_teeth_CAM[camId] * 2; i += 2)
 8006526:	2301      	movs	r3, #1
 8006528:	64bb      	str	r3, [r7, #72]	; 0x48
 800652a:	e088      	b.n	800663e <sync_CAM_CRK+0x5f2>
 800652c:	20000448 	.word	0x20000448
 8006530:	20000620 	.word	0x20000620
 8006534:	20000640 	.word	0x20000640
 8006538:	200005f8 	.word	0x200005f8
 800653c:	200005f0 	.word	0x200005f0
 8006540:	200002b0 	.word	0x200002b0
 8006544:	20000600 	.word	0x20000600
 8006548:	20000654 	.word	0x20000654
 800654c:	20000658 	.word	0x20000658
 8006550:	200005d8 	.word	0x200005d8
 8006554:	20000628 	.word	0x20000628
 8006558:	20000610 	.word	0x20000610
 800655c:	20000608 	.word	0x20000608
 8006560:	20000618 	.word	0x20000618
                {
                    difference = distance_gap_to_CAM_edge[camId][i] - gap_to_edge;
 8006564:	499f      	ldr	r1, [pc, #636]	; (80067e4 <sync_CAM_CRK+0x798>)
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	4613      	mov	r3, r2
 800656a:	005b      	lsls	r3, r3, #1
 800656c:	4413      	add	r3, r2
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006572:	4413      	add	r3, r2
 8006574:	00db      	lsls	r3, r3, #3
 8006576:	440b      	add	r3, r1
 8006578:	e9d3 0100 	ldrd	r0, r1, [r3]
 800657c:	4b9a      	ldr	r3, [pc, #616]	; (80067e8 <sync_CAM_CRK+0x79c>)
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	f7f9 fdf1 	bl	8000168 <__aeabi_dsub>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	e9c7 2308 	strd	r2, r3, [r7, #32]

                    if ((difference < tolerance_window_CAM[camId]) && (difference > -tolerance_window_CAM[camId]))
 800658e:	4a97      	ldr	r2, [pc, #604]	; (80067ec <sync_CAM_CRK+0x7a0>)
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	00db      	lsls	r3, r3, #3
 8006594:	4413      	add	r3, r2
 8006596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800659e:	f7fa fa0d 	bl	80009bc <__aeabi_dcmplt>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d03b      	beq.n	8006620 <sync_CAM_CRK+0x5d4>
 80065a8:	4a90      	ldr	r2, [pc, #576]	; (80067ec <sync_CAM_CRK+0x7a0>)
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	00db      	lsls	r3, r3, #3
 80065ae:	4413      	add	r3, r2
 80065b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b4:	4692      	mov	sl, r2
 80065b6:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80065ba:	4652      	mov	r2, sl
 80065bc:	465b      	mov	r3, fp
 80065be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80065c2:	f7fa fa19 	bl	80009f8 <__aeabi_dcmpgt>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d029      	beq.n	8006620 <sync_CAM_CRK+0x5d4>
                    {
                        edge_position_counter_CAM[camId] = i + 1;
 80065cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065ce:	3301      	adds	r3, #1
 80065d0:	4619      	mov	r1, r3
 80065d2:	4a87      	ldr	r2, [pc, #540]	; (80067f0 <sync_CAM_CRK+0x7a4>)
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if (edge_validation_counter_CAM[camId] > 0 && (former_edge_position_CAM[camId] == edge_position_counter_CAM[camId] - 1))
 80065da:	4a86      	ldr	r2, [pc, #536]	; (80067f4 <sync_CAM_CRK+0x7a8>)
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d013      	beq.n	800660e <sync_CAM_CRK+0x5c2>
 80065e6:	4a84      	ldr	r2, [pc, #528]	; (80067f8 <sync_CAM_CRK+0x7ac>)
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80065ee:	4980      	ldr	r1, [pc, #512]	; (80067f0 <sync_CAM_CRK+0x7a4>)
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d108      	bne.n	800660e <sync_CAM_CRK+0x5c2>
                        {
                            edge_validation_counter_CAM[camId]++;
 80065fc:	4a7d      	ldr	r2, [pc, #500]	; (80067f4 <sync_CAM_CRK+0x7a8>)
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006604:	1c5a      	adds	r2, r3, #1
 8006606:	497b      	ldr	r1, [pc, #492]	; (80067f4 <sync_CAM_CRK+0x7a8>)
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM[camId] = edge_position_counter_CAM[camId];
 800660e:	4a78      	ldr	r2, [pc, #480]	; (80067f0 <sync_CAM_CRK+0x7a4>)
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006616:	4978      	ldr	r1, [pc, #480]	; (80067f8 <sync_CAM_CRK+0x7ac>)
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 800661e:	e016      	b.n	800664e <sync_CAM_CRK+0x602>
                    }

                    else if (i > (number_teeth_CAM[camId] * 2 - 2))
 8006620:	4a76      	ldr	r2, [pc, #472]	; (80067fc <sync_CAM_CRK+0x7b0>)
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006628:	3b01      	subs	r3, #1
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800662e:	429a      	cmp	r2, r3
 8006630:	dd02      	ble.n	8006638 <sync_CAM_CRK+0x5ec>
                    {
                        CAM_CRK_synch_reset(camId);
 8006632:	6978      	ldr	r0, [r7, #20]
 8006634:	f000 fbf2 	bl	8006e1c <CAM_CRK_synch_reset>
                for (i = 1; i < number_teeth_CAM[camId] * 2; i += 2)
 8006638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800663a:	3302      	adds	r3, #2
 800663c:	64bb      	str	r3, [r7, #72]	; 0x48
 800663e:	4a6f      	ldr	r2, [pc, #444]	; (80067fc <sync_CAM_CRK+0x7b0>)
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800664a:	429a      	cmp	r2, r3
 800664c:	db8a      	blt.n	8006564 <sync_CAM_CRK+0x518>
                    }
                }
            }

            // CAM CRK synchronization for either falling or rising active edges
            if ((CAM_signal[camId] == true && active_CAM_edges[camId] == 'r') || (CAM_signal[camId] == false && active_CAM_edges[camId] == 'f'))
 800664e:	4a6c      	ldr	r2, [pc, #432]	; (8006800 <sync_CAM_CRK+0x7b4>)
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	4413      	add	r3, r2
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d005      	beq.n	8006666 <sync_CAM_CRK+0x61a>
 800665a:	4a6a      	ldr	r2, [pc, #424]	; (8006804 <sync_CAM_CRK+0x7b8>)
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	4413      	add	r3, r2
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	2b72      	cmp	r3, #114	; 0x72
 8006664:	d010      	beq.n	8006688 <sync_CAM_CRK+0x63c>
 8006666:	4a66      	ldr	r2, [pc, #408]	; (8006800 <sync_CAM_CRK+0x7b4>)
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	4413      	add	r3, r2
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	f083 0301 	eor.w	r3, r3, #1
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b00      	cmp	r3, #0
 8006676:	f000 80b0 	beq.w	80067da <sync_CAM_CRK+0x78e>
 800667a:	4a62      	ldr	r2, [pc, #392]	; (8006804 <sync_CAM_CRK+0x7b8>)
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	4413      	add	r3, r2
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	2b66      	cmp	r3, #102	; 0x66
 8006684:	f040 80a9 	bne.w	80067da <sync_CAM_CRK+0x78e>
            {
                gap_to_edge_calculation();
 8006688:	f000 fb4a 	bl	8006d20 <gap_to_edge_calculation>

                double difference;
                double difference_ahead;

                // counter 2
                for (j = 0; j < number_teeth_CAM[camId]; j++)
 800668c:	2300      	movs	r3, #0
 800668e:	657b      	str	r3, [r7, #84]	; 0x54
 8006690:	e09a      	b.n	80067c8 <sync_CAM_CRK+0x77c>
                {
                    difference_ahead = distance_gap_to_CAM_edge[camId][j] - gap_to_edge_ahead;
 8006692:	4954      	ldr	r1, [pc, #336]	; (80067e4 <sync_CAM_CRK+0x798>)
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	4613      	mov	r3, r2
 8006698:	005b      	lsls	r3, r3, #1
 800669a:	4413      	add	r3, r2
 800669c:	00db      	lsls	r3, r3, #3
 800669e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80066a0:	4413      	add	r3, r2
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	440b      	add	r3, r1
 80066a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80066aa:	4b57      	ldr	r3, [pc, #348]	; (8006808 <sync_CAM_CRK+0x7bc>)
 80066ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b0:	f7f9 fd5a 	bl	8000168 <__aeabi_dsub>
 80066b4:	4602      	mov	r2, r0
 80066b6:	460b      	mov	r3, r1
 80066b8:	e9c7 2306 	strd	r2, r3, [r7, #24]

                    if ((difference_ahead < tolerance_window_CAM[camId]) && (difference_ahead > -tolerance_window_CAM[camId]))
 80066bc:	4a4b      	ldr	r2, [pc, #300]	; (80067ec <sync_CAM_CRK+0x7a0>)
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	00db      	lsls	r3, r3, #3
 80066c2:	4413      	add	r3, r2
 80066c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80066cc:	f7fa f976 	bl	80009bc <__aeabi_dcmplt>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d06a      	beq.n	80067ac <sync_CAM_CRK+0x760>
 80066d6:	4a45      	ldr	r2, [pc, #276]	; (80067ec <sync_CAM_CRK+0x7a0>)
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	4413      	add	r3, r2
 80066de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e2:	4690      	mov	r8, r2
 80066e4:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80066e8:	4642      	mov	r2, r8
 80066ea:	464b      	mov	r3, r9
 80066ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80066f0:	f7fa f982 	bl	80009f8 <__aeabi_dcmpgt>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d058      	beq.n	80067ac <sync_CAM_CRK+0x760>
                    {
                        edge_position_counter_CAM_ahead[camId] = j + 1;
 80066fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066fc:	3301      	adds	r3, #1
 80066fe:	4619      	mov	r1, r3
 8006700:	4a42      	ldr	r2, [pc, #264]	; (800680c <sync_CAM_CRK+0x7c0>)
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if ((edge_validation_counter_CAM_ahead[camId] == number_teeth_CAM[camId]) && (edge_position_counter_CAM_ahead[camId] == 1) && (former_edge_position_CAM_ahead[camId] == number_teeth_CAM[camId]))
 8006708:	4a41      	ldr	r2, [pc, #260]	; (8006810 <sync_CAM_CRK+0x7c4>)
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006710:	493a      	ldr	r1, [pc, #232]	; (80067fc <sync_CAM_CRK+0x7b0>)
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006718:	4293      	cmp	r3, r2
 800671a:	d118      	bne.n	800674e <sync_CAM_CRK+0x702>
 800671c:	4a3b      	ldr	r2, [pc, #236]	; (800680c <sync_CAM_CRK+0x7c0>)
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d112      	bne.n	800674e <sync_CAM_CRK+0x702>
 8006728:	4a3a      	ldr	r2, [pc, #232]	; (8006814 <sync_CAM_CRK+0x7c8>)
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006730:	4932      	ldr	r1, [pc, #200]	; (80067fc <sync_CAM_CRK+0x7b0>)
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006738:	4293      	cmp	r3, r2
 800673a:	d108      	bne.n	800674e <sync_CAM_CRK+0x702>
                        {
                            CAM_CRK_synch_ahead[camId] = true;
 800673c:	4a36      	ldr	r2, [pc, #216]	; (8006818 <sync_CAM_CRK+0x7cc>)
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	4413      	add	r3, r2
 8006742:	2201      	movs	r2, #1
 8006744:	701a      	strb	r2, [r3, #0]

                            CAM_CRK_synch_set(camId);
 8006746:	6978      	ldr	r0, [r7, #20]
 8006748:	f000 fbb0 	bl	8006eac <CAM_CRK_synch_set>

                            break;
 800674c:	e045      	b.n	80067da <sync_CAM_CRK+0x78e>
                        }

                        if (edge_position_counter_CAM_ahead[camId] == 1)
 800674e:	4a2f      	ldr	r2, [pc, #188]	; (800680c <sync_CAM_CRK+0x7c0>)
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d105      	bne.n	8006766 <sync_CAM_CRK+0x71a>
                        {
                            edge_validation_counter_CAM_ahead[camId] = 1;
 800675a:	4a2d      	ldr	r2, [pc, #180]	; (8006810 <sync_CAM_CRK+0x7c4>)
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2101      	movs	r1, #1
 8006760:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006764:	e019      	b.n	800679a <sync_CAM_CRK+0x74e>
                        }
                        else if (edge_validation_counter_CAM_ahead[camId] > 0 && (former_edge_position_CAM_ahead[camId] == edge_position_counter_CAM_ahead[camId] - 1))
 8006766:	4a2a      	ldr	r2, [pc, #168]	; (8006810 <sync_CAM_CRK+0x7c4>)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d013      	beq.n	800679a <sync_CAM_CRK+0x74e>
 8006772:	4a28      	ldr	r2, [pc, #160]	; (8006814 <sync_CAM_CRK+0x7c8>)
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800677a:	4924      	ldr	r1, [pc, #144]	; (800680c <sync_CAM_CRK+0x7c0>)
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006782:	3b01      	subs	r3, #1
 8006784:	429a      	cmp	r2, r3
 8006786:	d108      	bne.n	800679a <sync_CAM_CRK+0x74e>
                        {
                            edge_validation_counter_CAM_ahead[camId]++;
 8006788:	4a21      	ldr	r2, [pc, #132]	; (8006810 <sync_CAM_CRK+0x7c4>)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	491f      	ldr	r1, [pc, #124]	; (8006810 <sync_CAM_CRK+0x7c4>)
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM_ahead[camId] = edge_position_counter_CAM_ahead[camId];
 800679a:	4a1c      	ldr	r2, [pc, #112]	; (800680c <sync_CAM_CRK+0x7c0>)
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80067a2:	491c      	ldr	r1, [pc, #112]	; (8006814 <sync_CAM_CRK+0x7c8>)
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 80067aa:	e016      	b.n	80067da <sync_CAM_CRK+0x78e>
                    }

                    else if (j == (number_teeth_CAM[camId] - 1))
 80067ac:	4a13      	ldr	r2, [pc, #76]	; (80067fc <sync_CAM_CRK+0x7b0>)
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067b4:	3b01      	subs	r3, #1
 80067b6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d102      	bne.n	80067c2 <sync_CAM_CRK+0x776>
                    {
                        CAM_CRK_synch_ahead_reset(camId);
 80067bc:	6978      	ldr	r0, [r7, #20]
 80067be:	f000 fb51 	bl	8006e64 <CAM_CRK_synch_ahead_reset>
                for (j = 0; j < number_teeth_CAM[camId]; j++)
 80067c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067c4:	3301      	adds	r3, #1
 80067c6:	657b      	str	r3, [r7, #84]	; 0x54
 80067c8:	4a0c      	ldr	r2, [pc, #48]	; (80067fc <sync_CAM_CRK+0x7b0>)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80067d2:	429a      	cmp	r2, r3
 80067d4:	f6ff af5d 	blt.w	8006692 <sync_CAM_CRK+0x646>
                }
            }

        } // CRK_CAM_synch[camId] == false - END
    }     // CRK_synch == true - END
}
 80067d8:	e7ff      	b.n	80067da <sync_CAM_CRK+0x78e>
 80067da:	bf00      	nop
 80067dc:	3758      	adds	r7, #88	; 0x58
 80067de:	46bd      	mov	sp, r7
 80067e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067e4:	20000448 	.word	0x20000448
 80067e8:	20000620 	.word	0x20000620
 80067ec:	20000640 	.word	0x20000640
 80067f0:	200005f8 	.word	0x200005f8
 80067f4:	200005f0 	.word	0x200005f0
 80067f8:	20000600 	.word	0x20000600
 80067fc:	200002b0 	.word	0x200002b0
 8006800:	20000658 	.word	0x20000658
 8006804:	200005d8 	.word	0x200005d8
 8006808:	20000628 	.word	0x20000628
 800680c:	20000610 	.word	0x20000610
 8006810:	20000608 	.word	0x20000608
 8006814:	20000618 	.word	0x20000618
 8006818:	20000654 	.word	0x20000654

0800681c <Stalling_detection>:

// ## Stalling Detection Function
void Stalling_detection(void)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
    SysTick->VAL = (2 ^ 24) - 1;
 8006822:	4b63      	ldr	r3, [pc, #396]	; (80069b0 <Stalling_detection+0x194>)
 8006824:	2219      	movs	r2, #25
 8006826:	609a      	str	r2, [r3, #8]
    timer_overflow_CRK = 0;
 8006828:	4b62      	ldr	r3, [pc, #392]	; (80069b4 <Stalling_detection+0x198>)
 800682a:	2200      	movs	r2, #0
 800682c:	601a      	str	r2, [r3, #0]
    TIM2_Reset();
 800682e:	f000 fecd 	bl	80075cc <TIM2_Reset>
    TIM_Soft_Reset();
 8006832:	f000 ff35 	bl	80076a0 <TIM_Soft_Reset>

    // check all IC-buffers for overflow
    IC_overflow_check();
 8006836:	f000 fb65 	bl	8006f04 <IC_overflow_check>

    T_TOOTH_RAW_2 = 0;
 800683a:	4b5f      	ldr	r3, [pc, #380]	; (80069b8 <Stalling_detection+0x19c>)
 800683c:	2200      	movs	r2, #0
 800683e:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW_1 = 0;
 8006840:	4b5e      	ldr	r3, [pc, #376]	; (80069bc <Stalling_detection+0x1a0>)
 8006842:	2200      	movs	r2, #0
 8006844:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW = 0;
 8006846:	4b5e      	ldr	r3, [pc, #376]	; (80069c0 <Stalling_detection+0x1a4>)
 8006848:	2200      	movs	r2, #0
 800684a:	601a      	str	r2, [r3, #0]
    synch_times_valid = false;
 800684c:	4b5d      	ldr	r3, [pc, #372]	; (80069c4 <Stalling_detection+0x1a8>)
 800684e:	2200      	movs	r2, #0
 8006850:	701a      	strb	r2, [r3, #0]

    low_time_CRK = 0;
 8006852:	4b5d      	ldr	r3, [pc, #372]	; (80069c8 <Stalling_detection+0x1ac>)
 8006854:	2200      	movs	r2, #0
 8006856:	601a      	str	r2, [r3, #0]

    delay_off = false;
 8006858:	4b5c      	ldr	r3, [pc, #368]	; (80069cc <Stalling_detection+0x1b0>)
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]
    delay_counter_CRK = 0;
 800685e:	4b5c      	ldr	r3, [pc, #368]	; (80069d0 <Stalling_detection+0x1b4>)
 8006860:	2200      	movs	r2, #0
 8006862:	601a      	str	r2, [r3, #0]
    teeth_count_CRK = 0;
 8006864:	4b5b      	ldr	r3, [pc, #364]	; (80069d4 <Stalling_detection+0x1b8>)
 8006866:	2200      	movs	r2, #0
 8006868:	601a      	str	r2, [r3, #0]
    teeth_count_CAM_CRK_synch = 0;
 800686a:	4b5b      	ldr	r3, [pc, #364]	; (80069d8 <Stalling_detection+0x1bc>)
 800686c:	2200      	movs	r2, #0
 800686e:	601a      	str	r2, [r3, #0]
    teeth_count_CAM_CRK_synch_ahead = 0;
 8006870:	4b5a      	ldr	r3, [pc, #360]	; (80069dc <Stalling_detection+0x1c0>)
 8006872:	2200      	movs	r2, #0
 8006874:	601a      	str	r2, [r3, #0]
    edge_count_CAM[0] = 0;
 8006876:	4b5a      	ldr	r3, [pc, #360]	; (80069e0 <Stalling_detection+0x1c4>)
 8006878:	2200      	movs	r2, #0
 800687a:	601a      	str	r2, [r3, #0]
    edge_count_CAM[1] = 0;
 800687c:	4b58      	ldr	r3, [pc, #352]	; (80069e0 <Stalling_detection+0x1c4>)
 800687e:	2200      	movs	r2, #0
 8006880:	605a      	str	r2, [r3, #4]
    edge_validation_counter_CAM[0] = 0;
 8006882:	4b58      	ldr	r3, [pc, #352]	; (80069e4 <Stalling_detection+0x1c8>)
 8006884:	2200      	movs	r2, #0
 8006886:	601a      	str	r2, [r3, #0]
    edge_validation_counter_CAM[1] = 0;
 8006888:	4b56      	ldr	r3, [pc, #344]	; (80069e4 <Stalling_detection+0x1c8>)
 800688a:	2200      	movs	r2, #0
 800688c:	605a      	str	r2, [r3, #4]
    edge_position_counter_CAM[0] = 0;
 800688e:	4b56      	ldr	r3, [pc, #344]	; (80069e8 <Stalling_detection+0x1cc>)
 8006890:	2200      	movs	r2, #0
 8006892:	601a      	str	r2, [r3, #0]
    edge_position_counter_CAM[1] = 0;
 8006894:	4b54      	ldr	r3, [pc, #336]	; (80069e8 <Stalling_detection+0x1cc>)
 8006896:	2200      	movs	r2, #0
 8006898:	605a      	str	r2, [r3, #4]
    former_edge_position_CAM[0] = 0;
 800689a:	4b54      	ldr	r3, [pc, #336]	; (80069ec <Stalling_detection+0x1d0>)
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]
    former_edge_position_CAM[1] = 0;
 80068a0:	4b52      	ldr	r3, [pc, #328]	; (80069ec <Stalling_detection+0x1d0>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	605a      	str	r2, [r3, #4]
    edge_validation_counter_CAM_ahead[0] = 0;
 80068a6:	4b52      	ldr	r3, [pc, #328]	; (80069f0 <Stalling_detection+0x1d4>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	601a      	str	r2, [r3, #0]
    edge_validation_counter_CAM_ahead[1] = 0;
 80068ac:	4b50      	ldr	r3, [pc, #320]	; (80069f0 <Stalling_detection+0x1d4>)
 80068ae:	2200      	movs	r2, #0
 80068b0:	605a      	str	r2, [r3, #4]
    edge_position_counter_CAM_ahead[0] = 0;
 80068b2:	4b50      	ldr	r3, [pc, #320]	; (80069f4 <Stalling_detection+0x1d8>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	601a      	str	r2, [r3, #0]
    edge_position_counter_CAM_ahead[1] = 0;
 80068b8:	4b4e      	ldr	r3, [pc, #312]	; (80069f4 <Stalling_detection+0x1d8>)
 80068ba:	2200      	movs	r2, #0
 80068bc:	605a      	str	r2, [r3, #4]
    former_edge_position_CAM_ahead[0] = 0;
 80068be:	4b4e      	ldr	r3, [pc, #312]	; (80069f8 <Stalling_detection+0x1dc>)
 80068c0:	2200      	movs	r2, #0
 80068c2:	601a      	str	r2, [r3, #0]
    former_edge_position_CAM_ahead[1] = 0;
 80068c4:	4b4c      	ldr	r3, [pc, #304]	; (80069f8 <Stalling_detection+0x1dc>)
 80068c6:	2200      	movs	r2, #0
 80068c8:	605a      	str	r2, [r3, #4]
    segment_counter_CRK = 0;
 80068ca:	4b4c      	ldr	r3, [pc, #304]	; (80069fc <Stalling_detection+0x1e0>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	601a      	str	r2, [r3, #0]
    shift_counter_CRK = 0;
 80068d0:	4b4b      	ldr	r3, [pc, #300]	; (8006a00 <Stalling_detection+0x1e4>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	601a      	str	r2, [r3, #0]
    CAM_tolerance_switch[0] = false;
 80068d6:	4b4b      	ldr	r3, [pc, #300]	; (8006a04 <Stalling_detection+0x1e8>)
 80068d8:	2200      	movs	r2, #0
 80068da:	701a      	strb	r2, [r3, #0]
    CAM_tolerance_switch[1] = false;
 80068dc:	4b49      	ldr	r3, [pc, #292]	; (8006a04 <Stalling_detection+0x1e8>)
 80068de:	2200      	movs	r2, #0
 80068e0:	705a      	strb	r2, [r3, #1]
    CAM_CRK_synch_status = false;
 80068e2:	4b49      	ldr	r3, [pc, #292]	; (8006a08 <Stalling_detection+0x1ec>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status_ahead = false;
 80068e8:	4b48      	ldr	r3, [pc, #288]	; (8006a0c <Stalling_detection+0x1f0>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_ahead[0] = false;
 80068ee:	4b48      	ldr	r3, [pc, #288]	; (8006a10 <Stalling_detection+0x1f4>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_ahead[1] = false;
 80068f4:	4b46      	ldr	r3, [pc, #280]	; (8006a10 <Stalling_detection+0x1f4>)
 80068f6:	2200      	movs	r2, #0
 80068f8:	705a      	strb	r2, [r3, #1]
    tolerance_window_CAM[0] = 2.0 * revolution_CRK;
 80068fa:	4b46      	ldr	r3, [pc, #280]	; (8006a14 <Stalling_detection+0x1f8>)
 80068fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	f7f9 fc32 	bl	800016c <__adddf3>
 8006908:	4602      	mov	r2, r0
 800690a:	460b      	mov	r3, r1
 800690c:	4942      	ldr	r1, [pc, #264]	; (8006a18 <Stalling_detection+0x1fc>)
 800690e:	e9c1 2300 	strd	r2, r3, [r1]
    tolerance_window_CAM[1] = 2.0 * revolution_CRK;
 8006912:	4b40      	ldr	r3, [pc, #256]	; (8006a14 <Stalling_detection+0x1f8>)
 8006914:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	f7f9 fc26 	bl	800016c <__adddf3>
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	493c      	ldr	r1, [pc, #240]	; (8006a18 <Stalling_detection+0x1fc>)
 8006926:	e9c1 2302 	strd	r2, r3, [r1, #8]

    // Reset CRK and CAM_CRK synchronization
    if (CRK_synch == true)
 800692a:	4b3c      	ldr	r3, [pc, #240]	; (8006a1c <Stalling_detection+0x200>)
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d008      	beq.n	8006944 <Stalling_detection+0x128>
    {
        uint8_t CRK_synchronisation_lost = message[4];
 8006932:	4b3b      	ldr	r3, [pc, #236]	; (8006a20 <Stalling_detection+0x204>)
 8006934:	791b      	ldrb	r3, [r3, #4]
 8006936:	71fb      	strb	r3, [r7, #7]
        HAL_USART_Transmit_IT(&husart1, &CRK_synchronisation_lost, 1);  // CRK synchronization lost
 8006938:	1dfb      	adds	r3, r7, #7
 800693a:	2201      	movs	r2, #1
 800693c:	4619      	mov	r1, r3
 800693e:	4839      	ldr	r0, [pc, #228]	; (8006a24 <Stalling_detection+0x208>)
 8006940:	f7fc ffe5 	bl	800390e <HAL_USART_Transmit_IT>

    }

    if (CRK_CAM_synch[0] == true)
 8006944:	4b38      	ldr	r3, [pc, #224]	; (8006a28 <Stalling_detection+0x20c>)
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d008      	beq.n	800695e <Stalling_detection+0x142>
    {
        uint8_t CAM_CRK_synchronisation_lost = message[6];
 800694c:	4b34      	ldr	r3, [pc, #208]	; (8006a20 <Stalling_detection+0x204>)
 800694e:	799b      	ldrb	r3, [r3, #6]
 8006950:	71bb      	strb	r3, [r7, #6]
         HAL_USART_Transmit_IT(&husart1, &CAM_CRK_synchronisation_lost, 1); // CAM_CRK synchronization lost
 8006952:	1dbb      	adds	r3, r7, #6
 8006954:	2201      	movs	r2, #1
 8006956:	4619      	mov	r1, r3
 8006958:	4832      	ldr	r0, [pc, #200]	; (8006a24 <Stalling_detection+0x208>)
 800695a:	f7fc ffd8 	bl	800390e <HAL_USART_Transmit_IT>
    }
    if (CRK_CAM_synch[1] == true)
 800695e:	4b32      	ldr	r3, [pc, #200]	; (8006a28 <Stalling_detection+0x20c>)
 8006960:	785b      	ldrb	r3, [r3, #1]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d008      	beq.n	8006978 <Stalling_detection+0x15c>
    {
        uint8_t CAM_CRK_synchronisation_lost = message[6];
 8006966:	4b2e      	ldr	r3, [pc, #184]	; (8006a20 <Stalling_detection+0x204>)
 8006968:	799b      	ldrb	r3, [r3, #6]
 800696a:	717b      	strb	r3, [r7, #5]
         HAL_USART_Transmit_IT(&husart1, &CAM_CRK_synchronisation_lost, 1); // CAM_CRK synchronization lost
 800696c:	1d7b      	adds	r3, r7, #5
 800696e:	2201      	movs	r2, #1
 8006970:	4619      	mov	r1, r3
 8006972:	482c      	ldr	r0, [pc, #176]	; (8006a24 <Stalling_detection+0x208>)
 8006974:	f7fc ffcb 	bl	800390e <HAL_USART_Transmit_IT>
    }

    CRK_synch = false;
 8006978:	4b28      	ldr	r3, [pc, #160]	; (8006a1c <Stalling_detection+0x200>)
 800697a:	2200      	movs	r2, #0
 800697c:	701a      	strb	r2, [r3, #0]
    CRK_synch_temp = false;
 800697e:	4b2b      	ldr	r3, [pc, #172]	; (8006a2c <Stalling_detection+0x210>)
 8006980:	2200      	movs	r2, #0
 8006982:	701a      	strb	r2, [r3, #0]
    CRK_CAM_synch[0] = false;
 8006984:	4b28      	ldr	r3, [pc, #160]	; (8006a28 <Stalling_detection+0x20c>)
 8006986:	2200      	movs	r2, #0
 8006988:	701a      	strb	r2, [r3, #0]
    CRK_CAM_synch[1] = false;
 800698a:	4b27      	ldr	r3, [pc, #156]	; (8006a28 <Stalling_detection+0x20c>)
 800698c:	2200      	movs	r2, #0
 800698e:	705a      	strb	r2, [r3, #1]
    teeth_count_overall = 0;
 8006990:	4b27      	ldr	r3, [pc, #156]	; (8006a30 <Stalling_detection+0x214>)
 8006992:	2200      	movs	r2, #0
 8006994:	601a      	str	r2, [r3, #0]

    // Output signal level treatment
    output_level_setting = false;
 8006996:	4b27      	ldr	r3, [pc, #156]	; (8006a34 <Stalling_detection+0x218>)
 8006998:	2200      	movs	r2, #0
 800699a:	701a      	strb	r2, [r3, #0]

    engine_start = false;
 800699c:	4b26      	ldr	r3, [pc, #152]	; (8006a38 <Stalling_detection+0x21c>)
 800699e:	2200      	movs	r2, #0
 80069a0:	701a      	strb	r2, [r3, #0]
    engine_start_counter = 0;
 80069a2:	4b26      	ldr	r3, [pc, #152]	; (8006a3c <Stalling_detection+0x220>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	601a      	str	r2, [r3, #0]
}
 80069a8:	bf00      	nop
 80069aa:	3708      	adds	r7, #8
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	e000e010 	.word	0xe000e010
 80069b4:	2000026c 	.word	0x2000026c
 80069b8:	2000025c 	.word	0x2000025c
 80069bc:	20000260 	.word	0x20000260
 80069c0:	20000264 	.word	0x20000264
 80069c4:	200002a6 	.word	0x200002a6
 80069c8:	20000268 	.word	0x20000268
 80069cc:	200002a2 	.word	0x200002a2
 80069d0:	20000284 	.word	0x20000284
 80069d4:	20000270 	.word	0x20000270
 80069d8:	20000274 	.word	0x20000274
 80069dc:	20000278 	.word	0x20000278
 80069e0:	200005e8 	.word	0x200005e8
 80069e4:	200005f0 	.word	0x200005f0
 80069e8:	200005f8 	.word	0x200005f8
 80069ec:	20000600 	.word	0x20000600
 80069f0:	20000608 	.word	0x20000608
 80069f4:	20000610 	.word	0x20000610
 80069f8:	20000618 	.word	0x20000618
 80069fc:	20000288 	.word	0x20000288
 8006a00:	20000290 	.word	0x20000290
 8006a04:	20000650 	.word	0x20000650
 8006a08:	20000652 	.word	0x20000652
 8006a0c:	20000653 	.word	0x20000653
 8006a10:	20000654 	.word	0x20000654
 8006a14:	20000298 	.word	0x20000298
 8006a18:	20000640 	.word	0x20000640
 8006a1c:	200002a0 	.word	0x200002a0
 8006a20:	20000020 	.word	0x20000020
 8006a24:	20000aac 	.word	0x20000aac
 8006a28:	2000065c 	.word	0x2000065c
 8006a2c:	200002a1 	.word	0x200002a1
 8006a30:	20000660 	.word	0x20000660
 8006a34:	200005e1 	.word	0x200005e1
 8006a38:	200002a5 	.word	0x200002a5
 8006a3c:	20000294 	.word	0x20000294

08006a40 <Stalling_detection_CRK>:

// ## Stalling Detection Function
void Stalling_detection_CRK(void)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
    SysTick->VAL = (2 ^ 24) - 1;
 8006a46:	4b30      	ldr	r3, [pc, #192]	; (8006b08 <Stalling_detection_CRK+0xc8>)
 8006a48:	2219      	movs	r2, #25
 8006a4a:	609a      	str	r2, [r3, #8]
    timer_overflow_CRK = 0;
 8006a4c:	4b2f      	ldr	r3, [pc, #188]	; (8006b0c <Stalling_detection_CRK+0xcc>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	601a      	str	r2, [r3, #0]
    //		Timer4Reset();	// Is this necessary as well?

    // check all IC-buffers for overflow
    IC_overflow_check();
 8006a52:	f000 fa57 	bl	8006f04 <IC_overflow_check>

    T_TOOTH_RAW_2 = 0;
 8006a56:	4b2e      	ldr	r3, [pc, #184]	; (8006b10 <Stalling_detection_CRK+0xd0>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW_1 = 0;
 8006a5c:	4b2d      	ldr	r3, [pc, #180]	; (8006b14 <Stalling_detection_CRK+0xd4>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW = 0;
 8006a62:	4b2d      	ldr	r3, [pc, #180]	; (8006b18 <Stalling_detection_CRK+0xd8>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]
    synch_times_valid = false;
 8006a68:	4b2c      	ldr	r3, [pc, #176]	; (8006b1c <Stalling_detection_CRK+0xdc>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	701a      	strb	r2, [r3, #0]

    low_time_CRK = 0;
 8006a6e:	4b2c      	ldr	r3, [pc, #176]	; (8006b20 <Stalling_detection_CRK+0xe0>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	601a      	str	r2, [r3, #0]

    delay_off = false;
 8006a74:	4b2b      	ldr	r3, [pc, #172]	; (8006b24 <Stalling_detection_CRK+0xe4>)
 8006a76:	2200      	movs	r2, #0
 8006a78:	701a      	strb	r2, [r3, #0]
    delay_counter_CRK = 0;
 8006a7a:	4b2b      	ldr	r3, [pc, #172]	; (8006b28 <Stalling_detection_CRK+0xe8>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	601a      	str	r2, [r3, #0]
    teeth_count_CRK = 0;
 8006a80:	4b2a      	ldr	r3, [pc, #168]	; (8006b2c <Stalling_detection_CRK+0xec>)
 8006a82:	2200      	movs	r2, #0
 8006a84:	601a      	str	r2, [r3, #0]
    segment_counter_CRK = 0;
 8006a86:	4b2a      	ldr	r3, [pc, #168]	; (8006b30 <Stalling_detection_CRK+0xf0>)
 8006a88:	2200      	movs	r2, #0
 8006a8a:	601a      	str	r2, [r3, #0]
    shift_counter_CRK = 0;
 8006a8c:	4b29      	ldr	r3, [pc, #164]	; (8006b34 <Stalling_detection_CRK+0xf4>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	601a      	str	r2, [r3, #0]
    tolerance_window_CAM[0] = 2.0 * revolution_CRK;
 8006a92:	4b29      	ldr	r3, [pc, #164]	; (8006b38 <Stalling_detection_CRK+0xf8>)
 8006a94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	f7f9 fb66 	bl	800016c <__adddf3>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4925      	ldr	r1, [pc, #148]	; (8006b3c <Stalling_detection_CRK+0xfc>)
 8006aa6:	e9c1 2300 	strd	r2, r3, [r1]
    tolerance_window_CAM[1] = 2.0 * revolution_CRK;
 8006aaa:	4b23      	ldr	r3, [pc, #140]	; (8006b38 <Stalling_detection_CRK+0xf8>)
 8006aac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	f7f9 fb5a 	bl	800016c <__adddf3>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	460b      	mov	r3, r1
 8006abc:	491f      	ldr	r1, [pc, #124]	; (8006b3c <Stalling_detection_CRK+0xfc>)
 8006abe:	e9c1 2302 	strd	r2, r3, [r1, #8]

    // Reset CRK and CAM_CRK synchronization
    if (CRK_synch == true)
 8006ac2:	4b1f      	ldr	r3, [pc, #124]	; (8006b40 <Stalling_detection_CRK+0x100>)
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d008      	beq.n	8006adc <Stalling_detection_CRK+0x9c>
    {
        uint8_t CRK_synchronisation_lost = message[4];
 8006aca:	4b1e      	ldr	r3, [pc, #120]	; (8006b44 <Stalling_detection_CRK+0x104>)
 8006acc:	791b      	ldrb	r3, [r3, #4]
 8006ace:	71fb      	strb	r3, [r7, #7]
         HAL_USART_Transmit_IT(&husart1, &CRK_synchronisation_lost, 1); // CRK synchronization lost
 8006ad0:	1dfb      	adds	r3, r7, #7
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	481c      	ldr	r0, [pc, #112]	; (8006b48 <Stalling_detection_CRK+0x108>)
 8006ad8:	f7fc ff19 	bl	800390e <HAL_USART_Transmit_IT>
    }

    CRK_synch = false;
 8006adc:	4b18      	ldr	r3, [pc, #96]	; (8006b40 <Stalling_detection_CRK+0x100>)
 8006ade:	2200      	movs	r2, #0
 8006ae0:	701a      	strb	r2, [r3, #0]
    CRK_synch_temp = false;
 8006ae2:	4b1a      	ldr	r3, [pc, #104]	; (8006b4c <Stalling_detection_CRK+0x10c>)
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	701a      	strb	r2, [r3, #0]
    teeth_count_overall = 0;
 8006ae8:	4b19      	ldr	r3, [pc, #100]	; (8006b50 <Stalling_detection_CRK+0x110>)
 8006aea:	2200      	movs	r2, #0
 8006aec:	601a      	str	r2, [r3, #0]

    // Output signal level treatment
    output_level_setting = false;
 8006aee:	4b19      	ldr	r3, [pc, #100]	; (8006b54 <Stalling_detection_CRK+0x114>)
 8006af0:	2200      	movs	r2, #0
 8006af2:	701a      	strb	r2, [r3, #0]

    engine_start = false;
 8006af4:	4b18      	ldr	r3, [pc, #96]	; (8006b58 <Stalling_detection_CRK+0x118>)
 8006af6:	2200      	movs	r2, #0
 8006af8:	701a      	strb	r2, [r3, #0]
    engine_start_counter = 0;
 8006afa:	4b18      	ldr	r3, [pc, #96]	; (8006b5c <Stalling_detection_CRK+0x11c>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	601a      	str	r2, [r3, #0]
}
 8006b00:	bf00      	nop
 8006b02:	3708      	adds	r7, #8
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	e000e010 	.word	0xe000e010
 8006b0c:	2000026c 	.word	0x2000026c
 8006b10:	2000025c 	.word	0x2000025c
 8006b14:	20000260 	.word	0x20000260
 8006b18:	20000264 	.word	0x20000264
 8006b1c:	200002a6 	.word	0x200002a6
 8006b20:	20000268 	.word	0x20000268
 8006b24:	200002a2 	.word	0x200002a2
 8006b28:	20000284 	.word	0x20000284
 8006b2c:	20000270 	.word	0x20000270
 8006b30:	20000288 	.word	0x20000288
 8006b34:	20000290 	.word	0x20000290
 8006b38:	20000298 	.word	0x20000298
 8006b3c:	20000640 	.word	0x20000640
 8006b40:	200002a0 	.word	0x200002a0
 8006b44:	20000020 	.word	0x20000020
 8006b48:	20000aac 	.word	0x20000aac
 8006b4c:	200002a1 	.word	0x200002a1
 8006b50:	20000660 	.word	0x20000660
 8006b54:	200005e1 	.word	0x200005e1
 8006b58:	200002a5 	.word	0x200002a5
 8006b5c:	20000294 	.word	0x20000294

08006b60 <Stalling_detection_CAM>:

// ## Stalling Detection Function
void Stalling_detection_CAM(int camId)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
    TIM2_Reset();
 8006b68:	f000 fd30 	bl	80075cc <TIM2_Reset>
    // Timer5Reset(); // TODO: Is this reset warranted?
    // check all IC-buffers for overflow
    IC_overflow_check();
 8006b6c:	f000 f9ca 	bl	8006f04 <IC_overflow_check>

    teeth_count_CAM_CRK_synch = 0;
 8006b70:	4b34      	ldr	r3, [pc, #208]	; (8006c44 <Stalling_detection_CAM+0xe4>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	601a      	str	r2, [r3, #0]
    teeth_count_CAM_CRK_synch_ahead = 0;
 8006b76:	4b34      	ldr	r3, [pc, #208]	; (8006c48 <Stalling_detection_CAM+0xe8>)
 8006b78:	2200      	movs	r2, #0
 8006b7a:	601a      	str	r2, [r3, #0]
    edge_count_CAM[camId] = 0;
 8006b7c:	4a33      	ldr	r2, [pc, #204]	; (8006c4c <Stalling_detection_CAM+0xec>)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2100      	movs	r1, #0
 8006b82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM[camId] = 0;
 8006b86:	4a32      	ldr	r2, [pc, #200]	; (8006c50 <Stalling_detection_CAM+0xf0>)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_position_counter_CAM[camId] = 0;
 8006b90:	4a30      	ldr	r2, [pc, #192]	; (8006c54 <Stalling_detection_CAM+0xf4>)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2100      	movs	r1, #0
 8006b96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM[camId] = 0;
 8006b9a:	4a2f      	ldr	r2, [pc, #188]	; (8006c58 <Stalling_detection_CAM+0xf8>)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM_ahead[camId] = 0;
 8006ba4:	4a2d      	ldr	r2, [pc, #180]	; (8006c5c <Stalling_detection_CAM+0xfc>)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2100      	movs	r1, #0
 8006baa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_position_counter_CAM_ahead[camId] = 0;
 8006bae:	4a2c      	ldr	r2, [pc, #176]	; (8006c60 <Stalling_detection_CAM+0x100>)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM_ahead[camId] = 0;
 8006bb8:	4a2a      	ldr	r2, [pc, #168]	; (8006c64 <Stalling_detection_CAM+0x104>)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    CAM_tolerance_switch[camId] = false;
 8006bc2:	4a29      	ldr	r2, [pc, #164]	; (8006c68 <Stalling_detection_CAM+0x108>)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	2200      	movs	r2, #0
 8006bca:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status = false;
 8006bcc:	4b27      	ldr	r3, [pc, #156]	; (8006c6c <Stalling_detection_CAM+0x10c>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status_ahead = false;
 8006bd2:	4b27      	ldr	r3, [pc, #156]	; (8006c70 <Stalling_detection_CAM+0x110>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_ahead[camId] = false;
 8006bd8:	4a26      	ldr	r2, [pc, #152]	; (8006c74 <Stalling_detection_CAM+0x114>)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4413      	add	r3, r2
 8006bde:	2200      	movs	r2, #0
 8006be0:	701a      	strb	r2, [r3, #0]
    tolerance_window_CAM[camId] = 2.0 * revolution_CRK;
 8006be2:	4b25      	ldr	r3, [pc, #148]	; (8006c78 <Stalling_detection_CAM+0x118>)
 8006be4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006be8:	4602      	mov	r2, r0
 8006bea:	460b      	mov	r3, r1
 8006bec:	f7f9 fabe 	bl	800016c <__adddf3>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4821      	ldr	r0, [pc, #132]	; (8006c7c <Stalling_detection_CAM+0x11c>)
 8006bf6:	6879      	ldr	r1, [r7, #4]
 8006bf8:	00c9      	lsls	r1, r1, #3
 8006bfa:	4401      	add	r1, r0
 8006bfc:	e9c1 2300 	strd	r2, r3, [r1]

    if (CRK_CAM_synch[camId] == true)
 8006c00:	4a1f      	ldr	r2, [pc, #124]	; (8006c80 <Stalling_detection_CAM+0x120>)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4413      	add	r3, r2
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d009      	beq.n	8006c20 <Stalling_detection_CAM+0xc0>
    {
        uint8_t CAM_CRK_synchronisation_lost = message[6];
 8006c0c:	4b1d      	ldr	r3, [pc, #116]	; (8006c84 <Stalling_detection_CAM+0x124>)
 8006c0e:	799b      	ldrb	r3, [r3, #6]
 8006c10:	73fb      	strb	r3, [r7, #15]
         HAL_USART_Transmit_IT(&husart1, &CAM_CRK_synchronisation_lost, 1); // CAM_CRK synchronization lost
 8006c12:	f107 030f 	add.w	r3, r7, #15
 8006c16:	2201      	movs	r2, #1
 8006c18:	4619      	mov	r1, r3
 8006c1a:	481b      	ldr	r0, [pc, #108]	; (8006c88 <Stalling_detection_CAM+0x128>)
 8006c1c:	f7fc fe77 	bl	800390e <HAL_USART_Transmit_IT>
    }

    CRK_CAM_synch[camId] = false;
 8006c20:	4a17      	ldr	r2, [pc, #92]	; (8006c80 <Stalling_detection_CAM+0x120>)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4413      	add	r3, r2
 8006c26:	2200      	movs	r2, #0
 8006c28:	701a      	strb	r2, [r3, #0]

    // Output signal level treatment
    output_level_setting = false;
 8006c2a:	4b18      	ldr	r3, [pc, #96]	; (8006c8c <Stalling_detection_CAM+0x12c>)
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	701a      	strb	r2, [r3, #0]

    engine_start = false;
 8006c30:	4b17      	ldr	r3, [pc, #92]	; (8006c90 <Stalling_detection_CAM+0x130>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	701a      	strb	r2, [r3, #0]
    engine_start_counter = 0;
 8006c36:	4b17      	ldr	r3, [pc, #92]	; (8006c94 <Stalling_detection_CAM+0x134>)
 8006c38:	2200      	movs	r2, #0
 8006c3a:	601a      	str	r2, [r3, #0]
}
 8006c3c:	bf00      	nop
 8006c3e:	3710      	adds	r7, #16
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	20000274 	.word	0x20000274
 8006c48:	20000278 	.word	0x20000278
 8006c4c:	200005e8 	.word	0x200005e8
 8006c50:	200005f0 	.word	0x200005f0
 8006c54:	200005f8 	.word	0x200005f8
 8006c58:	20000600 	.word	0x20000600
 8006c5c:	20000608 	.word	0x20000608
 8006c60:	20000610 	.word	0x20000610
 8006c64:	20000618 	.word	0x20000618
 8006c68:	20000650 	.word	0x20000650
 8006c6c:	20000652 	.word	0x20000652
 8006c70:	20000653 	.word	0x20000653
 8006c74:	20000654 	.word	0x20000654
 8006c78:	20000298 	.word	0x20000298
 8006c7c:	20000640 	.word	0x20000640
 8006c80:	2000065c 	.word	0x2000065c
 8006c84:	20000020 	.word	0x20000020
 8006c88:	20000aac 	.word	0x20000aac
 8006c8c:	200005e1 	.word	0x200005e1
 8006c90:	200002a5 	.word	0x200002a5
 8006c94:	20000294 	.word	0x20000294

08006c98 <sync_CRK_preparation>:

// ## CRK synchronisation preparation
void sync_CRK_preparation(void)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	af00      	add	r7, sp, #0
    // Read Timer value from IC3-buffer
    T_TOOTH_RAW = IC2BUF;
 8006c9c:	4b17      	ldr	r3, [pc, #92]	; (8006cfc <sync_CRK_preparation+0x64>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a17      	ldr	r2, [pc, #92]	; (8006d00 <sync_CRK_preparation+0x68>)
 8006ca2:	6013      	str	r3, [r2, #0]

    // Calculate tooth time
    T_TOOTH_RAW = T_TOOTH_RAW + timer_overflow_CRK * htim2.Init.Period;
 8006ca4:	4b17      	ldr	r3, [pc, #92]	; (8006d04 <sync_CRK_preparation+0x6c>)
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	4a17      	ldr	r2, [pc, #92]	; (8006d08 <sync_CRK_preparation+0x70>)
 8006caa:	6812      	ldr	r2, [r2, #0]
 8006cac:	fb03 f202 	mul.w	r2, r3, r2
 8006cb0:	4b13      	ldr	r3, [pc, #76]	; (8006d00 <sync_CRK_preparation+0x68>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	4a12      	ldr	r2, [pc, #72]	; (8006d00 <sync_CRK_preparation+0x68>)
 8006cb8:	6013      	str	r3, [r2, #0]

    // test
    if (delay_off == true)
 8006cba:	4b14      	ldr	r3, [pc, #80]	; (8006d0c <sync_CRK_preparation+0x74>)
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d012      	beq.n	8006ce8 <sync_CRK_preparation+0x50>
    {
        if (CRK_synch == true)
 8006cc2:	4b13      	ldr	r3, [pc, #76]	; (8006d10 <sync_CRK_preparation+0x78>)
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00e      	beq.n	8006ce8 <sync_CRK_preparation+0x50>
        {
            // Teeth Counter CRK
            if ((teeth_count_CRK < number_teeth_between_gaps))
 8006cca:	4b12      	ldr	r3, [pc, #72]	; (8006d14 <sync_CRK_preparation+0x7c>)
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	4b12      	ldr	r3, [pc, #72]	; (8006d18 <sync_CRK_preparation+0x80>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d205      	bcs.n	8006ce2 <sync_CRK_preparation+0x4a>
            {
                // 360CRK for one gap; 180 for two gaps; 120 for three gaps
                teeth_count_CRK++;
 8006cd6:	4b0f      	ldr	r3, [pc, #60]	; (8006d14 <sync_CRK_preparation+0x7c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	4a0d      	ldr	r2, [pc, #52]	; (8006d14 <sync_CRK_preparation+0x7c>)
 8006cde:	6013      	str	r3, [r2, #0]
 8006ce0:	e002      	b.n	8006ce8 <sync_CRK_preparation+0x50>
            }
            else
            {
                teeth_count_CRK = 1;
 8006ce2:	4b0c      	ldr	r3, [pc, #48]	; (8006d14 <sync_CRK_preparation+0x7c>)
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	601a      	str	r2, [r3, #0]
            }
        }
    }

    // reset timer 
    SysTick->VAL = (2 ^ 24) - 1;
 8006ce8:	4b0c      	ldr	r3, [pc, #48]	; (8006d1c <sync_CRK_preparation+0x84>)
 8006cea:	2219      	movs	r2, #25
 8006cec:	609a      	str	r2, [r3, #8]
    timer_overflow_CRK = 0;
 8006cee:	4b06      	ldr	r3, [pc, #24]	; (8006d08 <sync_CRK_preparation+0x70>)
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	601a      	str	r2, [r3, #0]
}
 8006cf4:	bf00      	nop
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bc80      	pop	{r7}
 8006cfa:	4770      	bx	lr
 8006cfc:	20000258 	.word	0x20000258
 8006d00:	20000264 	.word	0x20000264
 8006d04:	200009d4 	.word	0x200009d4
 8006d08:	2000026c 	.word	0x2000026c
 8006d0c:	200002a2 	.word	0x200002a2
 8006d10:	200002a0 	.word	0x200002a0
 8006d14:	20000270 	.word	0x20000270
 8006d18:	20000280 	.word	0x20000280
 8006d1c:	e000e010 	.word	0xe000e010

08006d20 <gap_to_edge_calculation>:
    TIM2_Reset();
}

// ## Gap to edge calculation
void gap_to_edge_calculation(void)
{
 8006d20:	b5b0      	push	{r4, r5, r7, lr}
 8006d22:	af00      	add	r7, sp, #0
    // calculate angles between reference gap and CAM-edges when synchronization is not yet done PR2: Timer periode value, TMR2 TMR counter at that moment
    gap_to_edge = (((double)teeth_count_CAM_CRK_synch - 1.0) + (double)(((unsigned long)(__HAL_TIM_GET_COUNTER(&htim2)) + timer_overflow_CRK * __HAL_TIM_GET_AUTORELOAD(&htim2)) / T_TOOTH_RAW)) * revolution_CRK;
 8006d24:	4b34      	ldr	r3, [pc, #208]	; (8006df8 <gap_to_edge_calculation+0xd8>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7f9 fb5b 	bl	80003e4 <__aeabi_ui2d>
 8006d2e:	f04f 0200 	mov.w	r2, #0
 8006d32:	4b32      	ldr	r3, [pc, #200]	; (8006dfc <gap_to_edge_calculation+0xdc>)
 8006d34:	f7f9 fa18 	bl	8000168 <__aeabi_dsub>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	4614      	mov	r4, r2
 8006d3e:	461d      	mov	r5, r3
 8006d40:	4b2f      	ldr	r3, [pc, #188]	; (8006e00 <gap_to_edge_calculation+0xe0>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d46:	4b2e      	ldr	r3, [pc, #184]	; (8006e00 <gap_to_edge_calculation+0xe0>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d4c:	492d      	ldr	r1, [pc, #180]	; (8006e04 <gap_to_edge_calculation+0xe4>)
 8006d4e:	6809      	ldr	r1, [r1, #0]
 8006d50:	fb01 f303 	mul.w	r3, r1, r3
 8006d54:	441a      	add	r2, r3
 8006d56:	4b2c      	ldr	r3, [pc, #176]	; (8006e08 <gap_to_edge_calculation+0xe8>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7f9 fb40 	bl	80003e4 <__aeabi_ui2d>
 8006d64:	4602      	mov	r2, r0
 8006d66:	460b      	mov	r3, r1
 8006d68:	4620      	mov	r0, r4
 8006d6a:	4629      	mov	r1, r5
 8006d6c:	f7f9 f9fe 	bl	800016c <__adddf3>
 8006d70:	4602      	mov	r2, r0
 8006d72:	460b      	mov	r3, r1
 8006d74:	4610      	mov	r0, r2
 8006d76:	4619      	mov	r1, r3
 8006d78:	4b24      	ldr	r3, [pc, #144]	; (8006e0c <gap_to_edge_calculation+0xec>)
 8006d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7e:	f7f9 fbab 	bl	80004d8 <__aeabi_dmul>
 8006d82:	4602      	mov	r2, r0
 8006d84:	460b      	mov	r3, r1
 8006d86:	4922      	ldr	r1, [pc, #136]	; (8006e10 <gap_to_edge_calculation+0xf0>)
 8006d88:	e9c1 2300 	strd	r2, r3, [r1]

    gap_to_edge_ahead = (((double)teeth_count_CAM_CRK_synch_ahead - 1.0) + (double)(((unsigned long)(__HAL_TIM_GET_COUNTER(&htim2)) + timer_overflow_CRK * __HAL_TIM_GET_AUTORELOAD(&htim2)) / T_TOOTH_RAW)) * revolution_CRK;
 8006d8c:	4b21      	ldr	r3, [pc, #132]	; (8006e14 <gap_to_edge_calculation+0xf4>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7f9 fb27 	bl	80003e4 <__aeabi_ui2d>
 8006d96:	f04f 0200 	mov.w	r2, #0
 8006d9a:	4b18      	ldr	r3, [pc, #96]	; (8006dfc <gap_to_edge_calculation+0xdc>)
 8006d9c:	f7f9 f9e4 	bl	8000168 <__aeabi_dsub>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	4614      	mov	r4, r2
 8006da6:	461d      	mov	r5, r3
 8006da8:	4b15      	ldr	r3, [pc, #84]	; (8006e00 <gap_to_edge_calculation+0xe0>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006dae:	4b14      	ldr	r3, [pc, #80]	; (8006e00 <gap_to_edge_calculation+0xe0>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db4:	4913      	ldr	r1, [pc, #76]	; (8006e04 <gap_to_edge_calculation+0xe4>)
 8006db6:	6809      	ldr	r1, [r1, #0]
 8006db8:	fb01 f303 	mul.w	r3, r1, r3
 8006dbc:	441a      	add	r2, r3
 8006dbe:	4b12      	ldr	r3, [pc, #72]	; (8006e08 <gap_to_edge_calculation+0xe8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7f9 fb0c 	bl	80003e4 <__aeabi_ui2d>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	f7f9 f9ca 	bl	800016c <__adddf3>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4610      	mov	r0, r2
 8006dde:	4619      	mov	r1, r3
 8006de0:	4b0a      	ldr	r3, [pc, #40]	; (8006e0c <gap_to_edge_calculation+0xec>)
 8006de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de6:	f7f9 fb77 	bl	80004d8 <__aeabi_dmul>
 8006dea:	4602      	mov	r2, r0
 8006dec:	460b      	mov	r3, r1
 8006dee:	490a      	ldr	r1, [pc, #40]	; (8006e18 <gap_to_edge_calculation+0xf8>)
 8006df0:	e9c1 2300 	strd	r2, r3, [r1]
}
 8006df4:	bf00      	nop
 8006df6:	bdb0      	pop	{r4, r5, r7, pc}
 8006df8:	20000274 	.word	0x20000274
 8006dfc:	3ff00000 	.word	0x3ff00000
 8006e00:	200009d4 	.word	0x200009d4
 8006e04:	2000026c 	.word	0x2000026c
 8006e08:	20000264 	.word	0x20000264
 8006e0c:	20000298 	.word	0x20000298
 8006e10:	20000620 	.word	0x20000620
 8006e14:	20000278 	.word	0x20000278
 8006e18:	20000628 	.word	0x20000628

08006e1c <CAM_CRK_synch_reset>:

// ## Reset CAM_CRK_synch
void CAM_CRK_synch_reset(int camId)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
    edge_position_counter_CAM[camId] = 0;
 8006e24:	4a0b      	ldr	r2, [pc, #44]	; (8006e54 <CAM_CRK_synch_reset+0x38>)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2100      	movs	r1, #0
 8006e2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM[camId] = 0;
 8006e2e:	4a0a      	ldr	r2, [pc, #40]	; (8006e58 <CAM_CRK_synch_reset+0x3c>)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2100      	movs	r1, #0
 8006e34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM[camId] = 0;
 8006e38:	4a08      	ldr	r2, [pc, #32]	; (8006e5c <CAM_CRK_synch_reset+0x40>)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    // set teeth_count_CAM_CRK_synch to one after the next reference gap
    CAM_CRK_synch_status = true;
 8006e42:	4b07      	ldr	r3, [pc, #28]	; (8006e60 <CAM_CRK_synch_reset+0x44>)
 8006e44:	2201      	movs	r2, #1
 8006e46:	701a      	strb	r2, [r3, #0]
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bc80      	pop	{r7}
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	200005f8 	.word	0x200005f8
 8006e58:	200005f0 	.word	0x200005f0
 8006e5c:	20000600 	.word	0x20000600
 8006e60:	20000652 	.word	0x20000652

08006e64 <CAM_CRK_synch_ahead_reset>:

// ## Reset CAM_CRK_synch_ahead
void CAM_CRK_synch_ahead_reset(int camId)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
    edge_position_counter_CAM_ahead[camId] = 0;
 8006e6c:	4a0b      	ldr	r2, [pc, #44]	; (8006e9c <CAM_CRK_synch_ahead_reset+0x38>)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2100      	movs	r1, #0
 8006e72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM_ahead[camId] = 0;
 8006e76:	4a0a      	ldr	r2, [pc, #40]	; (8006ea0 <CAM_CRK_synch_ahead_reset+0x3c>)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM_ahead[camId] = 0;
 8006e80:	4a08      	ldr	r2, [pc, #32]	; (8006ea4 <CAM_CRK_synch_ahead_reset+0x40>)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2100      	movs	r1, #0
 8006e86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    // set teeth_count_CAM_CRK_synch to one after the next reference gap
    CAM_CRK_synch_status_ahead = true;
 8006e8a:	4b07      	ldr	r3, [pc, #28]	; (8006ea8 <CAM_CRK_synch_ahead_reset+0x44>)
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	701a      	strb	r2, [r3, #0]
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bc80      	pop	{r7}
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	20000610 	.word	0x20000610
 8006ea0:	20000608 	.word	0x20000608
 8006ea4:	20000618 	.word	0x20000618
 8006ea8:	20000653 	.word	0x20000653

08006eac <CAM_CRK_synch_set>:

// ## Set CAM_CRK_synch
void CAM_CRK_synch_set(int camId)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
    CRK_CAM_synch[camId] = true;
 8006eb4:	4a0d      	ldr	r2, [pc, #52]	; (8006eec <CAM_CRK_synch_set+0x40>)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4413      	add	r3, r2
 8006eba:	2201      	movs	r2, #1
 8006ebc:	701a      	strb	r2, [r3, #0]

    // Send CRK_CAM-sycnhronization status
    uint8_t CRK_CAM_synchronisation_lost = message[6];
 8006ebe:	4b0c      	ldr	r3, [pc, #48]	; (8006ef0 <CAM_CRK_synch_set+0x44>)
 8006ec0:	799b      	ldrb	r3, [r3, #6]
 8006ec2:	73fb      	strb	r3, [r7, #15]
     HAL_USART_Transmit_IT(&husart1, &CRK_CAM_synchronisation_lost, 1); // CRK_CAM synchronization lost
 8006ec4:	f107 030f 	add.w	r3, r7, #15
 8006ec8:	2201      	movs	r2, #1
 8006eca:	4619      	mov	r1, r3
 8006ecc:	4809      	ldr	r0, [pc, #36]	; (8006ef4 <CAM_CRK_synch_set+0x48>)
 8006ece:	f7fc fd1e 	bl	800390e <HAL_USART_Transmit_IT>
    CAM_CRK_synch_status = false;
 8006ed2:	4b09      	ldr	r3, [pc, #36]	; (8006ef8 <CAM_CRK_synch_set+0x4c>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status_ahead = false;
 8006ed8:	4b08      	ldr	r3, [pc, #32]	; (8006efc <CAM_CRK_synch_set+0x50>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	701a      	strb	r2, [r3, #0]
    shift_counter_CRK = 0;
 8006ede:	4b08      	ldr	r3, [pc, #32]	; (8006f00 <CAM_CRK_synch_set+0x54>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	601a      	str	r2, [r3, #0]
}
 8006ee4:	bf00      	nop
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	2000065c 	.word	0x2000065c
 8006ef0:	20000020 	.word	0x20000020
 8006ef4:	20000aac 	.word	0x20000aac
 8006ef8:	20000652 	.word	0x20000652
 8006efc:	20000653 	.word	0x20000653
 8006f00:	20000290 	.word	0x20000290

08006f04 <IC_overflow_check>:

// ## IC overflow check
void IC_overflow_check()
{
 8006f04:	b480      	push	{r7}
 8006f06:	af00      	add	r7, sp, #0
    IC1BUF = 0;
 8006f08:	4b04      	ldr	r3, [pc, #16]	; (8006f1c <IC_overflow_check+0x18>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	601a      	str	r2, [r3, #0]
    IC2BUF = 0;
 8006f0e:	4b04      	ldr	r3, [pc, #16]	; (8006f20 <IC_overflow_check+0x1c>)
 8006f10:	2200      	movs	r2, #0
 8006f12:	601a      	str	r2, [r3, #0]
}
 8006f14:	bf00      	nop
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bc80      	pop	{r7}
 8006f1a:	4770      	bx	lr
 8006f1c:	20000254 	.word	0x20000254
 8006f20:	20000258 	.word	0x20000258

08006f24 <CRK_configuration>:

//### Functions ###

// ## CRK Configuration
void CRK_configuration(void)
{
 8006f24:	b5b0      	push	{r4, r5, r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
	// Number of teeth between two gaps
	number_teeth_between_gaps = (number_teeth_CRK / number_gap)
 8006f2a:	4b51      	ldr	r3, [pc, #324]	; (8007070 <CRK_configuration+0x14c>)
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	4b51      	ldr	r3, [pc, #324]	; (8007074 <CRK_configuration+0x150>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	fbb2 f2f3 	udiv	r2, r2, r3
			- number_miss_teeth;
 8006f36:	4b50      	ldr	r3, [pc, #320]	; (8007078 <CRK_configuration+0x154>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	1ad3      	subs	r3, r2, r3
	number_teeth_between_gaps = (number_teeth_CRK / number_gap)
 8006f3c:	4a4f      	ldr	r2, [pc, #316]	; (800707c <CRK_configuration+0x158>)
 8006f3e:	6013      	str	r3, [r2, #0]

	// Number of remaining teeth
	number_real_teeth = number_teeth_CRK - number_miss_teeth;
 8006f40:	4b4b      	ldr	r3, [pc, #300]	; (8007070 <CRK_configuration+0x14c>)
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	4b4c      	ldr	r3, [pc, #304]	; (8007078 <CRK_configuration+0x154>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	4a4d      	ldr	r2, [pc, #308]	; (8007080 <CRK_configuration+0x15c>)
 8006f4c:	6013      	str	r3, [r2, #0]

	// Revolution of one tooth time
	revolution_CRK = (double) (360.0 / number_teeth_CRK);
 8006f4e:	4b48      	ldr	r3, [pc, #288]	; (8007070 <CRK_configuration+0x14c>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7f9 fa46 	bl	80003e4 <__aeabi_ui2d>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	f04f 0000 	mov.w	r0, #0
 8006f60:	4948      	ldr	r1, [pc, #288]	; (8007084 <CRK_configuration+0x160>)
 8006f62:	f7f9 fbe3 	bl	800072c <__aeabi_ddiv>
 8006f66:	4602      	mov	r2, r0
 8006f68:	460b      	mov	r3, r1
 8006f6a:	4947      	ldr	r1, [pc, #284]	; (8007088 <CRK_configuration+0x164>)
 8006f6c:	e9c1 2300 	strd	r2, r3, [r1]

	// Set number of segments
	number_segments_CRK = number_cylinder;
 8006f70:	4b46      	ldr	r3, [pc, #280]	; (800708c <CRK_configuration+0x168>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a46      	ldr	r2, [pc, #280]	; (8007090 <CRK_configuration+0x16c>)
 8006f76:	6013      	str	r3, [r2, #0]

	int first_tooth_angle = 720 - tdc_to_gap;
 8006f78:	4b46      	ldr	r3, [pc, #280]	; (8007094 <CRK_configuration+0x170>)
 8006f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7e:	f04f 0000 	mov.w	r0, #0
 8006f82:	4945      	ldr	r1, [pc, #276]	; (8007098 <CRK_configuration+0x174>)
 8006f84:	f7f9 f8f0 	bl	8000168 <__aeabi_dsub>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4610      	mov	r0, r2
 8006f8e:	4619      	mov	r1, r3
 8006f90:	f7f9 fd3c 	bl	8000a0c <__aeabi_d2iz>
 8006f94:	4603      	mov	r3, r0
 8006f96:	607b      	str	r3, [r7, #4]

	if (first_seg_angle >= first_tooth_angle)
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f7f9 fa33 	bl	8000404 <__aeabi_i2d>
 8006f9e:	4b3f      	ldr	r3, [pc, #252]	; (800709c <CRK_configuration+0x178>)
 8006fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa4:	f7f9 fd14 	bl	80009d0 <__aeabi_dcmple>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d01e      	beq.n	8006fec <CRK_configuration+0xc8>
	{
		first_seg_start_tooth = (first_seg_angle - first_tooth_angle)
 8006fae:	4b3b      	ldr	r3, [pc, #236]	; (800709c <CRK_configuration+0x178>)
 8006fb0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7f9 fa25 	bl	8000404 <__aeabi_i2d>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	f7f9 f8d1 	bl	8000168 <__aeabi_dsub>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4610      	mov	r0, r2
 8006fcc:	4619      	mov	r1, r3
				/ revolution_CRK;
 8006fce:	4b2e      	ldr	r3, [pc, #184]	; (8007088 <CRK_configuration+0x164>)
 8006fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd4:	f7f9 fbaa 	bl	800072c <__aeabi_ddiv>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	460b      	mov	r3, r1
		first_seg_start_tooth = (first_seg_angle - first_tooth_angle)
 8006fdc:	4610      	mov	r0, r2
 8006fde:	4619      	mov	r1, r3
 8006fe0:	f7f9 fd3c 	bl	8000a5c <__aeabi_d2uiz>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	4a2e      	ldr	r2, [pc, #184]	; (80070a0 <CRK_configuration+0x17c>)
 8006fe8:	6013      	str	r3, [r2, #0]
 8006fea:	e026      	b.n	800703a <CRK_configuration+0x116>
	}
	else
	{
		first_seg_start_tooth = number_teeth_CRK
				- ((first_tooth_angle - first_seg_angle) / revolution_CRK);
 8006fec:	4b20      	ldr	r3, [pc, #128]	; (8007070 <CRK_configuration+0x14c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7f9 f9f7 	bl	80003e4 <__aeabi_ui2d>
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	460d      	mov	r5, r1
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7f9 fa02 	bl	8000404 <__aeabi_i2d>
 8007000:	4b26      	ldr	r3, [pc, #152]	; (800709c <CRK_configuration+0x178>)
 8007002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007006:	f7f9 f8af 	bl	8000168 <__aeabi_dsub>
 800700a:	4602      	mov	r2, r0
 800700c:	460b      	mov	r3, r1
 800700e:	4610      	mov	r0, r2
 8007010:	4619      	mov	r1, r3
 8007012:	4b1d      	ldr	r3, [pc, #116]	; (8007088 <CRK_configuration+0x164>)
 8007014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007018:	f7f9 fb88 	bl	800072c <__aeabi_ddiv>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	4620      	mov	r0, r4
 8007022:	4629      	mov	r1, r5
 8007024:	f7f9 f8a0 	bl	8000168 <__aeabi_dsub>
 8007028:	4602      	mov	r2, r0
 800702a:	460b      	mov	r3, r1
		first_seg_start_tooth = number_teeth_CRK
 800702c:	4610      	mov	r0, r2
 800702e:	4619      	mov	r1, r3
 8007030:	f7f9 fd14 	bl	8000a5c <__aeabi_d2uiz>
 8007034:	4603      	mov	r3, r0
 8007036:	4a1a      	ldr	r2, [pc, #104]	; (80070a0 <CRK_configuration+0x17c>)
 8007038:	6013      	str	r3, [r2, #0]
	}

	// Set configuration status
	CRK_config = true;
 800703a:	4b1a      	ldr	r3, [pc, #104]	; (80070a4 <CRK_configuration+0x180>)
 800703c:	2201      	movs	r2, #1
 800703e:	701a      	strb	r2, [r3, #0]

	// Complete configuration
	if ((CRK_config == true) && (CAM_config == true))
 8007040:	4b18      	ldr	r3, [pc, #96]	; (80070a4 <CRK_configuration+0x180>)
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d005      	beq.n	8007054 <CRK_configuration+0x130>
 8007048:	4b17      	ldr	r3, [pc, #92]	; (80070a8 <CRK_configuration+0x184>)
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d001      	beq.n	8007054 <CRK_configuration+0x130>
	{
		CAM_CRK_configuration();
 8007050:	f000 f8ee 	bl	8007230 <CAM_CRK_configuration>
	}

	// Send configuration status
	uint8_t msg_CRK_configuration_ready = message[1];
 8007054:	4b15      	ldr	r3, [pc, #84]	; (80070ac <CRK_configuration+0x188>)
 8007056:	785b      	ldrb	r3, [r3, #1]
 8007058:	70fb      	strb	r3, [r7, #3]
	 HAL_USART_Transmit_IT(&husart1, &msg_CRK_configuration_ready, 1);
 800705a:	1cfb      	adds	r3, r7, #3
 800705c:	2201      	movs	r2, #1
 800705e:	4619      	mov	r1, r3
 8007060:	4813      	ldr	r0, [pc, #76]	; (80070b0 <CRK_configuration+0x18c>)
 8007062:	f7fc fc54 	bl	800390e <HAL_USART_Transmit_IT>
}
 8007066:	bf00      	nop
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bdb0      	pop	{r4, r5, r7, pc}
 800706e:	bf00      	nop
 8007070:	2000022c 	.word	0x2000022c
 8007074:	20000234 	.word	0x20000234
 8007078:	20000230 	.word	0x20000230
 800707c:	20000280 	.word	0x20000280
 8007080:	2000027c 	.word	0x2000027c
 8007084:	40768000 	.word	0x40768000
 8007088:	20000298 	.word	0x20000298
 800708c:	20000248 	.word	0x20000248
 8007090:	2000028c 	.word	0x2000028c
 8007094:	20000238 	.word	0x20000238
 8007098:	40868000 	.word	0x40868000
 800709c:	20000240 	.word	0x20000240
 80070a0:	2000024c 	.word	0x2000024c
 80070a4:	200002a4 	.word	0x200002a4
 80070a8:	2000065e 	.word	0x2000065e
 80070ac:	20000020 	.word	0x20000020
 80070b0:	20000aac 	.word	0x20000aac

080070b4 <CAM_configuration>:

// ## CAM Configuration
void CAM_configuration(void)
{
 80070b4:	b590      	push	{r4, r7, lr}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
	int camId = 0;
 80070ba:	2300      	movs	r3, #0
 80070bc:	60fb      	str	r3, [r7, #12]

	for (camId = 0; camId < number_of_CAM; camId++)
 80070be:	2300      	movs	r3, #0
 80070c0:	60fb      	str	r3, [r7, #12]
 80070c2:	e07d      	b.n	80071c0 <CAM_configuration+0x10c>
	{
		// Set counter to calculate the distances of the CAM edges to the gap in the for-loop
		int i;

		// Set number of CAM edges
		if (active_CAM_edges[camId] == 'b')
 80070c4:	4a4e      	ldr	r2, [pc, #312]	; (8007200 <CAM_configuration+0x14c>)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	4413      	add	r3, r2
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	2b62      	cmp	r3, #98	; 0x62
 80070ce:	d109      	bne.n	80070e4 <CAM_configuration+0x30>
		{
			number_teeth_CAM[camId] = number_active_edges_CAM[camId] / 2;
 80070d0:	4a4c      	ldr	r2, [pc, #304]	; (8007204 <CAM_configuration+0x150>)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070d8:	085a      	lsrs	r2, r3, #1
 80070da:	494b      	ldr	r1, [pc, #300]	; (8007208 <CAM_configuration+0x154>)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80070e2:	e007      	b.n	80070f4 <CAM_configuration+0x40>
		}
		else
		{
			number_teeth_CAM[camId] = number_active_edges_CAM[camId];
 80070e4:	4a47      	ldr	r2, [pc, #284]	; (8007204 <CAM_configuration+0x150>)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80070ec:	4946      	ldr	r1, [pc, #280]	; (8007208 <CAM_configuration+0x154>)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}

		// Calculate distance from gap to CAM edges
		for (i = 0; i < number_active_edges_CAM[camId]; i++)
 80070f4:	2300      	movs	r3, #0
 80070f6:	60bb      	str	r3, [r7, #8]
 80070f8:	e058      	b.n	80071ac <CAM_configuration+0xf8>
		{
			distance_gap_to_CAM_edge[camId][i] = CAM_edges[camId][i]
 80070fa:	4944      	ldr	r1, [pc, #272]	; (800720c <CAM_configuration+0x158>)
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	4613      	mov	r3, r2
 8007100:	005b      	lsls	r3, r3, #1
 8007102:	4413      	add	r3, r2
 8007104:	00db      	lsls	r3, r3, #3
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	4413      	add	r3, r2
 800710a:	00db      	lsls	r3, r3, #3
 800710c:	440b      	add	r3, r1
 800710e:	e9d3 0100 	ldrd	r0, r1, [r3]
					+ tdc_to_gap;
 8007112:	4b3f      	ldr	r3, [pc, #252]	; (8007210 <CAM_configuration+0x15c>)
 8007114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007118:	f7f9 f828 	bl	800016c <__adddf3>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	4610      	mov	r0, r2
 8007122:	4619      	mov	r1, r3
			distance_gap_to_CAM_edge[camId][i] = CAM_edges[camId][i]
 8007124:	4c3b      	ldr	r4, [pc, #236]	; (8007214 <CAM_configuration+0x160>)
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	4613      	mov	r3, r2
 800712a:	005b      	lsls	r3, r3, #1
 800712c:	4413      	add	r3, r2
 800712e:	00db      	lsls	r3, r3, #3
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	4413      	add	r3, r2
 8007134:	00db      	lsls	r3, r3, #3
 8007136:	4423      	add	r3, r4
 8007138:	e9c3 0100 	strd	r0, r1, [r3]

			if (distance_gap_to_CAM_edge[camId][i] >= 720.0)
 800713c:	4935      	ldr	r1, [pc, #212]	; (8007214 <CAM_configuration+0x160>)
 800713e:	68fa      	ldr	r2, [r7, #12]
 8007140:	4613      	mov	r3, r2
 8007142:	005b      	lsls	r3, r3, #1
 8007144:	4413      	add	r3, r2
 8007146:	00db      	lsls	r3, r3, #3
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	4413      	add	r3, r2
 800714c:	00db      	lsls	r3, r3, #3
 800714e:	440b      	add	r3, r1
 8007150:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007154:	f04f 0200 	mov.w	r2, #0
 8007158:	4b2f      	ldr	r3, [pc, #188]	; (8007218 <CAM_configuration+0x164>)
 800715a:	f7f9 fc43 	bl	80009e4 <__aeabi_dcmpge>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d020      	beq.n	80071a6 <CAM_configuration+0xf2>
			{
				distance_gap_to_CAM_edge[camId][i] =
						distance_gap_to_CAM_edge[camId][i] - 720.0;
 8007164:	492b      	ldr	r1, [pc, #172]	; (8007214 <CAM_configuration+0x160>)
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	4613      	mov	r3, r2
 800716a:	005b      	lsls	r3, r3, #1
 800716c:	4413      	add	r3, r2
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	68ba      	ldr	r2, [r7, #8]
 8007172:	4413      	add	r3, r2
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	440b      	add	r3, r1
 8007178:	e9d3 0100 	ldrd	r0, r1, [r3]
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	4b25      	ldr	r3, [pc, #148]	; (8007218 <CAM_configuration+0x164>)
 8007182:	f7f8 fff1 	bl	8000168 <__aeabi_dsub>
 8007186:	4602      	mov	r2, r0
 8007188:	460b      	mov	r3, r1
 800718a:	4610      	mov	r0, r2
 800718c:	4619      	mov	r1, r3
				distance_gap_to_CAM_edge[camId][i] =
 800718e:	4c21      	ldr	r4, [pc, #132]	; (8007214 <CAM_configuration+0x160>)
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	4613      	mov	r3, r2
 8007194:	005b      	lsls	r3, r3, #1
 8007196:	4413      	add	r3, r2
 8007198:	00db      	lsls	r3, r3, #3
 800719a:	68ba      	ldr	r2, [r7, #8]
 800719c:	4413      	add	r3, r2
 800719e:	00db      	lsls	r3, r3, #3
 80071a0:	4423      	add	r3, r4
 80071a2:	e9c3 0100 	strd	r0, r1, [r3]
		for (i = 0; i < number_active_edges_CAM[camId]; i++)
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	3301      	adds	r3, #1
 80071aa:	60bb      	str	r3, [r7, #8]
 80071ac:	4a15      	ldr	r2, [pc, #84]	; (8007204 <CAM_configuration+0x150>)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d89f      	bhi.n	80070fa <CAM_configuration+0x46>
	for (camId = 0; camId < number_of_CAM; camId++)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	3301      	adds	r3, #1
 80071be:	60fb      	str	r3, [r7, #12]
 80071c0:	4b16      	ldr	r3, [pc, #88]	; (800721c <CAM_configuration+0x168>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	f6ff af7c 	blt.w	80070c4 <CAM_configuration+0x10>
			}
		}
	}

	// Set configuration status
	CAM_config = true;
 80071cc:	4b14      	ldr	r3, [pc, #80]	; (8007220 <CAM_configuration+0x16c>)
 80071ce:	2201      	movs	r2, #1
 80071d0:	701a      	strb	r2, [r3, #0]

	// Complete configuration
	if (CRK_config == true && CAM_config == true)
 80071d2:	4b14      	ldr	r3, [pc, #80]	; (8007224 <CAM_configuration+0x170>)
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d005      	beq.n	80071e6 <CAM_configuration+0x132>
 80071da:	4b11      	ldr	r3, [pc, #68]	; (8007220 <CAM_configuration+0x16c>)
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <CAM_configuration+0x132>
	{
		CAM_CRK_configuration();
 80071e2:	f000 f825 	bl	8007230 <CAM_CRK_configuration>
	}

	// Send configuration status
	uint8_t msg_CAM_configuration_ready = message[2];
 80071e6:	4b10      	ldr	r3, [pc, #64]	; (8007228 <CAM_configuration+0x174>)
 80071e8:	789b      	ldrb	r3, [r3, #2]
 80071ea:	71fb      	strb	r3, [r7, #7]
	 HAL_USART_Transmit_IT(&husart1, &msg_CAM_configuration_ready, 1);
 80071ec:	1dfb      	adds	r3, r7, #7
 80071ee:	2201      	movs	r2, #1
 80071f0:	4619      	mov	r1, r3
 80071f2:	480e      	ldr	r0, [pc, #56]	; (800722c <CAM_configuration+0x178>)
 80071f4:	f7fc fb8b 	bl	800390e <HAL_USART_Transmit_IT>
}
 80071f8:	bf00      	nop
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd90      	pop	{r4, r7, pc}
 8007200:	200005d8 	.word	0x200005d8
 8007204:	200002a8 	.word	0x200002a8
 8007208:	200002b0 	.word	0x200002b0
 800720c:	200002c8 	.word	0x200002c8
 8007210:	20000238 	.word	0x20000238
 8007214:	20000448 	.word	0x20000448
 8007218:	40868000 	.word	0x40868000
 800721c:	20000008 	.word	0x20000008
 8007220:	2000065e 	.word	0x2000065e
 8007224:	200002a4 	.word	0x200002a4
 8007228:	20000020 	.word	0x20000020
 800722c:	20000aac 	.word	0x20000aac

08007230 <CAM_CRK_configuration>:

// ## CAM_CRK Configuration
void CAM_CRK_configuration(void)
{
 8007230:	b590      	push	{r4, r7, lr}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
	int camId = 0;
 8007236:	2300      	movs	r3, #0
 8007238:	607b      	str	r3, [r7, #4]

	for (camId = 0; camId < number_of_CAM; camId++)
 800723a:	2300      	movs	r3, #0
 800723c:	607b      	str	r3, [r7, #4]
 800723e:	e055      	b.n	80072ec <CAM_CRK_configuration+0xbc>
	{
		// Set first falling(rising, when active_edges = 'r') CAM edge after TDC0
		first_edge_to_tdc0[camId] = CAM_edges[camId][0];
 8007240:	4931      	ldr	r1, [pc, #196]	; (8007308 <CAM_CRK_configuration+0xd8>)
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	4613      	mov	r3, r2
 8007246:	005b      	lsls	r3, r3, #1
 8007248:	4413      	add	r3, r2
 800724a:	019b      	lsls	r3, r3, #6
 800724c:	440b      	add	r3, r1
 800724e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007252:	482e      	ldr	r0, [pc, #184]	; (800730c <CAM_CRK_configuration+0xdc>)
 8007254:	6879      	ldr	r1, [r7, #4]
 8007256:	00c9      	lsls	r1, r1, #3
 8007258:	4401      	add	r1, r0
 800725a:	e9c1 2300 	strd	r2, r3, [r1]

		// Distance from gap to first falling CAM-edge
		gap_to_first_edge[camId] = first_edge_to_tdc0[camId] + tdc_to_gap;
 800725e:	4a2b      	ldr	r2, [pc, #172]	; (800730c <CAM_CRK_configuration+0xdc>)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	00db      	lsls	r3, r3, #3
 8007264:	4413      	add	r3, r2
 8007266:	e9d3 0100 	ldrd	r0, r1, [r3]
 800726a:	4b29      	ldr	r3, [pc, #164]	; (8007310 <CAM_CRK_configuration+0xe0>)
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	f7f8 ff7c 	bl	800016c <__adddf3>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4826      	ldr	r0, [pc, #152]	; (8007314 <CAM_CRK_configuration+0xe4>)
 800727a:	6879      	ldr	r1, [r7, #4]
 800727c:	00c9      	lsls	r1, r1, #3
 800727e:	4401      	add	r1, r0
 8007280:	e9c1 2300 	strd	r2, r3, [r1]

		if ((long) tdc_to_gap % (long) revolution_CRK == 0)
 8007284:	4b22      	ldr	r3, [pc, #136]	; (8007310 <CAM_CRK_configuration+0xe0>)
 8007286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728a:	4610      	mov	r0, r2
 800728c:	4619      	mov	r1, r3
 800728e:	f7f9 fbbd 	bl	8000a0c <__aeabi_d2iz>
 8007292:	4604      	mov	r4, r0
 8007294:	4b20      	ldr	r3, [pc, #128]	; (8007318 <CAM_CRK_configuration+0xe8>)
 8007296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729a:	4610      	mov	r0, r2
 800729c:	4619      	mov	r1, r3
 800729e:	f7f9 fbb5 	bl	8000a0c <__aeabi_d2iz>
 80072a2:	4603      	mov	r3, r0
 80072a4:	fb94 f2f3 	sdiv	r2, r4, r3
 80072a8:	fb02 f303 	mul.w	r3, r2, r3
 80072ac:	1ae3      	subs	r3, r4, r3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d105      	bne.n	80072be <CAM_CRK_configuration+0x8e>
		{
			TDC_on_edge[camId] = true;
 80072b2:	4a1a      	ldr	r2, [pc, #104]	; (800731c <CAM_CRK_configuration+0xec>)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4413      	add	r3, r2
 80072b8:	2201      	movs	r2, #1
 80072ba:	701a      	strb	r2, [r3, #0]
 80072bc:	e004      	b.n	80072c8 <CAM_CRK_configuration+0x98>
		}
		else
		{
			TDC_on_edge[camId] = false;
 80072be:	4a17      	ldr	r2, [pc, #92]	; (800731c <CAM_CRK_configuration+0xec>)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4413      	add	r3, r2
 80072c4:	2200      	movs	r2, #0
 80072c6:	701a      	strb	r2, [r3, #0]
		}

		// Set tolerance window for CAM_CRK synchronization in case of start
		tolerance_window_CAM[camId] = 2.0 * revolution_CRK;
 80072c8:	4b13      	ldr	r3, [pc, #76]	; (8007318 <CAM_CRK_configuration+0xe8>)
 80072ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80072ce:	4602      	mov	r2, r0
 80072d0:	460b      	mov	r3, r1
 80072d2:	f7f8 ff4b 	bl	800016c <__adddf3>
 80072d6:	4602      	mov	r2, r0
 80072d8:	460b      	mov	r3, r1
 80072da:	4811      	ldr	r0, [pc, #68]	; (8007320 <CAM_CRK_configuration+0xf0>)
 80072dc:	6879      	ldr	r1, [r7, #4]
 80072de:	00c9      	lsls	r1, r1, #3
 80072e0:	4401      	add	r1, r0
 80072e2:	e9c1 2300 	strd	r2, r3, [r1]
	for (camId = 0; camId < number_of_CAM; camId++)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	3301      	adds	r3, #1
 80072ea:	607b      	str	r3, [r7, #4]
 80072ec:	4b0d      	ldr	r3, [pc, #52]	; (8007324 <CAM_CRK_configuration+0xf4>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	dba4      	blt.n	8007240 <CAM_CRK_configuration+0x10>
	}
	Stalling_detection();
 80072f6:	f7ff fa91 	bl	800681c <Stalling_detection>

	configuration_complete = true;
 80072fa:	4b0b      	ldr	r3, [pc, #44]	; (8007328 <CAM_CRK_configuration+0xf8>)
 80072fc:	2201      	movs	r2, #1
 80072fe:	701a      	strb	r2, [r3, #0]
}
 8007300:	bf00      	nop
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	bd90      	pop	{r4, r7, pc}
 8007308:	200002c8 	.word	0x200002c8
 800730c:	200005c8 	.word	0x200005c8
 8007310:	20000238 	.word	0x20000238
 8007314:	20000630 	.word	0x20000630
 8007318:	20000298 	.word	0x20000298
 800731c:	20000684 	.word	0x20000684
 8007320:	20000640 	.word	0x20000640
 8007324:	20000008 	.word	0x20000008
 8007328:	200005e0 	.word	0x200005e0

0800732c <Input_signal_observe>:

//### Input Signal Observation ###
void Input_signal_observe(bool output_set)
{
 800732c:	b590      	push	{r4, r7, lr}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	4603      	mov	r3, r0
 8007334:	71fb      	strb	r3, [r7, #7]
	if (!output_set)
 8007336:	79fb      	ldrb	r3, [r7, #7]
 8007338:	f083 0301 	eor.w	r3, r3, #1
 800733c:	b2db      	uxtb	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d077      	beq.n	8007432 <Input_signal_observe+0x106>
	{
		// Check CRK input signal level
		if (HAL_GPIO_ReadPin(GPIOB, 8) != HAL_GPIO_ReadPin(GPIOA, 4))
 8007342:	2108      	movs	r1, #8
 8007344:	483d      	ldr	r0, [pc, #244]	; (800743c <Input_signal_observe+0x110>)
 8007346:	f7fb f999 	bl	800267c <HAL_GPIO_ReadPin>
 800734a:	4603      	mov	r3, r0
 800734c:	461c      	mov	r4, r3
 800734e:	2104      	movs	r1, #4
 8007350:	483b      	ldr	r0, [pc, #236]	; (8007440 <Input_signal_observe+0x114>)
 8007352:	f7fb f993 	bl	800267c <HAL_GPIO_ReadPin>
 8007356:	4603      	mov	r3, r0
 8007358:	429c      	cmp	r4, r3
 800735a:	d01d      	beq.n	8007398 <Input_signal_observe+0x6c>
		{
			if (HAL_GPIO_ReadPin(GPIOA, 4) == GPIO_PIN_SET)
 800735c:	2104      	movs	r1, #4
 800735e:	4838      	ldr	r0, [pc, #224]	; (8007440 <Input_signal_observe+0x114>)
 8007360:	f7fb f98c 	bl	800267c <HAL_GPIO_ReadPin>
 8007364:	4603      	mov	r3, r0
 8007366:	2b01      	cmp	r3, #1
 8007368:	d104      	bne.n	8007374 <Input_signal_observe+0x48>
			{
				HAL_GPIO_WritePin(GPIOA, 4, GPIO_PIN_RESET);
 800736a:	2200      	movs	r2, #0
 800736c:	2104      	movs	r1, #4
 800736e:	4834      	ldr	r0, [pc, #208]	; (8007440 <Input_signal_observe+0x114>)
 8007370:	f7fb f99b 	bl	80026aa <HAL_GPIO_WritePin>
			}
	
			// Check CAM input signal level
			if(HAL_GPIO_ReadPin(GPIOB,14) != HAL_GPIO_ReadPin(GPIOA,11))
 8007374:	210e      	movs	r1, #14
 8007376:	4831      	ldr	r0, [pc, #196]	; (800743c <Input_signal_observe+0x110>)
 8007378:	f7fb f980 	bl	800267c <HAL_GPIO_ReadPin>
 800737c:	4603      	mov	r3, r0
 800737e:	461c      	mov	r4, r3
 8007380:	210b      	movs	r1, #11
 8007382:	482f      	ldr	r0, [pc, #188]	; (8007440 <Input_signal_observe+0x114>)
 8007384:	f7fb f97a 	bl	800267c <HAL_GPIO_ReadPin>
 8007388:	4603      	mov	r3, r0
 800738a:	429c      	cmp	r4, r3
 800738c:	d004      	beq.n	8007398 <Input_signal_observe+0x6c>
			{
				HAL_GPIO_WritePin(GPIOA, 4, GPIO_PIN_SET);
 800738e:	2201      	movs	r2, #1
 8007390:	2104      	movs	r1, #4
 8007392:	482b      	ldr	r0, [pc, #172]	; (8007440 <Input_signal_observe+0x114>)
 8007394:	f7fb f989 	bl	80026aa <HAL_GPIO_WritePin>
			};
		}

		// Check CAM input signal level
		if (HAL_GPIO_ReadPin(GPIOB, 14) != HAL_GPIO_ReadPin(GPIOA, 11))
 8007398:	210e      	movs	r1, #14
 800739a:	4828      	ldr	r0, [pc, #160]	; (800743c <Input_signal_observe+0x110>)
 800739c:	f7fb f96e 	bl	800267c <HAL_GPIO_ReadPin>
 80073a0:	4603      	mov	r3, r0
 80073a2:	461c      	mov	r4, r3
 80073a4:	210b      	movs	r1, #11
 80073a6:	4826      	ldr	r0, [pc, #152]	; (8007440 <Input_signal_observe+0x114>)
 80073a8:	f7fb f968 	bl	800267c <HAL_GPIO_ReadPin>
 80073ac:	4603      	mov	r3, r0
 80073ae:	429c      	cmp	r4, r3
 80073b0:	d01d      	beq.n	80073ee <Input_signal_observe+0xc2>
		{
			if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_SET)
 80073b2:	210b      	movs	r1, #11
 80073b4:	4822      	ldr	r0, [pc, #136]	; (8007440 <Input_signal_observe+0x114>)
 80073b6:	f7fb f961 	bl	800267c <HAL_GPIO_ReadPin>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d104      	bne.n	80073ca <Input_signal_observe+0x9e>
			{
				HAL_GPIO_WritePin(GPIOA, 11, GPIO_PIN_RESET);
 80073c0:	2200      	movs	r2, #0
 80073c2:	210b      	movs	r1, #11
 80073c4:	481e      	ldr	r0, [pc, #120]	; (8007440 <Input_signal_observe+0x114>)
 80073c6:	f7fb f970 	bl	80026aa <HAL_GPIO_WritePin>
			}
            
            if(HAL_GPIO_ReadPin(GPIOB,12) != HAL_GPIO_ReadPin(GPIOA,6))
 80073ca:	210c      	movs	r1, #12
 80073cc:	481b      	ldr	r0, [pc, #108]	; (800743c <Input_signal_observe+0x110>)
 80073ce:	f7fb f955 	bl	800267c <HAL_GPIO_ReadPin>
 80073d2:	4603      	mov	r3, r0
 80073d4:	461c      	mov	r4, r3
 80073d6:	2106      	movs	r1, #6
 80073d8:	4819      	ldr	r0, [pc, #100]	; (8007440 <Input_signal_observe+0x114>)
 80073da:	f7fb f94f 	bl	800267c <HAL_GPIO_ReadPin>
 80073de:	4603      	mov	r3, r0
 80073e0:	429c      	cmp	r4, r3
 80073e2:	d004      	beq.n	80073ee <Input_signal_observe+0xc2>
			{
				HAL_GPIO_WritePin(GPIOA, 11, GPIO_PIN_SET);
 80073e4:	2201      	movs	r2, #1
 80073e6:	210b      	movs	r1, #11
 80073e8:	4815      	ldr	r0, [pc, #84]	; (8007440 <Input_signal_observe+0x114>)
 80073ea:	f7fb f95e 	bl	80026aa <HAL_GPIO_WritePin>
			};
		}

		if (HAL_GPIO_ReadPin(GPIOB, 12) != HAL_GPIO_ReadPin(GPIOA, 6))
 80073ee:	210c      	movs	r1, #12
 80073f0:	4812      	ldr	r0, [pc, #72]	; (800743c <Input_signal_observe+0x110>)
 80073f2:	f7fb f943 	bl	800267c <HAL_GPIO_ReadPin>
 80073f6:	4603      	mov	r3, r0
 80073f8:	461c      	mov	r4, r3
 80073fa:	2106      	movs	r1, #6
 80073fc:	4810      	ldr	r0, [pc, #64]	; (8007440 <Input_signal_observe+0x114>)
 80073fe:	f7fb f93d 	bl	800267c <HAL_GPIO_ReadPin>
 8007402:	4603      	mov	r3, r0
 8007404:	429c      	cmp	r4, r3
 8007406:	d011      	beq.n	800742c <Input_signal_observe+0x100>
		{
			if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_SET)
 8007408:	2106      	movs	r1, #6
 800740a:	480d      	ldr	r0, [pc, #52]	; (8007440 <Input_signal_observe+0x114>)
 800740c:	f7fb f936 	bl	800267c <HAL_GPIO_ReadPin>
 8007410:	4603      	mov	r3, r0
 8007412:	2b01      	cmp	r3, #1
 8007414:	d105      	bne.n	8007422 <Input_signal_observe+0xf6>
			{
				HAL_GPIO_WritePin(GPIOA, 6, GPIO_PIN_RESET);
 8007416:	2200      	movs	r2, #0
 8007418:	2106      	movs	r1, #6
 800741a:	4809      	ldr	r0, [pc, #36]	; (8007440 <Input_signal_observe+0x114>)
 800741c:	f7fb f945 	bl	80026aa <HAL_GPIO_WritePin>
 8007420:	e004      	b.n	800742c <Input_signal_observe+0x100>
			}
			else
			{
				HAL_GPIO_WritePin(GPIOA, 6, GPIO_PIN_SET);
 8007422:	2201      	movs	r2, #1
 8007424:	2106      	movs	r1, #6
 8007426:	4806      	ldr	r0, [pc, #24]	; (8007440 <Input_signal_observe+0x114>)
 8007428:	f7fb f93f 	bl	80026aa <HAL_GPIO_WritePin>
			};
		}

		output_level_setting = true;
 800742c:	4b05      	ldr	r3, [pc, #20]	; (8007444 <Input_signal_observe+0x118>)
 800742e:	2201      	movs	r2, #1
 8007430:	701a      	strb	r2, [r3, #0]
	}
}
 8007432:	bf00      	nop
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	bd90      	pop	{r4, r7, pc}
 800743a:	bf00      	nop
 800743c:	40010c00 	.word	0x40010c00
 8007440:	40010800 	.word	0x40010800
 8007444:	200005e1 	.word	0x200005e1

08007448 <__NVIC_SetPriority>:
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	4603      	mov	r3, r0
 8007450:	6039      	str	r1, [r7, #0]
 8007452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007458:	2b00      	cmp	r3, #0
 800745a:	db0a      	blt.n	8007472 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	b2da      	uxtb	r2, r3
 8007460:	490c      	ldr	r1, [pc, #48]	; (8007494 <__NVIC_SetPriority+0x4c>)
 8007462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007466:	0112      	lsls	r2, r2, #4
 8007468:	b2d2      	uxtb	r2, r2
 800746a:	440b      	add	r3, r1
 800746c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007470:	e00a      	b.n	8007488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	b2da      	uxtb	r2, r3
 8007476:	4908      	ldr	r1, [pc, #32]	; (8007498 <__NVIC_SetPriority+0x50>)
 8007478:	79fb      	ldrb	r3, [r7, #7]
 800747a:	f003 030f 	and.w	r3, r3, #15
 800747e:	3b04      	subs	r3, #4
 8007480:	0112      	lsls	r2, r2, #4
 8007482:	b2d2      	uxtb	r2, r2
 8007484:	440b      	add	r3, r1
 8007486:	761a      	strb	r2, [r3, #24]
}
 8007488:	bf00      	nop
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	bc80      	pop	{r7}
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	e000e100 	.word	0xe000e100
 8007498:	e000ed00 	.word	0xe000ed00

0800749c <Systick_SetPeriod>:
/* Private functions --------------------------------------------------------*/

// Returns the computed value, 0 if impossible
// TODO: #129 Check if operations on SysTick indeed is allowed
void Systick_SetPeriod(float Duration_us)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b086      	sub	sp, #24
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
	uint32_t Nb_Reload;
	float Nb_Reload_Float;
	float Real_Duration_us;
	float In_Freq;

	In_Freq = SystemCoreClock;
 80074a4:	4b34      	ldr	r3, [pc, #208]	; (8007578 <Systick_SetPeriod+0xdc>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7f9 fbad 	bl	8000c08 <__aeabi_ui2f>
 80074ae:	4603      	mov	r3, r0
 80074b0:	60fb      	str	r3, [r7, #12]

	Nb_Reload_Float = Duration_us * In_Freq / 1000000.0;
 80074b2:	68f9      	ldr	r1, [r7, #12]
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f7f9 fbff 	bl	8000cb8 <__aeabi_fmul>
 80074ba:	4603      	mov	r3, r0
 80074bc:	492f      	ldr	r1, [pc, #188]	; (800757c <Systick_SetPeriod+0xe0>)
 80074be:	4618      	mov	r0, r3
 80074c0:	f7f9 fcae 	bl	8000e20 <__aeabi_fdiv>
 80074c4:	4603      	mov	r3, r0
 80074c6:	613b      	str	r3, [r7, #16]
	Nb_Reload = (float) Nb_Reload_Float;
 80074c8:	6938      	ldr	r0, [r7, #16]
 80074ca:	f7f9 fdbb 	bl	8001044 <__aeabi_f2uiz>
 80074ce:	4603      	mov	r3, r0
 80074d0:	617b      	str	r3, [r7, #20]
	Real_Duration_us = ((float) Nb_Reload) / In_Freq * 1000000.0;
 80074d2:	6978      	ldr	r0, [r7, #20]
 80074d4:	f7f9 fb98 	bl	8000c08 <__aeabi_ui2f>
 80074d8:	4603      	mov	r3, r0
 80074da:	68f9      	ldr	r1, [r7, #12]
 80074dc:	4618      	mov	r0, r3
 80074de:	f7f9 fc9f 	bl	8000e20 <__aeabi_fdiv>
 80074e2:	4603      	mov	r3, r0
 80074e4:	4925      	ldr	r1, [pc, #148]	; (800757c <Systick_SetPeriod+0xe0>)
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7f9 fbe6 	bl	8000cb8 <__aeabi_fmul>
 80074ec:	4603      	mov	r3, r0
 80074ee:	60bb      	str	r3, [r7, #8]

	// Limit testing
	// No prescaler
	SysTick->CTRL = (SysTick->CTRL) | 1 << 2;
 80074f0:	4b23      	ldr	r3, [pc, #140]	; (8007580 <Systick_SetPeriod+0xe4>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a22      	ldr	r2, [pc, #136]	; (8007580 <Systick_SetPeriod+0xe4>)
 80074f6:	f043 0304 	orr.w	r3, r3, #4
 80074fa:	6013      	str	r3, [r2, #0]
	if (Nb_Reload_Float >= 16777215.0)  // 2^24-1 max
 80074fc:	4921      	ldr	r1, [pc, #132]	; (8007584 <Systick_SetPeriod+0xe8>)
 80074fe:	6938      	ldr	r0, [r7, #16]
 8007500:	f7f9 fd8c 	bl	800101c <__aeabi_fcmpge>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d024      	beq.n	8007554 <Systick_SetPeriod+0xb8>
	{
		// Fix the prescaler to 8
		SysTick->CTRL = (SysTick->CTRL) & ~(1 << 2);
 800750a:	4b1d      	ldr	r3, [pc, #116]	; (8007580 <Systick_SetPeriod+0xe4>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a1c      	ldr	r2, [pc, #112]	; (8007580 <Systick_SetPeriod+0xe4>)
 8007510:	f023 0304 	bic.w	r3, r3, #4
 8007514:	6013      	str	r3, [r2, #0]
		Nb_Reload_Float = Duration_us * In_Freq / 8000000.0;
 8007516:	68f9      	ldr	r1, [r7, #12]
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7f9 fbcd 	bl	8000cb8 <__aeabi_fmul>
 800751e:	4603      	mov	r3, r0
 8007520:	4919      	ldr	r1, [pc, #100]	; (8007588 <Systick_SetPeriod+0xec>)
 8007522:	4618      	mov	r0, r3
 8007524:	f7f9 fc7c 	bl	8000e20 <__aeabi_fdiv>
 8007528:	4603      	mov	r3, r0
 800752a:	613b      	str	r3, [r7, #16]
		Nb_Reload = (float) Nb_Reload_Float;
 800752c:	6938      	ldr	r0, [r7, #16]
 800752e:	f7f9 fd89 	bl	8001044 <__aeabi_f2uiz>
 8007532:	4603      	mov	r3, r0
 8007534:	617b      	str	r3, [r7, #20]
		Real_Duration_us = ((float) Nb_Reload) / In_Freq * 8000000.0;
 8007536:	6978      	ldr	r0, [r7, #20]
 8007538:	f7f9 fb66 	bl	8000c08 <__aeabi_ui2f>
 800753c:	4603      	mov	r3, r0
 800753e:	68f9      	ldr	r1, [r7, #12]
 8007540:	4618      	mov	r0, r3
 8007542:	f7f9 fc6d 	bl	8000e20 <__aeabi_fdiv>
 8007546:	4603      	mov	r3, r0
 8007548:	490f      	ldr	r1, [pc, #60]	; (8007588 <Systick_SetPeriod+0xec>)
 800754a:	4618      	mov	r0, r3
 800754c:	f7f9 fbb4 	bl	8000cb8 <__aeabi_fmul>
 8007550:	4603      	mov	r3, r0
 8007552:	60bb      	str	r3, [r7, #8]
	}

	if (Nb_Reload_Float >= 16777215.0)  // 2^24-1 max
 8007554:	490b      	ldr	r1, [pc, #44]	; (8007584 <Systick_SetPeriod+0xe8>)
 8007556:	6938      	ldr	r0, [r7, #16]
 8007558:	f7f9 fd60 	bl	800101c <__aeabi_fcmpge>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d002      	beq.n	8007568 <Systick_SetPeriod+0xcc>
	{
		Real_Duration_us = 0.0;
 8007562:	f04f 0300 	mov.w	r3, #0
 8007566:	60bb      	str	r3, [r7, #8]
	}

	SysTick->LOAD = Nb_Reload;
 8007568:	4a05      	ldr	r2, [pc, #20]	; (8007580 <Systick_SetPeriod+0xe4>)
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	6053      	str	r3, [r2, #4]
}
 800756e:	bf00      	nop
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	20000030 	.word	0x20000030
 800757c:	49742400 	.word	0x49742400
 8007580:	e000e010 	.word	0xe000e010
 8007584:	4b7fffff 	.word	0x4b7fffff
 8007588:	4af42400 	.word	0x4af42400

0800758c <SysTickInit>:

// ## SysTick Timer Init **Prescaler: 64; CRK_RUN_OUT/CAM_delay**
void SysTickInit(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
	// FCPU with PLL = 73,7 MHz
	// Fcy: 36,85 MHz
	// 36,85 Mhz/ 64 = 575,78 kHz = 1.73 s

	// Disable timer
	SysTick->CTRL &= ~1;
 8007590:	4b0c      	ldr	r3, [pc, #48]	; (80075c4 <SysTickInit+0x38>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a0b      	ldr	r2, [pc, #44]	; (80075c4 <SysTickInit+0x38>)
 8007596:	f023 0301 	bic.w	r3, r3, #1
 800759a:	6013      	str	r3, [r2, #0]
	// Systick is not subject to any idle mode
	SysTick->VAL = (2 ^ 24) - 1; // Clear Systick count (Systick is count down and on 24 bits)
 800759c:	4b09      	ldr	r3, [pc, #36]	; (80075c4 <SysTickInit+0x38>)
 800759e:	2219      	movs	r2, #25
 80075a0:	609a      	str	r2, [r3, #8]
	// Set to a 105ms period
	Systick_SetPeriod(105000.0);
 80075a2:	4809      	ldr	r0, [pc, #36]	; (80075c8 <SysTickInit+0x3c>)
 80075a4:	f7ff ff7a 	bl	800749c <Systick_SetPeriod>
	NVIC_SetPriority(SysTick_IRQn, 2);  // Set Systick interrupt priority
 80075a8:	2102      	movs	r1, #2
 80075aa:	f04f 30ff 	mov.w	r0, #4294967295
 80075ae:	f7ff ff4b 	bl	8007448 <__NVIC_SetPriority>
	// No need to reset flag in systick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;  // Enable Systick interrupt
 80075b2:	4b04      	ldr	r3, [pc, #16]	; (80075c4 <SysTickInit+0x38>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a03      	ldr	r2, [pc, #12]	; (80075c4 <SysTickInit+0x38>)
 80075b8:	f043 0302 	orr.w	r3, r3, #2
 80075bc:	6013      	str	r3, [r2, #0]
}
 80075be:	bf00      	nop
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	e000e010 	.word	0xe000e010
 80075c8:	47cd1400 	.word	0x47cd1400

080075cc <TIM2_Reset>:
	
}

//## TIM2_Reset **Prescaler: 256; CAM Synchronization; segment time**
void TIM2_Reset(void)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim2);
 80075d0:	4807      	ldr	r0, [pc, #28]	; (80075f0 <TIM2_Reset+0x24>)
 80075d2:	f7fb fdc7 	bl	8003164 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0); // Reset TIM2 counter value
 80075d6:	4b06      	ldr	r3, [pc, #24]	; (80075f0 <TIM2_Reset+0x24>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2200      	movs	r2, #0
 80075dc:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim2);
 80075de:	4804      	ldr	r0, [pc, #16]	; (80075f0 <TIM2_Reset+0x24>)
 80075e0:	f7fb fd6e 	bl	80030c0 <HAL_TIM_Base_Start_IT>
	timer_overflow_CAM = 0;
 80075e4:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <TIM2_Reset+0x28>)
 80075e6:	2200      	movs	r2, #0
 80075e8:	601a      	str	r2, [r3, #0]
}
 80075ea:	bf00      	nop
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	200009d4 	.word	0x200009d4
 80075f4:	200005e4 	.word	0x200005e4

080075f8 <TIM_Soft_Start>:

void TIM_Soft_Start(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	af00      	add	r7, sp, #0
	if (TIM_Soft_Counting == false)
 80075fc:	4b07      	ldr	r3, [pc, #28]	; (800761c <TIM_Soft_Start+0x24>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d108      	bne.n	8007616 <TIM_Soft_Start+0x1e>
	{
		TIM_Soft_StartTick = HAL_GetTick(); // Systick is used as based
 8007604:	f7fa fd90 	bl	8002128 <HAL_GetTick>
 8007608:	4603      	mov	r3, r0
 800760a:	461a      	mov	r2, r3
 800760c:	4b04      	ldr	r3, [pc, #16]	; (8007620 <TIM_Soft_Start+0x28>)
 800760e:	601a      	str	r2, [r3, #0]
		// for the software-encoded timer
		TIM_Soft_Counting = 1;
 8007610:	4b02      	ldr	r3, [pc, #8]	; (800761c <TIM_Soft_Start+0x24>)
 8007612:	2201      	movs	r2, #1
 8007614:	601a      	str	r2, [r3, #0]
	}
}
 8007616:	bf00      	nop
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	20000b00 	.word	0x20000b00
 8007620:	20000af4 	.word	0x20000af4

08007624 <TIM_Soft_Stop>:

void TIM_Soft_Stop(void)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	af00      	add	r7, sp, #0
	if (TIM_Soft_Counting)
 8007628:	4b17      	ldr	r3, [pc, #92]	; (8007688 <TIM_Soft_Stop+0x64>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d028      	beq.n	8007682 <TIM_Soft_Stop+0x5e>
	{
		TIM_Soft_Counting = 0;
 8007630:	4b15      	ldr	r3, [pc, #84]	; (8007688 <TIM_Soft_Stop+0x64>)
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]
		TIM_Soft_StopTick =  HAL_GetTick();
 8007636:	f7fa fd77 	bl	8002128 <HAL_GetTick>
 800763a:	4603      	mov	r3, r0
 800763c:	461a      	mov	r2, r3
 800763e:	4b13      	ldr	r3, [pc, #76]	; (800768c <TIM_Soft_Stop+0x68>)
 8007640:	601a      	str	r2, [r3, #0]
		TIM_Soft_TicksCounted += ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 8007642:	4b12      	ldr	r3, [pc, #72]	; (800768c <TIM_Soft_Stop+0x68>)
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	4b12      	ldr	r3, [pc, #72]	; (8007690 <TIM_Soft_Stop+0x6c>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	1ad2      	subs	r2, r2, r3
				+ TIM_Soft_CounterOverflow * 62999)
 800764c:	4b11      	ldr	r3, [pc, #68]	; (8007694 <TIM_Soft_Stop+0x70>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f24f 6117 	movw	r1, #62999	; 0xf617
 8007654:	fb01 f303 	mul.w	r3, r1, r3
 8007658:	4413      	add	r3, r2
				% 62999;
 800765a:	4a0f      	ldr	r2, [pc, #60]	; (8007698 <TIM_Soft_Stop+0x74>)
 800765c:	fb82 1203 	smull	r1, r2, r2, r3
 8007660:	441a      	add	r2, r3
 8007662:	13d1      	asrs	r1, r2, #15
 8007664:	17da      	asrs	r2, r3, #31
 8007666:	1a8a      	subs	r2, r1, r2
 8007668:	f24f 6117 	movw	r1, #62999	; 0xf617
 800766c:	fb01 f202 	mul.w	r2, r1, r2
 8007670:	1a9a      	subs	r2, r3, r2
		TIM_Soft_TicksCounted += ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 8007672:	4b0a      	ldr	r3, [pc, #40]	; (800769c <TIM_Soft_Stop+0x78>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4413      	add	r3, r2
 8007678:	4a08      	ldr	r2, [pc, #32]	; (800769c <TIM_Soft_Stop+0x78>)
 800767a:	6013      	str	r3, [r2, #0]
		TIM_Soft_CounterOverflow = 0;
 800767c:	4b05      	ldr	r3, [pc, #20]	; (8007694 <TIM_Soft_Stop+0x70>)
 800767e:	2200      	movs	r2, #0
 8007680:	601a      	str	r2, [r3, #0]
	}
}
 8007682:	bf00      	nop
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	20000b00 	.word	0x20000b00
 800768c:	20000af8 	.word	0x20000af8
 8007690:	20000af4 	.word	0x20000af4
 8007694:	20000afc 	.word	0x20000afc
 8007698:	85279547 	.word	0x85279547
 800769c:	20000b04 	.word	0x20000b04

080076a0 <TIM_Soft_Reset>:

void TIM_Soft_Reset(void)
{
 80076a0:	b480      	push	{r7}
 80076a2:	af00      	add	r7, sp, #0
	TIM_Soft_StartTick = 0;
 80076a4:	4b07      	ldr	r3, [pc, #28]	; (80076c4 <TIM_Soft_Reset+0x24>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	601a      	str	r2, [r3, #0]
	TIM_Soft_StopTick = 0;
 80076aa:	4b07      	ldr	r3, [pc, #28]	; (80076c8 <TIM_Soft_Reset+0x28>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	601a      	str	r2, [r3, #0]
	TIM_Soft_TicksCounted = 0;
 80076b0:	4b06      	ldr	r3, [pc, #24]	; (80076cc <TIM_Soft_Reset+0x2c>)
 80076b2:	2200      	movs	r2, #0
 80076b4:	601a      	str	r2, [r3, #0]
	TIM_Soft_CounterOverflow = 0;
 80076b6:	4b06      	ldr	r3, [pc, #24]	; (80076d0 <TIM_Soft_Reset+0x30>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	601a      	str	r2, [r3, #0]
}
 80076bc:	bf00      	nop
 80076be:	46bd      	mov	sp, r7
 80076c0:	bc80      	pop	{r7}
 80076c2:	4770      	bx	lr
 80076c4:	20000af4 	.word	0x20000af4
 80076c8:	20000af8 	.word	0x20000af8
 80076cc:	20000b04 	.word	0x20000b04
 80076d0:	20000afc 	.word	0x20000afc

080076d4 <TIM_Soft_GetCounter>:

int TIM_Soft_GetCounter(void)
{
 80076d4:	b480      	push	{r7}
 80076d6:	af00      	add	r7, sp, #0
	if (TIM_Soft_Counting)
 80076d8:	4b11      	ldr	r3, [pc, #68]	; (8007720 <TIM_Soft_GetCounter+0x4c>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d018      	beq.n	8007712 <TIM_Soft_GetCounter+0x3e>
	{
		return ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 80076e0:	4b10      	ldr	r3, [pc, #64]	; (8007724 <TIM_Soft_GetCounter+0x50>)
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	4b10      	ldr	r3, [pc, #64]	; (8007728 <TIM_Soft_GetCounter+0x54>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	1ad2      	subs	r2, r2, r3
				+ TIM_Soft_CounterOverflow * 62999)
 80076ea:	4b10      	ldr	r3, [pc, #64]	; (800772c <TIM_Soft_GetCounter+0x58>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f24f 6117 	movw	r1, #62999	; 0xf617
 80076f2:	fb01 f303 	mul.w	r3, r1, r3
 80076f6:	4413      	add	r3, r2
				% 62999;
 80076f8:	4a0d      	ldr	r2, [pc, #52]	; (8007730 <TIM_Soft_GetCounter+0x5c>)
 80076fa:	fb82 1203 	smull	r1, r2, r2, r3
 80076fe:	441a      	add	r2, r3
 8007700:	13d1      	asrs	r1, r2, #15
 8007702:	17da      	asrs	r2, r3, #31
 8007704:	1a8a      	subs	r2, r1, r2
 8007706:	f24f 6117 	movw	r1, #62999	; 0xf617
 800770a:	fb01 f202 	mul.w	r2, r1, r2
 800770e:	1a9a      	subs	r2, r3, r2
 8007710:	e001      	b.n	8007716 <TIM_Soft_GetCounter+0x42>
	}
	else
	{
		return TIM_Soft_TicksCounted;
 8007712:	4b08      	ldr	r3, [pc, #32]	; (8007734 <TIM_Soft_GetCounter+0x60>)
 8007714:	681a      	ldr	r2, [r3, #0]
	}
}
 8007716:	4613      	mov	r3, r2
 8007718:	4618      	mov	r0, r3
 800771a:	46bd      	mov	sp, r7
 800771c:	bc80      	pop	{r7}
 800771e:	4770      	bx	lr
 8007720:	20000b00 	.word	0x20000b00
 8007724:	20000af8 	.word	0x20000af8
 8007728:	20000af4 	.word	0x20000af4
 800772c:	20000afc 	.word	0x20000afc
 8007730:	85279547 	.word	0x85279547
 8007734:	20000b04 	.word	0x20000b04

08007738 <USART_ProcessMessage>:
extern bool communication_ready;

/* Public functions ----------------------------------------------------------*/

void USART_ProcessMessage(void)
{
 8007738:	b5b0      	push	{r4, r5, r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0

	data_counter = 0; //Set data counter to 0
 800773e:	4b9f      	ldr	r3, [pc, #636]	; (80079bc <USART_ProcessMessage+0x284>)
 8007740:	2200      	movs	r2, #0
 8007742:	601a      	str	r2, [r3, #0]

	input_char_counter = 0; //Set input char counter to 0
 8007744:	4b9e      	ldr	r3, [pc, #632]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007746:	2200      	movs	r2, #0
 8007748:	601a      	str	r2, [r3, #0]

	message_identify = input_chars[0]; //Read message identifier
 800774a:	4b9e      	ldr	r3, [pc, #632]	; (80079c4 <USART_ProcessMessage+0x28c>)
 800774c:	781a      	ldrb	r2, [r3, #0]
 800774e:	4b9e      	ldr	r3, [pc, #632]	; (80079c8 <USART_ProcessMessage+0x290>)
 8007750:	701a      	strb	r2, [r3, #0]

	int i; //Set counter variable to read received message in for-loop

	if (message_identify == '2' && CAM_config == false)
 8007752:	4b9d      	ldr	r3, [pc, #628]	; (80079c8 <USART_ProcessMessage+0x290>)
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	2b32      	cmp	r3, #50	; 0x32
 8007758:	f040 80ca 	bne.w	80078f0 <USART_ProcessMessage+0x1b8>
 800775c:	4b9b      	ldr	r3, [pc, #620]	; (80079cc <USART_ProcessMessage+0x294>)
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	f083 0301 	eor.w	r3, r3, #1
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b00      	cmp	r3, #0
 8007768:	f000 80c2 	beq.w	80078f0 <USART_ProcessMessage+0x1b8>
	{
		for (i = 1; i < strlen(input_chars); i++)
 800776c:	2301      	movs	r3, #1
 800776e:	607b      	str	r3, [r7, #4]
 8007770:	e0ab      	b.n	80078ca <USART_ProcessMessage+0x192>
		{
			char temp = input_chars[i];
 8007772:	4a94      	ldr	r2, [pc, #592]	; (80079c4 <USART_ProcessMessage+0x28c>)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4413      	add	r3, r2
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	70fb      	strb	r3, [r7, #3]

			if (temp == '/')
 800777c:	78fb      	ldrb	r3, [r7, #3]
 800777e:	2b2f      	cmp	r3, #47	; 0x2f
 8007780:	d121      	bne.n	80077c6 <USART_ProcessMessage+0x8e>
			{
				if (data_counter > 4)
 8007782:	4b8e      	ldr	r3, [pc, #568]	; (80079bc <USART_ProcessMessage+0x284>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2b04      	cmp	r3, #4
 8007788:	dd14      	ble.n	80077b4 <USART_ProcessMessage+0x7c>
				{
					CAM_edges[cam_setup_counter][data_counter - 5] = atof(
 800778a:	4b91      	ldr	r3, [pc, #580]	; (80079d0 <USART_ProcessMessage+0x298>)
 800778c:	681c      	ldr	r4, [r3, #0]
 800778e:	4b8b      	ldr	r3, [pc, #556]	; (80079bc <USART_ProcessMessage+0x284>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	1f5d      	subs	r5, r3, #5
 8007794:	488f      	ldr	r0, [pc, #572]	; (80079d4 <USART_ProcessMessage+0x29c>)
 8007796:	f000 ff49 	bl	800862c <atof>
 800779a:	4a8f      	ldr	r2, [pc, #572]	; (80079d8 <USART_ProcessMessage+0x2a0>)
 800779c:	4623      	mov	r3, r4
 800779e:	005b      	lsls	r3, r3, #1
 80077a0:	4423      	add	r3, r4
 80077a2:	00db      	lsls	r3, r3, #3
 80077a4:	442b      	add	r3, r5
 80077a6:	00db      	lsls	r3, r3, #3
 80077a8:	4413      	add	r3, r2
 80077aa:	e9c3 0100 	strd	r0, r1, [r3]
							temp_chars_5);
					temp_chars_5[0] = '\0';
 80077ae:	4b89      	ldr	r3, [pc, #548]	; (80079d4 <USART_ProcessMessage+0x29c>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	701a      	strb	r2, [r3, #0]
				}

				data_counter++;
 80077b4:	4b81      	ldr	r3, [pc, #516]	; (80079bc <USART_ProcessMessage+0x284>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	3301      	adds	r3, #1
 80077ba:	4a80      	ldr	r2, [pc, #512]	; (80079bc <USART_ProcessMessage+0x284>)
 80077bc:	6013      	str	r3, [r2, #0]
				input_char_counter = 0;
 80077be:	4b80      	ldr	r3, [pc, #512]	; (80079c0 <USART_ProcessMessage+0x288>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	601a      	str	r2, [r3, #0]
 80077c4:	e05e      	b.n	8007884 <USART_ProcessMessage+0x14c>
			}
			else if (data_counter > 0 && data_counter < 5)
 80077c6:	4b7d      	ldr	r3, [pc, #500]	; (80079bc <USART_ProcessMessage+0x284>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	dd4a      	ble.n	8007864 <USART_ProcessMessage+0x12c>
 80077ce:	4b7b      	ldr	r3, [pc, #492]	; (80079bc <USART_ProcessMessage+0x284>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	dc46      	bgt.n	8007864 <USART_ProcessMessage+0x12c>
			{
				switch (data_counter)
 80077d6:	4b79      	ldr	r3, [pc, #484]	; (80079bc <USART_ProcessMessage+0x284>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3b01      	subs	r3, #1
 80077dc:	2b03      	cmp	r3, #3
 80077de:	d83b      	bhi.n	8007858 <USART_ProcessMessage+0x120>
 80077e0:	a201      	add	r2, pc, #4	; (adr r2, 80077e8 <USART_ProcessMessage+0xb0>)
 80077e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e6:	bf00      	nop
 80077e8:	080077f9 	.word	0x080077f9
 80077ec:	08007811 	.word	0x08007811
 80077f0:	08007829 	.word	0x08007829
 80077f4:	08007841 	.word	0x08007841
				{

				case 1:
				{
					temp_chars_1[input_char_counter] = temp;
 80077f8:	4b71      	ldr	r3, [pc, #452]	; (80079c0 <USART_ProcessMessage+0x288>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4977      	ldr	r1, [pc, #476]	; (80079dc <USART_ProcessMessage+0x2a4>)
 80077fe:	78fa      	ldrb	r2, [r7, #3]
 8007800:	54ca      	strb	r2, [r1, r3]

					temp_chars_1[input_char_counter + 1] = '\0';
 8007802:	4b6f      	ldr	r3, [pc, #444]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	3301      	adds	r3, #1
 8007808:	4a74      	ldr	r2, [pc, #464]	; (80079dc <USART_ProcessMessage+0x2a4>)
 800780a:	2100      	movs	r1, #0
 800780c:	54d1      	strb	r1, [r2, r3]

					break;
 800780e:	e023      	b.n	8007858 <USART_ProcessMessage+0x120>
				}
				case 2:
				{
					temp_chars_2[input_char_counter] = temp;
 8007810:	4b6b      	ldr	r3, [pc, #428]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4972      	ldr	r1, [pc, #456]	; (80079e0 <USART_ProcessMessage+0x2a8>)
 8007816:	78fa      	ldrb	r2, [r7, #3]
 8007818:	54ca      	strb	r2, [r1, r3]

					temp_chars_2[input_char_counter + 1] = '\0';
 800781a:	4b69      	ldr	r3, [pc, #420]	; (80079c0 <USART_ProcessMessage+0x288>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	3301      	adds	r3, #1
 8007820:	4a6f      	ldr	r2, [pc, #444]	; (80079e0 <USART_ProcessMessage+0x2a8>)
 8007822:	2100      	movs	r1, #0
 8007824:	54d1      	strb	r1, [r2, r3]

					break;
 8007826:	e017      	b.n	8007858 <USART_ProcessMessage+0x120>
				}
				case 3:
				{
					temp_chars_3[input_char_counter] = temp;
 8007828:	4b65      	ldr	r3, [pc, #404]	; (80079c0 <USART_ProcessMessage+0x288>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	496d      	ldr	r1, [pc, #436]	; (80079e4 <USART_ProcessMessage+0x2ac>)
 800782e:	78fa      	ldrb	r2, [r7, #3]
 8007830:	54ca      	strb	r2, [r1, r3]

					temp_chars_3[input_char_counter + 1] = '\0';
 8007832:	4b63      	ldr	r3, [pc, #396]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	3301      	adds	r3, #1
 8007838:	4a6a      	ldr	r2, [pc, #424]	; (80079e4 <USART_ProcessMessage+0x2ac>)
 800783a:	2100      	movs	r1, #0
 800783c:	54d1      	strb	r1, [r2, r3]

					break;
 800783e:	e00b      	b.n	8007858 <USART_ProcessMessage+0x120>
				}
				case 4:
				{
					temp_chars_4[input_char_counter] = temp;
 8007840:	4b5f      	ldr	r3, [pc, #380]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4968      	ldr	r1, [pc, #416]	; (80079e8 <USART_ProcessMessage+0x2b0>)
 8007846:	78fa      	ldrb	r2, [r7, #3]
 8007848:	54ca      	strb	r2, [r1, r3]

					temp_chars_4[input_char_counter + 1] = '\0';
 800784a:	4b5d      	ldr	r3, [pc, #372]	; (80079c0 <USART_ProcessMessage+0x288>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	3301      	adds	r3, #1
 8007850:	4a65      	ldr	r2, [pc, #404]	; (80079e8 <USART_ProcessMessage+0x2b0>)
 8007852:	2100      	movs	r1, #0
 8007854:	54d1      	strb	r1, [r2, r3]

					break;
 8007856:	bf00      	nop
				}

				}

				input_char_counter++;
 8007858:	4b59      	ldr	r3, [pc, #356]	; (80079c0 <USART_ProcessMessage+0x288>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	3301      	adds	r3, #1
 800785e:	4a58      	ldr	r2, [pc, #352]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007860:	6013      	str	r3, [r2, #0]
 8007862:	e00f      	b.n	8007884 <USART_ProcessMessage+0x14c>
			}
			else
			{
				temp_chars_5[input_char_counter] = temp;
 8007864:	4b56      	ldr	r3, [pc, #344]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	495a      	ldr	r1, [pc, #360]	; (80079d4 <USART_ProcessMessage+0x29c>)
 800786a:	78fa      	ldrb	r2, [r7, #3]
 800786c:	54ca      	strb	r2, [r1, r3]

				temp_chars_5[input_char_counter + 1] = '\0';
 800786e:	4b54      	ldr	r3, [pc, #336]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	3301      	adds	r3, #1
 8007874:	4a57      	ldr	r2, [pc, #348]	; (80079d4 <USART_ProcessMessage+0x29c>)
 8007876:	2100      	movs	r1, #0
 8007878:	54d1      	strb	r1, [r2, r3]

				input_char_counter++;
 800787a:	4b51      	ldr	r3, [pc, #324]	; (80079c0 <USART_ProcessMessage+0x288>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3301      	adds	r3, #1
 8007880:	4a4f      	ldr	r2, [pc, #316]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007882:	6013      	str	r3, [r2, #0]

			}

			if (i == strlen(input_chars) - 1)
 8007884:	484f      	ldr	r0, [pc, #316]	; (80079c4 <USART_ProcessMessage+0x28c>)
 8007886:	f7f8 fc63 	bl	8000150 <strlen>
 800788a:	4603      	mov	r3, r0
 800788c:	1e5a      	subs	r2, r3, #1
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	429a      	cmp	r2, r3
 8007892:	d117      	bne.n	80078c4 <USART_ProcessMessage+0x18c>
			{
				CAM_edges[cam_setup_counter][data_counter - 5] = atof(
 8007894:	4b4e      	ldr	r3, [pc, #312]	; (80079d0 <USART_ProcessMessage+0x298>)
 8007896:	681c      	ldr	r4, [r3, #0]
 8007898:	4b48      	ldr	r3, [pc, #288]	; (80079bc <USART_ProcessMessage+0x284>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	1f5d      	subs	r5, r3, #5
 800789e:	484d      	ldr	r0, [pc, #308]	; (80079d4 <USART_ProcessMessage+0x29c>)
 80078a0:	f000 fec4 	bl	800862c <atof>
 80078a4:	4a4c      	ldr	r2, [pc, #304]	; (80079d8 <USART_ProcessMessage+0x2a0>)
 80078a6:	4623      	mov	r3, r4
 80078a8:	005b      	lsls	r3, r3, #1
 80078aa:	4423      	add	r3, r4
 80078ac:	00db      	lsls	r3, r3, #3
 80078ae:	442b      	add	r3, r5
 80078b0:	00db      	lsls	r3, r3, #3
 80078b2:	4413      	add	r3, r2
 80078b4:	e9c3 0100 	strd	r0, r1, [r3]
						temp_chars_5);
				temp_chars_5[0] = '\0';
 80078b8:	4b46      	ldr	r3, [pc, #280]	; (80079d4 <USART_ProcessMessage+0x29c>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	701a      	strb	r2, [r3, #0]

				input_char_counter = 0;
 80078be:	4b40      	ldr	r3, [pc, #256]	; (80079c0 <USART_ProcessMessage+0x288>)
 80078c0:	2200      	movs	r2, #0
 80078c2:	601a      	str	r2, [r3, #0]
		for (i = 1; i < strlen(input_chars); i++)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	3301      	adds	r3, #1
 80078c8:	607b      	str	r3, [r7, #4]
 80078ca:	483e      	ldr	r0, [pc, #248]	; (80079c4 <USART_ProcessMessage+0x28c>)
 80078cc:	f7f8 fc40 	bl	8000150 <strlen>
 80078d0:	4602      	mov	r2, r0
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	f63f af4c 	bhi.w	8007772 <USART_ProcessMessage+0x3a>
			}

		}

		number_active_edges_CAM[cam_setup_counter] = atoi(temp_chars_1);
 80078da:	4840      	ldr	r0, [pc, #256]	; (80079dc <USART_ProcessMessage+0x2a4>)
 80078dc:	f000 fea9 	bl	8008632 <atoi>
 80078e0:	4602      	mov	r2, r0
 80078e2:	4b3b      	ldr	r3, [pc, #236]	; (80079d0 <USART_ProcessMessage+0x298>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4611      	mov	r1, r2
 80078e8:	4a40      	ldr	r2, [pc, #256]	; (80079ec <USART_ProcessMessage+0x2b4>)
 80078ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80078ee:	e0d6      	b.n	8007a9e <USART_ProcessMessage+0x366>

	}
	else
	{
		for (i = 1; i < strlen(input_chars); i++)
 80078f0:	2301      	movs	r3, #1
 80078f2:	607b      	str	r3, [r7, #4]
 80078f4:	e0cb      	b.n	8007a8e <USART_ProcessMessage+0x356>
		{
			char temp = input_chars[i];
 80078f6:	4a33      	ldr	r2, [pc, #204]	; (80079c4 <USART_ProcessMessage+0x28c>)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4413      	add	r3, r2
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	70bb      	strb	r3, [r7, #2]

			if (temp == '/')
 8007900:	78bb      	ldrb	r3, [r7, #2]
 8007902:	2b2f      	cmp	r3, #47	; 0x2f
 8007904:	d108      	bne.n	8007918 <USART_ProcessMessage+0x1e0>
			{
				data_counter++;
 8007906:	4b2d      	ldr	r3, [pc, #180]	; (80079bc <USART_ProcessMessage+0x284>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	3301      	adds	r3, #1
 800790c:	4a2b      	ldr	r2, [pc, #172]	; (80079bc <USART_ProcessMessage+0x284>)
 800790e:	6013      	str	r3, [r2, #0]
				input_char_counter = 0;
 8007910:	4b2b      	ldr	r3, [pc, #172]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007912:	2200      	movs	r2, #0
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	e0b7      	b.n	8007a88 <USART_ProcessMessage+0x350>
			}
			else if (data_counter > 0)
 8007918:	4b28      	ldr	r3, [pc, #160]	; (80079bc <USART_ProcessMessage+0x284>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f340 80b3 	ble.w	8007a88 <USART_ProcessMessage+0x350>
			{
				switch (data_counter)
 8007922:	4b26      	ldr	r3, [pc, #152]	; (80079bc <USART_ProcessMessage+0x284>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3b01      	subs	r3, #1
 8007928:	2b09      	cmp	r3, #9
 800792a:	f200 80a8 	bhi.w	8007a7e <USART_ProcessMessage+0x346>
 800792e:	a201      	add	r2, pc, #4	; (adr r2, 8007934 <USART_ProcessMessage+0x1fc>)
 8007930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007934:	0800795d 	.word	0x0800795d
 8007938:	08007975 	.word	0x08007975
 800793c:	0800798d 	.word	0x0800798d
 8007940:	080079a5 	.word	0x080079a5
 8007944:	080079f1 	.word	0x080079f1
 8007948:	08007a09 	.word	0x08007a09
 800794c:	08007a1f 	.word	0x08007a1f
 8007950:	08007a37 	.word	0x08007a37
 8007954:	08007a4f 	.word	0x08007a4f
 8007958:	08007a67 	.word	0x08007a67
				{

				case 1:
				{
					temp_chars_1[input_char_counter] = temp;
 800795c:	4b18      	ldr	r3, [pc, #96]	; (80079c0 <USART_ProcessMessage+0x288>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	491e      	ldr	r1, [pc, #120]	; (80079dc <USART_ProcessMessage+0x2a4>)
 8007962:	78ba      	ldrb	r2, [r7, #2]
 8007964:	54ca      	strb	r2, [r1, r3]

					temp_chars_1[input_char_counter + 1] = '\0';
 8007966:	4b16      	ldr	r3, [pc, #88]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	3301      	adds	r3, #1
 800796c:	4a1b      	ldr	r2, [pc, #108]	; (80079dc <USART_ProcessMessage+0x2a4>)
 800796e:	2100      	movs	r1, #0
 8007970:	54d1      	strb	r1, [r2, r3]

					break;
 8007972:	e084      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 2:
				{
					temp_chars_2[input_char_counter] = temp;
 8007974:	4b12      	ldr	r3, [pc, #72]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4919      	ldr	r1, [pc, #100]	; (80079e0 <USART_ProcessMessage+0x2a8>)
 800797a:	78ba      	ldrb	r2, [r7, #2]
 800797c:	54ca      	strb	r2, [r1, r3]

					temp_chars_2[input_char_counter + 1] = '\0';
 800797e:	4b10      	ldr	r3, [pc, #64]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	3301      	adds	r3, #1
 8007984:	4a16      	ldr	r2, [pc, #88]	; (80079e0 <USART_ProcessMessage+0x2a8>)
 8007986:	2100      	movs	r1, #0
 8007988:	54d1      	strb	r1, [r2, r3]

					break;
 800798a:	e078      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 3:
				{
					temp_chars_3[input_char_counter] = temp;
 800798c:	4b0c      	ldr	r3, [pc, #48]	; (80079c0 <USART_ProcessMessage+0x288>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4914      	ldr	r1, [pc, #80]	; (80079e4 <USART_ProcessMessage+0x2ac>)
 8007992:	78ba      	ldrb	r2, [r7, #2]
 8007994:	54ca      	strb	r2, [r1, r3]

					temp_chars_3[input_char_counter + 1] = '\0';
 8007996:	4b0a      	ldr	r3, [pc, #40]	; (80079c0 <USART_ProcessMessage+0x288>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3301      	adds	r3, #1
 800799c:	4a11      	ldr	r2, [pc, #68]	; (80079e4 <USART_ProcessMessage+0x2ac>)
 800799e:	2100      	movs	r1, #0
 80079a0:	54d1      	strb	r1, [r2, r3]

					break;
 80079a2:	e06c      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 4:
				{
					temp_chars_4[input_char_counter] = temp;
 80079a4:	4b06      	ldr	r3, [pc, #24]	; (80079c0 <USART_ProcessMessage+0x288>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	490f      	ldr	r1, [pc, #60]	; (80079e8 <USART_ProcessMessage+0x2b0>)
 80079aa:	78ba      	ldrb	r2, [r7, #2]
 80079ac:	54ca      	strb	r2, [r1, r3]

					temp_chars_4[input_char_counter + 1] = '\0';
 80079ae:	4b04      	ldr	r3, [pc, #16]	; (80079c0 <USART_ProcessMessage+0x288>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	3301      	adds	r3, #1
 80079b4:	4a0c      	ldr	r2, [pc, #48]	; (80079e8 <USART_ProcessMessage+0x2b0>)
 80079b6:	2100      	movs	r1, #0
 80079b8:	54d1      	strb	r1, [r2, r3]

					break;
 80079ba:	e060      	b.n	8007a7e <USART_ProcessMessage+0x346>
 80079bc:	20000790 	.word	0x20000790
 80079c0:	20000890 	.word	0x20000890
 80079c4:	20000794 	.word	0x20000794
 80079c8:	20000984 	.word	0x20000984
 80079cc:	2000065e 	.word	0x2000065e
 80079d0:	200005dc 	.word	0x200005dc
 80079d4:	200008f4 	.word	0x200008f4
 80079d8:	200002c8 	.word	0x200002c8
 80079dc:	20000894 	.word	0x20000894
 80079e0:	200008ac 	.word	0x200008ac
 80079e4:	200008c4 	.word	0x200008c4
 80079e8:	200008dc 	.word	0x200008dc
 80079ec:	200002a8 	.word	0x200002a8
				}
				case 5:
				{
					temp_chars_5[input_char_counter] = temp;
 80079f0:	4b79      	ldr	r3, [pc, #484]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4979      	ldr	r1, [pc, #484]	; (8007bdc <USART_ProcessMessage+0x4a4>)
 80079f6:	78ba      	ldrb	r2, [r7, #2]
 80079f8:	54ca      	strb	r2, [r1, r3]

					temp_chars_5[input_char_counter + 1] = '\0';
 80079fa:	4b77      	ldr	r3, [pc, #476]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3301      	adds	r3, #1
 8007a00:	4a76      	ldr	r2, [pc, #472]	; (8007bdc <USART_ProcessMessage+0x4a4>)
 8007a02:	2100      	movs	r1, #0
 8007a04:	54d1      	strb	r1, [r2, r3]

					break;
 8007a06:	e03a      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 6:
				{
					temp_chars_6[input_char_counter] = temp;
 8007a08:	4b73      	ldr	r3, [pc, #460]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4974      	ldr	r1, [pc, #464]	; (8007be0 <USART_ProcessMessage+0x4a8>)
 8007a0e:	78ba      	ldrb	r2, [r7, #2]
 8007a10:	54ca      	strb	r2, [r1, r3]

					temp_chars_6[input_char_counter + 1] = '\0';
 8007a12:	4b71      	ldr	r3, [pc, #452]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	3301      	adds	r3, #1
 8007a18:	4a71      	ldr	r2, [pc, #452]	; (8007be0 <USART_ProcessMessage+0x4a8>)
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	54d1      	strb	r1, [r2, r3]
				}
				case 7:
				{
					temp_chars_7[input_char_counter] = temp;
 8007a1e:	4b6e      	ldr	r3, [pc, #440]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4970      	ldr	r1, [pc, #448]	; (8007be4 <USART_ProcessMessage+0x4ac>)
 8007a24:	78ba      	ldrb	r2, [r7, #2]
 8007a26:	54ca      	strb	r2, [r1, r3]

					temp_chars_7[input_char_counter + 1] = '\0';
 8007a28:	4b6b      	ldr	r3, [pc, #428]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	4a6d      	ldr	r2, [pc, #436]	; (8007be4 <USART_ProcessMessage+0x4ac>)
 8007a30:	2100      	movs	r1, #0
 8007a32:	54d1      	strb	r1, [r2, r3]

					break;
 8007a34:	e023      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 8:
				{
					temp_chars_8[input_char_counter] = temp;
 8007a36:	4b68      	ldr	r3, [pc, #416]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	496b      	ldr	r1, [pc, #428]	; (8007be8 <USART_ProcessMessage+0x4b0>)
 8007a3c:	78ba      	ldrb	r2, [r7, #2]
 8007a3e:	54ca      	strb	r2, [r1, r3]

					temp_chars_8[input_char_counter + 1] = '\0';
 8007a40:	4b65      	ldr	r3, [pc, #404]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	3301      	adds	r3, #1
 8007a46:	4a68      	ldr	r2, [pc, #416]	; (8007be8 <USART_ProcessMessage+0x4b0>)
 8007a48:	2100      	movs	r1, #0
 8007a4a:	54d1      	strb	r1, [r2, r3]

					break;
 8007a4c:	e017      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 9:
				{
					temp_chars_9[input_char_counter] = temp;
 8007a4e:	4b62      	ldr	r3, [pc, #392]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4966      	ldr	r1, [pc, #408]	; (8007bec <USART_ProcessMessage+0x4b4>)
 8007a54:	78ba      	ldrb	r2, [r7, #2]
 8007a56:	54ca      	strb	r2, [r1, r3]

					temp_chars_9[input_char_counter + 1] = '\0';
 8007a58:	4b5f      	ldr	r3, [pc, #380]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	4a63      	ldr	r2, [pc, #396]	; (8007bec <USART_ProcessMessage+0x4b4>)
 8007a60:	2100      	movs	r1, #0
 8007a62:	54d1      	strb	r1, [r2, r3]

					break;
 8007a64:	e00b      	b.n	8007a7e <USART_ProcessMessage+0x346>
				}
				case 10:
				{
					temp_chars_10[input_char_counter] = temp;
 8007a66:	4b5c      	ldr	r3, [pc, #368]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4961      	ldr	r1, [pc, #388]	; (8007bf0 <USART_ProcessMessage+0x4b8>)
 8007a6c:	78ba      	ldrb	r2, [r7, #2]
 8007a6e:	54ca      	strb	r2, [r1, r3]

					temp_chars_10[input_char_counter + 1] = '\0';
 8007a70:	4b59      	ldr	r3, [pc, #356]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3301      	adds	r3, #1
 8007a76:	4a5e      	ldr	r2, [pc, #376]	; (8007bf0 <USART_ProcessMessage+0x4b8>)
 8007a78:	2100      	movs	r1, #0
 8007a7a:	54d1      	strb	r1, [r2, r3]

					break;
 8007a7c:	bf00      	nop
				}

				}

				input_char_counter++;
 8007a7e:	4b56      	ldr	r3, [pc, #344]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	3301      	adds	r3, #1
 8007a84:	4a54      	ldr	r2, [pc, #336]	; (8007bd8 <USART_ProcessMessage+0x4a0>)
 8007a86:	6013      	str	r3, [r2, #0]
		for (i = 1; i < strlen(input_chars); i++)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	607b      	str	r3, [r7, #4]
 8007a8e:	4859      	ldr	r0, [pc, #356]	; (8007bf4 <USART_ProcessMessage+0x4bc>)
 8007a90:	f7f8 fb5e 	bl	8000150 <strlen>
 8007a94:	4602      	mov	r2, r0
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	f63f af2c 	bhi.w	80078f6 <USART_ProcessMessage+0x1be>
			}
		}
	}

	//set specific variables of actual message
	switch (message_identify)
 8007a9e:	4b56      	ldr	r3, [pc, #344]	; (8007bf8 <USART_ProcessMessage+0x4c0>)
 8007aa0:	781b      	ldrb	r3, [r3, #0]
 8007aa2:	3b31      	subs	r3, #49	; 0x31
 8007aa4:	2b49      	cmp	r3, #73	; 0x49
 8007aa6:	f200 8491 	bhi.w	80083cc <USART_ProcessMessage+0xc94>
 8007aaa:	a201      	add	r2, pc, #4	; (adr r2, 8007ab0 <USART_ProcessMessage+0x378>)
 8007aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab0:	08007bfd 	.word	0x08007bfd
 8007ab4:	08007d1d 	.word	0x08007d1d
 8007ab8:	08007e01 	.word	0x08007e01
 8007abc:	08007e3b 	.word	0x08007e3b
 8007ac0:	08007ef1 	.word	0x08007ef1
 8007ac4:	080083e1 	.word	0x080083e1
 8007ac8:	08007f19 	.word	0x08007f19
 8007acc:	08007f7b 	.word	0x08007f7b
 8007ad0:	08007fcf 	.word	0x08007fcf
 8007ad4:	080083cd 	.word	0x080083cd
 8007ad8:	080083cd 	.word	0x080083cd
 8007adc:	080083cd 	.word	0x080083cd
 8007ae0:	080083cd 	.word	0x080083cd
 8007ae4:	080083cd 	.word	0x080083cd
 8007ae8:	080083cd 	.word	0x080083cd
 8007aec:	080083cd 	.word	0x080083cd
 8007af0:	080083cd 	.word	0x080083cd
 8007af4:	080083cd 	.word	0x080083cd
 8007af8:	080083cd 	.word	0x080083cd
 8007afc:	080083cd 	.word	0x080083cd
 8007b00:	080083cd 	.word	0x080083cd
 8007b04:	080083cd 	.word	0x080083cd
 8007b08:	080083cd 	.word	0x080083cd
 8007b0c:	080083cd 	.word	0x080083cd
 8007b10:	080083cd 	.word	0x080083cd
 8007b14:	080083cd 	.word	0x080083cd
 8007b18:	080083cd 	.word	0x080083cd
 8007b1c:	080083cd 	.word	0x080083cd
 8007b20:	080083cd 	.word	0x080083cd
 8007b24:	080083cd 	.word	0x080083cd
 8007b28:	080083cd 	.word	0x080083cd
 8007b2c:	080083cd 	.word	0x080083cd
 8007b30:	080083cd 	.word	0x080083cd
 8007b34:	080083cd 	.word	0x080083cd
 8007b38:	080083cd 	.word	0x080083cd
 8007b3c:	080083cd 	.word	0x080083cd
 8007b40:	080083cd 	.word	0x080083cd
 8007b44:	080083cd 	.word	0x080083cd
 8007b48:	080083cd 	.word	0x080083cd
 8007b4c:	080083cd 	.word	0x080083cd
 8007b50:	080083cd 	.word	0x080083cd
 8007b54:	080083cd 	.word	0x080083cd
 8007b58:	080083cd 	.word	0x080083cd
 8007b5c:	080083cd 	.word	0x080083cd
 8007b60:	080083cd 	.word	0x080083cd
 8007b64:	080083cd 	.word	0x080083cd
 8007b68:	080083cd 	.word	0x080083cd
 8007b6c:	080083cd 	.word	0x080083cd
 8007b70:	080083e1 	.word	0x080083e1
 8007b74:	0800801b 	.word	0x0800801b
 8007b78:	08008059 	.word	0x08008059
 8007b7c:	080083e1 	.word	0x080083e1
 8007b80:	080083cd 	.word	0x080083cd
 8007b84:	080083e1 	.word	0x080083e1
 8007b88:	080083e1 	.word	0x080083e1
 8007b8c:	080080b3 	.word	0x080080b3
 8007b90:	080080ff 	.word	0x080080ff
 8007b94:	08008181 	.word	0x08008181
 8007b98:	080081cf 	.word	0x080081cf
 8007b9c:	080082d5 	.word	0x080082d5
 8007ba0:	08008327 	.word	0x08008327
 8007ba4:	080083cd 	.word	0x080083cd
 8007ba8:	080083cd 	.word	0x080083cd
 8007bac:	080083cd 	.word	0x080083cd
 8007bb0:	080083cd 	.word	0x080083cd
 8007bb4:	080083cd 	.word	0x080083cd
 8007bb8:	080083cd 	.word	0x080083cd
 8007bbc:	080083cd 	.word	0x080083cd
 8007bc0:	080083cd 	.word	0x080083cd
 8007bc4:	080083cd 	.word	0x080083cd
 8007bc8:	080083cd 	.word	0x080083cd
 8007bcc:	080083cd 	.word	0x080083cd
 8007bd0:	080083cd 	.word	0x080083cd
 8007bd4:	08008379 	.word	0x08008379
 8007bd8:	20000890 	.word	0x20000890
 8007bdc:	200008f4 	.word	0x200008f4
 8007be0:	2000090c 	.word	0x2000090c
 8007be4:	20000924 	.word	0x20000924
 8007be8:	2000093c 	.word	0x2000093c
 8007bec:	20000954 	.word	0x20000954
 8007bf0:	2000096c 	.word	0x2000096c
 8007bf4:	20000794 	.word	0x20000794
 8007bf8:	20000984 	.word	0x20000984
	{
	case ('1'): // CRK configuration
	{
		if (CRK_config == false)
 8007bfc:	4b9f      	ldr	r3, [pc, #636]	; (8007e7c <USART_ProcessMessage+0x744>)
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	f083 0301 	eor.w	r3, r3, #1
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	f000 8085 	beq.w	8007d16 <USART_ProcessMessage+0x5de>
		{
			if (data_counter == 7)
 8007c0c:	4b9c      	ldr	r3, [pc, #624]	; (8007e80 <USART_ProcessMessage+0x748>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b07      	cmp	r3, #7
 8007c12:	d17e      	bne.n	8007d12 <USART_ProcessMessage+0x5da>
			{
				number_teeth_CRK = atoi(temp_chars_1);
 8007c14:	489b      	ldr	r0, [pc, #620]	; (8007e84 <USART_ProcessMessage+0x74c>)
 8007c16:	f000 fd0c 	bl	8008632 <atoi>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	4a9a      	ldr	r2, [pc, #616]	; (8007e88 <USART_ProcessMessage+0x750>)
 8007c1e:	6013      	str	r3, [r2, #0]
				number_miss_teeth = atoi(temp_chars_2);
 8007c20:	489a      	ldr	r0, [pc, #616]	; (8007e8c <USART_ProcessMessage+0x754>)
 8007c22:	f000 fd06 	bl	8008632 <atoi>
 8007c26:	4603      	mov	r3, r0
 8007c28:	4a99      	ldr	r2, [pc, #612]	; (8007e90 <USART_ProcessMessage+0x758>)
 8007c2a:	6013      	str	r3, [r2, #0]
				number_gap = atoi(temp_chars_3);
 8007c2c:	4899      	ldr	r0, [pc, #612]	; (8007e94 <USART_ProcessMessage+0x75c>)
 8007c2e:	f000 fd00 	bl	8008632 <atoi>
 8007c32:	4603      	mov	r3, r0
 8007c34:	4a98      	ldr	r2, [pc, #608]	; (8007e98 <USART_ProcessMessage+0x760>)
 8007c36:	6013      	str	r3, [r2, #0]
				tdc_to_gap = atof(temp_chars_4);
 8007c38:	4898      	ldr	r0, [pc, #608]	; (8007e9c <USART_ProcessMessage+0x764>)
 8007c3a:	f000 fcf7 	bl	800862c <atof>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	460b      	mov	r3, r1
 8007c42:	4997      	ldr	r1, [pc, #604]	; (8007ea0 <USART_ProcessMessage+0x768>)
 8007c44:	e9c1 2300 	strd	r2, r3, [r1]
				first_seg_angle = atof(temp_chars_5);
 8007c48:	4896      	ldr	r0, [pc, #600]	; (8007ea4 <USART_ProcessMessage+0x76c>)
 8007c4a:	f000 fcef 	bl	800862c <atof>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4995      	ldr	r1, [pc, #596]	; (8007ea8 <USART_ProcessMessage+0x770>)
 8007c54:	e9c1 2300 	strd	r2, r3, [r1]
				number_cylinder = atoi(temp_chars_6);
 8007c58:	4894      	ldr	r0, [pc, #592]	; (8007eac <USART_ProcessMessage+0x774>)
 8007c5a:	f000 fcea 	bl	8008632 <atoi>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	4a93      	ldr	r2, [pc, #588]	; (8007eb0 <USART_ProcessMessage+0x778>)
 8007c62:	6013      	str	r3, [r2, #0]
				sensortype_CRK = temp_chars_7[0];
 8007c64:	4b93      	ldr	r3, [pc, #588]	; (8007eb4 <USART_ProcessMessage+0x77c>)
 8007c66:	781a      	ldrb	r2, [r3, #0]
 8007c68:	4b93      	ldr	r3, [pc, #588]	; (8007eb8 <USART_ProcessMessage+0x780>)
 8007c6a:	701a      	strb	r2, [r3, #0]

				if (number_teeth_CRK > 255 || number_miss_teeth > 2
 8007c6c:	4b86      	ldr	r3, [pc, #536]	; (8007e88 <USART_ProcessMessage+0x750>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2bff      	cmp	r3, #255	; 0xff
 8007c72:	dc42      	bgt.n	8007cfa <USART_ProcessMessage+0x5c2>
 8007c74:	4b86      	ldr	r3, [pc, #536]	; (8007e90 <USART_ProcessMessage+0x758>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2b02      	cmp	r3, #2
 8007c7a:	dc3e      	bgt.n	8007cfa <USART_ProcessMessage+0x5c2>
						|| number_gap > 3 || tdc_to_gap > 360.0
 8007c7c:	4b86      	ldr	r3, [pc, #536]	; (8007e98 <USART_ProcessMessage+0x760>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b03      	cmp	r3, #3
 8007c82:	dc3a      	bgt.n	8007cfa <USART_ProcessMessage+0x5c2>
 8007c84:	4b86      	ldr	r3, [pc, #536]	; (8007ea0 <USART_ProcessMessage+0x768>)
 8007c86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007c8a:	f04f 0200 	mov.w	r2, #0
 8007c8e:	4b8b      	ldr	r3, [pc, #556]	; (8007ebc <USART_ProcessMessage+0x784>)
 8007c90:	f7f8 feb2 	bl	80009f8 <__aeabi_dcmpgt>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d12f      	bne.n	8007cfa <USART_ProcessMessage+0x5c2>
						|| number_teeth_CRK <= 0 || number_miss_teeth <= 0
 8007c9a:	4b7b      	ldr	r3, [pc, #492]	; (8007e88 <USART_ProcessMessage+0x750>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	dd2b      	ble.n	8007cfa <USART_ProcessMessage+0x5c2>
 8007ca2:	4b7b      	ldr	r3, [pc, #492]	; (8007e90 <USART_ProcessMessage+0x758>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	dd27      	ble.n	8007cfa <USART_ProcessMessage+0x5c2>
						|| number_gap <= 0 || tdc_to_gap <= 0
 8007caa:	4b7b      	ldr	r3, [pc, #492]	; (8007e98 <USART_ProcessMessage+0x760>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	dd23      	ble.n	8007cfa <USART_ProcessMessage+0x5c2>
 8007cb2:	4b7b      	ldr	r3, [pc, #492]	; (8007ea0 <USART_ProcessMessage+0x768>)
 8007cb4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007cb8:	f04f 0200 	mov.w	r2, #0
 8007cbc:	f04f 0300 	mov.w	r3, #0
 8007cc0:	f7f8 fe86 	bl	80009d0 <__aeabi_dcmple>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d117      	bne.n	8007cfa <USART_ProcessMessage+0x5c2>
						|| first_seg_angle <= 0 || number_cylinder <= 0
 8007cca:	4b77      	ldr	r3, [pc, #476]	; (8007ea8 <USART_ProcessMessage+0x770>)
 8007ccc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007cd0:	f04f 0200 	mov.w	r2, #0
 8007cd4:	f04f 0300 	mov.w	r3, #0
 8007cd8:	f7f8 fe7a 	bl	80009d0 <__aeabi_dcmple>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10b      	bne.n	8007cfa <USART_ProcessMessage+0x5c2>
 8007ce2:	4b73      	ldr	r3, [pc, #460]	; (8007eb0 <USART_ProcessMessage+0x778>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	dd07      	ble.n	8007cfa <USART_ProcessMessage+0x5c2>
						|| (sensortype_CRK != 'c' && sensortype_CRK != 'h'))
 8007cea:	4b73      	ldr	r3, [pc, #460]	; (8007eb8 <USART_ProcessMessage+0x780>)
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	2b63      	cmp	r3, #99	; 0x63
 8007cf0:	d005      	beq.n	8007cfe <USART_ProcessMessage+0x5c6>
 8007cf2:	4b71      	ldr	r3, [pc, #452]	; (8007eb8 <USART_ProcessMessage+0x780>)
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	2b68      	cmp	r3, #104	; 0x68
 8007cf8:	d001      	beq.n	8007cfe <USART_ProcessMessage+0x5c6>
				{
					USART_COM_error();
 8007cfa:	f000 fbb5 	bl	8008468 <USART_COM_error>
				}

				//configure CRK if no communication error is present
				if (com_error == false)
 8007cfe:	4b70      	ldr	r3, [pc, #448]	; (8007ec0 <USART_ProcessMessage+0x788>)
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	f083 0301 	eor.w	r3, r3, #1
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d004      	beq.n	8007d16 <USART_ProcessMessage+0x5de>
				{
					CRK_configuration();
 8007d0c:	f7ff f90a 	bl	8006f24 <CRK_configuration>
 8007d10:	e001      	b.n	8007d16 <USART_ProcessMessage+0x5de>
				}

			}
			else
			{
				USART_COM_error();
 8007d12:	f000 fba9 	bl	8008468 <USART_COM_error>
			}
		}
		// Delete temporary character arrays
		Reset_temp_arrays();
 8007d16:	f000 fc51 	bl	80085bc <Reset_temp_arrays>

		break;
 8007d1a:	e364      	b.n	80083e6 <USART_ProcessMessage+0xcae>

	}

	case ('2'): // CAM configuration
	{
		if (CAM_config == false)
 8007d1c:	4b69      	ldr	r3, [pc, #420]	; (8007ec4 <USART_ProcessMessage+0x78c>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	f083 0301 	eor.w	r3, r3, #1
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d067      	beq.n	8007dfa <USART_ProcessMessage+0x6c2>
		{
			if (data_counter
					== (4 + number_active_edges_CAM[cam_setup_counter]))
 8007d2a:	4b67      	ldr	r3, [pc, #412]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a67      	ldr	r2, [pc, #412]	; (8007ecc <USART_ProcessMessage+0x794>)
 8007d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d34:	3304      	adds	r3, #4
 8007d36:	4a52      	ldr	r2, [pc, #328]	; (8007e80 <USART_ProcessMessage+0x748>)
 8007d38:	6812      	ldr	r2, [r2, #0]
			if (data_counter
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d15b      	bne.n	8007df6 <USART_ProcessMessage+0x6be>
			{
				number_of_CAM = atoi(temp_chars_2);
 8007d3e:	4853      	ldr	r0, [pc, #332]	; (8007e8c <USART_ProcessMessage+0x754>)
 8007d40:	f000 fc77 	bl	8008632 <atoi>
 8007d44:	4603      	mov	r3, r0
 8007d46:	4a62      	ldr	r2, [pc, #392]	; (8007ed0 <USART_ProcessMessage+0x798>)
 8007d48:	6013      	str	r3, [r2, #0]
				active_CAM_edges[cam_setup_counter] = temp_chars_3[0];
 8007d4a:	4b5f      	ldr	r3, [pc, #380]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a51      	ldr	r2, [pc, #324]	; (8007e94 <USART_ProcessMessage+0x75c>)
 8007d50:	7811      	ldrb	r1, [r2, #0]
 8007d52:	4a60      	ldr	r2, [pc, #384]	; (8007ed4 <USART_ProcessMessage+0x79c>)
 8007d54:	54d1      	strb	r1, [r2, r3]
				filter_time_CAM[cam_setup_counter] = atof(temp_chars_4);
 8007d56:	4b5c      	ldr	r3, [pc, #368]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007d58:	681c      	ldr	r4, [r3, #0]
 8007d5a:	4850      	ldr	r0, [pc, #320]	; (8007e9c <USART_ProcessMessage+0x764>)
 8007d5c:	f000 fc66 	bl	800862c <atof>
 8007d60:	4602      	mov	r2, r0
 8007d62:	460b      	mov	r3, r1
 8007d64:	485c      	ldr	r0, [pc, #368]	; (8007ed8 <USART_ProcessMessage+0x7a0>)
 8007d66:	00e1      	lsls	r1, r4, #3
 8007d68:	4401      	add	r1, r0
 8007d6a:	e9c1 2300 	strd	r2, r3, [r1]

				if (filter_time_CAM[cam_setup_counter] <= 0
 8007d6e:	4b56      	ldr	r3, [pc, #344]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a59      	ldr	r2, [pc, #356]	; (8007ed8 <USART_ProcessMessage+0x7a0>)
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	4413      	add	r3, r2
 8007d78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007d7c:	f04f 0200 	mov.w	r2, #0
 8007d80:	f04f 0300 	mov.w	r3, #0
 8007d84:	f7f8 fe24 	bl	80009d0 <__aeabi_dcmple>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d119      	bne.n	8007dc2 <USART_ProcessMessage+0x68a>
						|| number_active_edges_CAM[cam_setup_counter] <= 0
 8007d8e:	4b4e      	ldr	r3, [pc, #312]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a4e      	ldr	r2, [pc, #312]	; (8007ecc <USART_ProcessMessage+0x794>)
 8007d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d012      	beq.n	8007dc2 <USART_ProcessMessage+0x68a>
						|| CAM_edges[cam_setup_counter][0] <= 0)
 8007d9c:	4b4a      	ldr	r3, [pc, #296]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	494e      	ldr	r1, [pc, #312]	; (8007edc <USART_ProcessMessage+0x7a4>)
 8007da2:	4613      	mov	r3, r2
 8007da4:	005b      	lsls	r3, r3, #1
 8007da6:	4413      	add	r3, r2
 8007da8:	019b      	lsls	r3, r3, #6
 8007daa:	440b      	add	r3, r1
 8007dac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007db0:	f04f 0200 	mov.w	r2, #0
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	f7f8 fe0a 	bl	80009d0 <__aeabi_dcmple>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d001      	beq.n	8007dc6 <USART_ProcessMessage+0x68e>
				{
					USART_COM_error();
 8007dc2:	f000 fb51 	bl	8008468 <USART_COM_error>
				}

				cam_setup_counter++;
 8007dc6:	4b40      	ldr	r3, [pc, #256]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	3301      	adds	r3, #1
 8007dcc:	4a3e      	ldr	r2, [pc, #248]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007dce:	6013      	str	r3, [r2, #0]
				//configure CAM if no communication error is present
				if (com_error == false && (cam_setup_counter == number_of_CAM))
 8007dd0:	4b3b      	ldr	r3, [pc, #236]	; (8007ec0 <USART_ProcessMessage+0x788>)
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	f083 0301 	eor.w	r3, r3, #1
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00d      	beq.n	8007dfa <USART_ProcessMessage+0x6c2>
 8007dde:	4b3a      	ldr	r3, [pc, #232]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	4b3b      	ldr	r3, [pc, #236]	; (8007ed0 <USART_ProcessMessage+0x798>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d107      	bne.n	8007dfa <USART_ProcessMessage+0x6c2>
				{
					cam_setup_counter = 0;
 8007dea:	4b37      	ldr	r3, [pc, #220]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007dec:	2200      	movs	r2, #0
 8007dee:	601a      	str	r2, [r3, #0]
					CAM_configuration();
 8007df0:	f7ff f960 	bl	80070b4 <CAM_configuration>
 8007df4:	e001      	b.n	8007dfa <USART_ProcessMessage+0x6c2>
				}
			}
			else
			{
				USART_COM_error();
 8007df6:	f000 fb37 	bl	8008468 <USART_COM_error>
			}
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8007dfa:	f000 fbdf 	bl	80085bc <Reset_temp_arrays>

		break;
 8007dfe:	e2f2      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('3'): // CRK configuration delete
	{
		if (data_counter == 1 && temp_chars_1[0] == 'S')
 8007e00:	4b1f      	ldr	r3, [pc, #124]	; (8007e80 <USART_ProcessMessage+0x748>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d113      	bne.n	8007e30 <USART_ProcessMessage+0x6f8>
 8007e08:	4b1e      	ldr	r3, [pc, #120]	; (8007e84 <USART_ProcessMessage+0x74c>)
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	2b53      	cmp	r3, #83	; 0x53
 8007e0e:	d10f      	bne.n	8007e30 <USART_ProcessMessage+0x6f8>
		{
			CRK_config = false;
 8007e10:	4b1a      	ldr	r3, [pc, #104]	; (8007e7c <USART_ProcessMessage+0x744>)
 8007e12:	2200      	movs	r2, #0
 8007e14:	701a      	strb	r2, [r3, #0]

			configuration_complete = false;
 8007e16:	4b32      	ldr	r3, [pc, #200]	; (8007ee0 <USART_ProcessMessage+0x7a8>)
 8007e18:	2200      	movs	r2, #0
 8007e1a:	701a      	strb	r2, [r3, #0]
			CRK_synch = false;
 8007e1c:	4b31      	ldr	r3, [pc, #196]	; (8007ee4 <USART_ProcessMessage+0x7ac>)
 8007e1e:	2200      	movs	r2, #0
 8007e20:	701a      	strb	r2, [r3, #0]
			CRK_CAM_synch = false;
 8007e22:	4b31      	ldr	r3, [pc, #196]	; (8007ee8 <USART_ProcessMessage+0x7b0>)
 8007e24:	2200      	movs	r2, #0
 8007e26:	701a      	strb	r2, [r3, #0]
			//CRK_CAM_synch[1] = false;
			CRK_synch_temp = false;
 8007e28:	4b30      	ldr	r3, [pc, #192]	; (8007eec <USART_ProcessMessage+0x7b4>)
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	701a      	strb	r2, [r3, #0]
 8007e2e:	e001      	b.n	8007e34 <USART_ProcessMessage+0x6fc>
		}
		else
		{
			USART_COM_error();
 8007e30:	f000 fb1a 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8007e34:	f000 fbc2 	bl	80085bc <Reset_temp_arrays>

		break;
 8007e38:	e2d5      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('4'): // CAM configuration delete
	{
		if (data_counter == 1 && temp_chars_1[0] == 'S')
 8007e3a:	4b11      	ldr	r3, [pc, #68]	; (8007e80 <USART_ProcessMessage+0x748>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d116      	bne.n	8007e70 <USART_ProcessMessage+0x738>
 8007e42:	4b10      	ldr	r3, [pc, #64]	; (8007e84 <USART_ProcessMessage+0x74c>)
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	2b53      	cmp	r3, #83	; 0x53
 8007e48:	d112      	bne.n	8007e70 <USART_ProcessMessage+0x738>
		{
			CAM_config = false;
 8007e4a:	4b1e      	ldr	r3, [pc, #120]	; (8007ec4 <USART_ProcessMessage+0x78c>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	701a      	strb	r2, [r3, #0]

			cam_setup_counter = 0;
 8007e50:	4b1d      	ldr	r3, [pc, #116]	; (8007ec8 <USART_ProcessMessage+0x790>)
 8007e52:	2200      	movs	r2, #0
 8007e54:	601a      	str	r2, [r3, #0]

			configuration_complete = false;
 8007e56:	4b22      	ldr	r3, [pc, #136]	; (8007ee0 <USART_ProcessMessage+0x7a8>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	701a      	strb	r2, [r3, #0]
			CRK_synch = false;
 8007e5c:	4b21      	ldr	r3, [pc, #132]	; (8007ee4 <USART_ProcessMessage+0x7ac>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	701a      	strb	r2, [r3, #0]
			CRK_CAM_synch = false;
 8007e62:	4b21      	ldr	r3, [pc, #132]	; (8007ee8 <USART_ProcessMessage+0x7b0>)
 8007e64:	2200      	movs	r2, #0
 8007e66:	701a      	strb	r2, [r3, #0]
			//CRK_CAM_synch[1] = false;
			CRK_synch_temp = false;
 8007e68:	4b20      	ldr	r3, [pc, #128]	; (8007eec <USART_ProcessMessage+0x7b4>)
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	701a      	strb	r2, [r3, #0]
 8007e6e:	e001      	b.n	8007e74 <USART_ProcessMessage+0x73c>
		}
		else
		{
			USART_COM_error();
 8007e70:	f000 fafa 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8007e74:	f000 fba2 	bl	80085bc <Reset_temp_arrays>

		break;
 8007e78:	e2b5      	b.n	80083e6 <USART_ProcessMessage+0xcae>
 8007e7a:	bf00      	nop
 8007e7c:	200002a4 	.word	0x200002a4
 8007e80:	20000790 	.word	0x20000790
 8007e84:	20000894 	.word	0x20000894
 8007e88:	2000022c 	.word	0x2000022c
 8007e8c:	200008ac 	.word	0x200008ac
 8007e90:	20000230 	.word	0x20000230
 8007e94:	200008c4 	.word	0x200008c4
 8007e98:	20000234 	.word	0x20000234
 8007e9c:	200008dc 	.word	0x200008dc
 8007ea0:	20000238 	.word	0x20000238
 8007ea4:	200008f4 	.word	0x200008f4
 8007ea8:	20000240 	.word	0x20000240
 8007eac:	2000090c 	.word	0x2000090c
 8007eb0:	20000248 	.word	0x20000248
 8007eb4:	20000924 	.word	0x20000924
 8007eb8:	20000250 	.word	0x20000250
 8007ebc:	40768000 	.word	0x40768000
 8007ec0:	20000983 	.word	0x20000983
 8007ec4:	2000065e 	.word	0x2000065e
 8007ec8:	200005dc 	.word	0x200005dc
 8007ecc:	200002a8 	.word	0x200002a8
 8007ed0:	20000008 	.word	0x20000008
 8007ed4:	200005d8 	.word	0x200005d8
 8007ed8:	200002b8 	.word	0x200002b8
 8007edc:	200002c8 	.word	0x200002c8
 8007ee0:	200005e0 	.word	0x200005e0
 8007ee4:	200002a0 	.word	0x200002a0
 8007ee8:	2000065c 	.word	0x2000065c
 8007eec:	200002a1 	.word	0x200002a1
	}

	case ('5'): // active_cam_failure init
	{
		if (data_counter == 1 && (atoi(temp_chars_1) <= 2))
 8007ef0:	4b92      	ldr	r3, [pc, #584]	; (800813c <USART_ProcessMessage+0xa04>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d10c      	bne.n	8007f12 <USART_ProcessMessage+0x7da>
 8007ef8:	4891      	ldr	r0, [pc, #580]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007efa:	f000 fb9a 	bl	8008632 <atoi>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	dc06      	bgt.n	8007f12 <USART_ProcessMessage+0x7da>
		{
			active_cam_failure = atoi(temp_chars_1);
 8007f04:	488e      	ldr	r0, [pc, #568]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007f06:	f000 fb94 	bl	8008632 <atoi>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	4a8d      	ldr	r2, [pc, #564]	; (8008144 <USART_ProcessMessage+0xa0c>)
 8007f0e:	6013      	str	r3, [r2, #0]
		}
		else
		{
			USART_COM_error();
		}
		break;
 8007f10:	e269      	b.n	80083e6 <USART_ProcessMessage+0xcae>
			USART_COM_error();
 8007f12:	f000 faa9 	bl	8008468 <USART_COM_error>
		break;
 8007f16:	e266      	b.n	80083e6 <USART_ProcessMessage+0xcae>
		break;
	}

	case ('7'): // CRK_RUN_OUT(START or STOP)
	{
		if (data_counter == 4 && temp_chars_1[0] == 'B')
 8007f18:	4b88      	ldr	r3, [pc, #544]	; (800813c <USART_ProcessMessage+0xa04>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b04      	cmp	r3, #4
 8007f1e:	d119      	bne.n	8007f54 <USART_ProcessMessage+0x81c>
 8007f20:	4b87      	ldr	r3, [pc, #540]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	2b42      	cmp	r3, #66	; 0x42
 8007f26:	d115      	bne.n	8007f54 <USART_ProcessMessage+0x81c>
		{
			angle_to_start_failure_CRK_RUN_OUT = atoi(temp_chars_2);
 8007f28:	4887      	ldr	r0, [pc, #540]	; (8008148 <USART_ProcessMessage+0xa10>)
 8007f2a:	f000 fb82 	bl	8008632 <atoi>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	461a      	mov	r2, r3
 8007f32:	4b86      	ldr	r3, [pc, #536]	; (800814c <USART_ProcessMessage+0xa14>)
 8007f34:	601a      	str	r2, [r3, #0]
			sc_type_CRK_RUN_OUT = temp_chars_3[0];
 8007f36:	4b86      	ldr	r3, [pc, #536]	; (8008150 <USART_ProcessMessage+0xa18>)
 8007f38:	781a      	ldrb	r2, [r3, #0]
 8007f3a:	4b86      	ldr	r3, [pc, #536]	; (8008154 <USART_ProcessMessage+0xa1c>)
 8007f3c:	701a      	strb	r2, [r3, #0]
			failure_period_CRK_RUN_OUT = atoi(temp_chars_4);
 8007f3e:	4886      	ldr	r0, [pc, #536]	; (8008158 <USART_ProcessMessage+0xa20>)
 8007f40:	f000 fb77 	bl	8008632 <atoi>
 8007f44:	4603      	mov	r3, r0
 8007f46:	461a      	mov	r2, r3
 8007f48:	4b84      	ldr	r3, [pc, #528]	; (800815c <USART_ProcessMessage+0xa24>)
 8007f4a:	601a      	str	r2, [r3, #0]

			failure_identify = '4';
 8007f4c:	4b84      	ldr	r3, [pc, #528]	; (8008160 <USART_ProcessMessage+0xa28>)
 8007f4e:	2234      	movs	r2, #52	; 0x34
 8007f50:	701a      	strb	r2, [r3, #0]
 8007f52:	e00f      	b.n	8007f74 <USART_ProcessMessage+0x83c>
		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8007f54:	4b79      	ldr	r3, [pc, #484]	; (800813c <USART_ProcessMessage+0xa04>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d109      	bne.n	8007f70 <USART_ProcessMessage+0x838>
 8007f5c:	4b78      	ldr	r3, [pc, #480]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	2b53      	cmp	r3, #83	; 0x53
 8007f62:	d105      	bne.n	8007f70 <USART_ProcessMessage+0x838>
		{
			failure_identify = '0';
 8007f64:	4b7e      	ldr	r3, [pc, #504]	; (8008160 <USART_ProcessMessage+0xa28>)
 8007f66:	2230      	movs	r2, #48	; 0x30
 8007f68:	701a      	strb	r2, [r3, #0]

			CRK_RUN_OUT_reset();
 8007f6a:	f7fc f8cb 	bl	8004104 <CRK_RUN_OUT_reset>
 8007f6e:	e001      	b.n	8007f74 <USART_ProcessMessage+0x83c>
		}
		else
		{
			USART_COM_error();
 8007f70:	f000 fa7a 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8007f74:	f000 fb22 	bl	80085bc <Reset_temp_arrays>

		break;
 8007f78:	e235      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('8'): // CAM_PER(START or STOP)
	{
		if (data_counter == 3 && temp_chars_1[0] == 'B')
 8007f7a:	4b70      	ldr	r3, [pc, #448]	; (800813c <USART_ProcessMessage+0xa04>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2b03      	cmp	r3, #3
 8007f80:	d112      	bne.n	8007fa8 <USART_ProcessMessage+0x870>
 8007f82:	4b6f      	ldr	r3, [pc, #444]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	2b42      	cmp	r3, #66	; 0x42
 8007f88:	d10e      	bne.n	8007fa8 <USART_ProcessMessage+0x870>
		{
			active_edges_CAM_PER = temp_chars_2[0];
 8007f8a:	4b6f      	ldr	r3, [pc, #444]	; (8008148 <USART_ProcessMessage+0xa10>)
 8007f8c:	781a      	ldrb	r2, [r3, #0]
 8007f8e:	4b75      	ldr	r3, [pc, #468]	; (8008164 <USART_ProcessMessage+0xa2c>)
 8007f90:	701a      	strb	r2, [r3, #0]
			number_edges_CAM_PER = atoi(temp_chars_3);
 8007f92:	486f      	ldr	r0, [pc, #444]	; (8008150 <USART_ProcessMessage+0xa18>)
 8007f94:	f000 fb4d 	bl	8008632 <atoi>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	4b72      	ldr	r3, [pc, #456]	; (8008168 <USART_ProcessMessage+0xa30>)
 8007f9e:	601a      	str	r2, [r3, #0]

			failure_identify = '5';
 8007fa0:	4b6f      	ldr	r3, [pc, #444]	; (8008160 <USART_ProcessMessage+0xa28>)
 8007fa2:	2235      	movs	r2, #53	; 0x35
 8007fa4:	701a      	strb	r2, [r3, #0]
 8007fa6:	e00f      	b.n	8007fc8 <USART_ProcessMessage+0x890>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8007fa8:	4b64      	ldr	r3, [pc, #400]	; (800813c <USART_ProcessMessage+0xa04>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d109      	bne.n	8007fc4 <USART_ProcessMessage+0x88c>
 8007fb0:	4b63      	ldr	r3, [pc, #396]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	2b53      	cmp	r3, #83	; 0x53
 8007fb6:	d105      	bne.n	8007fc4 <USART_ProcessMessage+0x88c>
		{
			failure_identify = '0';
 8007fb8:	4b69      	ldr	r3, [pc, #420]	; (8008160 <USART_ProcessMessage+0xa28>)
 8007fba:	2230      	movs	r2, #48	; 0x30
 8007fbc:	701a      	strb	r2, [r3, #0]
			CAM_PER_reset();
 8007fbe:	f7fc faf7 	bl	80045b0 <CAM_PER_reset>
 8007fc2:	e001      	b.n	8007fc8 <USART_ProcessMessage+0x890>

		}
		else
		{
			USART_COM_error();
 8007fc4:	f000 fa50 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8007fc8:	f000 faf8 	bl	80085bc <Reset_temp_arrays>

		break;
 8007fcc:	e20b      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('9'): // CRK_TOOTH_PER(START or STOP)
	{
		if (data_counter == 1 && temp_chars_1[0] == 'B')
 8007fce:	4b5b      	ldr	r3, [pc, #364]	; (800813c <USART_ProcessMessage+0xa04>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d10e      	bne.n	8007ff4 <USART_ProcessMessage+0x8bc>
 8007fd6:	4b5a      	ldr	r3, [pc, #360]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	2b42      	cmp	r3, #66	; 0x42
 8007fdc:	d10a      	bne.n	8007ff4 <USART_ProcessMessage+0x8bc>
		{
			__HAL_TIM_SET_AUTORELOAD(&htim3, 17);
 8007fde:	4b63      	ldr	r3, [pc, #396]	; (800816c <USART_ProcessMessage+0xa34>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2211      	movs	r2, #17
 8007fe4:	62da      	str	r2, [r3, #44]	; 0x2c
 8007fe6:	4b61      	ldr	r3, [pc, #388]	; (800816c <USART_ProcessMessage+0xa34>)
 8007fe8:	2211      	movs	r2, #17
 8007fea:	60da      	str	r2, [r3, #12]
			failure_identify = '6';
 8007fec:	4b5c      	ldr	r3, [pc, #368]	; (8008160 <USART_ProcessMessage+0xa28>)
 8007fee:	2236      	movs	r2, #54	; 0x36
 8007ff0:	701a      	strb	r2, [r3, #0]
 8007ff2:	e00f      	b.n	8008014 <USART_ProcessMessage+0x8dc>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8007ff4:	4b51      	ldr	r3, [pc, #324]	; (800813c <USART_ProcessMessage+0xa04>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d109      	bne.n	8008010 <USART_ProcessMessage+0x8d8>
 8007ffc:	4b50      	ldr	r3, [pc, #320]	; (8008140 <USART_ProcessMessage+0xa08>)
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	2b53      	cmp	r3, #83	; 0x53
 8008002:	d105      	bne.n	8008010 <USART_ProcessMessage+0x8d8>
		{
			failure_identify = '0';
 8008004:	4b56      	ldr	r3, [pc, #344]	; (8008160 <USART_ProcessMessage+0xa28>)
 8008006:	2230      	movs	r2, #48	; 0x30
 8008008:	701a      	strb	r2, [r3, #0]

			CRK_TOOTH_PER_reset();
 800800a:	f7fc fb11 	bl	8004630 <CRK_TOOTH_PER_reset>
 800800e:	e001      	b.n	8008014 <USART_ProcessMessage+0x8dc>
		}
		else
		{
			USART_COM_error();
 8008010:	f000 fa2a 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008014:	f000 fad2 	bl	80085bc <Reset_temp_arrays>

		break;
 8008018:	e1e5      	b.n	80083e6 <USART_ProcessMessage+0xcae>
		break;
	}

	case ('b'): // CAM_Pat_Err(START or STOP)
	{
		if (data_counter == 1 && temp_chars_1[0] == 'B')
 800801a:	4b48      	ldr	r3, [pc, #288]	; (800813c <USART_ProcessMessage+0xa04>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d107      	bne.n	8008032 <USART_ProcessMessage+0x8fa>
 8008022:	4b47      	ldr	r3, [pc, #284]	; (8008140 <USART_ProcessMessage+0xa08>)
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	2b42      	cmp	r3, #66	; 0x42
 8008028:	d103      	bne.n	8008032 <USART_ProcessMessage+0x8fa>
		{
			failure_identify = '8';
 800802a:	4b4d      	ldr	r3, [pc, #308]	; (8008160 <USART_ProcessMessage+0xa28>)
 800802c:	2238      	movs	r2, #56	; 0x38
 800802e:	701a      	strb	r2, [r3, #0]
 8008030:	e00f      	b.n	8008052 <USART_ProcessMessage+0x91a>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008032:	4b42      	ldr	r3, [pc, #264]	; (800813c <USART_ProcessMessage+0xa04>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d109      	bne.n	800804e <USART_ProcessMessage+0x916>
 800803a:	4b41      	ldr	r3, [pc, #260]	; (8008140 <USART_ProcessMessage+0xa08>)
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	2b53      	cmp	r3, #83	; 0x53
 8008040:	d105      	bne.n	800804e <USART_ProcessMessage+0x916>
		{
			failure_identify = '0';
 8008042:	4b47      	ldr	r3, [pc, #284]	; (8008160 <USART_ProcessMessage+0xa28>)
 8008044:	2230      	movs	r2, #48	; 0x30
 8008046:	701a      	strb	r2, [r3, #0]
			CAM_PAT_ERR_reset();
 8008048:	f7fd fc28 	bl	800589c <CAM_PAT_ERR_reset>
 800804c:	e001      	b.n	8008052 <USART_ProcessMessage+0x91a>
		}
		else
		{
			USART_COM_error();
 800804e:	f000 fa0b 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008052:	f000 fab3 	bl	80085bc <Reset_temp_arrays>

		break;
 8008056:	e1c6      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('c'): // CAM_SYN_CRK(START or STOP)
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008058:	4b38      	ldr	r3, [pc, #224]	; (800813c <USART_ProcessMessage+0xa04>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2b02      	cmp	r3, #2
 800805e:	d115      	bne.n	800808c <USART_ProcessMessage+0x954>
 8008060:	4b37      	ldr	r3, [pc, #220]	; (8008140 <USART_ProcessMessage+0xa08>)
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	2b42      	cmp	r3, #66	; 0x42
 8008066:	d111      	bne.n	800808c <USART_ProcessMessage+0x954>
		{
			delay_angle_CAM_delay = atof(temp_chars_2);
 8008068:	4837      	ldr	r0, [pc, #220]	; (8008148 <USART_ProcessMessage+0xa10>)
 800806a:	f000 fadf 	bl	800862c <atof>
 800806e:	4602      	mov	r2, r0
 8008070:	460b      	mov	r3, r1
 8008072:	493f      	ldr	r1, [pc, #252]	; (8008170 <USART_ProcessMessage+0xa38>)
 8008074:	e9c1 2300 	strd	r2, r3, [r1]

			delay_factor_CAM_delay = 1;
 8008078:	493e      	ldr	r1, [pc, #248]	; (8008174 <USART_ProcessMessage+0xa3c>)
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	4b3e      	ldr	r3, [pc, #248]	; (8008178 <USART_ProcessMessage+0xa40>)
 8008080:	e9c1 2300 	strd	r2, r3, [r1]

			failure_identify = '9';
 8008084:	4b36      	ldr	r3, [pc, #216]	; (8008160 <USART_ProcessMessage+0xa28>)
 8008086:	2239      	movs	r2, #57	; 0x39
 8008088:	701a      	strb	r2, [r3, #0]
 800808a:	e00f      	b.n	80080ac <USART_ProcessMessage+0x974>
		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 800808c:	4b2b      	ldr	r3, [pc, #172]	; (800813c <USART_ProcessMessage+0xa04>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d109      	bne.n	80080a8 <USART_ProcessMessage+0x970>
 8008094:	4b2a      	ldr	r3, [pc, #168]	; (8008140 <USART_ProcessMessage+0xa08>)
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	2b53      	cmp	r3, #83	; 0x53
 800809a:	d105      	bne.n	80080a8 <USART_ProcessMessage+0x970>
		{
			failure_identify = '0';
 800809c:	4b30      	ldr	r3, [pc, #192]	; (8008160 <USART_ProcessMessage+0xa28>)
 800809e:	2230      	movs	r2, #48	; 0x30
 80080a0:	701a      	strb	r2, [r3, #0]
			CAM_delay_reset();
 80080a2:	f7fc ff9d 	bl	8004fe0 <CAM_delay_reset>
 80080a6:	e001      	b.n	80080ac <USART_ProcessMessage+0x974>
		}
		else
		{
			USART_COM_error();
 80080a8:	f000 f9de 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 80080ac:	f000 fa86 	bl	80085bc <Reset_temp_arrays>

		break;
 80080b0:	e199      	b.n	80083e6 <USART_ProcessMessage+0xcae>
		break;
	}

	case ('h'): // CRK_TOOTH_OFF
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 80080b2:	4b22      	ldr	r3, [pc, #136]	; (800813c <USART_ProcessMessage+0xa04>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b02      	cmp	r3, #2
 80080b8:	d10e      	bne.n	80080d8 <USART_ProcessMessage+0x9a0>
 80080ba:	4b21      	ldr	r3, [pc, #132]	; (8008140 <USART_ProcessMessage+0xa08>)
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2b42      	cmp	r3, #66	; 0x42
 80080c0:	d10a      	bne.n	80080d8 <USART_ProcessMessage+0x9a0>
		{

			number_tooth_off = atoi(temp_chars_2);
 80080c2:	4821      	ldr	r0, [pc, #132]	; (8008148 <USART_ProcessMessage+0xa10>)
 80080c4:	f000 fab5 	bl	8008632 <atoi>
 80080c8:	4603      	mov	r3, r0
 80080ca:	461a      	mov	r2, r3
 80080cc:	4b2b      	ldr	r3, [pc, #172]	; (800817c <USART_ProcessMessage+0xa44>)
 80080ce:	601a      	str	r2, [r3, #0]
			failure_identify = 'h';
 80080d0:	4b23      	ldr	r3, [pc, #140]	; (8008160 <USART_ProcessMessage+0xa28>)
 80080d2:	2268      	movs	r2, #104	; 0x68
 80080d4:	701a      	strb	r2, [r3, #0]
 80080d6:	e00f      	b.n	80080f8 <USART_ProcessMessage+0x9c0>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 80080d8:	4b18      	ldr	r3, [pc, #96]	; (800813c <USART_ProcessMessage+0xa04>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d109      	bne.n	80080f4 <USART_ProcessMessage+0x9bc>
 80080e0:	4b17      	ldr	r3, [pc, #92]	; (8008140 <USART_ProcessMessage+0xa08>)
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	2b53      	cmp	r3, #83	; 0x53
 80080e6:	d105      	bne.n	80080f4 <USART_ProcessMessage+0x9bc>
		{
			failure_identify = '0';
 80080e8:	4b1d      	ldr	r3, [pc, #116]	; (8008160 <USART_ProcessMessage+0xa28>)
 80080ea:	2230      	movs	r2, #48	; 0x30
 80080ec:	701a      	strb	r2, [r3, #0]
			CRK_TOOTH_OFF_reset();
 80080ee:	f7fd f89b 	bl	8005228 <CRK_TOOTH_OFF_reset>
 80080f2:	e001      	b.n	80080f8 <USART_ProcessMessage+0x9c0>
		}
		else
		{
			USART_COM_error();
 80080f4:	f000 f9b8 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 80080f8:	f000 fa60 	bl	80085bc <Reset_temp_arrays>

		break;
 80080fc:	e173      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('i'): // CRK_GAP_NOT_DET
	{
		if (data_counter == 1 && temp_chars_1[0] == 'B')
 80080fe:	4b0f      	ldr	r3, [pc, #60]	; (800813c <USART_ProcessMessage+0xa04>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2b01      	cmp	r3, #1
 8008104:	d107      	bne.n	8008116 <USART_ProcessMessage+0x9de>
 8008106:	4b0e      	ldr	r3, [pc, #56]	; (8008140 <USART_ProcessMessage+0xa08>)
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	2b42      	cmp	r3, #66	; 0x42
 800810c:	d103      	bne.n	8008116 <USART_ProcessMessage+0x9de>
		{

			failure_identify = 'i';
 800810e:	4b14      	ldr	r3, [pc, #80]	; (8008160 <USART_ProcessMessage+0xa28>)
 8008110:	2269      	movs	r2, #105	; 0x69
 8008112:	701a      	strb	r2, [r3, #0]
 8008114:	e00f      	b.n	8008136 <USART_ProcessMessage+0x9fe>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008116:	4b09      	ldr	r3, [pc, #36]	; (800813c <USART_ProcessMessage+0xa04>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d109      	bne.n	8008132 <USART_ProcessMessage+0x9fa>
 800811e:	4b08      	ldr	r3, [pc, #32]	; (8008140 <USART_ProcessMessage+0xa08>)
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	2b53      	cmp	r3, #83	; 0x53
 8008124:	d105      	bne.n	8008132 <USART_ProcessMessage+0x9fa>
		{
			failure_identify = '0';
 8008126:	4b0e      	ldr	r3, [pc, #56]	; (8008160 <USART_ProcessMessage+0xa28>)
 8008128:	2230      	movs	r2, #48	; 0x30
 800812a:	701a      	strb	r2, [r3, #0]
			CRK_GAP_NOT_DET_reset();
 800812c:	f7fd f914 	bl	8005358 <CRK_GAP_NOT_DET_reset>
 8008130:	e001      	b.n	8008136 <USART_ProcessMessage+0x9fe>
		}
		else
		{
			USART_COM_error();
 8008132:	f000 f999 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008136:	f000 fa41 	bl	80085bc <Reset_temp_arrays>

		break;
 800813a:	e154      	b.n	80083e6 <USART_ProcessMessage+0xcae>
 800813c:	20000790 	.word	0x20000790
 8008140:	20000894 	.word	0x20000894
 8008144:	20000668 	.word	0x20000668
 8008148:	200008ac 	.word	0x200008ac
 800814c:	20000678 	.word	0x20000678
 8008150:	200008c4 	.word	0x200008c4
 8008154:	20000673 	.word	0x20000673
 8008158:	200008dc 	.word	0x200008dc
 800815c:	2000067c 	.word	0x2000067c
 8008160:	2000000c 	.word	0x2000000c
 8008164:	20000694 	.word	0x20000694
 8008168:	20000690 	.word	0x20000690
 800816c:	20000a1c 	.word	0x20000a1c
 8008170:	20000730 	.word	0x20000730
 8008174:	20000018 	.word	0x20000018
 8008178:	3ff00000 	.word	0x3ff00000
 800817c:	20000744 	.word	0x20000744
	}

	case ('j'): // SEG_ADP_ER_LIM
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008180:	4ba5      	ldr	r3, [pc, #660]	; (8008418 <USART_ProcessMessage+0xce0>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b02      	cmp	r3, #2
 8008186:	d10f      	bne.n	80081a8 <USART_ProcessMessage+0xa70>
 8008188:	4ba4      	ldr	r3, [pc, #656]	; (800841c <USART_ProcessMessage+0xce4>)
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	2b42      	cmp	r3, #66	; 0x42
 800818e:	d10b      	bne.n	80081a8 <USART_ProcessMessage+0xa70>
		{
			crk_delay_SEG_ADP_ER_LIM = atof(temp_chars_2);
 8008190:	48a3      	ldr	r0, [pc, #652]	; (8008420 <USART_ProcessMessage+0xce8>)
 8008192:	f000 fa4b 	bl	800862c <atof>
 8008196:	4602      	mov	r2, r0
 8008198:	460b      	mov	r3, r1
 800819a:	49a2      	ldr	r1, [pc, #648]	; (8008424 <USART_ProcessMessage+0xcec>)
 800819c:	e9c1 2300 	strd	r2, r3, [r1]
			failure_identify = 'j';
 80081a0:	4ba1      	ldr	r3, [pc, #644]	; (8008428 <USART_ProcessMessage+0xcf0>)
 80081a2:	226a      	movs	r2, #106	; 0x6a
 80081a4:	701a      	strb	r2, [r3, #0]
 80081a6:	e00f      	b.n	80081c8 <USART_ProcessMessage+0xa90>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 80081a8:	4b9b      	ldr	r3, [pc, #620]	; (8008418 <USART_ProcessMessage+0xce0>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d109      	bne.n	80081c4 <USART_ProcessMessage+0xa8c>
 80081b0:	4b9a      	ldr	r3, [pc, #616]	; (800841c <USART_ProcessMessage+0xce4>)
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	2b53      	cmp	r3, #83	; 0x53
 80081b6:	d105      	bne.n	80081c4 <USART_ProcessMessage+0xa8c>
		{
			failure_identify = '0';
 80081b8:	4b9b      	ldr	r3, [pc, #620]	; (8008428 <USART_ProcessMessage+0xcf0>)
 80081ba:	2230      	movs	r2, #48	; 0x30
 80081bc:	701a      	strb	r2, [r3, #0]
			SEG_ADP_ER_LIM_reset();
 80081be:	f7fd fa1d 	bl	80055fc <SEG_ADP_ER_LIM_reset>
 80081c2:	e001      	b.n	80081c8 <USART_ProcessMessage+0xa90>
		}
		else
		{
			USART_COM_error();
 80081c4:	f000 f950 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 80081c8:	f000 f9f8 	bl	80085bc <Reset_temp_arrays>

		break;
 80081cc:	e10b      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('k'): // CrkPlsOrng wrong pulse duration
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 80081ce:	4b92      	ldr	r3, [pc, #584]	; (8008418 <USART_ProcessMessage+0xce0>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d16b      	bne.n	80082ae <USART_ProcessMessage+0xb76>
 80081d6:	4b91      	ldr	r3, [pc, #580]	; (800841c <USART_ProcessMessage+0xce4>)
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	2b42      	cmp	r3, #66	; 0x42
 80081dc:	d167      	bne.n	80082ae <USART_ProcessMessage+0xb76>
		{
			crk_pulse_duration_CRK_PLS_ORNG = atof(temp_chars_2);
 80081de:	4890      	ldr	r0, [pc, #576]	; (8008420 <USART_ProcessMessage+0xce8>)
 80081e0:	f000 fa24 	bl	800862c <atof>
 80081e4:	4602      	mov	r2, r0
 80081e6:	460b      	mov	r3, r1
 80081e8:	4990      	ldr	r1, [pc, #576]	; (800842c <USART_ProcessMessage+0xcf4>)
 80081ea:	e9c1 2300 	strd	r2, r3, [r1]
			__HAL_TIM_SET_AUTORELOAD(&htim4,
 80081ee:	4b8f      	ldr	r3, [pc, #572]	; (800842c <USART_ProcessMessage+0xcf4>)
 80081f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80081f4:	a386      	add	r3, pc, #536	; (adr r3, 8008410 <USART_ProcessMessage+0xcd8>)
 80081f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fa:	f7f8 fa97 	bl	800072c <__aeabi_ddiv>
 80081fe:	4602      	mov	r2, r0
 8008200:	460b      	mov	r3, r1
 8008202:	4610      	mov	r0, r2
 8008204:	4619      	mov	r1, r3
 8008206:	f04f 0200 	mov.w	r2, #0
 800820a:	4b89      	ldr	r3, [pc, #548]	; (8008430 <USART_ProcessMessage+0xcf8>)
 800820c:	f7f7 ffae 	bl	800016c <__adddf3>
 8008210:	4602      	mov	r2, r0
 8008212:	460b      	mov	r3, r1
 8008214:	4610      	mov	r0, r2
 8008216:	4619      	mov	r1, r3
 8008218:	f04f 0200 	mov.w	r2, #0
 800821c:	4b85      	ldr	r3, [pc, #532]	; (8008434 <USART_ProcessMessage+0xcfc>)
 800821e:	f7f8 f95b 	bl	80004d8 <__aeabi_dmul>
 8008222:	4602      	mov	r2, r0
 8008224:	460b      	mov	r3, r1
 8008226:	4610      	mov	r0, r2
 8008228:	4619      	mov	r1, r3
 800822a:	f04f 0200 	mov.w	r2, #0
 800822e:	4b80      	ldr	r3, [pc, #512]	; (8008430 <USART_ProcessMessage+0xcf8>)
 8008230:	f7f7 ff9a 	bl	8000168 <__aeabi_dsub>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	497f      	ldr	r1, [pc, #508]	; (8008438 <USART_ProcessMessage+0xd00>)
 800823a:	680c      	ldr	r4, [r1, #0]
 800823c:	4610      	mov	r0, r2
 800823e:	4619      	mov	r1, r3
 8008240:	f7f8 fc0c 	bl	8000a5c <__aeabi_d2uiz>
 8008244:	4603      	mov	r3, r0
 8008246:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008248:	4b78      	ldr	r3, [pc, #480]	; (800842c <USART_ProcessMessage+0xcf4>)
 800824a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800824e:	a370      	add	r3, pc, #448	; (adr r3, 8008410 <USART_ProcessMessage+0xcd8>)
 8008250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008254:	f7f8 fa6a 	bl	800072c <__aeabi_ddiv>
 8008258:	4602      	mov	r2, r0
 800825a:	460b      	mov	r3, r1
 800825c:	4610      	mov	r0, r2
 800825e:	4619      	mov	r1, r3
 8008260:	f04f 0200 	mov.w	r2, #0
 8008264:	4b72      	ldr	r3, [pc, #456]	; (8008430 <USART_ProcessMessage+0xcf8>)
 8008266:	f7f7 ff81 	bl	800016c <__adddf3>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4610      	mov	r0, r2
 8008270:	4619      	mov	r1, r3
 8008272:	f04f 0200 	mov.w	r2, #0
 8008276:	4b6f      	ldr	r3, [pc, #444]	; (8008434 <USART_ProcessMessage+0xcfc>)
 8008278:	f7f8 f92e 	bl	80004d8 <__aeabi_dmul>
 800827c:	4602      	mov	r2, r0
 800827e:	460b      	mov	r3, r1
 8008280:	4610      	mov	r0, r2
 8008282:	4619      	mov	r1, r3
 8008284:	f04f 0200 	mov.w	r2, #0
 8008288:	4b69      	ldr	r3, [pc, #420]	; (8008430 <USART_ProcessMessage+0xcf8>)
 800828a:	f7f7 ff6d 	bl	8000168 <__aeabi_dsub>
 800828e:	4602      	mov	r2, r0
 8008290:	460b      	mov	r3, r1
 8008292:	4610      	mov	r0, r2
 8008294:	4619      	mov	r1, r3
 8008296:	f7f8 fbe1 	bl	8000a5c <__aeabi_d2uiz>
 800829a:	4603      	mov	r3, r0
 800829c:	4a66      	ldr	r2, [pc, #408]	; (8008438 <USART_ProcessMessage+0xd00>)
 800829e:	60d3      	str	r3, [r2, #12]
					18 * ((crk_pulse_duration_CRK_PLS_ORNG / 0.217) + 1) - 1);
			failure_identify = 'k';
 80082a0:	4b61      	ldr	r3, [pc, #388]	; (8008428 <USART_ProcessMessage+0xcf0>)
 80082a2:	226b      	movs	r2, #107	; 0x6b
 80082a4:	701a      	strb	r2, [r3, #0]
			failure_active = true;
 80082a6:	4b65      	ldr	r3, [pc, #404]	; (800843c <USART_ProcessMessage+0xd04>)
 80082a8:	2201      	movs	r2, #1
 80082aa:	701a      	strb	r2, [r3, #0]
 80082ac:	e00f      	b.n	80082ce <USART_ProcessMessage+0xb96>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 80082ae:	4b5a      	ldr	r3, [pc, #360]	; (8008418 <USART_ProcessMessage+0xce0>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d109      	bne.n	80082ca <USART_ProcessMessage+0xb92>
 80082b6:	4b59      	ldr	r3, [pc, #356]	; (800841c <USART_ProcessMessage+0xce4>)
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	2b53      	cmp	r3, #83	; 0x53
 80082bc:	d105      	bne.n	80082ca <USART_ProcessMessage+0xb92>
		{
			failure_identify = '0';
 80082be:	4b5a      	ldr	r3, [pc, #360]	; (8008428 <USART_ProcessMessage+0xcf0>)
 80082c0:	2230      	movs	r2, #48	; 0x30
 80082c2:	701a      	strb	r2, [r3, #0]
			CRK_pulse_duration_reset();
 80082c4:	f7fd f9d0 	bl	8005668 <CRK_pulse_duration_reset>
 80082c8:	e001      	b.n	80082ce <USART_ProcessMessage+0xb96>
		}
		else
		{
			USART_COM_error();
 80082ca:	f000 f8cd 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 80082ce:	f000 f975 	bl	80085bc <Reset_temp_arrays>

		break;
 80082d2:	e088      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	case ('l'): // PosnEngStst Wrong engine position at synchronized start
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 80082d4:	4b50      	ldr	r3, [pc, #320]	; (8008418 <USART_ProcessMessage+0xce0>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d111      	bne.n	8008300 <USART_ProcessMessage+0xbc8>
 80082dc:	4b4f      	ldr	r3, [pc, #316]	; (800841c <USART_ProcessMessage+0xce4>)
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	2b42      	cmp	r3, #66	; 0x42
 80082e2:	d10d      	bne.n	8008300 <USART_ProcessMessage+0xbc8>
		{
			crk_teeth_off_POSN_ENG_STST = atoi(temp_chars_2);
 80082e4:	484e      	ldr	r0, [pc, #312]	; (8008420 <USART_ProcessMessage+0xce8>)
 80082e6:	f000 f9a4 	bl	8008632 <atoi>
 80082ea:	4603      	mov	r3, r0
 80082ec:	461a      	mov	r2, r3
 80082ee:	4b54      	ldr	r3, [pc, #336]	; (8008440 <USART_ProcessMessage+0xd08>)
 80082f0:	601a      	str	r2, [r3, #0]
			failure_identify = 'l';
 80082f2:	4b4d      	ldr	r3, [pc, #308]	; (8008428 <USART_ProcessMessage+0xcf0>)
 80082f4:	226c      	movs	r2, #108	; 0x6c
 80082f6:	701a      	strb	r2, [r3, #0]
			failure_active = true;
 80082f8:	4b50      	ldr	r3, [pc, #320]	; (800843c <USART_ProcessMessage+0xd04>)
 80082fa:	2201      	movs	r2, #1
 80082fc:	701a      	strb	r2, [r3, #0]
 80082fe:	e00f      	b.n	8008320 <USART_ProcessMessage+0xbe8>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008300:	4b45      	ldr	r3, [pc, #276]	; (8008418 <USART_ProcessMessage+0xce0>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d109      	bne.n	800831c <USART_ProcessMessage+0xbe4>
 8008308:	4b44      	ldr	r3, [pc, #272]	; (800841c <USART_ProcessMessage+0xce4>)
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	2b53      	cmp	r3, #83	; 0x53
 800830e:	d105      	bne.n	800831c <USART_ProcessMessage+0xbe4>
		{
			failure_identify = '0';
 8008310:	4b45      	ldr	r3, [pc, #276]	; (8008428 <USART_ProcessMessage+0xcf0>)
 8008312:	2230      	movs	r2, #48	; 0x30
 8008314:	701a      	strb	r2, [r3, #0]
			POSN_ENG_STST_reset();
 8008316:	f7fd f9ed 	bl	80056f4 <POSN_ENG_STST_reset>
 800831a:	e001      	b.n	8008320 <USART_ProcessMessage+0xbe8>
		}
		else
		{
			USART_COM_error();
 800831c:	f000 f8a4 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008320:	f000 f94c 	bl	80085bc <Reset_temp_arrays>

		break;
 8008324:	e05f      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}
	case ('m'): // SC_CAM_CRK set a short circuit to ground or battery, to CAM or CRK
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008326:	4b3c      	ldr	r3, [pc, #240]	; (8008418 <USART_ProcessMessage+0xce0>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2b02      	cmp	r3, #2
 800832c:	d111      	bne.n	8008352 <USART_ProcessMessage+0xc1a>
 800832e:	4b3b      	ldr	r3, [pc, #236]	; (800841c <USART_ProcessMessage+0xce4>)
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	2b42      	cmp	r3, #66	; 0x42
 8008334:	d10d      	bne.n	8008352 <USART_ProcessMessage+0xc1a>
		{
			sc_type_SC_CAM_CRK = atoi(temp_chars_2);
 8008336:	483a      	ldr	r0, [pc, #232]	; (8008420 <USART_ProcessMessage+0xce8>)
 8008338:	f000 f97b 	bl	8008632 <atoi>
 800833c:	4603      	mov	r3, r0
 800833e:	461a      	mov	r2, r3
 8008340:	4b40      	ldr	r3, [pc, #256]	; (8008444 <USART_ProcessMessage+0xd0c>)
 8008342:	601a      	str	r2, [r3, #0]
			failure_identify = 'm';
 8008344:	4b38      	ldr	r3, [pc, #224]	; (8008428 <USART_ProcessMessage+0xcf0>)
 8008346:	226d      	movs	r2, #109	; 0x6d
 8008348:	701a      	strb	r2, [r3, #0]
			failure_active = true;
 800834a:	4b3c      	ldr	r3, [pc, #240]	; (800843c <USART_ProcessMessage+0xd04>)
 800834c:	2201      	movs	r2, #1
 800834e:	701a      	strb	r2, [r3, #0]
 8008350:	e00f      	b.n	8008372 <USART_ProcessMessage+0xc3a>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008352:	4b31      	ldr	r3, [pc, #196]	; (8008418 <USART_ProcessMessage+0xce0>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2b01      	cmp	r3, #1
 8008358:	d109      	bne.n	800836e <USART_ProcessMessage+0xc36>
 800835a:	4b30      	ldr	r3, [pc, #192]	; (800841c <USART_ProcessMessage+0xce4>)
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	2b53      	cmp	r3, #83	; 0x53
 8008360:	d105      	bne.n	800836e <USART_ProcessMessage+0xc36>
		{
			failure_identify = '0';
 8008362:	4b31      	ldr	r3, [pc, #196]	; (8008428 <USART_ProcessMessage+0xcf0>)
 8008364:	2230      	movs	r2, #48	; 0x30
 8008366:	701a      	strb	r2, [r3, #0]
			SC_CAM_CRK_reset();
 8008368:	f7fd fb10 	bl	800598c <SC_CAM_CRK_reset>
 800836c:	e001      	b.n	8008372 <USART_ProcessMessage+0xc3a>
		}
		else
		{
			USART_COM_error();
 800836e:	f000 f87b 	bl	8008468 <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008372:	f000 f923 	bl	80085bc <Reset_temp_arrays>

		break;
 8008376:	e036      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}
	case ('z'): // communication validation
	{
		if (data_counter == 0)
 8008378:	4b27      	ldr	r3, [pc, #156]	; (8008418 <USART_ProcessMessage+0xce0>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d120      	bne.n	80083c2 <USART_ProcessMessage+0xc8a>
		{
			if (communication_active == false)
 8008380:	4b31      	ldr	r3, [pc, #196]	; (8008448 <USART_ProcessMessage+0xd10>)
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	f083 0301 	eor.w	r3, r3, #1
 8008388:	b2db      	uxtb	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d015      	beq.n	80083ba <USART_ProcessMessage+0xc82>
			{
				communication_active = true;
 800838e:	4b2e      	ldr	r3, [pc, #184]	; (8008448 <USART_ProcessMessage+0xd10>)
 8008390:	2201      	movs	r2, #1
 8008392:	701a      	strb	r2, [r3, #0]
				communication_ready = true;
 8008394:	4b2d      	ldr	r3, [pc, #180]	; (800844c <USART_ProcessMessage+0xd14>)
 8008396:	2201      	movs	r2, #1
 8008398:	701a      	strb	r2, [r3, #0]

				SysTick->CTRL &= ~(1); //disable systick
 800839a:	4b2d      	ldr	r3, [pc, #180]	; (8008450 <USART_ProcessMessage+0xd18>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a2c      	ldr	r2, [pc, #176]	; (8008450 <USART_ProcessMessage+0xd18>)
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	6013      	str	r3, [r2, #0]
				uint8_t msg11 = message[11];
 80083a6:	4b2b      	ldr	r3, [pc, #172]	; (8008454 <USART_ProcessMessage+0xd1c>)
 80083a8:	7adb      	ldrb	r3, [r3, #11]
 80083aa:	703b      	strb	r3, [r7, #0]
				HAL_USART_Transmit_IT(&husart1, &msg11, 1);
 80083ac:	463b      	mov	r3, r7
 80083ae:	2201      	movs	r2, #1
 80083b0:	4619      	mov	r1, r3
 80083b2:	4829      	ldr	r0, [pc, #164]	; (8008458 <USART_ProcessMessage+0xd20>)
 80083b4:	f7fb faab 	bl	800390e <HAL_USART_Transmit_IT>
 80083b8:	e005      	b.n	80083c6 <USART_ProcessMessage+0xc8e>
			}
			else
			{
				communication_ready = true;
 80083ba:	4b24      	ldr	r3, [pc, #144]	; (800844c <USART_ProcessMessage+0xd14>)
 80083bc:	2201      	movs	r2, #1
 80083be:	701a      	strb	r2, [r3, #0]
 80083c0:	e001      	b.n	80083c6 <USART_ProcessMessage+0xc8e>
			}
		}
		else
		{
			USART_COM_error();
 80083c2:	f000 f851 	bl	8008468 <USART_COM_error>
		}

		Reset_temp_arrays();
 80083c6:	f000 f8f9 	bl	80085bc <Reset_temp_arrays>

		break;
 80083ca:	e00c      	b.n	80083e6 <USART_ProcessMessage+0xcae>
	}

	default:
	{
		if (com_error == false)
 80083cc:	4b23      	ldr	r3, [pc, #140]	; (800845c <USART_ProcessMessage+0xd24>)
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	f083 0301 	eor.w	r3, r3, #1
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d004      	beq.n	80083e4 <USART_ProcessMessage+0xcac>
		{
			USART_COM_error();
 80083da:	f000 f845 	bl	8008468 <USART_COM_error>
		}

		break;
 80083de:	e001      	b.n	80083e4 <USART_ProcessMessage+0xcac>
		break;
 80083e0:	bf00      	nop
 80083e2:	e000      	b.n	80083e6 <USART_ProcessMessage+0xcae>
		break;
 80083e4:	bf00      	nop
	}

	}

	input_chars[0] = '\0';
 80083e6:	4b1e      	ldr	r3, [pc, #120]	; (8008460 <USART_ProcessMessage+0xd28>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	701a      	strb	r2, [r3, #0]

	message_received = false;
 80083ec:	4b1d      	ldr	r3, [pc, #116]	; (8008464 <USART_ProcessMessage+0xd2c>)
 80083ee:	2200      	movs	r2, #0
 80083f0:	701a      	strb	r2, [r3, #0]

	//communication receive status
	uint8_t msg_communication_receive_ready = message[12];
 80083f2:	4b18      	ldr	r3, [pc, #96]	; (8008454 <USART_ProcessMessage+0xd1c>)
 80083f4:	7b1b      	ldrb	r3, [r3, #12]
 80083f6:	707b      	strb	r3, [r7, #1]
	HAL_USART_Transmit_IT(&husart1, &msg_communication_receive_ready, 1);
 80083f8:	1c7b      	adds	r3, r7, #1
 80083fa:	2201      	movs	r2, #1
 80083fc:	4619      	mov	r1, r3
 80083fe:	4816      	ldr	r0, [pc, #88]	; (8008458 <USART_ProcessMessage+0xd20>)
 8008400:	f7fb fa85 	bl	800390e <HAL_USART_Transmit_IT>
}
 8008404:	bf00      	nop
 8008406:	3708      	adds	r7, #8
 8008408:	46bd      	mov	sp, r7
 800840a:	bdb0      	pop	{r4, r5, r7, pc}
 800840c:	f3af 8000 	nop.w
 8008410:	ef9db22d 	.word	0xef9db22d
 8008414:	3fcbc6a7 	.word	0x3fcbc6a7
 8008418:	20000790 	.word	0x20000790
 800841c:	20000894 	.word	0x20000894
 8008420:	200008ac 	.word	0x200008ac
 8008424:	20000768 	.word	0x20000768
 8008428:	2000000c 	.word	0x2000000c
 800842c:	20000770 	.word	0x20000770
 8008430:	3ff00000 	.word	0x3ff00000
 8008434:	40320000 	.word	0x40320000
 8008438:	20000a64 	.word	0x20000a64
 800843c:	2000066c 	.word	0x2000066c
 8008440:	20000778 	.word	0x20000778
 8008444:	20000788 	.word	0x20000788
 8008448:	20000664 	.word	0x20000664
 800844c:	20000665 	.word	0x20000665
 8008450:	e000e010 	.word	0xe000e010
 8008454:	20000020 	.word	0x20000020
 8008458:	20000aac 	.word	0x20000aac
 800845c:	20000983 	.word	0x20000983
 8008460:	20000794 	.word	0x20000794
 8008464:	20000982 	.word	0x20000982

08008468 <USART_COM_error>:

//## USART COM Error Function

void USART_COM_error(void)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
	if (com_error == false)
 800846e:	4b11      	ldr	r3, [pc, #68]	; (80084b4 <USART_COM_error+0x4c>)
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	f083 0301 	eor.w	r3, r3, #1
 8008476:	b2db      	uxtb	r3, r3
 8008478:	2b00      	cmp	r3, #0
 800847a:	d017      	beq.n	80084ac <USART_COM_error+0x44>
	{
		com_error = true;
 800847c:	4b0d      	ldr	r3, [pc, #52]	; (80084b4 <USART_COM_error+0x4c>)
 800847e:	2201      	movs	r2, #1
 8008480:	701a      	strb	r2, [r3, #0]

		input_chars[0] = '\0';
 8008482:	4b0d      	ldr	r3, [pc, #52]	; (80084b8 <USART_COM_error+0x50>)
 8008484:	2200      	movs	r2, #0
 8008486:	701a      	strb	r2, [r3, #0]

		char_counter = 0;
 8008488:	4b0c      	ldr	r3, [pc, #48]	; (80084bc <USART_COM_error+0x54>)
 800848a:	2200      	movs	r2, #0
 800848c:	601a      	str	r2, [r3, #0]

		receiving = false;
 800848e:	4b0c      	ldr	r3, [pc, #48]	; (80084c0 <USART_COM_error+0x58>)
 8008490:	2200      	movs	r2, #0
 8008492:	701a      	strb	r2, [r3, #0]

		message_received = false;
 8008494:	4b0b      	ldr	r3, [pc, #44]	; (80084c4 <USART_COM_error+0x5c>)
 8008496:	2200      	movs	r2, #0
 8008498:	701a      	strb	r2, [r3, #0]

		//communication error treatment
		uint8_t msg_COM_error = message[0];
 800849a:	4b0b      	ldr	r3, [pc, #44]	; (80084c8 <USART_COM_error+0x60>)
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	71fb      	strb	r3, [r7, #7]
		HAL_USART_Transmit_IT(&husart1, &msg_COM_error, 1);
 80084a0:	1dfb      	adds	r3, r7, #7
 80084a2:	2201      	movs	r2, #1
 80084a4:	4619      	mov	r1, r3
 80084a6:	4809      	ldr	r0, [pc, #36]	; (80084cc <USART_COM_error+0x64>)
 80084a8:	f7fb fa31 	bl	800390e <HAL_USART_Transmit_IT>
	}
}
 80084ac:	bf00      	nop
 80084ae:	3708      	adds	r7, #8
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	20000983 	.word	0x20000983
 80084b8:	20000794 	.word	0x20000794
 80084bc:	2000078c 	.word	0x2000078c
 80084c0:	20000981 	.word	0x20000981
 80084c4:	20000982 	.word	0x20000982
 80084c8:	20000020 	.word	0x20000020
 80084cc:	20000aac 	.word	0x20000aac

080084d0 <USART_send_failure_configuration_status>:

//## USART Send Failure Configuration Status Function

void USART_send_failure_configuration_status(char failure_ident,
		bool failure_conf, bool failure_conf_CAM_blank_out)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	4603      	mov	r3, r0
 80084d8:	71fb      	strb	r3, [r7, #7]
 80084da:	460b      	mov	r3, r1
 80084dc:	71bb      	strb	r3, [r7, #6]
 80084de:	4613      	mov	r3, r2
 80084e0:	717b      	strb	r3, [r7, #5]
	if ((failure_ident == '0' || failure_ident == '2') && failure_conf == true)
 80084e2:	79fb      	ldrb	r3, [r7, #7]
 80084e4:	2b30      	cmp	r3, #48	; 0x30
 80084e6:	d002      	beq.n	80084ee <USART_send_failure_configuration_status+0x1e>
 80084e8:	79fb      	ldrb	r3, [r7, #7]
 80084ea:	2b32      	cmp	r3, #50	; 0x32
 80084ec:	d110      	bne.n	8008510 <USART_send_failure_configuration_status+0x40>
 80084ee:	79bb      	ldrb	r3, [r7, #6]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00d      	beq.n	8008510 <USART_send_failure_configuration_status+0x40>
	{
		uint8_t msg_failure_passive = message[8];
 80084f4:	4b2d      	ldr	r3, [pc, #180]	; (80085ac <USART_send_failure_configuration_status+0xdc>)
 80084f6:	7a1b      	ldrb	r3, [r3, #8]
 80084f8:	73fb      	strb	r3, [r7, #15]
		HAL_USART_Transmit_IT(&husart1, &msg_failure_passive, 1);
 80084fa:	f107 030f 	add.w	r3, r7, #15
 80084fe:	2201      	movs	r2, #1
 8008500:	4619      	mov	r1, r3
 8008502:	482b      	ldr	r0, [pc, #172]	; (80085b0 <USART_send_failure_configuration_status+0xe0>)
 8008504:	f7fb fa03 	bl	800390e <HAL_USART_Transmit_IT>
		failure_configured = false;
 8008508:	4b2a      	ldr	r3, [pc, #168]	; (80085b4 <USART_send_failure_configuration_status+0xe4>)
 800850a:	2200      	movs	r2, #0
 800850c:	701a      	strb	r2, [r3, #0]
	{
 800850e:	e018      	b.n	8008542 <USART_send_failure_configuration_status+0x72>
	}
	else if ((failure_ident != '0' && failure_ident != '2')
 8008510:	79fb      	ldrb	r3, [r7, #7]
 8008512:	2b30      	cmp	r3, #48	; 0x30
 8008514:	d015      	beq.n	8008542 <USART_send_failure_configuration_status+0x72>
 8008516:	79fb      	ldrb	r3, [r7, #7]
 8008518:	2b32      	cmp	r3, #50	; 0x32
 800851a:	d012      	beq.n	8008542 <USART_send_failure_configuration_status+0x72>
			&& failure_conf == false)
 800851c:	79bb      	ldrb	r3, [r7, #6]
 800851e:	f083 0301 	eor.w	r3, r3, #1
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00c      	beq.n	8008542 <USART_send_failure_configuration_status+0x72>
	{
		uint8_t msg_failure_active = message[7];
 8008528:	4b20      	ldr	r3, [pc, #128]	; (80085ac <USART_send_failure_configuration_status+0xdc>)
 800852a:	79db      	ldrb	r3, [r3, #7]
 800852c:	73bb      	strb	r3, [r7, #14]
		HAL_USART_Transmit_IT(&husart1, &msg_failure_active, 1);
 800852e:	f107 030e 	add.w	r3, r7, #14
 8008532:	2201      	movs	r2, #1
 8008534:	4619      	mov	r1, r3
 8008536:	481e      	ldr	r0, [pc, #120]	; (80085b0 <USART_send_failure_configuration_status+0xe0>)
 8008538:	f7fb f9e9 	bl	800390e <HAL_USART_Transmit_IT>
		failure_configured = true;
 800853c:	4b1d      	ldr	r3, [pc, #116]	; (80085b4 <USART_send_failure_configuration_status+0xe4>)
 800853e:	2201      	movs	r2, #1
 8008540:	701a      	strb	r2, [r3, #0]
	}

	if ((failure_ident != '2' && failure_ident != '3')
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	2b32      	cmp	r3, #50	; 0x32
 8008546:	d014      	beq.n	8008572 <USART_send_failure_configuration_status+0xa2>
 8008548:	79fb      	ldrb	r3, [r7, #7]
 800854a:	2b33      	cmp	r3, #51	; 0x33
 800854c:	d011      	beq.n	8008572 <USART_send_failure_configuration_status+0xa2>
			&& failure_conf_CAM_blank_out == true)
 800854e:	797b      	ldrb	r3, [r7, #5]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00e      	beq.n	8008572 <USART_send_failure_configuration_status+0xa2>
	{
		uint8_t msg_failure_cam_blank_out_passive = message[10];
 8008554:	4b15      	ldr	r3, [pc, #84]	; (80085ac <USART_send_failure_configuration_status+0xdc>)
 8008556:	7a9b      	ldrb	r3, [r3, #10]
 8008558:	737b      	strb	r3, [r7, #13]
		HAL_USART_Transmit_IT(&husart1, &msg_failure_cam_blank_out_passive, 1);
 800855a:	f107 030d 	add.w	r3, r7, #13
 800855e:	2201      	movs	r2, #1
 8008560:	4619      	mov	r1, r3
 8008562:	4813      	ldr	r0, [pc, #76]	; (80085b0 <USART_send_failure_configuration_status+0xe0>)
 8008564:	f7fb f9d3 	bl	800390e <HAL_USART_Transmit_IT>
		failure_configured_CAM_blank_out = false;
 8008568:	4b13      	ldr	r3, [pc, #76]	; (80085b8 <USART_send_failure_configuration_status+0xe8>)
 800856a:	2200      	movs	r2, #0
 800856c:	701a      	strb	r2, [r3, #0]
	{
 800856e:	bf00      	nop
	{
		uint8_t msg_failure_cam_blank_out_active = message[9];
		HAL_USART_Transmit_IT(&husart1, &msg_failure_cam_blank_out_active, 1);
		failure_configured_CAM_blank_out = true;
	}
}
 8008570:	e018      	b.n	80085a4 <USART_send_failure_configuration_status+0xd4>
	else if ((failure_ident == '2' || failure_ident == '3')
 8008572:	79fb      	ldrb	r3, [r7, #7]
 8008574:	2b32      	cmp	r3, #50	; 0x32
 8008576:	d002      	beq.n	800857e <USART_send_failure_configuration_status+0xae>
 8008578:	79fb      	ldrb	r3, [r7, #7]
 800857a:	2b33      	cmp	r3, #51	; 0x33
 800857c:	d112      	bne.n	80085a4 <USART_send_failure_configuration_status+0xd4>
			&& failure_conf_CAM_blank_out == false)
 800857e:	797b      	ldrb	r3, [r7, #5]
 8008580:	f083 0301 	eor.w	r3, r3, #1
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d00c      	beq.n	80085a4 <USART_send_failure_configuration_status+0xd4>
		uint8_t msg_failure_cam_blank_out_active = message[9];
 800858a:	4b08      	ldr	r3, [pc, #32]	; (80085ac <USART_send_failure_configuration_status+0xdc>)
 800858c:	7a5b      	ldrb	r3, [r3, #9]
 800858e:	733b      	strb	r3, [r7, #12]
		HAL_USART_Transmit_IT(&husart1, &msg_failure_cam_blank_out_active, 1);
 8008590:	f107 030c 	add.w	r3, r7, #12
 8008594:	2201      	movs	r2, #1
 8008596:	4619      	mov	r1, r3
 8008598:	4805      	ldr	r0, [pc, #20]	; (80085b0 <USART_send_failure_configuration_status+0xe0>)
 800859a:	f7fb f9b8 	bl	800390e <HAL_USART_Transmit_IT>
		failure_configured_CAM_blank_out = true;
 800859e:	4b06      	ldr	r3, [pc, #24]	; (80085b8 <USART_send_failure_configuration_status+0xe8>)
 80085a0:	2201      	movs	r2, #1
 80085a2:	701a      	strb	r2, [r3, #0]
}
 80085a4:	bf00      	nop
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	20000020 	.word	0x20000020
 80085b0:	20000aac 	.word	0x20000aac
 80085b4:	20000671 	.word	0x20000671
 80085b8:	20000672 	.word	0x20000672

080085bc <Reset_temp_arrays>:

//## USART Reset temporary char-arrays

void Reset_temp_arrays(void)
{
 80085bc:	b480      	push	{r7}
 80085be:	af00      	add	r7, sp, #0
	temp_chars_1[0] = '\0';
 80085c0:	4b10      	ldr	r3, [pc, #64]	; (8008604 <Reset_temp_arrays+0x48>)
 80085c2:	2200      	movs	r2, #0
 80085c4:	701a      	strb	r2, [r3, #0]
	temp_chars_2[0] = '\0';
 80085c6:	4b10      	ldr	r3, [pc, #64]	; (8008608 <Reset_temp_arrays+0x4c>)
 80085c8:	2200      	movs	r2, #0
 80085ca:	701a      	strb	r2, [r3, #0]
	temp_chars_3[0] = '\0';
 80085cc:	4b0f      	ldr	r3, [pc, #60]	; (800860c <Reset_temp_arrays+0x50>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	701a      	strb	r2, [r3, #0]
	temp_chars_4[0] = '\0';
 80085d2:	4b0f      	ldr	r3, [pc, #60]	; (8008610 <Reset_temp_arrays+0x54>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	701a      	strb	r2, [r3, #0]
	temp_chars_5[0] = '\0';
 80085d8:	4b0e      	ldr	r3, [pc, #56]	; (8008614 <Reset_temp_arrays+0x58>)
 80085da:	2200      	movs	r2, #0
 80085dc:	701a      	strb	r2, [r3, #0]
	temp_chars_6[0] = '\0';
 80085de:	4b0e      	ldr	r3, [pc, #56]	; (8008618 <Reset_temp_arrays+0x5c>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	701a      	strb	r2, [r3, #0]
	temp_chars_7[0] = '\0';
 80085e4:	4b0d      	ldr	r3, [pc, #52]	; (800861c <Reset_temp_arrays+0x60>)
 80085e6:	2200      	movs	r2, #0
 80085e8:	701a      	strb	r2, [r3, #0]
	temp_chars_8[0] = '\0';
 80085ea:	4b0d      	ldr	r3, [pc, #52]	; (8008620 <Reset_temp_arrays+0x64>)
 80085ec:	2200      	movs	r2, #0
 80085ee:	701a      	strb	r2, [r3, #0]
	temp_chars_9[0] = '\0';
 80085f0:	4b0c      	ldr	r3, [pc, #48]	; (8008624 <Reset_temp_arrays+0x68>)
 80085f2:	2200      	movs	r2, #0
 80085f4:	701a      	strb	r2, [r3, #0]
	temp_chars_10[0] = '\0';
 80085f6:	4b0c      	ldr	r3, [pc, #48]	; (8008628 <Reset_temp_arrays+0x6c>)
 80085f8:	2200      	movs	r2, #0
 80085fa:	701a      	strb	r2, [r3, #0]
}
 80085fc:	bf00      	nop
 80085fe:	46bd      	mov	sp, r7
 8008600:	bc80      	pop	{r7}
 8008602:	4770      	bx	lr
 8008604:	20000894 	.word	0x20000894
 8008608:	200008ac 	.word	0x200008ac
 800860c:	200008c4 	.word	0x200008c4
 8008610:	200008dc 	.word	0x200008dc
 8008614:	200008f4 	.word	0x200008f4
 8008618:	2000090c 	.word	0x2000090c
 800861c:	20000924 	.word	0x20000924
 8008620:	2000093c 	.word	0x2000093c
 8008624:	20000954 	.word	0x20000954
 8008628:	2000096c 	.word	0x2000096c

0800862c <atof>:
 800862c:	2100      	movs	r1, #0
 800862e:	f000 bf37 	b.w	80094a0 <strtod>

08008632 <atoi>:
 8008632:	220a      	movs	r2, #10
 8008634:	2100      	movs	r1, #0
 8008636:	f000 bfbb 	b.w	80095b0 <strtol>
	...

0800863c <__errno>:
 800863c:	4b01      	ldr	r3, [pc, #4]	; (8008644 <__errno+0x8>)
 800863e:	6818      	ldr	r0, [r3, #0]
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	2000003c 	.word	0x2000003c

08008648 <__libc_init_array>:
 8008648:	b570      	push	{r4, r5, r6, lr}
 800864a:	2600      	movs	r6, #0
 800864c:	4d0c      	ldr	r5, [pc, #48]	; (8008680 <__libc_init_array+0x38>)
 800864e:	4c0d      	ldr	r4, [pc, #52]	; (8008684 <__libc_init_array+0x3c>)
 8008650:	1b64      	subs	r4, r4, r5
 8008652:	10a4      	asrs	r4, r4, #2
 8008654:	42a6      	cmp	r6, r4
 8008656:	d109      	bne.n	800866c <__libc_init_array+0x24>
 8008658:	f002 ff38 	bl	800b4cc <_init>
 800865c:	2600      	movs	r6, #0
 800865e:	4d0a      	ldr	r5, [pc, #40]	; (8008688 <__libc_init_array+0x40>)
 8008660:	4c0a      	ldr	r4, [pc, #40]	; (800868c <__libc_init_array+0x44>)
 8008662:	1b64      	subs	r4, r4, r5
 8008664:	10a4      	asrs	r4, r4, #2
 8008666:	42a6      	cmp	r6, r4
 8008668:	d105      	bne.n	8008676 <__libc_init_array+0x2e>
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008670:	4798      	blx	r3
 8008672:	3601      	adds	r6, #1
 8008674:	e7ee      	b.n	8008654 <__libc_init_array+0xc>
 8008676:	f855 3b04 	ldr.w	r3, [r5], #4
 800867a:	4798      	blx	r3
 800867c:	3601      	adds	r6, #1
 800867e:	e7f2      	b.n	8008666 <__libc_init_array+0x1e>
 8008680:	0800b94c 	.word	0x0800b94c
 8008684:	0800b94c 	.word	0x0800b94c
 8008688:	0800b94c 	.word	0x0800b94c
 800868c:	0800b950 	.word	0x0800b950

08008690 <malloc>:
 8008690:	4b02      	ldr	r3, [pc, #8]	; (800869c <malloc+0xc>)
 8008692:	4601      	mov	r1, r0
 8008694:	6818      	ldr	r0, [r3, #0]
 8008696:	f000 b873 	b.w	8008780 <_malloc_r>
 800869a:	bf00      	nop
 800869c:	2000003c 	.word	0x2000003c

080086a0 <memset>:
 80086a0:	4603      	mov	r3, r0
 80086a2:	4402      	add	r2, r0
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d100      	bne.n	80086aa <memset+0xa>
 80086a8:	4770      	bx	lr
 80086aa:	f803 1b01 	strb.w	r1, [r3], #1
 80086ae:	e7f9      	b.n	80086a4 <memset+0x4>

080086b0 <_free_r>:
 80086b0:	b538      	push	{r3, r4, r5, lr}
 80086b2:	4605      	mov	r5, r0
 80086b4:	2900      	cmp	r1, #0
 80086b6:	d040      	beq.n	800873a <_free_r+0x8a>
 80086b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086bc:	1f0c      	subs	r4, r1, #4
 80086be:	2b00      	cmp	r3, #0
 80086c0:	bfb8      	it	lt
 80086c2:	18e4      	addlt	r4, r4, r3
 80086c4:	f001 fde0 	bl	800a288 <__malloc_lock>
 80086c8:	4a1c      	ldr	r2, [pc, #112]	; (800873c <_free_r+0x8c>)
 80086ca:	6813      	ldr	r3, [r2, #0]
 80086cc:	b933      	cbnz	r3, 80086dc <_free_r+0x2c>
 80086ce:	6063      	str	r3, [r4, #4]
 80086d0:	6014      	str	r4, [r2, #0]
 80086d2:	4628      	mov	r0, r5
 80086d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086d8:	f001 bddc 	b.w	800a294 <__malloc_unlock>
 80086dc:	42a3      	cmp	r3, r4
 80086de:	d908      	bls.n	80086f2 <_free_r+0x42>
 80086e0:	6820      	ldr	r0, [r4, #0]
 80086e2:	1821      	adds	r1, r4, r0
 80086e4:	428b      	cmp	r3, r1
 80086e6:	bf01      	itttt	eq
 80086e8:	6819      	ldreq	r1, [r3, #0]
 80086ea:	685b      	ldreq	r3, [r3, #4]
 80086ec:	1809      	addeq	r1, r1, r0
 80086ee:	6021      	streq	r1, [r4, #0]
 80086f0:	e7ed      	b.n	80086ce <_free_r+0x1e>
 80086f2:	461a      	mov	r2, r3
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	b10b      	cbz	r3, 80086fc <_free_r+0x4c>
 80086f8:	42a3      	cmp	r3, r4
 80086fa:	d9fa      	bls.n	80086f2 <_free_r+0x42>
 80086fc:	6811      	ldr	r1, [r2, #0]
 80086fe:	1850      	adds	r0, r2, r1
 8008700:	42a0      	cmp	r0, r4
 8008702:	d10b      	bne.n	800871c <_free_r+0x6c>
 8008704:	6820      	ldr	r0, [r4, #0]
 8008706:	4401      	add	r1, r0
 8008708:	1850      	adds	r0, r2, r1
 800870a:	4283      	cmp	r3, r0
 800870c:	6011      	str	r1, [r2, #0]
 800870e:	d1e0      	bne.n	80086d2 <_free_r+0x22>
 8008710:	6818      	ldr	r0, [r3, #0]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	4401      	add	r1, r0
 8008716:	6011      	str	r1, [r2, #0]
 8008718:	6053      	str	r3, [r2, #4]
 800871a:	e7da      	b.n	80086d2 <_free_r+0x22>
 800871c:	d902      	bls.n	8008724 <_free_r+0x74>
 800871e:	230c      	movs	r3, #12
 8008720:	602b      	str	r3, [r5, #0]
 8008722:	e7d6      	b.n	80086d2 <_free_r+0x22>
 8008724:	6820      	ldr	r0, [r4, #0]
 8008726:	1821      	adds	r1, r4, r0
 8008728:	428b      	cmp	r3, r1
 800872a:	bf01      	itttt	eq
 800872c:	6819      	ldreq	r1, [r3, #0]
 800872e:	685b      	ldreq	r3, [r3, #4]
 8008730:	1809      	addeq	r1, r1, r0
 8008732:	6021      	streq	r1, [r4, #0]
 8008734:	6063      	str	r3, [r4, #4]
 8008736:	6054      	str	r4, [r2, #4]
 8008738:	e7cb      	b.n	80086d2 <_free_r+0x22>
 800873a:	bd38      	pop	{r3, r4, r5, pc}
 800873c:	20000b08 	.word	0x20000b08

08008740 <sbrk_aligned>:
 8008740:	b570      	push	{r4, r5, r6, lr}
 8008742:	4e0e      	ldr	r6, [pc, #56]	; (800877c <sbrk_aligned+0x3c>)
 8008744:	460c      	mov	r4, r1
 8008746:	6831      	ldr	r1, [r6, #0]
 8008748:	4605      	mov	r5, r0
 800874a:	b911      	cbnz	r1, 8008752 <sbrk_aligned+0x12>
 800874c:	f000 f88c 	bl	8008868 <_sbrk_r>
 8008750:	6030      	str	r0, [r6, #0]
 8008752:	4621      	mov	r1, r4
 8008754:	4628      	mov	r0, r5
 8008756:	f000 f887 	bl	8008868 <_sbrk_r>
 800875a:	1c43      	adds	r3, r0, #1
 800875c:	d00a      	beq.n	8008774 <sbrk_aligned+0x34>
 800875e:	1cc4      	adds	r4, r0, #3
 8008760:	f024 0403 	bic.w	r4, r4, #3
 8008764:	42a0      	cmp	r0, r4
 8008766:	d007      	beq.n	8008778 <sbrk_aligned+0x38>
 8008768:	1a21      	subs	r1, r4, r0
 800876a:	4628      	mov	r0, r5
 800876c:	f000 f87c 	bl	8008868 <_sbrk_r>
 8008770:	3001      	adds	r0, #1
 8008772:	d101      	bne.n	8008778 <sbrk_aligned+0x38>
 8008774:	f04f 34ff 	mov.w	r4, #4294967295
 8008778:	4620      	mov	r0, r4
 800877a:	bd70      	pop	{r4, r5, r6, pc}
 800877c:	20000b0c 	.word	0x20000b0c

08008780 <_malloc_r>:
 8008780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008784:	1ccd      	adds	r5, r1, #3
 8008786:	f025 0503 	bic.w	r5, r5, #3
 800878a:	3508      	adds	r5, #8
 800878c:	2d0c      	cmp	r5, #12
 800878e:	bf38      	it	cc
 8008790:	250c      	movcc	r5, #12
 8008792:	2d00      	cmp	r5, #0
 8008794:	4607      	mov	r7, r0
 8008796:	db01      	blt.n	800879c <_malloc_r+0x1c>
 8008798:	42a9      	cmp	r1, r5
 800879a:	d905      	bls.n	80087a8 <_malloc_r+0x28>
 800879c:	230c      	movs	r3, #12
 800879e:	2600      	movs	r6, #0
 80087a0:	603b      	str	r3, [r7, #0]
 80087a2:	4630      	mov	r0, r6
 80087a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a8:	4e2e      	ldr	r6, [pc, #184]	; (8008864 <_malloc_r+0xe4>)
 80087aa:	f001 fd6d 	bl	800a288 <__malloc_lock>
 80087ae:	6833      	ldr	r3, [r6, #0]
 80087b0:	461c      	mov	r4, r3
 80087b2:	bb34      	cbnz	r4, 8008802 <_malloc_r+0x82>
 80087b4:	4629      	mov	r1, r5
 80087b6:	4638      	mov	r0, r7
 80087b8:	f7ff ffc2 	bl	8008740 <sbrk_aligned>
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	4604      	mov	r4, r0
 80087c0:	d14d      	bne.n	800885e <_malloc_r+0xde>
 80087c2:	6834      	ldr	r4, [r6, #0]
 80087c4:	4626      	mov	r6, r4
 80087c6:	2e00      	cmp	r6, #0
 80087c8:	d140      	bne.n	800884c <_malloc_r+0xcc>
 80087ca:	6823      	ldr	r3, [r4, #0]
 80087cc:	4631      	mov	r1, r6
 80087ce:	4638      	mov	r0, r7
 80087d0:	eb04 0803 	add.w	r8, r4, r3
 80087d4:	f000 f848 	bl	8008868 <_sbrk_r>
 80087d8:	4580      	cmp	r8, r0
 80087da:	d13a      	bne.n	8008852 <_malloc_r+0xd2>
 80087dc:	6821      	ldr	r1, [r4, #0]
 80087de:	3503      	adds	r5, #3
 80087e0:	1a6d      	subs	r5, r5, r1
 80087e2:	f025 0503 	bic.w	r5, r5, #3
 80087e6:	3508      	adds	r5, #8
 80087e8:	2d0c      	cmp	r5, #12
 80087ea:	bf38      	it	cc
 80087ec:	250c      	movcc	r5, #12
 80087ee:	4638      	mov	r0, r7
 80087f0:	4629      	mov	r1, r5
 80087f2:	f7ff ffa5 	bl	8008740 <sbrk_aligned>
 80087f6:	3001      	adds	r0, #1
 80087f8:	d02b      	beq.n	8008852 <_malloc_r+0xd2>
 80087fa:	6823      	ldr	r3, [r4, #0]
 80087fc:	442b      	add	r3, r5
 80087fe:	6023      	str	r3, [r4, #0]
 8008800:	e00e      	b.n	8008820 <_malloc_r+0xa0>
 8008802:	6822      	ldr	r2, [r4, #0]
 8008804:	1b52      	subs	r2, r2, r5
 8008806:	d41e      	bmi.n	8008846 <_malloc_r+0xc6>
 8008808:	2a0b      	cmp	r2, #11
 800880a:	d916      	bls.n	800883a <_malloc_r+0xba>
 800880c:	1961      	adds	r1, r4, r5
 800880e:	42a3      	cmp	r3, r4
 8008810:	6025      	str	r5, [r4, #0]
 8008812:	bf18      	it	ne
 8008814:	6059      	strne	r1, [r3, #4]
 8008816:	6863      	ldr	r3, [r4, #4]
 8008818:	bf08      	it	eq
 800881a:	6031      	streq	r1, [r6, #0]
 800881c:	5162      	str	r2, [r4, r5]
 800881e:	604b      	str	r3, [r1, #4]
 8008820:	4638      	mov	r0, r7
 8008822:	f104 060b 	add.w	r6, r4, #11
 8008826:	f001 fd35 	bl	800a294 <__malloc_unlock>
 800882a:	f026 0607 	bic.w	r6, r6, #7
 800882e:	1d23      	adds	r3, r4, #4
 8008830:	1af2      	subs	r2, r6, r3
 8008832:	d0b6      	beq.n	80087a2 <_malloc_r+0x22>
 8008834:	1b9b      	subs	r3, r3, r6
 8008836:	50a3      	str	r3, [r4, r2]
 8008838:	e7b3      	b.n	80087a2 <_malloc_r+0x22>
 800883a:	6862      	ldr	r2, [r4, #4]
 800883c:	42a3      	cmp	r3, r4
 800883e:	bf0c      	ite	eq
 8008840:	6032      	streq	r2, [r6, #0]
 8008842:	605a      	strne	r2, [r3, #4]
 8008844:	e7ec      	b.n	8008820 <_malloc_r+0xa0>
 8008846:	4623      	mov	r3, r4
 8008848:	6864      	ldr	r4, [r4, #4]
 800884a:	e7b2      	b.n	80087b2 <_malloc_r+0x32>
 800884c:	4634      	mov	r4, r6
 800884e:	6876      	ldr	r6, [r6, #4]
 8008850:	e7b9      	b.n	80087c6 <_malloc_r+0x46>
 8008852:	230c      	movs	r3, #12
 8008854:	4638      	mov	r0, r7
 8008856:	603b      	str	r3, [r7, #0]
 8008858:	f001 fd1c 	bl	800a294 <__malloc_unlock>
 800885c:	e7a1      	b.n	80087a2 <_malloc_r+0x22>
 800885e:	6025      	str	r5, [r4, #0]
 8008860:	e7de      	b.n	8008820 <_malloc_r+0xa0>
 8008862:	bf00      	nop
 8008864:	20000b08 	.word	0x20000b08

08008868 <_sbrk_r>:
 8008868:	b538      	push	{r3, r4, r5, lr}
 800886a:	2300      	movs	r3, #0
 800886c:	4d05      	ldr	r5, [pc, #20]	; (8008884 <_sbrk_r+0x1c>)
 800886e:	4604      	mov	r4, r0
 8008870:	4608      	mov	r0, r1
 8008872:	602b      	str	r3, [r5, #0]
 8008874:	f7f9 f974 	bl	8001b60 <_sbrk>
 8008878:	1c43      	adds	r3, r0, #1
 800887a:	d102      	bne.n	8008882 <_sbrk_r+0x1a>
 800887c:	682b      	ldr	r3, [r5, #0]
 800887e:	b103      	cbz	r3, 8008882 <_sbrk_r+0x1a>
 8008880:	6023      	str	r3, [r4, #0]
 8008882:	bd38      	pop	{r3, r4, r5, pc}
 8008884:	20000b14 	.word	0x20000b14

08008888 <sulp>:
 8008888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800888c:	460f      	mov	r7, r1
 800888e:	4690      	mov	r8, r2
 8008890:	f002 f876 	bl	800a980 <__ulp>
 8008894:	4604      	mov	r4, r0
 8008896:	460d      	mov	r5, r1
 8008898:	f1b8 0f00 	cmp.w	r8, #0
 800889c:	d011      	beq.n	80088c2 <sulp+0x3a>
 800889e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80088a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	dd0b      	ble.n	80088c2 <sulp+0x3a>
 80088aa:	2400      	movs	r4, #0
 80088ac:	051b      	lsls	r3, r3, #20
 80088ae:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80088b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80088b6:	4622      	mov	r2, r4
 80088b8:	462b      	mov	r3, r5
 80088ba:	f7f7 fe0d 	bl	80004d8 <__aeabi_dmul>
 80088be:	4604      	mov	r4, r0
 80088c0:	460d      	mov	r5, r1
 80088c2:	4620      	mov	r0, r4
 80088c4:	4629      	mov	r1, r5
 80088c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ca:	0000      	movs	r0, r0
 80088cc:	0000      	movs	r0, r0
	...

080088d0 <_strtod_l>:
 80088d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d4:	469b      	mov	fp, r3
 80088d6:	2300      	movs	r3, #0
 80088d8:	b09f      	sub	sp, #124	; 0x7c
 80088da:	931a      	str	r3, [sp, #104]	; 0x68
 80088dc:	4b9e      	ldr	r3, [pc, #632]	; (8008b58 <_strtod_l+0x288>)
 80088de:	4682      	mov	sl, r0
 80088e0:	681f      	ldr	r7, [r3, #0]
 80088e2:	460e      	mov	r6, r1
 80088e4:	4638      	mov	r0, r7
 80088e6:	9215      	str	r2, [sp, #84]	; 0x54
 80088e8:	f7f7 fc32 	bl	8000150 <strlen>
 80088ec:	f04f 0800 	mov.w	r8, #0
 80088f0:	4604      	mov	r4, r0
 80088f2:	f04f 0900 	mov.w	r9, #0
 80088f6:	9619      	str	r6, [sp, #100]	; 0x64
 80088f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088fa:	781a      	ldrb	r2, [r3, #0]
 80088fc:	2a2b      	cmp	r2, #43	; 0x2b
 80088fe:	d04c      	beq.n	800899a <_strtod_l+0xca>
 8008900:	d83a      	bhi.n	8008978 <_strtod_l+0xa8>
 8008902:	2a0d      	cmp	r2, #13
 8008904:	d833      	bhi.n	800896e <_strtod_l+0x9e>
 8008906:	2a08      	cmp	r2, #8
 8008908:	d833      	bhi.n	8008972 <_strtod_l+0xa2>
 800890a:	2a00      	cmp	r2, #0
 800890c:	d03d      	beq.n	800898a <_strtod_l+0xba>
 800890e:	2300      	movs	r3, #0
 8008910:	930a      	str	r3, [sp, #40]	; 0x28
 8008912:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008914:	782b      	ldrb	r3, [r5, #0]
 8008916:	2b30      	cmp	r3, #48	; 0x30
 8008918:	f040 80aa 	bne.w	8008a70 <_strtod_l+0x1a0>
 800891c:	786b      	ldrb	r3, [r5, #1]
 800891e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008922:	2b58      	cmp	r3, #88	; 0x58
 8008924:	d166      	bne.n	80089f4 <_strtod_l+0x124>
 8008926:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008928:	4650      	mov	r0, sl
 800892a:	9301      	str	r3, [sp, #4]
 800892c:	ab1a      	add	r3, sp, #104	; 0x68
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	4a8a      	ldr	r2, [pc, #552]	; (8008b5c <_strtod_l+0x28c>)
 8008932:	f8cd b008 	str.w	fp, [sp, #8]
 8008936:	ab1b      	add	r3, sp, #108	; 0x6c
 8008938:	a919      	add	r1, sp, #100	; 0x64
 800893a:	f001 f91f 	bl	8009b7c <__gethex>
 800893e:	f010 0607 	ands.w	r6, r0, #7
 8008942:	4604      	mov	r4, r0
 8008944:	d005      	beq.n	8008952 <_strtod_l+0x82>
 8008946:	2e06      	cmp	r6, #6
 8008948:	d129      	bne.n	800899e <_strtod_l+0xce>
 800894a:	2300      	movs	r3, #0
 800894c:	3501      	adds	r5, #1
 800894e:	9519      	str	r5, [sp, #100]	; 0x64
 8008950:	930a      	str	r3, [sp, #40]	; 0x28
 8008952:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008954:	2b00      	cmp	r3, #0
 8008956:	f040 858a 	bne.w	800946e <_strtod_l+0xb9e>
 800895a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800895c:	b1d3      	cbz	r3, 8008994 <_strtod_l+0xc4>
 800895e:	4642      	mov	r2, r8
 8008960:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008964:	4610      	mov	r0, r2
 8008966:	4619      	mov	r1, r3
 8008968:	b01f      	add	sp, #124	; 0x7c
 800896a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800896e:	2a20      	cmp	r2, #32
 8008970:	d1cd      	bne.n	800890e <_strtod_l+0x3e>
 8008972:	3301      	adds	r3, #1
 8008974:	9319      	str	r3, [sp, #100]	; 0x64
 8008976:	e7bf      	b.n	80088f8 <_strtod_l+0x28>
 8008978:	2a2d      	cmp	r2, #45	; 0x2d
 800897a:	d1c8      	bne.n	800890e <_strtod_l+0x3e>
 800897c:	2201      	movs	r2, #1
 800897e:	920a      	str	r2, [sp, #40]	; 0x28
 8008980:	1c5a      	adds	r2, r3, #1
 8008982:	9219      	str	r2, [sp, #100]	; 0x64
 8008984:	785b      	ldrb	r3, [r3, #1]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1c3      	bne.n	8008912 <_strtod_l+0x42>
 800898a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800898c:	9619      	str	r6, [sp, #100]	; 0x64
 800898e:	2b00      	cmp	r3, #0
 8008990:	f040 856b 	bne.w	800946a <_strtod_l+0xb9a>
 8008994:	4642      	mov	r2, r8
 8008996:	464b      	mov	r3, r9
 8008998:	e7e4      	b.n	8008964 <_strtod_l+0x94>
 800899a:	2200      	movs	r2, #0
 800899c:	e7ef      	b.n	800897e <_strtod_l+0xae>
 800899e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80089a0:	b13a      	cbz	r2, 80089b2 <_strtod_l+0xe2>
 80089a2:	2135      	movs	r1, #53	; 0x35
 80089a4:	a81c      	add	r0, sp, #112	; 0x70
 80089a6:	f002 f8ef 	bl	800ab88 <__copybits>
 80089aa:	4650      	mov	r0, sl
 80089ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80089ae:	f001 fcb7 	bl	800a320 <_Bfree>
 80089b2:	3e01      	subs	r6, #1
 80089b4:	2e04      	cmp	r6, #4
 80089b6:	d806      	bhi.n	80089c6 <_strtod_l+0xf6>
 80089b8:	e8df f006 	tbb	[pc, r6]
 80089bc:	1714030a 	.word	0x1714030a
 80089c0:	0a          	.byte	0x0a
 80089c1:	00          	.byte	0x00
 80089c2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80089c6:	0721      	lsls	r1, r4, #28
 80089c8:	d5c3      	bpl.n	8008952 <_strtod_l+0x82>
 80089ca:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80089ce:	e7c0      	b.n	8008952 <_strtod_l+0x82>
 80089d0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80089d2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80089d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80089da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80089de:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80089e2:	e7f0      	b.n	80089c6 <_strtod_l+0xf6>
 80089e4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008b60 <_strtod_l+0x290>
 80089e8:	e7ed      	b.n	80089c6 <_strtod_l+0xf6>
 80089ea:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80089ee:	f04f 38ff 	mov.w	r8, #4294967295
 80089f2:	e7e8      	b.n	80089c6 <_strtod_l+0xf6>
 80089f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80089f6:	1c5a      	adds	r2, r3, #1
 80089f8:	9219      	str	r2, [sp, #100]	; 0x64
 80089fa:	785b      	ldrb	r3, [r3, #1]
 80089fc:	2b30      	cmp	r3, #48	; 0x30
 80089fe:	d0f9      	beq.n	80089f4 <_strtod_l+0x124>
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d0a6      	beq.n	8008952 <_strtod_l+0x82>
 8008a04:	2301      	movs	r3, #1
 8008a06:	9307      	str	r3, [sp, #28]
 8008a08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a0a:	220a      	movs	r2, #10
 8008a0c:	9308      	str	r3, [sp, #32]
 8008a0e:	2300      	movs	r3, #0
 8008a10:	469b      	mov	fp, r3
 8008a12:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8008a16:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008a18:	7805      	ldrb	r5, [r0, #0]
 8008a1a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8008a1e:	b2d9      	uxtb	r1, r3
 8008a20:	2909      	cmp	r1, #9
 8008a22:	d927      	bls.n	8008a74 <_strtod_l+0x1a4>
 8008a24:	4622      	mov	r2, r4
 8008a26:	4639      	mov	r1, r7
 8008a28:	f002 fc3d 	bl	800b2a6 <strncmp>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	d033      	beq.n	8008a98 <_strtod_l+0x1c8>
 8008a30:	2000      	movs	r0, #0
 8008a32:	462a      	mov	r2, r5
 8008a34:	465c      	mov	r4, fp
 8008a36:	4603      	mov	r3, r0
 8008a38:	9004      	str	r0, [sp, #16]
 8008a3a:	2a65      	cmp	r2, #101	; 0x65
 8008a3c:	d001      	beq.n	8008a42 <_strtod_l+0x172>
 8008a3e:	2a45      	cmp	r2, #69	; 0x45
 8008a40:	d114      	bne.n	8008a6c <_strtod_l+0x19c>
 8008a42:	b91c      	cbnz	r4, 8008a4c <_strtod_l+0x17c>
 8008a44:	9a07      	ldr	r2, [sp, #28]
 8008a46:	4302      	orrs	r2, r0
 8008a48:	d09f      	beq.n	800898a <_strtod_l+0xba>
 8008a4a:	2400      	movs	r4, #0
 8008a4c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008a4e:	1c72      	adds	r2, r6, #1
 8008a50:	9219      	str	r2, [sp, #100]	; 0x64
 8008a52:	7872      	ldrb	r2, [r6, #1]
 8008a54:	2a2b      	cmp	r2, #43	; 0x2b
 8008a56:	d079      	beq.n	8008b4c <_strtod_l+0x27c>
 8008a58:	2a2d      	cmp	r2, #45	; 0x2d
 8008a5a:	f000 8083 	beq.w	8008b64 <_strtod_l+0x294>
 8008a5e:	2700      	movs	r7, #0
 8008a60:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008a64:	2909      	cmp	r1, #9
 8008a66:	f240 8083 	bls.w	8008b70 <_strtod_l+0x2a0>
 8008a6a:	9619      	str	r6, [sp, #100]	; 0x64
 8008a6c:	2500      	movs	r5, #0
 8008a6e:	e09f      	b.n	8008bb0 <_strtod_l+0x2e0>
 8008a70:	2300      	movs	r3, #0
 8008a72:	e7c8      	b.n	8008a06 <_strtod_l+0x136>
 8008a74:	f1bb 0f08 	cmp.w	fp, #8
 8008a78:	bfd5      	itete	le
 8008a7a:	9906      	ldrle	r1, [sp, #24]
 8008a7c:	9905      	ldrgt	r1, [sp, #20]
 8008a7e:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a82:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008a86:	f100 0001 	add.w	r0, r0, #1
 8008a8a:	bfd4      	ite	le
 8008a8c:	9306      	strle	r3, [sp, #24]
 8008a8e:	9305      	strgt	r3, [sp, #20]
 8008a90:	f10b 0b01 	add.w	fp, fp, #1
 8008a94:	9019      	str	r0, [sp, #100]	; 0x64
 8008a96:	e7be      	b.n	8008a16 <_strtod_l+0x146>
 8008a98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a9a:	191a      	adds	r2, r3, r4
 8008a9c:	9219      	str	r2, [sp, #100]	; 0x64
 8008a9e:	5d1a      	ldrb	r2, [r3, r4]
 8008aa0:	f1bb 0f00 	cmp.w	fp, #0
 8008aa4:	d036      	beq.n	8008b14 <_strtod_l+0x244>
 8008aa6:	465c      	mov	r4, fp
 8008aa8:	9004      	str	r0, [sp, #16]
 8008aaa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008aae:	2b09      	cmp	r3, #9
 8008ab0:	d912      	bls.n	8008ad8 <_strtod_l+0x208>
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e7c1      	b.n	8008a3a <_strtod_l+0x16a>
 8008ab6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ab8:	3001      	adds	r0, #1
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	9219      	str	r2, [sp, #100]	; 0x64
 8008abe:	785a      	ldrb	r2, [r3, #1]
 8008ac0:	2a30      	cmp	r2, #48	; 0x30
 8008ac2:	d0f8      	beq.n	8008ab6 <_strtod_l+0x1e6>
 8008ac4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008ac8:	2b08      	cmp	r3, #8
 8008aca:	f200 84d5 	bhi.w	8009478 <_strtod_l+0xba8>
 8008ace:	9004      	str	r0, [sp, #16]
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	4604      	mov	r4, r0
 8008ad4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ad6:	9308      	str	r3, [sp, #32]
 8008ad8:	3a30      	subs	r2, #48	; 0x30
 8008ada:	f100 0301 	add.w	r3, r0, #1
 8008ade:	d013      	beq.n	8008b08 <_strtod_l+0x238>
 8008ae0:	9904      	ldr	r1, [sp, #16]
 8008ae2:	1905      	adds	r5, r0, r4
 8008ae4:	4419      	add	r1, r3
 8008ae6:	9104      	str	r1, [sp, #16]
 8008ae8:	4623      	mov	r3, r4
 8008aea:	210a      	movs	r1, #10
 8008aec:	42ab      	cmp	r3, r5
 8008aee:	d113      	bne.n	8008b18 <_strtod_l+0x248>
 8008af0:	1823      	adds	r3, r4, r0
 8008af2:	2b08      	cmp	r3, #8
 8008af4:	f104 0401 	add.w	r4, r4, #1
 8008af8:	4404      	add	r4, r0
 8008afa:	dc1b      	bgt.n	8008b34 <_strtod_l+0x264>
 8008afc:	230a      	movs	r3, #10
 8008afe:	9906      	ldr	r1, [sp, #24]
 8008b00:	fb03 2301 	mla	r3, r3, r1, r2
 8008b04:	9306      	str	r3, [sp, #24]
 8008b06:	2300      	movs	r3, #0
 8008b08:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	1c51      	adds	r1, r2, #1
 8008b0e:	9119      	str	r1, [sp, #100]	; 0x64
 8008b10:	7852      	ldrb	r2, [r2, #1]
 8008b12:	e7ca      	b.n	8008aaa <_strtod_l+0x1da>
 8008b14:	4658      	mov	r0, fp
 8008b16:	e7d3      	b.n	8008ac0 <_strtod_l+0x1f0>
 8008b18:	2b08      	cmp	r3, #8
 8008b1a:	dc04      	bgt.n	8008b26 <_strtod_l+0x256>
 8008b1c:	9f06      	ldr	r7, [sp, #24]
 8008b1e:	434f      	muls	r7, r1
 8008b20:	9706      	str	r7, [sp, #24]
 8008b22:	3301      	adds	r3, #1
 8008b24:	e7e2      	b.n	8008aec <_strtod_l+0x21c>
 8008b26:	1c5f      	adds	r7, r3, #1
 8008b28:	2f10      	cmp	r7, #16
 8008b2a:	bfde      	ittt	le
 8008b2c:	9f05      	ldrle	r7, [sp, #20]
 8008b2e:	434f      	mulle	r7, r1
 8008b30:	9705      	strle	r7, [sp, #20]
 8008b32:	e7f6      	b.n	8008b22 <_strtod_l+0x252>
 8008b34:	2c10      	cmp	r4, #16
 8008b36:	bfdf      	itttt	le
 8008b38:	230a      	movle	r3, #10
 8008b3a:	9905      	ldrle	r1, [sp, #20]
 8008b3c:	fb03 2301 	mlale	r3, r3, r1, r2
 8008b40:	9305      	strle	r3, [sp, #20]
 8008b42:	e7e0      	b.n	8008b06 <_strtod_l+0x236>
 8008b44:	2300      	movs	r3, #0
 8008b46:	9304      	str	r3, [sp, #16]
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e77b      	b.n	8008a44 <_strtod_l+0x174>
 8008b4c:	2700      	movs	r7, #0
 8008b4e:	1cb2      	adds	r2, r6, #2
 8008b50:	9219      	str	r2, [sp, #100]	; 0x64
 8008b52:	78b2      	ldrb	r2, [r6, #2]
 8008b54:	e784      	b.n	8008a60 <_strtod_l+0x190>
 8008b56:	bf00      	nop
 8008b58:	0800b754 	.word	0x0800b754
 8008b5c:	0800b524 	.word	0x0800b524
 8008b60:	7ff00000 	.word	0x7ff00000
 8008b64:	2701      	movs	r7, #1
 8008b66:	e7f2      	b.n	8008b4e <_strtod_l+0x27e>
 8008b68:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b6a:	1c51      	adds	r1, r2, #1
 8008b6c:	9119      	str	r1, [sp, #100]	; 0x64
 8008b6e:	7852      	ldrb	r2, [r2, #1]
 8008b70:	2a30      	cmp	r2, #48	; 0x30
 8008b72:	d0f9      	beq.n	8008b68 <_strtod_l+0x298>
 8008b74:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008b78:	2908      	cmp	r1, #8
 8008b7a:	f63f af77 	bhi.w	8008a6c <_strtod_l+0x19c>
 8008b7e:	f04f 0e0a 	mov.w	lr, #10
 8008b82:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8008b86:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b88:	9209      	str	r2, [sp, #36]	; 0x24
 8008b8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b8c:	1c51      	adds	r1, r2, #1
 8008b8e:	9119      	str	r1, [sp, #100]	; 0x64
 8008b90:	7852      	ldrb	r2, [r2, #1]
 8008b92:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8008b96:	2d09      	cmp	r5, #9
 8008b98:	d935      	bls.n	8008c06 <_strtod_l+0x336>
 8008b9a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008b9c:	1b49      	subs	r1, r1, r5
 8008b9e:	2908      	cmp	r1, #8
 8008ba0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8008ba4:	dc02      	bgt.n	8008bac <_strtod_l+0x2dc>
 8008ba6:	4565      	cmp	r5, ip
 8008ba8:	bfa8      	it	ge
 8008baa:	4665      	movge	r5, ip
 8008bac:	b107      	cbz	r7, 8008bb0 <_strtod_l+0x2e0>
 8008bae:	426d      	negs	r5, r5
 8008bb0:	2c00      	cmp	r4, #0
 8008bb2:	d14c      	bne.n	8008c4e <_strtod_l+0x37e>
 8008bb4:	9907      	ldr	r1, [sp, #28]
 8008bb6:	4301      	orrs	r1, r0
 8008bb8:	f47f aecb 	bne.w	8008952 <_strtod_l+0x82>
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	f47f aee4 	bne.w	800898a <_strtod_l+0xba>
 8008bc2:	2a69      	cmp	r2, #105	; 0x69
 8008bc4:	d026      	beq.n	8008c14 <_strtod_l+0x344>
 8008bc6:	dc23      	bgt.n	8008c10 <_strtod_l+0x340>
 8008bc8:	2a49      	cmp	r2, #73	; 0x49
 8008bca:	d023      	beq.n	8008c14 <_strtod_l+0x344>
 8008bcc:	2a4e      	cmp	r2, #78	; 0x4e
 8008bce:	f47f aedc 	bne.w	800898a <_strtod_l+0xba>
 8008bd2:	499d      	ldr	r1, [pc, #628]	; (8008e48 <_strtod_l+0x578>)
 8008bd4:	a819      	add	r0, sp, #100	; 0x64
 8008bd6:	f001 fa1f 	bl	800a018 <__match>
 8008bda:	2800      	cmp	r0, #0
 8008bdc:	f43f aed5 	beq.w	800898a <_strtod_l+0xba>
 8008be0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b28      	cmp	r3, #40	; 0x28
 8008be6:	d12c      	bne.n	8008c42 <_strtod_l+0x372>
 8008be8:	4998      	ldr	r1, [pc, #608]	; (8008e4c <_strtod_l+0x57c>)
 8008bea:	aa1c      	add	r2, sp, #112	; 0x70
 8008bec:	a819      	add	r0, sp, #100	; 0x64
 8008bee:	f001 fa27 	bl	800a040 <__hexnan>
 8008bf2:	2805      	cmp	r0, #5
 8008bf4:	d125      	bne.n	8008c42 <_strtod_l+0x372>
 8008bf6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008bf8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008bfc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008c00:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008c04:	e6a5      	b.n	8008952 <_strtod_l+0x82>
 8008c06:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8008c0a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8008c0e:	e7bc      	b.n	8008b8a <_strtod_l+0x2ba>
 8008c10:	2a6e      	cmp	r2, #110	; 0x6e
 8008c12:	e7dc      	b.n	8008bce <_strtod_l+0x2fe>
 8008c14:	498e      	ldr	r1, [pc, #568]	; (8008e50 <_strtod_l+0x580>)
 8008c16:	a819      	add	r0, sp, #100	; 0x64
 8008c18:	f001 f9fe 	bl	800a018 <__match>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	f43f aeb4 	beq.w	800898a <_strtod_l+0xba>
 8008c22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c24:	498b      	ldr	r1, [pc, #556]	; (8008e54 <_strtod_l+0x584>)
 8008c26:	3b01      	subs	r3, #1
 8008c28:	a819      	add	r0, sp, #100	; 0x64
 8008c2a:	9319      	str	r3, [sp, #100]	; 0x64
 8008c2c:	f001 f9f4 	bl	800a018 <__match>
 8008c30:	b910      	cbnz	r0, 8008c38 <_strtod_l+0x368>
 8008c32:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c34:	3301      	adds	r3, #1
 8008c36:	9319      	str	r3, [sp, #100]	; 0x64
 8008c38:	f04f 0800 	mov.w	r8, #0
 8008c3c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8008e58 <_strtod_l+0x588>
 8008c40:	e687      	b.n	8008952 <_strtod_l+0x82>
 8008c42:	4886      	ldr	r0, [pc, #536]	; (8008e5c <_strtod_l+0x58c>)
 8008c44:	f002 fae6 	bl	800b214 <nan>
 8008c48:	4680      	mov	r8, r0
 8008c4a:	4689      	mov	r9, r1
 8008c4c:	e681      	b.n	8008952 <_strtod_l+0x82>
 8008c4e:	9b04      	ldr	r3, [sp, #16]
 8008c50:	f1bb 0f00 	cmp.w	fp, #0
 8008c54:	bf08      	it	eq
 8008c56:	46a3      	moveq	fp, r4
 8008c58:	1aeb      	subs	r3, r5, r3
 8008c5a:	2c10      	cmp	r4, #16
 8008c5c:	9806      	ldr	r0, [sp, #24]
 8008c5e:	4626      	mov	r6, r4
 8008c60:	9307      	str	r3, [sp, #28]
 8008c62:	bfa8      	it	ge
 8008c64:	2610      	movge	r6, #16
 8008c66:	f7f7 fbbd 	bl	80003e4 <__aeabi_ui2d>
 8008c6a:	2c09      	cmp	r4, #9
 8008c6c:	4680      	mov	r8, r0
 8008c6e:	4689      	mov	r9, r1
 8008c70:	dd13      	ble.n	8008c9a <_strtod_l+0x3ca>
 8008c72:	4b7b      	ldr	r3, [pc, #492]	; (8008e60 <_strtod_l+0x590>)
 8008c74:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008c78:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008c7c:	f7f7 fc2c 	bl	80004d8 <__aeabi_dmul>
 8008c80:	4680      	mov	r8, r0
 8008c82:	9805      	ldr	r0, [sp, #20]
 8008c84:	4689      	mov	r9, r1
 8008c86:	f7f7 fbad 	bl	80003e4 <__aeabi_ui2d>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	4640      	mov	r0, r8
 8008c90:	4649      	mov	r1, r9
 8008c92:	f7f7 fa6b 	bl	800016c <__adddf3>
 8008c96:	4680      	mov	r8, r0
 8008c98:	4689      	mov	r9, r1
 8008c9a:	2c0f      	cmp	r4, #15
 8008c9c:	dc36      	bgt.n	8008d0c <_strtod_l+0x43c>
 8008c9e:	9b07      	ldr	r3, [sp, #28]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f43f ae56 	beq.w	8008952 <_strtod_l+0x82>
 8008ca6:	dd22      	ble.n	8008cee <_strtod_l+0x41e>
 8008ca8:	2b16      	cmp	r3, #22
 8008caa:	dc09      	bgt.n	8008cc0 <_strtod_l+0x3f0>
 8008cac:	496c      	ldr	r1, [pc, #432]	; (8008e60 <_strtod_l+0x590>)
 8008cae:	4642      	mov	r2, r8
 8008cb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cb4:	464b      	mov	r3, r9
 8008cb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cba:	f7f7 fc0d 	bl	80004d8 <__aeabi_dmul>
 8008cbe:	e7c3      	b.n	8008c48 <_strtod_l+0x378>
 8008cc0:	9a07      	ldr	r2, [sp, #28]
 8008cc2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	db20      	blt.n	8008d0c <_strtod_l+0x43c>
 8008cca:	4d65      	ldr	r5, [pc, #404]	; (8008e60 <_strtod_l+0x590>)
 8008ccc:	f1c4 040f 	rsb	r4, r4, #15
 8008cd0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008cd4:	4642      	mov	r2, r8
 8008cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cda:	464b      	mov	r3, r9
 8008cdc:	f7f7 fbfc 	bl	80004d8 <__aeabi_dmul>
 8008ce0:	9b07      	ldr	r3, [sp, #28]
 8008ce2:	1b1c      	subs	r4, r3, r4
 8008ce4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008ce8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cec:	e7e5      	b.n	8008cba <_strtod_l+0x3ea>
 8008cee:	9b07      	ldr	r3, [sp, #28]
 8008cf0:	3316      	adds	r3, #22
 8008cf2:	db0b      	blt.n	8008d0c <_strtod_l+0x43c>
 8008cf4:	9b04      	ldr	r3, [sp, #16]
 8008cf6:	4640      	mov	r0, r8
 8008cf8:	1b5d      	subs	r5, r3, r5
 8008cfa:	4b59      	ldr	r3, [pc, #356]	; (8008e60 <_strtod_l+0x590>)
 8008cfc:	4649      	mov	r1, r9
 8008cfe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008d02:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d06:	f7f7 fd11 	bl	800072c <__aeabi_ddiv>
 8008d0a:	e79d      	b.n	8008c48 <_strtod_l+0x378>
 8008d0c:	9b07      	ldr	r3, [sp, #28]
 8008d0e:	1ba6      	subs	r6, r4, r6
 8008d10:	441e      	add	r6, r3
 8008d12:	2e00      	cmp	r6, #0
 8008d14:	dd74      	ble.n	8008e00 <_strtod_l+0x530>
 8008d16:	f016 030f 	ands.w	r3, r6, #15
 8008d1a:	d00a      	beq.n	8008d32 <_strtod_l+0x462>
 8008d1c:	4950      	ldr	r1, [pc, #320]	; (8008e60 <_strtod_l+0x590>)
 8008d1e:	4642      	mov	r2, r8
 8008d20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d28:	464b      	mov	r3, r9
 8008d2a:	f7f7 fbd5 	bl	80004d8 <__aeabi_dmul>
 8008d2e:	4680      	mov	r8, r0
 8008d30:	4689      	mov	r9, r1
 8008d32:	f036 060f 	bics.w	r6, r6, #15
 8008d36:	d052      	beq.n	8008dde <_strtod_l+0x50e>
 8008d38:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8008d3c:	dd27      	ble.n	8008d8e <_strtod_l+0x4be>
 8008d3e:	f04f 0b00 	mov.w	fp, #0
 8008d42:	f8cd b010 	str.w	fp, [sp, #16]
 8008d46:	f8cd b020 	str.w	fp, [sp, #32]
 8008d4a:	f8cd b018 	str.w	fp, [sp, #24]
 8008d4e:	2322      	movs	r3, #34	; 0x22
 8008d50:	f04f 0800 	mov.w	r8, #0
 8008d54:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008e58 <_strtod_l+0x588>
 8008d58:	f8ca 3000 	str.w	r3, [sl]
 8008d5c:	9b08      	ldr	r3, [sp, #32]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f43f adf7 	beq.w	8008952 <_strtod_l+0x82>
 8008d64:	4650      	mov	r0, sl
 8008d66:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d68:	f001 fada 	bl	800a320 <_Bfree>
 8008d6c:	4650      	mov	r0, sl
 8008d6e:	9906      	ldr	r1, [sp, #24]
 8008d70:	f001 fad6 	bl	800a320 <_Bfree>
 8008d74:	4650      	mov	r0, sl
 8008d76:	9904      	ldr	r1, [sp, #16]
 8008d78:	f001 fad2 	bl	800a320 <_Bfree>
 8008d7c:	4650      	mov	r0, sl
 8008d7e:	9908      	ldr	r1, [sp, #32]
 8008d80:	f001 face 	bl	800a320 <_Bfree>
 8008d84:	4659      	mov	r1, fp
 8008d86:	4650      	mov	r0, sl
 8008d88:	f001 faca 	bl	800a320 <_Bfree>
 8008d8c:	e5e1      	b.n	8008952 <_strtod_l+0x82>
 8008d8e:	4b35      	ldr	r3, [pc, #212]	; (8008e64 <_strtod_l+0x594>)
 8008d90:	4640      	mov	r0, r8
 8008d92:	9305      	str	r3, [sp, #20]
 8008d94:	2300      	movs	r3, #0
 8008d96:	4649      	mov	r1, r9
 8008d98:	461f      	mov	r7, r3
 8008d9a:	1136      	asrs	r6, r6, #4
 8008d9c:	2e01      	cmp	r6, #1
 8008d9e:	dc21      	bgt.n	8008de4 <_strtod_l+0x514>
 8008da0:	b10b      	cbz	r3, 8008da6 <_strtod_l+0x4d6>
 8008da2:	4680      	mov	r8, r0
 8008da4:	4689      	mov	r9, r1
 8008da6:	4b2f      	ldr	r3, [pc, #188]	; (8008e64 <_strtod_l+0x594>)
 8008da8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008dac:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008db0:	4642      	mov	r2, r8
 8008db2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008db6:	464b      	mov	r3, r9
 8008db8:	f7f7 fb8e 	bl	80004d8 <__aeabi_dmul>
 8008dbc:	4b26      	ldr	r3, [pc, #152]	; (8008e58 <_strtod_l+0x588>)
 8008dbe:	460a      	mov	r2, r1
 8008dc0:	400b      	ands	r3, r1
 8008dc2:	4929      	ldr	r1, [pc, #164]	; (8008e68 <_strtod_l+0x598>)
 8008dc4:	4680      	mov	r8, r0
 8008dc6:	428b      	cmp	r3, r1
 8008dc8:	d8b9      	bhi.n	8008d3e <_strtod_l+0x46e>
 8008dca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008dce:	428b      	cmp	r3, r1
 8008dd0:	bf86      	itte	hi
 8008dd2:	f04f 38ff 	movhi.w	r8, #4294967295
 8008dd6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008e6c <_strtod_l+0x59c>
 8008dda:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008dde:	2300      	movs	r3, #0
 8008de0:	9305      	str	r3, [sp, #20]
 8008de2:	e07f      	b.n	8008ee4 <_strtod_l+0x614>
 8008de4:	07f2      	lsls	r2, r6, #31
 8008de6:	d505      	bpl.n	8008df4 <_strtod_l+0x524>
 8008de8:	9b05      	ldr	r3, [sp, #20]
 8008dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dee:	f7f7 fb73 	bl	80004d8 <__aeabi_dmul>
 8008df2:	2301      	movs	r3, #1
 8008df4:	9a05      	ldr	r2, [sp, #20]
 8008df6:	3701      	adds	r7, #1
 8008df8:	3208      	adds	r2, #8
 8008dfa:	1076      	asrs	r6, r6, #1
 8008dfc:	9205      	str	r2, [sp, #20]
 8008dfe:	e7cd      	b.n	8008d9c <_strtod_l+0x4cc>
 8008e00:	d0ed      	beq.n	8008dde <_strtod_l+0x50e>
 8008e02:	4276      	negs	r6, r6
 8008e04:	f016 020f 	ands.w	r2, r6, #15
 8008e08:	d00a      	beq.n	8008e20 <_strtod_l+0x550>
 8008e0a:	4b15      	ldr	r3, [pc, #84]	; (8008e60 <_strtod_l+0x590>)
 8008e0c:	4640      	mov	r0, r8
 8008e0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e12:	4649      	mov	r1, r9
 8008e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e18:	f7f7 fc88 	bl	800072c <__aeabi_ddiv>
 8008e1c:	4680      	mov	r8, r0
 8008e1e:	4689      	mov	r9, r1
 8008e20:	1136      	asrs	r6, r6, #4
 8008e22:	d0dc      	beq.n	8008dde <_strtod_l+0x50e>
 8008e24:	2e1f      	cmp	r6, #31
 8008e26:	dd23      	ble.n	8008e70 <_strtod_l+0x5a0>
 8008e28:	f04f 0b00 	mov.w	fp, #0
 8008e2c:	f8cd b010 	str.w	fp, [sp, #16]
 8008e30:	f8cd b020 	str.w	fp, [sp, #32]
 8008e34:	f8cd b018 	str.w	fp, [sp, #24]
 8008e38:	2322      	movs	r3, #34	; 0x22
 8008e3a:	f04f 0800 	mov.w	r8, #0
 8008e3e:	f04f 0900 	mov.w	r9, #0
 8008e42:	f8ca 3000 	str.w	r3, [sl]
 8008e46:	e789      	b.n	8008d5c <_strtod_l+0x48c>
 8008e48:	0800b521 	.word	0x0800b521
 8008e4c:	0800b538 	.word	0x0800b538
 8008e50:	0800b518 	.word	0x0800b518
 8008e54:	0800b51b 	.word	0x0800b51b
 8008e58:	7ff00000 	.word	0x7ff00000
 8008e5c:	0800b94a 	.word	0x0800b94a
 8008e60:	0800b808 	.word	0x0800b808
 8008e64:	0800b7e0 	.word	0x0800b7e0
 8008e68:	7ca00000 	.word	0x7ca00000
 8008e6c:	7fefffff 	.word	0x7fefffff
 8008e70:	f016 0310 	ands.w	r3, r6, #16
 8008e74:	bf18      	it	ne
 8008e76:	236a      	movne	r3, #106	; 0x6a
 8008e78:	4640      	mov	r0, r8
 8008e7a:	9305      	str	r3, [sp, #20]
 8008e7c:	4649      	mov	r1, r9
 8008e7e:	2300      	movs	r3, #0
 8008e80:	4fb0      	ldr	r7, [pc, #704]	; (8009144 <_strtod_l+0x874>)
 8008e82:	07f2      	lsls	r2, r6, #31
 8008e84:	d504      	bpl.n	8008e90 <_strtod_l+0x5c0>
 8008e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e8a:	f7f7 fb25 	bl	80004d8 <__aeabi_dmul>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	1076      	asrs	r6, r6, #1
 8008e92:	f107 0708 	add.w	r7, r7, #8
 8008e96:	d1f4      	bne.n	8008e82 <_strtod_l+0x5b2>
 8008e98:	b10b      	cbz	r3, 8008e9e <_strtod_l+0x5ce>
 8008e9a:	4680      	mov	r8, r0
 8008e9c:	4689      	mov	r9, r1
 8008e9e:	9b05      	ldr	r3, [sp, #20]
 8008ea0:	b1c3      	cbz	r3, 8008ed4 <_strtod_l+0x604>
 8008ea2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008ea6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	4649      	mov	r1, r9
 8008eae:	dd11      	ble.n	8008ed4 <_strtod_l+0x604>
 8008eb0:	2b1f      	cmp	r3, #31
 8008eb2:	f340 8127 	ble.w	8009104 <_strtod_l+0x834>
 8008eb6:	2b34      	cmp	r3, #52	; 0x34
 8008eb8:	bfd8      	it	le
 8008eba:	f04f 33ff 	movle.w	r3, #4294967295
 8008ebe:	f04f 0800 	mov.w	r8, #0
 8008ec2:	bfcf      	iteee	gt
 8008ec4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008ec8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008ecc:	fa03 f202 	lslle.w	r2, r3, r2
 8008ed0:	ea02 0901 	andle.w	r9, r2, r1
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	4640      	mov	r0, r8
 8008eda:	4649      	mov	r1, r9
 8008edc:	f7f7 fd64 	bl	80009a8 <__aeabi_dcmpeq>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d1a1      	bne.n	8008e28 <_strtod_l+0x558>
 8008ee4:	9b06      	ldr	r3, [sp, #24]
 8008ee6:	465a      	mov	r2, fp
 8008ee8:	9300      	str	r3, [sp, #0]
 8008eea:	4650      	mov	r0, sl
 8008eec:	4623      	mov	r3, r4
 8008eee:	9908      	ldr	r1, [sp, #32]
 8008ef0:	f001 fa7e 	bl	800a3f0 <__s2b>
 8008ef4:	9008      	str	r0, [sp, #32]
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	f43f af21 	beq.w	8008d3e <_strtod_l+0x46e>
 8008efc:	9b04      	ldr	r3, [sp, #16]
 8008efe:	f04f 0b00 	mov.w	fp, #0
 8008f02:	1b5d      	subs	r5, r3, r5
 8008f04:	9b07      	ldr	r3, [sp, #28]
 8008f06:	f8cd b010 	str.w	fp, [sp, #16]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	bfb4      	ite	lt
 8008f0e:	462b      	movlt	r3, r5
 8008f10:	2300      	movge	r3, #0
 8008f12:	930e      	str	r3, [sp, #56]	; 0x38
 8008f14:	9b07      	ldr	r3, [sp, #28]
 8008f16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008f1a:	9314      	str	r3, [sp, #80]	; 0x50
 8008f1c:	9b08      	ldr	r3, [sp, #32]
 8008f1e:	4650      	mov	r0, sl
 8008f20:	6859      	ldr	r1, [r3, #4]
 8008f22:	f001 f9bd 	bl	800a2a0 <_Balloc>
 8008f26:	9006      	str	r0, [sp, #24]
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	f43f af10 	beq.w	8008d4e <_strtod_l+0x47e>
 8008f2e:	9b08      	ldr	r3, [sp, #32]
 8008f30:	300c      	adds	r0, #12
 8008f32:	691a      	ldr	r2, [r3, #16]
 8008f34:	f103 010c 	add.w	r1, r3, #12
 8008f38:	3202      	adds	r2, #2
 8008f3a:	0092      	lsls	r2, r2, #2
 8008f3c:	f001 f996 	bl	800a26c <memcpy>
 8008f40:	ab1c      	add	r3, sp, #112	; 0x70
 8008f42:	9301      	str	r3, [sp, #4]
 8008f44:	ab1b      	add	r3, sp, #108	; 0x6c
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	4642      	mov	r2, r8
 8008f4a:	464b      	mov	r3, r9
 8008f4c:	4650      	mov	r0, sl
 8008f4e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8008f52:	f001 fd8f 	bl	800aa74 <__d2b>
 8008f56:	901a      	str	r0, [sp, #104]	; 0x68
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	f43f aef8 	beq.w	8008d4e <_strtod_l+0x47e>
 8008f5e:	2101      	movs	r1, #1
 8008f60:	4650      	mov	r0, sl
 8008f62:	f001 fadd 	bl	800a520 <__i2b>
 8008f66:	4603      	mov	r3, r0
 8008f68:	9004      	str	r0, [sp, #16]
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	f43f aeef 	beq.w	8008d4e <_strtod_l+0x47e>
 8008f70:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008f72:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008f74:	2d00      	cmp	r5, #0
 8008f76:	bfab      	itete	ge
 8008f78:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008f7a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008f7c:	18ee      	addge	r6, r5, r3
 8008f7e:	1b5c      	sublt	r4, r3, r5
 8008f80:	9b05      	ldr	r3, [sp, #20]
 8008f82:	bfa8      	it	ge
 8008f84:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8008f86:	eba5 0503 	sub.w	r5, r5, r3
 8008f8a:	4415      	add	r5, r2
 8008f8c:	4b6e      	ldr	r3, [pc, #440]	; (8009148 <_strtod_l+0x878>)
 8008f8e:	f105 35ff 	add.w	r5, r5, #4294967295
 8008f92:	bfb8      	it	lt
 8008f94:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008f96:	429d      	cmp	r5, r3
 8008f98:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008f9c:	f280 80c4 	bge.w	8009128 <_strtod_l+0x858>
 8008fa0:	1b5b      	subs	r3, r3, r5
 8008fa2:	2b1f      	cmp	r3, #31
 8008fa4:	f04f 0701 	mov.w	r7, #1
 8008fa8:	eba2 0203 	sub.w	r2, r2, r3
 8008fac:	f300 80b1 	bgt.w	8009112 <_strtod_l+0x842>
 8008fb0:	2500      	movs	r5, #0
 8008fb2:	fa07 f303 	lsl.w	r3, r7, r3
 8008fb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fb8:	18b7      	adds	r7, r6, r2
 8008fba:	9b05      	ldr	r3, [sp, #20]
 8008fbc:	42be      	cmp	r6, r7
 8008fbe:	4414      	add	r4, r2
 8008fc0:	441c      	add	r4, r3
 8008fc2:	4633      	mov	r3, r6
 8008fc4:	bfa8      	it	ge
 8008fc6:	463b      	movge	r3, r7
 8008fc8:	42a3      	cmp	r3, r4
 8008fca:	bfa8      	it	ge
 8008fcc:	4623      	movge	r3, r4
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	bfc2      	ittt	gt
 8008fd2:	1aff      	subgt	r7, r7, r3
 8008fd4:	1ae4      	subgt	r4, r4, r3
 8008fd6:	1af6      	subgt	r6, r6, r3
 8008fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	dd17      	ble.n	800900e <_strtod_l+0x73e>
 8008fde:	461a      	mov	r2, r3
 8008fe0:	4650      	mov	r0, sl
 8008fe2:	9904      	ldr	r1, [sp, #16]
 8008fe4:	f001 fb5a 	bl	800a69c <__pow5mult>
 8008fe8:	9004      	str	r0, [sp, #16]
 8008fea:	2800      	cmp	r0, #0
 8008fec:	f43f aeaf 	beq.w	8008d4e <_strtod_l+0x47e>
 8008ff0:	4601      	mov	r1, r0
 8008ff2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008ff4:	4650      	mov	r0, sl
 8008ff6:	f001 faa9 	bl	800a54c <__multiply>
 8008ffa:	9009      	str	r0, [sp, #36]	; 0x24
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	f43f aea6 	beq.w	8008d4e <_strtod_l+0x47e>
 8009002:	4650      	mov	r0, sl
 8009004:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009006:	f001 f98b 	bl	800a320 <_Bfree>
 800900a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800900c:	931a      	str	r3, [sp, #104]	; 0x68
 800900e:	2f00      	cmp	r7, #0
 8009010:	f300 808e 	bgt.w	8009130 <_strtod_l+0x860>
 8009014:	9b07      	ldr	r3, [sp, #28]
 8009016:	2b00      	cmp	r3, #0
 8009018:	dd08      	ble.n	800902c <_strtod_l+0x75c>
 800901a:	4650      	mov	r0, sl
 800901c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800901e:	9906      	ldr	r1, [sp, #24]
 8009020:	f001 fb3c 	bl	800a69c <__pow5mult>
 8009024:	9006      	str	r0, [sp, #24]
 8009026:	2800      	cmp	r0, #0
 8009028:	f43f ae91 	beq.w	8008d4e <_strtod_l+0x47e>
 800902c:	2c00      	cmp	r4, #0
 800902e:	dd08      	ble.n	8009042 <_strtod_l+0x772>
 8009030:	4622      	mov	r2, r4
 8009032:	4650      	mov	r0, sl
 8009034:	9906      	ldr	r1, [sp, #24]
 8009036:	f001 fb8b 	bl	800a750 <__lshift>
 800903a:	9006      	str	r0, [sp, #24]
 800903c:	2800      	cmp	r0, #0
 800903e:	f43f ae86 	beq.w	8008d4e <_strtod_l+0x47e>
 8009042:	2e00      	cmp	r6, #0
 8009044:	dd08      	ble.n	8009058 <_strtod_l+0x788>
 8009046:	4632      	mov	r2, r6
 8009048:	4650      	mov	r0, sl
 800904a:	9904      	ldr	r1, [sp, #16]
 800904c:	f001 fb80 	bl	800a750 <__lshift>
 8009050:	9004      	str	r0, [sp, #16]
 8009052:	2800      	cmp	r0, #0
 8009054:	f43f ae7b 	beq.w	8008d4e <_strtod_l+0x47e>
 8009058:	4650      	mov	r0, sl
 800905a:	9a06      	ldr	r2, [sp, #24]
 800905c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800905e:	f001 fc03 	bl	800a868 <__mdiff>
 8009062:	4683      	mov	fp, r0
 8009064:	2800      	cmp	r0, #0
 8009066:	f43f ae72 	beq.w	8008d4e <_strtod_l+0x47e>
 800906a:	2400      	movs	r4, #0
 800906c:	68c3      	ldr	r3, [r0, #12]
 800906e:	9904      	ldr	r1, [sp, #16]
 8009070:	60c4      	str	r4, [r0, #12]
 8009072:	930b      	str	r3, [sp, #44]	; 0x2c
 8009074:	f001 fbdc 	bl	800a830 <__mcmp>
 8009078:	42a0      	cmp	r0, r4
 800907a:	da6b      	bge.n	8009154 <_strtod_l+0x884>
 800907c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800907e:	ea53 0308 	orrs.w	r3, r3, r8
 8009082:	f040 8091 	bne.w	80091a8 <_strtod_l+0x8d8>
 8009086:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800908a:	2b00      	cmp	r3, #0
 800908c:	f040 808c 	bne.w	80091a8 <_strtod_l+0x8d8>
 8009090:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009094:	0d1b      	lsrs	r3, r3, #20
 8009096:	051b      	lsls	r3, r3, #20
 8009098:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800909c:	f240 8084 	bls.w	80091a8 <_strtod_l+0x8d8>
 80090a0:	f8db 3014 	ldr.w	r3, [fp, #20]
 80090a4:	b91b      	cbnz	r3, 80090ae <_strtod_l+0x7de>
 80090a6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	dd7c      	ble.n	80091a8 <_strtod_l+0x8d8>
 80090ae:	4659      	mov	r1, fp
 80090b0:	2201      	movs	r2, #1
 80090b2:	4650      	mov	r0, sl
 80090b4:	f001 fb4c 	bl	800a750 <__lshift>
 80090b8:	9904      	ldr	r1, [sp, #16]
 80090ba:	4683      	mov	fp, r0
 80090bc:	f001 fbb8 	bl	800a830 <__mcmp>
 80090c0:	2800      	cmp	r0, #0
 80090c2:	dd71      	ble.n	80091a8 <_strtod_l+0x8d8>
 80090c4:	9905      	ldr	r1, [sp, #20]
 80090c6:	464b      	mov	r3, r9
 80090c8:	4a20      	ldr	r2, [pc, #128]	; (800914c <_strtod_l+0x87c>)
 80090ca:	2900      	cmp	r1, #0
 80090cc:	f000 808c 	beq.w	80091e8 <_strtod_l+0x918>
 80090d0:	ea02 0109 	and.w	r1, r2, r9
 80090d4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80090d8:	f300 8086 	bgt.w	80091e8 <_strtod_l+0x918>
 80090dc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80090e0:	f77f aeaa 	ble.w	8008e38 <_strtod_l+0x568>
 80090e4:	4640      	mov	r0, r8
 80090e6:	4649      	mov	r1, r9
 80090e8:	4b19      	ldr	r3, [pc, #100]	; (8009150 <_strtod_l+0x880>)
 80090ea:	2200      	movs	r2, #0
 80090ec:	f7f7 f9f4 	bl	80004d8 <__aeabi_dmul>
 80090f0:	460b      	mov	r3, r1
 80090f2:	4303      	orrs	r3, r0
 80090f4:	bf08      	it	eq
 80090f6:	2322      	moveq	r3, #34	; 0x22
 80090f8:	4680      	mov	r8, r0
 80090fa:	4689      	mov	r9, r1
 80090fc:	bf08      	it	eq
 80090fe:	f8ca 3000 	streq.w	r3, [sl]
 8009102:	e62f      	b.n	8008d64 <_strtod_l+0x494>
 8009104:	f04f 32ff 	mov.w	r2, #4294967295
 8009108:	fa02 f303 	lsl.w	r3, r2, r3
 800910c:	ea03 0808 	and.w	r8, r3, r8
 8009110:	e6e0      	b.n	8008ed4 <_strtod_l+0x604>
 8009112:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8009116:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800911a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800911e:	35e2      	adds	r5, #226	; 0xe2
 8009120:	fa07 f505 	lsl.w	r5, r7, r5
 8009124:	970f      	str	r7, [sp, #60]	; 0x3c
 8009126:	e747      	b.n	8008fb8 <_strtod_l+0x6e8>
 8009128:	2301      	movs	r3, #1
 800912a:	2500      	movs	r5, #0
 800912c:	930f      	str	r3, [sp, #60]	; 0x3c
 800912e:	e743      	b.n	8008fb8 <_strtod_l+0x6e8>
 8009130:	463a      	mov	r2, r7
 8009132:	4650      	mov	r0, sl
 8009134:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009136:	f001 fb0b 	bl	800a750 <__lshift>
 800913a:	901a      	str	r0, [sp, #104]	; 0x68
 800913c:	2800      	cmp	r0, #0
 800913e:	f47f af69 	bne.w	8009014 <_strtod_l+0x744>
 8009142:	e604      	b.n	8008d4e <_strtod_l+0x47e>
 8009144:	0800b550 	.word	0x0800b550
 8009148:	fffffc02 	.word	0xfffffc02
 800914c:	7ff00000 	.word	0x7ff00000
 8009150:	39500000 	.word	0x39500000
 8009154:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009158:	d165      	bne.n	8009226 <_strtod_l+0x956>
 800915a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800915c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009160:	b35a      	cbz	r2, 80091ba <_strtod_l+0x8ea>
 8009162:	4a99      	ldr	r2, [pc, #612]	; (80093c8 <_strtod_l+0xaf8>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d12b      	bne.n	80091c0 <_strtod_l+0x8f0>
 8009168:	9b05      	ldr	r3, [sp, #20]
 800916a:	4641      	mov	r1, r8
 800916c:	b303      	cbz	r3, 80091b0 <_strtod_l+0x8e0>
 800916e:	464a      	mov	r2, r9
 8009170:	4b96      	ldr	r3, [pc, #600]	; (80093cc <_strtod_l+0xafc>)
 8009172:	4013      	ands	r3, r2
 8009174:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009178:	f04f 32ff 	mov.w	r2, #4294967295
 800917c:	d81b      	bhi.n	80091b6 <_strtod_l+0x8e6>
 800917e:	0d1b      	lsrs	r3, r3, #20
 8009180:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009184:	fa02 f303 	lsl.w	r3, r2, r3
 8009188:	4299      	cmp	r1, r3
 800918a:	d119      	bne.n	80091c0 <_strtod_l+0x8f0>
 800918c:	4b90      	ldr	r3, [pc, #576]	; (80093d0 <_strtod_l+0xb00>)
 800918e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009190:	429a      	cmp	r2, r3
 8009192:	d102      	bne.n	800919a <_strtod_l+0x8ca>
 8009194:	3101      	adds	r1, #1
 8009196:	f43f adda 	beq.w	8008d4e <_strtod_l+0x47e>
 800919a:	f04f 0800 	mov.w	r8, #0
 800919e:	4b8b      	ldr	r3, [pc, #556]	; (80093cc <_strtod_l+0xafc>)
 80091a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091a2:	401a      	ands	r2, r3
 80091a4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80091a8:	9b05      	ldr	r3, [sp, #20]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d19a      	bne.n	80090e4 <_strtod_l+0x814>
 80091ae:	e5d9      	b.n	8008d64 <_strtod_l+0x494>
 80091b0:	f04f 33ff 	mov.w	r3, #4294967295
 80091b4:	e7e8      	b.n	8009188 <_strtod_l+0x8b8>
 80091b6:	4613      	mov	r3, r2
 80091b8:	e7e6      	b.n	8009188 <_strtod_l+0x8b8>
 80091ba:	ea53 0308 	orrs.w	r3, r3, r8
 80091be:	d081      	beq.n	80090c4 <_strtod_l+0x7f4>
 80091c0:	b1e5      	cbz	r5, 80091fc <_strtod_l+0x92c>
 80091c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c4:	421d      	tst	r5, r3
 80091c6:	d0ef      	beq.n	80091a8 <_strtod_l+0x8d8>
 80091c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091ca:	4640      	mov	r0, r8
 80091cc:	4649      	mov	r1, r9
 80091ce:	9a05      	ldr	r2, [sp, #20]
 80091d0:	b1c3      	cbz	r3, 8009204 <_strtod_l+0x934>
 80091d2:	f7ff fb59 	bl	8008888 <sulp>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80091de:	f7f6 ffc5 	bl	800016c <__adddf3>
 80091e2:	4680      	mov	r8, r0
 80091e4:	4689      	mov	r9, r1
 80091e6:	e7df      	b.n	80091a8 <_strtod_l+0x8d8>
 80091e8:	4013      	ands	r3, r2
 80091ea:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80091ee:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80091f2:	f04f 38ff 	mov.w	r8, #4294967295
 80091f6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80091fa:	e7d5      	b.n	80091a8 <_strtod_l+0x8d8>
 80091fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091fe:	ea13 0f08 	tst.w	r3, r8
 8009202:	e7e0      	b.n	80091c6 <_strtod_l+0x8f6>
 8009204:	f7ff fb40 	bl	8008888 <sulp>
 8009208:	4602      	mov	r2, r0
 800920a:	460b      	mov	r3, r1
 800920c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009210:	f7f6 ffaa 	bl	8000168 <__aeabi_dsub>
 8009214:	2200      	movs	r2, #0
 8009216:	2300      	movs	r3, #0
 8009218:	4680      	mov	r8, r0
 800921a:	4689      	mov	r9, r1
 800921c:	f7f7 fbc4 	bl	80009a8 <__aeabi_dcmpeq>
 8009220:	2800      	cmp	r0, #0
 8009222:	d0c1      	beq.n	80091a8 <_strtod_l+0x8d8>
 8009224:	e608      	b.n	8008e38 <_strtod_l+0x568>
 8009226:	4658      	mov	r0, fp
 8009228:	9904      	ldr	r1, [sp, #16]
 800922a:	f001 fc7f 	bl	800ab2c <__ratio>
 800922e:	2200      	movs	r2, #0
 8009230:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009234:	4606      	mov	r6, r0
 8009236:	460f      	mov	r7, r1
 8009238:	f7f7 fbca 	bl	80009d0 <__aeabi_dcmple>
 800923c:	2800      	cmp	r0, #0
 800923e:	d070      	beq.n	8009322 <_strtod_l+0xa52>
 8009240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009242:	2b00      	cmp	r3, #0
 8009244:	d042      	beq.n	80092cc <_strtod_l+0x9fc>
 8009246:	2600      	movs	r6, #0
 8009248:	4f62      	ldr	r7, [pc, #392]	; (80093d4 <_strtod_l+0xb04>)
 800924a:	4d62      	ldr	r5, [pc, #392]	; (80093d4 <_strtod_l+0xb04>)
 800924c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800924e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009252:	0d1b      	lsrs	r3, r3, #20
 8009254:	051b      	lsls	r3, r3, #20
 8009256:	930f      	str	r3, [sp, #60]	; 0x3c
 8009258:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800925a:	4b5f      	ldr	r3, [pc, #380]	; (80093d8 <_strtod_l+0xb08>)
 800925c:	429a      	cmp	r2, r3
 800925e:	f040 80c3 	bne.w	80093e8 <_strtod_l+0xb18>
 8009262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009264:	4640      	mov	r0, r8
 8009266:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800926a:	4649      	mov	r1, r9
 800926c:	f001 fb88 	bl	800a980 <__ulp>
 8009270:	4602      	mov	r2, r0
 8009272:	460b      	mov	r3, r1
 8009274:	4630      	mov	r0, r6
 8009276:	4639      	mov	r1, r7
 8009278:	f7f7 f92e 	bl	80004d8 <__aeabi_dmul>
 800927c:	4642      	mov	r2, r8
 800927e:	464b      	mov	r3, r9
 8009280:	f7f6 ff74 	bl	800016c <__adddf3>
 8009284:	460b      	mov	r3, r1
 8009286:	4951      	ldr	r1, [pc, #324]	; (80093cc <_strtod_l+0xafc>)
 8009288:	4a54      	ldr	r2, [pc, #336]	; (80093dc <_strtod_l+0xb0c>)
 800928a:	4019      	ands	r1, r3
 800928c:	4291      	cmp	r1, r2
 800928e:	4680      	mov	r8, r0
 8009290:	d95d      	bls.n	800934e <_strtod_l+0xa7e>
 8009292:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009294:	4b4e      	ldr	r3, [pc, #312]	; (80093d0 <_strtod_l+0xb00>)
 8009296:	429a      	cmp	r2, r3
 8009298:	d103      	bne.n	80092a2 <_strtod_l+0x9d2>
 800929a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800929c:	3301      	adds	r3, #1
 800929e:	f43f ad56 	beq.w	8008d4e <_strtod_l+0x47e>
 80092a2:	f04f 38ff 	mov.w	r8, #4294967295
 80092a6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80093d0 <_strtod_l+0xb00>
 80092aa:	4650      	mov	r0, sl
 80092ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80092ae:	f001 f837 	bl	800a320 <_Bfree>
 80092b2:	4650      	mov	r0, sl
 80092b4:	9906      	ldr	r1, [sp, #24]
 80092b6:	f001 f833 	bl	800a320 <_Bfree>
 80092ba:	4650      	mov	r0, sl
 80092bc:	9904      	ldr	r1, [sp, #16]
 80092be:	f001 f82f 	bl	800a320 <_Bfree>
 80092c2:	4659      	mov	r1, fp
 80092c4:	4650      	mov	r0, sl
 80092c6:	f001 f82b 	bl	800a320 <_Bfree>
 80092ca:	e627      	b.n	8008f1c <_strtod_l+0x64c>
 80092cc:	f1b8 0f00 	cmp.w	r8, #0
 80092d0:	d119      	bne.n	8009306 <_strtod_l+0xa36>
 80092d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092d8:	b9e3      	cbnz	r3, 8009314 <_strtod_l+0xa44>
 80092da:	2200      	movs	r2, #0
 80092dc:	4630      	mov	r0, r6
 80092de:	4639      	mov	r1, r7
 80092e0:	4b3c      	ldr	r3, [pc, #240]	; (80093d4 <_strtod_l+0xb04>)
 80092e2:	f7f7 fb6b 	bl	80009bc <__aeabi_dcmplt>
 80092e6:	b9c8      	cbnz	r0, 800931c <_strtod_l+0xa4c>
 80092e8:	2200      	movs	r2, #0
 80092ea:	4630      	mov	r0, r6
 80092ec:	4639      	mov	r1, r7
 80092ee:	4b3c      	ldr	r3, [pc, #240]	; (80093e0 <_strtod_l+0xb10>)
 80092f0:	f7f7 f8f2 	bl	80004d8 <__aeabi_dmul>
 80092f4:	4604      	mov	r4, r0
 80092f6:	460d      	mov	r5, r1
 80092f8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80092fc:	9416      	str	r4, [sp, #88]	; 0x58
 80092fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8009300:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8009304:	e7a2      	b.n	800924c <_strtod_l+0x97c>
 8009306:	f1b8 0f01 	cmp.w	r8, #1
 800930a:	d103      	bne.n	8009314 <_strtod_l+0xa44>
 800930c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800930e:	2b00      	cmp	r3, #0
 8009310:	f43f ad92 	beq.w	8008e38 <_strtod_l+0x568>
 8009314:	2600      	movs	r6, #0
 8009316:	2400      	movs	r4, #0
 8009318:	4f32      	ldr	r7, [pc, #200]	; (80093e4 <_strtod_l+0xb14>)
 800931a:	e796      	b.n	800924a <_strtod_l+0x97a>
 800931c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800931e:	4d30      	ldr	r5, [pc, #192]	; (80093e0 <_strtod_l+0xb10>)
 8009320:	e7ea      	b.n	80092f8 <_strtod_l+0xa28>
 8009322:	4b2f      	ldr	r3, [pc, #188]	; (80093e0 <_strtod_l+0xb10>)
 8009324:	2200      	movs	r2, #0
 8009326:	4630      	mov	r0, r6
 8009328:	4639      	mov	r1, r7
 800932a:	f7f7 f8d5 	bl	80004d8 <__aeabi_dmul>
 800932e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009330:	4604      	mov	r4, r0
 8009332:	460d      	mov	r5, r1
 8009334:	b933      	cbnz	r3, 8009344 <_strtod_l+0xa74>
 8009336:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800933a:	9010      	str	r0, [sp, #64]	; 0x40
 800933c:	9311      	str	r3, [sp, #68]	; 0x44
 800933e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009342:	e783      	b.n	800924c <_strtod_l+0x97c>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800934c:	e7f7      	b.n	800933e <_strtod_l+0xa6e>
 800934e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009352:	9b05      	ldr	r3, [sp, #20]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d1a8      	bne.n	80092aa <_strtod_l+0x9da>
 8009358:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800935c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800935e:	0d1b      	lsrs	r3, r3, #20
 8009360:	051b      	lsls	r3, r3, #20
 8009362:	429a      	cmp	r2, r3
 8009364:	d1a1      	bne.n	80092aa <_strtod_l+0x9da>
 8009366:	4620      	mov	r0, r4
 8009368:	4629      	mov	r1, r5
 800936a:	f7f7 fe8b 	bl	8001084 <__aeabi_d2lz>
 800936e:	f7f7 f885 	bl	800047c <__aeabi_l2d>
 8009372:	4602      	mov	r2, r0
 8009374:	460b      	mov	r3, r1
 8009376:	4620      	mov	r0, r4
 8009378:	4629      	mov	r1, r5
 800937a:	f7f6 fef5 	bl	8000168 <__aeabi_dsub>
 800937e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009380:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009384:	ea43 0308 	orr.w	r3, r3, r8
 8009388:	4313      	orrs	r3, r2
 800938a:	4604      	mov	r4, r0
 800938c:	460d      	mov	r5, r1
 800938e:	d066      	beq.n	800945e <_strtod_l+0xb8e>
 8009390:	a309      	add	r3, pc, #36	; (adr r3, 80093b8 <_strtod_l+0xae8>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	f7f7 fb11 	bl	80009bc <__aeabi_dcmplt>
 800939a:	2800      	cmp	r0, #0
 800939c:	f47f ace2 	bne.w	8008d64 <_strtod_l+0x494>
 80093a0:	a307      	add	r3, pc, #28	; (adr r3, 80093c0 <_strtod_l+0xaf0>)
 80093a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a6:	4620      	mov	r0, r4
 80093a8:	4629      	mov	r1, r5
 80093aa:	f7f7 fb25 	bl	80009f8 <__aeabi_dcmpgt>
 80093ae:	2800      	cmp	r0, #0
 80093b0:	f43f af7b 	beq.w	80092aa <_strtod_l+0x9da>
 80093b4:	e4d6      	b.n	8008d64 <_strtod_l+0x494>
 80093b6:	bf00      	nop
 80093b8:	94a03595 	.word	0x94a03595
 80093bc:	3fdfffff 	.word	0x3fdfffff
 80093c0:	35afe535 	.word	0x35afe535
 80093c4:	3fe00000 	.word	0x3fe00000
 80093c8:	000fffff 	.word	0x000fffff
 80093cc:	7ff00000 	.word	0x7ff00000
 80093d0:	7fefffff 	.word	0x7fefffff
 80093d4:	3ff00000 	.word	0x3ff00000
 80093d8:	7fe00000 	.word	0x7fe00000
 80093dc:	7c9fffff 	.word	0x7c9fffff
 80093e0:	3fe00000 	.word	0x3fe00000
 80093e4:	bff00000 	.word	0xbff00000
 80093e8:	9b05      	ldr	r3, [sp, #20]
 80093ea:	b313      	cbz	r3, 8009432 <_strtod_l+0xb62>
 80093ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80093f2:	d81e      	bhi.n	8009432 <_strtod_l+0xb62>
 80093f4:	a326      	add	r3, pc, #152	; (adr r3, 8009490 <_strtod_l+0xbc0>)
 80093f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fa:	4620      	mov	r0, r4
 80093fc:	4629      	mov	r1, r5
 80093fe:	f7f7 fae7 	bl	80009d0 <__aeabi_dcmple>
 8009402:	b190      	cbz	r0, 800942a <_strtod_l+0xb5a>
 8009404:	4629      	mov	r1, r5
 8009406:	4620      	mov	r0, r4
 8009408:	f7f7 fb28 	bl	8000a5c <__aeabi_d2uiz>
 800940c:	2801      	cmp	r0, #1
 800940e:	bf38      	it	cc
 8009410:	2001      	movcc	r0, #1
 8009412:	f7f6 ffe7 	bl	80003e4 <__aeabi_ui2d>
 8009416:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009418:	4604      	mov	r4, r0
 800941a:	460d      	mov	r5, r1
 800941c:	b9d3      	cbnz	r3, 8009454 <_strtod_l+0xb84>
 800941e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009422:	9012      	str	r0, [sp, #72]	; 0x48
 8009424:	9313      	str	r3, [sp, #76]	; 0x4c
 8009426:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800942a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800942c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8009430:	1a9f      	subs	r7, r3, r2
 8009432:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009436:	f001 faa3 	bl	800a980 <__ulp>
 800943a:	4602      	mov	r2, r0
 800943c:	460b      	mov	r3, r1
 800943e:	4630      	mov	r0, r6
 8009440:	4639      	mov	r1, r7
 8009442:	f7f7 f849 	bl	80004d8 <__aeabi_dmul>
 8009446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800944a:	f7f6 fe8f 	bl	800016c <__adddf3>
 800944e:	4680      	mov	r8, r0
 8009450:	4689      	mov	r9, r1
 8009452:	e77e      	b.n	8009352 <_strtod_l+0xa82>
 8009454:	4602      	mov	r2, r0
 8009456:	460b      	mov	r3, r1
 8009458:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800945c:	e7e3      	b.n	8009426 <_strtod_l+0xb56>
 800945e:	a30e      	add	r3, pc, #56	; (adr r3, 8009498 <_strtod_l+0xbc8>)
 8009460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009464:	f7f7 faaa 	bl	80009bc <__aeabi_dcmplt>
 8009468:	e7a1      	b.n	80093ae <_strtod_l+0xade>
 800946a:	2300      	movs	r3, #0
 800946c:	930a      	str	r3, [sp, #40]	; 0x28
 800946e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009470:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009472:	6013      	str	r3, [r2, #0]
 8009474:	f7ff ba71 	b.w	800895a <_strtod_l+0x8a>
 8009478:	2a65      	cmp	r2, #101	; 0x65
 800947a:	f43f ab63 	beq.w	8008b44 <_strtod_l+0x274>
 800947e:	2a45      	cmp	r2, #69	; 0x45
 8009480:	f43f ab60 	beq.w	8008b44 <_strtod_l+0x274>
 8009484:	2301      	movs	r3, #1
 8009486:	f7ff bb95 	b.w	8008bb4 <_strtod_l+0x2e4>
 800948a:	bf00      	nop
 800948c:	f3af 8000 	nop.w
 8009490:	ffc00000 	.word	0xffc00000
 8009494:	41dfffff 	.word	0x41dfffff
 8009498:	94a03595 	.word	0x94a03595
 800949c:	3fcfffff 	.word	0x3fcfffff

080094a0 <strtod>:
 80094a0:	460a      	mov	r2, r1
 80094a2:	4601      	mov	r1, r0
 80094a4:	4802      	ldr	r0, [pc, #8]	; (80094b0 <strtod+0x10>)
 80094a6:	4b03      	ldr	r3, [pc, #12]	; (80094b4 <strtod+0x14>)
 80094a8:	6800      	ldr	r0, [r0, #0]
 80094aa:	f7ff ba11 	b.w	80088d0 <_strtod_l>
 80094ae:	bf00      	nop
 80094b0:	2000003c 	.word	0x2000003c
 80094b4:	200000a4 	.word	0x200000a4

080094b8 <_strtol_l.constprop.0>:
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094be:	4680      	mov	r8, r0
 80094c0:	d001      	beq.n	80094c6 <_strtol_l.constprop.0+0xe>
 80094c2:	2b24      	cmp	r3, #36	; 0x24
 80094c4:	d906      	bls.n	80094d4 <_strtol_l.constprop.0+0x1c>
 80094c6:	f7ff f8b9 	bl	800863c <__errno>
 80094ca:	2316      	movs	r3, #22
 80094cc:	6003      	str	r3, [r0, #0]
 80094ce:	2000      	movs	r0, #0
 80094d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d4:	460d      	mov	r5, r1
 80094d6:	4f35      	ldr	r7, [pc, #212]	; (80095ac <_strtol_l.constprop.0+0xf4>)
 80094d8:	4628      	mov	r0, r5
 80094da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094de:	5de6      	ldrb	r6, [r4, r7]
 80094e0:	f016 0608 	ands.w	r6, r6, #8
 80094e4:	d1f8      	bne.n	80094d8 <_strtol_l.constprop.0+0x20>
 80094e6:	2c2d      	cmp	r4, #45	; 0x2d
 80094e8:	d12f      	bne.n	800954a <_strtol_l.constprop.0+0x92>
 80094ea:	2601      	movs	r6, #1
 80094ec:	782c      	ldrb	r4, [r5, #0]
 80094ee:	1c85      	adds	r5, r0, #2
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d057      	beq.n	80095a4 <_strtol_l.constprop.0+0xec>
 80094f4:	2b10      	cmp	r3, #16
 80094f6:	d109      	bne.n	800950c <_strtol_l.constprop.0+0x54>
 80094f8:	2c30      	cmp	r4, #48	; 0x30
 80094fa:	d107      	bne.n	800950c <_strtol_l.constprop.0+0x54>
 80094fc:	7828      	ldrb	r0, [r5, #0]
 80094fe:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009502:	2858      	cmp	r0, #88	; 0x58
 8009504:	d149      	bne.n	800959a <_strtol_l.constprop.0+0xe2>
 8009506:	2310      	movs	r3, #16
 8009508:	786c      	ldrb	r4, [r5, #1]
 800950a:	3502      	adds	r5, #2
 800950c:	2700      	movs	r7, #0
 800950e:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8009512:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009516:	fbbe f9f3 	udiv	r9, lr, r3
 800951a:	4638      	mov	r0, r7
 800951c:	fb03 ea19 	mls	sl, r3, r9, lr
 8009520:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009524:	f1bc 0f09 	cmp.w	ip, #9
 8009528:	d814      	bhi.n	8009554 <_strtol_l.constprop.0+0x9c>
 800952a:	4664      	mov	r4, ip
 800952c:	42a3      	cmp	r3, r4
 800952e:	dd22      	ble.n	8009576 <_strtol_l.constprop.0+0xbe>
 8009530:	2f00      	cmp	r7, #0
 8009532:	db1d      	blt.n	8009570 <_strtol_l.constprop.0+0xb8>
 8009534:	4581      	cmp	r9, r0
 8009536:	d31b      	bcc.n	8009570 <_strtol_l.constprop.0+0xb8>
 8009538:	d101      	bne.n	800953e <_strtol_l.constprop.0+0x86>
 800953a:	45a2      	cmp	sl, r4
 800953c:	db18      	blt.n	8009570 <_strtol_l.constprop.0+0xb8>
 800953e:	2701      	movs	r7, #1
 8009540:	fb00 4003 	mla	r0, r0, r3, r4
 8009544:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009548:	e7ea      	b.n	8009520 <_strtol_l.constprop.0+0x68>
 800954a:	2c2b      	cmp	r4, #43	; 0x2b
 800954c:	bf04      	itt	eq
 800954e:	782c      	ldrbeq	r4, [r5, #0]
 8009550:	1c85      	addeq	r5, r0, #2
 8009552:	e7cd      	b.n	80094f0 <_strtol_l.constprop.0+0x38>
 8009554:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009558:	f1bc 0f19 	cmp.w	ip, #25
 800955c:	d801      	bhi.n	8009562 <_strtol_l.constprop.0+0xaa>
 800955e:	3c37      	subs	r4, #55	; 0x37
 8009560:	e7e4      	b.n	800952c <_strtol_l.constprop.0+0x74>
 8009562:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009566:	f1bc 0f19 	cmp.w	ip, #25
 800956a:	d804      	bhi.n	8009576 <_strtol_l.constprop.0+0xbe>
 800956c:	3c57      	subs	r4, #87	; 0x57
 800956e:	e7dd      	b.n	800952c <_strtol_l.constprop.0+0x74>
 8009570:	f04f 37ff 	mov.w	r7, #4294967295
 8009574:	e7e6      	b.n	8009544 <_strtol_l.constprop.0+0x8c>
 8009576:	2f00      	cmp	r7, #0
 8009578:	da07      	bge.n	800958a <_strtol_l.constprop.0+0xd2>
 800957a:	2322      	movs	r3, #34	; 0x22
 800957c:	4670      	mov	r0, lr
 800957e:	f8c8 3000 	str.w	r3, [r8]
 8009582:	2a00      	cmp	r2, #0
 8009584:	d0a4      	beq.n	80094d0 <_strtol_l.constprop.0+0x18>
 8009586:	1e69      	subs	r1, r5, #1
 8009588:	e005      	b.n	8009596 <_strtol_l.constprop.0+0xde>
 800958a:	b106      	cbz	r6, 800958e <_strtol_l.constprop.0+0xd6>
 800958c:	4240      	negs	r0, r0
 800958e:	2a00      	cmp	r2, #0
 8009590:	d09e      	beq.n	80094d0 <_strtol_l.constprop.0+0x18>
 8009592:	2f00      	cmp	r7, #0
 8009594:	d1f7      	bne.n	8009586 <_strtol_l.constprop.0+0xce>
 8009596:	6011      	str	r1, [r2, #0]
 8009598:	e79a      	b.n	80094d0 <_strtol_l.constprop.0+0x18>
 800959a:	2430      	movs	r4, #48	; 0x30
 800959c:	2b00      	cmp	r3, #0
 800959e:	d1b5      	bne.n	800950c <_strtol_l.constprop.0+0x54>
 80095a0:	2308      	movs	r3, #8
 80095a2:	e7b3      	b.n	800950c <_strtol_l.constprop.0+0x54>
 80095a4:	2c30      	cmp	r4, #48	; 0x30
 80095a6:	d0a9      	beq.n	80094fc <_strtol_l.constprop.0+0x44>
 80095a8:	230a      	movs	r3, #10
 80095aa:	e7af      	b.n	800950c <_strtol_l.constprop.0+0x54>
 80095ac:	0800b579 	.word	0x0800b579

080095b0 <strtol>:
 80095b0:	4613      	mov	r3, r2
 80095b2:	460a      	mov	r2, r1
 80095b4:	4601      	mov	r1, r0
 80095b6:	4802      	ldr	r0, [pc, #8]	; (80095c0 <strtol+0x10>)
 80095b8:	6800      	ldr	r0, [r0, #0]
 80095ba:	f7ff bf7d 	b.w	80094b8 <_strtol_l.constprop.0>
 80095be:	bf00      	nop
 80095c0:	2000003c 	.word	0x2000003c

080095c4 <__swbuf_r>:
 80095c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095c6:	460e      	mov	r6, r1
 80095c8:	4614      	mov	r4, r2
 80095ca:	4605      	mov	r5, r0
 80095cc:	b118      	cbz	r0, 80095d6 <__swbuf_r+0x12>
 80095ce:	6983      	ldr	r3, [r0, #24]
 80095d0:	b90b      	cbnz	r3, 80095d6 <__swbuf_r+0x12>
 80095d2:	f000 f9cd 	bl	8009970 <__sinit>
 80095d6:	4b21      	ldr	r3, [pc, #132]	; (800965c <__swbuf_r+0x98>)
 80095d8:	429c      	cmp	r4, r3
 80095da:	d12b      	bne.n	8009634 <__swbuf_r+0x70>
 80095dc:	686c      	ldr	r4, [r5, #4]
 80095de:	69a3      	ldr	r3, [r4, #24]
 80095e0:	60a3      	str	r3, [r4, #8]
 80095e2:	89a3      	ldrh	r3, [r4, #12]
 80095e4:	071a      	lsls	r2, r3, #28
 80095e6:	d52f      	bpl.n	8009648 <__swbuf_r+0x84>
 80095e8:	6923      	ldr	r3, [r4, #16]
 80095ea:	b36b      	cbz	r3, 8009648 <__swbuf_r+0x84>
 80095ec:	6923      	ldr	r3, [r4, #16]
 80095ee:	6820      	ldr	r0, [r4, #0]
 80095f0:	b2f6      	uxtb	r6, r6
 80095f2:	1ac0      	subs	r0, r0, r3
 80095f4:	6963      	ldr	r3, [r4, #20]
 80095f6:	4637      	mov	r7, r6
 80095f8:	4283      	cmp	r3, r0
 80095fa:	dc04      	bgt.n	8009606 <__swbuf_r+0x42>
 80095fc:	4621      	mov	r1, r4
 80095fe:	4628      	mov	r0, r5
 8009600:	f000 f922 	bl	8009848 <_fflush_r>
 8009604:	bb30      	cbnz	r0, 8009654 <__swbuf_r+0x90>
 8009606:	68a3      	ldr	r3, [r4, #8]
 8009608:	3001      	adds	r0, #1
 800960a:	3b01      	subs	r3, #1
 800960c:	60a3      	str	r3, [r4, #8]
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	1c5a      	adds	r2, r3, #1
 8009612:	6022      	str	r2, [r4, #0]
 8009614:	701e      	strb	r6, [r3, #0]
 8009616:	6963      	ldr	r3, [r4, #20]
 8009618:	4283      	cmp	r3, r0
 800961a:	d004      	beq.n	8009626 <__swbuf_r+0x62>
 800961c:	89a3      	ldrh	r3, [r4, #12]
 800961e:	07db      	lsls	r3, r3, #31
 8009620:	d506      	bpl.n	8009630 <__swbuf_r+0x6c>
 8009622:	2e0a      	cmp	r6, #10
 8009624:	d104      	bne.n	8009630 <__swbuf_r+0x6c>
 8009626:	4621      	mov	r1, r4
 8009628:	4628      	mov	r0, r5
 800962a:	f000 f90d 	bl	8009848 <_fflush_r>
 800962e:	b988      	cbnz	r0, 8009654 <__swbuf_r+0x90>
 8009630:	4638      	mov	r0, r7
 8009632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009634:	4b0a      	ldr	r3, [pc, #40]	; (8009660 <__swbuf_r+0x9c>)
 8009636:	429c      	cmp	r4, r3
 8009638:	d101      	bne.n	800963e <__swbuf_r+0x7a>
 800963a:	68ac      	ldr	r4, [r5, #8]
 800963c:	e7cf      	b.n	80095de <__swbuf_r+0x1a>
 800963e:	4b09      	ldr	r3, [pc, #36]	; (8009664 <__swbuf_r+0xa0>)
 8009640:	429c      	cmp	r4, r3
 8009642:	bf08      	it	eq
 8009644:	68ec      	ldreq	r4, [r5, #12]
 8009646:	e7ca      	b.n	80095de <__swbuf_r+0x1a>
 8009648:	4621      	mov	r1, r4
 800964a:	4628      	mov	r0, r5
 800964c:	f000 f80c 	bl	8009668 <__swsetup_r>
 8009650:	2800      	cmp	r0, #0
 8009652:	d0cb      	beq.n	80095ec <__swbuf_r+0x28>
 8009654:	f04f 37ff 	mov.w	r7, #4294967295
 8009658:	e7ea      	b.n	8009630 <__swbuf_r+0x6c>
 800965a:	bf00      	nop
 800965c:	0800b69c 	.word	0x0800b69c
 8009660:	0800b6bc 	.word	0x0800b6bc
 8009664:	0800b67c 	.word	0x0800b67c

08009668 <__swsetup_r>:
 8009668:	4b32      	ldr	r3, [pc, #200]	; (8009734 <__swsetup_r+0xcc>)
 800966a:	b570      	push	{r4, r5, r6, lr}
 800966c:	681d      	ldr	r5, [r3, #0]
 800966e:	4606      	mov	r6, r0
 8009670:	460c      	mov	r4, r1
 8009672:	b125      	cbz	r5, 800967e <__swsetup_r+0x16>
 8009674:	69ab      	ldr	r3, [r5, #24]
 8009676:	b913      	cbnz	r3, 800967e <__swsetup_r+0x16>
 8009678:	4628      	mov	r0, r5
 800967a:	f000 f979 	bl	8009970 <__sinit>
 800967e:	4b2e      	ldr	r3, [pc, #184]	; (8009738 <__swsetup_r+0xd0>)
 8009680:	429c      	cmp	r4, r3
 8009682:	d10f      	bne.n	80096a4 <__swsetup_r+0x3c>
 8009684:	686c      	ldr	r4, [r5, #4]
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800968c:	0719      	lsls	r1, r3, #28
 800968e:	d42c      	bmi.n	80096ea <__swsetup_r+0x82>
 8009690:	06dd      	lsls	r5, r3, #27
 8009692:	d411      	bmi.n	80096b8 <__swsetup_r+0x50>
 8009694:	2309      	movs	r3, #9
 8009696:	6033      	str	r3, [r6, #0]
 8009698:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800969c:	f04f 30ff 	mov.w	r0, #4294967295
 80096a0:	81a3      	strh	r3, [r4, #12]
 80096a2:	e03e      	b.n	8009722 <__swsetup_r+0xba>
 80096a4:	4b25      	ldr	r3, [pc, #148]	; (800973c <__swsetup_r+0xd4>)
 80096a6:	429c      	cmp	r4, r3
 80096a8:	d101      	bne.n	80096ae <__swsetup_r+0x46>
 80096aa:	68ac      	ldr	r4, [r5, #8]
 80096ac:	e7eb      	b.n	8009686 <__swsetup_r+0x1e>
 80096ae:	4b24      	ldr	r3, [pc, #144]	; (8009740 <__swsetup_r+0xd8>)
 80096b0:	429c      	cmp	r4, r3
 80096b2:	bf08      	it	eq
 80096b4:	68ec      	ldreq	r4, [r5, #12]
 80096b6:	e7e6      	b.n	8009686 <__swsetup_r+0x1e>
 80096b8:	0758      	lsls	r0, r3, #29
 80096ba:	d512      	bpl.n	80096e2 <__swsetup_r+0x7a>
 80096bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096be:	b141      	cbz	r1, 80096d2 <__swsetup_r+0x6a>
 80096c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096c4:	4299      	cmp	r1, r3
 80096c6:	d002      	beq.n	80096ce <__swsetup_r+0x66>
 80096c8:	4630      	mov	r0, r6
 80096ca:	f7fe fff1 	bl	80086b0 <_free_r>
 80096ce:	2300      	movs	r3, #0
 80096d0:	6363      	str	r3, [r4, #52]	; 0x34
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096d8:	81a3      	strh	r3, [r4, #12]
 80096da:	2300      	movs	r3, #0
 80096dc:	6063      	str	r3, [r4, #4]
 80096de:	6923      	ldr	r3, [r4, #16]
 80096e0:	6023      	str	r3, [r4, #0]
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	f043 0308 	orr.w	r3, r3, #8
 80096e8:	81a3      	strh	r3, [r4, #12]
 80096ea:	6923      	ldr	r3, [r4, #16]
 80096ec:	b94b      	cbnz	r3, 8009702 <__swsetup_r+0x9a>
 80096ee:	89a3      	ldrh	r3, [r4, #12]
 80096f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096f8:	d003      	beq.n	8009702 <__swsetup_r+0x9a>
 80096fa:	4621      	mov	r1, r4
 80096fc:	4630      	mov	r0, r6
 80096fe:	f000 fd63 	bl	800a1c8 <__smakebuf_r>
 8009702:	89a0      	ldrh	r0, [r4, #12]
 8009704:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009708:	f010 0301 	ands.w	r3, r0, #1
 800970c:	d00a      	beq.n	8009724 <__swsetup_r+0xbc>
 800970e:	2300      	movs	r3, #0
 8009710:	60a3      	str	r3, [r4, #8]
 8009712:	6963      	ldr	r3, [r4, #20]
 8009714:	425b      	negs	r3, r3
 8009716:	61a3      	str	r3, [r4, #24]
 8009718:	6923      	ldr	r3, [r4, #16]
 800971a:	b943      	cbnz	r3, 800972e <__swsetup_r+0xc6>
 800971c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009720:	d1ba      	bne.n	8009698 <__swsetup_r+0x30>
 8009722:	bd70      	pop	{r4, r5, r6, pc}
 8009724:	0781      	lsls	r1, r0, #30
 8009726:	bf58      	it	pl
 8009728:	6963      	ldrpl	r3, [r4, #20]
 800972a:	60a3      	str	r3, [r4, #8]
 800972c:	e7f4      	b.n	8009718 <__swsetup_r+0xb0>
 800972e:	2000      	movs	r0, #0
 8009730:	e7f7      	b.n	8009722 <__swsetup_r+0xba>
 8009732:	bf00      	nop
 8009734:	2000003c 	.word	0x2000003c
 8009738:	0800b69c 	.word	0x0800b69c
 800973c:	0800b6bc 	.word	0x0800b6bc
 8009740:	0800b67c 	.word	0x0800b67c

08009744 <__sflush_r>:
 8009744:	898a      	ldrh	r2, [r1, #12]
 8009746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009748:	4605      	mov	r5, r0
 800974a:	0710      	lsls	r0, r2, #28
 800974c:	460c      	mov	r4, r1
 800974e:	d457      	bmi.n	8009800 <__sflush_r+0xbc>
 8009750:	684b      	ldr	r3, [r1, #4]
 8009752:	2b00      	cmp	r3, #0
 8009754:	dc04      	bgt.n	8009760 <__sflush_r+0x1c>
 8009756:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009758:	2b00      	cmp	r3, #0
 800975a:	dc01      	bgt.n	8009760 <__sflush_r+0x1c>
 800975c:	2000      	movs	r0, #0
 800975e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009760:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009762:	2e00      	cmp	r6, #0
 8009764:	d0fa      	beq.n	800975c <__sflush_r+0x18>
 8009766:	2300      	movs	r3, #0
 8009768:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800976c:	682f      	ldr	r7, [r5, #0]
 800976e:	602b      	str	r3, [r5, #0]
 8009770:	d032      	beq.n	80097d8 <__sflush_r+0x94>
 8009772:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009774:	89a3      	ldrh	r3, [r4, #12]
 8009776:	075a      	lsls	r2, r3, #29
 8009778:	d505      	bpl.n	8009786 <__sflush_r+0x42>
 800977a:	6863      	ldr	r3, [r4, #4]
 800977c:	1ac0      	subs	r0, r0, r3
 800977e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009780:	b10b      	cbz	r3, 8009786 <__sflush_r+0x42>
 8009782:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009784:	1ac0      	subs	r0, r0, r3
 8009786:	2300      	movs	r3, #0
 8009788:	4602      	mov	r2, r0
 800978a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800978c:	4628      	mov	r0, r5
 800978e:	6a21      	ldr	r1, [r4, #32]
 8009790:	47b0      	blx	r6
 8009792:	1c43      	adds	r3, r0, #1
 8009794:	89a3      	ldrh	r3, [r4, #12]
 8009796:	d106      	bne.n	80097a6 <__sflush_r+0x62>
 8009798:	6829      	ldr	r1, [r5, #0]
 800979a:	291d      	cmp	r1, #29
 800979c:	d82c      	bhi.n	80097f8 <__sflush_r+0xb4>
 800979e:	4a29      	ldr	r2, [pc, #164]	; (8009844 <__sflush_r+0x100>)
 80097a0:	40ca      	lsrs	r2, r1
 80097a2:	07d6      	lsls	r6, r2, #31
 80097a4:	d528      	bpl.n	80097f8 <__sflush_r+0xb4>
 80097a6:	2200      	movs	r2, #0
 80097a8:	6062      	str	r2, [r4, #4]
 80097aa:	6922      	ldr	r2, [r4, #16]
 80097ac:	04d9      	lsls	r1, r3, #19
 80097ae:	6022      	str	r2, [r4, #0]
 80097b0:	d504      	bpl.n	80097bc <__sflush_r+0x78>
 80097b2:	1c42      	adds	r2, r0, #1
 80097b4:	d101      	bne.n	80097ba <__sflush_r+0x76>
 80097b6:	682b      	ldr	r3, [r5, #0]
 80097b8:	b903      	cbnz	r3, 80097bc <__sflush_r+0x78>
 80097ba:	6560      	str	r0, [r4, #84]	; 0x54
 80097bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097be:	602f      	str	r7, [r5, #0]
 80097c0:	2900      	cmp	r1, #0
 80097c2:	d0cb      	beq.n	800975c <__sflush_r+0x18>
 80097c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097c8:	4299      	cmp	r1, r3
 80097ca:	d002      	beq.n	80097d2 <__sflush_r+0x8e>
 80097cc:	4628      	mov	r0, r5
 80097ce:	f7fe ff6f 	bl	80086b0 <_free_r>
 80097d2:	2000      	movs	r0, #0
 80097d4:	6360      	str	r0, [r4, #52]	; 0x34
 80097d6:	e7c2      	b.n	800975e <__sflush_r+0x1a>
 80097d8:	6a21      	ldr	r1, [r4, #32]
 80097da:	2301      	movs	r3, #1
 80097dc:	4628      	mov	r0, r5
 80097de:	47b0      	blx	r6
 80097e0:	1c41      	adds	r1, r0, #1
 80097e2:	d1c7      	bne.n	8009774 <__sflush_r+0x30>
 80097e4:	682b      	ldr	r3, [r5, #0]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d0c4      	beq.n	8009774 <__sflush_r+0x30>
 80097ea:	2b1d      	cmp	r3, #29
 80097ec:	d001      	beq.n	80097f2 <__sflush_r+0xae>
 80097ee:	2b16      	cmp	r3, #22
 80097f0:	d101      	bne.n	80097f6 <__sflush_r+0xb2>
 80097f2:	602f      	str	r7, [r5, #0]
 80097f4:	e7b2      	b.n	800975c <__sflush_r+0x18>
 80097f6:	89a3      	ldrh	r3, [r4, #12]
 80097f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097fc:	81a3      	strh	r3, [r4, #12]
 80097fe:	e7ae      	b.n	800975e <__sflush_r+0x1a>
 8009800:	690f      	ldr	r7, [r1, #16]
 8009802:	2f00      	cmp	r7, #0
 8009804:	d0aa      	beq.n	800975c <__sflush_r+0x18>
 8009806:	0793      	lsls	r3, r2, #30
 8009808:	bf18      	it	ne
 800980a:	2300      	movne	r3, #0
 800980c:	680e      	ldr	r6, [r1, #0]
 800980e:	bf08      	it	eq
 8009810:	694b      	ldreq	r3, [r1, #20]
 8009812:	1bf6      	subs	r6, r6, r7
 8009814:	600f      	str	r7, [r1, #0]
 8009816:	608b      	str	r3, [r1, #8]
 8009818:	2e00      	cmp	r6, #0
 800981a:	dd9f      	ble.n	800975c <__sflush_r+0x18>
 800981c:	4633      	mov	r3, r6
 800981e:	463a      	mov	r2, r7
 8009820:	4628      	mov	r0, r5
 8009822:	6a21      	ldr	r1, [r4, #32]
 8009824:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009828:	47e0      	blx	ip
 800982a:	2800      	cmp	r0, #0
 800982c:	dc06      	bgt.n	800983c <__sflush_r+0xf8>
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	f04f 30ff 	mov.w	r0, #4294967295
 8009834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009838:	81a3      	strh	r3, [r4, #12]
 800983a:	e790      	b.n	800975e <__sflush_r+0x1a>
 800983c:	4407      	add	r7, r0
 800983e:	1a36      	subs	r6, r6, r0
 8009840:	e7ea      	b.n	8009818 <__sflush_r+0xd4>
 8009842:	bf00      	nop
 8009844:	20400001 	.word	0x20400001

08009848 <_fflush_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	690b      	ldr	r3, [r1, #16]
 800984c:	4605      	mov	r5, r0
 800984e:	460c      	mov	r4, r1
 8009850:	b913      	cbnz	r3, 8009858 <_fflush_r+0x10>
 8009852:	2500      	movs	r5, #0
 8009854:	4628      	mov	r0, r5
 8009856:	bd38      	pop	{r3, r4, r5, pc}
 8009858:	b118      	cbz	r0, 8009862 <_fflush_r+0x1a>
 800985a:	6983      	ldr	r3, [r0, #24]
 800985c:	b90b      	cbnz	r3, 8009862 <_fflush_r+0x1a>
 800985e:	f000 f887 	bl	8009970 <__sinit>
 8009862:	4b14      	ldr	r3, [pc, #80]	; (80098b4 <_fflush_r+0x6c>)
 8009864:	429c      	cmp	r4, r3
 8009866:	d11b      	bne.n	80098a0 <_fflush_r+0x58>
 8009868:	686c      	ldr	r4, [r5, #4]
 800986a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0ef      	beq.n	8009852 <_fflush_r+0xa>
 8009872:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009874:	07d0      	lsls	r0, r2, #31
 8009876:	d404      	bmi.n	8009882 <_fflush_r+0x3a>
 8009878:	0599      	lsls	r1, r3, #22
 800987a:	d402      	bmi.n	8009882 <_fflush_r+0x3a>
 800987c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800987e:	f000 fc7c 	bl	800a17a <__retarget_lock_acquire_recursive>
 8009882:	4628      	mov	r0, r5
 8009884:	4621      	mov	r1, r4
 8009886:	f7ff ff5d 	bl	8009744 <__sflush_r>
 800988a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800988c:	4605      	mov	r5, r0
 800988e:	07da      	lsls	r2, r3, #31
 8009890:	d4e0      	bmi.n	8009854 <_fflush_r+0xc>
 8009892:	89a3      	ldrh	r3, [r4, #12]
 8009894:	059b      	lsls	r3, r3, #22
 8009896:	d4dd      	bmi.n	8009854 <_fflush_r+0xc>
 8009898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800989a:	f000 fc6f 	bl	800a17c <__retarget_lock_release_recursive>
 800989e:	e7d9      	b.n	8009854 <_fflush_r+0xc>
 80098a0:	4b05      	ldr	r3, [pc, #20]	; (80098b8 <_fflush_r+0x70>)
 80098a2:	429c      	cmp	r4, r3
 80098a4:	d101      	bne.n	80098aa <_fflush_r+0x62>
 80098a6:	68ac      	ldr	r4, [r5, #8]
 80098a8:	e7df      	b.n	800986a <_fflush_r+0x22>
 80098aa:	4b04      	ldr	r3, [pc, #16]	; (80098bc <_fflush_r+0x74>)
 80098ac:	429c      	cmp	r4, r3
 80098ae:	bf08      	it	eq
 80098b0:	68ec      	ldreq	r4, [r5, #12]
 80098b2:	e7da      	b.n	800986a <_fflush_r+0x22>
 80098b4:	0800b69c 	.word	0x0800b69c
 80098b8:	0800b6bc 	.word	0x0800b6bc
 80098bc:	0800b67c 	.word	0x0800b67c

080098c0 <std>:
 80098c0:	2300      	movs	r3, #0
 80098c2:	b510      	push	{r4, lr}
 80098c4:	4604      	mov	r4, r0
 80098c6:	e9c0 3300 	strd	r3, r3, [r0]
 80098ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098ce:	6083      	str	r3, [r0, #8]
 80098d0:	8181      	strh	r1, [r0, #12]
 80098d2:	6643      	str	r3, [r0, #100]	; 0x64
 80098d4:	81c2      	strh	r2, [r0, #14]
 80098d6:	6183      	str	r3, [r0, #24]
 80098d8:	4619      	mov	r1, r3
 80098da:	2208      	movs	r2, #8
 80098dc:	305c      	adds	r0, #92	; 0x5c
 80098de:	f7fe fedf 	bl	80086a0 <memset>
 80098e2:	4b05      	ldr	r3, [pc, #20]	; (80098f8 <std+0x38>)
 80098e4:	6224      	str	r4, [r4, #32]
 80098e6:	6263      	str	r3, [r4, #36]	; 0x24
 80098e8:	4b04      	ldr	r3, [pc, #16]	; (80098fc <std+0x3c>)
 80098ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80098ec:	4b04      	ldr	r3, [pc, #16]	; (8009900 <std+0x40>)
 80098ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098f0:	4b04      	ldr	r3, [pc, #16]	; (8009904 <std+0x44>)
 80098f2:	6323      	str	r3, [r4, #48]	; 0x30
 80098f4:	bd10      	pop	{r4, pc}
 80098f6:	bf00      	nop
 80098f8:	0800b221 	.word	0x0800b221
 80098fc:	0800b243 	.word	0x0800b243
 8009900:	0800b27b 	.word	0x0800b27b
 8009904:	0800b29f 	.word	0x0800b29f

08009908 <_cleanup_r>:
 8009908:	4901      	ldr	r1, [pc, #4]	; (8009910 <_cleanup_r+0x8>)
 800990a:	f000 b8af 	b.w	8009a6c <_fwalk_reent>
 800990e:	bf00      	nop
 8009910:	08009849 	.word	0x08009849

08009914 <__sfmoreglue>:
 8009914:	2268      	movs	r2, #104	; 0x68
 8009916:	b570      	push	{r4, r5, r6, lr}
 8009918:	1e4d      	subs	r5, r1, #1
 800991a:	4355      	muls	r5, r2
 800991c:	460e      	mov	r6, r1
 800991e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009922:	f7fe ff2d 	bl	8008780 <_malloc_r>
 8009926:	4604      	mov	r4, r0
 8009928:	b140      	cbz	r0, 800993c <__sfmoreglue+0x28>
 800992a:	2100      	movs	r1, #0
 800992c:	e9c0 1600 	strd	r1, r6, [r0]
 8009930:	300c      	adds	r0, #12
 8009932:	60a0      	str	r0, [r4, #8]
 8009934:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009938:	f7fe feb2 	bl	80086a0 <memset>
 800993c:	4620      	mov	r0, r4
 800993e:	bd70      	pop	{r4, r5, r6, pc}

08009940 <__sfp_lock_acquire>:
 8009940:	4801      	ldr	r0, [pc, #4]	; (8009948 <__sfp_lock_acquire+0x8>)
 8009942:	f000 bc1a 	b.w	800a17a <__retarget_lock_acquire_recursive>
 8009946:	bf00      	nop
 8009948:	20000b11 	.word	0x20000b11

0800994c <__sfp_lock_release>:
 800994c:	4801      	ldr	r0, [pc, #4]	; (8009954 <__sfp_lock_release+0x8>)
 800994e:	f000 bc15 	b.w	800a17c <__retarget_lock_release_recursive>
 8009952:	bf00      	nop
 8009954:	20000b11 	.word	0x20000b11

08009958 <__sinit_lock_acquire>:
 8009958:	4801      	ldr	r0, [pc, #4]	; (8009960 <__sinit_lock_acquire+0x8>)
 800995a:	f000 bc0e 	b.w	800a17a <__retarget_lock_acquire_recursive>
 800995e:	bf00      	nop
 8009960:	20000b12 	.word	0x20000b12

08009964 <__sinit_lock_release>:
 8009964:	4801      	ldr	r0, [pc, #4]	; (800996c <__sinit_lock_release+0x8>)
 8009966:	f000 bc09 	b.w	800a17c <__retarget_lock_release_recursive>
 800996a:	bf00      	nop
 800996c:	20000b12 	.word	0x20000b12

08009970 <__sinit>:
 8009970:	b510      	push	{r4, lr}
 8009972:	4604      	mov	r4, r0
 8009974:	f7ff fff0 	bl	8009958 <__sinit_lock_acquire>
 8009978:	69a3      	ldr	r3, [r4, #24]
 800997a:	b11b      	cbz	r3, 8009984 <__sinit+0x14>
 800997c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009980:	f7ff bff0 	b.w	8009964 <__sinit_lock_release>
 8009984:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009988:	6523      	str	r3, [r4, #80]	; 0x50
 800998a:	4b13      	ldr	r3, [pc, #76]	; (80099d8 <__sinit+0x68>)
 800998c:	4a13      	ldr	r2, [pc, #76]	; (80099dc <__sinit+0x6c>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	62a2      	str	r2, [r4, #40]	; 0x28
 8009992:	42a3      	cmp	r3, r4
 8009994:	bf08      	it	eq
 8009996:	2301      	moveq	r3, #1
 8009998:	4620      	mov	r0, r4
 800999a:	bf08      	it	eq
 800999c:	61a3      	streq	r3, [r4, #24]
 800999e:	f000 f81f 	bl	80099e0 <__sfp>
 80099a2:	6060      	str	r0, [r4, #4]
 80099a4:	4620      	mov	r0, r4
 80099a6:	f000 f81b 	bl	80099e0 <__sfp>
 80099aa:	60a0      	str	r0, [r4, #8]
 80099ac:	4620      	mov	r0, r4
 80099ae:	f000 f817 	bl	80099e0 <__sfp>
 80099b2:	2200      	movs	r2, #0
 80099b4:	2104      	movs	r1, #4
 80099b6:	60e0      	str	r0, [r4, #12]
 80099b8:	6860      	ldr	r0, [r4, #4]
 80099ba:	f7ff ff81 	bl	80098c0 <std>
 80099be:	2201      	movs	r2, #1
 80099c0:	2109      	movs	r1, #9
 80099c2:	68a0      	ldr	r0, [r4, #8]
 80099c4:	f7ff ff7c 	bl	80098c0 <std>
 80099c8:	2202      	movs	r2, #2
 80099ca:	2112      	movs	r1, #18
 80099cc:	68e0      	ldr	r0, [r4, #12]
 80099ce:	f7ff ff77 	bl	80098c0 <std>
 80099d2:	2301      	movs	r3, #1
 80099d4:	61a3      	str	r3, [r4, #24]
 80099d6:	e7d1      	b.n	800997c <__sinit+0xc>
 80099d8:	0800b514 	.word	0x0800b514
 80099dc:	08009909 	.word	0x08009909

080099e0 <__sfp>:
 80099e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099e2:	4607      	mov	r7, r0
 80099e4:	f7ff ffac 	bl	8009940 <__sfp_lock_acquire>
 80099e8:	4b1e      	ldr	r3, [pc, #120]	; (8009a64 <__sfp+0x84>)
 80099ea:	681e      	ldr	r6, [r3, #0]
 80099ec:	69b3      	ldr	r3, [r6, #24]
 80099ee:	b913      	cbnz	r3, 80099f6 <__sfp+0x16>
 80099f0:	4630      	mov	r0, r6
 80099f2:	f7ff ffbd 	bl	8009970 <__sinit>
 80099f6:	3648      	adds	r6, #72	; 0x48
 80099f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80099fc:	3b01      	subs	r3, #1
 80099fe:	d503      	bpl.n	8009a08 <__sfp+0x28>
 8009a00:	6833      	ldr	r3, [r6, #0]
 8009a02:	b30b      	cbz	r3, 8009a48 <__sfp+0x68>
 8009a04:	6836      	ldr	r6, [r6, #0]
 8009a06:	e7f7      	b.n	80099f8 <__sfp+0x18>
 8009a08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a0c:	b9d5      	cbnz	r5, 8009a44 <__sfp+0x64>
 8009a0e:	4b16      	ldr	r3, [pc, #88]	; (8009a68 <__sfp+0x88>)
 8009a10:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a14:	60e3      	str	r3, [r4, #12]
 8009a16:	6665      	str	r5, [r4, #100]	; 0x64
 8009a18:	f000 fbae 	bl	800a178 <__retarget_lock_init_recursive>
 8009a1c:	f7ff ff96 	bl	800994c <__sfp_lock_release>
 8009a20:	2208      	movs	r2, #8
 8009a22:	4629      	mov	r1, r5
 8009a24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a2c:	6025      	str	r5, [r4, #0]
 8009a2e:	61a5      	str	r5, [r4, #24]
 8009a30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a34:	f7fe fe34 	bl	80086a0 <memset>
 8009a38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a40:	4620      	mov	r0, r4
 8009a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a44:	3468      	adds	r4, #104	; 0x68
 8009a46:	e7d9      	b.n	80099fc <__sfp+0x1c>
 8009a48:	2104      	movs	r1, #4
 8009a4a:	4638      	mov	r0, r7
 8009a4c:	f7ff ff62 	bl	8009914 <__sfmoreglue>
 8009a50:	4604      	mov	r4, r0
 8009a52:	6030      	str	r0, [r6, #0]
 8009a54:	2800      	cmp	r0, #0
 8009a56:	d1d5      	bne.n	8009a04 <__sfp+0x24>
 8009a58:	f7ff ff78 	bl	800994c <__sfp_lock_release>
 8009a5c:	230c      	movs	r3, #12
 8009a5e:	603b      	str	r3, [r7, #0]
 8009a60:	e7ee      	b.n	8009a40 <__sfp+0x60>
 8009a62:	bf00      	nop
 8009a64:	0800b514 	.word	0x0800b514
 8009a68:	ffff0001 	.word	0xffff0001

08009a6c <_fwalk_reent>:
 8009a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a70:	4606      	mov	r6, r0
 8009a72:	4688      	mov	r8, r1
 8009a74:	2700      	movs	r7, #0
 8009a76:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a7e:	f1b9 0901 	subs.w	r9, r9, #1
 8009a82:	d505      	bpl.n	8009a90 <_fwalk_reent+0x24>
 8009a84:	6824      	ldr	r4, [r4, #0]
 8009a86:	2c00      	cmp	r4, #0
 8009a88:	d1f7      	bne.n	8009a7a <_fwalk_reent+0xe>
 8009a8a:	4638      	mov	r0, r7
 8009a8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a90:	89ab      	ldrh	r3, [r5, #12]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d907      	bls.n	8009aa6 <_fwalk_reent+0x3a>
 8009a96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	d003      	beq.n	8009aa6 <_fwalk_reent+0x3a>
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	4630      	mov	r0, r6
 8009aa2:	47c0      	blx	r8
 8009aa4:	4307      	orrs	r7, r0
 8009aa6:	3568      	adds	r5, #104	; 0x68
 8009aa8:	e7e9      	b.n	8009a7e <_fwalk_reent+0x12>

08009aaa <rshift>:
 8009aaa:	6903      	ldr	r3, [r0, #16]
 8009aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ab0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009ab4:	f100 0414 	add.w	r4, r0, #20
 8009ab8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009abc:	dd46      	ble.n	8009b4c <rshift+0xa2>
 8009abe:	f011 011f 	ands.w	r1, r1, #31
 8009ac2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009ac6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009aca:	d10c      	bne.n	8009ae6 <rshift+0x3c>
 8009acc:	4629      	mov	r1, r5
 8009ace:	f100 0710 	add.w	r7, r0, #16
 8009ad2:	42b1      	cmp	r1, r6
 8009ad4:	d335      	bcc.n	8009b42 <rshift+0x98>
 8009ad6:	1a9b      	subs	r3, r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	1eea      	subs	r2, r5, #3
 8009adc:	4296      	cmp	r6, r2
 8009ade:	bf38      	it	cc
 8009ae0:	2300      	movcc	r3, #0
 8009ae2:	4423      	add	r3, r4
 8009ae4:	e015      	b.n	8009b12 <rshift+0x68>
 8009ae6:	46a1      	mov	r9, r4
 8009ae8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009aec:	f1c1 0820 	rsb	r8, r1, #32
 8009af0:	40cf      	lsrs	r7, r1
 8009af2:	f105 0e04 	add.w	lr, r5, #4
 8009af6:	4576      	cmp	r6, lr
 8009af8:	46f4      	mov	ip, lr
 8009afa:	d816      	bhi.n	8009b2a <rshift+0x80>
 8009afc:	1a9a      	subs	r2, r3, r2
 8009afe:	0092      	lsls	r2, r2, #2
 8009b00:	3a04      	subs	r2, #4
 8009b02:	3501      	adds	r5, #1
 8009b04:	42ae      	cmp	r6, r5
 8009b06:	bf38      	it	cc
 8009b08:	2200      	movcc	r2, #0
 8009b0a:	18a3      	adds	r3, r4, r2
 8009b0c:	50a7      	str	r7, [r4, r2]
 8009b0e:	b107      	cbz	r7, 8009b12 <rshift+0x68>
 8009b10:	3304      	adds	r3, #4
 8009b12:	42a3      	cmp	r3, r4
 8009b14:	eba3 0204 	sub.w	r2, r3, r4
 8009b18:	bf08      	it	eq
 8009b1a:	2300      	moveq	r3, #0
 8009b1c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b20:	6102      	str	r2, [r0, #16]
 8009b22:	bf08      	it	eq
 8009b24:	6143      	streq	r3, [r0, #20]
 8009b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b2a:	f8dc c000 	ldr.w	ip, [ip]
 8009b2e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b32:	ea4c 0707 	orr.w	r7, ip, r7
 8009b36:	f849 7b04 	str.w	r7, [r9], #4
 8009b3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b3e:	40cf      	lsrs	r7, r1
 8009b40:	e7d9      	b.n	8009af6 <rshift+0x4c>
 8009b42:	f851 cb04 	ldr.w	ip, [r1], #4
 8009b46:	f847 cf04 	str.w	ip, [r7, #4]!
 8009b4a:	e7c2      	b.n	8009ad2 <rshift+0x28>
 8009b4c:	4623      	mov	r3, r4
 8009b4e:	e7e0      	b.n	8009b12 <rshift+0x68>

08009b50 <__hexdig_fun>:
 8009b50:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009b54:	2b09      	cmp	r3, #9
 8009b56:	d802      	bhi.n	8009b5e <__hexdig_fun+0xe>
 8009b58:	3820      	subs	r0, #32
 8009b5a:	b2c0      	uxtb	r0, r0
 8009b5c:	4770      	bx	lr
 8009b5e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009b62:	2b05      	cmp	r3, #5
 8009b64:	d801      	bhi.n	8009b6a <__hexdig_fun+0x1a>
 8009b66:	3847      	subs	r0, #71	; 0x47
 8009b68:	e7f7      	b.n	8009b5a <__hexdig_fun+0xa>
 8009b6a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009b6e:	2b05      	cmp	r3, #5
 8009b70:	d801      	bhi.n	8009b76 <__hexdig_fun+0x26>
 8009b72:	3827      	subs	r0, #39	; 0x27
 8009b74:	e7f1      	b.n	8009b5a <__hexdig_fun+0xa>
 8009b76:	2000      	movs	r0, #0
 8009b78:	4770      	bx	lr
	...

08009b7c <__gethex>:
 8009b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b80:	b08b      	sub	sp, #44	; 0x2c
 8009b82:	9305      	str	r3, [sp, #20]
 8009b84:	4bb2      	ldr	r3, [pc, #712]	; (8009e50 <__gethex+0x2d4>)
 8009b86:	9002      	str	r0, [sp, #8]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	468b      	mov	fp, r1
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	4690      	mov	r8, r2
 8009b90:	9303      	str	r3, [sp, #12]
 8009b92:	f7f6 fadd 	bl	8000150 <strlen>
 8009b96:	4682      	mov	sl, r0
 8009b98:	9b03      	ldr	r3, [sp, #12]
 8009b9a:	f8db 2000 	ldr.w	r2, [fp]
 8009b9e:	4403      	add	r3, r0
 8009ba0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009ba4:	9306      	str	r3, [sp, #24]
 8009ba6:	1c93      	adds	r3, r2, #2
 8009ba8:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009bac:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009bb0:	32fe      	adds	r2, #254	; 0xfe
 8009bb2:	18d1      	adds	r1, r2, r3
 8009bb4:	461f      	mov	r7, r3
 8009bb6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009bba:	9101      	str	r1, [sp, #4]
 8009bbc:	2830      	cmp	r0, #48	; 0x30
 8009bbe:	d0f8      	beq.n	8009bb2 <__gethex+0x36>
 8009bc0:	f7ff ffc6 	bl	8009b50 <__hexdig_fun>
 8009bc4:	4604      	mov	r4, r0
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	d13a      	bne.n	8009c40 <__gethex+0xc4>
 8009bca:	4652      	mov	r2, sl
 8009bcc:	4638      	mov	r0, r7
 8009bce:	9903      	ldr	r1, [sp, #12]
 8009bd0:	f001 fb69 	bl	800b2a6 <strncmp>
 8009bd4:	4605      	mov	r5, r0
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d166      	bne.n	8009ca8 <__gethex+0x12c>
 8009bda:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009bde:	eb07 060a 	add.w	r6, r7, sl
 8009be2:	f7ff ffb5 	bl	8009b50 <__hexdig_fun>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	d060      	beq.n	8009cac <__gethex+0x130>
 8009bea:	4633      	mov	r3, r6
 8009bec:	7818      	ldrb	r0, [r3, #0]
 8009bee:	461f      	mov	r7, r3
 8009bf0:	2830      	cmp	r0, #48	; 0x30
 8009bf2:	f103 0301 	add.w	r3, r3, #1
 8009bf6:	d0f9      	beq.n	8009bec <__gethex+0x70>
 8009bf8:	f7ff ffaa 	bl	8009b50 <__hexdig_fun>
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	fab0 f480 	clz	r4, r0
 8009c02:	4635      	mov	r5, r6
 8009c04:	0964      	lsrs	r4, r4, #5
 8009c06:	9301      	str	r3, [sp, #4]
 8009c08:	463a      	mov	r2, r7
 8009c0a:	4616      	mov	r6, r2
 8009c0c:	7830      	ldrb	r0, [r6, #0]
 8009c0e:	3201      	adds	r2, #1
 8009c10:	f7ff ff9e 	bl	8009b50 <__hexdig_fun>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	d1f8      	bne.n	8009c0a <__gethex+0x8e>
 8009c18:	4652      	mov	r2, sl
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	9903      	ldr	r1, [sp, #12]
 8009c1e:	f001 fb42 	bl	800b2a6 <strncmp>
 8009c22:	b980      	cbnz	r0, 8009c46 <__gethex+0xca>
 8009c24:	b94d      	cbnz	r5, 8009c3a <__gethex+0xbe>
 8009c26:	eb06 050a 	add.w	r5, r6, sl
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4616      	mov	r6, r2
 8009c2e:	7830      	ldrb	r0, [r6, #0]
 8009c30:	3201      	adds	r2, #1
 8009c32:	f7ff ff8d 	bl	8009b50 <__hexdig_fun>
 8009c36:	2800      	cmp	r0, #0
 8009c38:	d1f8      	bne.n	8009c2c <__gethex+0xb0>
 8009c3a:	1bad      	subs	r5, r5, r6
 8009c3c:	00ad      	lsls	r5, r5, #2
 8009c3e:	e004      	b.n	8009c4a <__gethex+0xce>
 8009c40:	2400      	movs	r4, #0
 8009c42:	4625      	mov	r5, r4
 8009c44:	e7e0      	b.n	8009c08 <__gethex+0x8c>
 8009c46:	2d00      	cmp	r5, #0
 8009c48:	d1f7      	bne.n	8009c3a <__gethex+0xbe>
 8009c4a:	7833      	ldrb	r3, [r6, #0]
 8009c4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009c50:	2b50      	cmp	r3, #80	; 0x50
 8009c52:	d139      	bne.n	8009cc8 <__gethex+0x14c>
 8009c54:	7873      	ldrb	r3, [r6, #1]
 8009c56:	2b2b      	cmp	r3, #43	; 0x2b
 8009c58:	d02a      	beq.n	8009cb0 <__gethex+0x134>
 8009c5a:	2b2d      	cmp	r3, #45	; 0x2d
 8009c5c:	d02c      	beq.n	8009cb8 <__gethex+0x13c>
 8009c5e:	f04f 0900 	mov.w	r9, #0
 8009c62:	1c71      	adds	r1, r6, #1
 8009c64:	7808      	ldrb	r0, [r1, #0]
 8009c66:	f7ff ff73 	bl	8009b50 <__hexdig_fun>
 8009c6a:	1e43      	subs	r3, r0, #1
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b18      	cmp	r3, #24
 8009c70:	d82a      	bhi.n	8009cc8 <__gethex+0x14c>
 8009c72:	f1a0 0210 	sub.w	r2, r0, #16
 8009c76:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009c7a:	f7ff ff69 	bl	8009b50 <__hexdig_fun>
 8009c7e:	1e43      	subs	r3, r0, #1
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b18      	cmp	r3, #24
 8009c84:	d91b      	bls.n	8009cbe <__gethex+0x142>
 8009c86:	f1b9 0f00 	cmp.w	r9, #0
 8009c8a:	d000      	beq.n	8009c8e <__gethex+0x112>
 8009c8c:	4252      	negs	r2, r2
 8009c8e:	4415      	add	r5, r2
 8009c90:	f8cb 1000 	str.w	r1, [fp]
 8009c94:	b1d4      	cbz	r4, 8009ccc <__gethex+0x150>
 8009c96:	9b01      	ldr	r3, [sp, #4]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	bf14      	ite	ne
 8009c9c:	2700      	movne	r7, #0
 8009c9e:	2706      	moveq	r7, #6
 8009ca0:	4638      	mov	r0, r7
 8009ca2:	b00b      	add	sp, #44	; 0x2c
 8009ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca8:	463e      	mov	r6, r7
 8009caa:	4625      	mov	r5, r4
 8009cac:	2401      	movs	r4, #1
 8009cae:	e7cc      	b.n	8009c4a <__gethex+0xce>
 8009cb0:	f04f 0900 	mov.w	r9, #0
 8009cb4:	1cb1      	adds	r1, r6, #2
 8009cb6:	e7d5      	b.n	8009c64 <__gethex+0xe8>
 8009cb8:	f04f 0901 	mov.w	r9, #1
 8009cbc:	e7fa      	b.n	8009cb4 <__gethex+0x138>
 8009cbe:	230a      	movs	r3, #10
 8009cc0:	fb03 0202 	mla	r2, r3, r2, r0
 8009cc4:	3a10      	subs	r2, #16
 8009cc6:	e7d6      	b.n	8009c76 <__gethex+0xfa>
 8009cc8:	4631      	mov	r1, r6
 8009cca:	e7e1      	b.n	8009c90 <__gethex+0x114>
 8009ccc:	4621      	mov	r1, r4
 8009cce:	1bf3      	subs	r3, r6, r7
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	2b07      	cmp	r3, #7
 8009cd4:	dc0a      	bgt.n	8009cec <__gethex+0x170>
 8009cd6:	9802      	ldr	r0, [sp, #8]
 8009cd8:	f000 fae2 	bl	800a2a0 <_Balloc>
 8009cdc:	4604      	mov	r4, r0
 8009cde:	b940      	cbnz	r0, 8009cf2 <__gethex+0x176>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	21de      	movs	r1, #222	; 0xde
 8009ce4:	4b5b      	ldr	r3, [pc, #364]	; (8009e54 <__gethex+0x2d8>)
 8009ce6:	485c      	ldr	r0, [pc, #368]	; (8009e58 <__gethex+0x2dc>)
 8009ce8:	f001 fb10 	bl	800b30c <__assert_func>
 8009cec:	3101      	adds	r1, #1
 8009cee:	105b      	asrs	r3, r3, #1
 8009cf0:	e7ef      	b.n	8009cd2 <__gethex+0x156>
 8009cf2:	f04f 0b00 	mov.w	fp, #0
 8009cf6:	f100 0914 	add.w	r9, r0, #20
 8009cfa:	f1ca 0301 	rsb	r3, sl, #1
 8009cfe:	f8cd 9010 	str.w	r9, [sp, #16]
 8009d02:	f8cd b004 	str.w	fp, [sp, #4]
 8009d06:	9308      	str	r3, [sp, #32]
 8009d08:	42b7      	cmp	r7, r6
 8009d0a:	d33f      	bcc.n	8009d8c <__gethex+0x210>
 8009d0c:	9f04      	ldr	r7, [sp, #16]
 8009d0e:	9b01      	ldr	r3, [sp, #4]
 8009d10:	f847 3b04 	str.w	r3, [r7], #4
 8009d14:	eba7 0709 	sub.w	r7, r7, r9
 8009d18:	10bf      	asrs	r7, r7, #2
 8009d1a:	6127      	str	r7, [r4, #16]
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f000 fbb1 	bl	800a484 <__hi0bits>
 8009d22:	017f      	lsls	r7, r7, #5
 8009d24:	f8d8 6000 	ldr.w	r6, [r8]
 8009d28:	1a3f      	subs	r7, r7, r0
 8009d2a:	42b7      	cmp	r7, r6
 8009d2c:	dd62      	ble.n	8009df4 <__gethex+0x278>
 8009d2e:	1bbf      	subs	r7, r7, r6
 8009d30:	4639      	mov	r1, r7
 8009d32:	4620      	mov	r0, r4
 8009d34:	f000 ff4b 	bl	800abce <__any_on>
 8009d38:	4682      	mov	sl, r0
 8009d3a:	b1a8      	cbz	r0, 8009d68 <__gethex+0x1ec>
 8009d3c:	f04f 0a01 	mov.w	sl, #1
 8009d40:	1e7b      	subs	r3, r7, #1
 8009d42:	1159      	asrs	r1, r3, #5
 8009d44:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009d48:	f003 021f 	and.w	r2, r3, #31
 8009d4c:	fa0a f202 	lsl.w	r2, sl, r2
 8009d50:	420a      	tst	r2, r1
 8009d52:	d009      	beq.n	8009d68 <__gethex+0x1ec>
 8009d54:	4553      	cmp	r3, sl
 8009d56:	dd05      	ble.n	8009d64 <__gethex+0x1e8>
 8009d58:	4620      	mov	r0, r4
 8009d5a:	1eb9      	subs	r1, r7, #2
 8009d5c:	f000 ff37 	bl	800abce <__any_on>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d144      	bne.n	8009dee <__gethex+0x272>
 8009d64:	f04f 0a02 	mov.w	sl, #2
 8009d68:	4639      	mov	r1, r7
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f7ff fe9d 	bl	8009aaa <rshift>
 8009d70:	443d      	add	r5, r7
 8009d72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d76:	42ab      	cmp	r3, r5
 8009d78:	da4a      	bge.n	8009e10 <__gethex+0x294>
 8009d7a:	4621      	mov	r1, r4
 8009d7c:	9802      	ldr	r0, [sp, #8]
 8009d7e:	f000 facf 	bl	800a320 <_Bfree>
 8009d82:	2300      	movs	r3, #0
 8009d84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d86:	27a3      	movs	r7, #163	; 0xa3
 8009d88:	6013      	str	r3, [r2, #0]
 8009d8a:	e789      	b.n	8009ca0 <__gethex+0x124>
 8009d8c:	1e73      	subs	r3, r6, #1
 8009d8e:	9a06      	ldr	r2, [sp, #24]
 8009d90:	9307      	str	r3, [sp, #28]
 8009d92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d019      	beq.n	8009dce <__gethex+0x252>
 8009d9a:	f1bb 0f20 	cmp.w	fp, #32
 8009d9e:	d107      	bne.n	8009db0 <__gethex+0x234>
 8009da0:	9b04      	ldr	r3, [sp, #16]
 8009da2:	9a01      	ldr	r2, [sp, #4]
 8009da4:	f843 2b04 	str.w	r2, [r3], #4
 8009da8:	9304      	str	r3, [sp, #16]
 8009daa:	2300      	movs	r3, #0
 8009dac:	469b      	mov	fp, r3
 8009dae:	9301      	str	r3, [sp, #4]
 8009db0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009db4:	f7ff fecc 	bl	8009b50 <__hexdig_fun>
 8009db8:	9b01      	ldr	r3, [sp, #4]
 8009dba:	f000 000f 	and.w	r0, r0, #15
 8009dbe:	fa00 f00b 	lsl.w	r0, r0, fp
 8009dc2:	4303      	orrs	r3, r0
 8009dc4:	9301      	str	r3, [sp, #4]
 8009dc6:	f10b 0b04 	add.w	fp, fp, #4
 8009dca:	9b07      	ldr	r3, [sp, #28]
 8009dcc:	e00d      	b.n	8009dea <__gethex+0x26e>
 8009dce:	9a08      	ldr	r2, [sp, #32]
 8009dd0:	1e73      	subs	r3, r6, #1
 8009dd2:	4413      	add	r3, r2
 8009dd4:	42bb      	cmp	r3, r7
 8009dd6:	d3e0      	bcc.n	8009d9a <__gethex+0x21e>
 8009dd8:	4618      	mov	r0, r3
 8009dda:	4652      	mov	r2, sl
 8009ddc:	9903      	ldr	r1, [sp, #12]
 8009dde:	9309      	str	r3, [sp, #36]	; 0x24
 8009de0:	f001 fa61 	bl	800b2a6 <strncmp>
 8009de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de6:	2800      	cmp	r0, #0
 8009de8:	d1d7      	bne.n	8009d9a <__gethex+0x21e>
 8009dea:	461e      	mov	r6, r3
 8009dec:	e78c      	b.n	8009d08 <__gethex+0x18c>
 8009dee:	f04f 0a03 	mov.w	sl, #3
 8009df2:	e7b9      	b.n	8009d68 <__gethex+0x1ec>
 8009df4:	da09      	bge.n	8009e0a <__gethex+0x28e>
 8009df6:	1bf7      	subs	r7, r6, r7
 8009df8:	4621      	mov	r1, r4
 8009dfa:	463a      	mov	r2, r7
 8009dfc:	9802      	ldr	r0, [sp, #8]
 8009dfe:	f000 fca7 	bl	800a750 <__lshift>
 8009e02:	4604      	mov	r4, r0
 8009e04:	1bed      	subs	r5, r5, r7
 8009e06:	f100 0914 	add.w	r9, r0, #20
 8009e0a:	f04f 0a00 	mov.w	sl, #0
 8009e0e:	e7b0      	b.n	8009d72 <__gethex+0x1f6>
 8009e10:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009e14:	42a8      	cmp	r0, r5
 8009e16:	dd72      	ble.n	8009efe <__gethex+0x382>
 8009e18:	1b45      	subs	r5, r0, r5
 8009e1a:	42ae      	cmp	r6, r5
 8009e1c:	dc35      	bgt.n	8009e8a <__gethex+0x30e>
 8009e1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d029      	beq.n	8009e7a <__gethex+0x2fe>
 8009e26:	2b03      	cmp	r3, #3
 8009e28:	d02b      	beq.n	8009e82 <__gethex+0x306>
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d11c      	bne.n	8009e68 <__gethex+0x2ec>
 8009e2e:	42ae      	cmp	r6, r5
 8009e30:	d11a      	bne.n	8009e68 <__gethex+0x2ec>
 8009e32:	2e01      	cmp	r6, #1
 8009e34:	d112      	bne.n	8009e5c <__gethex+0x2e0>
 8009e36:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009e3a:	9a05      	ldr	r2, [sp, #20]
 8009e3c:	2762      	movs	r7, #98	; 0x62
 8009e3e:	6013      	str	r3, [r2, #0]
 8009e40:	2301      	movs	r3, #1
 8009e42:	6123      	str	r3, [r4, #16]
 8009e44:	f8c9 3000 	str.w	r3, [r9]
 8009e48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e4a:	601c      	str	r4, [r3, #0]
 8009e4c:	e728      	b.n	8009ca0 <__gethex+0x124>
 8009e4e:	bf00      	nop
 8009e50:	0800b754 	.word	0x0800b754
 8009e54:	0800b6dc 	.word	0x0800b6dc
 8009e58:	0800b6ed 	.word	0x0800b6ed
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	1e71      	subs	r1, r6, #1
 8009e60:	f000 feb5 	bl	800abce <__any_on>
 8009e64:	2800      	cmp	r0, #0
 8009e66:	d1e6      	bne.n	8009e36 <__gethex+0x2ba>
 8009e68:	4621      	mov	r1, r4
 8009e6a:	9802      	ldr	r0, [sp, #8]
 8009e6c:	f000 fa58 	bl	800a320 <_Bfree>
 8009e70:	2300      	movs	r3, #0
 8009e72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e74:	2750      	movs	r7, #80	; 0x50
 8009e76:	6013      	str	r3, [r2, #0]
 8009e78:	e712      	b.n	8009ca0 <__gethex+0x124>
 8009e7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1f3      	bne.n	8009e68 <__gethex+0x2ec>
 8009e80:	e7d9      	b.n	8009e36 <__gethex+0x2ba>
 8009e82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1d6      	bne.n	8009e36 <__gethex+0x2ba>
 8009e88:	e7ee      	b.n	8009e68 <__gethex+0x2ec>
 8009e8a:	1e6f      	subs	r7, r5, #1
 8009e8c:	f1ba 0f00 	cmp.w	sl, #0
 8009e90:	d132      	bne.n	8009ef8 <__gethex+0x37c>
 8009e92:	b127      	cbz	r7, 8009e9e <__gethex+0x322>
 8009e94:	4639      	mov	r1, r7
 8009e96:	4620      	mov	r0, r4
 8009e98:	f000 fe99 	bl	800abce <__any_on>
 8009e9c:	4682      	mov	sl, r0
 8009e9e:	2101      	movs	r1, #1
 8009ea0:	117b      	asrs	r3, r7, #5
 8009ea2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009ea6:	f007 071f 	and.w	r7, r7, #31
 8009eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8009eae:	421f      	tst	r7, r3
 8009eb0:	f04f 0702 	mov.w	r7, #2
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	4620      	mov	r0, r4
 8009eb8:	bf18      	it	ne
 8009eba:	f04a 0a02 	orrne.w	sl, sl, #2
 8009ebe:	1b76      	subs	r6, r6, r5
 8009ec0:	f7ff fdf3 	bl	8009aaa <rshift>
 8009ec4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009ec8:	f1ba 0f00 	cmp.w	sl, #0
 8009ecc:	d048      	beq.n	8009f60 <__gethex+0x3e4>
 8009ece:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d015      	beq.n	8009f02 <__gethex+0x386>
 8009ed6:	2b03      	cmp	r3, #3
 8009ed8:	d017      	beq.n	8009f0a <__gethex+0x38e>
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	d109      	bne.n	8009ef2 <__gethex+0x376>
 8009ede:	f01a 0f02 	tst.w	sl, #2
 8009ee2:	d006      	beq.n	8009ef2 <__gethex+0x376>
 8009ee4:	f8d9 0000 	ldr.w	r0, [r9]
 8009ee8:	ea4a 0a00 	orr.w	sl, sl, r0
 8009eec:	f01a 0f01 	tst.w	sl, #1
 8009ef0:	d10e      	bne.n	8009f10 <__gethex+0x394>
 8009ef2:	f047 0710 	orr.w	r7, r7, #16
 8009ef6:	e033      	b.n	8009f60 <__gethex+0x3e4>
 8009ef8:	f04f 0a01 	mov.w	sl, #1
 8009efc:	e7cf      	b.n	8009e9e <__gethex+0x322>
 8009efe:	2701      	movs	r7, #1
 8009f00:	e7e2      	b.n	8009ec8 <__gethex+0x34c>
 8009f02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f04:	f1c3 0301 	rsb	r3, r3, #1
 8009f08:	9315      	str	r3, [sp, #84]	; 0x54
 8009f0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d0f0      	beq.n	8009ef2 <__gethex+0x376>
 8009f10:	f04f 0c00 	mov.w	ip, #0
 8009f14:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f18:	f104 0314 	add.w	r3, r4, #20
 8009f1c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f20:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f24:	4618      	mov	r0, r3
 8009f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f2a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009f2e:	d01c      	beq.n	8009f6a <__gethex+0x3ee>
 8009f30:	3201      	adds	r2, #1
 8009f32:	6002      	str	r2, [r0, #0]
 8009f34:	2f02      	cmp	r7, #2
 8009f36:	f104 0314 	add.w	r3, r4, #20
 8009f3a:	d13d      	bne.n	8009fb8 <__gethex+0x43c>
 8009f3c:	f8d8 2000 	ldr.w	r2, [r8]
 8009f40:	3a01      	subs	r2, #1
 8009f42:	42b2      	cmp	r2, r6
 8009f44:	d10a      	bne.n	8009f5c <__gethex+0x3e0>
 8009f46:	2201      	movs	r2, #1
 8009f48:	1171      	asrs	r1, r6, #5
 8009f4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f4e:	f006 061f 	and.w	r6, r6, #31
 8009f52:	fa02 f606 	lsl.w	r6, r2, r6
 8009f56:	421e      	tst	r6, r3
 8009f58:	bf18      	it	ne
 8009f5a:	4617      	movne	r7, r2
 8009f5c:	f047 0720 	orr.w	r7, r7, #32
 8009f60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f62:	601c      	str	r4, [r3, #0]
 8009f64:	9b05      	ldr	r3, [sp, #20]
 8009f66:	601d      	str	r5, [r3, #0]
 8009f68:	e69a      	b.n	8009ca0 <__gethex+0x124>
 8009f6a:	4299      	cmp	r1, r3
 8009f6c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009f70:	d8d8      	bhi.n	8009f24 <__gethex+0x3a8>
 8009f72:	68a3      	ldr	r3, [r4, #8]
 8009f74:	459b      	cmp	fp, r3
 8009f76:	db17      	blt.n	8009fa8 <__gethex+0x42c>
 8009f78:	6861      	ldr	r1, [r4, #4]
 8009f7a:	9802      	ldr	r0, [sp, #8]
 8009f7c:	3101      	adds	r1, #1
 8009f7e:	f000 f98f 	bl	800a2a0 <_Balloc>
 8009f82:	4681      	mov	r9, r0
 8009f84:	b918      	cbnz	r0, 8009f8e <__gethex+0x412>
 8009f86:	4602      	mov	r2, r0
 8009f88:	2184      	movs	r1, #132	; 0x84
 8009f8a:	4b19      	ldr	r3, [pc, #100]	; (8009ff0 <__gethex+0x474>)
 8009f8c:	e6ab      	b.n	8009ce6 <__gethex+0x16a>
 8009f8e:	6922      	ldr	r2, [r4, #16]
 8009f90:	f104 010c 	add.w	r1, r4, #12
 8009f94:	3202      	adds	r2, #2
 8009f96:	0092      	lsls	r2, r2, #2
 8009f98:	300c      	adds	r0, #12
 8009f9a:	f000 f967 	bl	800a26c <memcpy>
 8009f9e:	4621      	mov	r1, r4
 8009fa0:	9802      	ldr	r0, [sp, #8]
 8009fa2:	f000 f9bd 	bl	800a320 <_Bfree>
 8009fa6:	464c      	mov	r4, r9
 8009fa8:	6923      	ldr	r3, [r4, #16]
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	6122      	str	r2, [r4, #16]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009fb4:	615a      	str	r2, [r3, #20]
 8009fb6:	e7bd      	b.n	8009f34 <__gethex+0x3b8>
 8009fb8:	6922      	ldr	r2, [r4, #16]
 8009fba:	455a      	cmp	r2, fp
 8009fbc:	dd0b      	ble.n	8009fd6 <__gethex+0x45a>
 8009fbe:	2101      	movs	r1, #1
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f7ff fd72 	bl	8009aaa <rshift>
 8009fc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009fca:	3501      	adds	r5, #1
 8009fcc:	42ab      	cmp	r3, r5
 8009fce:	f6ff aed4 	blt.w	8009d7a <__gethex+0x1fe>
 8009fd2:	2701      	movs	r7, #1
 8009fd4:	e7c2      	b.n	8009f5c <__gethex+0x3e0>
 8009fd6:	f016 061f 	ands.w	r6, r6, #31
 8009fda:	d0fa      	beq.n	8009fd2 <__gethex+0x456>
 8009fdc:	4453      	add	r3, sl
 8009fde:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009fe2:	f000 fa4f 	bl	800a484 <__hi0bits>
 8009fe6:	f1c6 0620 	rsb	r6, r6, #32
 8009fea:	42b0      	cmp	r0, r6
 8009fec:	dbe7      	blt.n	8009fbe <__gethex+0x442>
 8009fee:	e7f0      	b.n	8009fd2 <__gethex+0x456>
 8009ff0:	0800b6dc 	.word	0x0800b6dc

08009ff4 <L_shift>:
 8009ff4:	f1c2 0208 	rsb	r2, r2, #8
 8009ff8:	0092      	lsls	r2, r2, #2
 8009ffa:	b570      	push	{r4, r5, r6, lr}
 8009ffc:	f1c2 0620 	rsb	r6, r2, #32
 800a000:	6843      	ldr	r3, [r0, #4]
 800a002:	6804      	ldr	r4, [r0, #0]
 800a004:	fa03 f506 	lsl.w	r5, r3, r6
 800a008:	432c      	orrs	r4, r5
 800a00a:	40d3      	lsrs	r3, r2
 800a00c:	6004      	str	r4, [r0, #0]
 800a00e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a012:	4288      	cmp	r0, r1
 800a014:	d3f4      	bcc.n	800a000 <L_shift+0xc>
 800a016:	bd70      	pop	{r4, r5, r6, pc}

0800a018 <__match>:
 800a018:	b530      	push	{r4, r5, lr}
 800a01a:	6803      	ldr	r3, [r0, #0]
 800a01c:	3301      	adds	r3, #1
 800a01e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a022:	b914      	cbnz	r4, 800a02a <__match+0x12>
 800a024:	6003      	str	r3, [r0, #0]
 800a026:	2001      	movs	r0, #1
 800a028:	bd30      	pop	{r4, r5, pc}
 800a02a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a02e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a032:	2d19      	cmp	r5, #25
 800a034:	bf98      	it	ls
 800a036:	3220      	addls	r2, #32
 800a038:	42a2      	cmp	r2, r4
 800a03a:	d0f0      	beq.n	800a01e <__match+0x6>
 800a03c:	2000      	movs	r0, #0
 800a03e:	e7f3      	b.n	800a028 <__match+0x10>

0800a040 <__hexnan>:
 800a040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a044:	2500      	movs	r5, #0
 800a046:	680b      	ldr	r3, [r1, #0]
 800a048:	4682      	mov	sl, r0
 800a04a:	115e      	asrs	r6, r3, #5
 800a04c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a050:	f013 031f 	ands.w	r3, r3, #31
 800a054:	bf18      	it	ne
 800a056:	3604      	addne	r6, #4
 800a058:	1f37      	subs	r7, r6, #4
 800a05a:	46b9      	mov	r9, r7
 800a05c:	463c      	mov	r4, r7
 800a05e:	46ab      	mov	fp, r5
 800a060:	b087      	sub	sp, #28
 800a062:	4690      	mov	r8, r2
 800a064:	6802      	ldr	r2, [r0, #0]
 800a066:	9301      	str	r3, [sp, #4]
 800a068:	f846 5c04 	str.w	r5, [r6, #-4]
 800a06c:	9502      	str	r5, [sp, #8]
 800a06e:	7851      	ldrb	r1, [r2, #1]
 800a070:	1c53      	adds	r3, r2, #1
 800a072:	9303      	str	r3, [sp, #12]
 800a074:	b341      	cbz	r1, 800a0c8 <__hexnan+0x88>
 800a076:	4608      	mov	r0, r1
 800a078:	9205      	str	r2, [sp, #20]
 800a07a:	9104      	str	r1, [sp, #16]
 800a07c:	f7ff fd68 	bl	8009b50 <__hexdig_fun>
 800a080:	2800      	cmp	r0, #0
 800a082:	d14f      	bne.n	800a124 <__hexnan+0xe4>
 800a084:	9904      	ldr	r1, [sp, #16]
 800a086:	9a05      	ldr	r2, [sp, #20]
 800a088:	2920      	cmp	r1, #32
 800a08a:	d818      	bhi.n	800a0be <__hexnan+0x7e>
 800a08c:	9b02      	ldr	r3, [sp, #8]
 800a08e:	459b      	cmp	fp, r3
 800a090:	dd13      	ble.n	800a0ba <__hexnan+0x7a>
 800a092:	454c      	cmp	r4, r9
 800a094:	d206      	bcs.n	800a0a4 <__hexnan+0x64>
 800a096:	2d07      	cmp	r5, #7
 800a098:	dc04      	bgt.n	800a0a4 <__hexnan+0x64>
 800a09a:	462a      	mov	r2, r5
 800a09c:	4649      	mov	r1, r9
 800a09e:	4620      	mov	r0, r4
 800a0a0:	f7ff ffa8 	bl	8009ff4 <L_shift>
 800a0a4:	4544      	cmp	r4, r8
 800a0a6:	d950      	bls.n	800a14a <__hexnan+0x10a>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	f1a4 0904 	sub.w	r9, r4, #4
 800a0ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0b2:	461d      	mov	r5, r3
 800a0b4:	464c      	mov	r4, r9
 800a0b6:	f8cd b008 	str.w	fp, [sp, #8]
 800a0ba:	9a03      	ldr	r2, [sp, #12]
 800a0bc:	e7d7      	b.n	800a06e <__hexnan+0x2e>
 800a0be:	2929      	cmp	r1, #41	; 0x29
 800a0c0:	d156      	bne.n	800a170 <__hexnan+0x130>
 800a0c2:	3202      	adds	r2, #2
 800a0c4:	f8ca 2000 	str.w	r2, [sl]
 800a0c8:	f1bb 0f00 	cmp.w	fp, #0
 800a0cc:	d050      	beq.n	800a170 <__hexnan+0x130>
 800a0ce:	454c      	cmp	r4, r9
 800a0d0:	d206      	bcs.n	800a0e0 <__hexnan+0xa0>
 800a0d2:	2d07      	cmp	r5, #7
 800a0d4:	dc04      	bgt.n	800a0e0 <__hexnan+0xa0>
 800a0d6:	462a      	mov	r2, r5
 800a0d8:	4649      	mov	r1, r9
 800a0da:	4620      	mov	r0, r4
 800a0dc:	f7ff ff8a 	bl	8009ff4 <L_shift>
 800a0e0:	4544      	cmp	r4, r8
 800a0e2:	d934      	bls.n	800a14e <__hexnan+0x10e>
 800a0e4:	4623      	mov	r3, r4
 800a0e6:	f1a8 0204 	sub.w	r2, r8, #4
 800a0ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800a0ee:	429f      	cmp	r7, r3
 800a0f0:	f842 1f04 	str.w	r1, [r2, #4]!
 800a0f4:	d2f9      	bcs.n	800a0ea <__hexnan+0xaa>
 800a0f6:	1b3b      	subs	r3, r7, r4
 800a0f8:	f023 0303 	bic.w	r3, r3, #3
 800a0fc:	3304      	adds	r3, #4
 800a0fe:	3401      	adds	r4, #1
 800a100:	3e03      	subs	r6, #3
 800a102:	42b4      	cmp	r4, r6
 800a104:	bf88      	it	hi
 800a106:	2304      	movhi	r3, #4
 800a108:	2200      	movs	r2, #0
 800a10a:	4443      	add	r3, r8
 800a10c:	f843 2b04 	str.w	r2, [r3], #4
 800a110:	429f      	cmp	r7, r3
 800a112:	d2fb      	bcs.n	800a10c <__hexnan+0xcc>
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	b91b      	cbnz	r3, 800a120 <__hexnan+0xe0>
 800a118:	4547      	cmp	r7, r8
 800a11a:	d127      	bne.n	800a16c <__hexnan+0x12c>
 800a11c:	2301      	movs	r3, #1
 800a11e:	603b      	str	r3, [r7, #0]
 800a120:	2005      	movs	r0, #5
 800a122:	e026      	b.n	800a172 <__hexnan+0x132>
 800a124:	3501      	adds	r5, #1
 800a126:	2d08      	cmp	r5, #8
 800a128:	f10b 0b01 	add.w	fp, fp, #1
 800a12c:	dd06      	ble.n	800a13c <__hexnan+0xfc>
 800a12e:	4544      	cmp	r4, r8
 800a130:	d9c3      	bls.n	800a0ba <__hexnan+0x7a>
 800a132:	2300      	movs	r3, #0
 800a134:	2501      	movs	r5, #1
 800a136:	f844 3c04 	str.w	r3, [r4, #-4]
 800a13a:	3c04      	subs	r4, #4
 800a13c:	6822      	ldr	r2, [r4, #0]
 800a13e:	f000 000f 	and.w	r0, r0, #15
 800a142:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a146:	6022      	str	r2, [r4, #0]
 800a148:	e7b7      	b.n	800a0ba <__hexnan+0x7a>
 800a14a:	2508      	movs	r5, #8
 800a14c:	e7b5      	b.n	800a0ba <__hexnan+0x7a>
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d0df      	beq.n	800a114 <__hexnan+0xd4>
 800a154:	f04f 32ff 	mov.w	r2, #4294967295
 800a158:	f1c3 0320 	rsb	r3, r3, #32
 800a15c:	fa22 f303 	lsr.w	r3, r2, r3
 800a160:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a164:	401a      	ands	r2, r3
 800a166:	f846 2c04 	str.w	r2, [r6, #-4]
 800a16a:	e7d3      	b.n	800a114 <__hexnan+0xd4>
 800a16c:	3f04      	subs	r7, #4
 800a16e:	e7d1      	b.n	800a114 <__hexnan+0xd4>
 800a170:	2004      	movs	r0, #4
 800a172:	b007      	add	sp, #28
 800a174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a178 <__retarget_lock_init_recursive>:
 800a178:	4770      	bx	lr

0800a17a <__retarget_lock_acquire_recursive>:
 800a17a:	4770      	bx	lr

0800a17c <__retarget_lock_release_recursive>:
 800a17c:	4770      	bx	lr

0800a17e <__swhatbuf_r>:
 800a17e:	b570      	push	{r4, r5, r6, lr}
 800a180:	460e      	mov	r6, r1
 800a182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a186:	4614      	mov	r4, r2
 800a188:	2900      	cmp	r1, #0
 800a18a:	461d      	mov	r5, r3
 800a18c:	b096      	sub	sp, #88	; 0x58
 800a18e:	da08      	bge.n	800a1a2 <__swhatbuf_r+0x24>
 800a190:	2200      	movs	r2, #0
 800a192:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a196:	602a      	str	r2, [r5, #0]
 800a198:	061a      	lsls	r2, r3, #24
 800a19a:	d410      	bmi.n	800a1be <__swhatbuf_r+0x40>
 800a19c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1a0:	e00e      	b.n	800a1c0 <__swhatbuf_r+0x42>
 800a1a2:	466a      	mov	r2, sp
 800a1a4:	f001 f8f2 	bl	800b38c <_fstat_r>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	dbf1      	blt.n	800a190 <__swhatbuf_r+0x12>
 800a1ac:	9a01      	ldr	r2, [sp, #4]
 800a1ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a1b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a1b6:	425a      	negs	r2, r3
 800a1b8:	415a      	adcs	r2, r3
 800a1ba:	602a      	str	r2, [r5, #0]
 800a1bc:	e7ee      	b.n	800a19c <__swhatbuf_r+0x1e>
 800a1be:	2340      	movs	r3, #64	; 0x40
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	6023      	str	r3, [r4, #0]
 800a1c4:	b016      	add	sp, #88	; 0x58
 800a1c6:	bd70      	pop	{r4, r5, r6, pc}

0800a1c8 <__smakebuf_r>:
 800a1c8:	898b      	ldrh	r3, [r1, #12]
 800a1ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1cc:	079d      	lsls	r5, r3, #30
 800a1ce:	4606      	mov	r6, r0
 800a1d0:	460c      	mov	r4, r1
 800a1d2:	d507      	bpl.n	800a1e4 <__smakebuf_r+0x1c>
 800a1d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1d8:	6023      	str	r3, [r4, #0]
 800a1da:	6123      	str	r3, [r4, #16]
 800a1dc:	2301      	movs	r3, #1
 800a1de:	6163      	str	r3, [r4, #20]
 800a1e0:	b002      	add	sp, #8
 800a1e2:	bd70      	pop	{r4, r5, r6, pc}
 800a1e4:	466a      	mov	r2, sp
 800a1e6:	ab01      	add	r3, sp, #4
 800a1e8:	f7ff ffc9 	bl	800a17e <__swhatbuf_r>
 800a1ec:	9900      	ldr	r1, [sp, #0]
 800a1ee:	4605      	mov	r5, r0
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f7fe fac5 	bl	8008780 <_malloc_r>
 800a1f6:	b948      	cbnz	r0, 800a20c <__smakebuf_r+0x44>
 800a1f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1fc:	059a      	lsls	r2, r3, #22
 800a1fe:	d4ef      	bmi.n	800a1e0 <__smakebuf_r+0x18>
 800a200:	f023 0303 	bic.w	r3, r3, #3
 800a204:	f043 0302 	orr.w	r3, r3, #2
 800a208:	81a3      	strh	r3, [r4, #12]
 800a20a:	e7e3      	b.n	800a1d4 <__smakebuf_r+0xc>
 800a20c:	4b0d      	ldr	r3, [pc, #52]	; (800a244 <__smakebuf_r+0x7c>)
 800a20e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a210:	89a3      	ldrh	r3, [r4, #12]
 800a212:	6020      	str	r0, [r4, #0]
 800a214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a218:	81a3      	strh	r3, [r4, #12]
 800a21a:	9b00      	ldr	r3, [sp, #0]
 800a21c:	6120      	str	r0, [r4, #16]
 800a21e:	6163      	str	r3, [r4, #20]
 800a220:	9b01      	ldr	r3, [sp, #4]
 800a222:	b15b      	cbz	r3, 800a23c <__smakebuf_r+0x74>
 800a224:	4630      	mov	r0, r6
 800a226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a22a:	f001 f8c1 	bl	800b3b0 <_isatty_r>
 800a22e:	b128      	cbz	r0, 800a23c <__smakebuf_r+0x74>
 800a230:	89a3      	ldrh	r3, [r4, #12]
 800a232:	f023 0303 	bic.w	r3, r3, #3
 800a236:	f043 0301 	orr.w	r3, r3, #1
 800a23a:	81a3      	strh	r3, [r4, #12]
 800a23c:	89a0      	ldrh	r0, [r4, #12]
 800a23e:	4305      	orrs	r5, r0
 800a240:	81a5      	strh	r5, [r4, #12]
 800a242:	e7cd      	b.n	800a1e0 <__smakebuf_r+0x18>
 800a244:	08009909 	.word	0x08009909

0800a248 <__ascii_mbtowc>:
 800a248:	b082      	sub	sp, #8
 800a24a:	b901      	cbnz	r1, 800a24e <__ascii_mbtowc+0x6>
 800a24c:	a901      	add	r1, sp, #4
 800a24e:	b142      	cbz	r2, 800a262 <__ascii_mbtowc+0x1a>
 800a250:	b14b      	cbz	r3, 800a266 <__ascii_mbtowc+0x1e>
 800a252:	7813      	ldrb	r3, [r2, #0]
 800a254:	600b      	str	r3, [r1, #0]
 800a256:	7812      	ldrb	r2, [r2, #0]
 800a258:	1e10      	subs	r0, r2, #0
 800a25a:	bf18      	it	ne
 800a25c:	2001      	movne	r0, #1
 800a25e:	b002      	add	sp, #8
 800a260:	4770      	bx	lr
 800a262:	4610      	mov	r0, r2
 800a264:	e7fb      	b.n	800a25e <__ascii_mbtowc+0x16>
 800a266:	f06f 0001 	mvn.w	r0, #1
 800a26a:	e7f8      	b.n	800a25e <__ascii_mbtowc+0x16>

0800a26c <memcpy>:
 800a26c:	440a      	add	r2, r1
 800a26e:	4291      	cmp	r1, r2
 800a270:	f100 33ff 	add.w	r3, r0, #4294967295
 800a274:	d100      	bne.n	800a278 <memcpy+0xc>
 800a276:	4770      	bx	lr
 800a278:	b510      	push	{r4, lr}
 800a27a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a27e:	4291      	cmp	r1, r2
 800a280:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a284:	d1f9      	bne.n	800a27a <memcpy+0xe>
 800a286:	bd10      	pop	{r4, pc}

0800a288 <__malloc_lock>:
 800a288:	4801      	ldr	r0, [pc, #4]	; (800a290 <__malloc_lock+0x8>)
 800a28a:	f7ff bf76 	b.w	800a17a <__retarget_lock_acquire_recursive>
 800a28e:	bf00      	nop
 800a290:	20000b10 	.word	0x20000b10

0800a294 <__malloc_unlock>:
 800a294:	4801      	ldr	r0, [pc, #4]	; (800a29c <__malloc_unlock+0x8>)
 800a296:	f7ff bf71 	b.w	800a17c <__retarget_lock_release_recursive>
 800a29a:	bf00      	nop
 800a29c:	20000b10 	.word	0x20000b10

0800a2a0 <_Balloc>:
 800a2a0:	b570      	push	{r4, r5, r6, lr}
 800a2a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2a4:	4604      	mov	r4, r0
 800a2a6:	460d      	mov	r5, r1
 800a2a8:	b976      	cbnz	r6, 800a2c8 <_Balloc+0x28>
 800a2aa:	2010      	movs	r0, #16
 800a2ac:	f7fe f9f0 	bl	8008690 <malloc>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	6260      	str	r0, [r4, #36]	; 0x24
 800a2b4:	b920      	cbnz	r0, 800a2c0 <_Balloc+0x20>
 800a2b6:	2166      	movs	r1, #102	; 0x66
 800a2b8:	4b17      	ldr	r3, [pc, #92]	; (800a318 <_Balloc+0x78>)
 800a2ba:	4818      	ldr	r0, [pc, #96]	; (800a31c <_Balloc+0x7c>)
 800a2bc:	f001 f826 	bl	800b30c <__assert_func>
 800a2c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2c4:	6006      	str	r6, [r0, #0]
 800a2c6:	60c6      	str	r6, [r0, #12]
 800a2c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2ca:	68f3      	ldr	r3, [r6, #12]
 800a2cc:	b183      	cbz	r3, 800a2f0 <_Balloc+0x50>
 800a2ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2d6:	b9b8      	cbnz	r0, 800a308 <_Balloc+0x68>
 800a2d8:	2101      	movs	r1, #1
 800a2da:	fa01 f605 	lsl.w	r6, r1, r5
 800a2de:	1d72      	adds	r2, r6, #5
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	0092      	lsls	r2, r2, #2
 800a2e4:	f000 fc94 	bl	800ac10 <_calloc_r>
 800a2e8:	b160      	cbz	r0, 800a304 <_Balloc+0x64>
 800a2ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2ee:	e00e      	b.n	800a30e <_Balloc+0x6e>
 800a2f0:	2221      	movs	r2, #33	; 0x21
 800a2f2:	2104      	movs	r1, #4
 800a2f4:	4620      	mov	r0, r4
 800a2f6:	f000 fc8b 	bl	800ac10 <_calloc_r>
 800a2fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2fc:	60f0      	str	r0, [r6, #12]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d1e4      	bne.n	800a2ce <_Balloc+0x2e>
 800a304:	2000      	movs	r0, #0
 800a306:	bd70      	pop	{r4, r5, r6, pc}
 800a308:	6802      	ldr	r2, [r0, #0]
 800a30a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a30e:	2300      	movs	r3, #0
 800a310:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a314:	e7f7      	b.n	800a306 <_Balloc+0x66>
 800a316:	bf00      	nop
 800a318:	0800b768 	.word	0x0800b768
 800a31c:	0800b77f 	.word	0x0800b77f

0800a320 <_Bfree>:
 800a320:	b570      	push	{r4, r5, r6, lr}
 800a322:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a324:	4605      	mov	r5, r0
 800a326:	460c      	mov	r4, r1
 800a328:	b976      	cbnz	r6, 800a348 <_Bfree+0x28>
 800a32a:	2010      	movs	r0, #16
 800a32c:	f7fe f9b0 	bl	8008690 <malloc>
 800a330:	4602      	mov	r2, r0
 800a332:	6268      	str	r0, [r5, #36]	; 0x24
 800a334:	b920      	cbnz	r0, 800a340 <_Bfree+0x20>
 800a336:	218a      	movs	r1, #138	; 0x8a
 800a338:	4b08      	ldr	r3, [pc, #32]	; (800a35c <_Bfree+0x3c>)
 800a33a:	4809      	ldr	r0, [pc, #36]	; (800a360 <_Bfree+0x40>)
 800a33c:	f000 ffe6 	bl	800b30c <__assert_func>
 800a340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a344:	6006      	str	r6, [r0, #0]
 800a346:	60c6      	str	r6, [r0, #12]
 800a348:	b13c      	cbz	r4, 800a35a <_Bfree+0x3a>
 800a34a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a34c:	6862      	ldr	r2, [r4, #4]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a354:	6021      	str	r1, [r4, #0]
 800a356:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a35a:	bd70      	pop	{r4, r5, r6, pc}
 800a35c:	0800b768 	.word	0x0800b768
 800a360:	0800b77f 	.word	0x0800b77f

0800a364 <__multadd>:
 800a364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a368:	4607      	mov	r7, r0
 800a36a:	460c      	mov	r4, r1
 800a36c:	461e      	mov	r6, r3
 800a36e:	2000      	movs	r0, #0
 800a370:	690d      	ldr	r5, [r1, #16]
 800a372:	f101 0c14 	add.w	ip, r1, #20
 800a376:	f8dc 3000 	ldr.w	r3, [ip]
 800a37a:	3001      	adds	r0, #1
 800a37c:	b299      	uxth	r1, r3
 800a37e:	fb02 6101 	mla	r1, r2, r1, r6
 800a382:	0c1e      	lsrs	r6, r3, #16
 800a384:	0c0b      	lsrs	r3, r1, #16
 800a386:	fb02 3306 	mla	r3, r2, r6, r3
 800a38a:	b289      	uxth	r1, r1
 800a38c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a390:	4285      	cmp	r5, r0
 800a392:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a396:	f84c 1b04 	str.w	r1, [ip], #4
 800a39a:	dcec      	bgt.n	800a376 <__multadd+0x12>
 800a39c:	b30e      	cbz	r6, 800a3e2 <__multadd+0x7e>
 800a39e:	68a3      	ldr	r3, [r4, #8]
 800a3a0:	42ab      	cmp	r3, r5
 800a3a2:	dc19      	bgt.n	800a3d8 <__multadd+0x74>
 800a3a4:	6861      	ldr	r1, [r4, #4]
 800a3a6:	4638      	mov	r0, r7
 800a3a8:	3101      	adds	r1, #1
 800a3aa:	f7ff ff79 	bl	800a2a0 <_Balloc>
 800a3ae:	4680      	mov	r8, r0
 800a3b0:	b928      	cbnz	r0, 800a3be <__multadd+0x5a>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	21b5      	movs	r1, #181	; 0xb5
 800a3b6:	4b0c      	ldr	r3, [pc, #48]	; (800a3e8 <__multadd+0x84>)
 800a3b8:	480c      	ldr	r0, [pc, #48]	; (800a3ec <__multadd+0x88>)
 800a3ba:	f000 ffa7 	bl	800b30c <__assert_func>
 800a3be:	6922      	ldr	r2, [r4, #16]
 800a3c0:	f104 010c 	add.w	r1, r4, #12
 800a3c4:	3202      	adds	r2, #2
 800a3c6:	0092      	lsls	r2, r2, #2
 800a3c8:	300c      	adds	r0, #12
 800a3ca:	f7ff ff4f 	bl	800a26c <memcpy>
 800a3ce:	4621      	mov	r1, r4
 800a3d0:	4638      	mov	r0, r7
 800a3d2:	f7ff ffa5 	bl	800a320 <_Bfree>
 800a3d6:	4644      	mov	r4, r8
 800a3d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3dc:	3501      	adds	r5, #1
 800a3de:	615e      	str	r6, [r3, #20]
 800a3e0:	6125      	str	r5, [r4, #16]
 800a3e2:	4620      	mov	r0, r4
 800a3e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3e8:	0800b6dc 	.word	0x0800b6dc
 800a3ec:	0800b77f 	.word	0x0800b77f

0800a3f0 <__s2b>:
 800a3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3f4:	4615      	mov	r5, r2
 800a3f6:	2209      	movs	r2, #9
 800a3f8:	461f      	mov	r7, r3
 800a3fa:	3308      	adds	r3, #8
 800a3fc:	460c      	mov	r4, r1
 800a3fe:	fb93 f3f2 	sdiv	r3, r3, r2
 800a402:	4606      	mov	r6, r0
 800a404:	2201      	movs	r2, #1
 800a406:	2100      	movs	r1, #0
 800a408:	429a      	cmp	r2, r3
 800a40a:	db09      	blt.n	800a420 <__s2b+0x30>
 800a40c:	4630      	mov	r0, r6
 800a40e:	f7ff ff47 	bl	800a2a0 <_Balloc>
 800a412:	b940      	cbnz	r0, 800a426 <__s2b+0x36>
 800a414:	4602      	mov	r2, r0
 800a416:	21ce      	movs	r1, #206	; 0xce
 800a418:	4b18      	ldr	r3, [pc, #96]	; (800a47c <__s2b+0x8c>)
 800a41a:	4819      	ldr	r0, [pc, #100]	; (800a480 <__s2b+0x90>)
 800a41c:	f000 ff76 	bl	800b30c <__assert_func>
 800a420:	0052      	lsls	r2, r2, #1
 800a422:	3101      	adds	r1, #1
 800a424:	e7f0      	b.n	800a408 <__s2b+0x18>
 800a426:	9b08      	ldr	r3, [sp, #32]
 800a428:	2d09      	cmp	r5, #9
 800a42a:	6143      	str	r3, [r0, #20]
 800a42c:	f04f 0301 	mov.w	r3, #1
 800a430:	6103      	str	r3, [r0, #16]
 800a432:	dd16      	ble.n	800a462 <__s2b+0x72>
 800a434:	f104 0909 	add.w	r9, r4, #9
 800a438:	46c8      	mov	r8, r9
 800a43a:	442c      	add	r4, r5
 800a43c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a440:	4601      	mov	r1, r0
 800a442:	220a      	movs	r2, #10
 800a444:	4630      	mov	r0, r6
 800a446:	3b30      	subs	r3, #48	; 0x30
 800a448:	f7ff ff8c 	bl	800a364 <__multadd>
 800a44c:	45a0      	cmp	r8, r4
 800a44e:	d1f5      	bne.n	800a43c <__s2b+0x4c>
 800a450:	f1a5 0408 	sub.w	r4, r5, #8
 800a454:	444c      	add	r4, r9
 800a456:	1b2d      	subs	r5, r5, r4
 800a458:	1963      	adds	r3, r4, r5
 800a45a:	42bb      	cmp	r3, r7
 800a45c:	db04      	blt.n	800a468 <__s2b+0x78>
 800a45e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a462:	2509      	movs	r5, #9
 800a464:	340a      	adds	r4, #10
 800a466:	e7f6      	b.n	800a456 <__s2b+0x66>
 800a468:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a46c:	4601      	mov	r1, r0
 800a46e:	220a      	movs	r2, #10
 800a470:	4630      	mov	r0, r6
 800a472:	3b30      	subs	r3, #48	; 0x30
 800a474:	f7ff ff76 	bl	800a364 <__multadd>
 800a478:	e7ee      	b.n	800a458 <__s2b+0x68>
 800a47a:	bf00      	nop
 800a47c:	0800b6dc 	.word	0x0800b6dc
 800a480:	0800b77f 	.word	0x0800b77f

0800a484 <__hi0bits>:
 800a484:	0c02      	lsrs	r2, r0, #16
 800a486:	0412      	lsls	r2, r2, #16
 800a488:	4603      	mov	r3, r0
 800a48a:	b9ca      	cbnz	r2, 800a4c0 <__hi0bits+0x3c>
 800a48c:	0403      	lsls	r3, r0, #16
 800a48e:	2010      	movs	r0, #16
 800a490:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a494:	bf04      	itt	eq
 800a496:	021b      	lsleq	r3, r3, #8
 800a498:	3008      	addeq	r0, #8
 800a49a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a49e:	bf04      	itt	eq
 800a4a0:	011b      	lsleq	r3, r3, #4
 800a4a2:	3004      	addeq	r0, #4
 800a4a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a4a8:	bf04      	itt	eq
 800a4aa:	009b      	lsleq	r3, r3, #2
 800a4ac:	3002      	addeq	r0, #2
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	db05      	blt.n	800a4be <__hi0bits+0x3a>
 800a4b2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a4b6:	f100 0001 	add.w	r0, r0, #1
 800a4ba:	bf08      	it	eq
 800a4bc:	2020      	moveq	r0, #32
 800a4be:	4770      	bx	lr
 800a4c0:	2000      	movs	r0, #0
 800a4c2:	e7e5      	b.n	800a490 <__hi0bits+0xc>

0800a4c4 <__lo0bits>:
 800a4c4:	6803      	ldr	r3, [r0, #0]
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	f013 0007 	ands.w	r0, r3, #7
 800a4cc:	d00b      	beq.n	800a4e6 <__lo0bits+0x22>
 800a4ce:	07d9      	lsls	r1, r3, #31
 800a4d0:	d421      	bmi.n	800a516 <__lo0bits+0x52>
 800a4d2:	0798      	lsls	r0, r3, #30
 800a4d4:	bf49      	itett	mi
 800a4d6:	085b      	lsrmi	r3, r3, #1
 800a4d8:	089b      	lsrpl	r3, r3, #2
 800a4da:	2001      	movmi	r0, #1
 800a4dc:	6013      	strmi	r3, [r2, #0]
 800a4de:	bf5c      	itt	pl
 800a4e0:	2002      	movpl	r0, #2
 800a4e2:	6013      	strpl	r3, [r2, #0]
 800a4e4:	4770      	bx	lr
 800a4e6:	b299      	uxth	r1, r3
 800a4e8:	b909      	cbnz	r1, 800a4ee <__lo0bits+0x2a>
 800a4ea:	2010      	movs	r0, #16
 800a4ec:	0c1b      	lsrs	r3, r3, #16
 800a4ee:	b2d9      	uxtb	r1, r3
 800a4f0:	b909      	cbnz	r1, 800a4f6 <__lo0bits+0x32>
 800a4f2:	3008      	adds	r0, #8
 800a4f4:	0a1b      	lsrs	r3, r3, #8
 800a4f6:	0719      	lsls	r1, r3, #28
 800a4f8:	bf04      	itt	eq
 800a4fa:	091b      	lsreq	r3, r3, #4
 800a4fc:	3004      	addeq	r0, #4
 800a4fe:	0799      	lsls	r1, r3, #30
 800a500:	bf04      	itt	eq
 800a502:	089b      	lsreq	r3, r3, #2
 800a504:	3002      	addeq	r0, #2
 800a506:	07d9      	lsls	r1, r3, #31
 800a508:	d403      	bmi.n	800a512 <__lo0bits+0x4e>
 800a50a:	085b      	lsrs	r3, r3, #1
 800a50c:	f100 0001 	add.w	r0, r0, #1
 800a510:	d003      	beq.n	800a51a <__lo0bits+0x56>
 800a512:	6013      	str	r3, [r2, #0]
 800a514:	4770      	bx	lr
 800a516:	2000      	movs	r0, #0
 800a518:	4770      	bx	lr
 800a51a:	2020      	movs	r0, #32
 800a51c:	4770      	bx	lr
	...

0800a520 <__i2b>:
 800a520:	b510      	push	{r4, lr}
 800a522:	460c      	mov	r4, r1
 800a524:	2101      	movs	r1, #1
 800a526:	f7ff febb 	bl	800a2a0 <_Balloc>
 800a52a:	4602      	mov	r2, r0
 800a52c:	b928      	cbnz	r0, 800a53a <__i2b+0x1a>
 800a52e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a532:	4b04      	ldr	r3, [pc, #16]	; (800a544 <__i2b+0x24>)
 800a534:	4804      	ldr	r0, [pc, #16]	; (800a548 <__i2b+0x28>)
 800a536:	f000 fee9 	bl	800b30c <__assert_func>
 800a53a:	2301      	movs	r3, #1
 800a53c:	6144      	str	r4, [r0, #20]
 800a53e:	6103      	str	r3, [r0, #16]
 800a540:	bd10      	pop	{r4, pc}
 800a542:	bf00      	nop
 800a544:	0800b6dc 	.word	0x0800b6dc
 800a548:	0800b77f 	.word	0x0800b77f

0800a54c <__multiply>:
 800a54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a550:	4691      	mov	r9, r2
 800a552:	690a      	ldr	r2, [r1, #16]
 800a554:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a558:	460c      	mov	r4, r1
 800a55a:	429a      	cmp	r2, r3
 800a55c:	bfbe      	ittt	lt
 800a55e:	460b      	movlt	r3, r1
 800a560:	464c      	movlt	r4, r9
 800a562:	4699      	movlt	r9, r3
 800a564:	6927      	ldr	r7, [r4, #16]
 800a566:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a56a:	68a3      	ldr	r3, [r4, #8]
 800a56c:	6861      	ldr	r1, [r4, #4]
 800a56e:	eb07 060a 	add.w	r6, r7, sl
 800a572:	42b3      	cmp	r3, r6
 800a574:	b085      	sub	sp, #20
 800a576:	bfb8      	it	lt
 800a578:	3101      	addlt	r1, #1
 800a57a:	f7ff fe91 	bl	800a2a0 <_Balloc>
 800a57e:	b930      	cbnz	r0, 800a58e <__multiply+0x42>
 800a580:	4602      	mov	r2, r0
 800a582:	f240 115d 	movw	r1, #349	; 0x15d
 800a586:	4b43      	ldr	r3, [pc, #268]	; (800a694 <__multiply+0x148>)
 800a588:	4843      	ldr	r0, [pc, #268]	; (800a698 <__multiply+0x14c>)
 800a58a:	f000 febf 	bl	800b30c <__assert_func>
 800a58e:	f100 0514 	add.w	r5, r0, #20
 800a592:	462b      	mov	r3, r5
 800a594:	2200      	movs	r2, #0
 800a596:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a59a:	4543      	cmp	r3, r8
 800a59c:	d321      	bcc.n	800a5e2 <__multiply+0x96>
 800a59e:	f104 0314 	add.w	r3, r4, #20
 800a5a2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a5a6:	f109 0314 	add.w	r3, r9, #20
 800a5aa:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a5ae:	9202      	str	r2, [sp, #8]
 800a5b0:	1b3a      	subs	r2, r7, r4
 800a5b2:	3a15      	subs	r2, #21
 800a5b4:	f022 0203 	bic.w	r2, r2, #3
 800a5b8:	3204      	adds	r2, #4
 800a5ba:	f104 0115 	add.w	r1, r4, #21
 800a5be:	428f      	cmp	r7, r1
 800a5c0:	bf38      	it	cc
 800a5c2:	2204      	movcc	r2, #4
 800a5c4:	9201      	str	r2, [sp, #4]
 800a5c6:	9a02      	ldr	r2, [sp, #8]
 800a5c8:	9303      	str	r3, [sp, #12]
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d80c      	bhi.n	800a5e8 <__multiply+0x9c>
 800a5ce:	2e00      	cmp	r6, #0
 800a5d0:	dd03      	ble.n	800a5da <__multiply+0x8e>
 800a5d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d059      	beq.n	800a68e <__multiply+0x142>
 800a5da:	6106      	str	r6, [r0, #16]
 800a5dc:	b005      	add	sp, #20
 800a5de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e2:	f843 2b04 	str.w	r2, [r3], #4
 800a5e6:	e7d8      	b.n	800a59a <__multiply+0x4e>
 800a5e8:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5ec:	f1ba 0f00 	cmp.w	sl, #0
 800a5f0:	d023      	beq.n	800a63a <__multiply+0xee>
 800a5f2:	46a9      	mov	r9, r5
 800a5f4:	f04f 0c00 	mov.w	ip, #0
 800a5f8:	f104 0e14 	add.w	lr, r4, #20
 800a5fc:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a600:	f8d9 1000 	ldr.w	r1, [r9]
 800a604:	fa1f fb82 	uxth.w	fp, r2
 800a608:	b289      	uxth	r1, r1
 800a60a:	fb0a 110b 	mla	r1, sl, fp, r1
 800a60e:	4461      	add	r1, ip
 800a610:	f8d9 c000 	ldr.w	ip, [r9]
 800a614:	0c12      	lsrs	r2, r2, #16
 800a616:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a61a:	fb0a c202 	mla	r2, sl, r2, ip
 800a61e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a622:	b289      	uxth	r1, r1
 800a624:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a628:	4577      	cmp	r7, lr
 800a62a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a62e:	f849 1b04 	str.w	r1, [r9], #4
 800a632:	d8e3      	bhi.n	800a5fc <__multiply+0xb0>
 800a634:	9a01      	ldr	r2, [sp, #4]
 800a636:	f845 c002 	str.w	ip, [r5, r2]
 800a63a:	9a03      	ldr	r2, [sp, #12]
 800a63c:	3304      	adds	r3, #4
 800a63e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a642:	f1b9 0f00 	cmp.w	r9, #0
 800a646:	d020      	beq.n	800a68a <__multiply+0x13e>
 800a648:	46ae      	mov	lr, r5
 800a64a:	f04f 0a00 	mov.w	sl, #0
 800a64e:	6829      	ldr	r1, [r5, #0]
 800a650:	f104 0c14 	add.w	ip, r4, #20
 800a654:	f8bc b000 	ldrh.w	fp, [ip]
 800a658:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a65c:	b289      	uxth	r1, r1
 800a65e:	fb09 220b 	mla	r2, r9, fp, r2
 800a662:	4492      	add	sl, r2
 800a664:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a668:	f84e 1b04 	str.w	r1, [lr], #4
 800a66c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a670:	f8be 1000 	ldrh.w	r1, [lr]
 800a674:	0c12      	lsrs	r2, r2, #16
 800a676:	fb09 1102 	mla	r1, r9, r2, r1
 800a67a:	4567      	cmp	r7, ip
 800a67c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a680:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a684:	d8e6      	bhi.n	800a654 <__multiply+0x108>
 800a686:	9a01      	ldr	r2, [sp, #4]
 800a688:	50a9      	str	r1, [r5, r2]
 800a68a:	3504      	adds	r5, #4
 800a68c:	e79b      	b.n	800a5c6 <__multiply+0x7a>
 800a68e:	3e01      	subs	r6, #1
 800a690:	e79d      	b.n	800a5ce <__multiply+0x82>
 800a692:	bf00      	nop
 800a694:	0800b6dc 	.word	0x0800b6dc
 800a698:	0800b77f 	.word	0x0800b77f

0800a69c <__pow5mult>:
 800a69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6a0:	4615      	mov	r5, r2
 800a6a2:	f012 0203 	ands.w	r2, r2, #3
 800a6a6:	4606      	mov	r6, r0
 800a6a8:	460f      	mov	r7, r1
 800a6aa:	d007      	beq.n	800a6bc <__pow5mult+0x20>
 800a6ac:	4c25      	ldr	r4, [pc, #148]	; (800a744 <__pow5mult+0xa8>)
 800a6ae:	3a01      	subs	r2, #1
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6b6:	f7ff fe55 	bl	800a364 <__multadd>
 800a6ba:	4607      	mov	r7, r0
 800a6bc:	10ad      	asrs	r5, r5, #2
 800a6be:	d03d      	beq.n	800a73c <__pow5mult+0xa0>
 800a6c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6c2:	b97c      	cbnz	r4, 800a6e4 <__pow5mult+0x48>
 800a6c4:	2010      	movs	r0, #16
 800a6c6:	f7fd ffe3 	bl	8008690 <malloc>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	6270      	str	r0, [r6, #36]	; 0x24
 800a6ce:	b928      	cbnz	r0, 800a6dc <__pow5mult+0x40>
 800a6d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a6d4:	4b1c      	ldr	r3, [pc, #112]	; (800a748 <__pow5mult+0xac>)
 800a6d6:	481d      	ldr	r0, [pc, #116]	; (800a74c <__pow5mult+0xb0>)
 800a6d8:	f000 fe18 	bl	800b30c <__assert_func>
 800a6dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6e0:	6004      	str	r4, [r0, #0]
 800a6e2:	60c4      	str	r4, [r0, #12]
 800a6e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6ec:	b94c      	cbnz	r4, 800a702 <__pow5mult+0x66>
 800a6ee:	f240 2171 	movw	r1, #625	; 0x271
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	f7ff ff14 	bl	800a520 <__i2b>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	f8c8 0008 	str.w	r0, [r8, #8]
 800a700:	6003      	str	r3, [r0, #0]
 800a702:	f04f 0900 	mov.w	r9, #0
 800a706:	07eb      	lsls	r3, r5, #31
 800a708:	d50a      	bpl.n	800a720 <__pow5mult+0x84>
 800a70a:	4639      	mov	r1, r7
 800a70c:	4622      	mov	r2, r4
 800a70e:	4630      	mov	r0, r6
 800a710:	f7ff ff1c 	bl	800a54c <__multiply>
 800a714:	4680      	mov	r8, r0
 800a716:	4639      	mov	r1, r7
 800a718:	4630      	mov	r0, r6
 800a71a:	f7ff fe01 	bl	800a320 <_Bfree>
 800a71e:	4647      	mov	r7, r8
 800a720:	106d      	asrs	r5, r5, #1
 800a722:	d00b      	beq.n	800a73c <__pow5mult+0xa0>
 800a724:	6820      	ldr	r0, [r4, #0]
 800a726:	b938      	cbnz	r0, 800a738 <__pow5mult+0x9c>
 800a728:	4622      	mov	r2, r4
 800a72a:	4621      	mov	r1, r4
 800a72c:	4630      	mov	r0, r6
 800a72e:	f7ff ff0d 	bl	800a54c <__multiply>
 800a732:	6020      	str	r0, [r4, #0]
 800a734:	f8c0 9000 	str.w	r9, [r0]
 800a738:	4604      	mov	r4, r0
 800a73a:	e7e4      	b.n	800a706 <__pow5mult+0x6a>
 800a73c:	4638      	mov	r0, r7
 800a73e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a742:	bf00      	nop
 800a744:	0800b8d0 	.word	0x0800b8d0
 800a748:	0800b768 	.word	0x0800b768
 800a74c:	0800b77f 	.word	0x0800b77f

0800a750 <__lshift>:
 800a750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a754:	460c      	mov	r4, r1
 800a756:	4607      	mov	r7, r0
 800a758:	4691      	mov	r9, r2
 800a75a:	6923      	ldr	r3, [r4, #16]
 800a75c:	6849      	ldr	r1, [r1, #4]
 800a75e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a762:	68a3      	ldr	r3, [r4, #8]
 800a764:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a768:	f108 0601 	add.w	r6, r8, #1
 800a76c:	42b3      	cmp	r3, r6
 800a76e:	db0b      	blt.n	800a788 <__lshift+0x38>
 800a770:	4638      	mov	r0, r7
 800a772:	f7ff fd95 	bl	800a2a0 <_Balloc>
 800a776:	4605      	mov	r5, r0
 800a778:	b948      	cbnz	r0, 800a78e <__lshift+0x3e>
 800a77a:	4602      	mov	r2, r0
 800a77c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a780:	4b29      	ldr	r3, [pc, #164]	; (800a828 <__lshift+0xd8>)
 800a782:	482a      	ldr	r0, [pc, #168]	; (800a82c <__lshift+0xdc>)
 800a784:	f000 fdc2 	bl	800b30c <__assert_func>
 800a788:	3101      	adds	r1, #1
 800a78a:	005b      	lsls	r3, r3, #1
 800a78c:	e7ee      	b.n	800a76c <__lshift+0x1c>
 800a78e:	2300      	movs	r3, #0
 800a790:	f100 0114 	add.w	r1, r0, #20
 800a794:	f100 0210 	add.w	r2, r0, #16
 800a798:	4618      	mov	r0, r3
 800a79a:	4553      	cmp	r3, sl
 800a79c:	db37      	blt.n	800a80e <__lshift+0xbe>
 800a79e:	6920      	ldr	r0, [r4, #16]
 800a7a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7a4:	f104 0314 	add.w	r3, r4, #20
 800a7a8:	f019 091f 	ands.w	r9, r9, #31
 800a7ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a7b4:	d02f      	beq.n	800a816 <__lshift+0xc6>
 800a7b6:	468a      	mov	sl, r1
 800a7b8:	f04f 0c00 	mov.w	ip, #0
 800a7bc:	f1c9 0e20 	rsb	lr, r9, #32
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	fa02 f209 	lsl.w	r2, r2, r9
 800a7c6:	ea42 020c 	orr.w	r2, r2, ip
 800a7ca:	f84a 2b04 	str.w	r2, [sl], #4
 800a7ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7d2:	4298      	cmp	r0, r3
 800a7d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a7d8:	d8f2      	bhi.n	800a7c0 <__lshift+0x70>
 800a7da:	1b03      	subs	r3, r0, r4
 800a7dc:	3b15      	subs	r3, #21
 800a7de:	f023 0303 	bic.w	r3, r3, #3
 800a7e2:	3304      	adds	r3, #4
 800a7e4:	f104 0215 	add.w	r2, r4, #21
 800a7e8:	4290      	cmp	r0, r2
 800a7ea:	bf38      	it	cc
 800a7ec:	2304      	movcc	r3, #4
 800a7ee:	f841 c003 	str.w	ip, [r1, r3]
 800a7f2:	f1bc 0f00 	cmp.w	ip, #0
 800a7f6:	d001      	beq.n	800a7fc <__lshift+0xac>
 800a7f8:	f108 0602 	add.w	r6, r8, #2
 800a7fc:	3e01      	subs	r6, #1
 800a7fe:	4638      	mov	r0, r7
 800a800:	4621      	mov	r1, r4
 800a802:	612e      	str	r6, [r5, #16]
 800a804:	f7ff fd8c 	bl	800a320 <_Bfree>
 800a808:	4628      	mov	r0, r5
 800a80a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a80e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a812:	3301      	adds	r3, #1
 800a814:	e7c1      	b.n	800a79a <__lshift+0x4a>
 800a816:	3904      	subs	r1, #4
 800a818:	f853 2b04 	ldr.w	r2, [r3], #4
 800a81c:	4298      	cmp	r0, r3
 800a81e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a822:	d8f9      	bhi.n	800a818 <__lshift+0xc8>
 800a824:	e7ea      	b.n	800a7fc <__lshift+0xac>
 800a826:	bf00      	nop
 800a828:	0800b6dc 	.word	0x0800b6dc
 800a82c:	0800b77f 	.word	0x0800b77f

0800a830 <__mcmp>:
 800a830:	4603      	mov	r3, r0
 800a832:	690a      	ldr	r2, [r1, #16]
 800a834:	6900      	ldr	r0, [r0, #16]
 800a836:	b530      	push	{r4, r5, lr}
 800a838:	1a80      	subs	r0, r0, r2
 800a83a:	d10d      	bne.n	800a858 <__mcmp+0x28>
 800a83c:	3314      	adds	r3, #20
 800a83e:	3114      	adds	r1, #20
 800a840:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a844:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a848:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a84c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a850:	4295      	cmp	r5, r2
 800a852:	d002      	beq.n	800a85a <__mcmp+0x2a>
 800a854:	d304      	bcc.n	800a860 <__mcmp+0x30>
 800a856:	2001      	movs	r0, #1
 800a858:	bd30      	pop	{r4, r5, pc}
 800a85a:	42a3      	cmp	r3, r4
 800a85c:	d3f4      	bcc.n	800a848 <__mcmp+0x18>
 800a85e:	e7fb      	b.n	800a858 <__mcmp+0x28>
 800a860:	f04f 30ff 	mov.w	r0, #4294967295
 800a864:	e7f8      	b.n	800a858 <__mcmp+0x28>
	...

0800a868 <__mdiff>:
 800a868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a86c:	460d      	mov	r5, r1
 800a86e:	4607      	mov	r7, r0
 800a870:	4611      	mov	r1, r2
 800a872:	4628      	mov	r0, r5
 800a874:	4614      	mov	r4, r2
 800a876:	f7ff ffdb 	bl	800a830 <__mcmp>
 800a87a:	1e06      	subs	r6, r0, #0
 800a87c:	d111      	bne.n	800a8a2 <__mdiff+0x3a>
 800a87e:	4631      	mov	r1, r6
 800a880:	4638      	mov	r0, r7
 800a882:	f7ff fd0d 	bl	800a2a0 <_Balloc>
 800a886:	4602      	mov	r2, r0
 800a888:	b928      	cbnz	r0, 800a896 <__mdiff+0x2e>
 800a88a:	f240 2132 	movw	r1, #562	; 0x232
 800a88e:	4b3a      	ldr	r3, [pc, #232]	; (800a978 <__mdiff+0x110>)
 800a890:	483a      	ldr	r0, [pc, #232]	; (800a97c <__mdiff+0x114>)
 800a892:	f000 fd3b 	bl	800b30c <__assert_func>
 800a896:	2301      	movs	r3, #1
 800a898:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a89c:	4610      	mov	r0, r2
 800a89e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a2:	bfa4      	itt	ge
 800a8a4:	4623      	movge	r3, r4
 800a8a6:	462c      	movge	r4, r5
 800a8a8:	4638      	mov	r0, r7
 800a8aa:	6861      	ldr	r1, [r4, #4]
 800a8ac:	bfa6      	itte	ge
 800a8ae:	461d      	movge	r5, r3
 800a8b0:	2600      	movge	r6, #0
 800a8b2:	2601      	movlt	r6, #1
 800a8b4:	f7ff fcf4 	bl	800a2a0 <_Balloc>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	b918      	cbnz	r0, 800a8c4 <__mdiff+0x5c>
 800a8bc:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8c0:	4b2d      	ldr	r3, [pc, #180]	; (800a978 <__mdiff+0x110>)
 800a8c2:	e7e5      	b.n	800a890 <__mdiff+0x28>
 800a8c4:	f102 0814 	add.w	r8, r2, #20
 800a8c8:	46c2      	mov	sl, r8
 800a8ca:	f04f 0c00 	mov.w	ip, #0
 800a8ce:	6927      	ldr	r7, [r4, #16]
 800a8d0:	60c6      	str	r6, [r0, #12]
 800a8d2:	692e      	ldr	r6, [r5, #16]
 800a8d4:	f104 0014 	add.w	r0, r4, #20
 800a8d8:	f105 0914 	add.w	r9, r5, #20
 800a8dc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a8e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a8e4:	3410      	adds	r4, #16
 800a8e6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a8ea:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8ee:	fa1f f18b 	uxth.w	r1, fp
 800a8f2:	448c      	add	ip, r1
 800a8f4:	b299      	uxth	r1, r3
 800a8f6:	0c1b      	lsrs	r3, r3, #16
 800a8f8:	ebac 0101 	sub.w	r1, ip, r1
 800a8fc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a900:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a904:	b289      	uxth	r1, r1
 800a906:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a90a:	454e      	cmp	r6, r9
 800a90c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a910:	f84a 3b04 	str.w	r3, [sl], #4
 800a914:	d8e7      	bhi.n	800a8e6 <__mdiff+0x7e>
 800a916:	1b73      	subs	r3, r6, r5
 800a918:	3b15      	subs	r3, #21
 800a91a:	f023 0303 	bic.w	r3, r3, #3
 800a91e:	3515      	adds	r5, #21
 800a920:	3304      	adds	r3, #4
 800a922:	42ae      	cmp	r6, r5
 800a924:	bf38      	it	cc
 800a926:	2304      	movcc	r3, #4
 800a928:	4418      	add	r0, r3
 800a92a:	4443      	add	r3, r8
 800a92c:	461e      	mov	r6, r3
 800a92e:	4605      	mov	r5, r0
 800a930:	4575      	cmp	r5, lr
 800a932:	d30e      	bcc.n	800a952 <__mdiff+0xea>
 800a934:	f10e 0103 	add.w	r1, lr, #3
 800a938:	1a09      	subs	r1, r1, r0
 800a93a:	f021 0103 	bic.w	r1, r1, #3
 800a93e:	3803      	subs	r0, #3
 800a940:	4586      	cmp	lr, r0
 800a942:	bf38      	it	cc
 800a944:	2100      	movcc	r1, #0
 800a946:	4419      	add	r1, r3
 800a948:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a94c:	b18b      	cbz	r3, 800a972 <__mdiff+0x10a>
 800a94e:	6117      	str	r7, [r2, #16]
 800a950:	e7a4      	b.n	800a89c <__mdiff+0x34>
 800a952:	f855 8b04 	ldr.w	r8, [r5], #4
 800a956:	fa1f f188 	uxth.w	r1, r8
 800a95a:	4461      	add	r1, ip
 800a95c:	140c      	asrs	r4, r1, #16
 800a95e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a962:	b289      	uxth	r1, r1
 800a964:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a968:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a96c:	f846 1b04 	str.w	r1, [r6], #4
 800a970:	e7de      	b.n	800a930 <__mdiff+0xc8>
 800a972:	3f01      	subs	r7, #1
 800a974:	e7e8      	b.n	800a948 <__mdiff+0xe0>
 800a976:	bf00      	nop
 800a978:	0800b6dc 	.word	0x0800b6dc
 800a97c:	0800b77f 	.word	0x0800b77f

0800a980 <__ulp>:
 800a980:	4b11      	ldr	r3, [pc, #68]	; (800a9c8 <__ulp+0x48>)
 800a982:	400b      	ands	r3, r1
 800a984:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a988:	2b00      	cmp	r3, #0
 800a98a:	dd02      	ble.n	800a992 <__ulp+0x12>
 800a98c:	2000      	movs	r0, #0
 800a98e:	4619      	mov	r1, r3
 800a990:	4770      	bx	lr
 800a992:	425b      	negs	r3, r3
 800a994:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a998:	f04f 0000 	mov.w	r0, #0
 800a99c:	f04f 0100 	mov.w	r1, #0
 800a9a0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a9a4:	da04      	bge.n	800a9b0 <__ulp+0x30>
 800a9a6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a9aa:	fa43 f102 	asr.w	r1, r3, r2
 800a9ae:	4770      	bx	lr
 800a9b0:	f1a2 0314 	sub.w	r3, r2, #20
 800a9b4:	2b1e      	cmp	r3, #30
 800a9b6:	bfd6      	itet	le
 800a9b8:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a9bc:	2301      	movgt	r3, #1
 800a9be:	fa22 f303 	lsrle.w	r3, r2, r3
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	4770      	bx	lr
 800a9c6:	bf00      	nop
 800a9c8:	7ff00000 	.word	0x7ff00000

0800a9cc <__b2d>:
 800a9cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9d0:	6907      	ldr	r7, [r0, #16]
 800a9d2:	f100 0914 	add.w	r9, r0, #20
 800a9d6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a9da:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a9de:	f1a7 0804 	sub.w	r8, r7, #4
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f7ff fd4e 	bl	800a484 <__hi0bits>
 800a9e8:	f1c0 0320 	rsb	r3, r0, #32
 800a9ec:	280a      	cmp	r0, #10
 800a9ee:	600b      	str	r3, [r1, #0]
 800a9f0:	491f      	ldr	r1, [pc, #124]	; (800aa70 <__b2d+0xa4>)
 800a9f2:	dc17      	bgt.n	800aa24 <__b2d+0x58>
 800a9f4:	45c1      	cmp	r9, r8
 800a9f6:	bf28      	it	cs
 800a9f8:	2200      	movcs	r2, #0
 800a9fa:	f1c0 0c0b 	rsb	ip, r0, #11
 800a9fe:	fa26 f30c 	lsr.w	r3, r6, ip
 800aa02:	bf38      	it	cc
 800aa04:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800aa08:	ea43 0501 	orr.w	r5, r3, r1
 800aa0c:	f100 0315 	add.w	r3, r0, #21
 800aa10:	fa06 f303 	lsl.w	r3, r6, r3
 800aa14:	fa22 f20c 	lsr.w	r2, r2, ip
 800aa18:	ea43 0402 	orr.w	r4, r3, r2
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	4629      	mov	r1, r5
 800aa20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa24:	45c1      	cmp	r9, r8
 800aa26:	bf2e      	itee	cs
 800aa28:	2200      	movcs	r2, #0
 800aa2a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800aa2e:	f1a7 0808 	subcc.w	r8, r7, #8
 800aa32:	f1b0 030b 	subs.w	r3, r0, #11
 800aa36:	d016      	beq.n	800aa66 <__b2d+0x9a>
 800aa38:	f1c3 0720 	rsb	r7, r3, #32
 800aa3c:	fa22 f107 	lsr.w	r1, r2, r7
 800aa40:	45c8      	cmp	r8, r9
 800aa42:	fa06 f603 	lsl.w	r6, r6, r3
 800aa46:	ea46 0601 	orr.w	r6, r6, r1
 800aa4a:	bf94      	ite	ls
 800aa4c:	2100      	movls	r1, #0
 800aa4e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800aa52:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800aa56:	fa02 f003 	lsl.w	r0, r2, r3
 800aa5a:	40f9      	lsrs	r1, r7
 800aa5c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800aa60:	ea40 0401 	orr.w	r4, r0, r1
 800aa64:	e7da      	b.n	800aa1c <__b2d+0x50>
 800aa66:	4614      	mov	r4, r2
 800aa68:	ea46 0501 	orr.w	r5, r6, r1
 800aa6c:	e7d6      	b.n	800aa1c <__b2d+0x50>
 800aa6e:	bf00      	nop
 800aa70:	3ff00000 	.word	0x3ff00000

0800aa74 <__d2b>:
 800aa74:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800aa78:	2101      	movs	r1, #1
 800aa7a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800aa7e:	4690      	mov	r8, r2
 800aa80:	461d      	mov	r5, r3
 800aa82:	f7ff fc0d 	bl	800a2a0 <_Balloc>
 800aa86:	4604      	mov	r4, r0
 800aa88:	b930      	cbnz	r0, 800aa98 <__d2b+0x24>
 800aa8a:	4602      	mov	r2, r0
 800aa8c:	f240 310a 	movw	r1, #778	; 0x30a
 800aa90:	4b24      	ldr	r3, [pc, #144]	; (800ab24 <__d2b+0xb0>)
 800aa92:	4825      	ldr	r0, [pc, #148]	; (800ab28 <__d2b+0xb4>)
 800aa94:	f000 fc3a 	bl	800b30c <__assert_func>
 800aa98:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800aa9c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800aaa0:	bb2d      	cbnz	r5, 800aaee <__d2b+0x7a>
 800aaa2:	9301      	str	r3, [sp, #4]
 800aaa4:	f1b8 0300 	subs.w	r3, r8, #0
 800aaa8:	d026      	beq.n	800aaf8 <__d2b+0x84>
 800aaaa:	4668      	mov	r0, sp
 800aaac:	9300      	str	r3, [sp, #0]
 800aaae:	f7ff fd09 	bl	800a4c4 <__lo0bits>
 800aab2:	9900      	ldr	r1, [sp, #0]
 800aab4:	b1f0      	cbz	r0, 800aaf4 <__d2b+0x80>
 800aab6:	9a01      	ldr	r2, [sp, #4]
 800aab8:	f1c0 0320 	rsb	r3, r0, #32
 800aabc:	fa02 f303 	lsl.w	r3, r2, r3
 800aac0:	430b      	orrs	r3, r1
 800aac2:	40c2      	lsrs	r2, r0
 800aac4:	6163      	str	r3, [r4, #20]
 800aac6:	9201      	str	r2, [sp, #4]
 800aac8:	9b01      	ldr	r3, [sp, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	bf14      	ite	ne
 800aace:	2102      	movne	r1, #2
 800aad0:	2101      	moveq	r1, #1
 800aad2:	61a3      	str	r3, [r4, #24]
 800aad4:	6121      	str	r1, [r4, #16]
 800aad6:	b1c5      	cbz	r5, 800ab0a <__d2b+0x96>
 800aad8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aadc:	4405      	add	r5, r0
 800aade:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aae2:	603d      	str	r5, [r7, #0]
 800aae4:	6030      	str	r0, [r6, #0]
 800aae6:	4620      	mov	r0, r4
 800aae8:	b002      	add	sp, #8
 800aaea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aaf2:	e7d6      	b.n	800aaa2 <__d2b+0x2e>
 800aaf4:	6161      	str	r1, [r4, #20]
 800aaf6:	e7e7      	b.n	800aac8 <__d2b+0x54>
 800aaf8:	a801      	add	r0, sp, #4
 800aafa:	f7ff fce3 	bl	800a4c4 <__lo0bits>
 800aafe:	2101      	movs	r1, #1
 800ab00:	9b01      	ldr	r3, [sp, #4]
 800ab02:	6121      	str	r1, [r4, #16]
 800ab04:	6163      	str	r3, [r4, #20]
 800ab06:	3020      	adds	r0, #32
 800ab08:	e7e5      	b.n	800aad6 <__d2b+0x62>
 800ab0a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800ab0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab12:	6038      	str	r0, [r7, #0]
 800ab14:	6918      	ldr	r0, [r3, #16]
 800ab16:	f7ff fcb5 	bl	800a484 <__hi0bits>
 800ab1a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800ab1e:	6031      	str	r1, [r6, #0]
 800ab20:	e7e1      	b.n	800aae6 <__d2b+0x72>
 800ab22:	bf00      	nop
 800ab24:	0800b6dc 	.word	0x0800b6dc
 800ab28:	0800b77f 	.word	0x0800b77f

0800ab2c <__ratio>:
 800ab2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab30:	4688      	mov	r8, r1
 800ab32:	4669      	mov	r1, sp
 800ab34:	4681      	mov	r9, r0
 800ab36:	f7ff ff49 	bl	800a9cc <__b2d>
 800ab3a:	460f      	mov	r7, r1
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	460d      	mov	r5, r1
 800ab40:	4640      	mov	r0, r8
 800ab42:	a901      	add	r1, sp, #4
 800ab44:	f7ff ff42 	bl	800a9cc <__b2d>
 800ab48:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab4c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab50:	468b      	mov	fp, r1
 800ab52:	eba3 0c02 	sub.w	ip, r3, r2
 800ab56:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab5a:	1a9b      	subs	r3, r3, r2
 800ab5c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	bfd5      	itete	le
 800ab64:	460a      	movle	r2, r1
 800ab66:	462a      	movgt	r2, r5
 800ab68:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab6c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ab70:	bfd8      	it	le
 800ab72:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ab76:	465b      	mov	r3, fp
 800ab78:	4602      	mov	r2, r0
 800ab7a:	4639      	mov	r1, r7
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	f7f5 fdd5 	bl	800072c <__aeabi_ddiv>
 800ab82:	b003      	add	sp, #12
 800ab84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab88 <__copybits>:
 800ab88:	3901      	subs	r1, #1
 800ab8a:	b570      	push	{r4, r5, r6, lr}
 800ab8c:	1149      	asrs	r1, r1, #5
 800ab8e:	6914      	ldr	r4, [r2, #16]
 800ab90:	3101      	adds	r1, #1
 800ab92:	f102 0314 	add.w	r3, r2, #20
 800ab96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ab9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ab9e:	1f05      	subs	r5, r0, #4
 800aba0:	42a3      	cmp	r3, r4
 800aba2:	d30c      	bcc.n	800abbe <__copybits+0x36>
 800aba4:	1aa3      	subs	r3, r4, r2
 800aba6:	3b11      	subs	r3, #17
 800aba8:	f023 0303 	bic.w	r3, r3, #3
 800abac:	3211      	adds	r2, #17
 800abae:	42a2      	cmp	r2, r4
 800abb0:	bf88      	it	hi
 800abb2:	2300      	movhi	r3, #0
 800abb4:	4418      	add	r0, r3
 800abb6:	2300      	movs	r3, #0
 800abb8:	4288      	cmp	r0, r1
 800abba:	d305      	bcc.n	800abc8 <__copybits+0x40>
 800abbc:	bd70      	pop	{r4, r5, r6, pc}
 800abbe:	f853 6b04 	ldr.w	r6, [r3], #4
 800abc2:	f845 6f04 	str.w	r6, [r5, #4]!
 800abc6:	e7eb      	b.n	800aba0 <__copybits+0x18>
 800abc8:	f840 3b04 	str.w	r3, [r0], #4
 800abcc:	e7f4      	b.n	800abb8 <__copybits+0x30>

0800abce <__any_on>:
 800abce:	f100 0214 	add.w	r2, r0, #20
 800abd2:	6900      	ldr	r0, [r0, #16]
 800abd4:	114b      	asrs	r3, r1, #5
 800abd6:	4298      	cmp	r0, r3
 800abd8:	b510      	push	{r4, lr}
 800abda:	db11      	blt.n	800ac00 <__any_on+0x32>
 800abdc:	dd0a      	ble.n	800abf4 <__any_on+0x26>
 800abde:	f011 011f 	ands.w	r1, r1, #31
 800abe2:	d007      	beq.n	800abf4 <__any_on+0x26>
 800abe4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800abe8:	fa24 f001 	lsr.w	r0, r4, r1
 800abec:	fa00 f101 	lsl.w	r1, r0, r1
 800abf0:	428c      	cmp	r4, r1
 800abf2:	d10b      	bne.n	800ac0c <__any_on+0x3e>
 800abf4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d803      	bhi.n	800ac04 <__any_on+0x36>
 800abfc:	2000      	movs	r0, #0
 800abfe:	bd10      	pop	{r4, pc}
 800ac00:	4603      	mov	r3, r0
 800ac02:	e7f7      	b.n	800abf4 <__any_on+0x26>
 800ac04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac08:	2900      	cmp	r1, #0
 800ac0a:	d0f5      	beq.n	800abf8 <__any_on+0x2a>
 800ac0c:	2001      	movs	r0, #1
 800ac0e:	e7f6      	b.n	800abfe <__any_on+0x30>

0800ac10 <_calloc_r>:
 800ac10:	b570      	push	{r4, r5, r6, lr}
 800ac12:	fba1 5402 	umull	r5, r4, r1, r2
 800ac16:	b934      	cbnz	r4, 800ac26 <_calloc_r+0x16>
 800ac18:	4629      	mov	r1, r5
 800ac1a:	f7fd fdb1 	bl	8008780 <_malloc_r>
 800ac1e:	4606      	mov	r6, r0
 800ac20:	b928      	cbnz	r0, 800ac2e <_calloc_r+0x1e>
 800ac22:	4630      	mov	r0, r6
 800ac24:	bd70      	pop	{r4, r5, r6, pc}
 800ac26:	220c      	movs	r2, #12
 800ac28:	2600      	movs	r6, #0
 800ac2a:	6002      	str	r2, [r0, #0]
 800ac2c:	e7f9      	b.n	800ac22 <_calloc_r+0x12>
 800ac2e:	462a      	mov	r2, r5
 800ac30:	4621      	mov	r1, r4
 800ac32:	f7fd fd35 	bl	80086a0 <memset>
 800ac36:	e7f4      	b.n	800ac22 <_calloc_r+0x12>

0800ac38 <__sfputc_r>:
 800ac38:	6893      	ldr	r3, [r2, #8]
 800ac3a:	b410      	push	{r4}
 800ac3c:	3b01      	subs	r3, #1
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	6093      	str	r3, [r2, #8]
 800ac42:	da07      	bge.n	800ac54 <__sfputc_r+0x1c>
 800ac44:	6994      	ldr	r4, [r2, #24]
 800ac46:	42a3      	cmp	r3, r4
 800ac48:	db01      	blt.n	800ac4e <__sfputc_r+0x16>
 800ac4a:	290a      	cmp	r1, #10
 800ac4c:	d102      	bne.n	800ac54 <__sfputc_r+0x1c>
 800ac4e:	bc10      	pop	{r4}
 800ac50:	f7fe bcb8 	b.w	80095c4 <__swbuf_r>
 800ac54:	6813      	ldr	r3, [r2, #0]
 800ac56:	1c58      	adds	r0, r3, #1
 800ac58:	6010      	str	r0, [r2, #0]
 800ac5a:	7019      	strb	r1, [r3, #0]
 800ac5c:	4608      	mov	r0, r1
 800ac5e:	bc10      	pop	{r4}
 800ac60:	4770      	bx	lr

0800ac62 <__sfputs_r>:
 800ac62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac64:	4606      	mov	r6, r0
 800ac66:	460f      	mov	r7, r1
 800ac68:	4614      	mov	r4, r2
 800ac6a:	18d5      	adds	r5, r2, r3
 800ac6c:	42ac      	cmp	r4, r5
 800ac6e:	d101      	bne.n	800ac74 <__sfputs_r+0x12>
 800ac70:	2000      	movs	r0, #0
 800ac72:	e007      	b.n	800ac84 <__sfputs_r+0x22>
 800ac74:	463a      	mov	r2, r7
 800ac76:	4630      	mov	r0, r6
 800ac78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac7c:	f7ff ffdc 	bl	800ac38 <__sfputc_r>
 800ac80:	1c43      	adds	r3, r0, #1
 800ac82:	d1f3      	bne.n	800ac6c <__sfputs_r+0xa>
 800ac84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac88 <_vfiprintf_r>:
 800ac88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac8c:	460d      	mov	r5, r1
 800ac8e:	4614      	mov	r4, r2
 800ac90:	4698      	mov	r8, r3
 800ac92:	4606      	mov	r6, r0
 800ac94:	b09d      	sub	sp, #116	; 0x74
 800ac96:	b118      	cbz	r0, 800aca0 <_vfiprintf_r+0x18>
 800ac98:	6983      	ldr	r3, [r0, #24]
 800ac9a:	b90b      	cbnz	r3, 800aca0 <_vfiprintf_r+0x18>
 800ac9c:	f7fe fe68 	bl	8009970 <__sinit>
 800aca0:	4b89      	ldr	r3, [pc, #548]	; (800aec8 <_vfiprintf_r+0x240>)
 800aca2:	429d      	cmp	r5, r3
 800aca4:	d11b      	bne.n	800acde <_vfiprintf_r+0x56>
 800aca6:	6875      	ldr	r5, [r6, #4]
 800aca8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acaa:	07d9      	lsls	r1, r3, #31
 800acac:	d405      	bmi.n	800acba <_vfiprintf_r+0x32>
 800acae:	89ab      	ldrh	r3, [r5, #12]
 800acb0:	059a      	lsls	r2, r3, #22
 800acb2:	d402      	bmi.n	800acba <_vfiprintf_r+0x32>
 800acb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acb6:	f7ff fa60 	bl	800a17a <__retarget_lock_acquire_recursive>
 800acba:	89ab      	ldrh	r3, [r5, #12]
 800acbc:	071b      	lsls	r3, r3, #28
 800acbe:	d501      	bpl.n	800acc4 <_vfiprintf_r+0x3c>
 800acc0:	692b      	ldr	r3, [r5, #16]
 800acc2:	b9eb      	cbnz	r3, 800ad00 <_vfiprintf_r+0x78>
 800acc4:	4629      	mov	r1, r5
 800acc6:	4630      	mov	r0, r6
 800acc8:	f7fe fcce 	bl	8009668 <__swsetup_r>
 800accc:	b1c0      	cbz	r0, 800ad00 <_vfiprintf_r+0x78>
 800acce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acd0:	07dc      	lsls	r4, r3, #31
 800acd2:	d50e      	bpl.n	800acf2 <_vfiprintf_r+0x6a>
 800acd4:	f04f 30ff 	mov.w	r0, #4294967295
 800acd8:	b01d      	add	sp, #116	; 0x74
 800acda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acde:	4b7b      	ldr	r3, [pc, #492]	; (800aecc <_vfiprintf_r+0x244>)
 800ace0:	429d      	cmp	r5, r3
 800ace2:	d101      	bne.n	800ace8 <_vfiprintf_r+0x60>
 800ace4:	68b5      	ldr	r5, [r6, #8]
 800ace6:	e7df      	b.n	800aca8 <_vfiprintf_r+0x20>
 800ace8:	4b79      	ldr	r3, [pc, #484]	; (800aed0 <_vfiprintf_r+0x248>)
 800acea:	429d      	cmp	r5, r3
 800acec:	bf08      	it	eq
 800acee:	68f5      	ldreq	r5, [r6, #12]
 800acf0:	e7da      	b.n	800aca8 <_vfiprintf_r+0x20>
 800acf2:	89ab      	ldrh	r3, [r5, #12]
 800acf4:	0598      	lsls	r0, r3, #22
 800acf6:	d4ed      	bmi.n	800acd4 <_vfiprintf_r+0x4c>
 800acf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acfa:	f7ff fa3f 	bl	800a17c <__retarget_lock_release_recursive>
 800acfe:	e7e9      	b.n	800acd4 <_vfiprintf_r+0x4c>
 800ad00:	2300      	movs	r3, #0
 800ad02:	9309      	str	r3, [sp, #36]	; 0x24
 800ad04:	2320      	movs	r3, #32
 800ad06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad0a:	2330      	movs	r3, #48	; 0x30
 800ad0c:	f04f 0901 	mov.w	r9, #1
 800ad10:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad14:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800aed4 <_vfiprintf_r+0x24c>
 800ad18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad1c:	4623      	mov	r3, r4
 800ad1e:	469a      	mov	sl, r3
 800ad20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad24:	b10a      	cbz	r2, 800ad2a <_vfiprintf_r+0xa2>
 800ad26:	2a25      	cmp	r2, #37	; 0x25
 800ad28:	d1f9      	bne.n	800ad1e <_vfiprintf_r+0x96>
 800ad2a:	ebba 0b04 	subs.w	fp, sl, r4
 800ad2e:	d00b      	beq.n	800ad48 <_vfiprintf_r+0xc0>
 800ad30:	465b      	mov	r3, fp
 800ad32:	4622      	mov	r2, r4
 800ad34:	4629      	mov	r1, r5
 800ad36:	4630      	mov	r0, r6
 800ad38:	f7ff ff93 	bl	800ac62 <__sfputs_r>
 800ad3c:	3001      	adds	r0, #1
 800ad3e:	f000 80aa 	beq.w	800ae96 <_vfiprintf_r+0x20e>
 800ad42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad44:	445a      	add	r2, fp
 800ad46:	9209      	str	r2, [sp, #36]	; 0x24
 800ad48:	f89a 3000 	ldrb.w	r3, [sl]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f000 80a2 	beq.w	800ae96 <_vfiprintf_r+0x20e>
 800ad52:	2300      	movs	r3, #0
 800ad54:	f04f 32ff 	mov.w	r2, #4294967295
 800ad58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad5c:	f10a 0a01 	add.w	sl, sl, #1
 800ad60:	9304      	str	r3, [sp, #16]
 800ad62:	9307      	str	r3, [sp, #28]
 800ad64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad68:	931a      	str	r3, [sp, #104]	; 0x68
 800ad6a:	4654      	mov	r4, sl
 800ad6c:	2205      	movs	r2, #5
 800ad6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad72:	4858      	ldr	r0, [pc, #352]	; (800aed4 <_vfiprintf_r+0x24c>)
 800ad74:	f000 fb3e 	bl	800b3f4 <memchr>
 800ad78:	9a04      	ldr	r2, [sp, #16]
 800ad7a:	b9d8      	cbnz	r0, 800adb4 <_vfiprintf_r+0x12c>
 800ad7c:	06d1      	lsls	r1, r2, #27
 800ad7e:	bf44      	itt	mi
 800ad80:	2320      	movmi	r3, #32
 800ad82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad86:	0713      	lsls	r3, r2, #28
 800ad88:	bf44      	itt	mi
 800ad8a:	232b      	movmi	r3, #43	; 0x2b
 800ad8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad90:	f89a 3000 	ldrb.w	r3, [sl]
 800ad94:	2b2a      	cmp	r3, #42	; 0x2a
 800ad96:	d015      	beq.n	800adc4 <_vfiprintf_r+0x13c>
 800ad98:	4654      	mov	r4, sl
 800ad9a:	2000      	movs	r0, #0
 800ad9c:	f04f 0c0a 	mov.w	ip, #10
 800ada0:	9a07      	ldr	r2, [sp, #28]
 800ada2:	4621      	mov	r1, r4
 800ada4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ada8:	3b30      	subs	r3, #48	; 0x30
 800adaa:	2b09      	cmp	r3, #9
 800adac:	d94e      	bls.n	800ae4c <_vfiprintf_r+0x1c4>
 800adae:	b1b0      	cbz	r0, 800adde <_vfiprintf_r+0x156>
 800adb0:	9207      	str	r2, [sp, #28]
 800adb2:	e014      	b.n	800adde <_vfiprintf_r+0x156>
 800adb4:	eba0 0308 	sub.w	r3, r0, r8
 800adb8:	fa09 f303 	lsl.w	r3, r9, r3
 800adbc:	4313      	orrs	r3, r2
 800adbe:	46a2      	mov	sl, r4
 800adc0:	9304      	str	r3, [sp, #16]
 800adc2:	e7d2      	b.n	800ad6a <_vfiprintf_r+0xe2>
 800adc4:	9b03      	ldr	r3, [sp, #12]
 800adc6:	1d19      	adds	r1, r3, #4
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	9103      	str	r1, [sp, #12]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	bfbb      	ittet	lt
 800add0:	425b      	neglt	r3, r3
 800add2:	f042 0202 	orrlt.w	r2, r2, #2
 800add6:	9307      	strge	r3, [sp, #28]
 800add8:	9307      	strlt	r3, [sp, #28]
 800adda:	bfb8      	it	lt
 800addc:	9204      	strlt	r2, [sp, #16]
 800adde:	7823      	ldrb	r3, [r4, #0]
 800ade0:	2b2e      	cmp	r3, #46	; 0x2e
 800ade2:	d10c      	bne.n	800adfe <_vfiprintf_r+0x176>
 800ade4:	7863      	ldrb	r3, [r4, #1]
 800ade6:	2b2a      	cmp	r3, #42	; 0x2a
 800ade8:	d135      	bne.n	800ae56 <_vfiprintf_r+0x1ce>
 800adea:	9b03      	ldr	r3, [sp, #12]
 800adec:	3402      	adds	r4, #2
 800adee:	1d1a      	adds	r2, r3, #4
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	9203      	str	r2, [sp, #12]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bfb8      	it	lt
 800adf8:	f04f 33ff 	movlt.w	r3, #4294967295
 800adfc:	9305      	str	r3, [sp, #20]
 800adfe:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800aed8 <_vfiprintf_r+0x250>
 800ae02:	2203      	movs	r2, #3
 800ae04:	4650      	mov	r0, sl
 800ae06:	7821      	ldrb	r1, [r4, #0]
 800ae08:	f000 faf4 	bl	800b3f4 <memchr>
 800ae0c:	b140      	cbz	r0, 800ae20 <_vfiprintf_r+0x198>
 800ae0e:	2340      	movs	r3, #64	; 0x40
 800ae10:	eba0 000a 	sub.w	r0, r0, sl
 800ae14:	fa03 f000 	lsl.w	r0, r3, r0
 800ae18:	9b04      	ldr	r3, [sp, #16]
 800ae1a:	3401      	adds	r4, #1
 800ae1c:	4303      	orrs	r3, r0
 800ae1e:	9304      	str	r3, [sp, #16]
 800ae20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae24:	2206      	movs	r2, #6
 800ae26:	482d      	ldr	r0, [pc, #180]	; (800aedc <_vfiprintf_r+0x254>)
 800ae28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae2c:	f000 fae2 	bl	800b3f4 <memchr>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	d03f      	beq.n	800aeb4 <_vfiprintf_r+0x22c>
 800ae34:	4b2a      	ldr	r3, [pc, #168]	; (800aee0 <_vfiprintf_r+0x258>)
 800ae36:	bb1b      	cbnz	r3, 800ae80 <_vfiprintf_r+0x1f8>
 800ae38:	9b03      	ldr	r3, [sp, #12]
 800ae3a:	3307      	adds	r3, #7
 800ae3c:	f023 0307 	bic.w	r3, r3, #7
 800ae40:	3308      	adds	r3, #8
 800ae42:	9303      	str	r3, [sp, #12]
 800ae44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae46:	443b      	add	r3, r7
 800ae48:	9309      	str	r3, [sp, #36]	; 0x24
 800ae4a:	e767      	b.n	800ad1c <_vfiprintf_r+0x94>
 800ae4c:	460c      	mov	r4, r1
 800ae4e:	2001      	movs	r0, #1
 800ae50:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae54:	e7a5      	b.n	800ada2 <_vfiprintf_r+0x11a>
 800ae56:	2300      	movs	r3, #0
 800ae58:	f04f 0c0a 	mov.w	ip, #10
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	3401      	adds	r4, #1
 800ae60:	9305      	str	r3, [sp, #20]
 800ae62:	4620      	mov	r0, r4
 800ae64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae68:	3a30      	subs	r2, #48	; 0x30
 800ae6a:	2a09      	cmp	r2, #9
 800ae6c:	d903      	bls.n	800ae76 <_vfiprintf_r+0x1ee>
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d0c5      	beq.n	800adfe <_vfiprintf_r+0x176>
 800ae72:	9105      	str	r1, [sp, #20]
 800ae74:	e7c3      	b.n	800adfe <_vfiprintf_r+0x176>
 800ae76:	4604      	mov	r4, r0
 800ae78:	2301      	movs	r3, #1
 800ae7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae7e:	e7f0      	b.n	800ae62 <_vfiprintf_r+0x1da>
 800ae80:	ab03      	add	r3, sp, #12
 800ae82:	9300      	str	r3, [sp, #0]
 800ae84:	462a      	mov	r2, r5
 800ae86:	4630      	mov	r0, r6
 800ae88:	4b16      	ldr	r3, [pc, #88]	; (800aee4 <_vfiprintf_r+0x25c>)
 800ae8a:	a904      	add	r1, sp, #16
 800ae8c:	f3af 8000 	nop.w
 800ae90:	4607      	mov	r7, r0
 800ae92:	1c78      	adds	r0, r7, #1
 800ae94:	d1d6      	bne.n	800ae44 <_vfiprintf_r+0x1bc>
 800ae96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae98:	07d9      	lsls	r1, r3, #31
 800ae9a:	d405      	bmi.n	800aea8 <_vfiprintf_r+0x220>
 800ae9c:	89ab      	ldrh	r3, [r5, #12]
 800ae9e:	059a      	lsls	r2, r3, #22
 800aea0:	d402      	bmi.n	800aea8 <_vfiprintf_r+0x220>
 800aea2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aea4:	f7ff f96a 	bl	800a17c <__retarget_lock_release_recursive>
 800aea8:	89ab      	ldrh	r3, [r5, #12]
 800aeaa:	065b      	lsls	r3, r3, #25
 800aeac:	f53f af12 	bmi.w	800acd4 <_vfiprintf_r+0x4c>
 800aeb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aeb2:	e711      	b.n	800acd8 <_vfiprintf_r+0x50>
 800aeb4:	ab03      	add	r3, sp, #12
 800aeb6:	9300      	str	r3, [sp, #0]
 800aeb8:	462a      	mov	r2, r5
 800aeba:	4630      	mov	r0, r6
 800aebc:	4b09      	ldr	r3, [pc, #36]	; (800aee4 <_vfiprintf_r+0x25c>)
 800aebe:	a904      	add	r1, sp, #16
 800aec0:	f000 f882 	bl	800afc8 <_printf_i>
 800aec4:	e7e4      	b.n	800ae90 <_vfiprintf_r+0x208>
 800aec6:	bf00      	nop
 800aec8:	0800b69c 	.word	0x0800b69c
 800aecc:	0800b6bc 	.word	0x0800b6bc
 800aed0:	0800b67c 	.word	0x0800b67c
 800aed4:	0800b8dc 	.word	0x0800b8dc
 800aed8:	0800b8e2 	.word	0x0800b8e2
 800aedc:	0800b8e6 	.word	0x0800b8e6
 800aee0:	00000000 	.word	0x00000000
 800aee4:	0800ac63 	.word	0x0800ac63

0800aee8 <_printf_common>:
 800aee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeec:	4616      	mov	r6, r2
 800aeee:	4699      	mov	r9, r3
 800aef0:	688a      	ldr	r2, [r1, #8]
 800aef2:	690b      	ldr	r3, [r1, #16]
 800aef4:	4607      	mov	r7, r0
 800aef6:	4293      	cmp	r3, r2
 800aef8:	bfb8      	it	lt
 800aefa:	4613      	movlt	r3, r2
 800aefc:	6033      	str	r3, [r6, #0]
 800aefe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800af02:	460c      	mov	r4, r1
 800af04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800af08:	b10a      	cbz	r2, 800af0e <_printf_common+0x26>
 800af0a:	3301      	adds	r3, #1
 800af0c:	6033      	str	r3, [r6, #0]
 800af0e:	6823      	ldr	r3, [r4, #0]
 800af10:	0699      	lsls	r1, r3, #26
 800af12:	bf42      	ittt	mi
 800af14:	6833      	ldrmi	r3, [r6, #0]
 800af16:	3302      	addmi	r3, #2
 800af18:	6033      	strmi	r3, [r6, #0]
 800af1a:	6825      	ldr	r5, [r4, #0]
 800af1c:	f015 0506 	ands.w	r5, r5, #6
 800af20:	d106      	bne.n	800af30 <_printf_common+0x48>
 800af22:	f104 0a19 	add.w	sl, r4, #25
 800af26:	68e3      	ldr	r3, [r4, #12]
 800af28:	6832      	ldr	r2, [r6, #0]
 800af2a:	1a9b      	subs	r3, r3, r2
 800af2c:	42ab      	cmp	r3, r5
 800af2e:	dc28      	bgt.n	800af82 <_printf_common+0x9a>
 800af30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800af34:	1e13      	subs	r3, r2, #0
 800af36:	6822      	ldr	r2, [r4, #0]
 800af38:	bf18      	it	ne
 800af3a:	2301      	movne	r3, #1
 800af3c:	0692      	lsls	r2, r2, #26
 800af3e:	d42d      	bmi.n	800af9c <_printf_common+0xb4>
 800af40:	4649      	mov	r1, r9
 800af42:	4638      	mov	r0, r7
 800af44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800af48:	47c0      	blx	r8
 800af4a:	3001      	adds	r0, #1
 800af4c:	d020      	beq.n	800af90 <_printf_common+0xa8>
 800af4e:	6823      	ldr	r3, [r4, #0]
 800af50:	68e5      	ldr	r5, [r4, #12]
 800af52:	f003 0306 	and.w	r3, r3, #6
 800af56:	2b04      	cmp	r3, #4
 800af58:	bf18      	it	ne
 800af5a:	2500      	movne	r5, #0
 800af5c:	6832      	ldr	r2, [r6, #0]
 800af5e:	f04f 0600 	mov.w	r6, #0
 800af62:	68a3      	ldr	r3, [r4, #8]
 800af64:	bf08      	it	eq
 800af66:	1aad      	subeq	r5, r5, r2
 800af68:	6922      	ldr	r2, [r4, #16]
 800af6a:	bf08      	it	eq
 800af6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af70:	4293      	cmp	r3, r2
 800af72:	bfc4      	itt	gt
 800af74:	1a9b      	subgt	r3, r3, r2
 800af76:	18ed      	addgt	r5, r5, r3
 800af78:	341a      	adds	r4, #26
 800af7a:	42b5      	cmp	r5, r6
 800af7c:	d11a      	bne.n	800afb4 <_printf_common+0xcc>
 800af7e:	2000      	movs	r0, #0
 800af80:	e008      	b.n	800af94 <_printf_common+0xac>
 800af82:	2301      	movs	r3, #1
 800af84:	4652      	mov	r2, sl
 800af86:	4649      	mov	r1, r9
 800af88:	4638      	mov	r0, r7
 800af8a:	47c0      	blx	r8
 800af8c:	3001      	adds	r0, #1
 800af8e:	d103      	bne.n	800af98 <_printf_common+0xb0>
 800af90:	f04f 30ff 	mov.w	r0, #4294967295
 800af94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af98:	3501      	adds	r5, #1
 800af9a:	e7c4      	b.n	800af26 <_printf_common+0x3e>
 800af9c:	2030      	movs	r0, #48	; 0x30
 800af9e:	18e1      	adds	r1, r4, r3
 800afa0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800afa4:	1c5a      	adds	r2, r3, #1
 800afa6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800afaa:	4422      	add	r2, r4
 800afac:	3302      	adds	r3, #2
 800afae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800afb2:	e7c5      	b.n	800af40 <_printf_common+0x58>
 800afb4:	2301      	movs	r3, #1
 800afb6:	4622      	mov	r2, r4
 800afb8:	4649      	mov	r1, r9
 800afba:	4638      	mov	r0, r7
 800afbc:	47c0      	blx	r8
 800afbe:	3001      	adds	r0, #1
 800afc0:	d0e6      	beq.n	800af90 <_printf_common+0xa8>
 800afc2:	3601      	adds	r6, #1
 800afc4:	e7d9      	b.n	800af7a <_printf_common+0x92>
	...

0800afc8 <_printf_i>:
 800afc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afcc:	7e0f      	ldrb	r7, [r1, #24]
 800afce:	4691      	mov	r9, r2
 800afd0:	2f78      	cmp	r7, #120	; 0x78
 800afd2:	4680      	mov	r8, r0
 800afd4:	460c      	mov	r4, r1
 800afd6:	469a      	mov	sl, r3
 800afd8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800afda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800afde:	d807      	bhi.n	800aff0 <_printf_i+0x28>
 800afe0:	2f62      	cmp	r7, #98	; 0x62
 800afe2:	d80a      	bhi.n	800affa <_printf_i+0x32>
 800afe4:	2f00      	cmp	r7, #0
 800afe6:	f000 80d9 	beq.w	800b19c <_printf_i+0x1d4>
 800afea:	2f58      	cmp	r7, #88	; 0x58
 800afec:	f000 80a4 	beq.w	800b138 <_printf_i+0x170>
 800aff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aff4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aff8:	e03a      	b.n	800b070 <_printf_i+0xa8>
 800affa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800affe:	2b15      	cmp	r3, #21
 800b000:	d8f6      	bhi.n	800aff0 <_printf_i+0x28>
 800b002:	a101      	add	r1, pc, #4	; (adr r1, 800b008 <_printf_i+0x40>)
 800b004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b008:	0800b061 	.word	0x0800b061
 800b00c:	0800b075 	.word	0x0800b075
 800b010:	0800aff1 	.word	0x0800aff1
 800b014:	0800aff1 	.word	0x0800aff1
 800b018:	0800aff1 	.word	0x0800aff1
 800b01c:	0800aff1 	.word	0x0800aff1
 800b020:	0800b075 	.word	0x0800b075
 800b024:	0800aff1 	.word	0x0800aff1
 800b028:	0800aff1 	.word	0x0800aff1
 800b02c:	0800aff1 	.word	0x0800aff1
 800b030:	0800aff1 	.word	0x0800aff1
 800b034:	0800b183 	.word	0x0800b183
 800b038:	0800b0a5 	.word	0x0800b0a5
 800b03c:	0800b165 	.word	0x0800b165
 800b040:	0800aff1 	.word	0x0800aff1
 800b044:	0800aff1 	.word	0x0800aff1
 800b048:	0800b1a5 	.word	0x0800b1a5
 800b04c:	0800aff1 	.word	0x0800aff1
 800b050:	0800b0a5 	.word	0x0800b0a5
 800b054:	0800aff1 	.word	0x0800aff1
 800b058:	0800aff1 	.word	0x0800aff1
 800b05c:	0800b16d 	.word	0x0800b16d
 800b060:	682b      	ldr	r3, [r5, #0]
 800b062:	1d1a      	adds	r2, r3, #4
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	602a      	str	r2, [r5, #0]
 800b068:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b06c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b070:	2301      	movs	r3, #1
 800b072:	e0a4      	b.n	800b1be <_printf_i+0x1f6>
 800b074:	6820      	ldr	r0, [r4, #0]
 800b076:	6829      	ldr	r1, [r5, #0]
 800b078:	0606      	lsls	r6, r0, #24
 800b07a:	f101 0304 	add.w	r3, r1, #4
 800b07e:	d50a      	bpl.n	800b096 <_printf_i+0xce>
 800b080:	680e      	ldr	r6, [r1, #0]
 800b082:	602b      	str	r3, [r5, #0]
 800b084:	2e00      	cmp	r6, #0
 800b086:	da03      	bge.n	800b090 <_printf_i+0xc8>
 800b088:	232d      	movs	r3, #45	; 0x2d
 800b08a:	4276      	negs	r6, r6
 800b08c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b090:	230a      	movs	r3, #10
 800b092:	485e      	ldr	r0, [pc, #376]	; (800b20c <_printf_i+0x244>)
 800b094:	e019      	b.n	800b0ca <_printf_i+0x102>
 800b096:	680e      	ldr	r6, [r1, #0]
 800b098:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b09c:	602b      	str	r3, [r5, #0]
 800b09e:	bf18      	it	ne
 800b0a0:	b236      	sxthne	r6, r6
 800b0a2:	e7ef      	b.n	800b084 <_printf_i+0xbc>
 800b0a4:	682b      	ldr	r3, [r5, #0]
 800b0a6:	6820      	ldr	r0, [r4, #0]
 800b0a8:	1d19      	adds	r1, r3, #4
 800b0aa:	6029      	str	r1, [r5, #0]
 800b0ac:	0601      	lsls	r1, r0, #24
 800b0ae:	d501      	bpl.n	800b0b4 <_printf_i+0xec>
 800b0b0:	681e      	ldr	r6, [r3, #0]
 800b0b2:	e002      	b.n	800b0ba <_printf_i+0xf2>
 800b0b4:	0646      	lsls	r6, r0, #25
 800b0b6:	d5fb      	bpl.n	800b0b0 <_printf_i+0xe8>
 800b0b8:	881e      	ldrh	r6, [r3, #0]
 800b0ba:	2f6f      	cmp	r7, #111	; 0x6f
 800b0bc:	bf0c      	ite	eq
 800b0be:	2308      	moveq	r3, #8
 800b0c0:	230a      	movne	r3, #10
 800b0c2:	4852      	ldr	r0, [pc, #328]	; (800b20c <_printf_i+0x244>)
 800b0c4:	2100      	movs	r1, #0
 800b0c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b0ca:	6865      	ldr	r5, [r4, #4]
 800b0cc:	2d00      	cmp	r5, #0
 800b0ce:	bfa8      	it	ge
 800b0d0:	6821      	ldrge	r1, [r4, #0]
 800b0d2:	60a5      	str	r5, [r4, #8]
 800b0d4:	bfa4      	itt	ge
 800b0d6:	f021 0104 	bicge.w	r1, r1, #4
 800b0da:	6021      	strge	r1, [r4, #0]
 800b0dc:	b90e      	cbnz	r6, 800b0e2 <_printf_i+0x11a>
 800b0de:	2d00      	cmp	r5, #0
 800b0e0:	d04d      	beq.n	800b17e <_printf_i+0x1b6>
 800b0e2:	4615      	mov	r5, r2
 800b0e4:	fbb6 f1f3 	udiv	r1, r6, r3
 800b0e8:	fb03 6711 	mls	r7, r3, r1, r6
 800b0ec:	5dc7      	ldrb	r7, [r0, r7]
 800b0ee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b0f2:	4637      	mov	r7, r6
 800b0f4:	42bb      	cmp	r3, r7
 800b0f6:	460e      	mov	r6, r1
 800b0f8:	d9f4      	bls.n	800b0e4 <_printf_i+0x11c>
 800b0fa:	2b08      	cmp	r3, #8
 800b0fc:	d10b      	bne.n	800b116 <_printf_i+0x14e>
 800b0fe:	6823      	ldr	r3, [r4, #0]
 800b100:	07de      	lsls	r6, r3, #31
 800b102:	d508      	bpl.n	800b116 <_printf_i+0x14e>
 800b104:	6923      	ldr	r3, [r4, #16]
 800b106:	6861      	ldr	r1, [r4, #4]
 800b108:	4299      	cmp	r1, r3
 800b10a:	bfde      	ittt	le
 800b10c:	2330      	movle	r3, #48	; 0x30
 800b10e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b112:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b116:	1b52      	subs	r2, r2, r5
 800b118:	6122      	str	r2, [r4, #16]
 800b11a:	464b      	mov	r3, r9
 800b11c:	4621      	mov	r1, r4
 800b11e:	4640      	mov	r0, r8
 800b120:	f8cd a000 	str.w	sl, [sp]
 800b124:	aa03      	add	r2, sp, #12
 800b126:	f7ff fedf 	bl	800aee8 <_printf_common>
 800b12a:	3001      	adds	r0, #1
 800b12c:	d14c      	bne.n	800b1c8 <_printf_i+0x200>
 800b12e:	f04f 30ff 	mov.w	r0, #4294967295
 800b132:	b004      	add	sp, #16
 800b134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b138:	4834      	ldr	r0, [pc, #208]	; (800b20c <_printf_i+0x244>)
 800b13a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b13e:	6829      	ldr	r1, [r5, #0]
 800b140:	6823      	ldr	r3, [r4, #0]
 800b142:	f851 6b04 	ldr.w	r6, [r1], #4
 800b146:	6029      	str	r1, [r5, #0]
 800b148:	061d      	lsls	r5, r3, #24
 800b14a:	d514      	bpl.n	800b176 <_printf_i+0x1ae>
 800b14c:	07df      	lsls	r7, r3, #31
 800b14e:	bf44      	itt	mi
 800b150:	f043 0320 	orrmi.w	r3, r3, #32
 800b154:	6023      	strmi	r3, [r4, #0]
 800b156:	b91e      	cbnz	r6, 800b160 <_printf_i+0x198>
 800b158:	6823      	ldr	r3, [r4, #0]
 800b15a:	f023 0320 	bic.w	r3, r3, #32
 800b15e:	6023      	str	r3, [r4, #0]
 800b160:	2310      	movs	r3, #16
 800b162:	e7af      	b.n	800b0c4 <_printf_i+0xfc>
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	f043 0320 	orr.w	r3, r3, #32
 800b16a:	6023      	str	r3, [r4, #0]
 800b16c:	2378      	movs	r3, #120	; 0x78
 800b16e:	4828      	ldr	r0, [pc, #160]	; (800b210 <_printf_i+0x248>)
 800b170:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b174:	e7e3      	b.n	800b13e <_printf_i+0x176>
 800b176:	0659      	lsls	r1, r3, #25
 800b178:	bf48      	it	mi
 800b17a:	b2b6      	uxthmi	r6, r6
 800b17c:	e7e6      	b.n	800b14c <_printf_i+0x184>
 800b17e:	4615      	mov	r5, r2
 800b180:	e7bb      	b.n	800b0fa <_printf_i+0x132>
 800b182:	682b      	ldr	r3, [r5, #0]
 800b184:	6826      	ldr	r6, [r4, #0]
 800b186:	1d18      	adds	r0, r3, #4
 800b188:	6961      	ldr	r1, [r4, #20]
 800b18a:	6028      	str	r0, [r5, #0]
 800b18c:	0635      	lsls	r5, r6, #24
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	d501      	bpl.n	800b196 <_printf_i+0x1ce>
 800b192:	6019      	str	r1, [r3, #0]
 800b194:	e002      	b.n	800b19c <_printf_i+0x1d4>
 800b196:	0670      	lsls	r0, r6, #25
 800b198:	d5fb      	bpl.n	800b192 <_printf_i+0x1ca>
 800b19a:	8019      	strh	r1, [r3, #0]
 800b19c:	2300      	movs	r3, #0
 800b19e:	4615      	mov	r5, r2
 800b1a0:	6123      	str	r3, [r4, #16]
 800b1a2:	e7ba      	b.n	800b11a <_printf_i+0x152>
 800b1a4:	682b      	ldr	r3, [r5, #0]
 800b1a6:	2100      	movs	r1, #0
 800b1a8:	1d1a      	adds	r2, r3, #4
 800b1aa:	602a      	str	r2, [r5, #0]
 800b1ac:	681d      	ldr	r5, [r3, #0]
 800b1ae:	6862      	ldr	r2, [r4, #4]
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	f000 f91f 	bl	800b3f4 <memchr>
 800b1b6:	b108      	cbz	r0, 800b1bc <_printf_i+0x1f4>
 800b1b8:	1b40      	subs	r0, r0, r5
 800b1ba:	6060      	str	r0, [r4, #4]
 800b1bc:	6863      	ldr	r3, [r4, #4]
 800b1be:	6123      	str	r3, [r4, #16]
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1c6:	e7a8      	b.n	800b11a <_printf_i+0x152>
 800b1c8:	462a      	mov	r2, r5
 800b1ca:	4649      	mov	r1, r9
 800b1cc:	4640      	mov	r0, r8
 800b1ce:	6923      	ldr	r3, [r4, #16]
 800b1d0:	47d0      	blx	sl
 800b1d2:	3001      	adds	r0, #1
 800b1d4:	d0ab      	beq.n	800b12e <_printf_i+0x166>
 800b1d6:	6823      	ldr	r3, [r4, #0]
 800b1d8:	079b      	lsls	r3, r3, #30
 800b1da:	d413      	bmi.n	800b204 <_printf_i+0x23c>
 800b1dc:	68e0      	ldr	r0, [r4, #12]
 800b1de:	9b03      	ldr	r3, [sp, #12]
 800b1e0:	4298      	cmp	r0, r3
 800b1e2:	bfb8      	it	lt
 800b1e4:	4618      	movlt	r0, r3
 800b1e6:	e7a4      	b.n	800b132 <_printf_i+0x16a>
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	4632      	mov	r2, r6
 800b1ec:	4649      	mov	r1, r9
 800b1ee:	4640      	mov	r0, r8
 800b1f0:	47d0      	blx	sl
 800b1f2:	3001      	adds	r0, #1
 800b1f4:	d09b      	beq.n	800b12e <_printf_i+0x166>
 800b1f6:	3501      	adds	r5, #1
 800b1f8:	68e3      	ldr	r3, [r4, #12]
 800b1fa:	9903      	ldr	r1, [sp, #12]
 800b1fc:	1a5b      	subs	r3, r3, r1
 800b1fe:	42ab      	cmp	r3, r5
 800b200:	dcf2      	bgt.n	800b1e8 <_printf_i+0x220>
 800b202:	e7eb      	b.n	800b1dc <_printf_i+0x214>
 800b204:	2500      	movs	r5, #0
 800b206:	f104 0619 	add.w	r6, r4, #25
 800b20a:	e7f5      	b.n	800b1f8 <_printf_i+0x230>
 800b20c:	0800b8ed 	.word	0x0800b8ed
 800b210:	0800b8fe 	.word	0x0800b8fe

0800b214 <nan>:
 800b214:	2000      	movs	r0, #0
 800b216:	4901      	ldr	r1, [pc, #4]	; (800b21c <nan+0x8>)
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	7ff80000 	.word	0x7ff80000

0800b220 <__sread>:
 800b220:	b510      	push	{r4, lr}
 800b222:	460c      	mov	r4, r1
 800b224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b228:	f000 f8f2 	bl	800b410 <_read_r>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	bfab      	itete	ge
 800b230:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b232:	89a3      	ldrhlt	r3, [r4, #12]
 800b234:	181b      	addge	r3, r3, r0
 800b236:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b23a:	bfac      	ite	ge
 800b23c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b23e:	81a3      	strhlt	r3, [r4, #12]
 800b240:	bd10      	pop	{r4, pc}

0800b242 <__swrite>:
 800b242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b246:	461f      	mov	r7, r3
 800b248:	898b      	ldrh	r3, [r1, #12]
 800b24a:	4605      	mov	r5, r0
 800b24c:	05db      	lsls	r3, r3, #23
 800b24e:	460c      	mov	r4, r1
 800b250:	4616      	mov	r6, r2
 800b252:	d505      	bpl.n	800b260 <__swrite+0x1e>
 800b254:	2302      	movs	r3, #2
 800b256:	2200      	movs	r2, #0
 800b258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b25c:	f000 f8b8 	bl	800b3d0 <_lseek_r>
 800b260:	89a3      	ldrh	r3, [r4, #12]
 800b262:	4632      	mov	r2, r6
 800b264:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b268:	81a3      	strh	r3, [r4, #12]
 800b26a:	4628      	mov	r0, r5
 800b26c:	463b      	mov	r3, r7
 800b26e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b276:	f000 b837 	b.w	800b2e8 <_write_r>

0800b27a <__sseek>:
 800b27a:	b510      	push	{r4, lr}
 800b27c:	460c      	mov	r4, r1
 800b27e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b282:	f000 f8a5 	bl	800b3d0 <_lseek_r>
 800b286:	1c43      	adds	r3, r0, #1
 800b288:	89a3      	ldrh	r3, [r4, #12]
 800b28a:	bf15      	itete	ne
 800b28c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b28e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b292:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b296:	81a3      	strheq	r3, [r4, #12]
 800b298:	bf18      	it	ne
 800b29a:	81a3      	strhne	r3, [r4, #12]
 800b29c:	bd10      	pop	{r4, pc}

0800b29e <__sclose>:
 800b29e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2a2:	f000 b851 	b.w	800b348 <_close_r>

0800b2a6 <strncmp>:
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	b510      	push	{r4, lr}
 800b2aa:	b172      	cbz	r2, 800b2ca <strncmp+0x24>
 800b2ac:	3901      	subs	r1, #1
 800b2ae:	1884      	adds	r4, r0, r2
 800b2b0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b2b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b2b8:	4290      	cmp	r0, r2
 800b2ba:	d101      	bne.n	800b2c0 <strncmp+0x1a>
 800b2bc:	42a3      	cmp	r3, r4
 800b2be:	d101      	bne.n	800b2c4 <strncmp+0x1e>
 800b2c0:	1a80      	subs	r0, r0, r2
 800b2c2:	bd10      	pop	{r4, pc}
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	d1f3      	bne.n	800b2b0 <strncmp+0xa>
 800b2c8:	e7fa      	b.n	800b2c0 <strncmp+0x1a>
 800b2ca:	4610      	mov	r0, r2
 800b2cc:	e7f9      	b.n	800b2c2 <strncmp+0x1c>

0800b2ce <__ascii_wctomb>:
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	4608      	mov	r0, r1
 800b2d2:	b141      	cbz	r1, 800b2e6 <__ascii_wctomb+0x18>
 800b2d4:	2aff      	cmp	r2, #255	; 0xff
 800b2d6:	d904      	bls.n	800b2e2 <__ascii_wctomb+0x14>
 800b2d8:	228a      	movs	r2, #138	; 0x8a
 800b2da:	f04f 30ff 	mov.w	r0, #4294967295
 800b2de:	601a      	str	r2, [r3, #0]
 800b2e0:	4770      	bx	lr
 800b2e2:	2001      	movs	r0, #1
 800b2e4:	700a      	strb	r2, [r1, #0]
 800b2e6:	4770      	bx	lr

0800b2e8 <_write_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	4611      	mov	r1, r2
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	4d05      	ldr	r5, [pc, #20]	; (800b308 <_write_r+0x20>)
 800b2f4:	602a      	str	r2, [r5, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	f7f6 fbe6 	bl	8001ac8 <_write>
 800b2fc:	1c43      	adds	r3, r0, #1
 800b2fe:	d102      	bne.n	800b306 <_write_r+0x1e>
 800b300:	682b      	ldr	r3, [r5, #0]
 800b302:	b103      	cbz	r3, 800b306 <_write_r+0x1e>
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	bd38      	pop	{r3, r4, r5, pc}
 800b308:	20000b14 	.word	0x20000b14

0800b30c <__assert_func>:
 800b30c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b30e:	4614      	mov	r4, r2
 800b310:	461a      	mov	r2, r3
 800b312:	4b09      	ldr	r3, [pc, #36]	; (800b338 <__assert_func+0x2c>)
 800b314:	4605      	mov	r5, r0
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	68d8      	ldr	r0, [r3, #12]
 800b31a:	b14c      	cbz	r4, 800b330 <__assert_func+0x24>
 800b31c:	4b07      	ldr	r3, [pc, #28]	; (800b33c <__assert_func+0x30>)
 800b31e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b322:	9100      	str	r1, [sp, #0]
 800b324:	462b      	mov	r3, r5
 800b326:	4906      	ldr	r1, [pc, #24]	; (800b340 <__assert_func+0x34>)
 800b328:	f000 f81e 	bl	800b368 <fiprintf>
 800b32c:	f000 f882 	bl	800b434 <abort>
 800b330:	4b04      	ldr	r3, [pc, #16]	; (800b344 <__assert_func+0x38>)
 800b332:	461c      	mov	r4, r3
 800b334:	e7f3      	b.n	800b31e <__assert_func+0x12>
 800b336:	bf00      	nop
 800b338:	2000003c 	.word	0x2000003c
 800b33c:	0800b90f 	.word	0x0800b90f
 800b340:	0800b91c 	.word	0x0800b91c
 800b344:	0800b94a 	.word	0x0800b94a

0800b348 <_close_r>:
 800b348:	b538      	push	{r3, r4, r5, lr}
 800b34a:	2300      	movs	r3, #0
 800b34c:	4d05      	ldr	r5, [pc, #20]	; (800b364 <_close_r+0x1c>)
 800b34e:	4604      	mov	r4, r0
 800b350:	4608      	mov	r0, r1
 800b352:	602b      	str	r3, [r5, #0]
 800b354:	f7f6 fbd4 	bl	8001b00 <_close>
 800b358:	1c43      	adds	r3, r0, #1
 800b35a:	d102      	bne.n	800b362 <_close_r+0x1a>
 800b35c:	682b      	ldr	r3, [r5, #0]
 800b35e:	b103      	cbz	r3, 800b362 <_close_r+0x1a>
 800b360:	6023      	str	r3, [r4, #0]
 800b362:	bd38      	pop	{r3, r4, r5, pc}
 800b364:	20000b14 	.word	0x20000b14

0800b368 <fiprintf>:
 800b368:	b40e      	push	{r1, r2, r3}
 800b36a:	b503      	push	{r0, r1, lr}
 800b36c:	4601      	mov	r1, r0
 800b36e:	ab03      	add	r3, sp, #12
 800b370:	4805      	ldr	r0, [pc, #20]	; (800b388 <fiprintf+0x20>)
 800b372:	f853 2b04 	ldr.w	r2, [r3], #4
 800b376:	6800      	ldr	r0, [r0, #0]
 800b378:	9301      	str	r3, [sp, #4]
 800b37a:	f7ff fc85 	bl	800ac88 <_vfiprintf_r>
 800b37e:	b002      	add	sp, #8
 800b380:	f85d eb04 	ldr.w	lr, [sp], #4
 800b384:	b003      	add	sp, #12
 800b386:	4770      	bx	lr
 800b388:	2000003c 	.word	0x2000003c

0800b38c <_fstat_r>:
 800b38c:	b538      	push	{r3, r4, r5, lr}
 800b38e:	2300      	movs	r3, #0
 800b390:	4d06      	ldr	r5, [pc, #24]	; (800b3ac <_fstat_r+0x20>)
 800b392:	4604      	mov	r4, r0
 800b394:	4608      	mov	r0, r1
 800b396:	4611      	mov	r1, r2
 800b398:	602b      	str	r3, [r5, #0]
 800b39a:	f7f6 fbbc 	bl	8001b16 <_fstat>
 800b39e:	1c43      	adds	r3, r0, #1
 800b3a0:	d102      	bne.n	800b3a8 <_fstat_r+0x1c>
 800b3a2:	682b      	ldr	r3, [r5, #0]
 800b3a4:	b103      	cbz	r3, 800b3a8 <_fstat_r+0x1c>
 800b3a6:	6023      	str	r3, [r4, #0]
 800b3a8:	bd38      	pop	{r3, r4, r5, pc}
 800b3aa:	bf00      	nop
 800b3ac:	20000b14 	.word	0x20000b14

0800b3b0 <_isatty_r>:
 800b3b0:	b538      	push	{r3, r4, r5, lr}
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	4d05      	ldr	r5, [pc, #20]	; (800b3cc <_isatty_r+0x1c>)
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	4608      	mov	r0, r1
 800b3ba:	602b      	str	r3, [r5, #0]
 800b3bc:	f7f6 fbba 	bl	8001b34 <_isatty>
 800b3c0:	1c43      	adds	r3, r0, #1
 800b3c2:	d102      	bne.n	800b3ca <_isatty_r+0x1a>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	b103      	cbz	r3, 800b3ca <_isatty_r+0x1a>
 800b3c8:	6023      	str	r3, [r4, #0]
 800b3ca:	bd38      	pop	{r3, r4, r5, pc}
 800b3cc:	20000b14 	.word	0x20000b14

0800b3d0 <_lseek_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4604      	mov	r4, r0
 800b3d4:	4608      	mov	r0, r1
 800b3d6:	4611      	mov	r1, r2
 800b3d8:	2200      	movs	r2, #0
 800b3da:	4d05      	ldr	r5, [pc, #20]	; (800b3f0 <_lseek_r+0x20>)
 800b3dc:	602a      	str	r2, [r5, #0]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f7f6 fbb2 	bl	8001b48 <_lseek>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_lseek_r+0x1e>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_lseek_r+0x1e>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	20000b14 	.word	0x20000b14

0800b3f4 <memchr>:
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	b510      	push	{r4, lr}
 800b3f8:	b2c9      	uxtb	r1, r1
 800b3fa:	4402      	add	r2, r0
 800b3fc:	4293      	cmp	r3, r2
 800b3fe:	4618      	mov	r0, r3
 800b400:	d101      	bne.n	800b406 <memchr+0x12>
 800b402:	2000      	movs	r0, #0
 800b404:	e003      	b.n	800b40e <memchr+0x1a>
 800b406:	7804      	ldrb	r4, [r0, #0]
 800b408:	3301      	adds	r3, #1
 800b40a:	428c      	cmp	r4, r1
 800b40c:	d1f6      	bne.n	800b3fc <memchr+0x8>
 800b40e:	bd10      	pop	{r4, pc}

0800b410 <_read_r>:
 800b410:	b538      	push	{r3, r4, r5, lr}
 800b412:	4604      	mov	r4, r0
 800b414:	4608      	mov	r0, r1
 800b416:	4611      	mov	r1, r2
 800b418:	2200      	movs	r2, #0
 800b41a:	4d05      	ldr	r5, [pc, #20]	; (800b430 <_read_r+0x20>)
 800b41c:	602a      	str	r2, [r5, #0]
 800b41e:	461a      	mov	r2, r3
 800b420:	f7f6 fb35 	bl	8001a8e <_read>
 800b424:	1c43      	adds	r3, r0, #1
 800b426:	d102      	bne.n	800b42e <_read_r+0x1e>
 800b428:	682b      	ldr	r3, [r5, #0]
 800b42a:	b103      	cbz	r3, 800b42e <_read_r+0x1e>
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	20000b14 	.word	0x20000b14

0800b434 <abort>:
 800b434:	2006      	movs	r0, #6
 800b436:	b508      	push	{r3, lr}
 800b438:	f000 f82c 	bl	800b494 <raise>
 800b43c:	2001      	movs	r0, #1
 800b43e:	f7f6 fb1c 	bl	8001a7a <_exit>

0800b442 <_raise_r>:
 800b442:	291f      	cmp	r1, #31
 800b444:	b538      	push	{r3, r4, r5, lr}
 800b446:	4604      	mov	r4, r0
 800b448:	460d      	mov	r5, r1
 800b44a:	d904      	bls.n	800b456 <_raise_r+0x14>
 800b44c:	2316      	movs	r3, #22
 800b44e:	6003      	str	r3, [r0, #0]
 800b450:	f04f 30ff 	mov.w	r0, #4294967295
 800b454:	bd38      	pop	{r3, r4, r5, pc}
 800b456:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b458:	b112      	cbz	r2, 800b460 <_raise_r+0x1e>
 800b45a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b45e:	b94b      	cbnz	r3, 800b474 <_raise_r+0x32>
 800b460:	4620      	mov	r0, r4
 800b462:	f000 f831 	bl	800b4c8 <_getpid_r>
 800b466:	462a      	mov	r2, r5
 800b468:	4601      	mov	r1, r0
 800b46a:	4620      	mov	r0, r4
 800b46c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b470:	f000 b818 	b.w	800b4a4 <_kill_r>
 800b474:	2b01      	cmp	r3, #1
 800b476:	d00a      	beq.n	800b48e <_raise_r+0x4c>
 800b478:	1c59      	adds	r1, r3, #1
 800b47a:	d103      	bne.n	800b484 <_raise_r+0x42>
 800b47c:	2316      	movs	r3, #22
 800b47e:	6003      	str	r3, [r0, #0]
 800b480:	2001      	movs	r0, #1
 800b482:	e7e7      	b.n	800b454 <_raise_r+0x12>
 800b484:	2400      	movs	r4, #0
 800b486:	4628      	mov	r0, r5
 800b488:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b48c:	4798      	blx	r3
 800b48e:	2000      	movs	r0, #0
 800b490:	e7e0      	b.n	800b454 <_raise_r+0x12>
	...

0800b494 <raise>:
 800b494:	4b02      	ldr	r3, [pc, #8]	; (800b4a0 <raise+0xc>)
 800b496:	4601      	mov	r1, r0
 800b498:	6818      	ldr	r0, [r3, #0]
 800b49a:	f7ff bfd2 	b.w	800b442 <_raise_r>
 800b49e:	bf00      	nop
 800b4a0:	2000003c 	.word	0x2000003c

0800b4a4 <_kill_r>:
 800b4a4:	b538      	push	{r3, r4, r5, lr}
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	4d06      	ldr	r5, [pc, #24]	; (800b4c4 <_kill_r+0x20>)
 800b4aa:	4604      	mov	r4, r0
 800b4ac:	4608      	mov	r0, r1
 800b4ae:	4611      	mov	r1, r2
 800b4b0:	602b      	str	r3, [r5, #0]
 800b4b2:	f7f6 fad2 	bl	8001a5a <_kill>
 800b4b6:	1c43      	adds	r3, r0, #1
 800b4b8:	d102      	bne.n	800b4c0 <_kill_r+0x1c>
 800b4ba:	682b      	ldr	r3, [r5, #0]
 800b4bc:	b103      	cbz	r3, 800b4c0 <_kill_r+0x1c>
 800b4be:	6023      	str	r3, [r4, #0]
 800b4c0:	bd38      	pop	{r3, r4, r5, pc}
 800b4c2:	bf00      	nop
 800b4c4:	20000b14 	.word	0x20000b14

0800b4c8 <_getpid_r>:
 800b4c8:	f7f6 bac0 	b.w	8001a4c <_getpid>

0800b4cc <_init>:
 800b4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ce:	bf00      	nop
 800b4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4d2:	bc08      	pop	{r3}
 800b4d4:	469e      	mov	lr, r3
 800b4d6:	4770      	bx	lr

0800b4d8 <_fini>:
 800b4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4da:	bf00      	nop
 800b4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4de:	bc08      	pop	{r3}
 800b4e0:	469e      	mov	lr, r3
 800b4e2:	4770      	bx	lr
