{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721511672472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721511672473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 17:41:12 2024 " "Processing started: Sat Jul 20 17:41:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721511672473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721511672473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline_FIR -c Pipeline_FIR " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_FIR -c Pipeline_FIR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721511672473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721511675423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721511675423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_fir.v 6 6 " "Found 6 design units, including 6 entities, in source file pipeline_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_FIR " "Found entity 1: Pipeline_FIR" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705833 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAC " "Found entity 2: MAC" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705833 ""} { "Info" "ISGN_ENTITY_NAME" "3 noPipeline_FIR " "Found entity 3: noPipeline_FIR" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705833 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pipeline_FIR_a " "Found entity 4: Pipeline_FIR_a" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705833 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pipeline_FIR_b " "Found entity 5: Pipeline_FIR_b" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705833 ""} { "Info" "ISGN_ENTITY_NAME" "6 Pipeline_FIR_c " "Found entity 6: Pipeline_FIR_c" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721511705833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_fir_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_fir_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_FIR_tb " "Found entity 1: Pipeline_FIR_tb" {  } { { "Pipeline_FIR_tb.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721511705837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721511705837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_FIR " "Elaborating entity \"Pipeline_FIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721511705939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noPipeline_FIR noPipeline_FIR:M1 " "Elaborating entity \"noPipeline_FIR\" for hierarchy \"noPipeline_FIR:M1\"" {  } { { "Pipeline_FIR.v" "M1" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721511706003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC noPipeline_FIR:M1\|MAC:M0 " "Elaborating entity \"MAC\" for hierarchy \"noPipeline_FIR:M1\|MAC:M0\"" {  } { { "Pipeline_FIR.v" "M0" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721511706025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_FIR_a Pipeline_FIR_a:M2 " "Elaborating entity \"Pipeline_FIR_a\" for hierarchy \"Pipeline_FIR_a:M2\"" {  } { { "Pipeline_FIR.v" "M2" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721511706045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_FIR_b Pipeline_FIR_b:M3 " "Elaborating entity \"Pipeline_FIR_b\" for hierarchy \"Pipeline_FIR_b:M3\"" {  } { { "Pipeline_FIR.v" "M3" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721511706069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_FIR_c Pipeline_FIR_c:M4 " "Elaborating entity \"Pipeline_FIR_c\" for hierarchy \"Pipeline_FIR_c:M4\"" {  } { { "Pipeline_FIR.v" "M4" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721511706114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PR3 Pipeline_FIR.v(309) " "Verilog HDL or VHDL warning at Pipeline_FIR.v(309): object \"PR3\" assigned a value but never read" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721511706116 "|Pipeline_FIR|Pipeline_FIR_c:M4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PR4 Pipeline_FIR.v(310) " "Verilog HDL or VHDL warning at Pipeline_FIR.v(310): object \"PR4\" assigned a value but never read" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721511706116 "|Pipeline_FIR|Pipeline_FIR_c:M4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PR5 Pipeline_FIR.v(311) " "Verilog HDL or VHDL warning at Pipeline_FIR.v(311): object \"PR5\" assigned a value but never read" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721511706116 "|Pipeline_FIR|Pipeline_FIR_c:M4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721511707216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_pipeline_A\[11\] GND " "Pin \"FIR_pipeline_A\[11\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_pipeline_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_pipeline_B\[10\] GND " "Pin \"FIR_pipeline_B\[10\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_pipeline_B[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_pipeline_B\[11\] GND " "Pin \"FIR_pipeline_B\[11\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_pipeline_B[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_pipeline_C\[10\] GND " "Pin \"FIR_pipeline_C\[10\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_pipeline_C[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_pipeline_C\[11\] GND " "Pin \"FIR_pipeline_C\[11\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_pipeline_C[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_MAC\[9\] GND " "Pin \"FIR_MAC\[9\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_MAC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_MAC\[10\] GND " "Pin \"FIR_MAC\[10\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_MAC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_MAC\[11\] GND " "Pin \"FIR_MAC\[11\]\" is stuck at GND" {  } { { "Pipeline_FIR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson10_A2/Pipeline_FIR.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721511707272 "|Pipeline_FIR|FIR_MAC[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721511707272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721511707423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721511708127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721511708127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721511708346 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721511708346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721511708346 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1721511708346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721511708346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721511708417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 17:41:48 2024 " "Processing ended: Sat Jul 20 17:41:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721511708417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721511708417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721511708417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721511708417 ""}
