# End time: 15:13:48 on Sep 20,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# vsim -modelsimini e:/project/msystem/msystem/soft_fpga/vu/vunit_out/modelsim/modelsim.ini -wlf e:/project/msystem/msystem/soft_fpga/vu/vunit_out/tests/lib.flipflop_sre_tb.all/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.flipflop_sre_tb(behave) -L vunit_lib -L lib -g/flipflop_sre_tb/runner_cfg="enabled_test_cases : None,output path : e::/project/msystem/msystem/soft_fpga/vu/vunit_out/tests/lib.flipflop_sre_tb.all/,active python runner : true" 
# Start time: 15:13:48 on Sep 20,2016
# Break in Subprogram vunit_stop at C:/Python27/lib/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
# Stopped at C:/Python27/lib/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
