strict digraph "" {
	node [label="\N"];
	"569:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170023810>",
		fillcolor=lightcyan,
		label="569:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"569:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023910>",
		fillcolor=cadetblue,
		label="569:BS
alu_operand_a = pc_id_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023910>]",
		style=filled,
		typ=BlockingSubstitution];
	"569:CA" -> "569:BS"	 [cond="[]",
		lineno=None];
	"568:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023d10>",
		fillcolor=cadetblue,
		label="568:BS
alu_operand_a = lsu_addr_last_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_565:AL"	 [def_var="['alu_operand_a']",
		label="Leaf_565:AL"];
	"568:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"565:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21700267d0>",
		fillcolor=turquoise,
		label="565:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"566:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f21700265d0>",
		fillcolor=linen,
		label="566:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"565:BL" -> "566:CS"	 [cond="[]",
		lineno=None];
	"571:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170023f10>",
		fillcolor=lightcyan,
		label="571:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"571:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023f50>",
		fillcolor=cadetblue,
		label="571:BS
alu_operand_a = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"571:CA" -> "571:BS"	 [cond="[]",
		lineno=None];
	"570:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170026110>",
		fillcolor=lightcyan,
		label="570:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"570:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026190>",
		fillcolor=cadetblue,
		label="570:BS
alu_operand_a = imm_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026190>]",
		style=filled,
		typ=BlockingSubstitution];
	"570:CA" -> "570:BS"	 [cond="[]",
		lineno=None];
	"568:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170026310>",
		fillcolor=lightcyan,
		label="568:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"568:CA" -> "568:BS"	 [cond="[]",
		lineno=None];
	"567:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170026390>",
		fillcolor=lightcyan,
		label="567:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"567:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026410>",
		fillcolor=cadetblue,
		label="567:BS
alu_operand_a = regfile_rdata_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026410>]",
		style=filled,
		typ=BlockingSubstitution];
	"567:CA" -> "567:BS"	 [cond="[]",
		lineno=None];
	"567:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"571:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"569:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"570:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"565:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2170026710>",
		clk_sens=False,
		fillcolor=gold,
		label="565:AL",
		sens="['imm_a', 'regfile_rdata_a', 'lsu_addr_last_i', 'pc_id_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['regfile_rdata_a', 'imm_a', 'alu_op_a_mux_sel', 'pc_id_i', 'lsu_addr_last_i']"];
	"565:AL" -> "565:BL"	 [cond="[]",
		lineno=None];
	"566:CS" -> "569:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "571:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "570:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "568:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
	"566:CS" -> "567:CA"	 [cond="['alu_op_a_mux_sel']",
		label=alu_op_a_mux_sel,
		lineno=566];
}
