
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files ../tcl/par2.tcl 
Date:		Tue Jan 17 13:29:28 2023
Host:		ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Sourcing file "../tcl/par2.tcl" ...
<CMD> setPreference CmdLogMode 2
<CMD> set init_lef_file /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef
<CMD> set init_mmmc_file ../in/mmmc.view
<CMD> set init_verilog ../in/top.v
<CMD> set init_top_cell pixel
<CMD> set init_gnd_net dgnd
<CMD> set init_pwr_net dvdd
<CMD> suppressMessage TECHLIB IMPLF IMPVL IMPFP IMPCTE IMPRM IMPSP IMPCTE NRDB IMPEXT
<CMD> encMessage info 0
rc_bc rc_wc
**WARN: (EMS-42):	Message (IMPLF-1) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPLF-99) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
Loading view definition file from ../in/mmmc.view
*** End library_loading (cpu=0.04min, real=0.05min, mem=32.0M, fe_cpu=0.21min, fe_real=0.22min, fe_mem=523.4M) ***
**WARN: (EMS-42):	Message (IMPVL-159) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPVL-148) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPVL-101) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPVL-106) has been suppressed from output.
*** Netlist is unique.
**WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPRM-144) has been suppressed from output.
pixel
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../in/top.sdc, Line 24).

**WARN: (EMS-42):	Message (IMPCTE-290) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2658) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2706) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2663) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2664) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2606) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2666) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2667) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2668) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2669) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2670) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2671) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2672) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2673) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2674) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6162) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3307) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-1001) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6161) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2675) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-1010) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6163) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3345) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2828) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2832) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPRM-148) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPRM-143) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPFP-325) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPSP-5134) has been suppressed from output.
pixel
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../in/top.sdc, Line 24).

<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> sroute
#% Begin sroute (date=01/17 13:29:42, mem=691.4M)
*** Begin SPECIAL ROUTE on Tue Jan 17 13:29:42 2023 ***
SPECIAL ROUTE ran on directory: /home/ghpdohmen/epo3/epo3/help/backend/par/run
SPECIAL ROUTE ran on machine: ce-epo3-cad.ewi.tudelft.nl (Linux 3.10.0-1160.76.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1523.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1128 macros, 111 used
Read in 1094 components
  1094 core components: 110 unplaced, 0 placed, 984 fixed
Read in 31 physical pins
  31 physical pins: 0 unplaced, 0 placed, 31 fixed
Read in 11 nets
Read in 2 special nets, 2 routed
Read in 31 terminals
Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net dvdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net dvdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net dvdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net dgnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net dgnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net dgnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dvdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dvdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dgnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dgnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 83
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1540.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 31 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 83 wires.
ViaGen created 1245 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       83       |       NA       |
|  VIA12 |       415      |        0       |
|  VIA23 |       415      |        0       |
|  VIA34 |       415      |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/17 13:29:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=712.5M, current mem=712.5M)
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=803.809 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 22 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Effort level <high> specified for reg2reg_tmp.45280 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (EMS-42):	Message (IMPCTE-241) has been suppressed from output.
Start delay calculation (fullDC) (1 T). (MEM=1007.32)
Total number of fetched objects 3793
End delay calculation. (MEM=1071.62 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=974.246 CPU=0:00:00.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 984 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#10 (mem=960.1M)" ...
total jobs 12088
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.3 mem=960.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=961.1M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (EMS-42):	Message (IMPSP-9043) has been suppressed from output.
#std cell=4559 (984 fixed + 3575 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=3628 #term=12861 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=11, #floatPin=0
stdCell: 4559 single + 0 double + 0 multi
Total standard cell length = 15.5792 (mm), area = 0.0611 (mm^2)
Average module density = 0.568.
Density for the design = 0.568.
       = stdcell_area 25852 sites (56750 um^2) / alloc_area 45485 sites (99850 um^2).
Pin Density = 0.2704.
            = total # of pins 12861 / total area 47560.
=== lastAutoLevel = 8 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.607e+03 (3.88e+03 4.72e+03)
              Est.  stn bbox = 9.993e+03 (4.52e+03 5.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1013.0M
Iteration  2: Total net bbox = 8.607e+03 (3.88e+03 4.72e+03)
              Est.  stn bbox = 9.993e+03 (4.52e+03 5.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1013.0M
Iteration  3: Total net bbox = 9.668e+03 (4.43e+03 5.23e+03)
              Est.  stn bbox = 1.304e+04 (5.63e+03 7.42e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1030.1M
Active setup views:
    setup_wc
Iteration  4: Total net bbox = 3.888e+04 (2.10e+04 1.79e+04)
              Est.  stn bbox = 5.686e+04 (3.07e+04 2.62e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1030.1M
Iteration  5: Total net bbox = 4.454e+04 (2.34e+04 2.12e+04)
              Est.  stn bbox = 6.731e+04 (3.59e+04 3.14e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1030.1M
Iteration  6: Total net bbox = 5.857e+04 (3.04e+04 2.82e+04)
              Est.  stn bbox = 8.499e+04 (4.50e+04 4.00e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1030.1M
Iteration  7: Total net bbox = 6.200e+04 (3.26e+04 2.94e+04)
              Est.  stn bbox = 8.864e+04 (4.73e+04 4.13e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1035.1M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration  8: Total net bbox = 6.511e+04 (3.47e+04 3.04e+04)
              Est.  stn bbox = 9.131e+04 (4.92e+04 4.21e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1035.1M
Iteration  9: Total net bbox = 6.895e+04 (3.67e+04 3.23e+04)
              Est.  stn bbox = 9.595e+04 (5.18e+04 4.41e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1035.1M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration 10: Total net bbox = 7.051e+04 (3.75e+04 3.31e+04)
              Est.  stn bbox = 9.737e+04 (5.25e+04 4.49e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1035.1M
Iteration 11: Total net bbox = 8.340e+04 (4.40e+04 3.94e+04)
              Est.  stn bbox = 1.104e+05 (5.92e+04 5.13e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1035.1M
Iteration 12: Total net bbox = 8.340e+04 (4.40e+04 3.94e+04)
              Est.  stn bbox = 1.104e+05 (5.92e+04 5.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1035.1M
*** cost = 8.340e+04 (4.40e+04 3.94e+04) (cpu for global=0:00:13.2) real=0:00:15.0***
Info: 128 clock gating cells identified, 101 (on average) moved
Solver runtime cpu: 0:00:08.6 real: 0:00:09.0
Core Placement runtime cpu: 0:00:08.8 real: 0:00:10.0
**WARN: (EMS-42):	Message (IMPSP-9025) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPSP-2905) has been suppressed from output.
Total net bbox length = 8.340e+04 (4.396e+04 3.943e+04) (ext = 5.479e+02)
Density distribution unevenness ratio = 6.087%
Move report: Detail placement moves 3575 insts, mean move: 5.12 um, max move: 41.13 um
	Max move on inst (gl_ram_ram_reg[19][0]): (278.95, 213.74) --> (251.44, 227.36)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1035.1MB
Summary Report:
Instances move: 3575 (out of 3575 movable)
Instances flipped: 0
Mean displacement: 5.12 um
Max displacement: 41.13 um (Instance: gl_ram_ram_reg[19][0]) (278.947, 213.742) -> (251.44, 227.36)
	Length: 14 sites, height: 1 rows, site name: core7T, cell type: LNQD1BWP7T
Total net bbox length = 7.849e+04 (3.920e+04 3.929e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1035.1MB
*** End of Placement (cpu=0:00:16.4, real=0:00:17.0, mem=1035.1M) ***
default core: bins with density >  0.75 = 2.47 % ( 2 / 81 )
Density distribution unevenness ratio = 5.762%
*** Free Virtual Timing Model ...(mem=1035.1M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=25202 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3628  numIgnoredNets=0
[NR-eGR] There are 129 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3628 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3628 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.31% V. EstWL: 1.146953e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       8( 1.08%)       0( 0.00%)   ( 1.08%) 
[NR-eGR] Layer2      21( 0.31%)       2( 0.03%)   ( 0.34%) 
[NR-eGR] Layer3       2( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       31( 0.15%)       2( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.16% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.19% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.863607e+03um, number of vias: 13031
[NR-eGR] Layer2(METAL2)(V) length: 4.657940e+04um, number of vias: 10133
[NR-eGR] Layer3(METAL3)(H) length: 5.173363e+04um, number of vias: 1425
[NR-eGR] Layer4(METAL4)(V) length: 1.373624e+04um, number of vias: 0
[NR-eGR] Total length: 1.199129e+05um, number of vias: 24589
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 7.083720e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:19, real = 0: 0:21, mem = 955.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   TA-112              20  A timing loop was found in the design.   
WARNING   TA-113              20  The arc from '%s' to '%s' has been cut %...
WARNING   TA-146               7  A combinational timing loop(s) was found...
*** Message Summary: 48 warning(s), 0 error(s)

<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Density distribution unevenness ratio = 6.264%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 955.5MB
Summary Report:
Instances move: 0 (out of 3575 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 955.5MB
Density distribution unevenness ratio = 5.762%
<CMD> timeDesign -preCTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=955.5M)
**WARN: (EMS-42):	Message (IMPEXT-7040) has been suppressed from output.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=25202 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3628  numIgnoredNets=0
[NR-eGR] There are 129 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3628 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3628 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.31% V. EstWL: 1.146953e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       8( 1.08%)       0( 0.00%)   ( 1.08%) 
[NR-eGR] Layer2      21( 0.31%)       2( 0.03%)   ( 0.34%) 
[NR-eGR] Layer3       2( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       31( 0.15%)       2( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.16% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.19% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.863607e+03um, number of vias: 13031
[NR-eGR] Layer2(METAL2)(V) length: 4.657940e+04um, number of vias: 10133
[NR-eGR] Layer3(METAL3)(H) length: 5.173363e+04um, number of vias: 1425
[NR-eGR] Layer4(METAL4)(V) length: 1.373624e+04um, number of vias: 0
[NR-eGR] Total length: 1.199129e+05um, number of vias: 24589
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 7.083720e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 955.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
**WARN: (EMS-42):	Message (IMPEXT-1083) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3530) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2845) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2846) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2805) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2856) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2857) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2858) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2859) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2862) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2861) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6167) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2868) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2869) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-7015) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2848) has been suppressed from output.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=963.082)
Total number of fetched objects 3793
End delay calculation. (MEM=1052.45 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1052.45 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:34.6 mem=1052.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.798  | -1.798  | 19.265  | 10.317  |
|           TNS (ns):|-522.475 |-522.475 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.467   |     19 (19)      |
|   max_tran     |    22 (2615)     |  -14.781   |    22 (2615)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.703%
Routing Overflow: 0.03% H and 0.19% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.85 sec
Total Real time: 2.0 sec
Total Memory Usage: 993.105469 Mbytes
<CMD> timeDesign -preCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=973.2M)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=978.98)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 3793
End delay calculation. (MEM=1061.89 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1061.89 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:36.0 mem=1061.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -13.431 |  0.142  | -13.431 |  0.342  |
|           TNS (ns):| -1338.6 |  0.000  | -1338.6 |  0.000  |
|    Violating Paths:|   100   |    0    |   100   |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

Density: 56.703%
Routing Overflow: 0.03% H and 0.19% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.15 sec
Total Real time: 1.0 sec
Total Memory Usage: 973.191406 Mbytes
<CMD> optDesign -preCTS -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 778.1M, totSessionCpu=0:00:38 **
**INFO: DRVs not fixed with -incr option
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=981.2M)

Footprint cell infomation for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1095.83)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 3793
End delay calculation. (MEM=1111.96 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1111.96 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:39.3 mem=1112.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.796  |
|           TNS (ns):|-522.153 |
|    Violating Paths:|   300   |
|          All Paths:|   695   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.467   |     19 (19)      |
|   max_tran     |    22 (2615)     |  -14.781   |    22 (2615)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.703%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 840.6M, totSessionCpu=0:00:39 **
**INFO : Setting latch borrow mode to budget during optimization
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 129 clock nets excluded from IPO operation.
*info: 129 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.796 TNS Slack -499.960 Density 56.70
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.796|   -1.796|-499.960| -499.960|    56.70%|   0:00:00.0| 1185.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.768|   -1.768|-496.258| -496.258|    56.72%|   0:00:00.0| 1221.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[97][2]/D             |
|  -1.744|   -1.744|-491.985| -491.985|    56.73%|   0:00:01.0| 1221.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.719|   -1.719|-489.276| -489.276|    56.76%|   0:00:00.0| 1221.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[21][0]/D             |
|  -1.708|   -1.708|-482.230| -482.230|    56.82%|   0:00:01.0| 1240.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.686|   -1.686|-479.485| -479.485|    56.86%|   0:00:00.0| 1240.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.679|   -1.679|-475.563| -475.563|    57.05%|   0:00:03.0| 1240.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.670|   -1.670|-472.707| -472.707|    57.15%|   0:00:00.0| 1240.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.656|   -1.656|-471.639| -471.639|    57.25%|   0:00:01.0| 1240.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.653|   -1.653|-469.126| -469.126|    57.42%|   0:00:03.0| 1241.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.646|   -1.646|-466.871| -466.871|    57.53%|   0:00:01.0| 1241.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.645|   -1.645|-465.996| -465.996|    57.64%|   0:00:02.0| 1241.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.641|   -1.641|-463.622| -463.622|    57.69%|   0:00:00.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.630|   -1.630|-461.482| -461.482|    57.72%|   0:00:01.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.630|   -1.630|-460.283| -460.283|    57.84%|   0:00:02.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.625|   -1.625|-458.757| -458.757|    57.88%|   0:00:00.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.620|   -1.620|-458.387| -458.387|    57.91%|   0:00:01.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.619|   -1.619|-457.753| -457.753|    57.94%|   0:00:01.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.619|   -1.619|-457.241| -457.241|    57.97%|   0:00:00.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.619|   -1.619|-457.061| -457.061|    58.00%|   0:00:00.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[92][1]/D             |
|  -1.610|   -1.610|-456.381| -456.381|    58.05%|   0:00:01.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[95][1]/D             |
|  -1.610|   -1.610|-455.958| -455.958|    58.06%|   0:00:00.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[95][1]/D             |
|  -1.599|   -1.599|-455.749| -455.749|    58.16%|   0:00:01.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[94][1]/D             |
|  -1.598|   -1.598|-453.955| -453.955|    58.24%|   0:00:04.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[49][2]/D             |
|  -1.598|   -1.598|-453.858| -453.858|    58.26%|   0:00:00.0| 1260.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[49][2]/D             |
|  -1.590|   -1.590|-452.407| -452.407|    58.32%|   0:00:02.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[94][1]/D             |
|  -1.590|   -1.590|-452.337| -452.337|    58.39%|   0:00:02.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[94][1]/D             |
|  -1.586|   -1.586|-452.072| -452.072|    58.44%|   0:00:00.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][2]/D             |
|  -1.573|   -1.573|-451.233| -451.233|    58.60%|   0:00:02.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][1]/D             |
|  -1.573|   -1.573|-451.321| -451.321|    58.64%|   0:00:01.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[48][2]/D             |
|  -1.573|   -1.573|-451.222| -451.222|    58.66%|   0:00:00.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[48][2]/D             |
|  -1.566|   -1.566|-450.729| -450.729|    58.69%|   0:00:03.0| 1245.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][1]/D             |
|  -1.563|   -1.563|-449.757| -449.757|    58.75%|   0:00:02.0| 1264.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[96][2]/D             |
|  -1.564|   -1.564|-449.594| -449.594|    58.80%|   0:00:02.0| 1264.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[96][2]/D             |
|  -1.564|   -1.564|-449.319| -449.319|    58.81%|   0:00:00.0| 1264.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[96][2]/D             |
|  -1.560|   -1.560|-449.106| -449.106|    58.83%|   0:00:01.0| 1264.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[93][1]/D             |
|  -1.558|   -1.558|-448.887| -448.887|    58.89%|   0:00:02.0| 1264.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][1]/D             |
|  -1.558|   -1.558|-448.759| -448.759|    58.88%|   0:00:00.0| 1264.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][1]/D             |
|  -1.553|   -1.553|-448.248| -448.248|    58.91%|   0:00:02.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[89][1]/D             |
|  -1.553|   -1.553|-448.246| -448.246|    58.94%|   0:00:01.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[89][1]/D             |
|  -1.546|   -1.546|-447.111| -447.111|    58.97%|   0:00:01.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[23][0]/D             |
|  -1.541|   -1.541|-445.464| -445.464|    59.08%|   0:00:06.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[20][0]/D             |
|  -1.538|   -1.538|-444.877| -444.877|    59.10%|   0:00:03.0| 1263.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[95][1]/D             |
|  -1.535|   -1.535|-444.301| -444.301|    59.18%|   0:00:01.0| 1263.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[22][0]/D             |
|  -1.535|   -1.535|-444.192| -444.192|    59.21%|   0:00:01.0| 1263.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[22][0]/D             |
|  -1.531|   -1.531|-443.551| -443.551|    59.25%|   0:00:02.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][1]/D             |
|  -1.531|   -1.531|-443.549| -443.549|    59.25%|   0:00:00.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[98][1]/D             |
|  -1.526|   -1.526|-443.007| -443.007|    59.29%|   0:00:02.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
|  -1.526|   -1.526|-442.984| -442.984|    59.29%|   0:00:00.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
|  -1.520|   -1.520|-442.197| -442.197|    59.35%|   0:00:03.0| 1263.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[51][2]/D             |
|  -1.521|   -1.521|-442.142| -442.142|    59.48%|   0:00:03.0| 1263.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[44][1]/D             |
|  -1.521|   -1.521|-442.238| -442.238|    59.57%|   0:00:02.0| 1244.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[44][1]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=1244.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=1244.4M) ***
** GigaOpt Optimizer WNS Slack -1.521 TNS Slack -442.238 Density 59.57
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.521  TNS Slack -442.238 Density 59.57
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.57%|        -|  -1.521|-442.238|   0:00:00.0| 1244.4M|
|    59.36%|       23|  -1.521|-442.238|   0:00:00.0| 1244.4M|
|    59.32%|        5|  -1.521|-442.238|   0:00:00.0| 1244.4M|
|    59.30%|       15|  -1.521|-442.218|   0:00:00.0| 1244.4M|
|    59.30%|        0|  -1.521|-442.218|   0:00:00.0| 1244.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.521  TNS Slack -442.218 Density 59.30
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1209.07M, totSessionCpu=0:01:54).
Total net bbox length = 7.917e+04 (3.964e+04 3.953e+04) (ext = 5.093e+02)
**WARN: (EMS-42):	Message (IMPSP-5140) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPSP-315) has been suppressed from output.
Density distribution unevenness ratio = 8.776%
Density distribution unevenness ratio = 8.746%
Move report: Timing Driven Placement moves 277 insts, mean move: 7.99 um, max move: 28.56 um
	Max move on inst (gl_ram_g56292): (312.48, 192.08) --> (307.44, 215.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1209.1MB
Density distribution unevenness ratio = 8.455%
Move report: Detail placement moves 362 insts, mean move: 1.85 um, max move: 9.52 um
	Max move on inst (FE_RC_4_0): (245.84, 180.32) --> (251.44, 176.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
Summary Report:
Instances move: 594 (out of 3700 movable)
Instances flipped: 7
Mean displacement: 4.70 um
Max displacement: 28.56 um (Instance: gl_ram_g56292) (312.48, 192.08) -> (307.44, 215.6)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: ND2D2BWP7T
Total net bbox length = 7.948e+04 (3.987e+04 3.960e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1209.1MB
*** maximum move = 28.56 um ***
*** Finished re-routing un-routed nets (1209.1M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1209.1M) ***
** GigaOpt Optimizer WNS Slack -1.521 TNS Slack -440.857 Density 60.63
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.521|   -1.521|-440.857| -440.857|    60.63%|   0:00:00.0| 1209.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[44][1]/D             |
|  -1.515|   -1.515|-439.966| -439.966|    60.66%|   0:00:03.0| 1251.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][1]/D             |
|  -1.507|   -1.507|-438.526| -438.526|    60.69%|   0:00:06.0| 1251.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][1]/D             |
|  -1.503|   -1.503|-438.279| -438.279|    60.80%|   0:00:08.0| 1251.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[14][1]/D             |
|  -1.503|   -1.503|-438.275| -438.275|    60.84%|   0:00:05.0| 1251.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[14][1]/D             |
|  -1.503|   -1.503|-438.273| -438.273|    60.89%|   0:00:01.0| 1251.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[14][1]/D             |
|  -1.503|   -1.503|-438.273| -438.273|    60.93%|   0:00:00.0| 1251.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[14][1]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.3 real=0:00:23.0 mem=1251.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.3 real=0:00:23.0 mem=1251.0M) ***
** GigaOpt Optimizer WNS Slack -1.503 TNS Slack -438.273 Density 60.93
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.503  TNS Slack -438.273 Density 60.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.93%|        -|  -1.503|-438.273|   0:00:00.0| 1251.0M|
|    60.86%|        8|  -1.503|-438.273|   0:00:01.0| 1251.0M|
|    60.86%|        0|  -1.503|-438.273|   0:00:00.0| 1251.0M|
|    60.84%|       12|  -1.499|-438.552|   0:00:00.0| 1251.0M|
|    60.84%|        0|  -1.499|-438.552|   0:00:00.0| 1251.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.499  TNS Slack -438.553 Density 60.84
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1209.07M, totSessionCpu=0:02:20).
Total net bbox length = 7.957e+04 (3.992e+04 3.965e+04) (ext = 5.093e+02)
Density distribution unevenness ratio = 8.994%
Density distribution unevenness ratio = 8.732%
Move report: Detail placement moves 94 insts, mean move: 1.63 um, max move: 7.28 um
	Max move on inst (gl_ram_g56063): (230.72, 203.84) --> (227.36, 199.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
Summary Report:
Instances move: 94 (out of 3700 movable)
Instances flipped: 0
Mean displacement: 1.63 um
Max displacement: 7.28 um (Instance: gl_ram_g56063) (230.72, 203.84) -> (227.36, 199.92)
	Length: 12 sites, height: 1 rows, site name: core7T, cell type: NR2XD2BWP7T
Total net bbox length = 7.965e+04 (3.998e+04 3.968e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
*** maximum move = 7.28 um ***
*** Finished re-routing un-routed nets (1209.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1209.1M) ***
** GigaOpt Optimizer WNS Slack -1.499 TNS Slack -437.335 Density 60.88
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.499|   -1.499|-437.335| -437.335|    60.88%|   0:00:00.0| 1209.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[14][1]/D             |
|  -1.498|   -1.498|-436.502| -436.502|    60.89%|   0:00:09.0| 1247.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[58][2]/D             |
|  -1.498|   -1.498|-436.192| -436.192|    60.90%|   0:00:01.0| 1247.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[58][2]/D             |
Analyzing useful skew in preCTS mode ...
|  -1.498|   -1.498|-436.248| -436.248|    61.24%|   0:00:08.0| 1247.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[58][2]/D             |
|  -1.498|   -1.498|-436.244| -436.244|    61.25%|   0:00:01.0| 1247.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[62][2]/D             |
|  -1.498|   -1.498|-436.254| -436.254|    61.28%|   0:00:01.0| 1247.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[62][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.0 real=0:00:20.0 mem=1247.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.0 real=0:00:20.0 mem=1247.2M) ***
** GigaOpt Optimizer WNS Slack -1.498 TNS Slack -436.254 Density 61.28
Total net bbox length = 7.990e+04 (4.010e+04 3.980e+04) (ext = 5.093e+02)
Density distribution unevenness ratio = 9.200%
Density distribution unevenness ratio = 8.936%
Move report: Detail placement moves 80 insts, mean move: 1.69 um, max move: 7.84 um
	Max move on inst (gl_ram_g56062): (153.44, 199.92) --> (157.36, 196.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1247.2MB
Summary Report:
Instances move: 80 (out of 3708 movable)
Instances flipped: 176
Mean displacement: 1.69 um
Max displacement: 7.84 um (Instance: gl_ram_g56062) (153.44, 199.92) -> (157.36, 196)
	Length: 12 sites, height: 1 rows, site name: core7T, cell type: NR2XD2BWP7T
Total net bbox length = 8.001e+04 (4.016e+04 3.985e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1247.2MB
*** maximum move = 7.84 um ***
*** Finished re-routing un-routed nets (1247.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1247.2M) ***
** GigaOpt Optimizer WNS Slack -1.498 TNS Slack -435.793 Density 61.28

*** Finish pre-CTS Setup Fixing (cpu=0:01:55 real=0:01:55 mem=1247.2M) ***

End: GigaOpt Optimization in WNS mode
**WARN: (EMS-42):	Message (IMPCTE-231) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPCTE-233) has been suppressed from output.
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 129 clock nets excluded from IPO operation.
*info: 129 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.498 TNS Slack -435.793 Density 61.28
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.498|   -1.498|-435.793| -435.793|    61.28%|   0:00:00.0| 1206.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[62][2]/D             |
|  -1.498|   -1.498|-435.788| -435.788|    61.33%|   0:00:18.0| 1263.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[62][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.2 real=0:00:18.0 mem=1263.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.2 real=0:00:18.0 mem=1263.2M) ***
** GigaOpt Optimizer WNS Slack -1.498 TNS Slack -435.788 Density 61.33
Total net bbox length = 8.002e+04 (4.016e+04 3.986e+04) (ext = 5.093e+02)
Density distribution unevenness ratio = 9.245%
Density distribution unevenness ratio = 8.964%
Move report: Detail placement moves 4 insts, mean move: 1.54 um, max move: 2.24 um
	Max move on inst (FE_RC_74_0): (187.04, 282.24) --> (184.80, 282.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1263.2MB
Summary Report:
Instances move: 4 (out of 3710 movable)
Instances flipped: 0
Mean displacement: 1.54 um
Max displacement: 2.24 um (Instance: FE_RC_74_0) (187.04, 282.24) -> (184.8, 282.24)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: ND2D1BWP7T
Total net bbox length = 8.002e+04 (4.017e+04 3.986e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1263.2MB
*** maximum move = 2.24 um ***
*** Finished re-routing un-routed nets (1263.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1263.2M) ***
** GigaOpt Optimizer WNS Slack -1.498 TNS Slack -435.663 Density 61.33

*** Finish pre-CTS Setup Fixing (cpu=0:00:17.6 real=0:00:18.0 mem=1263.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 129 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.498  TNS Slack -435.663 Density 61.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.33%|        -|  -1.498|-435.663|   0:00:00.0| 1188.0M|
|    61.33%|        0|  -1.498|-435.663|   0:00:00.0| 1188.0M|
|    61.32%|        1|  -1.498|-435.663|   0:00:00.0| 1189.5M|
|    61.32%|        0|  -1.498|-435.663|   0:00:00.0| 1189.5M|
|    61.31%|       12|  -1.498|-435.928|   0:00:01.0| 1189.5M|
|    61.31%|        1|  -1.498|-435.928|   0:00:00.0| 1189.5M|
|    61.31%|        0|  -1.498|-435.928|   0:00:00.0| 1189.5M|
|    61.31%|        0|  -1.498|-435.928|   0:00:00.0| 1189.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.498  TNS Slack -435.928 Density 61.31
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
Total net bbox length = 8.002e+04 (4.016e+04 3.985e+04) (ext = 5.093e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1205.5MB
Summary Report:
Instances move: 0 (out of 3709 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.002e+04 (4.016e+04 3.985e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1205.5MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1205.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1205.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1055.99M, totSessionCpu=0:03:06).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=25968 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3762  numIgnoredNets=0
[NR-eGR] There are 129 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3762 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3762 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.28% V. EstWL: 1.158987e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.87%)       0( 0.00%)   ( 0.87%) 
[NR-eGR] Layer2      19( 0.28%)       1( 0.01%)   ( 0.29%) 
[NR-eGR] Layer3       2( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       27( 0.13%)       1( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.14% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.046447e+03um, number of vias: 13285
[NR-eGR] Layer2(METAL2)(V) length: 4.621680e+04um, number of vias: 10242
[NR-eGR] Layer3(METAL3)(H) length: 5.237259e+04um, number of vias: 1550
[NR-eGR] Layer4(METAL4)(V) length: 1.480360e+04um, number of vias: 0
[NR-eGR] Total length: 1.214394e+05um, number of vias: 25077
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 7.168280e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1036.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1051.16)
Total number of fetched objects 3943
End delay calculation. (MEM=1124.53 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1124.53 CPU=0:00:00.6 REAL=0:00:00.0)
GigaOpt: Skipping postEco DRV optimization
GigaOpt: WNS changes after routing: -1.498 -> -1.518 (bump = 0.02)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 129 clock nets excluded from IPO operation.
*info: 129 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.519 TNS Slack -438.790 Density 61.31
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.519|   -1.519|-438.790| -438.790|    61.31%|   0:00:00.0| 1216.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
|  -1.516|   -1.516|-438.193| -438.193|    61.32%|   0:00:04.0| 1235.9M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1235.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:04.0 mem=1235.9M) ***
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -438.193 Density 61.32
Total net bbox length = 8.006e+04 (4.019e+04 3.987e+04) (ext = 5.093e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.9MB
Summary Report:
Instances move: 0 (out of 3719 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.006e+04 (4.019e+04 3.987e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.9MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1235.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1235.9M) ***
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -438.411 Density 61.41

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.5 real=0:00:04.0 mem=1235.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.498 -> -1.516 (bump = 0.018)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -435.490 -> -438.311
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 129 clock nets excluded from IPO operation.
*info: 129 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -438.411 Density 61.41
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.516|   -1.516|-438.411| -438.411|    61.41%|   0:00:00.0| 1235.9M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
|  -1.516|   -1.516|-438.420| -438.420|    61.41%|   0:00:07.0| 1235.9M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:07.0 mem=1235.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:07.0 mem=1235.9M) ***
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -438.420 Density 61.41
Total net bbox length = 8.007e+04 (4.019e+04 3.988e+04) (ext = 5.093e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.9MB
Summary Report:
Instances move: 0 (out of 3719 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.007e+04 (4.019e+04 3.988e+04) (ext = 5.093e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1235.9MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1235.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1235.9M) ***
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -438.414 Density 61.41

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:07.0 mem=1235.9M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.477%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1200.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 129 clock nets excluded from IPO operation.
*info: 129 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -438.414 Density 61.41
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.516|   -1.516|-438.414| -438.414|    61.41%|   0:00:00.0| 1235.9M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
|  -1.516|   -1.516|-438.414| -438.414|    61.41%|   0:00:00.0| 1235.9M|  setup_wc|  reg2reg| gl_ram_ram_reg[46][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1235.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1235.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1235.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**INFO : Latch borrow mode reset to max_borrow

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26019 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3772  numIgnoredNets=0
[NR-eGR] There are 129 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3772 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3772 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.28% V. EstWL: 1.159458e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.87%)       0( 0.00%)   ( 0.87%) 
[NR-eGR] Layer2      18( 0.26%)       1( 0.01%)   ( 0.28%) 
[NR-eGR] Layer3       3( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       27( 0.13%)       1( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.14% V
[NR-eGR] End Peak syMemory usage = 1041.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1042.65)
Total number of fetched objects 3953
End delay calculation. (MEM=1118.02 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1118.02 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:38 mem=1118.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:00, real = 0:03:00, mem = 883.3M, totSessionCpu=0:03:38 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.596  | -1.596  | 19.226  | 10.162  |
|           TNS (ns):|-455.325 |-455.325 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.469   |     19 (19)      |
|   max_tran     |    22 (2590)     |  -14.856   |    22 (2590)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.412%
Routing Overflow: 0.05% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:00, real = 0:03:00, mem = 883.4M, totSessionCpu=0:03:38 **
*** Finished optDesign ***
<CMD> set_ccopt_property buffer_cells { CKBD0BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T }
<CMD> set_ccopt_property inverter_cells { CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T }
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): timing_constrain
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 462 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=01/17 13:33:09, mem=874.7M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1046.6M, init mem=1046.6M)
*info: Placed = 4703           (Fixed = 984)
*info: Unplaced = 0           
Placement Density:61.41%(61463/100084)
Placement Density (including fixed std cells):63.01%(65784/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1046.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2085 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
  Library trimming buffers in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  For power domain auto-default:
    Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
    Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
    Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 105495.040um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner wc:setup, late:
    Slew time target (leaf):    0.564ns
    Slew time target (trunk):   0.564ns
    Slew time target (top):     0.565ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.214ns
    Buffer max distance for power domain auto-default: 2561.935um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2561.935um, saturatedSlew=0.489ns, speed=5395.819um per ns, cellArea=18.851um^2 per 1000um}
    Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1796.463um, saturatedSlew=0.332ns, speed=6368.176um per ns, cellArea=19.551um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2296.333um, saturatedSlew=0.490ns, speed=4042.128um per ns, cellArea=28.679um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

-----------------------------------------------------------------------------------------
Cell            Instance count    Source         Eligible library cells
-----------------------------------------------------------------------------------------
AOI21D0BWP7T           1          library set    {AOI21D2BWP7T AOI21D1BWP7T AOI21D0BWP7T}
ND3D0BWP7T           100          library set    {ND3D0BWP7T}
-----------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk/timing_constrain:
  Sources:                     pin clk
  Total number of sinks:       462
  Delay constrained sinks:     462
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.214ns
Primary reporting skew group is skew_group clk/timing_constrain with 462 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------
Layer    Via Cell         Res.     Cap.     RC       Top of Stack
Range                     (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------
M1-M2    VIA12_VV         6.983    0.033    0.233    false
M2-M3    VIA2             6.983    0.025    0.175    false
M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
M3-M4    VIA3             6.983    0.025    0.175    false
M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
M4-M5    VIA4             6.983    0.025    0.173    false
M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
-----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:01.8)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:01.8)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1103.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26019 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3772  numIgnoredNets=0
[NR-eGR] There are 129 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3772 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3772 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.28% V. EstWL: 1.159458e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.87%)       0( 0.00%)   ( 0.87%) 
[NR-eGR] Layer2      18( 0.26%)       1( 0.01%)   ( 0.28%) 
[NR-eGR] Layer3       3( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       27( 0.13%)       1( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.14% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.051208e+03um, number of vias: 13308
[NR-eGR] Layer2(METAL2)(V) length: 4.633720e+04um, number of vias: 10254
[NR-eGR] Layer3(METAL3)(H) length: 5.238687e+04um, number of vias: 1549
[NR-eGR] Layer4(METAL4)(V) length: 1.471988e+04um, number of vias: 0
[NR-eGR] Total length: 1.214952e+05um, number of vias: 25111
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 7.159320e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1007.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2085 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
  Library trimming buffers in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  For power domain auto-default:
    Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
    Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
    Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 105495.040um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner wc:setup, late:
    Slew time target (leaf):    0.564ns
    Slew time target (trunk):   0.564ns
    Slew time target (top):     0.565ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.214ns
    Buffer max distance for power domain auto-default: 2561.935um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2561.935um, saturatedSlew=0.489ns, speed=5395.819um per ns, cellArea=18.851um^2 per 1000um}
    Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1796.463um, saturatedSlew=0.332ns, speed=6368.176um per ns, cellArea=19.551um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2296.333um, saturatedSlew=0.490ns, speed=4042.128um per ns, cellArea=28.679um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

-----------------------------------------------------------------------------------------
Cell            Instance count    Source         Eligible library cells
-----------------------------------------------------------------------------------------
AOI21D0BWP7T           1          library set    {AOI21D2BWP7T AOI21D1BWP7T AOI21D0BWP7T}
ND3D0BWP7T           100          library set    {ND3D0BWP7T}
-----------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk/timing_constrain:
  Sources:                     pin clk
  Total number of sinks:       462
  Delay constrained sinks:     462
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.214ns
Primary reporting skew group is skew_group clk/timing_constrain with 462 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------
Layer    Via Cell         Res.     Cap.     RC       Top of Stack
Range                     (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------
M1-M2    VIA12_VV         6.983    0.033    0.233    false
M2-M3    VIA2             6.983    0.025    0.175    false
M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
M3-M4    VIA3             6.983    0.025    0.175    false
M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
M4-M5    VIA4             6.983    0.025    0.173    false
M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
-----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.8 real=0:00:01.8)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=27, icg=0, nicg=0, l=101, total=128
      cell areas       : b=0.000um^2, i=177.811um^2, icg=0.000um^2, nicg=0.000um^2, l=1108.576um^2, total=1286.387um^2
    Clock DAG library cell distribution before merging {count}:
       Invs: CKND1BWP7T: 27 
     Logics: ND3D0BWP7T: 100 AOI21D0BWP7T: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             101
    Globally unique logic expressions              101
    Potentially mergeable clock logics               0
    Actually merged clock logics                     0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  101
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=27, icg=0, nicg=0, l=101, total=128
      cell areas       : b=0.000um^2, i=948.326um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2065.683um^2
    Clock DAG library cell distribution before clustering {count}:
       Invs: CKND12BWP7T: 27 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=61, i=27, icg=0, nicg=0, l=101, total=189
      cell areas       : b=2926.202um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4285.030um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD12BWP7T: 60 CKBD6BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
Total net bbox length = 8.988e+04 (4.824e+04 4.164e+04) (ext = 5.127e+02)
Density distribution unevenness ratio = 3.702%
Move report: Detail placement moves 721 insts, mean move: 9.58 um, max move: 77.28 um
	Max move on inst (CTS_cex_INV_CLOCK_NODE_UID_A4035): (133.28, 317.52) --> (83.44, 290.08)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1067.9MB
Summary Report:
Instances move: 721 (out of 3780 movable)
Instances flipped: 0
Mean displacement: 9.58 um
Max displacement: 77.28 um (Instance: CTS_cex_INV_CLOCK_NODE_UID_A4035) (133.28, 317.52) -> (83.44, 290.08)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: CKND2BWP7T
Total net bbox length = 9.554e+04 (5.176e+04 4.378e+04) (ext = 5.004e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1067.9MB
    Moved 263 and flipped 107 of 651 clock instance(s) during refinement.
    The largest move was 77.3 microns for CTS_cex_INV_CLOCK_NODE_UID_A4035.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [0.56,8.232)             16
    [8.232,15.904)            7
    [15.904,23.576)           9
    [23.576,31.248)           8
    [31.248,38.92)           14
    [38.92,46.592)           14
    [46.592,54.264)           7
    [54.264,61.936)           7
    [61.936,69.608)          19
    [69.608,77.28)            9
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
        77.28        (133.280,317.520)    (83.440,290.080)     cex clock inverter, uid:A4035 (a lib_cell CKND2BWP7T) at (83.440,290.080), in power domain auto-default
        76.72        (133.280,317.520)    (123.200,250.880)    cex clock inverter, uid:A3edc (a lib_cell CKND2BWP7T) at (123.200,250.880), in power domain auto-default
        76.16        (133.280,317.520)    (57.120,317.520)     cex clock inverter, uid:A3ec2 (a lib_cell CKND2BWP7T) at (57.120,317.520), in power domain auto-default
        76.16        (133.280,317.520)    (96.320,278.320)     cex clock inverter, uid:A3e74 (a lib_cell CKND2BWP7T) at (96.320,278.320), in power domain auto-default
        75.6         (133.280,317.520)    (208.880,317.520)    ccl_a clock buffer, uid:A46e7 (a lib_cell CKBD12BWP7T) at (208.880,317.520), in power domain auto-default
        74.48        (133.280,317.520)    (133.280,243.040)    ccl_a clock buffer, uid:A46d3 (a lib_cell CKBD12BWP7T) at (133.280,243.040), in power domain auto-default
        73.92        (133.280,317.520)    (106.400,270.480)    ccl_a clock buffer, uid:A46cf (a lib_cell CKBD12BWP7T) at (106.400,270.480), in power domain auto-default
        71.68        (133.280,317.520)    (150.080,262.640)    ccl_a clock buffer, uid:A46c3 (a lib_cell CKBD12BWP7T) at (150.080,262.640), in power domain auto-default
        70           (133.280,313.600)    (63.280,313.600)     cex clock inverter, uid:A3cb5 (a lib_cell CKND2BWP7T) at (63.280,313.600), in power domain auto-default
        69.44        (133.280,317.520)    (179.200,294.000)    ccl_a clock buffer, uid:A46b7 (a lib_cell CKBD12BWP7T) at (179.200,294.000), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=61, i=27, icg=0, nicg=0, l=101, total=189
      cell areas       : b=2926.202um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4285.030um^2
      cell capacitance : b=1.413pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.883pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.979pF, leaf=1.298pF, total=2.277pF
      wire lengths     : top=0.000um, trunk=7341.035um, leaf=9395.954um, total=16736.989um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=19, worst=[0.235ns, 0.191ns, 0.164ns, 0.163ns, 0.158ns, 0.148ns, 0.132ns, 0.129ns, 0.106ns, 0.100ns, ...]} avg=0.099ns sd=0.068ns sum=1.884ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.564ns count=60 avg=0.338ns sd=0.277ns min=0.047ns max=0.799ns {31 <= 0.113ns, 1 <= 0.338ns, 1 <= 0.451ns, 8 <= 0.564ns} {5 <= 0.592ns, 14 > 0.592ns}
      Leaf  : target=0.564ns count=130 avg=0.243ns sd=0.150ns min=0.041ns max=0.519ns {42 <= 0.113ns, 12 <= 0.226ns, 20 <= 0.338ns, 54 <= 0.451ns, 2 <= 0.564ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD12BWP7T: 60 CKBD6BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Clustering':
      skew_group clk/timing_constrain: insertion delay [min=0.796, max=1.367, avg=0.964, sd=0.125], skew [0.571 vs 0.214*, 83.5% {0.860, 1.074}] (wid=0.066 ws=0.057) (gid=1.347 gs=0.592)
    Skew group summary after 'Clustering':
      skew_group clk/timing_constrain: insertion delay [min=0.796, max=1.367, avg=0.964, sd=0.125], skew [0.571 vs 0.214*, 83.5% {0.860, 1.074}] (wid=0.066 ws=0.057) (gid=1.347 gs=0.592)
    Clock network insertion delays are now [0.796ns, 1.367ns] average 0.964ns std.dev 0.125ns
    Legalizer calls during this step: 2863 succeeded with DRC/Color checks: 2863 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  -------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  -------------------------------------------------------------------------------------------
  Trunk         61     3.115       1         75        9.742      {60 <= 29.600, 1 <= 88.800}
  Leaf         130     3.554       1         76        9.151      {128 <= 30, 2 <= 90}
  -------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
  Trunk          32          0
  Leaf           29          0
  --------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 221 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=61, i=27, icg=0, nicg=0, l=101, total=189
    cell areas       : b=2926.202um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4285.030um^2
    cell capacitance : b=1.413pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.883pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=1.029pF, leaf=1.333pF, total=2.362pF
    wire lengths     : top=0.000um, trunk=7341.035um, leaf=9395.954um, total=16736.989um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=20, worst=[0.266ns, 0.198ns, 0.179ns, 0.177ns, 0.172ns, 0.164ns, 0.152ns, 0.141ns, 0.117ns, 0.117ns, ...]} avg=0.105ns sd=0.075ns sum=2.107ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.564ns count=60 avg=0.342ns sd=0.281ns min=0.047ns max=0.830ns {31 <= 0.113ns, 1 <= 0.338ns, 1 <= 0.451ns, 7 <= 0.564ns} {4 <= 0.592ns, 16 > 0.592ns}
    Leaf  : target=0.564ns count=130 avg=0.245ns sd=0.149ns min=0.041ns max=0.521ns {41 <= 0.113ns, 13 <= 0.226ns, 20 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CKBD12BWP7T: 60 CKBD6BWP7T: 1 
     Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.798, max=1.392, avg=0.969, sd=0.127], skew [0.594 vs 0.214*, 83.5% {0.863, 1.077}] (wid=0.067 ws=0.057) (gid=1.372 gs=0.615)
  Skew group summary After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.798, max=1.392, avg=0.969, sd=0.127], skew [0.594 vs 0.214*, 83.5% {0.863, 1.077}] (wid=0.067 ws=0.057) (gid=1.372 gs=0.615)
  Clock network insertion delays are now [0.798ns, 1.392ns] average 0.969ns std.dev 0.127ns
  Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=61, i=27, icg=0, nicg=0, l=101, total=189
      cell areas       : b=2849.370um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4208.198um^2
      cell capacitance : b=1.345pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.816pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.999pF, leaf=1.333pF, total=2.332pF
      wire lengths     : top=0.000um, trunk=7119.555um, leaf=9395.954um, total=16515.509um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.564ns count=60 avg=0.300ns sd=0.226ns min=0.047ns max=0.560ns {31 <= 0.113ns, 1 <= 0.338ns, 1 <= 0.451ns, 27 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.245ns sd=0.149ns min=0.041ns max=0.521ns {41 <= 0.113ns, 13 <= 0.226ns, 20 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD12BWP7T: 45 CKBD10BWP7T: 11 CKBD8BWP7T: 4 CKBD6BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/timing_constrain: insertion delay [min=0.798, max=1.223, avg=0.958, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.863, 1.077}] (wid=0.067 ws=0.057) (gid=1.202 gs=0.445)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/timing_constrain: insertion delay [min=0.798, max=1.223, avg=0.958, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.863, 1.077}] (wid=0.067 ws=0.057) (gid=1.202 gs=0.445)
    Clock network insertion delays are now [0.798ns, 1.223ns] average 0.958ns std.dev 0.103ns
    Legalizer calls during this step: 99 succeeded with DRC/Color checks: 85 succeeded without DRC/Color checks: 14
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=61, i=27, icg=0, nicg=0, l=101, total=189
      cell areas       : b=2849.370um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4208.198um^2
      cell capacitance : b=1.345pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.816pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.999pF, leaf=1.333pF, total=2.332pF
      wire lengths     : top=0.000um, trunk=7119.555um, leaf=9395.954um, total=16515.509um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.564ns count=60 avg=0.300ns sd=0.226ns min=0.047ns max=0.560ns {31 <= 0.113ns, 1 <= 0.338ns, 1 <= 0.451ns, 27 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.245ns sd=0.149ns min=0.041ns max=0.521ns {41 <= 0.113ns, 13 <= 0.226ns, 20 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD12BWP7T: 45 CKBD10BWP7T: 11 CKBD8BWP7T: 4 CKBD6BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/timing_constrain: insertion delay [min=0.798, max=1.223, avg=0.958, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.863, 1.077}] (wid=0.067 ws=0.057) (gid=1.202 gs=0.445)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/timing_constrain: insertion delay [min=0.798, max=1.223, avg=0.958, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.863, 1.077}] (wid=0.067 ws=0.057) (gid=1.202 gs=0.445)
    Clock network insertion delays are now [0.798ns, 1.223ns] average 0.958ns std.dev 0.103ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=60, i=27, icg=0, nicg=0, l=101, total=188
      cell areas       : b=2801.075um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4159.904um^2
      cell capacitance : b=1.322pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.793pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.999pF, leaf=1.333pF, total=2.332pF
      wire lengths     : top=0.000um, trunk=7113.955um, leaf=9395.954um, total=16509.909um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.564ns count=59 avg=0.305ns sd=0.227ns min=0.047ns max=0.560ns {30 <= 0.113ns, 1 <= 0.338ns, 28 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.245ns sd=0.149ns min=0.041ns max=0.521ns {41 <= 0.113ns, 13 <= 0.226ns, 20 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD12BWP7T: 44 CKBD10BWP7T: 11 CKBD8BWP7T: 4 CKBD6BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.118, avg=0.854, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.099 gs=0.445)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.118, avg=0.854, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.099 gs=0.445)
    Clock network insertion delays are now [0.694ns, 1.118ns] average 0.854ns std.dev 0.103ns
    Legalizer calls during this step: 61 succeeded with DRC/Color checks: 60 succeeded without DRC/Color checks: 1
  Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=60, i=27, icg=0, nicg=0, l=101, total=188
      cell areas       : b=2801.075um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4159.904um^2
      cell capacitance : b=1.322pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.793pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.999pF, leaf=1.333pF, total=2.332pF
      wire lengths     : top=0.000um, trunk=7113.955um, leaf=9395.954um, total=16509.909um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.564ns count=59 avg=0.305ns sd=0.227ns min=0.047ns max=0.560ns {30 <= 0.113ns, 1 <= 0.338ns, 28 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.245ns sd=0.149ns min=0.041ns max=0.521ns {41 <= 0.113ns, 13 <= 0.226ns, 20 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD12BWP7T: 44 CKBD10BWP7T: 11 CKBD8BWP7T: 4 CKBD6BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.118, avg=0.854, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.099 gs=0.445)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.118, avg=0.854, sd=0.103], skew [0.424 vs 0.214*, 84.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.099 gs=0.445)
    Clock network insertion delays are now [0.694ns, 1.118ns] average 0.854ns std.dev 0.103ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=69, i=27, icg=0, nicg=0, l=101, total=197
      cell areas       : b=3007.424um^2, i=241.472um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=4366.253um^2
      cell capacitance : b=1.409pF, i=0.214pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.880pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=1.035pF, leaf=1.333pF, total=2.368pF
      wire lengths     : top=0.000um, trunk=7373.795um, leaf=9395.954um, total=16769.749um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.564ns count=68 avg=0.246ns sd=0.201ns min=0.047ns max=0.560ns {38 <= 0.113ns, 1 <= 0.226ns, 4 <= 0.338ns, 6 <= 0.451ns, 19 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.245ns sd=0.149ns min=0.041ns max=0.521ns {41 <= 0.113ns, 13 <= 0.226ns, 20 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD12BWP7T: 44 CKBD10BWP7T: 11 CKBD8BWP7T: 4 CKBD6BWP7T: 5 CKBD4BWP7T: 4 CKBD2BWP7T: 1 
       Invs: CKND3BWP7T: 1 CKND2BWP7T: 26 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.103, avg=0.853, sd=0.100], skew [0.409 vs 0.214*, 84.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.084 gs=0.430)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.103, avg=0.853, sd=0.100], skew [0.409 vs 0.214*, 84.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.084 gs=0.430)
    Clock network insertion delays are now [0.694ns, 1.103ns] average 0.853ns std.dev 0.100ns
    Legalizer calls during this step: 90 succeeded with DRC/Color checks: 90 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=52, i=27, icg=0, nicg=0, l=101, total=180
      cell areas       : b=2063.488um^2, i=370.989um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=3551.834um^2
      cell capacitance : b=0.948pF, i=0.388pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.592pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.827pF, leaf=1.347pF, total=2.174pF
      wire lengths     : top=0.000um, trunk=5896.235um, leaf=9469.874um, total=15366.110um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.564ns count=51 avg=0.310ns sd=0.193ns min=0.047ns max=0.560ns {15 <= 0.113ns, 7 <= 0.226ns, 4 <= 0.338ns, 6 <= 0.451ns, 19 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.256ns sd=0.143ns min=0.041ns max=0.521ns {38 <= 0.113ns, 10 <= 0.226ns, 26 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD12BWP7T: 24 CKBD10BWP7T: 6 CKBD8BWP7T: 10 CKBD6BWP7T: 6 CKBD4BWP7T: 4 CKBD2BWP7T: 2 
       Invs: CKND12BWP7T: 6 CKND2BWP7T: 10 CKND0BWP7T: 11 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.072, avg=0.842, sd=0.078], skew [0.378 vs 0.214*, 89.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.053 gs=0.399)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.694, max=1.072, avg=0.842, sd=0.078], skew [0.378 vs 0.214*, 89.8% {0.759, 0.973}] (wid=0.066 ws=0.058) (gid=1.053 gs=0.399)
    Clock network insertion delays are now [0.694ns, 1.072ns] average 0.842ns std.dev 0.078ns
    Legalizer calls during this step: 360 succeeded with DRC/Color checks: 350 succeeded without DRC/Color checks: 10
  Removing longest path buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=52, i=27, icg=0, nicg=0, l=101, total=180
      cell areas       : b=2037.146um^2, i=370.989um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=3525.491um^2
      cell capacitance : b=0.933pF, i=0.388pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.578pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.808pF, leaf=1.349pF, total=2.157pF
      wire lengths     : top=0.000um, trunk=5752.876um, leaf=9498.154um, total=15251.030um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.564ns count=51 avg=0.306ns sd=0.192ns min=0.047ns max=0.560ns {15 <= 0.113ns, 7 <= 0.226ns, 5 <= 0.338ns, 6 <= 0.451ns, 18 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.256ns sd=0.143ns min=0.041ns max=0.521ns {38 <= 0.113ns, 10 <= 0.226ns, 26 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD12BWP7T: 23 CKBD10BWP7T: 5 CKBD8BWP7T: 12 CKBD6BWP7T: 6 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 2 
       Invs: CKND12BWP7T: 6 CKND2BWP7T: 10 CKND0BWP7T: 11 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/timing_constrain: insertion delay [min=0.686, max=1.055, avg=0.833, sd=0.077], skew [0.369 vs 0.214*, 89.6% {0.751, 0.965}] (wid=0.067 ws=0.056) (gid=1.034 gs=0.389)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/timing_constrain: insertion delay [min=0.686, max=1.055, avg=0.833, sd=0.077], skew [0.369 vs 0.214*, 89.6% {0.751, 0.965}] (wid=0.067 ws=0.056) (gid=1.034 gs=0.389)
    Clock network insertion delays are now [0.686ns, 1.055ns] average 0.833ns std.dev 0.077ns
    Legalizer calls during this step: 493 succeeded with DRC/Color checks: 456 succeeded without DRC/Color checks: 37
  Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.4 real=0:00:04.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=52, i=27, icg=0, nicg=0, l=101, total=180
      cell areas       : b=2037.146um^2, i=370.989um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=3525.491um^2
      cell capacitance : b=0.933pF, i=0.388pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=1.578pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.798pF, leaf=1.349pF, total=2.147pF
      wire lengths     : top=0.000um, trunk=5676.156um, leaf=9498.154um, total=15174.310um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.564ns count=51 avg=0.306ns sd=0.192ns min=0.047ns max=0.560ns {15 <= 0.113ns, 7 <= 0.226ns, 5 <= 0.338ns, 6 <= 0.451ns, 18 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.256ns sd=0.143ns min=0.041ns max=0.521ns {38 <= 0.113ns, 10 <= 0.226ns, 26 <= 0.338ns, 53 <= 0.451ns, 3 <= 0.564ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD12BWP7T: 23 CKBD10BWP7T: 5 CKBD8BWP7T: 12 CKBD6BWP7T: 6 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 2 
       Invs: CKND12BWP7T: 6 CKND2BWP7T: 10 CKND0BWP7T: 11 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/timing_constrain: insertion delay [min=0.686, max=1.053, avg=0.832, sd=0.076], skew [0.367 vs 0.214*, 90% {0.751, 0.965}] (wid=0.067 ws=0.056) (gid=1.033 gs=0.388)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/timing_constrain: insertion delay [min=0.686, max=1.053, avg=0.832, sd=0.076], skew [0.367 vs 0.214*, 90% {0.751, 0.965}] (wid=0.067 ws=0.056) (gid=1.033 gs=0.388)
    Clock network insertion delays are now [0.686ns, 1.053ns] average 0.832ns std.dev 0.076ns
    Legalizer calls during this step: 109 succeeded with DRC/Color checks: 105 succeeded without DRC/Color checks: 4
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=52, i=27, icg=0, nicg=0, l=101, total=180
      cell areas       : b=911.008um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2217.152um^2
      cell capacitance : b=0.391pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.805pF, leaf=1.347pF, total=2.152pF
      wire lengths     : top=0.000um, trunk=5726.555um, leaf=9478.555um, total=15205.109um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.564ns count=51 avg=0.262ns sd=0.137ns min=0.057ns max=0.560ns {9 <= 0.113ns, 12 <= 0.226ns, 15 <= 0.338ns, 9 <= 0.451ns, 6 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.290ns sd=0.124ns min=0.056ns max=0.525ns {13 <= 0.113ns, 31 <= 0.226ns, 14 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 8 CKBD4BWP7T: 5 CKBD3BWP7T: 6 CKBD2BWP7T: 10 CKBD1BWP7T: 3 CKBD0BWP7T: 16 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 4 CKND0BWP7T: 18 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/timing_constrain: insertion delay [min=0.829, max=1.042, avg=0.959, sd=0.049], skew [0.214 vs 0.214, 100% {0.829, 1.042}] (wid=0.064 ws=0.056) (gid=1.024 gs=0.228)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/timing_constrain: insertion delay [min=0.829, max=1.042, avg=0.959, sd=0.049], skew [0.214 vs 0.214, 100% {0.829, 1.042}] (wid=0.064 ws=0.056) (gid=1.024 gs=0.228)
    Clock network insertion delays are now [0.829ns, 1.042ns] average 0.959ns std.dev 0.049ns
    Legalizer calls during this step: 146 succeeded with DRC/Color checks: 146 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=52, i=27, icg=0, nicg=0, l=101, total=180
      cell areas       : b=911.008um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2217.152um^2
      cell capacitance : b=0.391pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.805pF, leaf=1.347pF, total=2.152pF
      wire lengths     : top=0.000um, trunk=5726.555um, leaf=9478.555um, total=15205.109um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.564ns count=51 avg=0.262ns sd=0.137ns min=0.057ns max=0.560ns {9 <= 0.113ns, 12 <= 0.226ns, 15 <= 0.338ns, 9 <= 0.451ns, 6 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.290ns sd=0.124ns min=0.056ns max=0.525ns {13 <= 0.113ns, 31 <= 0.226ns, 14 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 8 CKBD4BWP7T: 5 CKBD3BWP7T: 6 CKBD2BWP7T: 10 CKBD1BWP7T: 3 CKBD0BWP7T: 16 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 4 CKND0BWP7T: 18 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/timing_constrain: insertion delay [min=0.829, max=1.042, avg=0.959, sd=0.049], skew [0.214 vs 0.214, 100% {0.829, 1.042}] (wid=0.064 ws=0.056) (gid=1.024 gs=0.228)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/timing_constrain: insertion delay [min=0.829, max=1.042, avg=0.959, sd=0.049], skew [0.214 vs 0.214, 100% {0.829, 1.042}] (wid=0.064 ws=0.056) (gid=1.024 gs=0.228)
    Clock network insertion delays are now [0.829ns, 1.042ns] average 0.959ns std.dev 0.049ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 88 fraglets and 90 vertices; 593 variables and 2046 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 182 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=52, i=27, icg=0, nicg=0, l=101, total=180
          cell areas       : b=911.008um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2217.152um^2
          cell capacitance : b=0.391pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.805pF, leaf=1.347pF, total=2.152pF
          wire lengths     : top=0.000um, trunk=5726.555um, leaf=9478.555um, total=15205.109um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.564ns count=51 avg=0.262ns sd=0.137ns min=0.057ns max=0.560ns {9 <= 0.113ns, 12 <= 0.226ns, 15 <= 0.338ns, 9 <= 0.451ns, 6 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.290ns sd=0.124ns min=0.056ns max=0.525ns {13 <= 0.113ns, 31 <= 0.226ns, 14 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 8 CKBD4BWP7T: 5 CKBD3BWP7T: 6 CKBD2BWP7T: 10 CKBD1BWP7T: 3 CKBD0BWP7T: 16 
           Invs: CKND2BWP7T: 5 CKND1BWP7T: 4 CKND0BWP7T: 18 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
        Clock network insertion delays are now [0.829ns, 1.042ns] average 0.959ns std.dev 0.049ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
          cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
          wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
           Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
        Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
        Legalizer calls during this step: 61 succeeded with DRC/Color checks: 61 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
          cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
          wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
           Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
    Legalizer calls during this step: 61 succeeded with DRC/Color checks: 61 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
    cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
    wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
    Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
     Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
  Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 90 fraglets and 92 vertices; 601 variables and 2066 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
          cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
          wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
           Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.848pF, leaf=1.347pF, total=2.195pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.564ns count=53 avg=0.233ns sd=0.111ns min=0.064ns max=0.526ns {9 <= 0.113ns, 16 <= 0.226ns, 20 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.296ns sd=0.116ns min=0.069ns max=0.525ns {6 <= 0.113ns, 37 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.042, avg=0.966, sd=0.039], skew [0.208 vs 0.214, 100% {0.833, 1.042}] (wid=0.061 ws=0.055) (gid=1.033 gs=0.237)
    Clock network insertion delays are now [0.833ns, 1.042ns] average 0.966ns std.dev 0.039ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 221 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
    cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.842pF, leaf=1.343pF, total=2.185pF
    wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.564ns count=53 avg=0.232ns sd=0.111ns min=0.064ns max=0.525ns {9 <= 0.113ns, 17 <= 0.226ns, 19 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
    Leaf  : target=0.564ns count=130 avg=0.295ns sd=0.116ns min=0.069ns max=0.525ns {7 <= 0.113ns, 36 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
     Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.040, avg=0.965, sd=0.039], skew [0.207 vs 0.214, 100% {0.833, 1.040}] (wid=0.062 ws=0.055) (gid=1.031 gs=0.235)
  Skew group summary After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.040, avg=0.965, sd=0.039], skew [0.207 vs 0.214, 100% {0.833, 1.040}] (wid=0.062 ws=0.055) (gid=1.031 gs=0.235)
  Clock network insertion delays are now [0.833ns, 1.040ns] average 0.965ns std.dev 0.039ns
  Merging balancing drivers for power...
    Tried: 184 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=1.343pF, total=2.185pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.564ns count=53 avg=0.232ns sd=0.111ns min=0.064ns max=0.525ns {9 <= 0.113ns, 17 <= 0.226ns, 19 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.295ns sd=0.116ns min=0.069ns max=0.525ns {7 <= 0.113ns, 36 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.040, avg=0.965, sd=0.039], skew [0.207 vs 0.214, 100% {0.833, 1.040}] (wid=0.062 ws=0.055) (gid=1.031 gs=0.235)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.040, avg=0.965, sd=0.039], skew [0.207 vs 0.214, 100% {0.833, 1.040}] (wid=0.062 ws=0.055) (gid=1.031 gs=0.235)
    Clock network insertion delays are now [0.833ns, 1.040ns] average 0.965ns std.dev 0.039ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=829.786um^2, i=188.787um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2135.930um^2
      cell capacitance : b=0.358pF, i=0.117pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.731pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=1.343pF, total=2.185pF
      wire lengths     : top=0.000um, trunk=6043.515um, leaf=9480.234um, total=15523.749um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.564ns count=53 avg=0.232ns sd=0.111ns min=0.064ns max=0.525ns {9 <= 0.113ns, 17 <= 0.226ns, 19 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.295ns sd=0.116ns min=0.069ns max=0.525ns {7 <= 0.113ns, 36 <= 0.226ns, 15 <= 0.338ns, 67 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD12BWP7T: 3 CKBD10BWP7T: 1 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 5 CKBD2BWP7T: 11 CKBD1BWP7T: 3 CKBD0BWP7T: 25 
       Invs: CKND2BWP7T: 5 CKND1BWP7T: 3 CKND0BWP7T: 19 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.040, avg=0.965, sd=0.039], skew [0.207 vs 0.214, 100% {0.833, 1.040}] (wid=0.062 ws=0.055) (gid=1.031 gs=0.235)
    Skew group summary after 'Improving clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.833, max=1.040, avg=0.965, sd=0.039], skew [0.207 vs 0.214, 100% {0.833, 1.040}] (wid=0.062 ws=0.055) (gid=1.031 gs=0.235)
    Clock network insertion delays are now [0.833ns, 1.040ns] average 0.965ns std.dev 0.039ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=2.119pF fall=2.054pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Iteration 1: gate capacitance is (rise=2.072pF fall=2.008pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=766.125um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2065.683um^2
      cell capacitance : b=0.324pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.685pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=1.343pF, total=2.185pF
      wire lengths     : top=0.000um, trunk=6046.315um, leaf=9481.914um, total=15528.229um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.564ns count=53 avg=0.231ns sd=0.103ns min=0.065ns max=0.525ns {8 <= 0.113ns, 22 <= 0.226ns, 17 <= 0.338ns, 4 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.302ns sd=0.112ns min=0.069ns max=0.525ns {6 <= 0.113ns, 32 <= 0.226ns, 19 <= 0.338ns, 68 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD12BWP7T: 1 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 2 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
       Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/timing_constrain: insertion delay [min=0.875, max=1.085, avg=1.012, sd=0.041], skew [0.210 vs 0.214, 100% {0.875, 1.085}] (wid=0.061 ws=0.055) (gid=1.075 gs=0.236)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/timing_constrain: insertion delay [min=0.875, max=1.085, avg=1.012, sd=0.041], skew [0.210 vs 0.214, 100% {0.875, 1.085}] (wid=0.061 ws=0.055) (gid=1.075 gs=0.236)
    Clock network insertion delays are now [0.875ns, 1.085ns] average 1.012ns std.dev 0.041ns
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/timing_constrain,WC: 10429.7 -> 10855}Legalizer calls during this step: 99 succeeded with DRC/Color checks: 99 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
      cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.843pF, leaf=1.343pF, total=2.185pF
      wire lengths     : top=0.000um, trunk=6046.874um, leaf=9481.914um, total=15528.789um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.564ns count=53 avg=0.234ns sd=0.108ns min=0.064ns max=0.525ns {9 <= 0.113ns, 20 <= 0.226ns, 17 <= 0.338ns, 5 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.302ns sd=0.112ns min=0.069ns max=0.525ns {6 <= 0.113ns, 32 <= 0.226ns, 19 <= 0.338ns, 68 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
       Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/timing_constrain: insertion delay [min=0.831, max=1.041, avg=0.968, sd=0.041], skew [0.210 vs 0.214, 100% {0.831, 1.041}] (wid=0.061 ws=0.055) (gid=1.030 gs=0.236)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/timing_constrain: insertion delay [min=0.831, max=1.041, avg=0.968, sd=0.041], skew [0.210 vs 0.214, 100% {0.831, 1.041}] (wid=0.061 ws=0.055) (gid=1.030 gs=0.236)
    Clock network insertion delays are now [0.831ns, 1.041ns] average 0.968ns std.dev 0.041ns
    Legalizer calls during this step: 24 succeeded with DRC/Color checks: 22 succeeded without DRC/Color checks: 2
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=4.273pF fall=4.208pF), of which (rise=2.185pF fall=2.185pF) is wire, and (rise=2.087pF fall=2.023pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
Total net bbox length = 9.440e+04 (5.073e+04 4.367e+04) (ext = 5.004e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1067.9MB
Summary Report:
Instances move: 0 (out of 3773 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.440e+04 (5.073e+04 4.367e+04) (ext = 5.004e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1067.9MB
  Moved 0 and flipped 0 of 644 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.0 real=0:00:02.0)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       183 (unrouted=109, trialRouted=0, noStatus=0, routed=0, fixed=74, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5762 (unrouted=2222, trialRouted=3540, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 183 for routing of which 183 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26289 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3826  numIgnoredNets=3773
[NR-eGR] There are 53 clock nets ( 53 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 53 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.072080e+03um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 2 NDR clock net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.723200e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.380889e+03um, number of vias: 12479
[NR-eGR] Layer2(METAL2)(V) length: 4.238808e+04um, number of vias: 9603
[NR-eGR] Layer3(METAL3)(H) length: 5.266351e+04um, number of vias: 1588
[NR-eGR] Layer4(METAL4)(V) length: 1.545964e+04um, number of vias: 0
[NR-eGR] Total length: 1.178921e+05um, number of vias: 23670
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 6.086920e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 2.100050e+01um, number of vias: 236
[NR-eGR] Layer2(METAL2)(V) length: 6.588400e+02um, number of vias: 235
[NR-eGR] Layer3(METAL3)(H) length: 4.111239e+03um, number of vias: 123
[NR-eGR] Layer4(METAL4)(V) length: 1.295840e+03um, number of vias: 0
[NR-eGR] Total length: 6.086920e+03um, number of vias: 594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.086920e+03um, number of vias: 594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1007.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1007.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26289 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 53  numPreroutedWires = 812
[NR-eGR] Read numTotalNets=3826  numIgnoredNets=3696
[NR-eGR] There are 130 clock nets ( 130 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 130 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 130 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.11% V. EstWL: 1.020768e+04um
[NR-eGR] 
[NR-eGR] Move 26 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 26 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.20% H + 0.00% V. EstWL: 6.785520e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       2( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.531529e+03um, number of vias: 13068
[NR-eGR] Layer2(METAL2)(V) length: 4.421760e+04um, number of vias: 10134
[NR-eGR] Layer3(METAL3)(H) length: 5.823271e+04um, number of vias: 1898
[NR-eGR] Layer4(METAL4)(V) length: 1.855364e+04um, number of vias: 0
[NR-eGR] Total length: 1.285355e+05um, number of vias: 25100
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.064336e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 1.506405e+02um, number of vias: 589
[NR-eGR] Layer2(METAL2)(V) length: 1.829520e+03um, number of vias: 531
[NR-eGR] Layer3(METAL3)(H) length: 5.569199e+03um, number of vias: 310
[NR-eGR] Layer4(METAL4)(V) length: 3.094000e+03um, number of vias: 0
[NR-eGR] Total length: 1.064336e+04um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.064336e+04um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1007.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
Set FIXED routing status on 183 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=183, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5762 (unrouted=2222, trialRouted=3540, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
          cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.856pF, leaf=1.512pF, total=2.368pF
          wire lengths     : top=0.000um, trunk=6086.920um, leaf=10643.360um, total=16730.280um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.064ns max=0.523ns {9 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.112ns min=0.070ns max=0.526ns {5 <= 0.113ns, 31 <= 0.226ns, 12 <= 0.338ns, 77 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
           Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Skew group summary eGRPC initial state:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Clock network insertion delays are now [0.836ns, 1.117ns] average 0.974ns std.dev 0.042ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
          cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.856pF, leaf=1.512pF, total=2.368pF
          wire lengths     : top=0.000um, trunk=6086.920um, leaf=10643.360um, total=16730.280um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.064ns max=0.523ns {9 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.112ns min=0.070ns max=0.526ns {5 <= 0.113ns, 31 <= 0.226ns, 12 <= 0.338ns, 77 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
           Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Clock network insertion delays are now [0.836ns, 1.117ns] average 0.974ns std.dev 0.042ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 90 fraglets and 92 vertices; 601 variables and 2066 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 39 long paths. The largest offset applied was 0.100ns
          
          Skew Group Offsets:
          
          --------------------------------------------------------------------------------------------------
          Skew Group              Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          --------------------------------------------------------------------------------------------------
          clk/timing_constrain     462       39         8.442%      0.100ns       1.117ns         1.017ns
          --------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -----------------------------
          From (ns)    To (ns)    Count
          -----------------------------
            0.000       0.015      15
            0.015       0.030      10
            0.030       0.045       7
            0.045       0.060       0
            0.060       0.075       3
            0.075       0.090       4
          -----------------------------
          
          Mean=0.027ns Median=0.025ns Std.Dev=0.027ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 176, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 7, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 176, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 175, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
          cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.856pF, leaf=1.512pF, total=2.368pF
          wire lengths     : top=0.000um, trunk=6086.920um, leaf=10643.360um, total=16730.280um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.064ns max=0.523ns {9 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.112ns min=0.070ns max=0.526ns {5 <= 0.113ns, 31 <= 0.226ns, 12 <= 0.338ns, 77 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
           Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Skew group summary eGRPC after downsizing:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Clock network insertion delays are now [0.836ns, 1.117ns] average 0.974ns std.dev 0.042ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 183, tested: 183, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
          cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
          cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
          sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.856pF, leaf=1.512pF, total=2.368pF
          wire lengths     : top=0.000um, trunk=6086.920um, leaf=10643.360um, total=16730.280um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.064ns max=0.523ns {9 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
          Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.112ns min=0.070ns max=0.526ns {5 <= 0.113ns, 31 <= 0.226ns, 12 <= 0.338ns, 77 <= 0.451ns, 5 <= 0.564ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
           Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
         Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
        Clock network insertion delays are now [0.836ns, 1.117ns] average 0.974ns std.dev 0.042ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 177 insts, 354 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
Total net bbox length = 9.440e+04 (5.073e+04 4.367e+04) (ext = 5.004e+02)
Density distribution unevenness ratio = 8.636%
Move report: Detail placement moves 48 insts, mean move: 4.38 um, max move: 12.88 um
	Max move on inst (gl_ram_ram_position_reg[6]): (140.56, 235.20) --> (149.52, 231.28)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1067.7MB
Summary Report:
Instances move: 48 (out of 3773 movable)
Instances flipped: 0
Mean displacement: 4.38 um
Max displacement: 12.88 um (Instance: gl_ram_ram_position_reg[6]) (140.56, 235.2) -> (149.52, 231.28)
	Length: 14 sites, height: 1 rows, site name: core7T, cell type: LHQD1BWP7T
Total net bbox length = 9.453e+04 (5.080e+04 4.373e+04) (ext = 5.082e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1067.7MB
  Moved 0 and flipped 0 of 644 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
    cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.856pF, leaf=1.512pF, total=2.368pF
    wire lengths     : top=0.000um, trunk=6086.920um, leaf=10643.360um, total=16730.280um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.064ns max=0.523ns {9 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 6 <= 0.451ns, 2 <= 0.564ns}
    Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.112ns min=0.070ns max=0.526ns {5 <= 0.113ns, 31 <= 0.226ns, 12 <= 0.338ns, 77 <= 0.451ns, 5 <= 0.564ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
     Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group before routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
  Skew group summary before routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.836, max=1.117, avg=0.974, sd=0.042], skew [0.281 vs 0.214*, 98.1% {0.836, 1.050}] (wid=0.054 ws=0.049) (gid=1.104 gs=0.308)
  Clock network insertion delays are now [0.836ns, 1.117ns] average 0.974ns std.dev 0.042ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=183, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5762 (unrouted=2222, trialRouted=3540, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 183 for routing of which 183 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26289 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=3826  numIgnoredNets=3773
[NR-eGR] There are 53 clock nets ( 53 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 53 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.072080e+03um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 2 NDR clock net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.723200e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.380889e+03um, number of vias: 12479
[NR-eGR] Layer2(METAL2)(V) length: 4.238808e+04um, number of vias: 9603
[NR-eGR] Layer3(METAL3)(H) length: 5.266351e+04um, number of vias: 1588
[NR-eGR] Layer4(METAL4)(V) length: 1.545964e+04um, number of vias: 0
[NR-eGR] Total length: 1.178921e+05um, number of vias: 23670
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 6.086920e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 2.100050e+01um, number of vias: 236
[NR-eGR] Layer2(METAL2)(V) length: 6.588400e+02um, number of vias: 235
[NR-eGR] Layer3(METAL3)(H) length: 4.111239e+03um, number of vias: 123
[NR-eGR] Layer4(METAL4)(V) length: 1.295840e+03um, number of vias: 0
[NR-eGR] Total length: 6.086920e+03um, number of vias: 594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.086920e+03um, number of vias: 594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1007.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1007.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26289 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 53  numPreroutedWires = 812
[NR-eGR] Read numTotalNets=3826  numIgnoredNets=3696
[NR-eGR] There are 130 clock nets ( 130 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 130 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 130 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.11% V. EstWL: 1.020768e+04um
[NR-eGR] 
[NR-eGR] Move 26 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 26 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.20% H + 0.00% V. EstWL: 6.785520e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       2( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.531529e+03um, number of vias: 13068
[NR-eGR] Layer2(METAL2)(V) length: 4.421760e+04um, number of vias: 10134
[NR-eGR] Layer3(METAL3)(H) length: 5.823271e+04um, number of vias: 1898
[NR-eGR] Layer4(METAL4)(V) length: 1.855364e+04um, number of vias: 0
[NR-eGR] Total length: 1.285355e+05um, number of vias: 25100
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.064336e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 1.506405e+02um, number of vias: 589
[NR-eGR] Layer2(METAL2)(V) length: 1.829520e+03um, number of vias: 531
[NR-eGR] Layer3(METAL3)(H) length: 5.569199e+03um, number of vias: 310
[NR-eGR] Layer4(METAL4)(V) length: 3.094000e+03um, number of vias: 0
[NR-eGR] Total length: 1.064336e+04um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.064336e+04um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1007.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_45280_ce-epo3-cad.ewi.tudelft.nl_ghpdohmen_qqrdcM/.rgfOdhLCQ
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 183 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 183 nets.
  Preferred NanoRoute mode settings: Current
-routeBottomRoutingLayer 0
-routeTopRoutingLayer 0
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/17 13:33:20, mem=828.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jan 17 13:33:20 2023
#
#WARNING (EMS-42) Message (NRDB-2005) has been suppressed from output.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jan 17 13:33:21 2023
#
#WARNING (EMS-42) Message (NRDB-2077) has been suppressed from output.
#WARNING (EMS-42) Message (NRDB-2078) has been suppressed from output.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 5943 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 841.85 (MB), peak = 984.88 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Tue Jan 17 13:33:24 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.99 (MB)
#Total memory = 842.17 (MB)
#Peak memory = 984.88 (MB)
#
#
#Start global routing on Tue Jan 17 13:33:24 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan 17 13:33:24 2023
#
#Start routing resource analysis on Tue Jan 17 13:33:24 2023
#
#Routing resource analysis is done on Tue Jan 17 13:33:24 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521    85.60%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084    21.40%
#
#  183 nets (3.08%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 13:33:24 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.74 (MB), peak = 984.88 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.77 (MB), peak = 984.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.15 (MB), peak = 984.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.30 (MB), peak = 984.88 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.53 (MB), peak = 984.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2119 (skipped).
#Total number of selected nets for routing = 183.
#Total number of unselected nets (but routable) for routing = 3643 (skipped).
#Total number of nets in the design = 5945.
#
#3643 skipped nets do not have any wires.
#183 routable nets have only global wires.
#183 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                183               0  
#------------------------------------------------
#        Total                183               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                183            3643  
#------------------------------------------------
#        Total                183            3643  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        2(0.28%)   (0.28%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.09% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 16461 um.
#Total half perimeter of net bounding box = 13909 um.
#Total wire length on LAYER METAL1 = 84 um.
#Total wire length on LAYER METAL2 = 2353 um.
#Total wire length on LAYER METAL3 = 9727 um.
#Total wire length on LAYER METAL4 = 4297 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 1790
#Up-Via Summary (total 1790):
#           
#-----------------------
# METAL1            822
# METAL2            616
# METAL3            352
#-----------------------
#                  1790 
#
#Total number of involved priority nets 183
#Maximum src to sink distance for priority net 365.2
#Average of max src_to_sink distance for priority net 80.5
#Average of ave src_to_sink distance for priority net 66.5
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.44 (MB)
#Total memory = 845.61 (MB)
#Peak memory = 984.88 (MB)
#
#Finished global routing on Tue Jan 17 13:33:24 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.17 (MB), peak = 984.88 (MB)
#Start Track Assignment.
#Done with 411 horizontal wires in 1 hboxes and 456 vertical wires in 1 hboxes.
#Done with 58 horizontal wires in 1 hboxes and 29 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 17240 um.
#Total half perimeter of net bounding box = 13909 um.
#Total wire length on LAYER METAL1 = 733 um.
#Total wire length on LAYER METAL2 = 2314 um.
#Total wire length on LAYER METAL3 = 9853 um.
#Total wire length on LAYER METAL4 = 4339 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 1790
#Up-Via Summary (total 1790):
#           
#-----------------------
# METAL1            822
# METAL2            616
# METAL3            352
#-----------------------
#                  1790 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.62 (MB), peak = 984.88 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 17.68 (MB)
#Total memory = 846.83 (MB)
#Peak memory = 984.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 72.2% required routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 895.94 (MB), peak = 984.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.01 (MB), peak = 984.88 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.14 (MB), peak = 984.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 17122 um.
#Total half perimeter of net bounding box = 13909 um.
#Total wire length on LAYER METAL1 = 21 um.
#Total wire length on LAYER METAL2 = 799 um.
#Total wire length on LAYER METAL3 = 10207 um.
#Total wire length on LAYER METAL4 = 6095 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2491
#Up-Via Summary (total 2491):
#           
#-----------------------
# METAL1            824
# METAL2            818
# METAL3            849
#-----------------------
#                  2491 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.81 (MB)
#Total memory = 851.65 (MB)
#Peak memory = 984.88 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.81 (MB)
#Total memory = 851.65 (MB)
#Peak memory = 984.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 31.19 (MB)
#Total memory = 859.38 (MB)
#Peak memory = 984.88 (MB)
#Number of warnings = 3
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 13:33:26 2023
#
% End globalDetailRoute (date=01/17 13:33:26, total cpu=0:00:05.9, real=0:00:06.0, peak res=859.5M, current mem=859.5M)
        NanoRoute done. (took cpu=0:00:05.9 real=0:00:05.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 183 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          120
        50.000     100.000           21
       100.000     150.000           19
       150.000     200.000           10
       200.000     250.000           12
       250.000     300.000            0
       300.000     350.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          76
        0.000      20.000          87
       20.000      40.000           9
       40.000      60.000           4
       60.000      80.000           4
       80.000     100.000           1
      100.000     120.000           0
      120.000     140.000           1
      140.000     160.000           0
      160.000     180.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_293 (2 terminals)
    Guided length:  max path =   181.440um, total =   181.440um
    Routed length:  max path =   325.360um, total =   326.035um
    Deviation:      max path =    79.321%,  total =    79.693%

    Net CTS_312 (2 terminals)
    Guided length:  max path =   236.880um, total =   236.880um
    Routed length:  max path =   351.680um, total =   353.705um
    Deviation:      max path =    48.463%,  total =    49.318%

    Net CTS_285 (2 terminals)
    Guided length:  max path =   223.440um, total =   223.440um
    Routed length:  max path =   320.880um, total =   322.230um
    Deviation:      max path =    43.609%,  total =    44.213%

    Net CTS_361 (2 terminals)
    Guided length:  max path =   199.360um, total =   199.360um
    Routed length:  max path =   270.480um, total =   271.155um
    Deviation:      max path =    35.674%,  total =    36.013%

    Net CTS_346 (2 terminals)
    Guided length:  max path =   174.720um, total =   174.720um
    Routed length:  max path =   234.640um, total =   235.990um
    Deviation:      max path =    34.295%,  total =    35.068%

    Net CTS_306 (2 terminals)
    Guided length:  max path =   222.880um, total =   222.880um
    Routed length:  max path =   284.480um, total =   285.155um
    Deviation:      max path =    27.638%,  total =    27.941%

    Net CTS_340 (2 terminals)
    Guided length:  max path =   123.760um, total =   123.760um
    Routed length:  max path =   146.160um, total =   146.835um
    Deviation:      max path =    18.100%,  total =    18.645%

    Net CTS_295 (3 terminals)
    Guided length:  max path =   117.600um, total =   199.920um
    Routed length:  max path =   117.040um, total =   223.225um
    Deviation:      max path =    -0.476%,  total =    11.657%

    Net CTS_288 (77 terminals)
    Guided length:  max path =   215.600um, total =   704.760um
    Routed length:  max path =   212.800um, total =   783.870um
    Deviation:      max path =    -1.299%,  total =    11.225%

    Net CTS_319 (2 terminals)
    Guided length:  max path =   150.640um, total =   150.640um
    Routed length:  max path =   165.200um, total =   166.550um
    Deviation:      max path =     9.665%,  total =    10.562%

Set FIXED routing status on 183 net(s)
Set FIXED placed status on 182 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=183, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5762 (unrouted=5762, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26289 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3859
[NR-eGR] Read numTotalNets=3826  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 3643 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3643 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 15.52% H + 0.42% V. EstWL: 1.152127e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       4( 0.52%)       0( 0.00%)       0( 0.00%)   ( 0.52%) 
[NR-eGR] Layer2      30( 0.44%)       4( 0.06%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3     442( 6.49%)     159( 2.34%)      15( 0.22%)   ( 9.05%) 
[NR-eGR] Layer4      13( 0.20%)       0( 0.00%)       0( 0.00%)   ( 0.20%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      489( 2.33%)     163( 0.78%)      15( 0.07%)   ( 3.18%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 8.21% H + 0.22% V
[NR-eGR] Overflow after earlyGlobalRoute 11.21% H + 0.26% V
Local HotSpot Analysis: normalized max congestion hotspot area = 51.00, normalized total congestion hotspot area = 54.00 (area is in unit of 4 std-cell row bins)
Starting area based congRepair.
Area based congRepair is working on 79.1% of the design.
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 54.00
Start repairing congestion with area based rollback level
Iteration  6: Total net bbox = 7.923e+04 (4.09e+04 3.83e+04)
              Est.  stn bbox = 1.065e+05 (5.70e+04 4.96e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1022.4M
Iteration  7: Total net bbox = 7.712e+04 (3.96e+04 3.75e+04)
              Est.  stn bbox = 1.043e+05 (5.55e+04 4.87e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1022.4M
Iteration  8: Total net bbox = 8.127e+04 (4.17e+04 3.96e+04)
              Est.  stn bbox = 1.086e+05 (5.77e+04 5.09e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1022.4M
Iteration  9: Total net bbox = 8.642e+04 (4.44e+04 4.20e+04)
              Est.  stn bbox = 1.139e+05 (6.05e+04 5.34e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1022.4M
Iteration 10: Total net bbox = 8.426e+04 (4.30e+04 4.13e+04)
              Est.  stn bbox = 1.115e+05 (5.90e+04 5.25e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1022.4M
Total net bbox length = 9.712e+04 (5.054e+04 4.657e+04) (ext = 6.201e+02)
Density distribution unevenness ratio = 10.975%
Move report: Detail placement moves 2864 insts, mean move: 1.96 um, max move: 15.85 um
	Max move on inst (FE_DBTC0_reset): (75.91, 270.34) --> (63.84, 266.56)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1022.4MB
Summary Report:
Instances move: 2864 (out of 3591 movable)
Instances flipped: 39
Mean displacement: 1.96 um
Max displacement: 15.85 um (Instance: FE_DBTC0_reset) (75.911, 270.337) -> (63.84, 266.56)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVD1BWP7T
Total net bbox length = 9.468e+04 (4.763e+04 4.706e+04) (ext = 6.219e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1022.4MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26289 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3859
[NR-eGR] Read numTotalNets=3826  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 3643 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3643 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 8.40% H + 0.64% V. EstWL: 1.171845e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       5( 0.46%)       0( 0.00%)       0( 0.00%)   ( 0.46%) 
[NR-eGR] Layer2      37( 0.54%)       4( 0.06%)       0( 0.00%)   ( 0.60%) 
[NR-eGR] Layer3     294( 4.32%)      38( 0.56%)       1( 0.01%)   ( 4.89%) 
[NR-eGR] Layer4      22( 0.34%)       0( 0.00%)       0( 0.00%)   ( 0.34%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      358( 1.68%)      42( 0.20%)       1( 0.00%)   ( 1.89%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 3.77% H + 0.28% V
[NR-eGR] Overflow after earlyGlobalRoute 4.49% H + 0.32% V
Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 13.00 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 13.00
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.318445e+03um, number of vias: 13303
[NR-eGR] Layer2(METAL2)(V) length: 4.849880e+04um, number of vias: 10271
[NR-eGR] Layer3(METAL3)(H) length: 6.160084e+04um, number of vias: 2424
[NR-eGR] Layer4(METAL4)(V) length: 2.207100e+04um, number of vias: 0
[NR-eGR] Total length: 1.394891e+05um, number of vias: 25998
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:04.8, real=0:00:05.0)
    Congestion Repair done. (took cpu=0:00:04.9 real=0:00:05.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=183, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5762 (unrouted=2119, trialRouted=3643, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:11.0 real=0:00:11.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
    cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.873pF, leaf=1.503pF, total=2.376pF
    wire lengths     : top=0.000um, trunk=6323.520um, leaf=10798.480um, total=17122.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.065ns max=0.532ns {9 <= 0.113ns, 19 <= 0.226ns, 16 <= 0.338ns, 7 <= 0.451ns, 2 <= 0.564ns}
    Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.113ns min=0.069ns max=0.529ns {8 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 76 <= 0.451ns, 5 <= 0.564ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
     Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group after routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
  Skew group summary after routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
  Clock network insertion delays are now [0.851ns, 1.138ns] average 0.983ns std.dev 0.042ns
  CCOpt::Phase::Routing done. (took cpu=0:00:11.2 real=0:00:11.4)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 183, tested: 183, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
      cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.873pF, leaf=1.503pF, total=2.376pF
      wire lengths     : top=0.000um, trunk=6323.520um, leaf=10798.480um, total=17122.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.065ns max=0.532ns {9 <= 0.113ns, 19 <= 0.226ns, 16 <= 0.338ns, 7 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.113ns min=0.069ns max=0.529ns {8 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 76 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
       Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
    Clock network insertion delays are now [0.851ns, 1.138ns] average 0.983ns std.dev 0.042ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 90 fraglets and 92 vertices; 475 variables and 1591 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 183, tested: 183, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
      cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.873pF, leaf=1.503pF, total=2.376pF
      wire lengths     : top=0.000um, trunk=6323.520um, leaf=10798.480um, total=17122.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.065ns max=0.532ns {9 <= 0.113ns, 19 <= 0.226ns, 16 <= 0.338ns, 7 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.113ns min=0.069ns max=0.529ns {8 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 76 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
       Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
    Clock network insertion delays are now [0.851ns, 1.138ns] average 0.983ns std.dev 0.042ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 183, nets tested: 183, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=794.662um^2, i=182.202um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2094.221um^2
      cell capacitance : b=0.339pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.700pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.873pF, leaf=1.503pF, total=2.376pF
      wire lengths     : top=0.000um, trunk=6323.520um, leaf=10798.480um, total=17122.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.564ns count=53 avg=0.236ns sd=0.109ns min=0.065ns max=0.532ns {9 <= 0.113ns, 19 <= 0.226ns, 16 <= 0.338ns, 7 <= 0.451ns, 2 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.313ns sd=0.113ns min=0.069ns max=0.529ns {8 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 76 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD12BWP7T: 2 CKBD10BWP7T: 2 CKBD8BWP7T: 1 CKBD6BWP7T: 3 CKBD4BWP7T: 1 CKBD3BWP7T: 1 CKBD2BWP7T: 14 CKBD1BWP7T: 1 CKBD0BWP7T: 29 
       Invs: CKND2BWP7T: 2 CKND1BWP7T: 4 CKND0BWP7T: 21 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.851, max=1.138, avg=0.983, sd=0.042], skew [0.287 vs 0.214*, 97.8% {0.851, 1.065}] (wid=0.056 ws=0.049) (gid=1.122 gs=0.312)
    Clock network insertion delays are now [0.851ns, 1.138ns] average 0.983ns std.dev 0.042ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 11 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized             Downsized            Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------------
    top                0                   0                   0                    0                    0 (0.0%)            0 (0.0%)
    trunk              5 (35.7%)           2 (20.0%)           1 (100.0%)           0                    3 (27.3%)           2 (66.7%)
    leaf               9 (64.3%)           8 (80.0%)           0                    0                    8 (72.7%)           1 (33.3%)
    ----------------------------------------------------------------------------------------------------------------------------------
    Total             14 (100%)           10 (100%)            1 (100%)      -                          11 (100%)            3 (100%)
    ----------------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 10, Downsized: 1, Sized but same area: 0, Unchanged: 3, Area change: 54.880um^2 (2.621%)
    Max. move: 5.163um(CTS_cex_INV_CLOCK_NODE_UID_A3ff1 {Ccopt::ClockTree::ClockDriver at 0x7fed52938ae8, uid:A3ff1, a cex CKND0BWP7T at (86.800,290.080) in powerdomain auto-default in usermodule module pixel in clock tree clk} and 10 others), Min. move: 0.000um, Avg. move: 0.928um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
      cell areas       : b=805.638um^2, i=226.106um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2149.101um^2
      cell capacitance : b=0.344pF, i=0.165pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
      sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.873pF, leaf=1.503pF, total=2.376pF
      wire lengths     : top=0.000um, trunk=6323.520um, leaf=10798.480um, total=17122.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.564ns count=53 avg=0.243ns sd=0.114ns min=0.066ns max=0.532ns {8 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 5 <= 0.451ns, 4 <= 0.564ns}
      Leaf  : target=0.564ns count=130 avg=0.302ns sd=0.121ns min=0.065ns max=0.529ns {13 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 71 <= 0.451ns, 5 <= 0.564ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 4 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 15 CKBD1BWP7T: 1 CKBD0BWP7T: 26 
       Invs: CKND8BWP7T: 1 CKND4BWP7T: 1 CKND3BWP7T: 2 CKND2BWP7T: 3 CKND1BWP7T: 3 CKND0BWP7T: 17 
     Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/timing_constrain: insertion delay [min=0.903, max=1.128, avg=1.032, sd=0.041], skew [0.225 vs 0.214*, 98.3% {0.903, 1.117}] (wid=0.056 ws=0.049) (gid=1.115 gs=0.252)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/timing_constrain: insertion delay [min=0.903, max=1.128, avg=1.032, sd=0.041], skew [0.225 vs 0.214*, 98.3% {0.903, 1.117}] (wid=0.056 ws=0.049) (gid=1.115 gs=0.252)
    Clock network insertion delays are now [0.903ns, 1.128ns] average 1.032ns std.dev 0.041ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
Total net bbox length = 9.468e+04 (4.761e+04 4.706e+04) (ext = 6.213e+02)
Density distribution unevenness ratio = 10.989%
Move report: Detail placement moves 3 insts, mean move: 2.05 um, max move: 3.92 um
	Max move on inst (gl_ram_g9135): (108.64, 286.16) --> (108.64, 282.24)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1082.7MB
Summary Report:
Instances move: 3 (out of 3773 movable)
Instances flipped: 0
Mean displacement: 2.05 um
Max displacement: 3.92 um (Instance: gl_ram_g9135) (108.64, 286.16) -> (108.64, 282.24)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: NR2D0BWP7T
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.468e+04 (4.761e+04 4.707e+04) (ext = 6.213e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1082.7MB
    Moved 0 and flipped 0 of 644 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Set dirty flag on 22 insts, 38 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning done.
Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=183, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5762 (unrouted=2119, trialRouted=3643, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         54      805.638       0.344
  Inverters                       27      226.106       0.165
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                    101     1117.357       0.256
  All                            182     2149.101       0.765
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      6323.520
  Leaf      10798.480
  Total     17122.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.764    0.873    1.637
  Leaf     1.391    1.503    2.894
  Total    2.155    2.376    4.531
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   462     1.391     0.003       0.000      0.003    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.564       53      0.243       0.114      0.066    0.532    {8 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 5 <= 0.451ns, 4 <= 0.564ns}           -
  Leaf        0.564      130      0.302       0.121      0.065    0.529    {13 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 71 <= 0.451ns, 5 <= 0.564ns}         -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  CKBD12BWP7T     buffer         3       144.883
  CKBD8BWP7T      buffer         1        35.123
  CKBD6BWP7T      buffer         4       114.150
  CKBD4BWP7T      buffer         3        59.270
  CKBD3BWP7T      buffer         1        17.562
  CKBD2BWP7T      buffer        15       197.568
  CKBD1BWP7T      buffer         1         8.781
  CKBD0BWP7T      buffer        26       228.301
  CKND8BWP7T      inverter       1        26.342
  CKND4BWP7T      inverter       1        15.366
  CKND3BWP7T      inverter       2        26.342
  CKND2BWP7T      inverter       3        26.342
  CKND1BWP7T      inverter       3        19.757
  CKND0BWP7T      inverter      17       111.955
  AOI21D2BWP7T    logic          1        19.757
  ND3D0BWP7T      logic        100      1097.600
  -----------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/timing_constrain    0.903     1.128     0.225    0.214*           0.049           0.024           1.032        0.041     98.3% {0.903, 1.117}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/timing_constrain    0.903     1.128     0.225    0.214*           0.049           0.024           1.032        0.041     98.3% {0.903, 1.117}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------
  Half-corner      Skew Group              Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------
  wc:setup.late    clk/timing_constrain    Min        0.903    gl_gr_lg_le_new_count_e_reg[7]/EN
  wc:setup.late    clk/timing_constrain    Max        1.128    gl_ram_ram_reg[72][2]/EN
  ----------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.903ns, 1.128ns] average 1.032ns std.dev 0.041ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1103.77)
Total number of fetched objects 3997
Total number of fetched objects 3997
End delay calculation. (MEM=1179.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1179.16 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 1.09227
	 Executing: set_clock_latency -source -early -max -rise -1.09227 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 1.09227
	 Executing: set_clock_latency -source -late -max -rise -1.09227 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 1.11147
	 Executing: set_clock_latency -source -early -max -fall -1.11147 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 1.11147
	 Executing: set_clock_latency -source -late -max -fall -1.11147 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.543602
	 Executing: set_clock_latency -source -early -min -rise -0.543602 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.543602
	 Executing: set_clock_latency -source -late -min -rise -0.543602 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.537217
	 Executing: set_clock_latency -source -early -min -fall -0.537217 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.537217
	 Executing: set_clock_latency -source -late -min -fall -0.537217 [get_pins clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
  cell areas       : b=805.638um^2, i=226.106um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2149.101um^2
  cell capacitance : b=0.344pF, i=0.165pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
  sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=0.873pF, leaf=1.503pF, total=2.376pF
  wire lengths     : top=0.000um, trunk=6323.520um, leaf=10798.480um, total=17122.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.564ns count=53 avg=0.243ns sd=0.114ns min=0.066ns max=0.532ns {8 <= 0.113ns, 19 <= 0.226ns, 17 <= 0.338ns, 5 <= 0.451ns, 4 <= 0.564ns}
  Leaf  : target=0.564ns count=130 avg=0.302ns sd=0.121ns min=0.065ns max=0.529ns {13 <= 0.113ns, 28 <= 0.226ns, 13 <= 0.338ns, 71 <= 0.451ns, 5 <= 0.564ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 4 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 15 CKBD1BWP7T: 1 CKBD0BWP7T: 26 
   Invs: CKND8BWP7T: 1 CKND4BWP7T: 1 CKND3BWP7T: 2 CKND2BWP7T: 3 CKND1BWP7T: 3 CKND0BWP7T: 17 
 Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
Primary reporting skew group after update timingGraph:
  skew_group clk/timing_constrain: insertion delay [min=0.903, max=1.128, avg=1.032, sd=0.041], skew [0.225 vs 0.214*, 98.3% {0.903, 1.117}] (wid=0.056 ws=0.049) (gid=1.115 gs=0.252)
Skew group summary after update timingGraph:
  skew_group clk/timing_constrain: insertion delay [min=0.903, max=1.128, avg=1.032, sd=0.041], skew [0.225 vs 0.214*, 98.3% {0.903, 1.117}] (wid=0.056 ws=0.049) (gid=1.115 gs=0.252)
Clock network insertion delays are now [0.903ns, 1.128ns] average 1.032ns std.dev 0.041ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
Runtime done. (took cpu=0:00:24.3 real=0:00:24.5)
Runtime Summary
===============
Clock Runtime:  (47%) Core CTS          11.59 (Init 3.38, Construction 4.21, Implementation 1.92, eGRPC 0.99, PostConditioning 0.74, Other 0.35)
Clock Runtime:  (31%) CTS services       7.66 (RefinePlace 0.53, EarlyGlobalClock 0.40, NanoRoute 5.86, ExtractRC 0.15, TimingAnalysis 0.72)
Clock Runtime:  (21%) Other CTS          5.22 (Init 0.18, CongRepair 5.05)
Clock Runtime: (100%) Total             24.47

Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 885.5M, totSessionCpu=0:04:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1041.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1039.77)
Total number of fetched objects 3997
End delay calculation. (MEM=1113.14 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1113.14 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:04:06 mem=1113.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.038  | -2.038  | 18.015  |  9.752  |
|           TNS (ns):|-542.453 |-542.453 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.485   |     16 (16)      |
|   max_tran     |    18 (1817)     |  -15.388   |    22 (1830)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.274%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 893.8M, totSessionCpu=0:04:06 **
** INFO : this run is activating low effort ccoptDesign flow
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 1049.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1049.9M) ***
*** Starting optimizing excluded clock nets MEM= 1049.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1049.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    41|  2883|   -15.87|    42|    42|    -0.50|     0|     0|     0|     0|    -1.64|  -466.46|       0|       0|       0|  62.27|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.64|  -466.16|      29|       3|      32|  62.92| 0:00:03.0|  1330.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.64|  -466.16|       0|       0|       0|  62.92| 0:00:00.0|  1330.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:03.0 mem=1330.7M) ***

Total net bbox length = 9.833e+04 (4.916e+04 4.918e+04) (ext = 5.312e+02)
Density distribution unevenness ratio = 11.650%
Density distribution unevenness ratio = 11.059%
Move report: Detail placement moves 139 insts, mean move: 2.03 um, max move: 6.16 um
	Max move on inst (FE_OFC19_gl_rom_n_16): (150.64, 86.24) --> (152.88, 82.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1346.7MB
Summary Report:
Instances move: 139 (out of 3623 movable)
Instances flipped: 0
Mean displacement: 2.03 um
Max displacement: 6.16 um (Instance: FE_OFC19_gl_rom_n_16) (150.64, 86.24) -> (152.88, 82.32)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: CKND2BWP7T
Total net bbox length = 9.842e+04 (4.922e+04 4.920e+04) (ext = 5.396e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1346.7MB
*** maximum move = 6.16 um ***
*** Finished re-routing un-routed nets (1346.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1346.7M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=1089.6M)                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.644  | -1.644  | 26.196  |  9.921  |
|           TNS (ns):|-463.899 |-463.899 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      4 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.921%
Routing Overflow: 4.49% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 942.4M, totSessionCpu=0:04:16 **

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.643 TNS Slack -463.901 Density 62.92
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.643|   -1.643|-463.901| -463.901|    62.92%|   0:00:00.0| 1239.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
|  -1.612|   -1.612|-461.668| -461.668|    62.92%|   0:00:01.0| 1276.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
|  -1.610|   -1.610|-459.311| -459.311|    62.97%|   0:00:02.0| 1276.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
|  -1.599|   -1.599|-458.704| -458.704|    62.97%|   0:00:00.0| 1276.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
|  -1.593|   -1.593|-458.261| -458.261|    62.98%|   0:00:01.0| 1276.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
|  -1.593|   -1.593|-458.261| -458.261|    63.01%|   0:00:01.0| 1276.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
|  -1.593|   -1.593|-458.261| -458.261|    63.02%|   0:00:00.0| 1276.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[80][0]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:05.0 mem=1276.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:05.0 mem=1276.1M) ***
** GigaOpt Optimizer WNS Slack -1.593 TNS Slack -458.261 Density 63.02
Total net bbox length = 9.846e+04 (4.925e+04 4.921e+04) (ext = 5.396e+02)
Density distribution unevenness ratio = 11.523%
Density distribution unevenness ratio = 10.993%
Move report: Detail placement moves 39 insts, mean move: 3.59 um, max move: 11.76 um
	Max move on inst (gl_ram_ram_reg[62][0]): (288.96, 141.12) --> (288.96, 152.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1276.1MB
Summary Report:
Instances move: 39 (out of 3630 movable)
Instances flipped: 0
Mean displacement: 3.59 um
Max displacement: 11.76 um (Instance: gl_ram_ram_reg[62][0]) (288.96, 141.12) -> (288.96, 152.88)
	Length: 14 sites, height: 1 rows, site name: core7T, cell type: LNQD1BWP7T
Total net bbox length = 9.856e+04 (4.929e+04 4.927e+04) (ext = 5.396e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1276.1MB
*** maximum move = 11.76 um ***
*** Finished re-routing un-routed nets (1276.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1276.1M) ***
** GigaOpt Optimizer WNS Slack -1.576 TNS Slack -456.602 Density 63.02

*** Finish post-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1276.1M) ***

End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.576 TNS Slack -456.602 Density 63.02
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.576|   -1.576|-456.602| -456.602|    63.02%|   0:00:00.0| 1251.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[5][0]/D              |
|  -1.565|   -1.565|-454.527| -454.527|    63.19%|   0:00:07.0| 1277.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.559|   -1.559|-452.482| -452.482|    63.25%|   0:00:05.0| 1296.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[97][2]/D             |
|  -1.556|   -1.556|-450.928| -450.928|    63.29%|   0:00:03.0| 1296.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.554|   -1.554|-450.826| -450.826|    63.36%|   0:00:02.0| 1296.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[97][2]/D             |
|  -1.558|   -1.558|-449.892| -449.892|    63.38%|   0:00:01.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.543|   -1.543|-448.576| -448.576|    63.43%|   0:00:00.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[97][0]/D             |
|  -1.543|   -1.543|-446.620| -446.620|    63.45%|   0:00:06.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.538|   -1.538|-445.492| -445.492|    63.55%|   0:00:05.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.536|   -1.536|-445.385| -445.385|    63.60%|   0:00:01.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.536|   -1.536|-445.252| -445.252|    63.66%|   0:00:02.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.536|   -1.536|-445.252| -445.252|    63.69%|   0:00:00.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.530|   -1.530|-444.750| -444.750|    63.75%|   0:00:01.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.529|   -1.529|-444.570| -444.570|    63.78%|   0:00:04.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.529|   -1.529|-444.266| -444.266|    63.82%|   0:00:02.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.526|   -1.526|-443.715| -443.715|    63.92%|   0:00:02.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.525|   -1.525|-443.516| -443.516|    63.99%|   0:00:05.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.525|   -1.525|-443.489| -443.489|    64.05%|   0:00:01.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.525|   -1.525|-443.471| -443.471|    64.06%|   0:00:01.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4101
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
Design Initial Hold Timing WNS  -14.287  TNS -1404.419 VIO 100

_______________________________________________________________________
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.525|   -1.525|-443.516| -443.516|    64.12%|   0:00:06.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.525|   -1.525|-443.516| -443.516|    64.12%|   0:00:02.0| 1315.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.8 real=0:00:56.0 mem=1315.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.8 real=0:00:56.0 mem=1315.6M) ***
** GigaOpt Optimizer WNS Slack -1.525 TNS Slack -443.516 Density 64.12
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack -1.525  TNS Slack -443.516 Density 64.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.12%|        -|  -1.525|-443.516|   0:00:00.0| 1315.6M|
|    63.50%|       70|  -1.525|-443.481|   0:00:00.0| 1315.6M|
|    63.44%|        7|  -1.525|-443.481|   0:00:00.0| 1315.6M|
|    63.14%|      103|  -1.526|-443.727|   0:00:02.0| 1315.6M|
|    63.13%|        4|  -1.526|-443.754|   0:00:00.0| 1315.6M|
|    63.13%|        0|  -1.526|-443.754|   0:00:00.0| 1315.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.526  TNS Slack -443.754 Density 63.13
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1277.27M, totSessionCpu=0:05:33).
Total net bbox length = 9.967e+04 (4.990e+04 4.977e+04) (ext = 5.412e+02)
Density distribution unevenness ratio = 11.369%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1277.3MB
Density distribution unevenness ratio = 10.845%
Move report: Detail placement moves 358 insts, mean move: 2.91 um, max move: 12.32 um
	Max move on inst (gl_ram_ram_reg[24][0]): (251.44, 117.60) --> (243.04, 113.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1277.3MB
Summary Report:
Instances move: 358 (out of 3662 movable)
Instances flipped: 0
Mean displacement: 2.91 um
Max displacement: 12.32 um (Instance: gl_ram_ram_reg[24][0]) (251.44, 117.6) -> (243.04, 113.68)
	Length: 14 sites, height: 1 rows, site name: core7T, cell type: LNQD1BWP7T
Total net bbox length = 1.003e+05 (5.032e+04 5.000e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1277.3MB
*** maximum move = 12.32 um ***
*** Finished re-routing un-routed nets (1277.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1277.3M) ***
** GigaOpt Optimizer WNS Slack -1.526 TNS Slack -443.044 Density 63.81
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.526|   -1.526|-443.044| -443.044|    63.81%|   0:00:00.0| 1277.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.523|   -1.523|-441.816| -441.816|    63.88%|   0:00:08.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.518|   -1.518|-441.574| -441.574|    63.92%|   0:00:04.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.518|   -1.518|-441.543| -441.543|    63.93%|   0:00:02.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.518|   -1.518|-441.125| -441.125|    63.98%|   0:00:01.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.518|   -1.518|-441.033| -441.033|    63.97%|   0:00:05.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.518|   -1.518|-441.001| -441.001|    63.99%|   0:00:01.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.518|   -1.518|-441.008| -441.008|    64.01%|   0:00:02.0| 1296.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:23.0 mem=1296.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:23.0 mem=1296.3M) ***
** GigaOpt Optimizer WNS Slack -1.518 TNS Slack -441.008 Density 64.01
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack -1.518  TNS Slack -441.008 Density 64.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.01%|        -|  -1.518|-441.008|   0:00:00.0| 1296.3M|
|    63.96%|        5|  -1.518|-441.008|   0:00:00.0| 1296.3M|
|    63.96%|        0|  -1.518|-441.008|   0:00:00.0| 1296.3M|
|    63.93%|       47|  -1.518|-441.004|   0:00:01.0| 1296.3M|
|    63.93%|        0|  -1.518|-441.004|   0:00:00.0| 1296.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.518  TNS Slack -441.004 Density 63.93
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1281.09M, totSessionCpu=0:05:58).
Total net bbox length = 1.004e+05 (5.035e+04 5.005e+04) (ext = 5.412e+02)
Density distribution unevenness ratio = 11.237%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1281.1MB
Density distribution unevenness ratio = 10.729%
Move report: Detail placement moves 68 insts, mean move: 4.06 um, max move: 12.88 um
	Max move on inst (FE_OCPC171_gl_ram_ram_28_0): (250.32, 141.12) --> (259.28, 137.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1281.1MB
Summary Report:
Instances move: 68 (out of 3664 movable)
Instances flipped: 101
Mean displacement: 4.06 um
Max displacement: 12.88 um (Instance: FE_OCPC171_gl_ram_ram_28_0) (250.32, 141.12) -> (259.28, 137.2)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: BUFFD0BWP7T
Total net bbox length = 1.006e+05 (5.041e+04 5.016e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1281.1MB
*** maximum move = 12.88 um ***
*** Finished re-routing un-routed nets (1281.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1281.1M) ***
** GigaOpt Optimizer WNS Slack -1.518 TNS Slack -440.494 Density 63.94

*** Finish post-CTS Setup Fixing (cpu=0:01:24 real=0:01:24 mem=1281.1M) ***

End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.518 TNS Slack -440.494 Density 63.94
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.518|   -1.518|-440.494| -440.494|    63.94%|   0:00:00.0| 1272.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.518|   -1.518|-440.494| -440.494|    63.94%|   0:00:16.0| 1297.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.1 real=0:00:16.0 mem=1297.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.1 real=0:00:16.0 mem=1297.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:16.2 real=0:00:16.0 mem=1297.6M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack -1.518  TNS Slack -440.494 Density 63.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.94%|        -|  -1.518|-440.494|   0:00:00.0| 1255.7M|
|    63.94%|        0|  -1.518|-440.494|   0:00:01.0| 1257.5M|
|    63.94%|        0|  -1.518|-440.494|   0:00:00.0| 1257.5M|
|    63.93%|        1|  -1.518|-440.494|   0:00:00.0| 1257.5M|
|    63.93%|        0|  -1.518|-440.494|   0:00:00.0| 1257.5M|
|    63.93%|       41|  -1.518|-440.494|   0:00:00.0| 1257.5M|
|    63.93%|        0|  -1.518|-440.494|   0:00:00.0| 1257.5M|
|    63.93%|        0|  -1.518|-440.494|   0:00:00.0| 1257.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.518  TNS Slack -440.494 Density 63.93
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
Total net bbox length = 1.006e+05 (5.040e+04 5.016e+04) (ext = 5.412e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1273.5MB
Summary Report:
Instances move: 0 (out of 3663 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.006e+05 (5.040e+04 5.016e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1273.5MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1273.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1273.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1123.93M, totSessionCpu=0:06:23).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26602 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3882
[NR-eGR] Read numTotalNets=3898  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3715 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3715 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 9.01% H + 0.63% V. EstWL: 1.196188e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       4( 0.38%)       0( 0.00%)       0( 0.00%)   ( 0.38%) 
[NR-eGR] Layer2      30( 0.44%)       4( 0.06%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3     304( 4.47%)      42( 0.62%)       2( 0.03%)   ( 5.11%) 
[NR-eGR] Layer4      14( 0.21%)       0( 0.00%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      352( 1.66%)      46( 0.22%)       2( 0.01%)   ( 1.88%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.02% H + 0.23% V
[NR-eGR] Overflow after earlyGlobalRoute 4.89% H + 0.29% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.576724e+03um, number of vias: 13462
[NR-eGR] Layer2(METAL2)(V) length: 4.914868e+04um, number of vias: 10430
[NR-eGR] Layer3(METAL3)(H) length: 6.276200e+04um, number of vias: 2465
[NR-eGR] Layer4(METAL4)(V) length: 2.266712e+04um, number of vias: 0
[NR-eGR] Total length: 1.421545e+05um, number of vias: 26357
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1105.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         21.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 21.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1158.95)
Total number of fetched objects 4060
End delay calculation. (MEM=1194.22 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1194.22 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    23|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.53|  -443.84|       0|       0|       0|  63.93|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.53|  -443.84|       0|       0|       1|  63.93| 0:00:00.0|  1270.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.53|  -443.84|       0|       0|       0|  63.93| 0:00:00.0|  1270.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1270.5M) ***

Total net bbox length = 1.006e+05 (5.040e+04 5.016e+04) (ext = 5.412e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1286.5MB
Summary Report:
Instances move: 0 (out of 3663 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.006e+05 (5.040e+04 5.016e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1286.5MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1286.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1286.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.518 -> -1.528 (bump = 0.01)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.528 TNS Slack -443.840 Density 63.93
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.528|   -1.528|-443.840| -443.840|    63.93%|   0:00:00.0| 1305.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.528|   -1.528|-443.840| -443.840|    63.94%|   0:00:05.0| 1324.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=1324.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:05.0 mem=1324.7M) ***
** GigaOpt Optimizer WNS Slack -1.528 TNS Slack -443.840 Density 63.94
Total net bbox length = 1.007e+05 (5.045e+04 5.021e+04) (ext = 5.412e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1324.7MB
Summary Report:
Instances move: 0 (out of 3674 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.007e+05 (5.045e+04 5.021e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1324.7MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1324.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1324.7M) ***
** GigaOpt Optimizer WNS Slack -1.528 TNS Slack -443.818 Density 64.03

*** Finish post-CTS Setup Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=1324.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.518 -> -1.528 (bump = 0.01)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -440.395 -> -443.719
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.528 TNS Slack -443.818 Density 64.03
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.528|   -1.528|-443.818| -443.818|    64.03%|   0:00:00.0| 1324.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.528|   -1.528|-443.818| -443.818|    64.03%|   0:00:09.0| 1324.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:09.0 mem=1324.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:09.0 mem=1324.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:08.6 real=0:00:09.0 mem=1324.7M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 1.202%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.528 TNS Slack -443.818 Density 64.03
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.528|   -1.528|-443.818| -443.818|    64.03%|   0:00:00.0| 1324.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.528|   -1.528|-443.818| -443.818|    64.03%|   0:00:00.0| 1324.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1324.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1324.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1324.7M) ***

End: GigaOpt Optimization in post-eco TNS mode
**INFO : Latch borrow mode reset to max_borrow

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26657 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3882
[NR-eGR] Read numTotalNets=3909  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3726 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3726 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 9.01% H + 0.71% V. EstWL: 1.196698e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       4( 0.38%)       0( 0.00%)       0( 0.00%)   ( 0.38%) 
[NR-eGR] Layer2      33( 0.48%)       4( 0.06%)       0( 0.00%)   ( 0.54%) 
[NR-eGR] Layer3     310( 4.55%)      42( 0.62%)       2( 0.03%)   ( 5.20%) 
[NR-eGR] Layer4      15( 0.23%)       0( 0.00%)       0( 0.00%)   ( 0.23%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      362( 1.71%)      46( 0.22%)       2( 0.01%)   ( 1.93%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.08% H + 0.28% V
[NR-eGR] Overflow after earlyGlobalRoute 4.97% H + 0.34% V
[NR-eGR] End Peak syMemory usage = 1108.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         21.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 21.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1108.88)
Total number of fetched objects 4071
End delay calculation. (MEM=1182.31 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1182.31 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:59 mem=1182.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:54, real = 0:02:54, mem = 955.9M, totSessionCpu=0:06:59 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.735  | -1.735  | 25.969  | 10.095  |
|           TNS (ns):|-475.352 |-475.352 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.033%
Routing Overflow: 4.97% H and 0.34% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:55, real = 0:02:55, mem = 956.0M, totSessionCpu=0:06:59 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
WARNING   TA-146               5  A combinational timing loop(s) was found...
*** Message Summary: 14 warning(s), 0 error(s)

#% End ccopt_design (date=01/17 13:36:30, total cpu=0:03:21, real=0:03:21, peak res=1047.2M, current mem=956.0M)
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1090.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.735  | -1.735  | 25.969  | 10.095  |
|           TNS (ns):|-475.352 |-475.352 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.033%
Routing Overflow: 4.97% H and 0.34% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 1090.425781 Mbytes
<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1072.2M)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1076.23)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4071
End delay calculation. (MEM=1149.67 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1149.67 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:07:01 mem=1149.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -14.284 |  0.087  | -14.284 |  0.286  |
|           TNS (ns):| -1399.8 |  0.000  | -1399.8 |  0.000  |
|    Violating Paths:|   100   |    0    |   100   |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

Density: 64.033%
Routing Overflow: 4.97% H and 0.34% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.15 sec
Total Real time: 2.0 sec
Total Memory Usage: 1072.203125 Mbytes
<CMD> optDesign -postCTS -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 905.4M, totSessionCpu=0:07:03 **
**INFO: DRVs not fixed with -incr option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1086.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1084.25)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 4071
End delay calculation. (MEM=1157.68 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1157.68 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:07:05 mem=1157.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.735  | -1.735  | 25.969  | 10.095  |
|           TNS (ns):|-475.352 |-475.352 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.033%
Routing Overflow: 4.97% H and 0.34% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 916.0M, totSessionCpu=0:07:05 **
**INFO : Setting latch borrow mode to budget during optimization
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.528 TNS Slack -443.845 Density 64.03
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.528|   -1.528|-443.845| -443.845|    64.03%|   0:00:00.0| 1295.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[57][2]/D             |
|  -1.513|   -1.513|-442.436| -442.436|    64.08%|   0:00:07.0| 1321.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[60][1]/D             |
|  -1.511|   -1.511|-441.208| -441.208|    64.18%|   0:00:14.0| 1321.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.512|   -1.512|-440.975| -440.975|    64.25%|   0:00:01.0| 1321.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4089
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
Design Initial Hold Timing WNS  -14.284  TNS -1399.836 VIO 100

_______________________________________________________________________
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.512|   -1.512|-440.997| -440.997|    64.48%|   0:00:09.0| 1321.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.512|   -1.512|-440.997| -440.997|    64.49%|   0:00:00.0| 1321.0M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.2 real=0:00:31.0 mem=1321.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.2 real=0:00:31.0 mem=1321.0M) ***
** GigaOpt Optimizer WNS Slack -1.512 TNS Slack -440.997 Density 64.49
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack -1.512  TNS Slack -440.997 Density 64.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.49%|        -|  -1.512|-440.997|   0:00:00.0| 1321.0M|
|    64.26%|       26|  -1.512|-440.944|   0:00:01.0| 1321.0M|
|    64.25%|        1|  -1.512|-440.944|   0:00:00.0| 1321.0M|
|    64.23%|       47|  -1.512|-440.904|   0:00:00.0| 1321.0M|
|    64.23%|        1|  -1.512|-440.904|   0:00:00.0| 1321.0M|
|    64.23%|        0|  -1.512|-440.904|   0:00:00.0| 1321.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.512  TNS Slack -440.904 Density 64.23
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1289.08M, totSessionCpu=0:07:46).
Total net bbox length = 1.009e+05 (5.067e+04 5.027e+04) (ext = 5.412e+02)
Density distribution unevenness ratio = 11.246%
Density distribution unevenness ratio = 10.734%
Move report: Detail placement moves 180 insts, mean move: 2.18 um, max move: 12.32 um
	Max move on inst (gl_ram_g55939): (253.12, 156.80) --> (244.72, 152.88)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1290.1MB
Summary Report:
Instances move: 180 (out of 3670 movable)
Instances flipped: 0
Mean displacement: 2.18 um
Max displacement: 12.32 um (Instance: gl_ram_g55939) (253.12, 156.8) -> (244.72, 152.88)
	Length: 17 sites, height: 1 rows, site name: core7T, cell type: ND2D6BWP7T
Total net bbox length = 1.012e+05 (5.089e+04 5.033e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1290.1MB
*** maximum move = 12.32 um ***
*** Finished re-routing un-routed nets (1290.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1290.1M) ***
** GigaOpt Optimizer WNS Slack -1.512 TNS Slack -441.123 Density 64.34
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.512|   -1.512|-441.123| -441.123|    64.34%|   0:00:00.0| 1290.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.509|   -1.509|-440.809| -440.809|    64.34%|   0:00:15.0| 1328.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.509|   -1.509|-440.814| -440.814|    64.41%|   0:00:09.0| 1324.4M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.3 real=0:00:24.0 mem=1324.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.3 real=0:00:24.0 mem=1324.4M) ***
** GigaOpt Optimizer WNS Slack -1.509 TNS Slack -440.814 Density 64.41
Total net bbox length = 1.015e+05 (5.098e+04 5.051e+04) (ext = 5.412e+02)
Density distribution unevenness ratio = 11.139%
Density distribution unevenness ratio = 10.610%
Move report: Detail placement moves 14 insts, mean move: 4.32 um, max move: 9.52 um
	Max move on inst (FE_OCPC259_gl_ram_ram_9_0): (288.40, 188.16) --> (297.92, 188.16)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1324.4MB
Summary Report:
Instances move: 14 (out of 3675 movable)
Instances flipped: 34
Mean displacement: 4.32 um
Max displacement: 9.52 um (Instance: FE_OCPC259_gl_ram_ram_9_0) (288.4, 188.16) -> (297.92, 188.16)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: BUFFD0BWP7T
Total net bbox length = 1.015e+05 (5.101e+04 5.051e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1324.4MB
*** maximum move = 9.52 um ***
*** Finished re-routing un-routed nets (1324.4M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1324.4M) ***
** GigaOpt Optimizer WNS Slack -1.509 TNS Slack -440.768 Density 64.44

*** Finish post-CTS Setup Fixing (cpu=0:00:58.0 real=0:00:58.0 mem=1324.4M) ***

End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.509 TNS Slack -440.768 Density 64.44
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.509|   -1.509|-440.768| -440.768|    64.44%|   0:00:00.0| 1284.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
|  -1.509|   -1.509|-440.768| -440.768|    64.44%|   0:00:15.0| 1331.2M|  setup_wc|  reg2reg| gl_ram_ram_reg[7][0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.3 real=0:00:15.0 mem=1331.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.3 real=0:00:15.0 mem=1331.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:15.4 real=0:00:15.0 mem=1331.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack -1.509  TNS Slack -440.768 Density 64.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.44%|        -|  -1.509|-440.768|   0:00:00.0| 1271.9M|
|    64.44%|        0|  -1.509|-440.768|   0:00:00.0| 1271.9M|
|    64.44%|        0|  -1.509|-440.768|   0:00:00.0| 1271.9M|
|    64.39%|        6|  -1.509|-440.765|   0:00:00.0| 1271.9M|
|    64.39%|        0|  -1.509|-440.765|   0:00:00.0| 1271.9M|
|    64.37%|       45|  -1.509|-440.804|   0:00:01.0| 1271.9M|
|    64.37%|        0|  -1.509|-440.804|   0:00:00.0| 1271.9M|
|    64.37%|        0|  -1.509|-440.804|   0:00:00.0| 1271.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.509  TNS Slack -440.804 Density 64.37
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
Total net bbox length = 1.015e+05 (5.100e+04 5.050e+04) (ext = 5.412e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1287.9MB
Summary Report:
Instances move: 0 (out of 3669 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.015e+05 (5.100e+04 5.050e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1287.9MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1287.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1287.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1138.39M, totSessionCpu=0:08:35).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26642 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3882
[NR-eGR] Read numTotalNets=3904  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3721 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3721 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 9.24% H + 0.47% V. EstWL: 1.205086e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       4( 0.38%)       0( 0.00%)       0( 0.00%)   ( 0.38%) 
[NR-eGR] Layer2      38( 0.56%)       3( 0.04%)       0( 0.00%)   ( 0.60%) 
[NR-eGR] Layer3     320( 4.70%)      47( 0.69%)       2( 0.03%)   ( 5.42%) 
[NR-eGR] Layer4      14( 0.21%)       0( 0.00%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      376( 1.77%)      50( 0.24%)       2( 0.01%)   ( 2.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.30% H + 0.25% V
[NR-eGR] Overflow after earlyGlobalRoute 5.23% H + 0.28% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.533885e+03um, number of vias: 13465
[NR-eGR] Layer2(METAL2)(V) length: 4.964232e+04um, number of vias: 10517
[NR-eGR] Layer3(METAL3)(H) length: 6.332871e+04um, number of vias: 2480
[NR-eGR] Layer4(METAL4)(V) length: 2.261364e+04um, number of vias: 0
[NR-eGR] Total length: 1.431186e+05um, number of vias: 26462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1120.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         20.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 20.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1175.41)
Total number of fetched objects 4066
End delay calculation. (MEM=1208.69 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1208.69 CPU=0:00:00.6 REAL=0:00:00.0)
GigaOpt: Skipping postEco DRV optimization
GigaOpt: WNS changes after routing: -1.509 -> -1.516 (bump = 0.007)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -442.003 Density 64.37
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.516|   -1.516|-442.003| -442.003|    64.37%|   0:00:00.0| 1320.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][2]/D             |
|  -1.516|   -1.516|-441.730| -441.730|    64.38%|   0:00:08.0| 1322.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][2]/D             |
|  -1.516|   -1.516|-441.730| -441.730|    64.39%|   0:00:01.0| 1322.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:09.0 mem=1322.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:09.0 mem=1322.1M) ***
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -441.730 Density 64.39
Total net bbox length = 1.015e+05 (5.101e+04 5.052e+04) (ext = 5.412e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.1MB
Summary Report:
Instances move: 0 (out of 3676 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.015e+05 (5.101e+04 5.052e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1322.1MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1322.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1322.1M) ***
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -441.737 Density 64.45

*** Finish post-CTS Setup Fixing (cpu=0:00:09.4 real=0:00:09.0 mem=1322.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.509 -> -1.516 (bump = 0.007)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -440.650 -> -441.637
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
*info: 183 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.516 TNS Slack -441.737 Density 64.45
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.516|   -1.516|-441.737| -441.737|    64.45%|   0:00:00.0| 1322.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][2]/D             |
|  -1.516|   -1.516|-441.737| -441.737|    64.45%|   0:00:07.0| 1322.1M|  setup_wc|  reg2reg| gl_ram_ram_reg[42][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:07.0 mem=1322.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.5 real=0:00:08.0 mem=1322.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=1322.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.972%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
No multi-vt cells found. Aborting this optimization step
**INFO : Latch borrow mode reset to max_borrow

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=26678 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3882
[NR-eGR] Read numTotalNets=3911  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3728 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3728 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 9.11% H + 0.47% V. EstWL: 1.205361e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       3( 0.29%)       0( 0.00%)       0( 0.00%)   ( 0.29%) 
[NR-eGR] Layer2      40( 0.59%)       3( 0.04%)       0( 0.00%)   ( 0.63%) 
[NR-eGR] Layer3     320( 4.70%)      44( 0.65%)       2( 0.03%)   ( 5.38%) 
[NR-eGR] Layer4      14( 0.21%)       0( 0.00%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      377( 1.78%)      47( 0.22%)       2( 0.01%)   ( 2.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.27% H + 0.26% V
[NR-eGR] Overflow after earlyGlobalRoute 5.15% H + 0.29% V
[NR-eGR] End Peak syMemory usage = 1120.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          5.00 |         18.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 5.00, normalized total congestion hotspot area = 18.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1122.45)
Total number of fetched objects 4073
End delay calculation. (MEM=1197.88 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1197.88 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:09:06 mem=1197.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 965.9M, totSessionCpu=0:09:06 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.731  | -1.731  | 25.968  | 10.174  |
|           TNS (ns):|-478.811 |-478.811 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.448%
Routing Overflow: 5.15% H and 0.29% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:02:04, mem = 965.9M, totSessionCpu=0:09:07 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 936.8M, totSessionCpu=0:09:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1116.1M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:09 mem=1116.1M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4073
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:02.8 mem=0.0M)

Active hold views:
 hold_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:02.9 mem=0.0M ***
Done building hold timer [360 node(s), 753 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:03.0 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:09:13 mem=1282.4M ***
**INFO : Setting latch borrow mode to budget during optimization
Restoring autoHoldViews:  hold_bc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.732  | -1.732  | 25.968  | 10.174  |
|           TNS (ns):|-478.808 |-478.808 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -14.284 |  0.087  | -14.284 |  0.286  |
|           TNS (ns):| -1399.8 |  0.000  | -1399.8 |  0.000  |
|    Violating Paths:|   100   |    0    |   100   |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.448%
Routing Overflow: 5.15% H and 0.29% V
------------------------------------------------------------

*Info: minBufDelay = 121.6 ps, libStdDelay = 49.9 ps, minBufSize = 35123200 (4.0)
*Info: worst delay setup view: setup_wc
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 967.9M, totSessionCpu=0:09:15 **
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 nets with fixed/cover wires excluded.
Info: 183 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:09:15 mem=1292.6M density=64.448% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0| -14.284| -1399.84|     100|          0|       0(     0)|    64.45%|   0:00:07.0|  1292.6M|
|   1| -14.284| -1399.84|     100|          0|       0(     0)|    64.45%|   0:00:07.0|  1292.6M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0| -14.284| -1399.84|     100|          0|       0(     0)|    64.45%|   0:00:07.0|  1292.6M|
|   1| -12.408| -1212.59|     100|          1|       0(     0)|    64.49%|   0:00:08.0|  1299.5M|
|   2| -10.540| -1025.81|     100|          1|       0(     0)|    64.53%|   0:00:08.0|  1299.5M|
|   3|  -8.617|  -833.44|     100|          1|       0(     0)|    64.57%|   0:00:08.0|  1299.5M|
|   4|  -6.701|  -641.86|     100|          1|       0(     0)|    64.61%|   0:00:08.0|  1299.5M|
|   5|  -4.797|  -451.45|     100|          1|       0(     0)|    64.66%|   0:00:08.0|  1299.5M|
|   6|  -2.913|  -263.09|     100|          1|       0(     0)|    64.70%|   0:00:08.0|  1299.5M|
|   7|  -2.498|  -221.57|     100|          1|       0(     0)|    64.72%|   0:00:08.0|  1299.5M|
|   8|  -2.335|  -205.27|     100|          1|       0(     0)|    64.74%|   0:00:08.0|  1299.5M|
|   9|  -2.071|  -179.09|     100|          5|       0(     0)|    64.81%|   0:00:08.0|  1306.0M|
|  10|  -2.323|  -200.89|     100|          1|       0(     0)|    64.82%|   0:00:08.0|  1306.0M|
|  11|  -2.259|  -194.49|     100|          1|       0(     0)|    64.82%|   0:00:08.0|  1306.0M|
|  12|  -2.123|  -180.97|     100|          5|       0(     0)|    64.88%|   0:00:08.0|  1306.0M|
|  13|  -2.008|  -172.73|     100|          2|       0(     0)|    64.93%|   0:00:08.0|  1306.0M|
|  14|  -1.953|  -167.26|     100|          1|       0(     0)|    64.98%|   0:00:08.0|  1306.0M|
|  15|  -1.952|  -167.15|     100|          1|       0(     0)|    65.00%|   0:00:08.0|  1306.0M|
|  16|  -1.952|  -166.82|     100|          1|       0(     0)|    65.02%|   0:00:09.0|  1306.0M|
|  17|  -1.954|  -166.65|     100|          1|       0(     0)|    65.04%|   0:00:09.0|  1306.0M|
|  18|  -1.953|  -166.51|     100|          1|       0(     0)|    65.06%|   0:00:09.0|  1306.0M|
|  19|  -1.953|  -166.05|     100|          1|       0(     0)|    65.08%|   0:00:09.0|  1306.0M|
|  20|  -1.953|  -164.82|     100|          1|       0(     0)|    65.09%|   0:00:09.0|  1306.0M|
|  21|  -1.909|  -164.68|     100|          1|       0(     0)|    65.10%|   0:00:09.0|  1306.0M|
|  22|  -1.853|  -163.43|     100|          2|       0(     0)|    65.12%|   0:00:09.0|  1306.0M|
|  23|  -1.777|  -163.21|     100|          2|       0(     0)|    65.15%|   0:00:09.0|  1306.0M|
|  24|  -1.741|  -162.86|     100|          1|       0(     0)|    65.16%|   0:00:09.0|  1306.0M|
|  25|  -1.741|  -162.78|     100|          1|       0(     0)|    65.17%|   0:00:09.0|  1306.0M|
|  26|  -1.741|  -162.65|     100|          2|       0(     0)|    65.19%|   0:00:10.0|  1309.0M|
|  27|  -1.718|  -159.75|     100|          7|       0(     0)|    65.30%|   0:00:12.0|  1309.0M|
|  28|  -1.730|  -159.72|     100|          1|       0(     0)|    65.35%|   0:00:12.0|  1309.0M|
|  29|  -1.733|  -159.22|     100|          1|       0(     0)|    65.40%|   0:00:13.0|  1309.0M|
|  30|  -1.721|  -158.24|     100|          1|       0(     0)|    65.45%|   0:00:13.0|  1309.0M|
|  31|  -1.724|  -157.83|     100|          1|       0(     0)|    65.49%|   0:00:14.0|  1309.0M|
|  32|  -1.720|  -157.29|     100|          1|       0(     0)|    65.52%|   0:00:15.0|  1309.0M|
|  33|  -1.720|  -156.99|     100|          1|       0(     0)|    65.57%|   0:00:15.0|  1309.0M|
|  34|  -1.722|  -156.91|     100|          1|       0(     0)|    65.58%|   0:00:15.0|  1309.0M|
|  35|  -1.715|  -156.76|     100|          1|       0(     0)|    65.59%|   0:00:16.0|  1309.0M|
|  36|  -1.714|  -156.70|     100|          1|       0(     0)|    65.60%|   0:00:16.0|  1309.0M|
|  37|  -1.714|  -156.63|     100|          1|       0(     0)|    65.61%|   0:00:17.0|  1309.0M|
|  38|  -1.708|  -156.38|     100|          1|       0(     0)|    65.62%|   0:00:17.0|  1309.0M|
|  39|  -1.706|  -156.33|     100|          1|       0(     0)|    65.63%|   0:00:18.0|  1309.0M|
|  40|  -1.705|  -156.28|     100|          1|       0(     0)|    65.63%|   0:00:18.0|  1309.0M|
|  41|  -1.705|  -156.25|     100|          1|       0(     0)|    65.64%|   0:00:18.0|  1309.0M|
|  42|  -1.705|  -156.20|     100|          1|       0(     0)|    65.65%|   0:00:20.0|  1313.0M|
|  43|  -1.705|  -153.18|     100|         14|       0(     0)|    65.77%|   0:00:21.0|  1336.0M|
|  44|  -1.705|  -153.18|     100|          0|       0(     0)|    65.77%|   0:00:22.0|  1336.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 74 cells added for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.705|  -153.18|     100|          0|       0(     0)|    65.77%|   0:00:22.0|  1336.0M|
|   1|  -1.705|  -153.18|     100|          0|       0(     0)|    65.77%|   0:00:23.0|  1336.0M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.705|  -153.18|     100|          0|       0(     0)|    65.77%|   0:00:23.0|  1336.0M|
|   1|  -1.705|  -153.18|     100|          0|       0(     0)|    65.77%|   0:00:25.0|  1336.0M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 87 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    87 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:24.1 real=0:00:25.0 totSessionCpu=0:09:33 mem=1336.0M density=65.775% ***

*info:
*info: Added a total of 74 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            7 cells of type 'DEL01BWP7T' used
*info:            5 cells of type 'BUFFD1BWP7T' used
*info:            4 cells of type 'CKBD1BWP7T' used
*info:            1 cell  of type 'DEL015BWP7T' used
*info:           14 cells of type 'CKBD0BWP7T' used
*info:           10 cells of type 'BUFFD0BWP7T' used
*info:            2 cells of type 'DEL02BWP7T' used
*info:            2 cells of type 'CKBD2BWP7T' used
*info:            9 cells of type 'DEL0BWP7T' used
*info:            2 cells of type 'BUFFD4BWP7T' used
*info:            3 cells of type 'DEL1BWP7T' used
*info:            1 cell  of type 'CKBD6BWP7T' used
*info:            6 cells of type 'DEL4BWP7T' used
*info:            2 cells of type 'CKBD10BWP7T' used
*info:            6 cells of type 'CKBD12BWP7T' used

Total net bbox length = 1.031e+05 (5.201e+04 5.109e+04) (ext = 5.412e+02)
Density distribution unevenness ratio = 10.804%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1336.0MB
Summary Report:
Instances move: 0 (out of 3750 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.031e+05 (5.201e+04 5.109e+04) (ext = 5.412e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1336.0MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1336.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1336.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=0:09:33 mem=1336.0M density=65.775%) ***
*** Steiner Routed Nets: 3.011%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -1.516 -> -1.516 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.516 -> -1.516 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 3.011%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -1.516 -> -1.516 (bump = 0.0, threshold = 0.02495)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=27048 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 183  numPreroutedWires = 3882
[NR-eGR] Read numTotalNets=3985  numIgnoredNets=183
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 3802 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3802 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 9.32% H + 0.48% V. EstWL: 1.218728e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       2( 0.21%)       0( 0.00%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] Layer2      38( 0.56%)       4( 0.06%)       0( 0.00%)   ( 0.62%) 
[NR-eGR] Layer3     318( 4.67%)      48( 0.71%)       2( 0.03%)   ( 5.41%) 
[NR-eGR] Layer4      14( 0.21%)       0( 0.00%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      372( 1.76%)      52( 0.25%)       2( 0.01%)   ( 2.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.27% H + 0.26% V
[NR-eGR] Overflow after earlyGlobalRoute 5.23% H + 0.31% V
[NR-eGR] End Peak syMemory usage = 1159.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         20.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 20.00 (area is in unit of 4 std-cell row bins)
**INFO : Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 930.7M, totSessionCpu=0:09:34 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0.617188)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4133
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:02.9 mem=0.0M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1134.62)
Total number of fetched objects 4133
End delay calculation. (MEM=1208.05 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1208.05 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:09:36 mem=1208.1M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.730  | -1.730  | -0.000  | 10.173  |
|           TNS (ns):|-478.716 |-478.716 |  0.000  |  0.000  |
|    Violating Paths:|   301   |   300   |    1    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.352  |  0.087  | -1.352  |  0.286  |
|           TNS (ns):|-120.194 |  0.000  |-120.194 |  0.000  |
|    Violating Paths:|   100   |    0    |   100   |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.775%
Routing Overflow: 5.23% H and 0.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 965.1M, totSessionCpu=0:09:37 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=01/17 13:39:09, mem=1051.0M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.11 (MB), peak = 1050.97 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#rc_wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1150.8M, init mem=1150.8M)
*info: Placed = 4916           (Fixed = 1166)
*info: Unplaced = 0           
Placement Density:65.77%(65830/100084)
Placement Density (including fixed std cells):67.19%(70150/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1150.8M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (183) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1150.8M) ***
% Begin globalDetailRoute (date=01/17 13:39:09, mem=965.2M)

globalDetailRoute

#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Jan 17 13:39:09 2023
#
#Generating timing data, please wait...
#6055 total nets, 183 already routed, 183 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (EMS-42):	Message (IMPCTE-239) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPCTE-240) has been suppressed from output.
Total number of fetched objects 4133
End delay calculation. (MEM=1192.61 CPU=0:00:00.5 REAL=0:00:00.0)
**WARN: (EMS-42):	Message (IMPEXT-3493) has been suppressed from output.
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 962.23 (MB), peak = 1050.97 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_45280.tif.gz ...
#Read in timing information for 11 ports, 3932 instances from timing file .timing_file_45280.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jan 17 13:39:11 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 6102 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 909.48 (MB), peak = 1050.97 (MB)
#Merging special wires...
#WARNING (EMS-42) Message (NRDB-1005) has been suppressed from output.
#
#Connectivity extraction summary:
#145 routed nets are extracted.
#    139 (2.28%) extracted nets are partially routed.
#38 routed net(s) are imported.
#3802 (62.29%) nets are without wires.
#2119 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 6104.
#
#
#Finished routing data preparation on Tue Jan 17 13:39:16 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 9.14 (MB)
#Total memory = 909.62 (MB)
#Peak memory = 1050.97 (MB)
#
#
#Start global routing on Tue Jan 17 13:39:16 2023
#
#Number of eco nets is 139
#
#Start global routing data preparation on Tue Jan 17 13:39:16 2023
#
#Start routing resource analysis on Tue Jan 17 13:39:16 2023
#
#Routing resource analysis is done on Tue Jan 17 13:39:16 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521    80.47%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084    20.12%
#
#  183 nets (3.00%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 13:39:16 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.06 (MB), peak = 1050.97 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.06 (MB), peak = 1050.97 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.41 (MB), peak = 1050.97 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.75 (MB), peak = 1050.97 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.96 (MB), peak = 1050.97 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.97 (MB), peak = 1050.97 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2119 (skipped).
#Total number of routable nets = 3985.
#Total number of nets in the design = 6104.
#
#3941 routable nets have only global wires.
#44 routable nets have only detail routed wires.
#139 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#44 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                139            3802  
#------------------------------------------------
#        Total                139            3802  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                183            3802  
#------------------------------------------------
#        Total                183            3802  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2       91(5.98%)     37(2.43%)     12(0.79%)      3(0.20%)   (9.40%)
#  METAL3       10(0.66%)      1(0.07%)      0(0.00%)      0(0.00%)   (0.72%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    101(1.91%)     38(0.72%)     12(0.23%)      3(0.06%)   (2.92%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#  Overflow after GR: 0.49% H + 4.70% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 139297 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 147 um.
#Total wire length on LAYER METAL2 = 44390 um.
#Total wire length on LAYER METAL3 = 65238 um.
#Total wire length on LAYER METAL4 = 29522 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 22088
#Up-Via Summary (total 22088):
#           
#-----------------------
# METAL1          12569
# METAL2           7397
# METAL3           2122
#-----------------------
#                 22088 
#
#Max overcon = 9 tracks.
#Total overcon = 2.92%.
#Worst layer Gcell overcon rate = 0.72%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.58 (MB)
#Total memory = 923.32 (MB)
#Peak memory = 1050.97 (MB)
#
#Finished global routing on Tue Jan 17 13:39:17 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.63 (MB), peak = 1050.97 (MB)
#Start Track Assignment.
#Done with 4999 horizontal wires in 1 hboxes and 5512 vertical wires in 1 hboxes.
#Done with 1134 horizontal wires in 1 hboxes and 1185 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1       136.21 	  0.00%  	  0.00% 	  0.00%
# METAL2     43441.68 	  0.09%  	  0.00% 	  0.01%
# METAL3     57080.49 	  0.28%  	  0.00% 	  0.12%
# METAL4     25649.36 	  0.08%  	  0.00% 	  0.07%
#------------------------------------------------------------------------
# All      126307.75  	  0.17% 	  0.00% 	  0.07%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 148490 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 7210 um.
#Total wire length on LAYER METAL2 = 43808 um.
#Total wire length on LAYER METAL3 = 67657 um.
#Total wire length on LAYER METAL4 = 29815 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 22011
#Up-Via Summary (total 22011):
#           
#-----------------------
# METAL1          12537
# METAL2           7367
# METAL3           2107
#-----------------------
#                 22011 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 928.00 (MB), peak = 1050.97 (MB)
#
#number of short segments in preferred routing layers
#	METAL3    METAL4    
#	92        44        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 27.68 (MB)
#Total memory = 928.17 (MB)
#Peak memory = 1050.97 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        1        2        3
#	Totals        1        2        3
#3769 out of 4916 instances (76.7%) need to be verified(marked ipoed), dirty area=68.0%.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        1        2        3
#	Totals        1        2        3
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1111.96 (MB), peak = 1111.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 21
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.98 (MB), peak = 1112.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 21
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.21 (MB), peak = 1112.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.21 (MB), peak = 1112.21 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.21 (MB), peak = 1112.21 (MB)
#start 5th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.21 (MB), peak = 1112.21 (MB)
#start 6th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.21 (MB), peak = 1112.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 145511 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 5878 um.
#Total wire length on LAYER METAL2 = 48465 um.
#Total wire length on LAYER METAL3 = 60913 um.
#Total wire length on LAYER METAL4 = 30255 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25149
#Up-Via Summary (total 25149):
#           
#-----------------------
# METAL1          13510
# METAL2           9049
# METAL3           2590
#-----------------------
#                 25149 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.36 (MB)
#Total memory = 931.53 (MB)
#Peak memory = 1112.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.02 (MB), peak = 1112.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 145516 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 5878 um.
#Total wire length on LAYER METAL2 = 48465 um.
#Total wire length on LAYER METAL3 = 60913 um.
#Total wire length on LAYER METAL4 = 30260 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25165
#Up-Via Summary (total 25165):
#           
#-----------------------
# METAL1          13510
# METAL2           9049
# METAL3           2606
#-----------------------
#                 25165 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 145516 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 5878 um.
#Total wire length on LAYER METAL2 = 48465 um.
#Total wire length on LAYER METAL3 = 60913 um.
#Total wire length on LAYER METAL4 = 30260 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25165
#Up-Via Summary (total 25165):
#           
#-----------------------
# METAL1          13510
# METAL2           9049
# METAL3           2606
#-----------------------
#                 25165 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1003.80 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan 17 13:39:52 2023
#
#
#Start Post Route Wire Spread.
#Done with 852 horizontal wires in 1 hboxes and 918 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 146994 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 5915 um.
#Total wire length on LAYER METAL2 = 48735 um.
#Total wire length on LAYER METAL3 = 61547 um.
#Total wire length on LAYER METAL4 = 30797 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25165
#Up-Via Summary (total 25165):
#           
#-----------------------
# METAL1          13510
# METAL2           9049
# METAL3           2606
#-----------------------
#                 25165 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1022.84 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 929.32 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 146994 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 5915 um.
#Total wire length on LAYER METAL2 = 48735 um.
#Total wire length on LAYER METAL3 = 61547 um.
#Total wire length on LAYER METAL4 = 30797 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25165
#Up-Via Summary (total 25165):
#           
#-----------------------
# METAL1          13510
# METAL2           9049
# METAL3           2606
#-----------------------
#                 25165 
#
#detailRoute Statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 0.18 (MB)
#Total memory = 928.36 (MB)
#Peak memory = 1112.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -39.22 (MB)
#Total memory = 925.95 (MB)
#Peak memory = 1112.21 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 13:39:53 2023
#
% End globalDetailRoute (date=01/17 13:39:53, total cpu=0:00:44.3, real=0:00:44.0, peak res=1112.2M, current mem=1112.2M)
#routeDesign: cpu time = 00:00:44, elapsed time = 00:00:44, memory = 925.95 (MB), peak = 1112.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=01/17 13:39:53, total cpu=0:00:44.3, real=0:00:44.0, peak res=1112.2M, current mem=925.9M)
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high
<CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
#WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
<CMD> routeDesign -viaOpt
#% Begin routeDesign (date=01/17 13:39:53, mem=925.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.95 (MB), peak = 1112.21 (MB)
#rc_wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1110.5M, init mem=1110.5M)
*info: Placed = 4916           (Fixed = 1166)
*info: Unplaced = 0           
Placement Density:65.77%(65830/100084)
Placement Density (including fixed std cells):67.19%(70150/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1110.5M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1110.5M) ***
% Begin detailRoute (date=01/17 13:39:53, mem=925.9M)

detailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 4
#Start detailRoute on Tue Jan 17 13:39:53 2023
#
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Merging special wires...
#Start routing data preparation on Tue Jan 17 13:39:54 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 6102 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.51 (MB), peak = 1112.21 (MB)
#
#Start Post Route via swapping...
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 943.36 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 183
#Total wire length = 146994 um.
#Total half perimeter of net bounding box = 114245 um.
#Total wire length on LAYER METAL1 = 5915 um.
#Total wire length on LAYER METAL2 = 48735 um.
#Total wire length on LAYER METAL3 = 61547 um.
#Total wire length on LAYER METAL4 = 30797 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25165
#Total number of multi-cut vias = 23831 ( 94.7%)
#Total number of single cut vias = 1334 (  5.3%)
#Up-Via Summary (total 25165):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           998 (  7.4%)     12512 ( 92.6%)      13510
# METAL2           315 (  3.5%)      8734 ( 96.5%)       9049
# METAL3            21 (  0.8%)      2585 ( 99.2%)       2606
#-----------------------------------------------------------
#                 1334 (  5.3%)     23831 ( 94.7%)      25165 
#
#
#detailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.54 (MB)
#Total memory = 930.49 (MB)
#Peak memory = 1112.21 (MB)
#Number of warnings = 0
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jan 17 13:39:57 2023
#
% End detailRoute (date=01/17 13:39:57, total cpu=0:00:03.5, real=0:00:04.0, peak res=930.7M, current mem=930.7M)
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 930.71 (MB), peak = 1112.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=01/17 13:39:57, total cpu=0:00:03.6, real=0:00:04.0, peak res=930.7M, current mem=930.7M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (EMS-42):	Message (IMPEXT-1084) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2844) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3042) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3048) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3064) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3074) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3077) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2594) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2860) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3083) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3255) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3058) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3458) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2847) has been suppressed from output.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1140.32)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 4133
AAE_INFO-618: Total number of nets in the design is 6104,  65.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1223.3 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1223.3 CPU=0:00:01.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1223.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1223.3M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1231.35)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 4133. 
Total number of fetched objects 4133
AAE_INFO-618: Total number of nets in the design is 6104,  4.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1199.34 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1199.34 CPU=0:00:00.2 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.740  | -1.740  |  1.140  |  8.539  |
|           TNS (ns):|-463.504 |-463.504 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.775%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.81 sec
Total Real time: 4.0 sec
Total Memory Usage: 1117.078125 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1123.82)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 4133
AAE_INFO-618: Total number of nets in the design is 6104,  65.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1197.27 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1197.27 CPU=0:00:01.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1197.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1197.3M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1205.32)
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 4133
AAE_INFO-618: Total number of nets in the design is 6104,  3.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1173.31 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1173.31 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:10:32 mem=1173.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.947  | -0.458  | -1.947  | -0.290  |
|           TNS (ns):|-224.425 | -45.086 |-178.785 | -0.601  |
|    Violating Paths:|   308   |   206   |   100   |    5    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

Density: 65.775%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.62 sec
Total Real time: 4.0 sec
Total Memory Usage: 1086.269531 Mbytes
Reset AAE Options
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 947.0M, totSessionCpu=0:10:34 **
#Created 569 library cell signatures
#Created 6104 NETS and 0 SPECIALNETS signatures
#Created 4916 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.06 (MB), peak = 1112.21 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.20 (MB), peak = 1112.21 (MB)
Begin checking placement ... (start mem=1121.8M, init mem=1121.8M)
*info: Placed = 4916           (Fixed = 1166)
*info: Unplaced = 0           
Placement Density:65.77%(65830/100084)
Placement Density (including fixed std cells):67.19%(70150/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1121.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 3699. 
Total number of fetched objects 4133
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:04.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:04.0 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1153.81)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 4133
AAE_INFO-618: Total number of nets in the design is 6104,  65.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1236.79 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1236.79 CPU=0:00:01.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1236.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1236.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1244.84)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 4133. 
Total number of fetched objects 4133
AAE_INFO-618: Total number of nets in the design is 6104,  4.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1212.84 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1212.84 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:10:39 mem=1212.8M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.740  | -1.740  |  1.140  |  8.539  |
|           TNS (ns):|-463.504 |-463.504 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.775%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 953.9M, totSessionCpu=0:10:39 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=183, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5921 (unrouted=2119, trialRouted=0, noStatus=0, routed=3802, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cannot_merge_reason is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  maximum_insertion_delay is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_insertion_delay is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2085 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming buffers in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
    Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
    For power domain auto-default:
      Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
      Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
      Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 105495.040um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner wc:setup, late:
      Slew time target (leaf):    0.564ns
      Slew time target (trunk):   0.564ns
      Slew time target (top):     0.565ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay for power domain auto-default:   0.214ns
      Buffer max distance for power domain auto-default: 2561.935um
    Fastest wire driving cells and distances for power domain auto-default:
      Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2561.935um, saturatedSlew=0.489ns, speed=5395.819um per ns, cellArea=18.851um^2 per 1000um}
      Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1796.463um, saturatedSlew=0.332ns, speed=6368.176um per ns, cellArea=19.551um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2296.333um, saturatedSlew=0.490ns, speed=4042.128um per ns, cellArea=28.679um^2 per 1000um}
  Library Trimming done.
  
  Logic Sizing Table:
  
  -----------------------------------------------------------------------------------------
  Cell            Instance count    Source         Eligible library cells
  -----------------------------------------------------------------------------------------
  AOI21D2BWP7T           1          library set    {AOI21D2BWP7T AOI21D1BWP7T AOI21D0BWP7T}
  ND3D0BWP7T           100          library set    {ND3D0BWP7T}
  -----------------------------------------------------------------------------------------
  
  
  Clock tree balancer configuration for skew_group clk/timing_constrain:
    Sources:                     pin clk
    Total number of sinks:       462
    Delay constrained sinks:     462
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner wc:setup.late:
    Skew target:                 0.214ns
  Primary reporting skew group is skew_group clk/timing_constrain with 462 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  -----------------------------------------------------------------
  Layer    Via Cell         Res.     Cap.     RC       Top of Stack
  Range                     (Ohm)    (fF)     (fs)     Only
  -----------------------------------------------------------------
  M1-M2    VIA12_HV         6.983    0.030    0.208    false
  M2-M3    VIA2             6.983    0.025    0.175    false
  M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
  M3-M4    VIA3             6.983    0.025    0.175    false
  M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
  M4-M5    VIA4             6.983    0.025    0.173    false
  M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
  M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
  M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
  -----------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    maximum_insertion_delay is set for at least one key
    preferred_extra_space is set for at least one key
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties for clock tree clk:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
    
    Logic Sizing Table:
    
    -----------------------------------------------------------------------------------------
    Cell            Instance count    Source         Eligible library cells
    -----------------------------------------------------------------------------------------
    AOI21D2BWP7T           1          library set    {AOI21D2BWP7T AOI21D1BWP7T AOI21D0BWP7T}
    ND3D0BWP7T           100          library set    {ND3D0BWP7T}
    -----------------------------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/timing_constrain:
      Sources:                     pin clk
      Total number of sinks:       462
      Delay constrained sinks:     462
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner wc:setup.late:
      Skew target:                 0.214ns
    Primary reporting skew group is skew_group clk/timing_constrain with 462 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    -----------------------------------------------------------------
    Layer    Via Cell         Res.     Cap.     RC       Top of Stack
    Range                     (Ohm)    (fF)     (fs)     Only
    -----------------------------------------------------------------
    M1-M2    VIA12_HV         6.983    0.030    0.208    false
    M2-M3    VIA2             6.983    0.025    0.175    false
    M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
    M3-M4    VIA3             6.983    0.025    0.175    false
    M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
    M4-M5    VIA4             6.983    0.025    0.173    false
    M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
    M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
    M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
    -----------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=805.638um^2, i=226.106um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2149.101um^2
    cell capacitance : b=0.344pF, i=0.165pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.960pF, leaf=0.961pF, total=1.921pF
    wire lengths     : top=0.000um, trunk=6485.360um, leaf=6369.920um, total=12855.280um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.006ns]} avg=0.006ns sd=0.000ns sum=0.006ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.564ns count=53 avg=0.252ns sd=0.121ns min=0.068ns max=0.571ns {8 <= 0.113ns, 16 <= 0.226ns, 19 <= 0.338ns, 6 <= 0.451ns, 3 <= 0.564ns} {1 <= 0.592ns}
    Leaf  : target=0.564ns count=130 avg=0.260ns sd=0.114ns min=0.046ns max=0.492ns {21 <= 0.113ns, 29 <= 0.226ns, 37 <= 0.338ns, 41 <= 0.451ns, 2 <= 0.564ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 4 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 15 CKBD1BWP7T: 1 CKBD0BWP7T: 26 
     Invs: CKND8BWP7T: 1 CKND4BWP7T: 1 CKND3BWP7T: 2 CKND2BWP7T: 3 CKND1BWP7T: 3 CKND0BWP7T: 17 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/timing_constrain: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/timing_constrain: insertion delay [min=0.865, max=1.181, avg=1.034, sd=0.050], skew [0.316 vs 0.214*, 98.9% {0.925, 1.139}] (wid=0.050 ws=0.046) (gid=1.169 gs=0.308)
  Clock network insertion delays are now [0.865ns, 1.181ns] average 1.034ns std.dev 0.050ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 90 fraglets and 92 vertices; 476 variables and 1595 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 183, tested: 183, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0 (0.0%)
  trunk              1 (100.0%)           0           0            0                    0                  1 (100.0%)
  leaf               0                    0           0            0                    0                  0 (0.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=805.638um^2, i=226.106um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2149.101um^2
    cell capacitance : b=0.344pF, i=0.165pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.960pF, leaf=0.961pF, total=1.921pF
    wire lengths     : top=0.000um, trunk=6485.360um, leaf=6369.920um, total=12855.280um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=1, worst=[0.006ns]} avg=0.006ns sd=0.000ns sum=0.006ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.564ns count=53 avg=0.252ns sd=0.121ns min=0.068ns max=0.571ns {8 <= 0.113ns, 16 <= 0.226ns, 19 <= 0.338ns, 6 <= 0.451ns, 3 <= 0.564ns} {1 <= 0.592ns}
    Leaf  : target=0.564ns count=130 avg=0.260ns sd=0.114ns min=0.046ns max=0.492ns {21 <= 0.113ns, 29 <= 0.226ns, 37 <= 0.338ns, 41 <= 0.451ns, 2 <= 0.564ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 4 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 15 CKBD1BWP7T: 1 CKBD0BWP7T: 26 
     Invs: CKND8BWP7T: 1 CKND4BWP7T: 1 CKND3BWP7T: 2 CKND2BWP7T: 3 CKND1BWP7T: 3 CKND0BWP7T: 17 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/timing_constrain: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/timing_constrain: insertion delay [min=0.865, max=1.181, avg=1.034, sd=0.050], skew [0.316 vs 0.214*, 98.9% {0.925, 1.139}] (wid=0.050 ws=0.046) (gid=1.169 gs=0.308)
  Clock network insertion delays are now [0.865ns, 1.181ns] average 1.034ns std.dev 0.050ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 2 insts, 6 nets
  Clock DAG stats PRO final:
    cell counts      : b=54, i=27, icg=0, nicg=0, l=101, total=182
    cell areas       : b=805.638um^2, i=226.106um^2, icg=0.000um^2, nicg=0.000um^2, l=1117.357um^2, total=2149.101um^2
    cell capacitance : b=0.344pF, i=0.165pF, icg=0.000pF, nicg=0.000pF, l=0.256pF, total=0.765pF
    sink capacitance : count=462, total=1.391pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.960pF, leaf=0.961pF, total=1.921pF
    wire lengths     : top=0.000um, trunk=6485.360um, leaf=6369.920um, total=12855.280um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.006ns]} avg=0.006ns sd=0.000ns sum=0.006ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.564ns count=53 avg=0.252ns sd=0.121ns min=0.068ns max=0.571ns {8 <= 0.113ns, 16 <= 0.226ns, 19 <= 0.338ns, 6 <= 0.451ns, 3 <= 0.564ns} {1 <= 0.592ns}
    Leaf  : target=0.564ns count=130 avg=0.260ns sd=0.114ns min=0.046ns max=0.492ns {21 <= 0.113ns, 29 <= 0.226ns, 37 <= 0.338ns, 41 <= 0.451ns, 2 <= 0.564ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD12BWP7T: 3 CKBD8BWP7T: 1 CKBD6BWP7T: 4 CKBD4BWP7T: 3 CKBD3BWP7T: 1 CKBD2BWP7T: 15 CKBD1BWP7T: 1 CKBD0BWP7T: 26 
     Invs: CKND8BWP7T: 1 CKND4BWP7T: 1 CKND3BWP7T: 2 CKND2BWP7T: 3 CKND1BWP7T: 3 CKND0BWP7T: 17 
   Logics: AOI21D2BWP7T: 1 ND3D0BWP7T: 100 
  Primary reporting skew group PRO final:
    skew_group default.clk/timing_constrain: unconstrained
  Skew group summary PRO final:
    skew_group clk/timing_constrain: insertion delay [min=0.865, max=1.181, avg=1.034, sd=0.050], skew [0.316 vs 0.214*, 98.9% {0.925, 1.139}] (wid=0.050 ws=0.046) (gid=1.169 gs=0.308)
  Clock network insertion delays are now [0.865ns, 1.181ns] average 1.034ns std.dev 0.050ns
PRO done.
Net route status summary:
  Clock:       183 (unrouted=0, trialRouted=0, noStatus=0, routed=183, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  5921 (unrouted=2119, trialRouted=0, noStatus=0, routed=3802, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.4 real=0:00:02.4)
**INFO: Start fixing DRV (Mem = 1265.87M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.50|  -437.08|       0|       0|       0|  65.77|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.50|  -437.08|       0|       0|       0|  65.77| 0:00:00.0|  1470.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1470.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1017.1M, totSessionCpu=0:10:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1318.90M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.08min mem=1318.9M)                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.502  | -1.502  |  1.140  |  8.846  |
|           TNS (ns):|-437.076 |-437.076 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.775%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1015.5M, totSessionCpu=0:10:47 **
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.502 TNS Slack -437.077 Density 65.77
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.502|   -1.502|-437.077| -437.077|    65.77%|   0:00:00.0| 1385.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
|  -1.502|   -1.502|-436.912| -436.912|    65.79%|   0:00:07.0| 1433.6M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
|  -1.502|   -1.502|-436.911| -436.911|    65.87%|   0:00:03.0| 1414.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
|  -1.502|   -1.502|-436.909| -436.909|    65.88%|   0:00:00.0| 1416.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.502|   -1.502|-436.909| -436.909|    65.88%|   0:00:01.0| 1408.7M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:11.0 mem=1408.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.0 real=0:00:11.0 mem=1408.7M) ***
** GigaOpt Optimizer WNS Slack -1.502 TNS Slack -436.909 Density 65.88
Update Timing Windows (Threshold 0.050) ...
Re Calculate Delays on 1 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=1408.7M) ***
Density distribution unevenness ratio = 10.751%
Move report: Detail placement moves 5 insts, mean move: 1.46 um, max move: 3.92 um
	Max move on inst (gl_ram_g56289): (305.76, 164.64) --> (305.76, 160.72)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1389.6MB
Summary Report:
Instances move: 5 (out of 3758 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 3.92 um (Instance: gl_ram_g56289) (305.76, 164.64) -> (305.76, 160.72)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: CKND2D2BWP7T
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1389.6MB
Density distribution unevenness ratio = 9.585%
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.502 TNS Slack -436.728 Density 65.88
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.502|   -1.502|-436.728| -436.728|    65.88%|   0:00:00.0| 1345.5M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
|  -1.502|   -1.502|-436.728| -436.728|    65.88%|   0:00:05.0| 1351.3M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:05.0 mem=1351.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:05.0 mem=1351.3M) ***
** GigaOpt Optimizer WNS Slack -1.502 TNS Slack -436.728 Density 65.88
Update Timing Windows (Threshold 0.050) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=1351.3M) ***
Density distribution unevenness ratio = 10.751%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1332.2MB
Summary Report:
Instances move: 0 (out of 3758 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1332.2MB
Density distribution unevenness ratio = 9.585%
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1022.3M, totSessionCpu=0:11:17 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1209.93M, totSessionCpu=0:11:17).
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1022.3M, totSessionCpu=0:11:17 **

Default Rule : ""
Non Default Rules :
Worst Slack : -1.502 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 138 (2.3%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.502 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 138 (2.3%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.502  | -1.502  |  1.140  |  8.846  |
|           TNS (ns):|-436.727 |-436.727 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.880%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 991.1M, totSessionCpu=0:11:17 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Tue Jan 17 13:40:50 2023
#
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 2364 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 12
#  Number of instances deleted (including moved) = 6
#  Number of instances resized = 9
#  Total number of placement changes (moved instances are counted twice) = 27
#Start routing data preparation on Tue Jan 17 13:40:51 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 6108 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.29 (MB), peak = 1112.21 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#356 routed nets are extracted.
#    49 (0.80%) extracted nets are partially routed.
#3635 routed net(s) are imported.
#2119 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 6110.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Jan 17 13:40:51 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.19 (MB)
#Total memory = 986.29 (MB)
#Peak memory = 1112.21 (MB)
#
#
#Start global routing on Tue Jan 17 13:40:51 2023
#
#Number of eco nets is 49
#
#Start global routing data preparation on Tue Jan 17 13:40:51 2023
#
#Start routing resource analysis on Tue Jan 17 13:40:51 2023
#
#Routing resource analysis is done on Tue Jan 17 13:40:51 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521    80.60%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084    20.15%
#
#  186 nets (3.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 13:40:51 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.29 (MB), peak = 1112.21 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.29 (MB), peak = 1112.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.58 (MB), peak = 1112.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2119 (skipped).
#Total number of routable nets = 3991.
#Total number of nets in the design = 6110.
#
#49 routable nets have only global wires.
#3942 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#184 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2              47  
#------------------------------------------------
#        Total                  2              47  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                186            3805  
#------------------------------------------------
#        Total                186            3805  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        3(0.20%)   (0.20%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.06%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.10% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 146968 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5911 um.
#Total wire length on LAYER METAL2 = 48738 um.
#Total wire length on LAYER METAL3 = 61526 um.
#Total wire length on LAYER METAL4 = 30794 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25152
#Total number of multi-cut vias = 23805 ( 94.6%)
#Total number of single cut vias = 1347 (  5.4%)
#Up-Via Summary (total 25152):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1007 (  7.5%)     12500 ( 92.5%)      13507
# METAL2           319 (  3.5%)      8722 ( 96.5%)       9041
# METAL3            21 (  0.8%)      2583 ( 99.2%)       2604
#-----------------------------------------------------------
#                 1347 (  5.4%)     23805 ( 94.6%)      25152 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 17.8
#Average of max src_to_sink distance for priority net 17.8
#Average of ave src_to_sink distance for priority net 10.0
#Max overcon = 1 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.72 (MB)
#Total memory = 988.01 (MB)
#Peak memory = 1112.21 (MB)
#
#Finished global routing on Tue Jan 17 13:40:51 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.30 (MB), peak = 1112.21 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 146983 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5926 um.
#Total wire length on LAYER METAL2 = 48738 um.
#Total wire length on LAYER METAL3 = 61526 um.
#Total wire length on LAYER METAL4 = 30794 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25148
#Total number of multi-cut vias = 23805 ( 94.7%)
#Total number of single cut vias = 1343 (  5.3%)
#Up-Via Summary (total 25148):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1005 (  7.4%)     12500 ( 92.6%)      13505
# METAL2           317 (  3.5%)      8722 ( 96.5%)       9039
# METAL3            21 (  0.8%)      2583 ( 99.2%)       2604
#-----------------------------------------------------------
#                 1343 (  5.3%)     23805 ( 94.7%)      25148 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.84 (MB), peak = 1112.21 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.91 (MB)
#Total memory = 990.01 (MB)
#Peak memory = 1112.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 27.8% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        1        2        3
#	Totals        1        2        3
#21 out of 4922 instances (0.4%) need to be verified(marked ipoed), dirty area=0.4%.
#8.4% of the total area is being checked for drcs
#8.4% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        7        4       11
#	METAL2        1        2        3
#	Totals        8        6       14
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1024.84 (MB), peak = 1112.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.09 (MB), peak = 1112.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.14 (MB), peak = 1112.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.14 (MB), peak = 1112.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 146952 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5894 um.
#Total wire length on LAYER METAL2 = 48588 um.
#Total wire length on LAYER METAL3 = 61602 um.
#Total wire length on LAYER METAL4 = 30868 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25251
#Total number of multi-cut vias = 23654 ( 93.7%)
#Total number of single cut vias = 1597 (  6.3%)
#Up-Via Summary (total 25251):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1110 (  8.2%)     12415 ( 91.8%)      13525
# METAL2           423 (  4.7%)      8669 ( 95.3%)       9092
# METAL3            64 (  2.4%)      2570 ( 97.6%)       2634
#-----------------------------------------------------------
#                 1597 (  6.3%)     23654 ( 93.7%)      25251 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.55 (MB)
#Total memory = 991.56 (MB)
#Peak memory = 1112.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.33 (MB), peak = 1112.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 146952 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5894 um.
#Total wire length on LAYER METAL2 = 48588 um.
#Total wire length on LAYER METAL3 = 61602 um.
#Total wire length on LAYER METAL4 = 30868 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25251
#Total number of multi-cut vias = 23654 ( 93.7%)
#Total number of single cut vias = 1597 (  6.3%)
#Up-Via Summary (total 25251):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1110 (  8.2%)     12415 ( 91.8%)      13525
# METAL2           423 (  4.7%)      8669 ( 95.3%)       9092
# METAL3            64 (  2.4%)      2570 ( 97.6%)       2634
#-----------------------------------------------------------
#                 1597 (  6.3%)     23654 ( 93.7%)      25251 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 146952 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5894 um.
#Total wire length on LAYER METAL2 = 48588 um.
#Total wire length on LAYER METAL3 = 61602 um.
#Total wire length on LAYER METAL4 = 30868 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25251
#Total number of multi-cut vias = 23654 ( 93.7%)
#Total number of single cut vias = 1597 (  6.3%)
#Up-Via Summary (total 25251):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1110 (  8.2%)     12415 ( 91.8%)      13525
# METAL2           423 (  4.7%)      8669 ( 95.3%)       9092
# METAL3            64 (  2.4%)      2570 ( 97.6%)       2634
#-----------------------------------------------------------
#                 1597 (  6.3%)     23654 ( 93.7%)      25251 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#30.49% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 991.56 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 146952 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5894 um.
#Total wire length on LAYER METAL2 = 48588 um.
#Total wire length on LAYER METAL3 = 61602 um.
#Total wire length on LAYER METAL4 = 30868 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25251
#Total number of multi-cut vias = 23917 ( 94.7%)
#Total number of single cut vias = 1334 (  5.3%)
#Up-Via Summary (total 25251):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           991 (  7.3%)     12534 ( 92.7%)      13525
# METAL2           319 (  3.5%)      8773 ( 96.5%)       9092
# METAL3            24 (  0.9%)      2610 ( 99.1%)       2634
#-----------------------------------------------------------
#                 1334 (  5.3%)     23917 ( 94.7%)      25251 
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan 17 13:40:55 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 1 hboxes and 199 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 147176 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5901 um.
#Total wire length on LAYER METAL2 = 48655 um.
#Total wire length on LAYER METAL3 = 61676 um.
#Total wire length on LAYER METAL4 = 30944 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25251
#Total number of multi-cut vias = 23917 ( 94.7%)
#Total number of single cut vias = 1334 (  5.3%)
#Up-Via Summary (total 25251):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           991 (  7.3%)     12534 ( 92.7%)      13525
# METAL2           319 (  3.5%)      8773 ( 96.5%)       9092
# METAL3            24 (  0.9%)      2610 ( 99.1%)       2634
#-----------------------------------------------------------
#                 1334 (  5.3%)     23917 ( 94.7%)      25251 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1001.79 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 147176 um.
#Total half perimeter of net bounding box = 114312 um.
#Total wire length on LAYER METAL1 = 5901 um.
#Total wire length on LAYER METAL2 = 48655 um.
#Total wire length on LAYER METAL3 = 61676 um.
#Total wire length on LAYER METAL4 = 30944 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 25251
#Total number of multi-cut vias = 23917 ( 94.7%)
#Total number of single cut vias = 1334 (  5.3%)
#Up-Via Summary (total 25251):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           991 (  7.3%)     12534 ( 92.7%)      13525
# METAL2           319 (  3.5%)      8773 ( 96.5%)       9092
# METAL3            24 (  0.9%)      2610 ( 99.1%)       2634
#-----------------------------------------------------------
#                 1334 (  5.3%)     23917 ( 94.7%)      25251 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.60 (MB)
#Total memory = 991.61 (MB)
#Peak memory = 1112.21 (MB)
#Updating routing design signature
#Created 569 library cell signatures
#Created 6110 NETS and 0 SPECIALNETS signatures
#Created 4922 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.61 (MB), peak = 1112.21 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.61 (MB), peak = 1112.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -26.08 (MB)
#Total memory = 965.05 (MB)
#Peak memory = 1112.21 (MB)
#Number of warnings = 0
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 13:40:56 2023
#
**optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 943.2M, totSessionCpu=0:11:23 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 944.7M, totSessionCpu=0:11:24 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1159.18)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 4139
AAE_INFO-618: Total number of nets in the design is 6110,  65.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1234.62 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1234.62 CPU=0:00:01.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1234.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1234.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1242.67)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 4139. 
Total number of fetched objects 4139
AAE_INFO-618: Total number of nets in the design is 6110,  4.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1210.66 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1210.66 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:11:27 mem=1210.7M)
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 981.2M, totSessionCpu=0:11:27 **
Executing marking Critical Nets1
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 clock nets excluded from IPO operation.
*info: 183 clock nets excluded
*info: 2 special nets excluded.
*info: 2105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.502 TNS Slack -436.921 Density 65.88
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+
|  -1.502|   -1.502|-436.921| -436.921|    65.88%|   0:00:00.0| 1364.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
|  -1.502|   -1.502|-436.921| -436.921|    65.88%|   0:00:00.0| 1364.8M|  setup_wc|  reg2reg| gl_ram_ram_reg[35][2]/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1364.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1364.8M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1364.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1022.1M, totSessionCpu=0:11:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1212.79M, totSessionCpu=0:11:33).
**optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 1022.2M, totSessionCpu=0:11:33 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1022.3M, totSessionCpu=0:11:33 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.739  | -1.739  |  1.140  |  8.530  |
|           TNS (ns):|-463.676 |-463.676 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.880%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1022.3M, totSessionCpu=0:11:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 995.7M, totSessionCpu=0:11:36 **
#Created 569 library cell signatures
#Created 6110 NETS and 0 SPECIALNETS signatures
#Created 4922 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.72 (MB), peak = 1112.21 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.86 (MB), peak = 1112.21 (MB)
Begin checking placement ... (start mem=1189.8M, init mem=1189.8M)
*info: Placed = 4922           (Fixed = 1164)
*info: Unplaced = 0           
Placement Density:65.88%(65935/100084)
Placement Density (including fixed std cells):67.29%(70255/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1189.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Unfixed 0 ViaPillar Nets
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:37 mem=1186.2M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4139
AAE_INFO-618: Total number of nets in the design is 6110,  65.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 4139
AAE_INFO-618: Total number of nets in the design is 6110,  3.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:00:06.9 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:07.0 mem=0.0M ***
Done building hold timer [3661 node(s), 4469 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:07.1 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_45280_ce-epo3-cad.ewi.tudelft.nl_ghpdohmen_qqrdcM/coe_eosdata_kIQzbk/hold_bc.twf, for view: hold_bc 
	 Dumping view 1 hold_bc 

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1362.78)
Total number of fetched objects 4139
AAE_INFO-618: Total number of nets in the design is 6110,  65.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1452.23 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1452.23 CPU=0:00:01.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1452.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1452.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1460.28)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 4139. 
Total number of fetched objects 4139
AAE_INFO-618: Total number of nets in the design is 6110,  4.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1428.28 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1428.28 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:11:45 mem=1428.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:11:45 mem=1428.3M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_45280_ce-epo3-cad.ewi.tudelft.nl_ghpdohmen_qqrdcM/coe_eosdata_kIQzbk/hold_bc.twf 
	 Loading view 1 hold_bc 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.739  | -1.739  |  1.140  |  8.530  |
|           TNS (ns):|-463.676 |-463.676 |  0.000  |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.947  | -0.458  | -1.947  | -0.289  |
|           TNS (ns):|-224.426 | -45.078 |-178.796 | -0.599  |
|    Violating Paths:|   308   |   206   |   100   |    5    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.880%
------------------------------------------------------------

*Info: minBufDelay = 121.6 ps, libStdDelay = 49.9 ps, minBufSize = 35123200 (4.0)
*Info: worst delay setup view: setup_wc
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1025.2M, totSessionCpu=0:11:47 **
Info: 0 don't touch net , 2056 undriven nets excluded from IPO operation.
Info: 183 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:11.0 real=0:00:12.0 totSessionCpu=0:11:48 mem=1361.5M density=65.880% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.947|  -224.43|     307|          0|       0(     0)|    65.88%|   0:00:12.0|  1361.5M|
|   1|  -1.947|  -224.43|     307|          0|       0(     0)|    65.88%|   0:00:12.0|  1361.5M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.947|  -224.43|     307|          0|       0(     0)|    65.88%|   0:00:12.0|  1361.5M|
|   1|  -1.774|  -162.09|     109|        145|       0(     0)|    68.99%|   0:00:14.0|  1369.7M|
|   2|  -1.708|  -154.91|     101|         10|       1(     0)|    69.11%|   0:00:14.0|  1369.7M|
|   3|  -1.708|  -154.89|     100|          2|       0(     0)|    69.13%|   0:00:15.0|  1369.7M|
|   4|  -1.708|  -154.89|     100|          2|       0(     0)|    69.16%|   0:00:15.0|  1369.7M|
|   5|  -1.699|  -154.00|     100|          1|       1(     0)|    69.16%|   0:00:16.0|  1369.7M|
|   6|  -1.652|  -148.59|     100|          7|       0(     0)|    69.25%|   0:00:17.0|  1369.7M|
|   7|  -1.561|  -139.23|     100|          4|       3(     0)|    69.29%|   0:00:18.0|  1369.7M|
|   8|  -1.529|  -136.02|     100|          4|       0(     0)|    69.32%|   0:00:18.0|  1369.7M|
|   9|  -1.529|  -136.02|     100|          0|       0(     0)|    69.32%|   0:00:18.0|  1369.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 175 cells added for Phase I
*info:    Total 5 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.529|  -136.02|     100|          0|       0(     0)|    69.32%|   0:00:18.0|  1369.7M|
|   1|  -1.529|  -136.02|     100|          0|       0(     0)|    69.32%|   0:00:20.0|  1369.7M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 111 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   104 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of hold view DRV degradation.
*info:     4 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    75 net(s): Could not be fixed because of hold slack degradation.
*info:     2 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:18.8 real=0:00:20.0 totSessionCpu=0:11:55 mem=1369.7M density=69.321% ***

*info:
*info: Added a total of 175 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'DEL01BWP7T' used
*info:            1 cell  of type 'BUFFD1BWP7T' used
*info:            3 cells of type 'CKBD1BWP7T' used
*info:            1 cell  of type 'DEL015BWP7T' used
*info:            8 cells of type 'CKBD0BWP7T' used
*info:            2 cells of type 'BUFFD0BWP7T' used
*info:            8 cells of type 'DEL02BWP7T' used
*info:            1 cell  of type 'BUFFD1P5BWP7T' used
*info:            2 cells of type 'CKBD2BWP7T' used
*info:            1 cell  of type 'BUFFD3BWP7T' used
*info:           15 cells of type 'DEL0BWP7T' used
*info:          112 cells of type 'DEL1BWP7T' used
*info:           13 cells of type 'DEL2BWP7T' used
*info:            1 cell  of type 'CKBD8BWP7T' used
*info:            1 cell  of type 'DEL3BWP7T' used
*info:
*info: Total 5 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:18.8 real=0:00:20.0 totSessionCpu=0:11:55 mem=1369.7M density=69.321%) ***
Density distribution unevenness ratio = 10.394%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1350.6MB
Summary Report:
Instances move: 0 (out of 3933 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1350.6MB
Density distribution unevenness ratio = 9.343%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.502  | -1.502  | -0.003  |  8.530  |
|           TNS (ns):|-436.973 |-436.968 | -0.005  |  0.000  |
|    Violating Paths:|   304   |   300   |    4    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.321%
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1032.5M, totSessionCpu=0:11:56 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Tue Jan 17 13:41:30 2023
#
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 2533 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 175
#  Number of instances resized = 3
#  Total number of placement changes (moved instances are counted twice) = 178
#Start routing data preparation on Tue Jan 17 13:41:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 6283 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.91 (MB), peak = 1112.21 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#543 routed nets are extracted.
#    234 (3.72%) extracted nets are partially routed.
#3521 routed net(s) are imported.
#102 (1.62%) nets are without wires.
#2119 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 6285.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Jan 17 13:41:31 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.03 (MB)
#Total memory = 1028.91 (MB)
#Peak memory = 1112.21 (MB)
#
#
#Start global routing on Tue Jan 17 13:41:31 2023
#
#Number of eco nets is 234
#
#Start global routing data preparation on Tue Jan 17 13:41:31 2023
#
#Start routing resource analysis on Tue Jan 17 13:41:31 2023
#
#Routing resource analysis is done on Tue Jan 17 13:41:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521    84.42%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084    21.10%
#
#  186 nets (2.96%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 13:41:31 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.91 (MB), peak = 1112.21 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.91 (MB), peak = 1112.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.16 (MB), peak = 1112.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.38 (MB), peak = 1112.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.38 (MB), peak = 1112.21 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.38 (MB), peak = 1112.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2119 (skipped).
#Total number of routable nets = 4166.
#Total number of nets in the design = 6285.
#
#336 routable nets have only global wires.
#3830 routable nets have only detail routed wires.
#186 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             336  
#-----------------------------
#        Total             336  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                186            3980  
#------------------------------------------------
#        Total                186            3980  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2       36(2.37%)     14(0.92%)      6(0.39%)      1(0.07%)   (3.75%)
#  METAL3        9(0.59%)      9(0.59%)      0(0.00%)      0(0.00%)   (1.18%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     45(0.87%)     23(0.45%)      6(0.12%)      1(0.02%)   (1.45%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.85% H + 1.87% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 164787 um.
#Total half perimeter of net bounding box = 128498 um.
#Total wire length on LAYER METAL1 = 5978 um.
#Total wire length on LAYER METAL2 = 50040 um.
#Total wire length on LAYER METAL3 = 71052 um.
#Total wire length on LAYER METAL4 = 37717 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26273
#Total number of multi-cut vias = 23736 ( 90.3%)
#Total number of single cut vias = 2537 (  9.7%)
#Up-Via Summary (total 26273):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1410 ( 10.2%)     12444 ( 89.8%)      13854
# METAL2           765 (  8.1%)      8690 ( 91.9%)       9455
# METAL3           362 ( 12.2%)      2602 ( 87.8%)       2964
#-----------------------------------------------------------
#                 2537 (  9.7%)     23736 ( 90.3%)      26273 
#
#Max overcon = 4 tracks.
#Total overcon = 1.45%.
#Worst layer Gcell overcon rate = 1.18%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.71 (MB)
#Total memory = 1030.61 (MB)
#Peak memory = 1112.21 (MB)
#
#Finished global routing on Tue Jan 17 13:41:31 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.91 (MB), peak = 1112.21 (MB)
#Start Track Assignment.
#Done with 349 horizontal wires in 1 hboxes and 316 vertical wires in 1 hboxes.
#Done with 60 horizontal wires in 1 hboxes and 39 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 165396 um.
#Total half perimeter of net bounding box = 128498 um.
#Total wire length on LAYER METAL1 = 6172 um.
#Total wire length on LAYER METAL2 = 50098 um.
#Total wire length on LAYER METAL3 = 71385 um.
#Total wire length on LAYER METAL4 = 37741 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26270
#Total number of multi-cut vias = 23736 ( 90.4%)
#Total number of single cut vias = 2534 (  9.6%)
#Up-Via Summary (total 26270):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1410 ( 10.2%)     12444 ( 89.8%)      13854
# METAL2           763 (  8.1%)      8690 ( 91.9%)       9453
# METAL3           361 ( 12.2%)      2602 ( 87.8%)       2963
#-----------------------------------------------------------
#                 2534 (  9.6%)     23736 ( 90.4%)      26270 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.80 (MB), peak = 1112.21 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.09 (MB)
#Total memory = 1034.96 (MB)
#Peak memory = 1112.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.8% of the total area was rechecked for DRC, and 58.3% required routing.
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	METAL1        0        7        1        8
#	METAL2       26       24        0       50
#	METAL3        1        9        0       10
#	METAL4        0        1        0        1
#	Totals       27       41        1       69
#178 out of 5097 instances (3.5%) need to be verified(marked ipoed), dirty area=3.7%.
#32.8% of the total area is being checked for drcs
#32.8% of the total area was checked
#   number of violations = 756
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	METAL1      168      519        1      688
#	METAL2       30       27        0       57
#	METAL3        1        9        0       10
#	METAL4        0        1        0        1
#	Totals      199      556        1      756
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1084.52 (MB), peak = 1112.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        3       13       16
#	METAL2        1        4        5
#	Totals        4       17       21
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1091.32 (MB), peak = 1112.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        3       13       16
#	METAL2        0        2        2
#	Totals        3       15       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.32 (MB), peak = 1112.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.32 (MB), peak = 1112.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 164651 um.
#Total half perimeter of net bounding box = 128498 um.
#Total wire length on LAYER METAL1 = 5662 um.
#Total wire length on LAYER METAL2 = 50004 um.
#Total wire length on LAYER METAL3 = 71371 um.
#Total wire length on LAYER METAL4 = 37614 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 27155
#Total number of multi-cut vias = 22590 ( 83.2%)
#Total number of single cut vias = 4565 ( 16.8%)
#Up-Via Summary (total 27155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          2234 ( 16.1%)     11657 ( 83.9%)      13891
# METAL2          1637 ( 16.5%)      8296 ( 83.5%)       9933
# METAL3           694 ( 20.8%)      2637 ( 79.2%)       3331
#-----------------------------------------------------------
#                 4565 ( 16.8%)     22590 ( 83.2%)      27155 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 2.08 (MB)
#Total memory = 1037.04 (MB)
#Peak memory = 1112.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.85 (MB), peak = 1112.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 164657 um.
#Total half perimeter of net bounding box = 128498 um.
#Total wire length on LAYER METAL1 = 5662 um.
#Total wire length on LAYER METAL2 = 50004 um.
#Total wire length on LAYER METAL3 = 71371 um.
#Total wire length on LAYER METAL4 = 37620 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 27163
#Total number of multi-cut vias = 22590 ( 83.2%)
#Total number of single cut vias = 4573 ( 16.8%)
#Up-Via Summary (total 27163):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          2234 ( 16.1%)     11657 ( 83.9%)      13891
# METAL2          1637 ( 16.5%)      8296 ( 83.5%)       9933
# METAL3           702 ( 21.0%)      2637 ( 79.0%)       3339
#-----------------------------------------------------------
#                 4573 ( 16.8%)     22590 ( 83.2%)      27163 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 164657 um.
#Total half perimeter of net bounding box = 128498 um.
#Total wire length on LAYER METAL1 = 5662 um.
#Total wire length on LAYER METAL2 = 50004 um.
#Total wire length on LAYER METAL3 = 71371 um.
#Total wire length on LAYER METAL4 = 37620 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 27163
#Total number of multi-cut vias = 22590 ( 83.2%)
#Total number of single cut vias = 4573 ( 16.8%)
#Up-Via Summary (total 27163):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          2234 ( 16.1%)     11657 ( 83.9%)      13891
# METAL2          1637 ( 16.5%)      8296 ( 83.5%)       9933
# METAL3           702 ( 21.0%)      2637 ( 79.0%)       3339
#-----------------------------------------------------------
#                 4573 ( 16.8%)     22590 ( 83.2%)      27163 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#60.84% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1039.34 (MB), peak = 1112.21 (MB)
#CELL_VIEW pixel,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 186
#Total wire length = 164657 um.
#Total half perimeter of net bounding box = 128498 um.
#Total wire length on LAYER METAL1 = 5662 um.
#Total wire length on LAYER METAL2 = 50004 um.
#Total wire length on LAYER METAL3 = 71371 um.
#Total wire length on LAYER METAL4 = 37620 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 27163
#Total number of multi-cut vias = 25543 ( 94.0%)
#Total number of single cut vias = 1620 (  6.0%)
#Up-Via Summary (total 27163):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1          1033 (  7.4%)     12858 ( 92.6%)      13891
# METAL2           470 (  4.7%)      9463 ( 95.3%)       9933
# METAL3           117 (  3.5%)      3222 ( 96.5%)       3339
#-----------------------------------------------------------
#                 1620 (  6.0%)     25543 ( 94.0%)      27163 
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 0.97 (MB)
#Total memory = 1035.94 (MB)
#Peak memory = 1112.21 (MB)
#Updating routing design signature
#Created 569 library cell signatures
#Created 6285 NETS and 0 SPECIALNETS signatures
#Created 5097 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.94 (MB), peak = 1112.21 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.95 (MB), peak = 1112.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -22.69 (MB)
#Total memory = 1009.83 (MB)
#Peak memory = 1112.21 (MB)
#Number of warnings = 0
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 13:41:45 2023
#
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 988.0M, totSessionCpu=0:12:11 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 989.4M, totSessionCpu=0:12:12 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1205.5)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  66.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1288.49 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1288.49 CPU=0:00:01.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1288.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1288.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1296.54)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 4303. 
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  4.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1264.53 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1264.53 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:12:15 mem=1264.5M)
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1024.7M, totSessionCpu=0:12:15 **
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1024.7M, totSessionCpu=0:12:15 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1199.76M, totSessionCpu=0:12:15).
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1024.7M, totSessionCpu=0:12:15 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1024.7M, totSessionCpu=0:12:16 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: pixel
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  66.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:09.3 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.739  | -1.739  | -0.264  |  8.524  |
|           TNS (ns):|-480.134 |-463.870 | -16.264 |  0.000  |
|    Violating Paths:|   386   |   300   |   86    |    0    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.397  |  0.008  | -1.397  | -0.062  |
|           TNS (ns):|-123.243 |  0.000  |-123.182 | -0.062  |
|    Violating Paths:|   101   |    0    |   100   |    1    |
|          All Paths:|   695   |   535   |   100   |   110   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.008   |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.331   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.321%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:46, mem = 1024.7M, totSessionCpu=0:12:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> addFiller -cell FILL8BWP7T FILL64BWP7T FILL4BWP7T FILL32BWP7T FILL2BWP7T FILL1BWP7T FILL16BWP7T -prefix FILLER
**WARN: (EMS-42):	Message (IMPSP-5217) has been suppressed from output.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64BWP7T / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILL32BWP7T / prefix FILLER).
*INFO:   Added 105 filler insts (cell FILL16BWP7T / prefix FILLER).
*INFO:   Added 420 filler insts (cell FILL8BWP7T / prefix FILLER).
*INFO:   Added 1133 filler insts (cell FILL4BWP7T / prefix FILLER).
*INFO:   Added 1252 filler insts (cell FILL2BWP7T / prefix FILLER).
*INFO:   Added 1655 filler insts (cell FILL1BWP7T / prefix FILLER).
*INFO: Total 4573 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 4573 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1231.8) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 3
  Overlap     : 0
End Summary

  Verification Complete : 3 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.4  MEM: 86.3M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan 17 13:41:57 2023

Design Name: pixel
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (324.8000, 324.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 13:41:57 **** Processed 5000 nets.
Net dvdd: dangling Wire.
Net dgnd: dangling Wire.

Begin Summary 
    83 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    83 total info(s) created.
End Summary

End Time: Tue Jan 17 13:41:57 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 83 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> encMessage info 0
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  66.7 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  66.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1367.31 CPU=0:00:02.2 REAL=0:00:03.0)
AAE_INFO: 1 threads acquired from CTE.
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  4.7 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 4303
AAE_INFO-618: Total number of nets in the design is 6285,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1343.38 CPU=0:00:00.4 REAL=0:00:00.0)
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Saving AAE Data ...
**WARN: (EMS-42):	Message (IMPCTE-104) has been suppressed from output.
Saving preference file ../out/pixel.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving route file ...
rc_bc rc_wc
Generated self-contained design pixel.enc.dat
<CMD> reportGateCount
Gate area 6.5856 um^2
[0] pixel Gates=10535 Cells=4113 Area=69379.3 um^2
<CMD> win
