vendor_name = ModelSim
source_file = 1, D:/fpga_prj/sdram_three_version/prj/Sdram_Params.h
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdram_init_tb.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdram_init.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdram_control_tb.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdram_control.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdr_parameters.h
source_file = 1, D:/fpga_prj/sdram_three_version/prj/sdr.v
source_file = 1, D:/fpga_prj/sdram_three_version/ip/fifo_wr.qip
source_file = 1, D:/fpga_prj/sdram_three_version/ip/fifo_wr.v
source_file = 1, D:/fpga_prj/sdram_three_version/ip/fifo_rd.qip
source_file = 1, D:/fpga_prj/sdram_three_version/ip/fifo_rd.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/write_state.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/read_state.v
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/sdram.cbx.xml
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, f:/quartus13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/a_gray2bin_ugb.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_t57.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_pjc.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/altsyncram_sj31.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dffpipe_gd9.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_ikd.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dffpipe_hd9.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_jkd.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dffpipe_id9.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/cmpr_f66.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dcfifo_cnl1.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/altsyncram_ug31.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_kkd.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dffpipe_jd9.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_lkd.tdf
source_file = 1, D:/fpga_prj/sdram_three_version/prj/db/dffpipe_kd9.tdf
design_name = sdram_control_top
instance = comp, \sdram_control|read_state|rd_cnt[15] , sdram_control|read_state|rd_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[15] , sdram_control|write_state|wr_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[11] , sdram_control|real_raddr_r[11], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[5] , sdram_control|auto_refre_state|ref_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[11] , sdram_control|auto_refre_state|ref_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[3] , sdram_control|auto_refre_state|ref_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[14]~45 , sdram_control|read_state|rd_cnt[14]~45, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[15]~47 , sdram_control|read_state|rd_cnt[15]~47, sdram_control_top, 1
instance = comp, \sdram_control|Add3~8 , sdram_control|Add3~8, sdram_control_top, 1
instance = comp, \sdram_control|Add3~16 , sdram_control|Add3~16, sdram_control_top, 1
instance = comp, \sdram_control|Add3~20 , sdram_control|Add3~20, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[14]~45 , sdram_control|write_state|wr_cnt[14]~45, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[15]~47 , sdram_control|write_state|wr_cnt[15]~47, sdram_control_top, 1
instance = comp, \sdram_control|Add2~0 , sdram_control|Add2~0, sdram_control_top, 1
instance = comp, \sdram_control|Add2~2 , sdram_control|Add2~2, sdram_control_top, 1
instance = comp, \sdram_control|Add2~8 , sdram_control|Add2~8, sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[11]~35 , sdram_control|real_raddr_r[11]~35, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[3]~23 , sdram_control|auto_refre_state|ref_cnt[3]~23, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[5]~27 , sdram_control|auto_refre_state|ref_cnt[5]~27, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[11]~39 , sdram_control|auto_refre_state|ref_cnt[11]~39, sdram_control_top, 1
instance = comp, \sdram_control|Add2~15 , sdram_control|Add2~15, sdram_control_top, 1
instance = comp, \sdram_control|Add2~18 , sdram_control|Add2~18, sdram_control_top, 1
instance = comp, \sdram_control|Add2~20 , sdram_control|Add2~20, sdram_control_top, 1
instance = comp, \sdram_control|Add0~62 , sdram_control|Add0~62, sdram_control_top, 1
instance = comp, \sdram_control|Add0~66 , sdram_control|Add0~66, sdram_control_top, 1
instance = comp, \sdram_control|Add0~78 , sdram_control|Add0~78, sdram_control_top, 1
instance = comp, \sdram_control|Add0~88 , sdram_control|Add0~88, sdram_control_top, 1
instance = comp, \sdram_control|Add0~90 , sdram_control|Add0~90, sdram_control_top, 1
instance = comp, \sdram_control|Add0~92 , sdram_control|Add0~92, sdram_control_top, 1
instance = comp, \sdram_control|Add0~102 , sdram_control|Add0~102, sdram_control_top, 1
instance = comp, \sdram_control|Add0~104 , sdram_control|Add0~104, sdram_control_top, 1
instance = comp, \sdram_control|Add0~106 , sdram_control|Add0~106, sdram_control_top, 1
instance = comp, \sdram_control|Add0~108 , sdram_control|Add0~108, sdram_control_top, 1
instance = comp, \sdram_control|Add0~110 , sdram_control|Add0~110, sdram_control_top, 1
instance = comp, \sdram_control|Add0~120 , sdram_control|Add0~120, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~8 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~8, sdram_control_top, 1
instance = comp, \Add1~0 , Add1~0, sdram_control_top, 1
instance = comp, \Add1~6 , Add1~6, sdram_control_top, 1
instance = comp, \Add1~14 , Add1~14, sdram_control_top, 1
instance = comp, \Add1~16 , Add1~16, sdram_control_top, 1
instance = comp, \Add1~20 , Add1~20, sdram_control_top, 1
instance = comp, \Add1~32 , Add1~32, sdram_control_top, 1
instance = comp, \Add1~38 , Add1~38, sdram_control_top, 1
instance = comp, \Add0~2 , Add0~2, sdram_control_top, 1
instance = comp, \Add0~10 , Add0~10, sdram_control_top, 1
instance = comp, \Add0~14 , Add0~14, sdram_control_top, 1
instance = comp, \Add0~18 , Add0~18, sdram_control_top, 1
instance = comp, \Add0~20 , Add0~20, sdram_control_top, 1
instance = comp, \Add0~24 , Add0~24, sdram_control_top, 1
instance = comp, \Add0~28 , Add0~28, sdram_control_top, 1
instance = comp, \Add0~32 , Add0~32, sdram_control_top, 1
instance = comp, \Add0~36 , Add0~36, sdram_control_top, 1
instance = comp, \Add0~38 , Add0~38, sdram_control_top, 1
instance = comp, \Add0~40 , Add0~40, sdram_control_top, 1
instance = comp, \Add3~4 , Add3~4, sdram_control_top, 1
instance = comp, \Add3~6 , Add3~6, sdram_control_top, 1
instance = comp, \Add3~16 , Add3~16, sdram_control_top, 1
instance = comp, \Add3~20 , Add3~20, sdram_control_top, 1
instance = comp, \Add3~34 , Add3~34, sdram_control_top, 1
instance = comp, \Add2~2 , Add2~2, sdram_control_top, 1
instance = comp, \Add2~4 , Add2~4, sdram_control_top, 1
instance = comp, \Add2~8 , Add2~8, sdram_control_top, 1
instance = comp, \Add2~10 , Add2~10, sdram_control_top, 1
instance = comp, \Add2~12 , Add2~12, sdram_control_top, 1
instance = comp, \Add2~14 , Add2~14, sdram_control_top, 1
instance = comp, \Add2~18 , Add2~18, sdram_control_top, 1
instance = comp, \Add2~22 , Add2~22, sdram_control_top, 1
instance = comp, \Add2~26 , Add2~26, sdram_control_top, 1
instance = comp, \Add2~28 , Add2~28, sdram_control_top, 1
instance = comp, \Add2~30 , Add2~30, sdram_control_top, 1
instance = comp, \Add2~38 , Add2~38, sdram_control_top, 1
instance = comp, \Add2~40 , Add2~40, sdram_control_top, 1
instance = comp, \Add2~42 , Add2~42, sdram_control_top, 1
instance = comp, \Add1~40 , Add1~40, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[1] , sdram_control|write_state|Sa[1], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[3] , sdram_control|read_state|Sa[3], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[4] , sdram_control|write_state|Sa[4], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[5] , sdram_control|write_state|Sa[5], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[6] , sdram_control|write_state|Sa[6], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[7] , sdram_control|write_state|Sa[7], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Saddr[10] , sdram_control|sdram_init|Saddr[10], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[11] , sdram_control|read_state|Sa[11], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[12] , sdram_control|read_state|Sa[12], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Command[2] , sdram_control|write_state|Command[2], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Command[2] , sdram_control|read_state|Command[2], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Command[1] , sdram_control|write_state|Command[1], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command[1] , sdram_control|sdram_init|Command[1], sdram_control_top, 1
instance = comp, \sdram_control|Cas_n~0 , sdram_control|Cas_n~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|always0~0 , sdram_control|read_state|always0~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal4~0 , sdram_control|write_state|Equal4~0, sdram_control_top, 1
instance = comp, \sdram_control|reme_wri_wri , sdram_control|reme_wri_wri, sdram_control_top, 1
instance = comp, \sdram_control|Selector2~1 , sdram_control|Selector2~1, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector11~0 , sdram_control|write_state|Selector11~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector9~0 , sdram_control|read_state|Selector9~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector8~0 , sdram_control|write_state|Selector8~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector7~0 , sdram_control|write_state|Selector7~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector6~0 , sdram_control|write_state|Selector6~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector5~0 , sdram_control|write_state|Selector5~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Selector0~1 , sdram_control|sdram_init|Selector0~1, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector2~0 , sdram_control|read_state|Selector2~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector1~0 , sdram_control|read_state|Selector1~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector0~0 , sdram_control|read_state|Selector0~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal1~1 , sdram_control|auto_refre_state|Equal1~1, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Command~0 , sdram_control|read_state|Command~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command~0 , sdram_control|sdram_init|Command~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[0] , sdram_control|caddr_r[0], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[12] , sdram_control|real_caddr_r[12], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[11] , sdram_control|real_caddr_r[11], sdram_control_top, 1
instance = comp, \sdram_control|reme_wri_wri~0 , sdram_control|reme_wri_wri~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector4~0 , sdram_control|Selector4~0, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[29] , sdram_control|ref_time_cnt[29], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[24] , sdram_control|ref_time_cnt[24], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[23] , sdram_control|ref_time_cnt[23], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[22] , sdram_control|ref_time_cnt[22], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[21] , sdram_control|ref_time_cnt[21], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[20] , sdram_control|ref_time_cnt[20], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~2 , sdram_control|Equal0~2, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[15] , sdram_control|ref_time_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[14] , sdram_control|ref_time_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[13] , sdram_control|ref_time_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~5 , sdram_control|Equal0~5, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[8] , sdram_control|ref_time_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[2] , sdram_control|ref_time_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|Selector0~0 , sdram_control|Selector0~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector0~1 , sdram_control|Selector0~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector0~2 , sdram_control|Selector0~2, sdram_control_top, 1
instance = comp, \sdram_control|Selector6~1 , sdram_control|Selector6~1, sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[1] , sdram_control|caddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[2] , sdram_control|caddr_r[2], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[5] , sdram_control|caddr_r[5], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[6] , sdram_control|caddr_r[6], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[11] , sdram_control|raddr_r[11], sdram_control_top, 1
instance = comp, \sdram_control|reme_rea_rea , sdram_control|reme_rea_rea, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, sdram_control_top, 1
instance = comp, \sdram_control|Add2~22 , sdram_control|Add2~22, sdram_control_top, 1
instance = comp, \sdram_control|Add2~23 , sdram_control|Add2~23, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0], sdram_control_top, 1
instance = comp, \sdram_control|reme_rea_rea~0 , sdram_control|reme_rea_rea~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_caddr[0]~0 , sd_caddr[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_caddr[1]~1 , sd_caddr[1]~1, sdram_control_top, 1
instance = comp, \sd_caddr[2]~2 , sd_caddr[2]~2, sdram_control_top, 1
instance = comp, \sd_caddr[5]~5 , sd_caddr[5]~5, sdram_control_top, 1
instance = comp, \sd_caddr[6]~6 , sd_caddr[6]~6, sdram_control_top, 1
instance = comp, \sd_raddr[11]~11 , sd_raddr[11]~11, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~_emulated , wr_sdram_addr[23]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~6 , wr_sdram_addr[23]~6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~_emulated , wr_sdram_addr[0]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~_emulated , rd_sdram_addr[0]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~14 , rd_sdram_addr[0]~14, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~_emulated , wr_sdram_addr[10]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~_emulated , wr_sdram_addr[2]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~30 , wr_sdram_addr[2]~30, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~_emulated , wr_sdram_addr[11]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~_emulated , wr_sdram_addr[13]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~_emulated , rd_sdram_addr[5]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~54 , rd_sdram_addr[5]~54, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~_emulated , wr_sdram_addr[6]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~62 , wr_sdram_addr[6]~62, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~_emulated , rd_sdram_addr[20]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~90 , rd_sdram_addr[20]~90, sdram_control_top, 1
instance = comp, \Equal0~1 , Equal0~1, sdram_control_top, 1
instance = comp, \Equal0~7 , Equal0~7, sdram_control_top, 1
instance = comp, \Equal0~14 , Equal0~14, sdram_control_top, 1
instance = comp, \Equal1~2 , Equal1~2, sdram_control_top, 1
instance = comp, \Equal1~5 , Equal1~5, sdram_control_top, 1
instance = comp, \Equal1~10 , Equal1~10, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~7 , wr_sdram_addr[23]~7, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~15 , wr_sdram_addr[0]~15, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~15 , rd_sdram_addr[0]~15, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~19 , wr_sdram_addr[10]~19, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~31 , wr_sdram_addr[2]~31, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~27 , wr_sdram_addr[11]~27, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~43 , wr_sdram_addr[13]~43, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~55 , rd_sdram_addr[5]~55, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~63 , wr_sdram_addr[6]~63, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~91 , rd_sdram_addr[20]~91, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Command~5 , sdram_control|write_state|Command~5, sdram_control_top, 1
instance = comp, \sdram_control|Add0~128 , sdram_control|Add0~128, sdram_control_top, 1
instance = comp, \sdram_control|Add0~133 , sdram_control|Add0~133, sdram_control_top, 1
instance = comp, \sdram_control|Add0~134 , sdram_control|Add0~134, sdram_control_top, 1
instance = comp, \sdram_control|Add0~135 , sdram_control|Add0~135, sdram_control_top, 1
instance = comp, \sdram_control|Add0~136 , sdram_control|Add0~136, sdram_control_top, 1
instance = comp, \sdram_control|Add0~137 , sdram_control|Add0~137, sdram_control_top, 1
instance = comp, \sdram_control|Add0~142 , sdram_control|Add0~142, sdram_control_top, 1
instance = comp, \sdram_control|Add0~143 , sdram_control|Add0~143, sdram_control_top, 1
instance = comp, \sdram_control|Add0~144 , sdram_control|Add0~144, sdram_control_top, 1
instance = comp, \sdram_control|Add0~147 , sdram_control|Add0~147, sdram_control_top, 1
instance = comp, \sdram_control|Add0~151 , sdram_control|Add0~151, sdram_control_top, 1
instance = comp, \sd_caddr[0] , sd_caddr[0], sdram_control_top, 1
instance = comp, \sd_caddr[1] , sd_caddr[1], sdram_control_top, 1
instance = comp, \sd_caddr[2] , sd_caddr[2], sdram_control_top, 1
instance = comp, \sd_caddr[5] , sd_caddr[5], sdram_control_top, 1
instance = comp, \sd_caddr[6] , sd_caddr[6], sdram_control_top, 1
instance = comp, \sd_raddr[11] , sd_raddr[11], sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~5 , wr_sdram_addr[23]~5, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~13 , rd_sdram_addr[0]~13, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~29 , wr_sdram_addr[2]~29, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~53 , rd_sdram_addr[5]~53, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~49 , rd_sdram_addr[14]~49, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~61 , wr_sdram_addr[6]~61, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~89 , rd_sdram_addr[20]~89, sdram_control_top, 1
instance = comp, \Wr_addr[22]~input , Wr_addr[22]~input, sdram_control_top, 1
instance = comp, \Wr_addr[23]~input , Wr_addr[23]~input, sdram_control_top, 1
instance = comp, \Rd_addr[0]~input , Rd_addr[0]~input, sdram_control_top, 1
instance = comp, \Wr_addr[2]~input , Wr_addr[2]~input, sdram_control_top, 1
instance = comp, \Rd_addr[2]~input , Rd_addr[2]~input, sdram_control_top, 1
instance = comp, \Rd_addr[5]~input , Rd_addr[5]~input, sdram_control_top, 1
instance = comp, \Wr_addr[6]~input , Wr_addr[6]~input, sdram_control_top, 1
instance = comp, \Wr_addr[16]~input , Wr_addr[16]~input, sdram_control_top, 1
instance = comp, \Wr_addr[17]~input , Wr_addr[17]~input, sdram_control_top, 1
instance = comp, \Wr_addr[20]~input , Wr_addr[20]~input, sdram_control_top, 1
instance = comp, \Rd_addr[20]~input , Rd_addr[20]~input, sdram_control_top, 1
instance = comp, \Wr_addr[21]~input , Wr_addr[21]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[1]~input , Wr_max_addr[1]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[2]~input , Wr_max_addr[2]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[8]~input , Wr_max_addr[8]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[9]~input , Wr_max_addr[9]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[11]~input , Wr_max_addr[11]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[13]~input , Wr_max_addr[13]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[20]~input , Wr_max_addr[20]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[19]~input , Wr_max_addr[19]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[18]~input , Wr_max_addr[18]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[17]~input , Wr_max_addr[17]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[16]~input , Wr_max_addr[16]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[5]~input , Rd_max_addr[5]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[4]~input , Rd_max_addr[4]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[8]~input , Rd_max_addr[8]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[11]~input , Rd_max_addr[11]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[10]~input , Rd_max_addr[10]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[13]~input , Rd_max_addr[13]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[12]~input , Rd_max_addr[12]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[14]~input , Rd_max_addr[14]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[21]~input , Rd_max_addr[21]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[20]~input , Rd_max_addr[20]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[19]~input , Rd_max_addr[19]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[17]~input , Rd_max_addr[17]~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2]~feeder, sdram_control_top, 1
instance = comp, \Dq[0]~output , Dq[0]~output, sdram_control_top, 1
instance = comp, \Dq[1]~output , Dq[1]~output, sdram_control_top, 1
instance = comp, \Dq[2]~output , Dq[2]~output, sdram_control_top, 1
instance = comp, \Dq[3]~output , Dq[3]~output, sdram_control_top, 1
instance = comp, \Dq[4]~output , Dq[4]~output, sdram_control_top, 1
instance = comp, \Dq[5]~output , Dq[5]~output, sdram_control_top, 1
instance = comp, \Dq[6]~output , Dq[6]~output, sdram_control_top, 1
instance = comp, \Dq[7]~output , Dq[7]~output, sdram_control_top, 1
instance = comp, \Dq[8]~output , Dq[8]~output, sdram_control_top, 1
instance = comp, \Dq[9]~output , Dq[9]~output, sdram_control_top, 1
instance = comp, \Dq[10]~output , Dq[10]~output, sdram_control_top, 1
instance = comp, \Dq[11]~output , Dq[11]~output, sdram_control_top, 1
instance = comp, \Dq[12]~output , Dq[12]~output, sdram_control_top, 1
instance = comp, \Dq[13]~output , Dq[13]~output, sdram_control_top, 1
instance = comp, \Dq[14]~output , Dq[14]~output, sdram_control_top, 1
instance = comp, \Dq[15]~output , Dq[15]~output, sdram_control_top, 1
instance = comp, \Wr_full~output , Wr_full~output, sdram_control_top, 1
instance = comp, \Wr_use[0]~output , Wr_use[0]~output, sdram_control_top, 1
instance = comp, \Wr_use[1]~output , Wr_use[1]~output, sdram_control_top, 1
instance = comp, \Wr_use[2]~output , Wr_use[2]~output, sdram_control_top, 1
instance = comp, \Wr_use[3]~output , Wr_use[3]~output, sdram_control_top, 1
instance = comp, \Wr_use[4]~output , Wr_use[4]~output, sdram_control_top, 1
instance = comp, \Wr_use[5]~output , Wr_use[5]~output, sdram_control_top, 1
instance = comp, \Wr_use[6]~output , Wr_use[6]~output, sdram_control_top, 1
instance = comp, \Wr_use[7]~output , Wr_use[7]~output, sdram_control_top, 1
instance = comp, \Rd_data[0]~output , Rd_data[0]~output, sdram_control_top, 1
instance = comp, \Rd_data[1]~output , Rd_data[1]~output, sdram_control_top, 1
instance = comp, \Rd_data[2]~output , Rd_data[2]~output, sdram_control_top, 1
instance = comp, \Rd_data[3]~output , Rd_data[3]~output, sdram_control_top, 1
instance = comp, \Rd_data[4]~output , Rd_data[4]~output, sdram_control_top, 1
instance = comp, \Rd_data[5]~output , Rd_data[5]~output, sdram_control_top, 1
instance = comp, \Rd_data[6]~output , Rd_data[6]~output, sdram_control_top, 1
instance = comp, \Rd_data[7]~output , Rd_data[7]~output, sdram_control_top, 1
instance = comp, \Rd_data[8]~output , Rd_data[8]~output, sdram_control_top, 1
instance = comp, \Rd_data[9]~output , Rd_data[9]~output, sdram_control_top, 1
instance = comp, \Rd_data[10]~output , Rd_data[10]~output, sdram_control_top, 1
instance = comp, \Rd_data[11]~output , Rd_data[11]~output, sdram_control_top, 1
instance = comp, \Rd_data[12]~output , Rd_data[12]~output, sdram_control_top, 1
instance = comp, \Rd_data[13]~output , Rd_data[13]~output, sdram_control_top, 1
instance = comp, \Rd_data[14]~output , Rd_data[14]~output, sdram_control_top, 1
instance = comp, \Rd_data[15]~output , Rd_data[15]~output, sdram_control_top, 1
instance = comp, \Rd_empty~output , Rd_empty~output, sdram_control_top, 1
instance = comp, \Rd_use[0]~output , Rd_use[0]~output, sdram_control_top, 1
instance = comp, \Rd_use[1]~output , Rd_use[1]~output, sdram_control_top, 1
instance = comp, \Rd_use[2]~output , Rd_use[2]~output, sdram_control_top, 1
instance = comp, \Rd_use[3]~output , Rd_use[3]~output, sdram_control_top, 1
instance = comp, \Rd_use[4]~output , Rd_use[4]~output, sdram_control_top, 1
instance = comp, \Rd_use[5]~output , Rd_use[5]~output, sdram_control_top, 1
instance = comp, \Rd_use[6]~output , Rd_use[6]~output, sdram_control_top, 1
instance = comp, \Rd_use[7]~output , Rd_use[7]~output, sdram_control_top, 1
instance = comp, \Sa[0]~output , Sa[0]~output, sdram_control_top, 1
instance = comp, \Sa[1]~output , Sa[1]~output, sdram_control_top, 1
instance = comp, \Sa[2]~output , Sa[2]~output, sdram_control_top, 1
instance = comp, \Sa[3]~output , Sa[3]~output, sdram_control_top, 1
instance = comp, \Sa[4]~output , Sa[4]~output, sdram_control_top, 1
instance = comp, \Sa[5]~output , Sa[5]~output, sdram_control_top, 1
instance = comp, \Sa[6]~output , Sa[6]~output, sdram_control_top, 1
instance = comp, \Sa[7]~output , Sa[7]~output, sdram_control_top, 1
instance = comp, \Sa[8]~output , Sa[8]~output, sdram_control_top, 1
instance = comp, \Sa[9]~output , Sa[9]~output, sdram_control_top, 1
instance = comp, \Sa[10]~output , Sa[10]~output, sdram_control_top, 1
instance = comp, \Sa[11]~output , Sa[11]~output, sdram_control_top, 1
instance = comp, \Sa[12]~output , Sa[12]~output, sdram_control_top, 1
instance = comp, \Ba[0]~output , Ba[0]~output, sdram_control_top, 1
instance = comp, \Ba[1]~output , Ba[1]~output, sdram_control_top, 1
instance = comp, \Cs_n~output , Cs_n~output, sdram_control_top, 1
instance = comp, \Cke~output , Cke~output, sdram_control_top, 1
instance = comp, \Ras_n~output , Ras_n~output, sdram_control_top, 1
instance = comp, \Cas_n~output , Cas_n~output, sdram_control_top, 1
instance = comp, \We_n~output , We_n~output, sdram_control_top, 1
instance = comp, \Dqm[0]~output , Dqm[0]~output, sdram_control_top, 1
instance = comp, \Dqm[1]~output , Dqm[1]~output, sdram_control_top, 1
instance = comp, \Wr_en~input , Wr_en~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, sdram_control_top, 1
instance = comp, \Wr_load~input , Wr_load~input, sdram_control_top, 1
instance = comp, \Wr_load~inputclkctrl , Wr_load~inputclkctrl, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[8] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[8] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[1], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[0]~16 , sdram_control|write_state|wr_cnt[0]~16, sdram_control_top, 1
instance = comp, \Rst_n~input , Rst_n~input, sdram_control_top, 1
instance = comp, \Rst_n~inputclkctrl , Rst_n~inputclkctrl, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[0]~16 , sdram_control|sdram_init|init_cnt[0]~16, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[4]~24 , sdram_control|sdram_init|init_cnt[4]~24, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[5]~26 , sdram_control|sdram_init|init_cnt[5]~26, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[6]~28 , sdram_control|sdram_init|init_cnt[6]~28, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[7]~30 , sdram_control|sdram_init|init_cnt[7]~30, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[7] , sdram_control|sdram_init|init_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[8]~32 , sdram_control|sdram_init|init_cnt[8]~32, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[8] , sdram_control|sdram_init|init_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[9]~34 , sdram_control|sdram_init|init_cnt[9]~34, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[9] , sdram_control|sdram_init|init_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[10]~36 , sdram_control|sdram_init|init_cnt[10]~36, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[10] , sdram_control|sdram_init|init_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[11]~38 , sdram_control|sdram_init|init_cnt[11]~38, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[12]~40 , sdram_control|sdram_init|init_cnt[12]~40, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[12] , sdram_control|sdram_init|init_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[13]~42 , sdram_control|sdram_init|init_cnt[13]~42, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[14]~44 , sdram_control|sdram_init|init_cnt[14]~44, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[14] , sdram_control|sdram_init|init_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[15]~46 , sdram_control|sdram_init|init_cnt[15]~46, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[15] , sdram_control|sdram_init|init_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[11] , sdram_control|sdram_init|init_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~0 , sdram_control|sdram_init|LessThan0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[6] , sdram_control|sdram_init|init_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[3]~22 , sdram_control|sdram_init|init_cnt[3]~22, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[3] , sdram_control|sdram_init|init_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[5] , sdram_control|sdram_init|init_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal1~0 , sdram_control|sdram_init|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~1 , sdram_control|sdram_init|LessThan0~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~2 , sdram_control|sdram_init|LessThan0~2, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~3 , sdram_control|sdram_init|LessThan0~3, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~4 , sdram_control|sdram_init|LessThan0~4, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[0] , sdram_control|sdram_init|init_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[1]~18 , sdram_control|sdram_init|init_cnt[1]~18, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[1] , sdram_control|sdram_init|init_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[2]~20 , sdram_control|sdram_init|init_cnt[2]~20, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[2] , sdram_control|sdram_init|init_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[4] , sdram_control|sdram_init|init_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|Add0~68 , sdram_control|Add0~68, sdram_control_top, 1
instance = comp, \sdram_control|Add0~70 , sdram_control|Add0~70, sdram_control_top, 1
instance = comp, \sdram_control|Add0~155 , sdram_control|Add0~155, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[4] , sdram_control|ref_time_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|Add0~72 , sdram_control|Add0~72, sdram_control_top, 1
instance = comp, \sdram_control|Add0~150 , sdram_control|Add0~150, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[5] , sdram_control|ref_time_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|Add0~74 , sdram_control|Add0~74, sdram_control_top, 1
instance = comp, \sdram_control|Add0~76 , sdram_control|Add0~76, sdram_control_top, 1
instance = comp, \sdram_control|Add0~148 , sdram_control|Add0~148, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[7] , sdram_control|ref_time_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|Add0~80 , sdram_control|Add0~80, sdram_control_top, 1
instance = comp, \sdram_control|Add0~154 , sdram_control|Add0~154, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[9] , sdram_control|ref_time_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|Add0~82 , sdram_control|Add0~82, sdram_control_top, 1
instance = comp, \sdram_control|Add0~153 , sdram_control|Add0~153, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[10] , sdram_control|ref_time_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[1]~0 , sdram_control|ref_time_cnt[1]~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[13] , sdram_control|sdram_init|init_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~1 , sdram_control|sdram_init|Equal0~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~0 , sdram_control|sdram_init|Equal0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~2 , sdram_control|sdram_init|Equal0~2, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~3 , sdram_control|sdram_init|Equal0~3, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[1]~1 , sdram_control|ref_time_cnt[1]~1, sdram_control_top, 1
instance = comp, \sdram_control|Add0~149 , sdram_control|Add0~149, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[6] , sdram_control|ref_time_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|Add0~84 , sdram_control|Add0~84, sdram_control_top, 1
instance = comp, \sdram_control|Add0~146 , sdram_control|Add0~146, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[11] , sdram_control|ref_time_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~6 , sdram_control|Equal0~6, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~7 , sdram_control|Equal0~7, sdram_control_top, 1
instance = comp, \sdram_control|Add0~86 , sdram_control|Add0~86, sdram_control_top, 1
instance = comp, \sdram_control|Add0~145 , sdram_control|Add0~145, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[12] , sdram_control|ref_time_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|Add0~94 , sdram_control|Add0~94, sdram_control_top, 1
instance = comp, \sdram_control|Add0~141 , sdram_control|Add0~141, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[16] , sdram_control|ref_time_cnt[16], sdram_control_top, 1
instance = comp, \sdram_control|Add0~96 , sdram_control|Add0~96, sdram_control_top, 1
instance = comp, \sdram_control|Add0~98 , sdram_control|Add0~98, sdram_control_top, 1
instance = comp, \sdram_control|Add0~139 , sdram_control|Add0~139, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[18] , sdram_control|ref_time_cnt[18], sdram_control_top, 1
instance = comp, \sdram_control|Add0~100 , sdram_control|Add0~100, sdram_control_top, 1
instance = comp, \sdram_control|Add0~138 , sdram_control|Add0~138, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[19] , sdram_control|ref_time_cnt[19], sdram_control_top, 1
instance = comp, \sdram_control|Add0~140 , sdram_control|Add0~140, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[17] , sdram_control|ref_time_cnt[17], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~3 , sdram_control|Equal0~3, sdram_control_top, 1
instance = comp, \sdram_control|Add0~112 , sdram_control|Add0~112, sdram_control_top, 1
instance = comp, \sdram_control|Add0~132 , sdram_control|Add0~132, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[25] , sdram_control|ref_time_cnt[25], sdram_control_top, 1
instance = comp, \sdram_control|Add0~114 , sdram_control|Add0~114, sdram_control_top, 1
instance = comp, \sdram_control|Add0~116 , sdram_control|Add0~116, sdram_control_top, 1
instance = comp, \sdram_control|Add0~130 , sdram_control|Add0~130, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[27] , sdram_control|ref_time_cnt[27], sdram_control_top, 1
instance = comp, \sdram_control|Add0~118 , sdram_control|Add0~118, sdram_control_top, 1
instance = comp, \sdram_control|Add0~129 , sdram_control|Add0~129, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[28] , sdram_control|ref_time_cnt[28], sdram_control_top, 1
instance = comp, \sdram_control|Add0~122 , sdram_control|Add0~122, sdram_control_top, 1
instance = comp, \sdram_control|Add0~127 , sdram_control|Add0~127, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[30] , sdram_control|ref_time_cnt[30], sdram_control_top, 1
instance = comp, \sdram_control|Add0~124 , sdram_control|Add0~124, sdram_control_top, 1
instance = comp, \sdram_control|Add0~126 , sdram_control|Add0~126, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[31] , sdram_control|ref_time_cnt[31], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~0 , sdram_control|Equal0~0, sdram_control_top, 1
instance = comp, \sdram_control|Add0~131 , sdram_control|Add0~131, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[26] , sdram_control|ref_time_cnt[26], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~1 , sdram_control|Equal0~1, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~4 , sdram_control|Equal0~4, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~8 , sdram_control|Equal0~8, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~10 , sdram_control|Equal0~10, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[1]~2 , sdram_control|ref_time_cnt[1]~2, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[0]~3 , sdram_control|ref_time_cnt[0]~3, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[0] , sdram_control|ref_time_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|Add0~64 , sdram_control|Add0~64, sdram_control_top, 1
instance = comp, \sdram_control|Add0~152 , sdram_control|Add0~152, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[1] , sdram_control|ref_time_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|Add0~156 , sdram_control|Add0~156, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[3] , sdram_control|ref_time_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~9 , sdram_control|Equal0~9, sdram_control_top, 1
instance = comp, \sdram_control|always3~0 , sdram_control|always3~0, sdram_control_top, 1
instance = comp, \sdram_control|write_request , sdram_control|write_request, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~1 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~3 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~5 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~6 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~10 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~10, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~12 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~12, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~14 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~14, sdram_control_top, 1
instance = comp, \LessThan0~0 , LessThan0~0, sdram_control_top, 1
instance = comp, \LessThan0~1 , LessThan0~1, sdram_control_top, 1
instance = comp, \Rd_load~input , Rd_load~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, sdram_control_top, 1
instance = comp, \Rd_load~inputclkctrl , Rd_load~inputclkctrl, sdram_control_top, 1
instance = comp, \Rd_en~input , Rd_en~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sd_rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[1], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[0]~16 , sdram_control|read_state|rd_cnt[0]~16, sdram_control_top, 1
instance = comp, \sdram_control|Sa[12]~15 , sdram_control|Sa[12]~15, sdram_control_top, 1
instance = comp, \sdram_control|Selector4~1 , sdram_control|Selector4~1, sdram_control_top, 1
instance = comp, \sdram_control|reme_wri_are , sdram_control|reme_wri_are, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[2]~20 , sdram_control|write_state|wr_cnt[2]~20, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[3]~22 , sdram_control|write_state|wr_cnt[3]~22, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[4]~24 , sdram_control|write_state|wr_cnt[4]~24, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[4] , sdram_control|write_state|wr_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[5]~26 , sdram_control|write_state|wr_cnt[5]~26, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[6]~29 , sdram_control|write_state|wr_cnt[6]~29, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[7]~31 , sdram_control|write_state|wr_cnt[7]~31, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[7] , sdram_control|write_state|wr_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[8]~33 , sdram_control|write_state|wr_cnt[8]~33, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[8] , sdram_control|write_state|wr_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[9]~35 , sdram_control|write_state|wr_cnt[9]~35, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[9] , sdram_control|write_state|wr_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[10]~37 , sdram_control|write_state|wr_cnt[10]~37, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[10] , sdram_control|write_state|wr_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[11]~39 , sdram_control|write_state|wr_cnt[11]~39, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[11] , sdram_control|write_state|wr_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[12]~41 , sdram_control|write_state|wr_cnt[12]~41, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[12] , sdram_control|write_state|wr_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal2~1 , sdram_control|write_state|Equal2~1, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[5] , sdram_control|write_state|wr_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[6] , sdram_control|write_state|wr_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal2~0 , sdram_control|write_state|Equal2~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[13]~43 , sdram_control|write_state|wr_cnt[13]~43, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[14] , sdram_control|write_state|wr_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[13] , sdram_control|write_state|wr_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal2~2 , sdram_control|write_state|Equal2~2, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal2~3 , sdram_control|write_state|Equal2~3, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal2~4 , sdram_control|write_state|Equal2~4, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal1~0 , sdram_control|write_state|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_opt_done , sdram_control|write_state|wr_opt_done, sdram_control_top, 1
instance = comp, \sdram_control|Selector1~2 , sdram_control|Selector1~2, sdram_control_top, 1
instance = comp, \sdram_control|Selector3~0 , sdram_control|Selector3~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[0]~16 , sdram_control|auto_refre_state|ref_cnt[0]~16, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_en , sdram_control|auto_refre_en, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[7]~18 , sdram_control|auto_refre_state|ref_cnt[7]~18, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[0] , sdram_control|auto_refre_state|ref_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[1]~19 , sdram_control|auto_refre_state|ref_cnt[1]~19, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[1] , sdram_control|auto_refre_state|ref_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[2]~21 , sdram_control|auto_refre_state|ref_cnt[2]~21, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[2] , sdram_control|auto_refre_state|ref_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[4]~25 , sdram_control|auto_refre_state|ref_cnt[4]~25, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[4] , sdram_control|auto_refre_state|ref_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[6]~29 , sdram_control|auto_refre_state|ref_cnt[6]~29, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[7]~31 , sdram_control|auto_refre_state|ref_cnt[7]~31, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[7] , sdram_control|auto_refre_state|ref_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[8]~33 , sdram_control|auto_refre_state|ref_cnt[8]~33, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[8] , sdram_control|auto_refre_state|ref_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[6] , sdram_control|auto_refre_state|ref_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal1~0 , sdram_control|auto_refre_state|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[9]~35 , sdram_control|auto_refre_state|ref_cnt[9]~35, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[9] , sdram_control|auto_refre_state|ref_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[10]~37 , sdram_control|auto_refre_state|ref_cnt[10]~37, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[10] , sdram_control|auto_refre_state|ref_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[12]~41 , sdram_control|auto_refre_state|ref_cnt[12]~41, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[12] , sdram_control|auto_refre_state|ref_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[13]~43 , sdram_control|auto_refre_state|ref_cnt[13]~43, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[14]~45 , sdram_control|auto_refre_state|ref_cnt[14]~45, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[14] , sdram_control|auto_refre_state|ref_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[15]~47 , sdram_control|auto_refre_state|ref_cnt[15]~47, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[15] , sdram_control|auto_refre_state|ref_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_cnt[13] , sdram_control|auto_refre_state|ref_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal1~2 , sdram_control|auto_refre_state|Equal1~2, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal1~3 , sdram_control|auto_refre_state|Equal1~3, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal3~0 , sdram_control|auto_refre_state|Equal3~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal0~0 , sdram_control|auto_refre_state|Equal0~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_opt_done~feeder , sdram_control|auto_refre_state|ref_opt_done~feeder, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|ref_opt_done , sdram_control|auto_refre_state|ref_opt_done, sdram_control_top, 1
instance = comp, \sdram_control|Selector1~3 , sdram_control|Selector1~3, sdram_control_top, 1
instance = comp, \sdram_control|Selector1~4 , sdram_control|Selector1~4, sdram_control_top, 1
instance = comp, \sdram_control|Selector1~5 , sdram_control|Selector1~5, sdram_control_top, 1
instance = comp, \sdram_control|main_state.AREF , sdram_control|main_state.AREF, sdram_control_top, 1
instance = comp, \sdram_control|aref_request , sdram_control|aref_request, sdram_control_top, 1
instance = comp, \sdram_control|main_state~8 , sdram_control|main_state~8, sdram_control_top, 1
instance = comp, \sdram_control|Selector3~1 , sdram_control|Selector3~1, sdram_control_top, 1
instance = comp, \sdram_control|main_state~9 , sdram_control|main_state~9, sdram_control_top, 1
instance = comp, \sdram_control|Selector3~2 , sdram_control|Selector3~2, sdram_control_top, 1
instance = comp, \sdram_control|main_state.READ , sdram_control|main_state.READ, sdram_control_top, 1
instance = comp, \sdram_control|read_en , sdram_control|read_en, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[11]~39 , sdram_control|read_state|rd_cnt[11]~39, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[11] , sdram_control|read_state|rd_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal1~1 , sdram_control|read_state|Equal1~1, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal1~3 , sdram_control|read_state|Equal1~3, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal2~0 , sdram_control|read_state|Equal2~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[0]~18 , sdram_control|read_state|rd_cnt[0]~18, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[0] , sdram_control|read_state|rd_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[1]~19 , sdram_control|read_state|rd_cnt[1]~19, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[1] , sdram_control|read_state|rd_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[2]~21 , sdram_control|read_state|rd_cnt[2]~21, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[2] , sdram_control|read_state|rd_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[3]~23 , sdram_control|read_state|rd_cnt[3]~23, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[4]~25 , sdram_control|read_state|rd_cnt[4]~25, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[4] , sdram_control|read_state|rd_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[5]~27 , sdram_control|read_state|rd_cnt[5]~27, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[6]~29 , sdram_control|read_state|rd_cnt[6]~29, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[7]~31 , sdram_control|read_state|rd_cnt[7]~31, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[7] , sdram_control|read_state|rd_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[8]~33 , sdram_control|read_state|rd_cnt[8]~33, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[8] , sdram_control|read_state|rd_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[9]~35 , sdram_control|read_state|rd_cnt[9]~35, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[9] , sdram_control|read_state|rd_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[10]~37 , sdram_control|read_state|rd_cnt[10]~37, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[10] , sdram_control|read_state|rd_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[12]~41 , sdram_control|read_state|rd_cnt[12]~41, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[12] , sdram_control|read_state|rd_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[13]~43 , sdram_control|read_state|rd_cnt[13]~43, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[14] , sdram_control|read_state|rd_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[13] , sdram_control|read_state|rd_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal1~2 , sdram_control|read_state|Equal1~2, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[6] , sdram_control|read_state|rd_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[5] , sdram_control|read_state|rd_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal1~0 , sdram_control|read_state|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|always0~1 , sdram_control|read_state|always0~1, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Rd_data_vaild , sdram_control|read_state|Rd_data_vaild, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sd_rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ram_address_a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ram_address_a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~1 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~3 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~5 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~7 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~9 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~9, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~11 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~11, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~13 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~13, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~14 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~14, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~16 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~16, sdram_control_top, 1
instance = comp, \sdram_control|Equal1~0 , sdram_control|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|read_request , sdram_control|read_request, sdram_control_top, 1
instance = comp, \sdram_control|Selector0~3 , sdram_control|Selector0~3, sdram_control_top, 1
instance = comp, \sdram_control|main_state.JUDGE , sdram_control|main_state.JUDGE, sdram_control_top, 1
instance = comp, \sdram_control|Selector2~2 , sdram_control|Selector2~2, sdram_control_top, 1
instance = comp, \sdram_control|Selector5~0 , sdram_control|Selector5~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector8~0 , sdram_control|Selector8~0, sdram_control_top, 1
instance = comp, \sdram_control|reme_wri_rea , sdram_control|reme_wri_rea, sdram_control_top, 1
instance = comp, \sdram_control|Selector2~0 , sdram_control|Selector2~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector2~3 , sdram_control|Selector2~3, sdram_control_top, 1
instance = comp, \sdram_control|main_state.WRITE , sdram_control|main_state.WRITE, sdram_control_top, 1
instance = comp, \sdram_control|write_en , sdram_control|write_en, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[15]~28 , sdram_control|write_state|wr_cnt[15]~28, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[0] , sdram_control|write_state|wr_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[1]~18 , sdram_control|write_state|wr_cnt[1]~18, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[1] , sdram_control|write_state|wr_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[2] , sdram_control|write_state|wr_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|write_state|always0~0 , sdram_control|write_state|always0~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|wr_cnt[3] , sdram_control|write_state|wr_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|write_state|always0~1 , sdram_control|write_state|always0~1, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Wr_data_vaild , sdram_control|write_state|Wr_data_vaild, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sd_wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sd_wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0, sdram_control_top, 1
instance = comp, \Wr_clk~input , Wr_clk~input, sdram_control_top, 1
instance = comp, \Wr_clk~inputclkctrl , Wr_clk~inputclkctrl, sdram_control_top, 1
instance = comp, \Clk~input , Clk~input, sdram_control_top, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, sdram_control_top, 1
instance = comp, \Wr_data[0]~input , Wr_data[0]~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ram_address_b[7] , sd_wr_fifo|dcfifo_component|auto_generated|ram_address_b[7], sdram_control_top, 1
instance = comp, \Wr_data[1]~input , Wr_data[1]~input, sdram_control_top, 1
instance = comp, \Wr_data[2]~input , Wr_data[2]~input, sdram_control_top, 1
instance = comp, \Wr_data[3]~input , Wr_data[3]~input, sdram_control_top, 1
instance = comp, \Wr_data[4]~input , Wr_data[4]~input, sdram_control_top, 1
instance = comp, \Wr_data[5]~input , Wr_data[5]~input, sdram_control_top, 1
instance = comp, \Wr_data[6]~input , Wr_data[6]~input, sdram_control_top, 1
instance = comp, \Wr_data[7]~input , Wr_data[7]~input, sdram_control_top, 1
instance = comp, \Wr_data[8]~input , Wr_data[8]~input, sdram_control_top, 1
instance = comp, \Wr_data[9]~input , Wr_data[9]~input, sdram_control_top, 1
instance = comp, \Wr_data[10]~input , Wr_data[10]~input, sdram_control_top, 1
instance = comp, \Wr_data[11]~input , Wr_data[11]~input, sdram_control_top, 1
instance = comp, \Wr_data[12]~input , Wr_data[12]~input, sdram_control_top, 1
instance = comp, \Wr_data[13]~input , Wr_data[13]~input, sdram_control_top, 1
instance = comp, \Wr_data[14]~input , Wr_data[14]~input, sdram_control_top, 1
instance = comp, \Wr_data[15]~input , Wr_data[15]~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , sd_wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~0 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~2 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~4 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~6 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~8 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~8, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~10 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~10, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~12 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~12, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~14 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~14, sdram_control_top, 1
instance = comp, \Sd_clk~input , Sd_clk~input, sdram_control_top, 1
instance = comp, \Sd_clk~inputclkctrl , Sd_clk~inputclkctrl, sdram_control_top, 1
instance = comp, \Rd_clk~input , Rd_clk~input, sdram_control_top, 1
instance = comp, \Rd_clk~inputclkctrl , Rd_clk~inputclkctrl, sdram_control_top, 1
instance = comp, \Dq[0]~input , Dq[0]~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ram_address_b[7] , sd_rd_fifo|dcfifo_component|auto_generated|ram_address_b[7], sdram_control_top, 1
instance = comp, \Dq[1]~input , Dq[1]~input, sdram_control_top, 1
instance = comp, \Dq[2]~input , Dq[2]~input, sdram_control_top, 1
instance = comp, \Dq[3]~input , Dq[3]~input, sdram_control_top, 1
instance = comp, \Dq[4]~input , Dq[4]~input, sdram_control_top, 1
instance = comp, \Dq[5]~input , Dq[5]~input, sdram_control_top, 1
instance = comp, \Dq[6]~input , Dq[6]~input, sdram_control_top, 1
instance = comp, \Dq[7]~input , Dq[7]~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 , sd_rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~0 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~2 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~4 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~6 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~8 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~8, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~10 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~10, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~12 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~12, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~14 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~14, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal2~0 , sdram_control|sdram_init|Equal2~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Selector0~0 , sdram_control|sdram_init|Selector0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal4~0 , sdram_control|sdram_init|Equal4~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Selector4~0 , sdram_control|sdram_init|Selector4~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Saddr[0] , sdram_control|sdram_init|Saddr[0], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[0]~13 , sdram_control|real_raddr_r[0]~13, sdram_control_top, 1
instance = comp, \Wr_addr[9]~input , Wr_addr[9]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~9 , wr_sdram_addr[9]~9, sdram_control_top, 1
instance = comp, \Wr_addr[3]~input , Wr_addr[3]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~37 , wr_sdram_addr[3]~37, sdram_control_top, 1
instance = comp, \Wr_max_addr[15]~input , Wr_max_addr[15]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[14]~input , Wr_max_addr[14]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[12]~input , Wr_max_addr[12]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[10]~input , Wr_max_addr[10]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[7]~input , Wr_max_addr[7]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[6]~input , Wr_max_addr[6]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[5]~input , Wr_max_addr[5]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[4]~input , Wr_max_addr[4]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[3]~input , Wr_max_addr[3]~input, sdram_control_top, 1
instance = comp, \Add0~1 , Add0~1, sdram_control_top, 1
instance = comp, \Add0~4 , Add0~4, sdram_control_top, 1
instance = comp, \Add0~6 , Add0~6, sdram_control_top, 1
instance = comp, \Add0~8 , Add0~8, sdram_control_top, 1
instance = comp, \Add0~12 , Add0~12, sdram_control_top, 1
instance = comp, \Add0~16 , Add0~16, sdram_control_top, 1
instance = comp, \Add0~22 , Add0~22, sdram_control_top, 1
instance = comp, \Add0~26 , Add0~26, sdram_control_top, 1
instance = comp, \Add0~30 , Add0~30, sdram_control_top, 1
instance = comp, \Add0~34 , Add0~34, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~89 , wr_sdram_addr[20]~89, sdram_control_top, 1
instance = comp, \Wr_addr[15]~input , Wr_addr[15]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~57 , wr_sdram_addr[15]~57, sdram_control_top, 1
instance = comp, \Wr_addr[13]~input , Wr_addr[13]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~41 , wr_sdram_addr[13]~41, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~42 , wr_sdram_addr[13]~42, sdram_control_top, 1
instance = comp, \Add1~12 , Add1~12, sdram_control_top, 1
instance = comp, \Add1~18 , Add1~18, sdram_control_top, 1
instance = comp, \Add1~22 , Add1~22, sdram_control_top, 1
instance = comp, \Add1~24 , Add1~24, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~59 , wr_sdram_addr[15]~59, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal4~1 , sdram_control|write_state|Equal4~1, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~123 , wr_sdram_addr[23]~123, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~_emulated , wr_sdram_addr[15]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~58 , wr_sdram_addr[15]~58, sdram_control_top, 1
instance = comp, \Add1~26 , Add1~26, sdram_control_top, 1
instance = comp, \Add1~28 , Add1~28, sdram_control_top, 1
instance = comp, \Add1~30 , Add1~30, sdram_control_top, 1
instance = comp, \Add1~34 , Add1~34, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~91 , wr_sdram_addr[20]~91, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~_emulated , wr_sdram_addr[20]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~90 , wr_sdram_addr[20]~90, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~93 , wr_sdram_addr[21]~93, sdram_control_top, 1
instance = comp, \Add1~36 , Add1~36, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~95 , wr_sdram_addr[21]~95, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~_emulated , wr_sdram_addr[21]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~94 , wr_sdram_addr[21]~94, sdram_control_top, 1
instance = comp, \Equal0~13 , Equal0~13, sdram_control_top, 1
instance = comp, \Wr_addr[18]~input , Wr_addr[18]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~81 , wr_sdram_addr[18]~81, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~83 , wr_sdram_addr[18]~83, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~_emulated , wr_sdram_addr[18]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~82 , wr_sdram_addr[18]~82, sdram_control_top, 1
instance = comp, \Wr_addr[19]~input , Wr_addr[19]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~85 , wr_sdram_addr[19]~85, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~87 , wr_sdram_addr[19]~87, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~_emulated , wr_sdram_addr[19]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~86 , wr_sdram_addr[19]~86, sdram_control_top, 1
instance = comp, \Equal0~12 , Equal0~12, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~65 , wr_sdram_addr[16]~65, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~67 , wr_sdram_addr[16]~67, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~_emulated , wr_sdram_addr[16]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~66 , wr_sdram_addr[16]~66, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~73 , wr_sdram_addr[17]~73, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~75 , wr_sdram_addr[17]~75, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~_emulated , wr_sdram_addr[17]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~74 , wr_sdram_addr[17]~74, sdram_control_top, 1
instance = comp, \Equal0~11 , Equal0~11, sdram_control_top, 1
instance = comp, \Equal0~15 , Equal0~15, sdram_control_top, 1
instance = comp, \Wr_addr[5]~input , Wr_addr[5]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~53 , wr_sdram_addr[5]~53, sdram_control_top, 1
instance = comp, \Add1~4 , Add1~4, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~55 , wr_sdram_addr[5]~55, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~_emulated , wr_sdram_addr[5]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~54 , wr_sdram_addr[5]~54, sdram_control_top, 1
instance = comp, \Wr_addr[4]~input , Wr_addr[4]~input, sdram_control_top, 1
instance = comp, \Add1~2 , Add1~2, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~47 , wr_sdram_addr[4]~47, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~_emulated , wr_sdram_addr[4]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~45 , wr_sdram_addr[4]~45, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~46 , wr_sdram_addr[4]~46, sdram_control_top, 1
instance = comp, \Equal0~2 , Equal0~2, sdram_control_top, 1
instance = comp, \Wr_addr[7]~input , Wr_addr[7]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~69 , wr_sdram_addr[7]~69, sdram_control_top, 1
instance = comp, \Add1~8 , Add1~8, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~71 , wr_sdram_addr[7]~71, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~_emulated , wr_sdram_addr[7]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~70 , wr_sdram_addr[7]~70, sdram_control_top, 1
instance = comp, \Equal0~3 , Equal0~3, sdram_control_top, 1
instance = comp, \Wr_max_addr[0]~input , Wr_max_addr[0]~input, sdram_control_top, 1
instance = comp, \Wr_addr[1]~input , Wr_addr[1]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~21 , wr_sdram_addr[1]~21, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~23 , wr_sdram_addr[1]~23, sdram_control_top, 1
instance = comp, \Wr_max_addr[23]~input , Wr_max_addr[23]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[22]~input , Wr_max_addr[22]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[21]~input , Wr_max_addr[21]~input, sdram_control_top, 1
instance = comp, \Add0~42 , Add0~42, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~49 , wr_sdram_addr[14]~49, sdram_control_top, 1
instance = comp, \Wr_addr[14]~input , Wr_addr[14]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~51 , wr_sdram_addr[14]~51, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~_emulated , wr_sdram_addr[14]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~50 , wr_sdram_addr[14]~50, sdram_control_top, 1
instance = comp, \Equal0~8 , Equal0~8, sdram_control_top, 1
instance = comp, \Wr_addr[10]~input , Wr_addr[10]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~17 , wr_sdram_addr[10]~17, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~18 , wr_sdram_addr[10]~18, sdram_control_top, 1
instance = comp, \Wr_addr[11]~input , Wr_addr[11]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~25 , wr_sdram_addr[11]~25, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~26 , wr_sdram_addr[11]~26, sdram_control_top, 1
instance = comp, \Equal0~6 , Equal0~6, sdram_control_top, 1
instance = comp, \Wr_addr[8]~input , Wr_addr[8]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~77 , wr_sdram_addr[8]~77, sdram_control_top, 1
instance = comp, \Add1~10 , Add1~10, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~79 , wr_sdram_addr[8]~79, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~_emulated , wr_sdram_addr[8]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~78 , wr_sdram_addr[8]~78, sdram_control_top, 1
instance = comp, \Equal0~5 , Equal0~5, sdram_control_top, 1
instance = comp, \Equal0~9 , Equal0~9, sdram_control_top, 1
instance = comp, \Equal0~16 , Equal0~16, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~124 , wr_sdram_addr[0]~124, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~_emulated , wr_sdram_addr[1]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~22 , wr_sdram_addr[1]~22, sdram_control_top, 1
instance = comp, \Wr_addr[0]~input , Wr_addr[0]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~13 , wr_sdram_addr[0]~13, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~14 , wr_sdram_addr[0]~14, sdram_control_top, 1
instance = comp, \Equal0~0 , Equal0~0, sdram_control_top, 1
instance = comp, \Equal0~4 , Equal0~4, sdram_control_top, 1
instance = comp, \Equal0~10 , Equal0~10, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~122 , wr_sdram_addr[23]~122, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~39 , wr_sdram_addr[3]~39, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~_emulated , wr_sdram_addr[3]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~38 , wr_sdram_addr[3]~38, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~11 , wr_sdram_addr[9]~11, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~_emulated , wr_sdram_addr[9]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~10 , wr_sdram_addr[9]~10, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~9 , rd_sdram_addr[9]~9, sdram_control_top, 1
instance = comp, \Rd_addr[9]~input , Rd_addr[9]~input, sdram_control_top, 1
instance = comp, \Rd_addr[8]~input , Rd_addr[8]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~77 , rd_sdram_addr[8]~77, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~61 , rd_sdram_addr[6]~61, sdram_control_top, 1
instance = comp, \Rd_max_addr[23]~input , Rd_max_addr[23]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[22]~input , Rd_max_addr[22]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[18]~input , Rd_max_addr[18]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[16]~input , Rd_max_addr[16]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[15]~input , Rd_max_addr[15]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[9]~input , Rd_max_addr[9]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[7]~input , Rd_max_addr[7]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[6]~input , Rd_max_addr[6]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[3]~input , Rd_max_addr[3]~input, sdram_control_top, 1
instance = comp, \Add2~1 , Add2~1, sdram_control_top, 1
instance = comp, \Add2~6 , Add2~6, sdram_control_top, 1
instance = comp, \Add2~16 , Add2~16, sdram_control_top, 1
instance = comp, \Add2~20 , Add2~20, sdram_control_top, 1
instance = comp, \Add2~24 , Add2~24, sdram_control_top, 1
instance = comp, \Add2~32 , Add2~32, sdram_control_top, 1
instance = comp, \Add2~34 , Add2~34, sdram_control_top, 1
instance = comp, \Add2~36 , Add2~36, sdram_control_top, 1
instance = comp, \Rd_addr[23]~input , Rd_addr[23]~input, sdram_control_top, 1
instance = comp, \Rd_addr[21]~input , Rd_addr[21]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~93 , rd_sdram_addr[21]~93, sdram_control_top, 1
instance = comp, \Rd_addr[19]~input , Rd_addr[19]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~85 , rd_sdram_addr[19]~85, sdram_control_top, 1
instance = comp, \Rd_addr[18]~input , Rd_addr[18]~input, sdram_control_top, 1
instance = comp, \Rd_addr[16]~input , Rd_addr[16]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~65 , rd_sdram_addr[16]~65, sdram_control_top, 1
instance = comp, \Rd_addr[15]~input , Rd_addr[15]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~57 , rd_sdram_addr[15]~57, sdram_control_top, 1
instance = comp, \Rd_addr[14]~input , Rd_addr[14]~input, sdram_control_top, 1
instance = comp, \Rd_addr[11]~input , Rd_addr[11]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~25 , rd_sdram_addr[11]~25, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~27 , rd_sdram_addr[11]~27, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~121 , rd_sdram_addr[20]~121, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~_emulated , rd_sdram_addr[11]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~26 , rd_sdram_addr[11]~26, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~17 , rd_sdram_addr[10]~17, sdram_control_top, 1
instance = comp, \Add3~12 , Add3~12, sdram_control_top, 1
instance = comp, \Add3~14 , Add3~14, sdram_control_top, 1
instance = comp, \Rd_addr[10]~input , Rd_addr[10]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~19 , rd_sdram_addr[10]~19, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~_emulated , rd_sdram_addr[10]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~18 , rd_sdram_addr[10]~18, sdram_control_top, 1
instance = comp, \Add3~18 , Add3~18, sdram_control_top, 1
instance = comp, \Add3~22 , Add3~22, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~51 , rd_sdram_addr[14]~51, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~_emulated , rd_sdram_addr[14]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~50 , rd_sdram_addr[14]~50, sdram_control_top, 1
instance = comp, \Add3~24 , Add3~24, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~59 , rd_sdram_addr[15]~59, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~_emulated , rd_sdram_addr[15]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~58 , rd_sdram_addr[15]~58, sdram_control_top, 1
instance = comp, \Add3~26 , Add3~26, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~67 , rd_sdram_addr[16]~67, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~_emulated , rd_sdram_addr[16]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~66 , rd_sdram_addr[16]~66, sdram_control_top, 1
instance = comp, \Add3~28 , Add3~28, sdram_control_top, 1
instance = comp, \Add3~30 , Add3~30, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~83 , rd_sdram_addr[18]~83, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~_emulated , rd_sdram_addr[18]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~81 , rd_sdram_addr[18]~81, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~82 , rd_sdram_addr[18]~82, sdram_control_top, 1
instance = comp, \Add3~32 , Add3~32, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~87 , rd_sdram_addr[19]~87, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~_emulated , rd_sdram_addr[19]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~86 , rd_sdram_addr[19]~86, sdram_control_top, 1
instance = comp, \Add3~36 , Add3~36, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~95 , rd_sdram_addr[21]~95, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~_emulated , rd_sdram_addr[21]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~94 , rd_sdram_addr[21]~94, sdram_control_top, 1
instance = comp, \Add3~38 , Add3~38, sdram_control_top, 1
instance = comp, \Add3~40 , Add3~40, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~7 , rd_sdram_addr[23]~7, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~_emulated , rd_sdram_addr[23]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~5 , rd_sdram_addr[23]~5, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~6 , rd_sdram_addr[23]~6, sdram_control_top, 1
instance = comp, \Rd_addr[22]~input , Rd_addr[22]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~1 , rd_sdram_addr[22]~1, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~3 , rd_sdram_addr[22]~3, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~_emulated , rd_sdram_addr[22]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~2 , rd_sdram_addr[22]~2, sdram_control_top, 1
instance = comp, \Equal1~13 , Equal1~13, sdram_control_top, 1
instance = comp, \Equal1~12 , Equal1~12, sdram_control_top, 1
instance = comp, \Equal1~11 , Equal1~11, sdram_control_top, 1
instance = comp, \Equal1~14 , Equal1~14, sdram_control_top, 1
instance = comp, \Rd_max_addr[2]~input , Rd_max_addr[2]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~29 , rd_sdram_addr[2]~29, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~31 , rd_sdram_addr[2]~31, sdram_control_top, 1
instance = comp, \sdram_control|read_state|rd_cnt[3] , sdram_control|read_state|rd_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal4~0 , sdram_control|read_state|Equal4~0, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~122 , rd_sdram_addr[0]~122, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~_emulated , rd_sdram_addr[2]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~30 , rd_sdram_addr[2]~30, sdram_control_top, 1
instance = comp, \Rd_addr[3]~input , Rd_addr[3]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~37 , rd_sdram_addr[3]~37, sdram_control_top, 1
instance = comp, \Add3~0 , Add3~0, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~39 , rd_sdram_addr[3]~39, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~_emulated , rd_sdram_addr[3]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~38 , rd_sdram_addr[3]~38, sdram_control_top, 1
instance = comp, \Equal1~1 , Equal1~1, sdram_control_top, 1
instance = comp, \Rd_max_addr[1]~input , Rd_max_addr[1]~input, sdram_control_top, 1
instance = comp, \Rd_addr[1]~input , Rd_addr[1]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~21 , rd_sdram_addr[1]~21, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~23 , rd_sdram_addr[1]~23, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~_emulated , rd_sdram_addr[1]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~22 , rd_sdram_addr[1]~22, sdram_control_top, 1
instance = comp, \Rd_max_addr[0]~input , Rd_max_addr[0]~input, sdram_control_top, 1
instance = comp, \Equal1~0 , Equal1~0, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~69 , rd_sdram_addr[7]~69, sdram_control_top, 1
instance = comp, \Rd_addr[7]~input , Rd_addr[7]~input, sdram_control_top, 1
instance = comp, \Add3~8 , Add3~8, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~71 , rd_sdram_addr[7]~71, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~_emulated , rd_sdram_addr[7]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~70 , rd_sdram_addr[7]~70, sdram_control_top, 1
instance = comp, \Equal1~3 , Equal1~3, sdram_control_top, 1
instance = comp, \Equal1~4 , Equal1~4, sdram_control_top, 1
instance = comp, \Rd_addr[13]~input , Rd_addr[13]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~41 , rd_sdram_addr[13]~41, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~43 , rd_sdram_addr[13]~43, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~_emulated , rd_sdram_addr[13]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~42 , rd_sdram_addr[13]~42, sdram_control_top, 1
instance = comp, \Rd_addr[12]~input , Rd_addr[12]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~33 , rd_sdram_addr[12]~33, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~35 , rd_sdram_addr[12]~35, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~_emulated , rd_sdram_addr[12]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~34 , rd_sdram_addr[12]~34, sdram_control_top, 1
instance = comp, \Equal1~7 , Equal1~7, sdram_control_top, 1
instance = comp, \Equal1~6 , Equal1~6, sdram_control_top, 1
instance = comp, \Equal1~8 , Equal1~8, sdram_control_top, 1
instance = comp, \Equal1~9 , Equal1~9, sdram_control_top, 1
instance = comp, \Equal1~15 , Equal1~15, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~120 , rd_sdram_addr[20]~120, sdram_control_top, 1
instance = comp, \Rd_addr[6]~input , Rd_addr[6]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~63 , rd_sdram_addr[6]~63, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~_emulated , rd_sdram_addr[6]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~62 , rd_sdram_addr[6]~62, sdram_control_top, 1
instance = comp, \Add3~2 , Add3~2, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~45 , rd_sdram_addr[4]~45, sdram_control_top, 1
instance = comp, \Rd_addr[4]~input , Rd_addr[4]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~47 , rd_sdram_addr[4]~47, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~_emulated , rd_sdram_addr[4]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~46 , rd_sdram_addr[4]~46, sdram_control_top, 1
instance = comp, \Add3~10 , Add3~10, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~79 , rd_sdram_addr[8]~79, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~_emulated , rd_sdram_addr[8]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~78 , rd_sdram_addr[8]~78, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~11 , rd_sdram_addr[9]~11, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~_emulated , rd_sdram_addr[9]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~10 , rd_sdram_addr[9]~10, sdram_control_top, 1
instance = comp, \sd_raddr[0]~0 , sd_raddr[0]~0, sdram_control_top, 1
instance = comp, \sd_baddr[0]~1 , sd_baddr[0]~1, sdram_control_top, 1
instance = comp, \sd_baddr[0]~1clkctrl , sd_baddr[0]~1clkctrl, sdram_control_top, 1
instance = comp, \sd_raddr[0] , sd_raddr[0], sdram_control_top, 1
instance = comp, \sdram_control|Selector7~0 , sdram_control|Selector7~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector7~1 , sdram_control|Selector7~1, sdram_control_top, 1
instance = comp, \sdram_control|reme_rea_wri , sdram_control|reme_rea_wri, sdram_control_top, 1
instance = comp, \sdram_control|Selector5~1 , sdram_control|Selector5~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector5~2 , sdram_control|Selector5~2, sdram_control_top, 1
instance = comp, \sdram_control|reme_aref_wri , sdram_control|reme_aref_wri, sdram_control_top, 1
instance = comp, \sdram_control|Selector6~0 , sdram_control|Selector6~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector6~2 , sdram_control|Selector6~2, sdram_control_top, 1
instance = comp, \sdram_control|reme_aref_rea , sdram_control|reme_aref_rea, sdram_control_top, 1
instance = comp, \sdram_control|always7~0 , sdram_control|always7~0, sdram_control_top, 1
instance = comp, \sdram_control|always7~1 , sdram_control|always7~1, sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[0] , sdram_control|raddr_r[0], sdram_control_top, 1
instance = comp, \sd_caddr[3]~3 , sd_caddr[3]~3, sdram_control_top, 1
instance = comp, \sd_caddr[3] , sd_caddr[3], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[3] , sdram_control|caddr_r[3], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[0]~1 , sdram_control|real_caddr_r[0]~1, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~4 , sdram_control|real_caddr_r~4, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[3] , sdram_control|real_caddr_r[3], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal0~0 , sdram_control|write_state|Equal0~0, sdram_control_top, 1
instance = comp, \sd_caddr[8]~8 , sd_caddr[8]~8, sdram_control_top, 1
instance = comp, \sd_caddr[8] , sd_caddr[8], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[8] , sdram_control|caddr_r[8], sdram_control_top, 1
instance = comp, \sd_caddr[7]~7 , sd_caddr[7]~7, sdram_control_top, 1
instance = comp, \sd_caddr[7] , sd_caddr[7], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[7] , sdram_control|caddr_r[7], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~8 , sdram_control|real_caddr_r~8, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[7] , sdram_control|real_caddr_r[7], sdram_control_top, 1
instance = comp, \sd_caddr[4]~4 , sd_caddr[4]~4, sdram_control_top, 1
instance = comp, \sd_caddr[4] , sd_caddr[4], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[4] , sdram_control|caddr_r[4], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~5 , sdram_control|real_caddr_r~5, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[4] , sdram_control|real_caddr_r[4], sdram_control_top, 1
instance = comp, \sdram_control|Add2~4 , sdram_control|Add2~4, sdram_control_top, 1
instance = comp, \sdram_control|Add2~6 , sdram_control|Add2~6, sdram_control_top, 1
instance = comp, \sdram_control|Add2~10 , sdram_control|Add2~10, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~9 , sdram_control|real_caddr_r~9, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[8] , sdram_control|real_caddr_r[8], sdram_control_top, 1
instance = comp, \sdram_control|Add2~12 , sdram_control|Add2~12, sdram_control_top, 1
instance = comp, \sdram_control|Add2~17 , sdram_control|Add2~17, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[10] , sdram_control|real_caddr_r[10], sdram_control_top, 1
instance = comp, \sdram_control|Add2~14 , sdram_control|Add2~14, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[9] , sdram_control|real_caddr_r[9], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~7 , sdram_control|real_caddr_r~7, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[6] , sdram_control|real_caddr_r[6], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~6 , sdram_control|real_caddr_r~6, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[5] , sdram_control|real_caddr_r[5], sdram_control_top, 1
instance = comp, \sdram_control|Add3~4 , sdram_control|Add3~4, sdram_control_top, 1
instance = comp, \sdram_control|Add3~6 , sdram_control|Add3~6, sdram_control_top, 1
instance = comp, \sdram_control|Add3~10 , sdram_control|Add3~10, sdram_control_top, 1
instance = comp, \sdram_control|Add3~12 , sdram_control|Add3~12, sdram_control_top, 1
instance = comp, \sdram_control|Add3~14 , sdram_control|Add3~14, sdram_control_top, 1
instance = comp, \sdram_control|Add3~18 , sdram_control|Add3~18, sdram_control_top, 1
instance = comp, \sdram_control|Add3~22 , sdram_control|Add3~22, sdram_control_top, 1
instance = comp, \sdram_control|Add3~24 , sdram_control|Add3~24, sdram_control_top, 1
instance = comp, \sdram_control|LessThan2~2 , sdram_control|LessThan2~2, sdram_control_top, 1
instance = comp, \sdram_control|LessThan2~1 , sdram_control|LessThan2~1, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~3 , sdram_control|real_caddr_r~3, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[2] , sdram_control|real_caddr_r[2], sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~0 , sdram_control|real_caddr_r~0, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[0] , sdram_control|real_caddr_r[0], sdram_control_top, 1
instance = comp, \sdram_control|Add3~1 , sdram_control|Add3~1, sdram_control_top, 1
instance = comp, \sdram_control|Add3~3 , sdram_control|Add3~3, sdram_control_top, 1
instance = comp, \sdram_control|LessThan2~0 , sdram_control|LessThan2~0, sdram_control_top, 1
instance = comp, \sdram_control|LessThan2~3 , sdram_control|LessThan2~3, sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[0] , sdram_control|real_raddr_r[0], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector12~0 , sdram_control|write_state|Selector12~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal3~0 , sdram_control|write_state|Equal3~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal3~1 , sdram_control|write_state|Equal3~1, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Equal2~5 , sdram_control|write_state|Equal2~5, sdram_control_top, 1
instance = comp, \sdram_control|write_state|WideOr0 , sdram_control|write_state|WideOr0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[0]~0 , sdram_control|write_state|Sa[0]~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[0] , sdram_control|write_state|Sa[0], sdram_control_top, 1
instance = comp, \sdram_control|Sa~2 , sdram_control|Sa~2, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0]~feeder , sdram_control|Sa[0]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal2~1 , sdram_control|read_state|Equal2~1, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector12~0 , sdram_control|read_state|Selector12~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal1~4 , sdram_control|read_state|Equal1~4, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal1~5 , sdram_control|read_state|Equal1~5, sdram_control_top, 1
instance = comp, \sdram_control|read_state|WideOr0 , sdram_control|read_state|WideOr0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[0]~0 , sdram_control|read_state|Sa[0]~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[0] , sdram_control|read_state|Sa[0], sdram_control_top, 1
instance = comp, \sdram_control|Sa[0] , sdram_control|Sa[0], sdram_control_top, 1
instance = comp, \sdram_control|Sa~3 , sdram_control|Sa~3, sdram_control_top, 1
instance = comp, \sdram_control|Sa[1]~feeder , sdram_control|Sa[1]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r~2 , sdram_control|real_caddr_r~2, sdram_control_top, 1
instance = comp, \sdram_control|real_caddr_r[1] , sdram_control|real_caddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[1]~15 , sdram_control|real_raddr_r[1]~15, sdram_control_top, 1
instance = comp, \sd_raddr[1]~1 , sd_raddr[1]~1, sdram_control_top, 1
instance = comp, \sd_raddr[1] , sd_raddr[1], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[1] , sdram_control|raddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[1] , sdram_control|real_raddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector11~0 , sdram_control|read_state|Selector11~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[1] , sdram_control|read_state|Sa[1], sdram_control_top, 1
instance = comp, \sdram_control|Sa[1] , sdram_control|Sa[1], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[2]~17 , sdram_control|real_raddr_r[2]~17, sdram_control_top, 1
instance = comp, \sd_raddr[2]~2 , sd_raddr[2]~2, sdram_control_top, 1
instance = comp, \sd_raddr[2] , sd_raddr[2], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[2] , sdram_control|raddr_r[2], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[2] , sdram_control|real_raddr_r[2], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector10~0 , sdram_control|write_state|Selector10~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[2] , sdram_control|write_state|Sa[2], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector10~0 , sdram_control|read_state|Selector10~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[2] , sdram_control|read_state|Sa[2], sdram_control_top, 1
instance = comp, \sdram_control|Sa~4 , sdram_control|Sa~4, sdram_control_top, 1
instance = comp, \sdram_control|Sa[2] , sdram_control|Sa[2], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[3]~19 , sdram_control|real_raddr_r[3]~19, sdram_control_top, 1
instance = comp, \Wr_addr[12]~input , Wr_addr[12]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~35 , wr_sdram_addr[12]~35, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~_emulated , wr_sdram_addr[12]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~33 , wr_sdram_addr[12]~33, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~34 , wr_sdram_addr[12]~34, sdram_control_top, 1
instance = comp, \sd_raddr[3]~3 , sd_raddr[3]~3, sdram_control_top, 1
instance = comp, \sd_raddr[3] , sd_raddr[3], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[3] , sdram_control|raddr_r[3], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[3] , sdram_control|real_raddr_r[3], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector9~0 , sdram_control|write_state|Selector9~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[3] , sdram_control|write_state|Sa[3], sdram_control_top, 1
instance = comp, \sdram_control|Sa~5 , sdram_control|Sa~5, sdram_control_top, 1
instance = comp, \sdram_control|Sa[3] , sdram_control|Sa[3], sdram_control_top, 1
instance = comp, \sdram_control|Sa~6 , sdram_control|Sa~6, sdram_control_top, 1
instance = comp, \sdram_control|Sa[4]~feeder , sdram_control|Sa[4]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[4]~21 , sdram_control|real_raddr_r[4]~21, sdram_control_top, 1
instance = comp, \sd_raddr[4]~4 , sd_raddr[4]~4, sdram_control_top, 1
instance = comp, \sd_raddr[4] , sd_raddr[4], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[4] , sdram_control|raddr_r[4], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[4] , sdram_control|real_raddr_r[4], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector8~0 , sdram_control|read_state|Selector8~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[4] , sdram_control|read_state|Sa[4], sdram_control_top, 1
instance = comp, \sdram_control|Sa[4] , sdram_control|Sa[4], sdram_control_top, 1
instance = comp, \sdram_control|Sa~7 , sdram_control|Sa~7, sdram_control_top, 1
instance = comp, \sdram_control|Sa[5]~feeder , sdram_control|Sa[5]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[5]~23 , sdram_control|real_raddr_r[5]~23, sdram_control_top, 1
instance = comp, \sd_raddr[5]~5 , sd_raddr[5]~5, sdram_control_top, 1
instance = comp, \sd_raddr[5] , sd_raddr[5], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[5] , sdram_control|raddr_r[5], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[5] , sdram_control|real_raddr_r[5], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector7~0 , sdram_control|read_state|Selector7~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[5] , sdram_control|read_state|Sa[5], sdram_control_top, 1
instance = comp, \sdram_control|Sa[5] , sdram_control|Sa[5], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[6]~25 , sdram_control|real_raddr_r[6]~25, sdram_control_top, 1
instance = comp, \sd_raddr[6]~6 , sd_raddr[6]~6, sdram_control_top, 1
instance = comp, \sd_raddr[6] , sd_raddr[6], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[6] , sdram_control|raddr_r[6], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[6] , sdram_control|real_raddr_r[6], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector6~0 , sdram_control|read_state|Selector6~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[6] , sdram_control|read_state|Sa[6], sdram_control_top, 1
instance = comp, \sdram_control|Sa~8 , sdram_control|Sa~8, sdram_control_top, 1
instance = comp, \sdram_control|Sa[6] , sdram_control|Sa[6], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[7]~27 , sdram_control|real_raddr_r[7]~27, sdram_control_top, 1
instance = comp, \sd_raddr[7]~7 , sd_raddr[7]~7, sdram_control_top, 1
instance = comp, \sd_raddr[7] , sd_raddr[7], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[7] , sdram_control|raddr_r[7], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[7] , sdram_control|real_raddr_r[7], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector5~0 , sdram_control|read_state|Selector5~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[7] , sdram_control|read_state|Sa[7], sdram_control_top, 1
instance = comp, \sdram_control|Sa~9 , sdram_control|Sa~9, sdram_control_top, 1
instance = comp, \sdram_control|Sa[7]~feeder , sdram_control|Sa[7]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|Sa[7] , sdram_control|Sa[7], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[8]~29 , sdram_control|real_raddr_r[8]~29, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~73 , rd_sdram_addr[17]~73, sdram_control_top, 1
instance = comp, \Rd_addr[17]~input , Rd_addr[17]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~75 , rd_sdram_addr[17]~75, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~_emulated , rd_sdram_addr[17]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~74 , rd_sdram_addr[17]~74, sdram_control_top, 1
instance = comp, \sd_raddr[8]~8 , sd_raddr[8]~8, sdram_control_top, 1
instance = comp, \sd_raddr[8] , sd_raddr[8], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[8] , sdram_control|raddr_r[8], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[8] , sdram_control|real_raddr_r[8], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector4~0 , sdram_control|read_state|Selector4~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[8] , sdram_control|read_state|Sa[8], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector4~0 , sdram_control|write_state|Selector4~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[8] , sdram_control|write_state|Sa[8], sdram_control_top, 1
instance = comp, \sdram_control|Sa~10 , sdram_control|Sa~10, sdram_control_top, 1
instance = comp, \sdram_control|Sa[8] , sdram_control|Sa[8], sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector3~0 , sdram_control|read_state|Selector3~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[9] , sdram_control|read_state|Sa[9], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector3~0 , sdram_control|write_state|Selector3~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[9] , sdram_control|write_state|Sa[9], sdram_control_top, 1
instance = comp, \sdram_control|Sa~11 , sdram_control|Sa~11, sdram_control_top, 1
instance = comp, \sdram_control|Sa[9] , sdram_control|Sa[9], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[9]~31 , sdram_control|real_raddr_r[9]~31, sdram_control_top, 1
instance = comp, \sd_raddr[9]~9 , sd_raddr[9]~9, sdram_control_top, 1
instance = comp, \sd_raddr[9] , sd_raddr[9], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[9] , sdram_control|raddr_r[9], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[9] , sdram_control|real_raddr_r[9], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[10]~33 , sdram_control|real_raddr_r[10]~33, sdram_control_top, 1
instance = comp, \sd_raddr[10]~10 , sd_raddr[10]~10, sdram_control_top, 1
instance = comp, \sd_raddr[10] , sd_raddr[10], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[10] , sdram_control|raddr_r[10], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[10] , sdram_control|real_raddr_r[10], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector2~0 , sdram_control|write_state|Selector2~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector2~1 , sdram_control|write_state|Selector2~1, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[10] , sdram_control|write_state|Sa[10], sdram_control_top, 1
instance = comp, \sdram_control|Sa~12 , sdram_control|Sa~12, sdram_control_top, 1
instance = comp, \sdram_control|Sa[10]~feeder , sdram_control|Sa[10]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Equal3~0 , sdram_control|read_state|Equal3~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Selector2~1 , sdram_control|read_state|Selector2~1, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Sa[10] , sdram_control|read_state|Sa[10], sdram_control_top, 1
instance = comp, \sdram_control|Sa[10] , sdram_control|Sa[10], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector1~0 , sdram_control|write_state|Selector1~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[11] , sdram_control|write_state|Sa[11], sdram_control_top, 1
instance = comp, \sdram_control|Sa~13 , sdram_control|Sa~13, sdram_control_top, 1
instance = comp, \sdram_control|Sa[11] , sdram_control|Sa[11], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[12]~37 , sdram_control|real_raddr_r[12]~37, sdram_control_top, 1
instance = comp, \sd_raddr[12]~12 , sd_raddr[12]~12, sdram_control_top, 1
instance = comp, \sd_raddr[12] , sd_raddr[12], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[12] , sdram_control|raddr_r[12], sdram_control_top, 1
instance = comp, \sdram_control|real_raddr_r[12] , sdram_control|real_raddr_r[12], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Selector0~0 , sdram_control|write_state|Selector0~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Sa[12] , sdram_control|write_state|Sa[12], sdram_control_top, 1
instance = comp, \sdram_control|Sa~14 , sdram_control|Sa~14, sdram_control_top, 1
instance = comp, \sdram_control|Sa[12] , sdram_control|Sa[12], sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~1 , wr_sdram_addr[22]~1, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~3 , wr_sdram_addr[22]~3, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~_emulated , wr_sdram_addr[22]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~2 , wr_sdram_addr[22]~2, sdram_control_top, 1
instance = comp, \sd_baddr[0]~0 , sd_baddr[0]~0, sdram_control_top, 1
instance = comp, \sd_baddr[0] , sd_baddr[0], sdram_control_top, 1
instance = comp, \sdram_control|baddr_r[0] , sdram_control|baddr_r[0], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Ba[0]~0 , sdram_control|write_state|Ba[0]~0, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Ba[0] , sdram_control|write_state|Ba[0], sdram_control_top, 1
instance = comp, \sdram_control|Ba~2 , sdram_control|Ba~2, sdram_control_top, 1
instance = comp, \sdram_control|Ba[0] , sdram_control|Ba[0], sdram_control_top, 1
instance = comp, \sd_baddr[1]~2 , sd_baddr[1]~2, sdram_control_top, 1
instance = comp, \sd_baddr[1] , sd_baddr[1], sdram_control_top, 1
instance = comp, \sdram_control|baddr_r[1] , sdram_control|baddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Ba[1] , sdram_control|write_state|Ba[1], sdram_control_top, 1
instance = comp, \sdram_control|Ba~3 , sdram_control|Ba~3, sdram_control_top, 1
instance = comp, \sdram_control|Ba[1] , sdram_control|Ba[1], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal1~4 , sdram_control|auto_refre_state|Equal1~4, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal1~5 , sdram_control|auto_refre_state|Equal1~5, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Equal3~1 , sdram_control|auto_refre_state|Equal3~1, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|WideNor0~0 , sdram_control|auto_refre_state|WideNor0~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Command~0 , sdram_control|auto_refre_state|Command~0, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Command[2] , sdram_control|auto_refre_state|Command[2], sdram_control_top, 1
instance = comp, \sdram_control|Ras_n~0 , sdram_control|Ras_n~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal1~1 , sdram_control|sdram_init|Equal1~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|WideNor0 , sdram_control|sdram_init|WideNor0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command[2] , sdram_control|sdram_init|Command[2], sdram_control_top, 1
instance = comp, \sdram_control|Ras_n~1 , sdram_control|Ras_n~1, sdram_control_top, 1
instance = comp, \sdram_control|Ras_n~2 , sdram_control|Ras_n~2, sdram_control_top, 1
instance = comp, \sdram_control|Ras_n , sdram_control|Ras_n, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Command[1] , sdram_control|read_state|Command[1], sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Command[1] , sdram_control|auto_refre_state|Command[1], sdram_control_top, 1
instance = comp, \sdram_control|Cas_n~1 , sdram_control|Cas_n~1, sdram_control_top, 1
instance = comp, \sdram_control|Cas_n , sdram_control|Cas_n, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Command[0]~feeder , sdram_control|auto_refre_state|Command[0]~feeder, sdram_control_top, 1
instance = comp, \sdram_control|auto_refre_state|Command[0] , sdram_control|auto_refre_state|Command[0], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command~1 , sdram_control|sdram_init|Command~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command[0] , sdram_control|sdram_init|Command[0], sdram_control_top, 1
instance = comp, \sdram_control|We_n~0 , sdram_control|We_n~0, sdram_control_top, 1
instance = comp, \sdram_control|read_state|Command[0] , sdram_control|read_state|Command[0], sdram_control_top, 1
instance = comp, \sdram_control|write_state|Command~4 , sdram_control|write_state|Command~4, sdram_control_top, 1
instance = comp, \sdram_control|write_state|Command[0] , sdram_control|write_state|Command[0], sdram_control_top, 1
instance = comp, \sdram_control|We_n~1 , sdram_control|We_n~1, sdram_control_top, 1
instance = comp, \sdram_control|We_n , sdram_control|We_n, sdram_control_top, 1
instance = comp, \Dq[8]~input , Dq[8]~input, sdram_control_top, 1
instance = comp, \Dq[9]~input , Dq[9]~input, sdram_control_top, 1
instance = comp, \Dq[10]~input , Dq[10]~input, sdram_control_top, 1
instance = comp, \Dq[11]~input , Dq[11]~input, sdram_control_top, 1
instance = comp, \Dq[12]~input , Dq[12]~input, sdram_control_top, 1
instance = comp, \Dq[13]~input , Dq[13]~input, sdram_control_top, 1
instance = comp, \Dq[14]~input , Dq[14]~input, sdram_control_top, 1
instance = comp, \Dq[15]~input , Dq[15]~input, sdram_control_top, 1
