// Seed: 3768517009
module module_0;
  tri id_2 = 1 + id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input  wire id_2,
    input  tri0 id_3,
    output tri  id_4
);
  always @* #1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(negedge 1 == id_1 or posedge 1) begin
    if (id_1)
      assume (1);
      else begin
        begin
          id_2 <= id_1 ^ id_1;
          id_2 = 1;
        end
      end
  end
  module_0();
  tri0 id_3;
  assign id_3 = id_1;
endmodule
