# Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
autoidx 3590
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.1-1191.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1173.27-1173.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1174.28-1174.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1175.11-1175.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1177.27-1177.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1178.27-1178.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.30-1179.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.27-1181.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1182.28-1182.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1183.11-1183.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.11-1170.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1171.11-1171.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1185.27-1185.33"
  wire width 11 input 12 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1186.27-1186.33"
  wire width 18 input 13 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1187.30-1187.34"
  wire width 4 input 14 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1102.1-1152.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CFG_ENABLE_F 4
  parameter \CFG_ENABLE_H 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.27-1120.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.28-1121.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.11-1122.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.27-1124.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.27-1125.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1126.30-1126.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.27-1128.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.28-1129.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.11-1130.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.11-1115.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1116.11-1116.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.11-1117.15"
  wire input 12 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1118.11-1118.15"
  wire input 13 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.27-1132.33"
  wire width 11 input 14 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.27-1133.33"
  wire width 18 input 15 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1134.30-1134.34"
  wire width 4 input 16 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1136.27-1136.33"
  wire width 11 input 17 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1137.28-1137.34"
  wire width 18 output 18 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1138.11-1138.15"
  wire input 19 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.27-1140.33"
  wire width 11 input 20 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1141.27-1141.33"
  wire width 18 input 21 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.30-1142.34"
  wire width 4 input 22 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1144.27-1144.33"
  wire width 11 input 23 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1145.28-1145.34"
  wire width 18 output 24 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1146.11-1146.15"
  wire input 25 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1148.27-1148.33"
  wire width 11 input 26 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1149.27-1149.33"
  wire width 18 input 27 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1150.30-1150.34"
  wire width 4 input 28 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.15-307.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.16-309.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:326.15-326.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:327.20-327.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.15-323.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:348.15-348.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.15-344.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:345.15-345.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.22-346.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:349.16-349.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:368.15-368.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:371.15-371.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.16-372.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:366.15-366.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:374.16-374.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.16-376.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.16-375.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:369.15-369.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.15-378.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:377.15-377.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.28-373.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:367.15-367.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1021.9-1021.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1022.9-1022.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1023.10-1023.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.1-1038.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.9-1034.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1035.9-1035.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1036.10-1036.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.9-1077.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1079.10-1079.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1080.9-1080.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1092.9-1092.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1093.9-1093.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1094.10-1094.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095.9-1095.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.1-1053.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.9-1048.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1049.9-1049.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1050.10-1050.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1051.9-1051.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.9-1062.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.9-1063.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.10-1064.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1065.9-1065.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:393.15-393.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:394.16-394.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:409.21-409.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:410.16-410.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:425.21-425.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:426.16-426.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:441.21-441.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:442.16-442.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:457.21-457.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:458.16-458.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:473.21-473.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:474.16-474.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.15-566.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.16-568.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.15-542.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:545.16-545.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.15-543.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:517.15-517.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:522.16-522.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.16-520.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:518.15-518.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:494.15-494.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.16-498.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.16-496.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:585.15-585.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:581.21-581.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:583.15-583.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.14-586.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:582.15-582.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:607.15-607.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.15-603.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:604.15-604.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.15-602.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605.22-605.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:601.15-601.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.16-608.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:651.15-651.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.16-652.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:647.15-647.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:643.27-643.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:645.15-645.25"
  wire input 3 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.15-648.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:649.16-649.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:654.15-654.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:653.15-653.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:650.16-650.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:644.15-644.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.15-624.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.14-625.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627.15-627.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:626.15-626.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-684.10"
module \PLL
  parameter \DEV_FAMILY "VIRGO"
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_MULT_FRAC 0
  parameter \PLL_POST_DIV 17
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:676.15-676.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.16-677.23"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.16-678.28"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.16-679.28"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.16-680.28"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.16-681.24"
  wire output 7 \FAST_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:682.16-682.20"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:674.15-674.21"
  wire input 1 \PLL_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-708.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:696.22-696.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.21-697.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:706.15-706.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:698.21-698.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.23-703.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.16-704.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:695.15-695.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.16-705.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:699.21-699.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:700.21-700.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.22-701.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.15-702.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-735.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:720.23-720.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:721.22-721.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:733.15-733.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:722.16-722.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.22-724.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:725.22-725.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:723.15-723.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:719.16-719.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:726.15-726.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:727.16-727.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.22-728.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.22-729.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.22-730.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.23-731.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.16-732.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.1-784.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.15-781.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.22-746.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.21-747.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.21-748.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.16-782.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.21-749.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.21-750.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.15-751.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.21-752.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.16-753.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.21-754.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.15-755.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.22-756.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.21-757.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.21-758.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.21-759.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.21-760.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.15-761.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762.21-762.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.16-763.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.21-764.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.15-765.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:766.22-766.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.15-767.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768.22-768.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.16-769.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:770.23-770.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:771.22-771.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:772.16-772.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.15-773.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.22-774.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.16-775.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.22-776.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.15-777.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.16-778.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.21-779.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.15-780.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.1-833.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.22-795.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.21-796.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.21-797.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:831.16-831.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.21-798.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.21-799.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.15-800.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.21-801.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.16-802.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.21-803.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.15-804.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.22-805.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.21-806.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.21-807.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.21-808.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.21-809.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.15-810.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.21-811.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.16-812.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.21-813.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.15-814.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:815.22-815.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.15-816.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:817.22-817.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:818.16-818.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:819.23-819.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:820.22-820.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:821.16-821.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.15-822.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823.22-823.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.16-824.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825.22-825.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.15-826.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.16-827.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.21-828.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.1-849.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.22-845.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.15-846.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.21-844.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:847.15-847.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.1-865.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.15-862.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.15-863.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.23-861.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.22-860.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.1-883.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.15-881.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.15-876.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.14-877.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.15-878.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.14-879.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.14-880.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:899.14-899.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:897.20-897.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:898.14-898.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-964.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.22-935.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.22-953.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.22-936.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.22-954.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.21-933.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:951.21-951.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:952.21-952.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.15-930.21"
  wire input 5 \CLK_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:949.15-949.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.15-932.21"
  wire input 6 \CLK_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:950.15-950.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.21-941.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.21-959.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.21-943.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.21-961.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:927.15-927.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.15-947.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928.15-928.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:948.15-948.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.20-942.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.20-960.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.20-944.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:962.20-962.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.22-937.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.22-955.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.22-939.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.22-957.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.15-925.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.15-945.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.15-926.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:946.15-946.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.21-938.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.21-956.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.21-940.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.21-958.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.1-1003.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:992.22-992.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.22-993.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.21-990.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:991.21-991.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:987.15-987.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:989.15-989.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:998.21-998.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1000.21-1000.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.15-984.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:985.15-985.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.20-999.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1001.20-1001.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.22-994.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:996.22-996.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.15-982.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.15-983.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:995.21-995.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:997.21-997.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1196.1-1242.12"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_INIT_VALUE 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1234.27-1234.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1231.11-1231.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1229.11-1229.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1235.28-1235.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1236.11-1236.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1232.11-1232.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1238.27-1238.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1230.11-1230.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1239.27-1239.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1240.30-1240.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:1.1-40.10"
module \dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire $auto$alumacc.cc:491:replace_alu$42.BB[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$42.BB[10]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$42.BB[11]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$42.BB[12]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$42.BB[13]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$42.BB[14]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$42.BB[15]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$42.BB[16]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$42.BB[17]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$42.BB[18]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$42.BB[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$42.BB[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$42.BB[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$42.BB[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$42.BB[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$42.BB[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$42.BB[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$42.BB[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$42.BB[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto$alumacc.cc:491:replace_alu$42.C[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$42.C[10]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$42.C[11]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$42.C[12]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$42.C[13]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$42.C[14]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$42.C[15]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$42.C[16]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$42.C[17]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$42.C[18]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$42.C[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$42.C[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$42.C[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$42.C[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$42.C[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$42.C[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$42.C[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$42.C[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$42.C[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto$alumacc.cc:491:replace_alu$42.Y[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$42.Y[10]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$42.Y[11]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$42.Y[12]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$42.Y[13]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$42.Y[14]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$42.Y[15]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$42.Y[16]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$42.Y[17]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$42.Y[18]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$42.Y[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$42.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$42.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$42.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$42.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$42.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$42.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$42.Y[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$42.Y[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire $auto$alumacc.cc:491:replace_alu$45.BB[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$45.BB[10]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$45.BB[11]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$45.BB[12]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$45.BB[13]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$45.BB[14]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$45.BB[15]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$45.BB[16]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$45.BB[17]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$45.BB[18]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$45.BB[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$45.BB[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$45.BB[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$45.BB[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$45.BB[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$45.BB[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$45.BB[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$45.BB[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$45.BB[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto$alumacc.cc:491:replace_alu$45.C[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$45.C[10]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$45.C[11]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$45.C[12]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$45.C[13]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$45.C[14]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$45.C[15]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$45.C[16]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$45.C[17]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$45.C[18]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$45.C[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$45.C[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$45.C[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$45.C[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$45.C[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$45.C[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$45.C[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$45.C[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$45.C[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto$alumacc.cc:491:replace_alu$45.Y[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$45.Y[10]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$45.Y[11]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$45.Y[12]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$45.Y[13]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$45.Y[14]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$45.Y[15]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$45.Y[16]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$45.Y[17]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$45.Y[18]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$45.Y[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$45.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$45.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$45.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$45.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$45.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$45.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$45.Y[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$45.Y[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto$alumacc.cc:491:replace_alu$48.C[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$48.C[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$48.C[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$48.C[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$48.C[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$48.C[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$48.C[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$48.C[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$48.C[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$48.C[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$48.C[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$48.C[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$48.C[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$48.C[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$48.C[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$48.C[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$48.C[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$48.C[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$48.C[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto$alumacc.cc:491:replace_alu$48.S[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$48.S[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$48.S[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$48.S[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$48.S[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$48.S[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$48.S[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$48.S[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$48.S[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$48.S[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$48.S[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$48.S[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$48.S[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$48.S[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$48.S[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$48.S[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$48.S[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$48.S[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$48.S[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto$alumacc.cc:491:replace_alu$48.Y[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$48.Y[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$48.Y[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$48.Y[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$48.Y[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$48.Y[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$48.Y[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$48.Y[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$48.Y[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$48.Y[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$48.Y[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$48.Y[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$48.Y[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$48.Y[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$48.Y[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$48.Y[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$48.Y[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$48.Y[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$48.Y[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto$alumacc.cc:491:replace_alu$51.C[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$51.C[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$51.C[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$51.C[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$51.C[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$51.C[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$51.C[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$51.C[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$51.C[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$51.C[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$51.C[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$51.C[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$51.C[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$51.C[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$51.C[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$51.C[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$51.C[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$51.C[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$51.C[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto$alumacc.cc:491:replace_alu$51.S[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$51.S[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$51.S[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$51.S[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$51.S[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$51.S[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$51.S[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$51.S[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$51.S[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$51.S[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$51.S[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$51.S[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$51.S[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$51.S[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$51.S[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$51.S[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$51.S[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$51.S[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$51.S[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto$alumacc.cc:491:replace_alu$51.Y[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto$alumacc.cc:491:replace_alu$51.Y[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto$alumacc.cc:491:replace_alu$51.Y[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto$alumacc.cc:491:replace_alu$51.Y[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto$alumacc.cc:491:replace_alu$51.Y[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto$alumacc.cc:491:replace_alu$51.Y[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto$alumacc.cc:491:replace_alu$51.Y[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto$alumacc.cc:491:replace_alu$51.Y[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 17 $auto$alumacc.cc:491:replace_alu$51.Y[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 18 $auto$alumacc.cc:491:replace_alu$51.Y[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto$alumacc.cc:491:replace_alu$51.Y[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto$alumacc.cc:491:replace_alu$51.Y[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto$alumacc.cc:491:replace_alu$51.Y[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto$alumacc.cc:491:replace_alu$51.Y[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto$alumacc.cc:491:replace_alu$51.Y[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto$alumacc.cc:491:replace_alu$51.Y[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto$alumacc.cc:491:replace_alu$51.Y[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto$alumacc.cc:491:replace_alu$51.Y[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto$alumacc.cc:491:replace_alu$51.Y[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11"
  wire $clk_buf_$ibuf_clk
  wire $delete_wire$3586
  wire $delete_wire$3587
  wire $delete_wire$3588
  wire $delete_wire$3589
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire $ibuf_A1[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 1 $ibuf_A1[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 2 $ibuf_A1[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 3 $ibuf_A1[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 4 $ibuf_A1[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 5 $ibuf_A1[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 6 $ibuf_A1[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 7 $ibuf_A1[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 8 $ibuf_A1[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire offset 9 $ibuf_A1[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire $ibuf_A2[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 1 $ibuf_A2[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 2 $ibuf_A2[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 3 $ibuf_A2[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 4 $ibuf_A2[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 5 $ibuf_A2[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 6 $ibuf_A2[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 7 $ibuf_A2[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 8 $ibuf_A2[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire offset 9 $ibuf_A2[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire $ibuf_B1[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 1 $ibuf_B1[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 2 $ibuf_B1[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 3 $ibuf_B1[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 4 $ibuf_B1[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 5 $ibuf_B1[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 6 $ibuf_B1[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 7 $ibuf_B1[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire offset 8 $ibuf_B1[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire $ibuf_B2[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 1 $ibuf_B2[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 2 $ibuf_B2[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 3 $ibuf_B2[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 4 $ibuf_B2[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 5 $ibuf_B2[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 6 $ibuf_B2[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 7 $ibuf_B2[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire offset 8 $ibuf_B2[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11"
  wire $ibuf_clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18"
  wire $ibuf_reset
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28"
  wire $ibuf_subtract
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire $obuf_P[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 10 $obuf_P[10]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 11 $obuf_P[11]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 12 $obuf_P[12]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 13 $obuf_P[13]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 14 $obuf_P[14]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 15 $obuf_P[15]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 16 $obuf_P[16]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 17 $obuf_P[17]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 18 $obuf_P[18]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 19 $obuf_P[19]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 1 $obuf_P[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 20 $obuf_P[20]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 21 $obuf_P[21]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 22 $obuf_P[22]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 23 $obuf_P[23]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 24 $obuf_P[24]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 25 $obuf_P[25]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 26 $obuf_P[26]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 27 $obuf_P[27]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 28 $obuf_P[28]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 29 $obuf_P[29]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 2 $obuf_P[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 30 $obuf_P[30]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 31 $obuf_P[31]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 32 $obuf_P[32]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 33 $obuf_P[33]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 34 $obuf_P[34]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 35 $obuf_P[35]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 36 $obuf_P[36]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 37 $obuf_P[37]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 3 $obuf_P[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 4 $obuf_P[4]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 5 $obuf_P[5]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 6 $obuf_P[6]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 7 $obuf_P[7]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 8 $obuf_P[8]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire offset 9 $obuf_P[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17"
  wire width 10 input 4 \A1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17"
  wire width 10 input 5 \A2
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17"
  wire width 9 input 6 \B1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17"
  wire width 9 input 7 \B2
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22"
  wire width 38 output 8 \P
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire \add_or_sub[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 10 \add_or_sub[10]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 11 \add_or_sub[11]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 12 \add_or_sub[12]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 13 \add_or_sub[13]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 14 \add_or_sub[14]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 15 \add_or_sub[15]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 16 \add_or_sub[16]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 17 \add_or_sub[17]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 18 \add_or_sub[18]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 1 \add_or_sub[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 2 \add_or_sub[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 32 \add_or_sub[32]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 33 \add_or_sub[33]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 34 \add_or_sub[34]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 35 \add_or_sub[35]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 36 \add_or_sub[36]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 37 \add_or_sub[37]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 38 \add_or_sub[38]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 39 \add_or_sub[39]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 3 \add_or_sub[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 40 \add_or_sub[40]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 41 \add_or_sub[41]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 42 \add_or_sub[42]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 43 \add_or_sub[43]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 44 \add_or_sub[44]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 45 \add_or_sub[45]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 46 \add_or_sub[46]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 47 \add_or_sub[47]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 48 \add_or_sub[48]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 49 \add_or_sub[49]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 4 \add_or_sub[4]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 50 \add_or_sub[50]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 5 \add_or_sub[5]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 6 \add_or_sub[6]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 7 \add_or_sub[7]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 8 \add_or_sub[8]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26"
  wire offset 9 \add_or_sub[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11"
  wire input 1 \clk
  wire \mult1[0]
  wire offset 10 \mult1[10]
  wire offset 11 \mult1[11]
  wire offset 12 \mult1[12]
  wire offset 13 \mult1[13]
  wire offset 14 \mult1[14]
  wire offset 15 \mult1[15]
  wire offset 16 \mult1[16]
  wire offset 17 \mult1[17]
  wire offset 18 \mult1[18]
  wire offset 1 \mult1[1]
  wire offset 2 \mult1[2]
  wire offset 3 \mult1[3]
  wire offset 4 \mult1[4]
  wire offset 5 \mult1[5]
  wire offset 6 \mult1[6]
  wire offset 7 \mult1[7]
  wire offset 8 \mult1[8]
  wire offset 9 \mult1[9]
  wire \mult2[0]
  wire offset 10 \mult2[10]
  wire offset 11 \mult2[11]
  wire offset 12 \mult2[12]
  wire offset 13 \mult2[13]
  wire offset 14 \mult2[14]
  wire offset 15 \mult2[15]
  wire offset 16 \mult2[16]
  wire offset 17 \mult2[17]
  wire offset 18 \mult2[18]
  wire offset 1 \mult2[1]
  wire offset 2 \mult2[2]
  wire offset 3 \mult2[3]
  wire offset 4 \mult2[4]
  wire offset 5 \mult2[5]
  wire offset 6 \mult2[6]
  wire offset 7 \mult2[7]
  wire offset 8 \mult2[8]
  wire offset 9 \mult2[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18"
  wire input 2 \reset
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28"
  wire input 3 \subtract
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1163
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[0]
    connect \E 1'1
    connect \Q \add_or_sub[0]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1164
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[0]
    connect \E 1'1
    connect \Q $obuf_P[0]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1165
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[1]
    connect \E 1'1
    connect \Q \add_or_sub[1]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1166
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[1]
    connect \E 1'1
    connect \Q $obuf_P[1]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1167
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[2]
    connect \E 1'1
    connect \Q \add_or_sub[2]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1168
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[2]
    connect \E 1'1
    connect \Q $obuf_P[2]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1169
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[3]
    connect \E 1'1
    connect \Q \add_or_sub[3]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1170
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[3]
    connect \E 1'1
    connect \Q $obuf_P[3]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1171
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[4]
    connect \E 1'1
    connect \Q \add_or_sub[4]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1172
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[4]
    connect \E 1'1
    connect \Q $obuf_P[4]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1173
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[5]
    connect \E 1'1
    connect \Q \add_or_sub[5]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1174
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[5]
    connect \E 1'1
    connect \Q $obuf_P[5]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1175
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[6]
    connect \E 1'1
    connect \Q \add_or_sub[6]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1176
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[6]
    connect \E 1'1
    connect \Q $obuf_P[6]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1177
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[7]
    connect \E 1'1
    connect \Q \add_or_sub[7]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1178
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[7]
    connect \E 1'1
    connect \Q $obuf_P[7]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1179
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[8]
    connect \E 1'1
    connect \Q \add_or_sub[8]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1180
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[8]
    connect \E 1'1
    connect \Q $obuf_P[8]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1181
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[9]
    connect \E 1'1
    connect \Q \add_or_sub[9]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1182
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[9]
    connect \E 1'1
    connect \Q $obuf_P[9]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1183
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[10]
    connect \E 1'1
    connect \Q \add_or_sub[10]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1184
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[10]
    connect \E 1'1
    connect \Q $obuf_P[10]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1185
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[11]
    connect \E 1'1
    connect \Q \add_or_sub[11]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1186
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[11]
    connect \E 1'1
    connect \Q $obuf_P[11]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1187
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[12]
    connect \E 1'1
    connect \Q \add_or_sub[12]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1188
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[12]
    connect \E 1'1
    connect \Q $obuf_P[12]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1189
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[13]
    connect \E 1'1
    connect \Q \add_or_sub[13]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1190
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[13]
    connect \E 1'1
    connect \Q $obuf_P[13]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1191
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[14]
    connect \E 1'1
    connect \Q \add_or_sub[14]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1192
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[14]
    connect \E 1'1
    connect \Q $obuf_P[14]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1193
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[15]
    connect \E 1'1
    connect \Q \add_or_sub[15]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1194
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[15]
    connect \E 1'1
    connect \Q $obuf_P[15]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1195
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[16]
    connect \E 1'1
    connect \Q \add_or_sub[16]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1196
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[16]
    connect \E 1'1
    connect \Q $obuf_P[16]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1197
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[17]
    connect \E 1'1
    connect \Q \add_or_sub[17]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1198
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[17]
    connect \E 1'1
    connect \Q $obuf_P[17]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1199
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$48.Y[18]
    connect \E 1'1
    connect \Q \add_or_sub[18]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1200
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[18]
    connect \E 1'1
    connect \Q $obuf_P[18]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1201
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[0]
    connect \E 1'1
    connect \Q \add_or_sub[32]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1202
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[32]
    connect \E 1'1
    connect \Q $obuf_P[19]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1203
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[1]
    connect \E 1'1
    connect \Q \add_or_sub[33]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1204
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[33]
    connect \E 1'1
    connect \Q $obuf_P[20]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1205
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[2]
    connect \E 1'1
    connect \Q \add_or_sub[34]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1206
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[34]
    connect \E 1'1
    connect \Q $obuf_P[21]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1207
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[3]
    connect \E 1'1
    connect \Q \add_or_sub[35]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1208
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[35]
    connect \E 1'1
    connect \Q $obuf_P[22]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1209
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[4]
    connect \E 1'1
    connect \Q \add_or_sub[36]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1210
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[36]
    connect \E 1'1
    connect \Q $obuf_P[23]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1211
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[5]
    connect \E 1'1
    connect \Q \add_or_sub[37]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1212
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[37]
    connect \E 1'1
    connect \Q $obuf_P[24]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1213
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[6]
    connect \E 1'1
    connect \Q \add_or_sub[38]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1214
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[38]
    connect \E 1'1
    connect \Q $obuf_P[25]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1215
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[7]
    connect \E 1'1
    connect \Q \add_or_sub[39]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1216
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[39]
    connect \E 1'1
    connect \Q $obuf_P[26]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1217
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[8]
    connect \E 1'1
    connect \Q \add_or_sub[40]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1218
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[40]
    connect \E 1'1
    connect \Q $obuf_P[27]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1219
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[9]
    connect \E 1'1
    connect \Q \add_or_sub[41]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1220
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[41]
    connect \E 1'1
    connect \Q $obuf_P[28]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1221
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[10]
    connect \E 1'1
    connect \Q \add_or_sub[42]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1222
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[42]
    connect \E 1'1
    connect \Q $obuf_P[29]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1223
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[11]
    connect \E 1'1
    connect \Q \add_or_sub[43]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1224
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[43]
    connect \E 1'1
    connect \Q $obuf_P[30]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1225
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[12]
    connect \E 1'1
    connect \Q \add_or_sub[44]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1226
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[44]
    connect \E 1'1
    connect \Q $obuf_P[31]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1227
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[13]
    connect \E 1'1
    connect \Q \add_or_sub[45]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1228
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[45]
    connect \E 1'1
    connect \Q $obuf_P[32]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1229
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[14]
    connect \E 1'1
    connect \Q \add_or_sub[46]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1230
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[46]
    connect \E 1'1
    connect \Q $obuf_P[33]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1231
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[15]
    connect \E 1'1
    connect \Q \add_or_sub[47]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1232
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[47]
    connect \E 1'1
    connect \Q $obuf_P[34]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1233
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[16]
    connect \E 1'1
    connect \Q \add_or_sub[48]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1234
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[48]
    connect \E 1'1
    connect \Q $obuf_P[35]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1235
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[17]
    connect \E 1'1
    connect \Q \add_or_sub[49]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1236
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[49]
    connect \E 1'1
    connect \Q $obuf_P[36]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1237
    connect \C $clk_buf_$ibuf_clk
    connect \D $auto$alumacc.cc:491:replace_alu$51.Y[18]
    connect \E 1'1
    connect \Q \add_or_sub[50]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1162$auto$blifparse.cc:377:parse_blif$1238
    connect \C $clk_buf_$ibuf_clk
    connect \D \add_or_sub[50]
    connect \E 1'1
    connect \Q $obuf_P[37]
    connect \R $ibuf_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3355
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[0] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[0] \mult1[0] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3356
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[1] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[1] \mult1[1] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3357
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[2] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[2] \mult1[2] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3358
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[3] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[3] \mult1[3] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3359
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[4] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[4] \mult1[4] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3360
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[5] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[5] \mult1[5] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3361
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[6] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[6] \mult1[6] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3362
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[7] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[7] \mult1[7] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3363
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[8] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[8] \mult1[8] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3364
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[9] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[9] \mult1[9] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3365
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[10] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[10] \mult1[10] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3366
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[11] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[11] \mult1[11] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3367
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[12] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[12] \mult1[12] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3368
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[13] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[13] \mult1[13] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3369
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[14] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[14] \mult1[14] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3370
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[15] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[15] \mult1[15] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3371
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[16] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[16] \mult1[16] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3372
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[17] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[17] \mult1[17] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3373
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[18] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$45.Y[18] \mult1[18] }
    connect \Y $auto$alumacc.cc:491:replace_alu$48.S[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3374
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[32] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[0] \mult2[0] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3375
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[33] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[1] \mult2[1] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3376
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[34] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[2] \mult2[2] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3377
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[35] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[3] \mult2[3] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3378
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[36] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[4] \mult2[4] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3379
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[37] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[5] \mult2[5] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3380
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[38] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[6] \mult2[6] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3381
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[39] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[7] \mult2[7] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3382
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[40] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[8] \mult2[8] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3383
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[41] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[9] \mult2[9] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3384
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[42] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[10] \mult2[10] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3385
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[43] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[11] \mult2[11] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3386
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[44] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[12] \mult2[12] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3387
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[45] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[13] \mult2[13] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3388
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[46] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[14] \mult2[14] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3389
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[47] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[15] \mult2[15] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3390
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[48] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[16] \mult2[16] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3391
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[49] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[17] \mult2[17] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3354$auto$blifparse.cc:535:parse_blif$3392
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { \add_or_sub[50] $ibuf_subtract $auto$alumacc.cc:491:replace_alu$42.Y[18] \mult2[18] }
    connect \Y $auto$alumacc.cc:491:replace_alu$51.S[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3393
    parameter \INIT_VALUE 2'01
    connect \A \mult1[0]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3394
    parameter \INIT_VALUE 2'01
    connect \A \mult1[1]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3395
    parameter \INIT_VALUE 2'01
    connect \A \mult1[2]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3396
    parameter \INIT_VALUE 2'01
    connect \A \mult1[3]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3397
    parameter \INIT_VALUE 2'01
    connect \A \mult1[4]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3398
    parameter \INIT_VALUE 2'01
    connect \A \mult1[5]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3399
    parameter \INIT_VALUE 2'01
    connect \A \mult1[6]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3400
    parameter \INIT_VALUE 2'01
    connect \A \mult1[7]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3401
    parameter \INIT_VALUE 2'01
    connect \A \mult1[8]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3402
    parameter \INIT_VALUE 2'01
    connect \A \mult1[9]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3403
    parameter \INIT_VALUE 2'01
    connect \A \mult1[10]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3404
    parameter \INIT_VALUE 2'01
    connect \A \mult1[11]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3405
    parameter \INIT_VALUE 2'01
    connect \A \mult1[12]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3406
    parameter \INIT_VALUE 2'01
    connect \A \mult1[13]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3407
    parameter \INIT_VALUE 2'01
    connect \A \mult1[14]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3408
    parameter \INIT_VALUE 2'01
    connect \A \mult1[15]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3409
    parameter \INIT_VALUE 2'01
    connect \A \mult1[16]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3410
    parameter \INIT_VALUE 2'01
    connect \A \mult1[17]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3411
    parameter \INIT_VALUE 2'01
    connect \A \mult1[18]
    connect \Y $auto$alumacc.cc:491:replace_alu$45.BB[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3412
    parameter \INIT_VALUE 2'01
    connect \A \mult2[0]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3413
    parameter \INIT_VALUE 2'01
    connect \A \mult2[1]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3414
    parameter \INIT_VALUE 2'01
    connect \A \mult2[2]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3415
    parameter \INIT_VALUE 2'01
    connect \A \mult2[3]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3416
    parameter \INIT_VALUE 2'01
    connect \A \mult2[4]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3417
    parameter \INIT_VALUE 2'01
    connect \A \mult2[5]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3418
    parameter \INIT_VALUE 2'01
    connect \A \mult2[6]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3419
    parameter \INIT_VALUE 2'01
    connect \A \mult2[7]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3420
    parameter \INIT_VALUE 2'01
    connect \A \mult2[8]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3421
    parameter \INIT_VALUE 2'01
    connect \A \mult2[9]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3422
    parameter \INIT_VALUE 2'01
    connect \A \mult2[10]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3423
    parameter \INIT_VALUE 2'01
    connect \A \mult2[11]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3424
    parameter \INIT_VALUE 2'01
    connect \A \mult2[12]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3425
    parameter \INIT_VALUE 2'01
    connect \A \mult2[13]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3426
    parameter \INIT_VALUE 2'01
    connect \A \mult2[14]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3427
    parameter \INIT_VALUE 2'01
    connect \A \mult2[15]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3428
    parameter \INIT_VALUE 2'01
    connect \A \mult2[16]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3429
    parameter \INIT_VALUE 2'01
    connect \A \mult2[17]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$3354$auto$blifparse.cc:535:parse_blif$3430
    parameter \INIT_VALUE 2'01
    connect \A \mult2[18]
    connect \Y $auto$alumacc.cc:491:replace_alu$42.BB[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[0]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[1]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[0]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[10]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[11]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[10]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[11]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[12]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[11]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[12]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[13]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[12]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[13]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[14]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[13]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[14]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[15]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[14]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[15]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[16]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[15]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[16]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[17]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[16]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[17]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[18]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[17]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[18]
    connect \COUT $delete_wire$3586
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[18]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[1]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[2]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[1]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[2]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[3]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[2]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[3]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[4]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[3]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[4]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[5]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[4]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[5]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[6]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[5]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[6]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[7]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[6]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[7]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[8]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[7]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[8]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[9]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[8]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$42.C[9]
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[10]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$42.Y[9]
    connect \P $auto$alumacc.cc:491:replace_alu$42.BB[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$42.intermediate_adder
    connect \COUT $auto$alumacc.cc:491:replace_alu$42.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[0]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[1]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[0]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[10]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[11]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[10]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[11]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[12]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[11]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[12]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[13]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[12]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[13]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[14]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[13]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[14]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[15]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[14]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[15]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[16]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[15]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[16]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[17]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[16]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[17]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[18]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[17]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[18]
    connect \COUT $delete_wire$3587
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[18]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[1]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[2]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[1]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[2]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[3]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[2]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[3]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[4]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[3]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[4]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[5]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[4]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[5]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[6]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[5]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[6]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[7]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[6]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[7]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[8]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[7]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[8]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[9]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[8]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$45.C[9]
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[10]
    connect \G 1'0
    connect \O $auto$alumacc.cc:491:replace_alu$45.Y[9]
    connect \P $auto$alumacc.cc:491:replace_alu$45.BB[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$45.intermediate_adder
    connect \COUT $auto$alumacc.cc:491:replace_alu$45.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[0]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[1]
    connect \G \add_or_sub[0]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[0]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[10]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[11]
    connect \G \add_or_sub[10]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[10]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[11]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[12]
    connect \G \add_or_sub[11]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[11]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[12]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[13]
    connect \G \add_or_sub[12]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[12]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[13]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[14]
    connect \G \add_or_sub[13]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[13]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[14]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[15]
    connect \G \add_or_sub[14]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[14]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[15]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[16]
    connect \G \add_or_sub[15]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[15]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[16]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[17]
    connect \G \add_or_sub[16]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[16]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[17]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[18]
    connect \G \add_or_sub[17]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[17]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[18]
    connect \COUT $delete_wire$3588
    connect \G \add_or_sub[18]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[18]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[1]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[2]
    connect \G \add_or_sub[1]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[1]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[2]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[3]
    connect \G \add_or_sub[2]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[2]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[3]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[4]
    connect \G \add_or_sub[3]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[3]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[4]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[5]
    connect \G \add_or_sub[4]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[4]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[5]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[6]
    connect \G \add_or_sub[5]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[5]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[6]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[7]
    connect \G \add_or_sub[6]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[6]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[7]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[8]
    connect \G \add_or_sub[7]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[7]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[8]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[9]
    connect \G \add_or_sub[8]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[8]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$48.C[9]
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[10]
    connect \G \add_or_sub[9]
    connect \O $auto$alumacc.cc:491:replace_alu$48.Y[9]
    connect \P $auto$alumacc.cc:491:replace_alu$48.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$48.intermediate_adder
    connect \COUT $auto$alumacc.cc:491:replace_alu$48.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[0]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[1]
    connect \G \add_or_sub[32]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[0]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[10]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[11]
    connect \G \add_or_sub[42]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[10]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[11]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[12]
    connect \G \add_or_sub[43]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[11]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[12]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[13]
    connect \G \add_or_sub[44]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[12]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[13]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[14]
    connect \G \add_or_sub[45]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[13]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[14]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[15]
    connect \G \add_or_sub[46]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[14]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[15]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[16]
    connect \G \add_or_sub[47]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[15]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[16]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[17]
    connect \G \add_or_sub[48]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[16]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[17]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[18]
    connect \G \add_or_sub[49]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[17]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[18]
    connect \COUT $delete_wire$3589
    connect \G \add_or_sub[50]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[18]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[1]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[2]
    connect \G \add_or_sub[33]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[1]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[2]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[3]
    connect \G \add_or_sub[34]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[2]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[3]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[4]
    connect \G \add_or_sub[35]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[3]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[4]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[5]
    connect \G \add_or_sub[36]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[4]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[5]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[6]
    connect \G \add_or_sub[37]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[5]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[6]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[7]
    connect \G \add_or_sub[38]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[6]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[7]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[8]
    connect \G \add_or_sub[39]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[7]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[8]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[9]
    connect \G \add_or_sub[40]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[8]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:491:replace_alu$51.C[9]
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[10]
    connect \G \add_or_sub[41]
    connect \O $auto$alumacc.cc:491:replace_alu$51.Y[9]
    connect \P $auto$alumacc.cc:491:replace_alu$51.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:491:replace_alu$51.intermediate_adder
    connect \COUT $auto$alumacc.cc:491:replace_alu$51.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \keep 1
  cell \CLK_BUF $clkbuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_clk
    connect \I $ibuf_clk
    connect \O $clk_buf_$ibuf_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [0]
    connect \O $ibuf_A1[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [1]
    connect \O $ibuf_A1[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [2]
    connect \O $ibuf_A1[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [3]
    connect \O $ibuf_A1[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [4]
    connect \O $ibuf_A1[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [5]
    connect \O $ibuf_A1[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [6]
    connect \O $ibuf_A1[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [7]
    connect \O $ibuf_A1[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [8]
    connect \O $ibuf_A1[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A1 [9]
    connect \O $ibuf_A1[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [0]
    connect \O $ibuf_A2[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [1]
    connect \O $ibuf_A2[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [2]
    connect \O $ibuf_A2[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [3]
    connect \O $ibuf_A2[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [4]
    connect \O $ibuf_A2[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [5]
    connect \O $ibuf_A2[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [6]
    connect \O $ibuf_A2[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [7]
    connect \O $ibuf_A2[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [8]
    connect \O $ibuf_A2[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \A2 [9]
    connect \O $ibuf_A2[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [0]
    connect \O $ibuf_B1[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [1]
    connect \O $ibuf_B1[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [2]
    connect \O $ibuf_B1[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [3]
    connect \O $ibuf_B1[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [4]
    connect \O $ibuf_B1[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [5]
    connect \O $ibuf_B1[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [6]
    connect \O $ibuf_B1[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [7]
    connect \O $ibuf_B1[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B1 [8]
    connect \O $ibuf_B1[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [0]
    connect \O $ibuf_B2[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [1]
    connect \O $ibuf_B2[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [2]
    connect \O $ibuf_B2[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [3]
    connect \O $ibuf_B2[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [4]
    connect \O $ibuf_B2[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [5]
    connect \O $ibuf_B2[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [6]
    connect \O $ibuf_B2[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [7]
    connect \O $ibuf_B2[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \B2 [8]
    connect \O $ibuf_B2[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O $ibuf_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_reset
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \reset
    connect \O $ibuf_reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_subtract
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \subtract
    connect \O $ibuf_subtract
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P
    connect \I $obuf_P[0]
    connect \O \P [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_1
    connect \I $obuf_P[1]
    connect \O \P [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_10
    connect \I $obuf_P[10]
    connect \O \P [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_11
    connect \I $obuf_P[11]
    connect \O \P [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_12
    connect \I $obuf_P[12]
    connect \O \P [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_13
    connect \I $obuf_P[13]
    connect \O \P [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_14
    connect \I $obuf_P[14]
    connect \O \P [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_15
    connect \I $obuf_P[15]
    connect \O \P [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_16
    connect \I $obuf_P[16]
    connect \O \P [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_17
    connect \I $obuf_P[17]
    connect \O \P [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_18
    connect \I $obuf_P[18]
    connect \O \P [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_19
    connect \I $obuf_P[19]
    connect \O \P [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_2
    connect \I $obuf_P[2]
    connect \O \P [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_20
    connect \I $obuf_P[20]
    connect \O \P [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_21
    connect \I $obuf_P[21]
    connect \O \P [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_22
    connect \I $obuf_P[22]
    connect \O \P [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_23
    connect \I $obuf_P[23]
    connect \O \P [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_24
    connect \I $obuf_P[24]
    connect \O \P [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_25
    connect \I $obuf_P[25]
    connect \O \P [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_26
    connect \I $obuf_P[26]
    connect \O \P [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_27
    connect \I $obuf_P[27]
    connect \O \P [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_28
    connect \I $obuf_P[28]
    connect \O \P [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_29
    connect \I $obuf_P[29]
    connect \O \P [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_3
    connect \I $obuf_P[3]
    connect \O \P [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_30
    connect \I $obuf_P[30]
    connect \O \P [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_31
    connect \I $obuf_P[31]
    connect \O \P [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_32
    connect \I $obuf_P[32]
    connect \O \P [32]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_33
    connect \I $obuf_P[33]
    connect \O \P [33]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_34
    connect \I $obuf_P[34]
    connect \O \P [34]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_35
    connect \I $obuf_P[35]
    connect \O \P [35]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_36
    connect \I $obuf_P[36]
    connect \O \P [36]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_37
    connect \I $obuf_P[37]
    connect \O \P [37]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_4
    connect \I $obuf_P[4]
    connect \O \P [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_5
    connect \I $obuf_P[5]
    connect \O \P [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_6
    connect \I $obuf_P[6]
    connect \O \P [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_7
    connect \I $obuf_P[7]
    connect \O \P [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_8
    connect \I $obuf_P[8]
    connect \O \P [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_9
    connect \I $obuf_P[9]
    connect \O \P [9]
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1043.7-1064.6|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:138.1-159.2"
  cell \DSP19X2 \simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:17$3_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:18$4
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 { $ibuf_A1[9] $ibuf_A1[8] $ibuf_A1[7] $ibuf_A1[6] $ibuf_A1[5] $ibuf_A1[4] $ibuf_A1[3] $ibuf_A1[2] $ibuf_A1[1] $ibuf_A1[0] }
    connect \A2 { $ibuf_A2[9] $ibuf_A2[8] $ibuf_A2[7] $ibuf_A2[6] $ibuf_A2[5] $ibuf_A2[4] $ibuf_A2[3] $ibuf_A2[2] $ibuf_A2[1] $ibuf_A2[0] }
    connect \B1 { $ibuf_B1[8] $ibuf_B1[7] $ibuf_B1[6] $ibuf_B1[5] $ibuf_B1[4] $ibuf_B1[3] $ibuf_B1[2] $ibuf_B1[1] $ibuf_B1[0] }
    connect \B2 { $ibuf_B2[8] $ibuf_B2[7] $ibuf_B2[6] $ibuf_B2[5] $ibuf_B2[4] $ibuf_B2[3] $ibuf_B2[2] $ibuf_B2[1] $ibuf_B2[0] }
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z1 { \mult1[18] \mult1[17] \mult1[16] \mult1[15] \mult1[14] \mult1[13] \mult1[12] \mult1[11] \mult1[10] \mult1[9] \mult1[8] \mult1[7] \mult1[6] \mult1[5] \mult1[4] \mult1[3] \mult1[2] \mult1[1] \mult1[0] }
    connect \Z2 { \mult2[18] \mult2[17] \mult2[16] \mult2[15] \mult2[14] \mult2[13] \mult2[12] \mult2[11] \mult2[10] \mult2[9] \mult2[8] \mult2[7] \mult2[6] \mult2[5] \mult2[4] \mult2[3] \mult2[2] \mult2[1] \mult2[0] }
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
