#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ede061cff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ede061d310 .scope module, "gaussian_pyramid_tb" "gaussian_pyramid_tb" 3 10;
 .timescale -9 -12;
P_000001ede053ce60 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001ede053ce98 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001ede053ced0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000001ede0691830_0 .net "O1L1_pixel_in", 7 0, v000001ede068c970_0;  1 drivers
v000001ede0692690_0 .net "O1L1_write_addr", 11 0, v000001ede068b250_0;  1 drivers
v000001ede0692230_0 .net "O1L1_write_valid", 0 0, v000001ede068d050_0;  1 drivers
v000001ede06918d0_0 .net "O1L2_pixel_in", 7 0, v000001ede068d230_0;  1 drivers
v000001ede0691970_0 .net "O1L2_write_addr", 11 0, v000001ede068bd90_0;  1 drivers
v000001ede068f490_0 .net "O1L2_write_valid", 0 0, v000001ede068be30_0;  1 drivers
v000001ede068f5d0_0 .net "O1L3_pixel_in", 7 0, v000001ede068c6f0_0;  1 drivers
v000001ede0690f70_0 .net "O1L3_write_addr", 11 0, v000001ede068c010_0;  1 drivers
v000001ede068f350_0 .net "O1L3_write_valid", 0 0, v000001ede068adf0_0;  1 drivers
v000001ede068fb70_0 .net "O2L1_pixel_in", 7 0, v000001ede068e090_0;  1 drivers
v000001ede0690430_0 .net "O2L1_write_addr", 9 0, v000001ede068e130_0;  1 drivers
v000001ede068f3f0_0 .net "O2L1_write_valid", 0 0, v000001ede068e9f0_0;  1 drivers
v000001ede06906b0_0 .net "O2L2_pixel_in", 7 0, v000001ede068d7d0_0;  1 drivers
v000001ede06904d0_0 .net "O2L2_write_addr", 9 0, v000001ede068d870_0;  1 drivers
v000001ede0690070_0 .net "O2L2_write_valid", 0 0, v000001ede068d690_0;  1 drivers
v000001ede0691290_0 .net "O2L3_pixel_in", 7 0, v000001ede068e630_0;  1 drivers
v000001ede0690610_0 .net "O2L3_write_addr", 9 0, v000001ede068e450_0;  1 drivers
v000001ede0690570_0 .net "O2L3_write_valid", 0 0, v000001ede068d730_0;  1 drivers
v000001ede0690e30_0 .net "O3L1_pixel_in", 7 0, v000001ede0692eb0_0;  1 drivers
v000001ede0690750_0 .net "O3L1_write_addr", 7 0, v000001ede0691ab0_0;  1 drivers
v000001ede0690c50_0 .net "O3L1_write_valid", 0 0, v000001ede0692910_0;  1 drivers
v000001ede068f0d0_0 .net "O3L2_pixel_in", 7 0, v000001ede0691d30_0;  1 drivers
v000001ede06907f0_0 .net "O3L2_write_addr", 7 0, v000001ede06929b0_0;  1 drivers
v000001ede0690ed0_0 .net "O3L2_write_valid", 0 0, v000001ede0691fb0_0;  1 drivers
v000001ede068ff30_0 .net "O3L3_pixel_in", 7 0, v000001ede0692370_0;  1 drivers
v000001ede06909d0_0 .net "O3L3_write_addr", 7 0, v000001ede0691a10_0;  1 drivers
v000001ede068ffd0_0 .net "O3L3_write_valid", 0 0, v000001ede0691dd0_0;  1 drivers
v000001ede06916f0_0 .var "clk_in", 0 0;
v000001ede068f530_0 .net "pixel_in", 7 0, L_000001ede0613e50;  1 drivers
v000001ede068f170_0 .net "pyramid_done", 0 0, v000001ede06927d0_0;  1 drivers
v000001ede0690110_0 .net "read_addr", 11 0, v000001ede0692730_0;  1 drivers
v000001ede0691790_0 .net "read_addr_valid", 0 0, v000001ede0691e70_0;  1 drivers
v000001ede068f670_0 .var "rst_in", 0 0;
v000001ede068f710_0 .var "start_pyramid", 0 0;
S_000001ede0531930 .scope module, "image" "xilinx_single_port_ram_read_first" 3 68, 4 10 0, S_000001ede061d310;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ede05a42d0 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_000001ede05a4308 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001ede05a4340 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_000001ede05a4378 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v000001ede05f3ae0 .array "BRAM", 0 4095, 7 0;
v000001ede05f28c0_0 .net "addra", 11 0, v000001ede0692730_0;  alias, 1 drivers
v000001ede05f3c20_0 .net "clka", 0 0, v000001ede06916f0_0;  1 drivers
L_000001ede0696ff8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ede05f2be0_0 .net "dina", 7 0, L_000001ede0696ff8;  1 drivers
v000001ede05f26e0_0 .net "douta", 7 0, L_000001ede0613e50;  alias, 1 drivers
v000001ede05f2a00_0 .net "ena", 0 0, v000001ede0691e70_0;  alias, 1 drivers
v000001ede05f2820_0 .var "ram_data", 7 0;
L_000001ede0697088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05f2d20_0 .net "regcea", 0 0, L_000001ede0697088;  1 drivers
v000001ede05f3ea0_0 .net "rsta", 0 0, v000001ede068f670_0;  1 drivers
L_000001ede0697040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede05f2dc0_0 .net "wea", 0 0, L_000001ede0697040;  1 drivers
S_000001ede0531ac0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_000001ede0531930;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede0531ac0
v000001ede05f3e00_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001ede05f3e00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001ede05f3e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede05f3e00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001ede04a95d0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_000001ede0531930;
 .timescale -9 -12;
L_000001ede0613e50 .functor BUFZ 8, v000001ede05f3860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede05f3860_0 .var "douta_reg", 7 0;
E_000001ede05d4600 .event posedge, v000001ede05f3c20_0;
S_000001ede04a9760 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_000001ede0531930;
 .timescale -9 -12;
S_000001ede049ad70 .scope module, "pyramid" "gaussian_pyramid" 3 83, 5 5 0, S_000001ede061d310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_000001ede053cf10 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_000001ede053cf48 .param/l "TOP_HEIGHT" 0 5 8, +C4<00000000000000000000000001000000>;
P_000001ede053cf80 .param/l "TOP_WIDTH" 0 5 7, +C4<00000000000000000000000001000000>;
enum000001ede053ed00 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v000001ede068b6b0_0 .net "O12_resize_done", 0 0, v000001ede0678d10_0;  1 drivers
v000001ede068cf10_0 .var "O12_start_resizing", 0 0;
v000001ede068bed0_0 .var "O1Buffer1_pixel_in", 7 0;
v000001ede068b9d0_0 .net "O1Buffer1_pixel_out", 7 0, L_000001ede0612d40;  1 drivers
v000001ede068b430_0 .var "O1Buffer1_read_addr", 11 0;
v000001ede068b7f0_0 .var "O1Buffer1_read_addr_valid", 0 0;
v000001ede068b610_0 .var "O1Buffer1_write_addr", 11 0;
v000001ede068d2d0_0 .var "O1Buffer1_write_valid", 0 0;
v000001ede068b890_0 .var "O1Buffer2_pixel_in", 7 0;
v000001ede068bc50_0 .net "O1Buffer2_pixel_out", 7 0, L_000001ede0612bf0;  1 drivers
v000001ede068bb10_0 .var "O1Buffer2_read_addr", 11 0;
v000001ede068bcf0_0 .var "O1Buffer2_read_addr_valid", 0 0;
v000001ede068c510_0 .var "O1Buffer2_write_addr", 11 0;
v000001ede068cb50_0 .var "O1Buffer2_write_valid", 0 0;
v000001ede068c970_0 .var "O1L1_pixel_out", 7 0;
v000001ede068b250_0 .var "O1L1_write_addr", 11 0;
v000001ede068d050_0 .var "O1L1_write_valid", 0 0;
v000001ede068d230_0 .var "O1L2_pixel_out", 7 0;
v000001ede068bd90_0 .var "O1L2_write_addr", 11 0;
v000001ede068be30_0 .var "O1L2_write_valid", 0 0;
v000001ede068c6f0_0 .var "O1L3_pixel_out", 7 0;
v000001ede068c010_0 .var "O1L3_write_addr", 11 0;
v000001ede068adf0_0 .var "O1L3_write_valid", 0 0;
v000001ede068ca10_0 .net "O1_blur_done", 0 0, v000001ede0676940_0;  1 drivers
v000001ede068cc90_0 .var "O1_blur_pixel_in", 7 0;
v000001ede068acb0_0 .net "O1_blur_pixel_out", 7 0, L_000001ede0613b40;  1 drivers
v000001ede068b390_0 .net "O1_blur_read_addr", 11 0, v000001ede0677520_0;  1 drivers
v000001ede068b2f0_0 .net "O1_blur_read_addr_valid", 0 0, v000001ede0676d00_0;  1 drivers
v000001ede068cd30_0 .net "O1_blur_write_addr", 11 0, L_000001ede068f7b0;  1 drivers
v000001ede068ac10_0 .net "O1_blur_write_valid", 0 0, L_000001ede06125d0;  1 drivers
v000001ede068c8d0_0 .var "O1_resize_pixel_in", 7 0;
v000001ede068c0b0_0 .net "O1_resize_read_addr", 11 0, L_000001ede068fc10;  1 drivers
v000001ede068cdd0_0 .net "O1_resize_read_addr_valid", 0 0, v000001ede067a610_0;  1 drivers
v000001ede068c150_0 .var "O1_start_blurring", 0 0;
v000001ede068c290_0 .net "O23_resize_done", 0 0, v000001ede0688440_0;  1 drivers
v000001ede068c5b0_0 .var "O23_start_resizing", 0 0;
v000001ede068c1f0_0 .var "O2Buffer1_pixel_in", 7 0;
v000001ede068c650_0 .net "O2Buffer1_pixel_out", 7 0, L_000001ede0614080;  1 drivers
v000001ede068c330_0 .var "O2Buffer1_read_addr", 9 0;
v000001ede068ce70_0 .var "O2Buffer1_read_addr_valid", 0 0;
v000001ede068cfb0_0 .var "O2Buffer1_write_addr", 9 0;
v000001ede068d370_0 .var "O2Buffer1_write_valid", 0 0;
v000001ede068b570_0 .var "O2Buffer2_pixel_in", 7 0;
v000001ede068ad50_0 .net "O2Buffer2_pixel_out", 7 0, L_000001ede06134b0;  1 drivers
v000001ede068ae90_0 .var "O2Buffer2_read_addr", 9 0;
v000001ede068af30_0 .var "O2Buffer2_read_addr_valid", 0 0;
v000001ede068e4f0_0 .var "O2Buffer2_write_addr", 9 0;
v000001ede068de10_0 .var "O2Buffer2_write_valid", 0 0;
v000001ede068e090_0 .var "O2L1_pixel_out", 7 0;
v000001ede068e130_0 .var "O2L1_write_addr", 9 0;
v000001ede068e9f0_0 .var "O2L1_write_valid", 0 0;
v000001ede068d7d0_0 .var "O2L2_pixel_out", 7 0;
v000001ede068d870_0 .var "O2L2_write_addr", 9 0;
v000001ede068d690_0 .var "O2L2_write_valid", 0 0;
v000001ede068e630_0 .var "O2L3_pixel_out", 7 0;
v000001ede068e450_0 .var "O2L3_write_addr", 9 0;
v000001ede068d730_0 .var "O2L3_write_valid", 0 0;
v000001ede068d5f0_0 .net "O2_blur_done", 0 0, v000001ede0681470_0;  1 drivers
v000001ede068d410_0 .var "O2_blur_pixel_in", 7 0;
v000001ede068e590_0 .net "O2_blur_pixel_out", 7 0, L_000001ede06126b0;  1 drivers
v000001ede068deb0_0 .net "O2_blur_read_addr", 9 0, v000001ede06825f0_0;  1 drivers
v000001ede068daf0_0 .net "O2_blur_read_addr_valid", 0 0, v000001ede0680d90_0;  1 drivers
v000001ede068d910_0 .net "O2_blur_write_addr", 9 0, L_000001ede06910b0;  1 drivers
v000001ede068ea90_0 .net "O2_blur_write_valid", 0 0, L_000001ede0612f70;  1 drivers
v000001ede068e810_0 .var "O2_resize_pixel_in", 7 0;
v000001ede068dcd0_0 .net "O2_resize_pixel_out", 7 0, v000001ede06770c0_0;  1 drivers
v000001ede068d9b0_0 .net "O2_resize_read_addr", 9 0, L_000001ede068f2b0;  1 drivers
v000001ede068e270_0 .net "O2_resize_read_addr_valid", 0 0, v000001ede0688760_0;  1 drivers
v000001ede068e1d0_0 .net "O2_resize_write_addr", 9 0, v000001ede0676ee0_0;  1 drivers
v000001ede068db90_0 .net "O2_resize_write_addr_valid", 0 0, v000001ede067a070_0;  1 drivers
v000001ede068e770_0 .var "O2_start_blurring", 0 0;
v000001ede068df50_0 .var "O3Buffer1_pixel_in", 7 0;
v000001ede068dff0_0 .net "O3Buffer1_pixel_out", 7 0, L_000001ede0614160;  1 drivers
v000001ede068dc30_0 .var "O3Buffer1_read_addr", 7 0;
v000001ede068dd70_0 .var "O3Buffer1_read_addr_valid", 0 0;
v000001ede068e310_0 .var "O3Buffer1_write_addr", 7 0;
v000001ede068e6d0_0 .var "O3Buffer1_write_valid", 0 0;
v000001ede068e8b0_0 .var "O3Buffer2_pixel_in", 7 0;
v000001ede068da50_0 .net "O3Buffer2_pixel_out", 7 0, L_000001ede0613590;  1 drivers
v000001ede068e3b0_0 .var "O3Buffer2_read_addr", 7 0;
v000001ede068e950_0 .var "O3Buffer2_read_addr_valid", 0 0;
v000001ede068d4b0_0 .var "O3Buffer2_write_addr", 7 0;
v000001ede068d550_0 .var "O3Buffer2_write_valid", 0 0;
v000001ede0692eb0_0 .var "O3L1_pixel_out", 7 0;
v000001ede0691ab0_0 .var "O3L1_write_addr", 7 0;
v000001ede0692910_0 .var "O3L1_write_valid", 0 0;
v000001ede0691d30_0 .var "O3L2_pixel_out", 7 0;
v000001ede06929b0_0 .var "O3L2_write_addr", 7 0;
v000001ede0691fb0_0 .var "O3L2_write_valid", 0 0;
v000001ede0692370_0 .var "O3L3_pixel_out", 7 0;
v000001ede0691a10_0 .var "O3L3_write_addr", 7 0;
v000001ede0691dd0_0 .var "O3L3_write_valid", 0 0;
v000001ede0692410_0 .net "O3_blur_done", 0 0, v000001ede068a6d0_0;  1 drivers
v000001ede0692cd0_0 .var "O3_blur_pixel_in", 7 0;
v000001ede0692050_0 .net "O3_blur_pixel_out", 7 0, L_000001ede06131a0;  1 drivers
v000001ede0691f10_0 .net "O3_blur_read_addr", 7 0, v000001ede068c790_0;  1 drivers
v000001ede0691bf0_0 .net "O3_blur_read_addr_valid", 0 0, v000001ede068c470_0;  1 drivers
v000001ede06924b0_0 .net "O3_blur_write_addr", 7 0, L_000001ede06902f0;  1 drivers
v000001ede0691c90_0 .net "O3_blur_write_valid", 0 0, L_000001ede0612720;  1 drivers
v000001ede0692550_0 .net "O3_resize_pixel_out", 7 0, v000001ede0681ab0_0;  1 drivers
v000001ede0692870_0 .net "O3_resize_write_addr", 7 0, v000001ede06829b0_0;  1 drivers
v000001ede0692a50_0 .net "O3_resize_write_addr_valid", 0 0, v000001ede0681010_0;  1 drivers
v000001ede06925f0_0 .var "O3_start_blurring", 0 0;
v000001ede0692af0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0692b90_0 .net "ext_pixel_in", 7 0, L_000001ede0613e50;  alias, 1 drivers
v000001ede0692730_0 .var "ext_read_addr", 11 0;
v000001ede0691e70_0 .var "ext_read_addr_valid", 0 0;
v000001ede06920f0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ede0691b50_0 .net "ext_read_addr_valid_pipe_1", 0 0, L_000001ede06913d0;  1 drivers
v000001ede06927d0_0 .var "pyramid_done", 0 0;
v000001ede06922d0_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0692190_0 .net "start_in", 0 0, v000001ede068f710_0;  1 drivers
v000001ede0692c30_0 .var "start_read_original", 0 0;
v000001ede0692d70_0 .var/2s "state", 31 0;
v000001ede0692e10_0 .var "state_initialized", 0 0;
E_000001ede05d4a80/0 .event anyedge, v000001ede0692d70_0, v000001ede05f28c0_0, v000001ede0691b50_0, v000001ede05f26e0_0;
E_000001ede05d4a80/1 .event anyedge, v000001ede0677520_0, v000001ede0676d00_0, v000001ede05f2280_0, v000001ede0676e40_0;
E_000001ede05d4a80/2 .event anyedge, v000001ede0676760_0, v000001ede06773e0_0, v000001ede05baff0_0, v000001ede06792b0_0;
E_000001ede05d4a80/3 .event anyedge, v000001ede067a610_0, v000001ede0676ee0_0, v000001ede067a070_0, v000001ede06770c0_0;
E_000001ede05d4a80/4 .event anyedge, v000001ede06825f0_0, v000001ede0680d90_0, v000001ede0678f90_0, v000001ede06822d0_0;
E_000001ede05d4a80/5 .event anyedge, v000001ede0682190_0, v000001ede0680ed0_0, v000001ede067d310_0, v000001ede0687900_0;
E_000001ede05d4a80/6 .event anyedge, v000001ede0688760_0, v000001ede06829b0_0, v000001ede0681010_0, v000001ede0681ab0_0;
E_000001ede05d4a80/7 .event anyedge, v000001ede068c790_0, v000001ede068c470_0, v000001ede0687d60_0, v000001ede068b930_0;
E_000001ede05d4a80/8 .event anyedge, v000001ede068bbb0_0, v000001ede068cab0_0, v000001ede068a130_0;
E_000001ede05d4a80 .event/or E_000001ede05d4a80/0, E_000001ede05d4a80/1, E_000001ede05d4a80/2, E_000001ede05d4a80/3, E_000001ede05d4a80/4, E_000001ede05d4a80/5, E_000001ede05d4a80/6, E_000001ede05d4a80/7, E_000001ede05d4a80/8;
L_000001ede06913d0 .part v000001ede06920f0_0, 1, 1;
S_000001ede0493450 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 70, 6 10 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ede059fe50 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ede059fe88 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001ede059fec0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ede059fef8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ede05f3180 .array "BRAM", 0 4095, 7 0;
v000001ede05f3f40_0 .net "addra", 11 0, v000001ede068b610_0;  1 drivers
v000001ede05f39a0_0 .net "addrb", 11 0, v000001ede068b430_0;  1 drivers
v000001ede05f2fa0_0 .net "clka", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede05f2780_0 .net "clkb", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede05f20a0_0 .net "dina", 7 0, v000001ede068bed0_0;  1 drivers
o000001ede061dbb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ede05f2140_0 .net "dinb", 7 0, o000001ede061dbb8;  0 drivers
v000001ede05f21e0_0 .net "douta", 7 0, L_000001ede0612e20;  1 drivers
v000001ede05f2280_0 .net "doutb", 7 0, L_000001ede0612d40;  alias, 1 drivers
L_000001ede0697118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05f23c0_0 .net "ena", 0 0, L_000001ede0697118;  1 drivers
v000001ede05f32c0_0 .net "enb", 0 0, v000001ede068b7f0_0;  1 drivers
v000001ede05f2320_0 .var/i "idx", 31 0;
v000001ede05f3400_0 .var "ram_data_a", 7 0;
v000001ede05f2640_0 .var "ram_data_b", 7 0;
L_000001ede0697160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05f34a0_0 .net "regcea", 0 0, L_000001ede0697160;  1 drivers
L_000001ede06971a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05f3540_0 .net "regceb", 0 0, L_000001ede06971a8;  1 drivers
v000001ede05f35e0_0 .net "rsta", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede05bad70_0 .net "rstb", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede05ba5f0_0 .net "wea", 0 0, v000001ede068d2d0_0;  1 drivers
L_000001ede06970d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede05bae10_0 .net "web", 0 0, L_000001ede06970d0;  1 drivers
S_000001ede04935e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ede0493450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede04935e0
v000001ede05f3040_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001ede05f3040_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001ede05f3040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede05f3040_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001ede04df240 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ede0493450;
 .timescale -9 -12;
v000001ede05f30e0_0 .var/i "ram_index", 31 0;
S_000001ede04df3d0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ede0493450;
 .timescale -9 -12;
L_000001ede0612e20 .functor BUFZ 8, v000001ede05f3360_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ede0612d40 .functor BUFZ 8, v000001ede05f25a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede05f3360_0 .var "douta_reg", 7 0;
v000001ede05f25a0_0 .var "doutb_reg", 7 0;
S_000001ede04b1e70 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 98, 6 10 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ede059ed00 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ede059ed38 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001ede059ed70 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ede059eda8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ede05ba190 .array "BRAM", 0 4095, 7 0;
v000001ede05b9dd0_0 .net "addra", 11 0, v000001ede068c510_0;  1 drivers
v000001ede05ba910_0 .net "addrb", 11 0, v000001ede068bb10_0;  1 drivers
v000001ede05baf50_0 .net "clka", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede05ba9b0_0 .net "clkb", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede05bb590_0 .net "dina", 7 0, v000001ede068b890_0;  1 drivers
o000001ede061e278 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ede05baa50_0 .net "dinb", 7 0, o000001ede061e278;  0 drivers
v000001ede05bab90_0 .net "douta", 7 0, L_000001ede0612640;  1 drivers
v000001ede05baff0_0 .net "doutb", 7 0, L_000001ede0612bf0;  alias, 1 drivers
L_000001ede0697238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05bb090_0 .net "ena", 0 0, L_000001ede0697238;  1 drivers
v000001ede05bb130_0 .net "enb", 0 0, v000001ede068bcf0_0;  1 drivers
v000001ede05b98d0_0 .var/i "idx", 31 0;
v000001ede05a45a0_0 .var "ram_data_a", 7 0;
v000001ede05a52c0_0 .var "ram_data_b", 7 0;
L_000001ede0697280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05a4dc0_0 .net "regcea", 0 0, L_000001ede0697280;  1 drivers
L_000001ede06972c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede05a4fa0_0 .net "regceb", 0 0, L_000001ede06972c8;  1 drivers
v000001ede05a50e0_0 .net "rsta", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede05a48c0_0 .net "rstb", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede05a5180_0 .net "wea", 0 0, v000001ede068cb50_0;  1 drivers
L_000001ede06971f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede05a5220_0 .net "web", 0 0, L_000001ede06971f0;  1 drivers
S_000001ede04b2000 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ede04b1e70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede04b2000
v000001ede05b9d30_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001ede05b9d30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001ede05b9d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede05b9d30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001ede04c4900 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ede04b1e70;
 .timescale -9 -12;
v000001ede05ba0f0_0 .var/i "ram_index", 31 0;
S_000001ede04c4a90 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ede04b1e70;
 .timescale -9 -12;
L_000001ede0612640 .functor BUFZ 8, v000001ede05ba4b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ede0612bf0 .functor BUFZ 8, v000001ede05bb770_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede05ba4b0_0 .var "douta_reg", 7 0;
v000001ede05bb770_0 .var "doutb_reg", 7 0;
S_000001ede0452ce0 .scope module, "O1_blur" "blur_img" 5 242, 7 4 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001ede053c990 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001ede053c9c8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001ede053ca00 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_000001ede06125d0 .functor BUFZ 1, v000001ede05a4b40_0, C4<0>, C4<0>, C4<0>;
L_000001ede0613b40 .functor BUFZ 8, v000001ede05a4960_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede0677ca0_0 .net *"_ivl_0", 31 0, L_000001ede0690d90;  1 drivers
v000001ede0677de0_0 .net *"_ivl_11", 31 0, L_000001ede068fad0;  1 drivers
v000001ede0677fc0_0 .net *"_ivl_12", 31 0, L_000001ede068f210;  1 drivers
L_000001ede0697790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0678060_0 .net *"_ivl_3", 25 0, L_000001ede0697790;  1 drivers
v000001ede06772a0_0 .net *"_ivl_4", 31 0, L_000001ede0690890;  1 drivers
L_000001ede06977d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0677340_0 .net *"_ivl_7", 25 0, L_000001ede06977d8;  1 drivers
L_000001ede0697820 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ede0677660_0 .net/2u *"_ivl_8", 31 0, L_000001ede0697820;  1 drivers
v000001ede0678100_0 .var "blur_data_valid_in", 0 0;
v000001ede06781a0_0 .net "blur_data_valid_out", 0 0, v000001ede05a4b40_0;  1 drivers
v000001ede0676940_0 .var "blur_done", 0 0;
v000001ede0677b60_0 .net "blur_out", 7 0, v000001ede05a4960_0;  1 drivers
v000001ede0678240_0 .var "busy", 0 0;
v000001ede0678380_0 .var "center_addr_x", 5 0;
v000001ede0676c60_0 .var "center_addr_x_prev", 5 0;
v000001ede06777a0_0 .var "center_addr_y", 5 0;
v000001ede06778e0_0 .var "center_addr_y_prev", 5 0;
v000001ede0677980_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0678420_0 .net "ext_pixel_in", 7 0, v000001ede068cc90_0;  1 drivers
v000001ede06773e0_0 .net "ext_pixel_out", 7 0, L_000001ede0613b40;  alias, 1 drivers
v000001ede0677520_0 .var "ext_read_addr", 11 0;
v000001ede0676d00_0 .var "ext_read_addr_valid", 0 0;
v000001ede0677a20_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ede0676e40_0 .net "ext_write_addr", 11 0, L_000001ede068f7b0;  alias, 1 drivers
v000001ede0676760_0 .net "ext_write_valid", 0 0, L_000001ede06125d0;  alias, 1 drivers
v000001ede06784c0_0 .var "kernel_ind", 3 0;
v000001ede0676800 .array "kernel_ind_pipe", 0 1, 3 0;
v000001ede0677ac0_0 .var "row1", 23 0;
v000001ede06768a0_0 .var "row2", 23 0;
v000001ede06769e0_0 .var "row3", 23 0;
v000001ede0676f80_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0676a80_0 .net "start_in", 0 0, v000001ede068c150_0;  1 drivers
L_000001ede0690d90 .concat [ 6 26 0 0], v000001ede0676c60_0, L_000001ede0697790;
L_000001ede0690890 .concat [ 6 26 0 0], v000001ede06778e0_0, L_000001ede06977d8;
L_000001ede068fad0 .arith/mult 32, L_000001ede0690890, L_000001ede0697820;
L_000001ede068f210 .arith/sum 32, L_000001ede0690d90, L_000001ede068fad0;
L_000001ede068f7b0 .part L_000001ede068f210, 0, 12;
S_000001ede06760b0 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000001ede0452ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001ede05d5440 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001ede05a4820_0 .var "busy_out", 0 0;
v000001ede05a4aa0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede05a4960_0 .var "data_out", 7 0;
v000001ede05a4a00_0 .net "data_valid_in", 0 0, v000001ede0678100_0;  1 drivers
v000001ede05a4b40_0 .var "data_valid_out", 0 0;
v000001ede0677480_0 .var "error_out", 0 0;
v000001ede0678600_0 .var/i "i", 31 0;
v000001ede0677160 .array "kernel", 0 8, 7 0;
v000001ede0677700_0 .net "r0_data_in", 23 0, v000001ede0677ac0_0;  1 drivers
v000001ede0677840_0 .net "r1_data_in", 23 0, v000001ede06768a0_0;  1 drivers
v000001ede0677d40_0 .net "r2_data_in", 23 0, v000001ede06769e0_0;  1 drivers
v000001ede0677e80_0 .net "rowdata", 71 0, L_000001ede0690cf0;  1 drivers
v000001ede0676da0_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0677200 .array "stage1_data", 0 8, 10 0;
v000001ede06782e0 .array "stage1_data_reg", 0 8, 10 0;
v000001ede0677c00_0 .var "stage1_reg_valid", 0 0;
v000001ede06775c0_0 .var "stage1_valid", 0 0;
v000001ede0677f20_0 .var "stage2_accumulator", 11 0;
v000001ede0676b20_0 .var "stage2_data", 11 0;
v000001ede0678560_0 .var "stage2_valid", 0 0;
v000001ede06782e0_0 .array/port v000001ede06782e0, 0;
v000001ede06782e0_1 .array/port v000001ede06782e0, 1;
v000001ede06782e0_2 .array/port v000001ede06782e0, 2;
v000001ede06782e0_3 .array/port v000001ede06782e0, 3;
E_000001ede05d6080/0 .event anyedge, v000001ede06782e0_0, v000001ede06782e0_1, v000001ede06782e0_2, v000001ede06782e0_3;
v000001ede06782e0_4 .array/port v000001ede06782e0, 4;
v000001ede06782e0_5 .array/port v000001ede06782e0, 5;
v000001ede06782e0_6 .array/port v000001ede06782e0, 6;
v000001ede06782e0_7 .array/port v000001ede06782e0, 7;
E_000001ede05d6080/1 .event anyedge, v000001ede06782e0_4, v000001ede06782e0_5, v000001ede06782e0_6, v000001ede06782e0_7;
v000001ede06782e0_8 .array/port v000001ede06782e0, 8;
E_000001ede05d6080/2 .event anyedge, v000001ede06782e0_8;
E_000001ede05d6080 .event/or E_000001ede05d6080/0, E_000001ede05d6080/1, E_000001ede05d6080/2;
L_000001ede0690cf0 .concat [ 24 24 24 0], v000001ede06769e0_0, v000001ede06768a0_0, v000001ede0677ac0_0;
S_000001ede0676560 .scope module, "O1_to_O2" "image_half_full" 5 308, 9 4 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_000001ede053cd00 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000001ede053cd38 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_000001ede053cd70 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v000001ede0679ad0_0 .net *"_ivl_0", 31 0, L_000001ede068f030;  1 drivers
v000001ede0678a90_0 .net *"_ivl_11", 31 0, L_000001ede0690390;  1 drivers
v000001ede0679e90_0 .net *"_ivl_12", 31 0, L_000001ede068f850;  1 drivers
L_000001ede0697a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0678810_0 .net *"_ivl_3", 25 0, L_000001ede0697a18;  1 drivers
v000001ede0678b30_0 .net *"_ivl_4", 31 0, L_000001ede068fe90;  1 drivers
L_000001ede0697a60 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0679cb0_0 .net *"_ivl_7", 25 0, L_000001ede0697a60;  1 drivers
L_000001ede0697aa8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ede0679a30_0 .net/2u *"_ivl_8", 31 0, L_000001ede0697aa8;  1 drivers
v000001ede0679850_0 .var "busy", 0 0;
v000001ede0679170_0 .var "center_addr_x", 5 0;
v000001ede067a570_0 .var "center_addr_y", 5 0;
v000001ede0678bd0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0678770_0 .net "ext_pixel_in", 7 0, v000001ede068c8d0_0;  1 drivers
v000001ede0679c10_0 .net "ext_pixel_out", 7 0, v000001ede06770c0_0;  alias, 1 drivers
v000001ede06792b0_0 .net "ext_read_addr", 11 0, L_000001ede068fc10;  alias, 1 drivers
v000001ede067a610_0 .var "ext_read_addr_valid", 0 0;
v000001ede06795d0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ede067a430_0 .net "ext_write_addr", 9 0, v000001ede0676ee0_0;  alias, 1 drivers
v000001ede0679fd0_0 .net "ext_write_valid", 0 0, v000001ede067a070_0;  alias, 1 drivers
v000001ede0678c70_0 .var "old_center_addr_x_used", 5 0;
v000001ede0679210_0 .var "old_center_addr_y_used", 5 0;
v000001ede0678d10_0 .var "resize_done", 0 0;
v000001ede06798f0_0 .var "resize_in", 7 0;
v000001ede067a2f0_0 .var "resize_in_valid", 0 0;
v000001ede0679670_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0678950_0 .net "start_in", 0 0, v000001ede068cf10_0;  1 drivers
L_000001ede068f030 .concat [ 6 26 0 0], v000001ede0679170_0, L_000001ede0697a18;
L_000001ede068fe90 .concat [ 6 26 0 0], v000001ede067a570_0, L_000001ede0697a60;
L_000001ede0690390 .arith/mult 32, L_000001ede068fe90, L_000001ede0697aa8;
L_000001ede068f850 .arith/sum 32, L_000001ede068f030, L_000001ede0690390;
L_000001ede068fc10 .part L_000001ede068f850, 0, 12;
S_000001ede0675750 .scope module, "downsizer" "image_half" 9 96, 10 4 0, S_000001ede0676560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001ede03ca5d0 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000001ede03ca608 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v000001ede0676bc0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0676ee0_0 .var "data_addr_out", 9 0;
v000001ede0677020_0 .net "data_in", 7 0, v000001ede06798f0_0;  1 drivers
v000001ede06770c0_0 .var "data_out", 7 0;
v000001ede0679990_0 .net "data_valid_in", 0 0, v000001ede067a2f0_0;  1 drivers
v000001ede067a070_0 .var "data_valid_out", 0 0;
v000001ede067a250_0 .net "data_x_in", 5 0, v000001ede0678c70_0;  1 drivers
v000001ede0679490_0 .net "data_y_in", 5 0, v000001ede0679210_0;  1 drivers
v000001ede0679b70_0 .var "done_out", 0 0;
v000001ede0679530_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
S_000001ede0676240 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 127, 6 10 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ede04b2190 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ede04b21c8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001ede04b2200 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ede04b2238 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ede0678db0 .array "BRAM", 0 1023, 7 0;
v000001ede0679d50_0 .net "addra", 9 0, v000001ede068cfb0_0;  1 drivers
v000001ede0679df0_0 .net "addrb", 9 0, v000001ede068c330_0;  1 drivers
v000001ede06797b0_0 .net "clka", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0679f30_0 .net "clkb", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede067a390_0 .net "dina", 7 0, v000001ede068c1f0_0;  1 drivers
o000001ede061fe38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ede0678e50_0 .net "dinb", 7 0, o000001ede061fe38;  0 drivers
v000001ede0678ef0_0 .net "douta", 7 0, L_000001ede0613600;  1 drivers
v000001ede0678f90_0 .net "doutb", 7 0, L_000001ede0614080;  alias, 1 drivers
L_000001ede0697358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede067a4d0_0 .net "ena", 0 0, L_000001ede0697358;  1 drivers
v000001ede067a110_0 .net "enb", 0 0, v000001ede068ce70_0;  1 drivers
v000001ede0679350_0 .var/i "idx", 31 0;
v000001ede06793f0_0 .var "ram_data_a", 7 0;
v000001ede067a1b0_0 .var "ram_data_b", 7 0;
L_000001ede06973a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede067d810_0 .net "regcea", 0 0, L_000001ede06973a0;  1 drivers
L_000001ede06973e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede067df90_0 .net "regceb", 0 0, L_000001ede06973e8;  1 drivers
v000001ede067e3f0_0 .net "rsta", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede067dd10_0 .net "rstb", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede067e2b0_0 .net "wea", 0 0, v000001ede068d370_0;  1 drivers
L_000001ede0697310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede067d450_0 .net "web", 0 0, L_000001ede0697310;  1 drivers
S_000001ede0675a70 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ede0676240;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede0675a70
v000001ede0679710_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001ede0679710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001ede0679710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede0679710_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001ede0675d90 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ede0676240;
 .timescale -9 -12;
v000001ede06788b0_0 .var/i "ram_index", 31 0;
S_000001ede0675f20 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ede0676240;
 .timescale -9 -12;
L_000001ede0613600 .functor BUFZ 8, v000001ede06789f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ede0614080 .functor BUFZ 8, v000001ede06790d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede06789f0_0 .var "douta_reg", 7 0;
v000001ede06790d0_0 .var "doutb_reg", 7 0;
S_000001ede06763d0 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 155, 6 10 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ede04df560 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ede04df598 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001ede04df5d0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ede04df608 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ede067ce10 .array "BRAM", 0 1023, 7 0;
v000001ede067d4f0_0 .net "addra", 9 0, v000001ede068e4f0_0;  1 drivers
v000001ede067e710_0 .net "addrb", 9 0, v000001ede068ae90_0;  1 drivers
v000001ede067e5d0_0 .net "clka", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede067e850_0 .net "clkb", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede067d630_0 .net "dina", 7 0, v000001ede068b570_0;  1 drivers
o000001ede06204f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ede067d1d0_0 .net "dinb", 7 0, o000001ede06204f8;  0 drivers
v000001ede067de50_0 .net "douta", 7 0, L_000001ede0612790;  1 drivers
v000001ede067d310_0 .net "doutb", 7 0, L_000001ede06134b0;  alias, 1 drivers
L_000001ede0697478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede067e530_0 .net "ena", 0 0, L_000001ede0697478;  1 drivers
v000001ede067d8b0_0 .net "enb", 0 0, v000001ede068af30_0;  1 drivers
v000001ede067dc70_0 .var/i "idx", 31 0;
v000001ede067d6d0_0 .var "ram_data_a", 7 0;
v000001ede067d590_0 .var "ram_data_b", 7 0;
L_000001ede06974c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede067def0_0 .net "regcea", 0 0, L_000001ede06974c0;  1 drivers
L_000001ede0697508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede067e350_0 .net "regceb", 0 0, L_000001ede0697508;  1 drivers
v000001ede067d770_0 .net "rsta", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede067e670_0 .net "rstb", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede067cb90_0 .net "wea", 0 0, v000001ede068de10_0;  1 drivers
L_000001ede0697430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede067cff0_0 .net "web", 0 0, L_000001ede0697430;  1 drivers
S_000001ede06758e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ede06763d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede06758e0
v000001ede067e0d0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001ede067e0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001ede067e0d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede067e0d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001ede0675c00 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ede06763d0;
 .timescale -9 -12;
v000001ede067cc30_0 .var/i "ram_index", 31 0;
S_000001ede067fcd0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ede06763d0;
 .timescale -9 -12;
L_000001ede0612790 .functor BUFZ 8, v000001ede067ceb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ede06134b0 .functor BUFZ 8, v000001ede067ddb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede067ceb0_0 .var "douta_reg", 7 0;
v000001ede067ddb0_0 .var "doutb_reg", 7 0;
S_000001ede067f690 .scope module, "O2_blur" "blur_img" 5 264, 7 4 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001ede053cfc0 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001ede053cff8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001ede053d030 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_000001ede0612f70 .functor BUFZ 1, v000001ede067ccd0_0, C4<0>, C4<0>, C4<0>;
L_000001ede06126b0 .functor BUFZ 8, v000001ede067e170_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede0680c50_0 .net *"_ivl_0", 31 0, L_000001ede0690a70;  1 drivers
v000001ede0681970_0 .net *"_ivl_11", 31 0, L_000001ede0691650;  1 drivers
v000001ede0681510_0 .net *"_ivl_12", 31 0, L_000001ede06915b0;  1 drivers
L_000001ede0697868 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0682730_0 .net *"_ivl_3", 26 0, L_000001ede0697868;  1 drivers
v000001ede0681a10_0 .net *"_ivl_4", 31 0, L_000001ede0691010;  1 drivers
L_000001ede06978b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0681650_0 .net *"_ivl_7", 26 0, L_000001ede06978b0;  1 drivers
L_000001ede06978f8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ede06811f0_0 .net/2u *"_ivl_8", 31 0, L_000001ede06978f8;  1 drivers
v000001ede0681f10_0 .var "blur_data_valid_in", 0 0;
v000001ede0681c90_0 .net "blur_data_valid_out", 0 0, v000001ede067ccd0_0;  1 drivers
v000001ede0681470_0 .var "blur_done", 0 0;
v000001ede0682550_0 .net "blur_out", 7 0, v000001ede067e170_0;  1 drivers
v000001ede0681fb0_0 .var "busy", 0 0;
v000001ede0681830_0 .var "center_addr_x", 4 0;
v000001ede06813d0_0 .var "center_addr_x_prev", 4 0;
v000001ede06816f0_0 .var "center_addr_y", 4 0;
v000001ede0680cf0_0 .var "center_addr_y_prev", 4 0;
v000001ede0681790_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0682690_0 .net "ext_pixel_in", 7 0, v000001ede068d410_0;  1 drivers
v000001ede0680ed0_0 .net "ext_pixel_out", 7 0, L_000001ede06126b0;  alias, 1 drivers
v000001ede06825f0_0 .var "ext_read_addr", 9 0;
v000001ede0680d90_0 .var "ext_read_addr_valid", 0 0;
v000001ede06815b0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ede06822d0_0 .net "ext_write_addr", 9 0, L_000001ede06910b0;  alias, 1 drivers
v000001ede0682190_0 .net "ext_write_valid", 0 0, L_000001ede0612f70;  alias, 1 drivers
v000001ede06818d0_0 .var "kernel_ind", 3 0;
v000001ede0682410 .array "kernel_ind_pipe", 0 1, 3 0;
v000001ede0682870_0 .var "row1", 23 0;
v000001ede0682230_0 .var "row2", 23 0;
v000001ede06810b0_0 .var "row3", 23 0;
v000001ede0681b50_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0680e30_0 .net "start_in", 0 0, v000001ede068e770_0;  1 drivers
L_000001ede0690a70 .concat [ 5 27 0 0], v000001ede06813d0_0, L_000001ede0697868;
L_000001ede0691010 .concat [ 5 27 0 0], v000001ede0680cf0_0, L_000001ede06978b0;
L_000001ede0691650 .arith/mult 32, L_000001ede0691010, L_000001ede06978f8;
L_000001ede06915b0 .arith/sum 32, L_000001ede0690a70, L_000001ede0691650;
L_000001ede06910b0 .part L_000001ede06915b0, 0, 10;
S_000001ede06804a0 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000001ede067f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001ede05d5d80 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001ede067d950_0 .var "busy_out", 0 0;
v000001ede067d270_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede067e170_0 .var "data_out", 7 0;
v000001ede067e8f0_0 .net "data_valid_in", 0 0, v000001ede0681f10_0;  1 drivers
v000001ede067ccd0_0 .var "data_valid_out", 0 0;
v000001ede067cd70_0 .var "error_out", 0 0;
v000001ede067e7b0_0 .var/i "i", 31 0;
v000001ede067d9f0 .array "kernel", 0 8, 7 0;
v000001ede067da90_0 .net "r0_data_in", 23 0, v000001ede0682870_0;  1 drivers
v000001ede067d130_0 .net "r1_data_in", 23 0, v000001ede0682230_0;  1 drivers
v000001ede067e210_0 .net "r2_data_in", 23 0, v000001ede06810b0_0;  1 drivers
v000001ede067e990_0 .net "rowdata", 71 0, L_000001ede0690930;  1 drivers
v000001ede067e490_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede067d090 .array "stage1_data", 0 8, 10 0;
v000001ede067cf50 .array "stage1_data_reg", 0 8, 10 0;
v000001ede067d3b0_0 .var "stage1_reg_valid", 0 0;
v000001ede067db30_0 .var "stage1_valid", 0 0;
v000001ede067dbd0_0 .var "stage2_accumulator", 11 0;
v000001ede067ea30_0 .var "stage2_data", 11 0;
v000001ede0681e70_0 .var "stage2_valid", 0 0;
v000001ede067cf50_0 .array/port v000001ede067cf50, 0;
v000001ede067cf50_1 .array/port v000001ede067cf50, 1;
v000001ede067cf50_2 .array/port v000001ede067cf50, 2;
v000001ede067cf50_3 .array/port v000001ede067cf50, 3;
E_000001ede05d61c0/0 .event anyedge, v000001ede067cf50_0, v000001ede067cf50_1, v000001ede067cf50_2, v000001ede067cf50_3;
v000001ede067cf50_4 .array/port v000001ede067cf50, 4;
v000001ede067cf50_5 .array/port v000001ede067cf50, 5;
v000001ede067cf50_6 .array/port v000001ede067cf50, 6;
v000001ede067cf50_7 .array/port v000001ede067cf50, 7;
E_000001ede05d61c0/1 .event anyedge, v000001ede067cf50_4, v000001ede067cf50_5, v000001ede067cf50_6, v000001ede067cf50_7;
v000001ede067cf50_8 .array/port v000001ede067cf50, 8;
E_000001ede05d61c0/2 .event anyedge, v000001ede067cf50_8;
E_000001ede05d61c0 .event/or E_000001ede05d61c0/0, E_000001ede05d61c0/1, E_000001ede05d61c0/2;
L_000001ede0690930 .concat [ 24 24 24 0], v000001ede06810b0_0, v000001ede0682230_0, v000001ede0682870_0;
S_000001ede067f500 .scope module, "O2_to_O3" "image_half_full" 5 332, 9 4 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_000001ede053ca40 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000001ede053ca78 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_000001ede053cab0 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v000001ede06824b0_0 .net *"_ivl_0", 31 0, L_000001ede0690b10;  1 drivers
v000001ede0681d30_0 .net *"_ivl_11", 31 0, L_000001ede0691510;  1 drivers
v000001ede0681dd0_0 .net *"_ivl_12", 31 0, L_000001ede0690bb0;  1 drivers
L_000001ede0697af0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0681290_0 .net *"_ivl_3", 26 0, L_000001ede0697af0;  1 drivers
v000001ede06820f0_0 .net *"_ivl_4", 31 0, L_000001ede0691330;  1 drivers
L_000001ede0697b38 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0682a50_0 .net *"_ivl_7", 26 0, L_000001ede0697b38;  1 drivers
L_000001ede0697b80 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ede0680bb0_0 .net/2u *"_ivl_8", 31 0, L_000001ede0697b80;  1 drivers
v000001ede0681330_0 .var "busy", 0 0;
v000001ede0687400_0 .var "center_addr_x", 4 0;
v000001ede0687ea0_0 .var "center_addr_y", 4 0;
v000001ede0686dc0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0688080_0 .net "ext_pixel_in", 7 0, v000001ede068e810_0;  1 drivers
v000001ede0687c20_0 .net "ext_pixel_out", 7 0, v000001ede0681ab0_0;  alias, 1 drivers
v000001ede0687900_0 .net "ext_read_addr", 9 0, L_000001ede068f2b0;  alias, 1 drivers
v000001ede0688760_0 .var "ext_read_addr_valid", 0 0;
v000001ede06875e0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ede0688300_0 .net "ext_write_addr", 7 0, v000001ede06829b0_0;  alias, 1 drivers
v000001ede06889e0_0 .net "ext_write_valid", 0 0, v000001ede0681010_0;  alias, 1 drivers
v000001ede06881c0_0 .var "old_center_addr_x_used", 4 0;
v000001ede06883a0_0 .var "old_center_addr_y_used", 4 0;
v000001ede0688440_0 .var "resize_done", 0 0;
v000001ede06884e0_0 .var "resize_in", 7 0;
v000001ede0688120_0 .var "resize_in_valid", 0 0;
v000001ede0687fe0_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0688a80_0 .net "start_in", 0 0, v000001ede068c5b0_0;  1 drivers
L_000001ede0690b10 .concat [ 5 27 0 0], v000001ede0687400_0, L_000001ede0697af0;
L_000001ede0691330 .concat [ 5 27 0 0], v000001ede0687ea0_0, L_000001ede0697b38;
L_000001ede0691510 .arith/mult 32, L_000001ede0691330, L_000001ede0697b80;
L_000001ede0690bb0 .arith/sum 32, L_000001ede0690b10, L_000001ede0691510;
L_000001ede068f2b0 .part L_000001ede0690bb0, 0, 10;
S_000001ede0680180 .scope module, "downsizer" "image_half" 9 96, 10 4 0, S_000001ede067f500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001ede03cbcd0 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000001ede03cbd08 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v000001ede0682050_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede06829b0_0 .var "data_addr_out", 7 0;
v000001ede0680f70_0 .net "data_in", 7 0, v000001ede06884e0_0;  1 drivers
v000001ede0681ab0_0 .var "data_out", 7 0;
v000001ede0682370_0 .net "data_valid_in", 0 0, v000001ede0688120_0;  1 drivers
v000001ede0681010_0 .var "data_valid_out", 0 0;
v000001ede0681150_0 .net "data_x_in", 4 0, v000001ede06881c0_0;  1 drivers
v000001ede06827d0_0 .net "data_y_in", 4 0, v000001ede06883a0_0;  1 drivers
v000001ede0682910_0 .var "done_out", 0 0;
v000001ede0681bf0_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
S_000001ede067f820 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 184, 6 10 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ede04a98f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ede04a9928 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001ede04a9960 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ede04a9998 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ede06886c0 .array "BRAM", 0 255, 7 0;
v000001ede0686be0_0 .net "addra", 7 0, v000001ede068e310_0;  1 drivers
v000001ede0687f40_0 .net "addrb", 7 0, v000001ede068dc30_0;  1 drivers
v000001ede06877c0_0 .net "clka", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0686e60_0 .net "clkb", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0688800_0 .net "dina", 7 0, v000001ede068df50_0;  1 drivers
o000001ede06220b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ede0687cc0_0 .net "dinb", 7 0, o000001ede06220b8;  0 drivers
v000001ede0686f00_0 .net "douta", 7 0, L_000001ede0612c60;  1 drivers
v000001ede0687d60_0 .net "doutb", 7 0, L_000001ede0614160;  alias, 1 drivers
L_000001ede0697598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede06874a0_0 .net "ena", 0 0, L_000001ede0697598;  1 drivers
v000001ede06888a0_0 .net "enb", 0 0, v000001ede068dd70_0;  1 drivers
v000001ede0686fa0_0 .var/i "idx", 31 0;
v000001ede0688940_0 .var "ram_data_a", 7 0;
v000001ede0686c80_0 .var "ram_data_b", 7 0;
L_000001ede06975e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede0686d20_0 .net "regcea", 0 0, L_000001ede06975e0;  1 drivers
L_000001ede0697628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede0687040_0 .net "regceb", 0 0, L_000001ede0697628;  1 drivers
v000001ede06870e0_0 .net "rsta", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0687180_0 .net "rstb", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0687220_0 .net "wea", 0 0, v000001ede068e6d0_0;  1 drivers
L_000001ede0697550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede06872c0_0 .net "web", 0 0, L_000001ede0697550;  1 drivers
S_000001ede067f9b0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ede067f820;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede067f9b0
v000001ede0688580_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001ede0688580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001ede0688580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede0688580_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001ede067fff0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ede067f820;
 .timescale -9 -12;
v000001ede0687680_0 .var/i "ram_index", 31 0;
S_000001ede067f050 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ede067f820;
 .timescale -9 -12;
L_000001ede0612c60 .functor BUFZ 8, v000001ede0687e00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ede0614160 .functor BUFZ 8, v000001ede0688620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede0687e00_0 .var "douta_reg", 7 0;
v000001ede0688620_0 .var "doutb_reg", 7 0;
S_000001ede0680630 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ede0531c50 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ede0531c88 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001ede0531cc0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ede0531cf8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ede0687a40 .array "BRAM", 0 255, 7 0;
v000001ede0687b80_0 .net "addra", 7 0, v000001ede068d4b0_0;  1 drivers
v000001ede0687ae0_0 .net "addrb", 7 0, v000001ede068e3b0_0;  1 drivers
v000001ede0689b90_0 .net "clka", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0689eb0_0 .net "clkb", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede0689730_0 .net "dina", 7 0, v000001ede068e8b0_0;  1 drivers
o000001ede0622778 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ede0689050_0 .net "dinb", 7 0, o000001ede0622778;  0 drivers
v000001ede0689af0_0 .net "douta", 7 0, L_000001ede0613210;  1 drivers
v000001ede068a130_0 .net "doutb", 7 0, L_000001ede0613590;  alias, 1 drivers
L_000001ede06976b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede06890f0_0 .net "ena", 0 0, L_000001ede06976b8;  1 drivers
v000001ede068a270_0 .net "enb", 0 0, v000001ede068e950_0;  1 drivers
v000001ede0689230_0 .var/i "idx", 31 0;
v000001ede068a450_0 .var "ram_data_a", 7 0;
v000001ede06895f0_0 .var "ram_data_b", 7 0;
L_000001ede0697700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede0688bf0_0 .net "regcea", 0 0, L_000001ede0697700;  1 drivers
L_000001ede0697748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ede0688f10_0 .net "regceb", 0 0, L_000001ede0697748;  1 drivers
v000001ede0689e10_0 .net "rsta", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0688fb0_0 .net "rstb", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0689c30_0 .net "wea", 0 0, v000001ede068d550_0;  1 drivers
L_000001ede0697670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ede068a810_0 .net "web", 0 0, L_000001ede0697670;  1 drivers
S_000001ede06807c0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ede0680630;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ede06807c0
v000001ede0687860_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001ede0687860_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001ede0687860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ede0687860_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001ede067fe60 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ede0680630;
 .timescale -9 -12;
v000001ede0687540_0 .var/i "ram_index", 31 0;
S_000001ede0680950 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ede0680630;
 .timescale -9 -12;
L_000001ede0613210 .functor BUFZ 8, v000001ede0687720_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ede0613590 .functor BUFZ 8, v000001ede06879a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede0687720_0 .var "douta_reg", 7 0;
v000001ede06879a0_0 .var "doutb_reg", 7 0;
S_000001ede0680310 .scope module, "O3_blur" "blur_img" 5 286, 7 4 0, S_000001ede049ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001ede0686120 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001ede0686158 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001ede0686190 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_000001ede0612720 .functor BUFZ 1, v000001ede0689cd0_0, C4<0>, C4<0>, C4<0>;
L_000001ede06131a0 .functor BUFZ 8, v000001ede06899b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ede068a3b0_0 .net *"_ivl_0", 31 0, L_000001ede0690250;  1 drivers
v000001ede0689410_0 .net *"_ivl_11", 31 0, L_000001ede068f8f0;  1 drivers
v000001ede068a590_0 .net *"_ivl_12", 31 0, L_000001ede06911f0;  1 drivers
L_000001ede0697940 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede06894b0_0 .net *"_ivl_3", 27 0, L_000001ede0697940;  1 drivers
v000001ede0689550_0 .net *"_ivl_4", 31 0, L_000001ede0691150;  1 drivers
L_000001ede0697988 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ede0689a50_0 .net *"_ivl_7", 27 0, L_000001ede0697988;  1 drivers
L_000001ede06979d0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ede0689f50_0 .net/2u *"_ivl_8", 31 0, L_000001ede06979d0;  1 drivers
v000001ede068a630_0 .var "blur_data_valid_in", 0 0;
v000001ede0689ff0_0 .net "blur_data_valid_out", 0 0, v000001ede0689cd0_0;  1 drivers
v000001ede068a6d0_0 .var "blur_done", 0 0;
v000001ede068a770_0 .net "blur_out", 7 0, v000001ede06899b0_0;  1 drivers
v000001ede068a950_0 .var "busy", 0 0;
v000001ede068a9f0_0 .var "center_addr_x", 3 0;
v000001ede068ba70_0 .var "center_addr_x_prev", 3 0;
v000001ede068d0f0_0 .var "center_addr_y", 3 0;
v000001ede068b750_0 .var "center_addr_y_prev", 3 0;
v000001ede068c3d0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede068b070_0 .net "ext_pixel_in", 7 0, v000001ede0692cd0_0;  1 drivers
v000001ede068cab0_0 .net "ext_pixel_out", 7 0, L_000001ede06131a0;  alias, 1 drivers
v000001ede068c790_0 .var "ext_read_addr", 7 0;
v000001ede068c470_0 .var "ext_read_addr_valid", 0 0;
v000001ede068bf70_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ede068b930_0 .net "ext_write_addr", 7 0, L_000001ede06902f0;  alias, 1 drivers
v000001ede068bbb0_0 .net "ext_write_valid", 0 0, L_000001ede0612720;  alias, 1 drivers
v000001ede068cbf0_0 .var "kernel_ind", 3 0;
v000001ede068b110 .array "kernel_ind_pipe", 0 1, 3 0;
v000001ede068c830_0 .var "row1", 23 0;
v000001ede068d190_0 .var "row2", 23 0;
v000001ede068afd0_0 .var "row3", 23 0;
v000001ede068b4d0_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede068b1b0_0 .net "start_in", 0 0, v000001ede06925f0_0;  1 drivers
L_000001ede0690250 .concat [ 4 28 0 0], v000001ede068ba70_0, L_000001ede0697940;
L_000001ede0691150 .concat [ 4 28 0 0], v000001ede068b750_0, L_000001ede0697988;
L_000001ede068f8f0 .arith/mult 32, L_000001ede0691150, L_000001ede06979d0;
L_000001ede06911f0 .arith/sum 32, L_000001ede0690250, L_000001ede068f8f0;
L_000001ede06902f0 .part L_000001ede06911f0, 0, 8;
S_000001ede067fb40 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000001ede0680310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001ede05d5c40 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001ede068a8b0_0 .var "busy_out", 0 0;
v000001ede06897d0_0 .net "clk_in", 0 0, v000001ede06916f0_0;  alias, 1 drivers
v000001ede06899b0_0 .var "data_out", 7 0;
v000001ede0689190_0 .net "data_valid_in", 0 0, v000001ede068a630_0;  1 drivers
v000001ede0689cd0_0 .var "data_valid_out", 0 0;
v000001ede06892d0_0 .var "error_out", 0 0;
v000001ede0689d70_0 .var/i "i", 31 0;
v000001ede068a310 .array "kernel", 0 8, 7 0;
v000001ede0688d30_0 .net "r0_data_in", 23 0, v000001ede068c830_0;  1 drivers
v000001ede068a4f0_0 .net "r1_data_in", 23 0, v000001ede068d190_0;  1 drivers
v000001ede0689690_0 .net "r2_data_in", 23 0, v000001ede068afd0_0;  1 drivers
v000001ede068a090_0 .net "rowdata", 71 0, L_000001ede068fdf0;  1 drivers
v000001ede068aa90_0 .net "rst_in", 0 0, v000001ede068f670_0;  alias, 1 drivers
v000001ede0689870 .array "stage1_data", 0 8, 10 0;
v000001ede0688c90 .array "stage1_data_reg", 0 8, 10 0;
v000001ede0689910_0 .var "stage1_reg_valid", 0 0;
v000001ede0688dd0_0 .var "stage1_valid", 0 0;
v000001ede0688e70_0 .var "stage2_accumulator", 11 0;
v000001ede068a1d0_0 .var "stage2_data", 11 0;
v000001ede0689370_0 .var "stage2_valid", 0 0;
v000001ede0688c90_0 .array/port v000001ede0688c90, 0;
v000001ede0688c90_1 .array/port v000001ede0688c90, 1;
v000001ede0688c90_2 .array/port v000001ede0688c90, 2;
v000001ede0688c90_3 .array/port v000001ede0688c90, 3;
E_000001ede05d5dc0/0 .event anyedge, v000001ede0688c90_0, v000001ede0688c90_1, v000001ede0688c90_2, v000001ede0688c90_3;
v000001ede0688c90_4 .array/port v000001ede0688c90, 4;
v000001ede0688c90_5 .array/port v000001ede0688c90, 5;
v000001ede0688c90_6 .array/port v000001ede0688c90, 6;
v000001ede0688c90_7 .array/port v000001ede0688c90, 7;
E_000001ede05d5dc0/1 .event anyedge, v000001ede0688c90_4, v000001ede0688c90_5, v000001ede0688c90_6, v000001ede0688c90_7;
v000001ede0688c90_8 .array/port v000001ede0688c90, 8;
E_000001ede05d5dc0/2 .event anyedge, v000001ede0688c90_8;
E_000001ede05d5dc0 .event/or E_000001ede05d5dc0/0, E_000001ede05d5dc0/1, E_000001ede05d5dc0/2;
L_000001ede068fdf0 .concat [ 24 24 24 0], v000001ede068afd0_0, v000001ede068d190_0, v000001ede068c830_0;
    .scope S_000001ede04a9760;
T_7 ;
    %vpi_call/w 4 33 "$readmemh", P_000001ede05a42d0, v000001ede05f3ae0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ede04a95d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05f3860_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_000001ede04a95d0;
T_9 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05f3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede05f3860_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ede05f2d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001ede05f2820_0;
    %assign/vec4 v000001ede05f3860_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ede0531930;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05f2820_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_000001ede0531930;
T_11 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05f2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001ede05f2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ede05f2be0_0;
    %load/vec4 v000001ede05f28c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede05f3ae0, 0, 4;
T_11.2 ;
    %load/vec4 v000001ede05f28c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ede05f3ae0, 4;
    %assign/vec4 v000001ede05f2820_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ede04df240;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede05f30e0_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001ede05f30e0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ede05f30e0_0;
    %store/vec4a v000001ede05f3180, 4, 0;
    %load/vec4 v000001ede05f30e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede05f30e0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_000001ede04df3d0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05f3360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05f25a0_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_000001ede04df3d0;
T_14 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05f35e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede05f3360_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ede05f34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001ede05f3400_0;
    %assign/vec4 v000001ede05f3360_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ede04df3d0;
T_15 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05bad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede05f25a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ede05f3540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001ede05f2640_0;
    %assign/vec4 v000001ede05f25a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ede0493450;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05f3400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05f2640_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_000001ede0493450;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede05f2320_0, 0, 32;
T_17.0 ;
    %load/vec4 v000001ede05f2320_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_17.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ede05f3180, v000001ede05f2320_0 > {0 0 0};
    %load/vec4 v000001ede05f2320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede05f2320_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_000001ede0493450;
T_18 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05f23c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001ede05ba5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001ede05f20a0_0;
    %load/vec4 v000001ede05f3f40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede05f3180, 0, 4;
T_18.2 ;
    %load/vec4 v000001ede05f3f40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ede05f3180, 4;
    %assign/vec4 v000001ede05f3400_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ede0493450;
T_19 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05f32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001ede05bae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001ede05f2140_0;
    %load/vec4 v000001ede05f39a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede05f3180, 0, 4;
T_19.2 ;
    %load/vec4 v000001ede05f39a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ede05f3180, 4;
    %assign/vec4 v000001ede05f2640_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ede04c4900;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede05ba0f0_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001ede05ba0f0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ede05ba0f0_0;
    %store/vec4a v000001ede05ba190, 4, 0;
    %load/vec4 v000001ede05ba0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede05ba0f0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000001ede04c4a90;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05ba4b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05bb770_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_000001ede04c4a90;
T_22 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05a50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede05ba4b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001ede05a4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001ede05a45a0_0;
    %assign/vec4 v000001ede05ba4b0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ede04c4a90;
T_23 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05a48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede05bb770_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001ede05a4fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001ede05a52c0_0;
    %assign/vec4 v000001ede05bb770_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ede04b1e70;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05a45a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede05a52c0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_000001ede04b1e70;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede05b98d0_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001ede05b98d0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ede05ba190, v000001ede05b98d0_0 > {0 0 0};
    %load/vec4 v000001ede05b98d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede05b98d0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_000001ede04b1e70;
T_26 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05bb090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000001ede05a5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001ede05bb590_0;
    %load/vec4 v000001ede05b9dd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede05ba190, 0, 4;
T_26.2 ;
    %load/vec4 v000001ede05b9dd0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ede05ba190, 4;
    %assign/vec4 v000001ede05a45a0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ede04b1e70;
T_27 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede05bb130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000001ede05a5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001ede05baa50_0;
    %load/vec4 v000001ede05ba910_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede05ba190, 0, 4;
T_27.2 ;
    %load/vec4 v000001ede05ba910_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ede05ba190, 4;
    %assign/vec4 v000001ede05a52c0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001ede0675d90;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede06788b0_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001ede06788b0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ede06788b0_0;
    %store/vec4a v000001ede0678db0, 4, 0;
    %load/vec4 v000001ede06788b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede06788b0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000001ede0675f20;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede06789f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede06790d0_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_000001ede0675f20;
T_30 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede06789f0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001ede067d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001ede06793f0_0;
    %assign/vec4 v000001ede06789f0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001ede0675f20;
T_31 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede06790d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001ede067df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001ede067a1b0_0;
    %assign/vec4 v000001ede06790d0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ede0676240;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede06793f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede067a1b0_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000001ede0676240;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0679350_0, 0, 32;
T_33.0 ;
    %load/vec4 v000001ede0679350_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_33.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ede0678db0, v000001ede0679350_0 > {0 0 0};
    %load/vec4 v000001ede0679350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0679350_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_000001ede0676240;
T_34 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001ede067e2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001ede067a390_0;
    %load/vec4 v000001ede0679d50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0678db0, 0, 4;
T_34.2 ;
    %load/vec4 v000001ede0679d50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ede0678db0, 4;
    %assign/vec4 v000001ede06793f0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001ede0676240;
T_35 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001ede067d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001ede0678e50_0;
    %load/vec4 v000001ede0679df0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0678db0, 0, 4;
T_35.2 ;
    %load/vec4 v000001ede0679df0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ede0678db0, 4;
    %assign/vec4 v000001ede067a1b0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001ede0675c00;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067cc30_0, 0, 32;
T_36.0 ;
    %load/vec4 v000001ede067cc30_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ede067cc30_0;
    %store/vec4a v000001ede067ce10, 4, 0;
    %load/vec4 v000001ede067cc30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067cc30_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000001ede067fcd0;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede067ceb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede067ddb0_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_000001ede067fcd0;
T_38 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede067ceb0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001ede067def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001ede067d6d0_0;
    %assign/vec4 v000001ede067ceb0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001ede067fcd0;
T_39 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede067ddb0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001ede067e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001ede067d590_0;
    %assign/vec4 v000001ede067ddb0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001ede06763d0;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede067d6d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede067d590_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_000001ede06763d0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067dc70_0, 0, 32;
T_41.0 ;
    %load/vec4 v000001ede067dc70_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_41.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ede067ce10, v000001ede067dc70_0 > {0 0 0};
    %load/vec4 v000001ede067dc70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067dc70_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_000001ede06763d0;
T_42 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000001ede067cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001ede067d630_0;
    %load/vec4 v000001ede067d4f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede067ce10, 0, 4;
T_42.2 ;
    %load/vec4 v000001ede067d4f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ede067ce10, 4;
    %assign/vec4 v000001ede067d6d0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001ede06763d0;
T_43 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067d8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000001ede067cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000001ede067d1d0_0;
    %load/vec4 v000001ede067e710_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede067ce10, 0, 4;
T_43.2 ;
    %load/vec4 v000001ede067e710_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ede067ce10, 4;
    %assign/vec4 v000001ede067d590_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001ede067fff0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0687680_0, 0, 32;
T_44.0 ;
    %load/vec4 v000001ede0687680_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ede0687680_0;
    %store/vec4a v000001ede06886c0, 4, 0;
    %load/vec4 v000001ede0687680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0687680_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_000001ede067f050;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede0687e00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede0688620_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_000001ede067f050;
T_46 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede06870e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede0687e00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001ede0686d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001ede0688940_0;
    %assign/vec4 v000001ede0687e00_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001ede067f050;
T_47 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0687180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede0688620_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001ede0687040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001ede0686c80_0;
    %assign/vec4 v000001ede0688620_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001ede067f820;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede0688940_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede0686c80_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000001ede067f820;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0686fa0_0, 0, 32;
T_49.0 ;
    %load/vec4 v000001ede0686fa0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_49.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ede06886c0, v000001ede0686fa0_0 > {0 0 0};
    %load/vec4 v000001ede0686fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0686fa0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_000001ede067f820;
T_50 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede06874a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v000001ede0687220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000001ede0688800_0;
    %load/vec4 v000001ede0686be0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede06886c0, 0, 4;
T_50.2 ;
    %load/vec4 v000001ede0686be0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ede06886c0, 4;
    %assign/vec4 v000001ede0688940_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001ede067f820;
T_51 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede06888a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000001ede06872c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000001ede0687cc0_0;
    %load/vec4 v000001ede0687f40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede06886c0, 0, 4;
T_51.2 ;
    %load/vec4 v000001ede0687f40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ede06886c0, 4;
    %assign/vec4 v000001ede0686c80_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001ede067fe60;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0687540_0, 0, 32;
T_52.0 ;
    %load/vec4 v000001ede0687540_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ede0687540_0;
    %store/vec4a v000001ede0687a40, 4, 0;
    %load/vec4 v000001ede0687540_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0687540_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_000001ede0680950;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede0687720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede06879a0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000001ede0680950;
T_54 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0689e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede0687720_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001ede0688bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001ede068a450_0;
    %assign/vec4 v000001ede0687720_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001ede0680950;
T_55 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0688fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede06879a0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001ede0688f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000001ede06895f0_0;
    %assign/vec4 v000001ede06879a0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001ede0680630;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede068a450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ede06895f0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000001ede0680630;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0689230_0, 0, 32;
T_57.0 ;
    %load/vec4 v000001ede0689230_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_57.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ede0687a40, v000001ede0689230_0 > {0 0 0};
    %load/vec4 v000001ede0689230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0689230_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_000001ede0680630;
T_58 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede06890f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000001ede0689c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000001ede0689730_0;
    %load/vec4 v000001ede0687b80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0687a40, 0, 4;
T_58.2 ;
    %load/vec4 v000001ede0687b80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ede0687a40, 4;
    %assign/vec4 v000001ede068a450_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001ede0680630;
T_59 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001ede068a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001ede0689050_0;
    %load/vec4 v000001ede0687ae0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0687a40, 0, 4;
T_59.2 ;
    %load/vec4 v000001ede0687ae0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ede0687a40, 4;
    %assign/vec4 v000001ede06895f0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001ede06760b0;
T_60 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede0677160, 4, 0;
    %end;
    .thread T_60;
    .scope S_000001ede06760b0;
T_61 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0676da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede06775c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
T_61.2 ;
    %load/vec4 v000001ede0678600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ede0678600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0677200, 0, 4;
    %load/vec4 v000001ede0678600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001ede05a4a00_0;
    %assign/vec4 v000001ede06775c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
T_61.4 ;
    %load/vec4 v000001ede0678600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.5, 5;
    %ix/getv/s 4, v000001ede0678600_0;
    %load/vec4a v000001ede0677160, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ede0677e80_0;
    %load/vec4 v000001ede0678600_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001ede0678600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0677200, 0, 4;
    %load/vec4 v000001ede0678600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001ede06760b0;
T_62 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0676da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0677c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
T_62.2 ;
    %load/vec4 v000001ede0678600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ede0678600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede06782e0, 0, 4;
    %load/vec4 v000001ede0678600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001ede06775c0_0;
    %assign/vec4 v000001ede0677c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
T_62.4 ;
    %load/vec4 v000001ede0678600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.5, 5;
    %ix/getv/s 4, v000001ede0678600_0;
    %load/vec4a v000001ede0677200, 4;
    %ix/getv/s 3, v000001ede0678600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede06782e0, 0, 4;
    %load/vec4 v000001ede0678600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
    %jmp T_62.4;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001ede06760b0;
T_63 ;
Ewait_0 .event/or E_000001ede05d6080, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ede0677f20_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
T_63.0 ;
    %load/vec4 v000001ede0678600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_63.1, 5;
    %load/vec4 v000001ede0677f20_0;
    %ix/getv/s 4, v000001ede0678600_0;
    %load/vec4a v000001ede06782e0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001ede0677f20_0, 0, 12;
    %load/vec4 v000001ede0678600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0678600_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001ede06760b0;
T_64 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0676da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0678560_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ede0676b20_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001ede0677c00_0;
    %assign/vec4 v000001ede0678560_0, 0;
    %load/vec4 v000001ede0677f20_0;
    %assign/vec4 v000001ede0676b20_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001ede06760b0;
T_65 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0676da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede05a4b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede05a4960_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001ede0678560_0;
    %assign/vec4 v000001ede05a4b40_0, 0;
    %load/vec4 v000001ede0676b20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001ede05a4960_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001ede0452ce0;
T_66 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0676d00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0677a20_0, 4, 5;
    %load/vec4 v000001ede0677a20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0677a20_0, 4, 5;
    %load/vec4 v000001ede06784c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0676800, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ede0676800, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0676800, 0, 4;
    %jmp T_66;
    .thread T_66;
    .scope S_000001ede0452ce0;
T_67 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ede0678380_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ede06777a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0678100_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede0677ac0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede06768a0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede06769e0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ede06784c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0676940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0678240_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_000001ede0452ce0;
T_68 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0676f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede0678380_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede06777a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede0676c60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede06778e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0678100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede06784c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0676940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0678240_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000001ede0676d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0676d00_0, 0;
T_68.2 ;
    %load/vec4 v000001ede0678100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0678100_0, 0;
T_68.4 ;
    %load/vec4 v000001ede0676940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0676940_0, 0;
T_68.6 ;
    %load/vec4 v000001ede0678240_0;
    %flag_set/vec4 8;
    %jmp/1 T_68.10, 8;
    %load/vec4 v000001ede0676a80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.10;
    %jmp/0xz  T_68.8, 8;
    %load/vec4 v000001ede0677a20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_68.13, 8;
    %load/vec4 v000001ede0676a80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.13;
    %jmp/0xz  T_68.11, 8;
    %load/vec4 v000001ede0676a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ede0676800, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.24, 6;
    %jmp T_68.25;
T_68.16 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0677ac0_0, 4, 5;
    %jmp T_68.25;
T_68.17 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0677ac0_0, 4, 5;
    %jmp T_68.25;
T_68.18 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0677ac0_0, 4, 5;
    %jmp T_68.25;
T_68.19 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06768a0_0, 4, 5;
    %jmp T_68.25;
T_68.20 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06768a0_0, 4, 5;
    %jmp T_68.25;
T_68.21 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06768a0_0, 4, 5;
    %jmp T_68.25;
T_68.22 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06769e0_0, 4, 5;
    %jmp T_68.25;
T_68.23 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06769e0_0, 4, 5;
    %jmp T_68.25;
T_68.24 ;
    %load/vec4 v000001ede0678420_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06769e0_0, 4, 5;
    %jmp T_68.25;
T_68.25 ;
    %pop/vec4 1;
    %jmp T_68.15;
T_68.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0678240_0, 0;
T_68.15 ;
    %load/vec4 v000001ede06784c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.34, 6;
    %jmp T_68.35;
T_68.26 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.36, 8;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %jmp/1 T_68.37, 8;
T_68.36 ; End of true expr.
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.37, 8;
 ; End of false expr.
    %blend;
T_68.37;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.38, 8;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %jmp/1 T_68.39, 8;
T_68.38 ; End of true expr.
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.39, 8;
 ; End of false expr.
    %blend;
T_68.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.27 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.40, 8;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %jmp/1 T_68.41, 8;
T_68.40 ; End of true expr.
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.41, 8;
 ; End of false expr.
    %blend;
T_68.41;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.28 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.42, 8;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %jmp/1 T_68.43, 8;
T_68.42 ; End of true expr.
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.43, 8;
 ; End of false expr.
    %blend;
T_68.43;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.44, 8;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %jmp/1 T_68.45, 8;
T_68.44 ; End of true expr.
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.45, 8;
 ; End of false expr.
    %blend;
T_68.45;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.29 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.46, 8;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %jmp/1 T_68.47, 8;
T_68.46 ; End of true expr.
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.47, 8;
 ; End of false expr.
    %blend;
T_68.47;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.30 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.31 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.48, 8;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %jmp/1 T_68.49, 8;
T_68.48 ; End of true expr.
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.49, 8;
 ; End of false expr.
    %blend;
T_68.49;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.32 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.50, 8;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %jmp/1 T_68.51, 8;
T_68.50 ; End of true expr.
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.51, 8;
 ; End of false expr.
    %blend;
T_68.51;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.52, 8;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %jmp/1 T_68.53, 8;
T_68.52 ; End of true expr.
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.53, 8;
 ; End of false expr.
    %blend;
T_68.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.33 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.54, 8;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %jmp/1 T_68.55, 8;
T_68.54 ; End of true expr.
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.55, 8;
 ; End of false expr.
    %blend;
T_68.55;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.34 ;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.56, 8;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %jmp/1 T_68.57, 8;
T_68.56 ; End of true expr.
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.57, 8;
 ; End of false expr.
    %blend;
T_68.57;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.58, 8;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %jmp/1 T_68.59, 8;
T_68.58 ; End of true expr.
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.59, 8;
 ; End of false expr.
    %blend;
T_68.59;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ede0677520_0, 0;
    %jmp T_68.35;
T_68.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0676d00_0, 0;
    %load/vec4 v000001ede06784c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_68.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0678100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede06784c0_0, 0;
    %load/vec4 v000001ede0678380_0;
    %assign/vec4 v000001ede0676c60_0, 0;
    %load/vec4 v000001ede06777a0_0;
    %assign/vec4 v000001ede06778e0_0, 0;
    %load/vec4 v000001ede0678380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.62, 4;
    %load/vec4 v000001ede06777a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0676940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0678240_0, 0;
    %jmp T_68.65;
T_68.64 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede0678380_0, 0;
    %load/vec4 v000001ede06777a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ede06777a0_0, 0;
T_68.65 ;
    %jmp T_68.63;
T_68.62 ;
    %load/vec4 v000001ede0678380_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ede0678380_0, 0;
T_68.63 ;
    %jmp T_68.61;
T_68.60 ;
    %load/vec4 v000001ede06784c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ede06784c0_0, 0;
T_68.61 ;
T_68.11 ;
T_68.8 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001ede06804a0;
T_69 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede067d9f0, 4, 0;
    %end;
    .thread T_69;
    .scope S_000001ede06804a0;
T_70 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067db30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
T_70.2 ;
    %load/vec4 v000001ede067e7b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ede067e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede067d090, 0, 4;
    %load/vec4 v000001ede067e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000001ede067e8f0_0;
    %assign/vec4 v000001ede067db30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
T_70.4 ;
    %load/vec4 v000001ede067e7b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.5, 5;
    %ix/getv/s 4, v000001ede067e7b0_0;
    %load/vec4a v000001ede067d9f0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ede067e990_0;
    %load/vec4 v000001ede067e7b0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001ede067e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede067d090, 0, 4;
    %load/vec4 v000001ede067e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
    %jmp T_70.4;
T_70.5 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001ede06804a0;
T_71 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
T_71.2 ;
    %load/vec4 v000001ede067e7b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ede067e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede067cf50, 0, 4;
    %load/vec4 v000001ede067e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000001ede067db30_0;
    %assign/vec4 v000001ede067d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
T_71.4 ;
    %load/vec4 v000001ede067e7b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.5, 5;
    %ix/getv/s 4, v000001ede067e7b0_0;
    %load/vec4a v000001ede067d090, 4;
    %ix/getv/s 3, v000001ede067e7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede067cf50, 0, 4;
    %load/vec4 v000001ede067e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001ede06804a0;
T_72 ;
Ewait_1 .event/or E_000001ede05d61c0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ede067dbd0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
T_72.0 ;
    %load/vec4 v000001ede067e7b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v000001ede067dbd0_0;
    %ix/getv/s 4, v000001ede067e7b0_0;
    %load/vec4a v000001ede067cf50, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001ede067dbd0_0, 0, 12;
    %load/vec4 v000001ede067e7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede067e7b0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001ede06804a0;
T_73 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681e70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ede067ea30_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v000001ede067d3b0_0;
    %assign/vec4 v000001ede0681e70_0, 0;
    %load/vec4 v000001ede067dbd0_0;
    %assign/vec4 v000001ede067ea30_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000001ede06804a0;
T_74 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067ccd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede067e170_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000001ede0681e70_0;
    %assign/vec4 v000001ede067ccd0_0, 0;
    %load/vec4 v000001ede067ea30_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001ede067e170_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001ede067f690;
T_75 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0680d90_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06815b0_0, 4, 5;
    %load/vec4 v000001ede06815b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06815b0_0, 4, 5;
    %load/vec4 v000001ede06818d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0682410, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ede0682410, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0682410, 0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_000001ede067f690;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ede0681830_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ede06816f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0681f10_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede0682870_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede0682230_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede06810b0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ede06818d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0681470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0681fb0_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_000001ede067f690;
T_77 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0681b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede0681830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede06816f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede06813d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede0680cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede06818d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681fb0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001ede0680d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0680d90_0, 0;
T_77.2 ;
    %load/vec4 v000001ede0681f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681f10_0, 0;
T_77.4 ;
    %load/vec4 v000001ede0681470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681470_0, 0;
T_77.6 ;
    %load/vec4 v000001ede0681fb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.10, 8;
    %load/vec4 v000001ede0680e30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.10;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v000001ede06815b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_77.13, 8;
    %load/vec4 v000001ede0680e30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.13;
    %jmp/0xz  T_77.11, 8;
    %load/vec4 v000001ede0680e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ede0682410, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.24, 6;
    %jmp T_77.25;
T_77.16 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0682870_0, 4, 5;
    %jmp T_77.25;
T_77.17 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0682870_0, 4, 5;
    %jmp T_77.25;
T_77.18 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0682870_0, 4, 5;
    %jmp T_77.25;
T_77.19 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0682230_0, 4, 5;
    %jmp T_77.25;
T_77.20 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0682230_0, 4, 5;
    %jmp T_77.25;
T_77.21 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede0682230_0, 4, 5;
    %jmp T_77.25;
T_77.22 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06810b0_0, 4, 5;
    %jmp T_77.25;
T_77.23 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06810b0_0, 4, 5;
    %jmp T_77.25;
T_77.24 ;
    %load/vec4 v000001ede0682690_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06810b0_0, 4, 5;
    %jmp T_77.25;
T_77.25 ;
    %pop/vec4 1;
    %jmp T_77.15;
T_77.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0681fb0_0, 0;
T_77.15 ;
    %load/vec4 v000001ede06818d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.34, 6;
    %jmp T_77.35;
T_77.26 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.36, 8;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %jmp/1 T_77.37, 8;
T_77.36 ; End of true expr.
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.37, 8;
 ; End of false expr.
    %blend;
T_77.37;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.38, 8;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %jmp/1 T_77.39, 8;
T_77.38 ; End of true expr.
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.39, 8;
 ; End of false expr.
    %blend;
T_77.39;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.27 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.40, 8;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %jmp/1 T_77.41, 8;
T_77.40 ; End of true expr.
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.41, 8;
 ; End of false expr.
    %blend;
T_77.41;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.28 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.42, 8;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %jmp/1 T_77.43, 8;
T_77.42 ; End of true expr.
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.43, 8;
 ; End of false expr.
    %blend;
T_77.43;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.44, 8;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %jmp/1 T_77.45, 8;
T_77.44 ; End of true expr.
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.45, 8;
 ; End of false expr.
    %blend;
T_77.45;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.29 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.46, 8;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %jmp/1 T_77.47, 8;
T_77.46 ; End of true expr.
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.47, 8;
 ; End of false expr.
    %blend;
T_77.47;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.30 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.31 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.48, 8;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %jmp/1 T_77.49, 8;
T_77.48 ; End of true expr.
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.49, 8;
 ; End of false expr.
    %blend;
T_77.49;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.32 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.50, 8;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %jmp/1 T_77.51, 8;
T_77.50 ; End of true expr.
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.51, 8;
 ; End of false expr.
    %blend;
T_77.51;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.52, 8;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %jmp/1 T_77.53, 8;
T_77.52 ; End of true expr.
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.53, 8;
 ; End of false expr.
    %blend;
T_77.53;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.33 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.54, 8;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %jmp/1 T_77.55, 8;
T_77.54 ; End of true expr.
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.55, 8;
 ; End of false expr.
    %blend;
T_77.55;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.34 ;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.56, 8;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %jmp/1 T_77.57, 8;
T_77.56 ; End of true expr.
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.57, 8;
 ; End of false expr.
    %blend;
T_77.57;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.58, 8;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %jmp/1 T_77.59, 8;
T_77.58 ; End of true expr.
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.59, 8;
 ; End of false expr.
    %blend;
T_77.59;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede06825f0_0, 0;
    %jmp T_77.35;
T_77.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0680d90_0, 0;
    %load/vec4 v000001ede06818d0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_77.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0681f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede06818d0_0, 0;
    %load/vec4 v000001ede0681830_0;
    %assign/vec4 v000001ede06813d0_0, 0;
    %load/vec4 v000001ede06816f0_0;
    %assign/vec4 v000001ede0680cf0_0, 0;
    %load/vec4 v000001ede0681830_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.62, 4;
    %load/vec4 v000001ede06816f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0681470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681fb0_0, 0;
    %jmp T_77.65;
T_77.64 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede0681830_0, 0;
    %load/vec4 v000001ede06816f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ede06816f0_0, 0;
T_77.65 ;
    %jmp T_77.63;
T_77.62 ;
    %load/vec4 v000001ede0681830_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ede0681830_0, 0;
T_77.63 ;
    %jmp T_77.61;
T_77.60 ;
    %load/vec4 v000001ede06818d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ede06818d0_0, 0;
T_77.61 ;
T_77.11 ;
T_77.8 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001ede067fb40;
T_78 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ede068a310, 4, 0;
    %end;
    .thread T_78;
    .scope S_000001ede067fb40;
T_79 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0688dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
T_79.2 ;
    %load/vec4 v000001ede0689d70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ede0689d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0689870, 0, 4;
    %load/vec4 v000001ede0689d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v000001ede0689190_0;
    %assign/vec4 v000001ede0688dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
T_79.4 ;
    %load/vec4 v000001ede0689d70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.5, 5;
    %ix/getv/s 4, v000001ede0689d70_0;
    %load/vec4a v000001ede068a310, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ede068a090_0;
    %load/vec4 v000001ede0689d70_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001ede0689d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0689870, 0, 4;
    %load/vec4 v000001ede0689d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
    %jmp T_79.4;
T_79.5 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001ede067fb40;
T_80 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0689910_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
T_80.2 ;
    %load/vec4 v000001ede0689d70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ede0689d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0688c90, 0, 4;
    %load/vec4 v000001ede0689d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000001ede0688dd0_0;
    %assign/vec4 v000001ede0689910_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
T_80.4 ;
    %load/vec4 v000001ede0689d70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.5, 5;
    %ix/getv/s 4, v000001ede0689d70_0;
    %load/vec4a v000001ede0689870, 4;
    %ix/getv/s 3, v000001ede0689d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede0688c90, 0, 4;
    %load/vec4 v000001ede0689d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
    %jmp T_80.4;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000001ede067fb40;
T_81 ;
Ewait_2 .event/or E_000001ede05d5dc0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ede0688e70_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
T_81.0 ;
    %load/vec4 v000001ede0689d70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_81.1, 5;
    %load/vec4 v000001ede0688e70_0;
    %ix/getv/s 4, v000001ede0689d70_0;
    %load/vec4a v000001ede0688c90, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001ede0688e70_0, 0, 12;
    %load/vec4 v000001ede0689d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede0689d70_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001ede067fb40;
T_82 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0689370_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ede068a1d0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001ede0689910_0;
    %assign/vec4 v000001ede0689370_0, 0;
    %load/vec4 v000001ede0688e70_0;
    %assign/vec4 v000001ede068a1d0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001ede067fb40;
T_83 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0689cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede06899b0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v000001ede0689370_0;
    %assign/vec4 v000001ede0689cd0_0, 0;
    %load/vec4 v000001ede068a1d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001ede06899b0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000001ede0680310;
T_84 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068c470_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068bf70_0, 4, 5;
    %load/vec4 v000001ede068bf70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068bf70_0, 4, 5;
    %load/vec4 v000001ede068cbf0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede068b110, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ede068b110, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ede068b110, 0, 4;
    %jmp T_84;
    .thread T_84;
    .scope S_000001ede0680310;
T_85 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ede068a9f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ede068d0f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068a630_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede068c830_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede068d190_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ede068afd0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ede068cbf0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068a6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068a950_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_000001ede0680310;
T_86 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede068b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068a9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068d0f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068ba70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068b750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068a630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068cbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068a950_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001ede068c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068c470_0, 0;
T_86.2 ;
    %load/vec4 v000001ede068a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068a630_0, 0;
T_86.4 ;
    %load/vec4 v000001ede068a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068a6d0_0, 0;
T_86.6 ;
    %load/vec4 v000001ede068a950_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.10, 8;
    %load/vec4 v000001ede068b1b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.10;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v000001ede068bf70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_86.13, 8;
    %load/vec4 v000001ede068b1b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.13;
    %jmp/0xz  T_86.11, 8;
    %load/vec4 v000001ede068b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ede068b110, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.24, 6;
    %jmp T_86.25;
T_86.16 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068c830_0, 4, 5;
    %jmp T_86.25;
T_86.17 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068c830_0, 4, 5;
    %jmp T_86.25;
T_86.18 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068c830_0, 4, 5;
    %jmp T_86.25;
T_86.19 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068d190_0, 4, 5;
    %jmp T_86.25;
T_86.20 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068d190_0, 4, 5;
    %jmp T_86.25;
T_86.21 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068d190_0, 4, 5;
    %jmp T_86.25;
T_86.22 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068afd0_0, 4, 5;
    %jmp T_86.25;
T_86.23 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068afd0_0, 4, 5;
    %jmp T_86.25;
T_86.24 ;
    %load/vec4 v000001ede068b070_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede068afd0_0, 4, 5;
    %jmp T_86.25;
T_86.25 ;
    %pop/vec4 1;
    %jmp T_86.15;
T_86.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068a950_0, 0;
T_86.15 ;
    %load/vec4 v000001ede068cbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.34, 6;
    %jmp T_86.35;
T_86.26 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.36, 8;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %jmp/1 T_86.37, 8;
T_86.36 ; End of true expr.
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.37, 8;
 ; End of false expr.
    %blend;
T_86.37;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.38, 8;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %jmp/1 T_86.39, 8;
T_86.38 ; End of true expr.
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.39, 8;
 ; End of false expr.
    %blend;
T_86.39;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.27 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.40, 8;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %jmp/1 T_86.41, 8;
T_86.40 ; End of true expr.
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.41, 8;
 ; End of false expr.
    %blend;
T_86.41;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.28 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.42, 8;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %jmp/1 T_86.43, 8;
T_86.42 ; End of true expr.
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.43, 8;
 ; End of false expr.
    %blend;
T_86.43;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.44, 8;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %jmp/1 T_86.45, 8;
T_86.44 ; End of true expr.
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.45, 8;
 ; End of false expr.
    %blend;
T_86.45;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.29 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.46, 8;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %jmp/1 T_86.47, 8;
T_86.46 ; End of true expr.
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.47, 8;
 ; End of false expr.
    %blend;
T_86.47;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.30 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.31 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.48, 8;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %jmp/1 T_86.49, 8;
T_86.48 ; End of true expr.
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.49, 8;
 ; End of false expr.
    %blend;
T_86.49;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.32 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.50, 8;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %jmp/1 T_86.51, 8;
T_86.50 ; End of true expr.
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.51, 8;
 ; End of false expr.
    %blend;
T_86.51;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.52, 8;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %jmp/1 T_86.53, 8;
T_86.52 ; End of true expr.
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.53, 8;
 ; End of false expr.
    %blend;
T_86.53;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.33 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.54, 8;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %jmp/1 T_86.55, 8;
T_86.54 ; End of true expr.
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.55, 8;
 ; End of false expr.
    %blend;
T_86.55;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.34 ;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.56, 8;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %jmp/1 T_86.57, 8;
T_86.56 ; End of true expr.
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.57, 8;
 ; End of false expr.
    %blend;
T_86.57;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.58, 8;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %jmp/1 T_86.59, 8;
T_86.58 ; End of true expr.
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.59, 8;
 ; End of false expr.
    %blend;
T_86.59;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede068c790_0, 0;
    %jmp T_86.35;
T_86.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068c470_0, 0;
    %load/vec4 v000001ede068cbf0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_86.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068a630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068cbf0_0, 0;
    %load/vec4 v000001ede068a9f0_0;
    %assign/vec4 v000001ede068ba70_0, 0;
    %load/vec4 v000001ede068d0f0_0;
    %assign/vec4 v000001ede068b750_0, 0;
    %load/vec4 v000001ede068a9f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.62, 4;
    %load/vec4 v000001ede068d0f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068a950_0, 0;
    %jmp T_86.65;
T_86.64 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ede068a9f0_0, 0;
    %load/vec4 v000001ede068d0f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ede068d0f0_0, 0;
T_86.65 ;
    %jmp T_86.63;
T_86.62 ;
    %load/vec4 v000001ede068a9f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ede068a9f0_0, 0;
T_86.63 ;
    %jmp T_86.61;
T_86.60 ;
    %load/vec4 v000001ede068cbf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ede068cbf0_0, 0;
T_86.61 ;
T_86.11 ;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001ede0675750;
T_87 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0679530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede06770c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ede0676ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067a070_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001ede0679990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001ede067a250_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.6, 4;
    %load/vec4 v000001ede0679490_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v000001ede0677020_0;
    %assign/vec4 v000001ede06770c0_0, 0;
    %load/vec4 v000001ede0679490_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v000001ede067a250_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ede0676ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede067a070_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067a070_0, 0;
T_87.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0679b70_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0679b70_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001ede0676560;
T_88 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede067a610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06795d0_0, 4, 5;
    %load/vec4 v000001ede06795d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06795d0_0, 4, 5;
    %jmp T_88;
    .thread T_88;
    .scope S_000001ede0676560;
T_89 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ede0679170_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ede067a570_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ede0678c70_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ede0679210_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0678d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0679850_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_000001ede0676560;
T_90 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0679670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede0679170_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede067a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0679850_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v000001ede067a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067a610_0, 0;
T_90.2 ;
    %load/vec4 v000001ede0678d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0678d10_0, 0;
T_90.4 ;
    %load/vec4 v000001ede067a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede067a2f0_0, 0;
T_90.6 ;
    %load/vec4 v000001ede0678950_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.10, 8;
    %load/vec4 v000001ede0679850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.10;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v000001ede0678950_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.13, 8;
    %load/vec4 v000001ede06795d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.13;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v000001ede0678950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0679850_0, 0;
    %jmp T_90.15;
T_90.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede067a2f0_0, 0;
    %load/vec4 v000001ede0678770_0;
    %assign/vec4 v000001ede06798f0_0, 0;
    %load/vec4 v000001ede0679170_0;
    %assign/vec4 v000001ede0678c70_0, 0;
    %load/vec4 v000001ede067a570_0;
    %assign/vec4 v000001ede0679210_0, 0;
    %load/vec4 v000001ede0679170_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.16, 4;
    %load/vec4 v000001ede067a570_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0678d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0679850_0, 0;
    %jmp T_90.19;
T_90.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ede0679170_0, 0;
    %load/vec4 v000001ede067a570_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ede067a570_0, 0;
T_90.19 ;
    %jmp T_90.17;
T_90.16 ;
    %load/vec4 v000001ede0679170_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ede0679170_0, 0;
T_90.17 ;
T_90.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede067a610_0, 0;
T_90.11 ;
T_90.8 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000001ede0680180;
T_91 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0681bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede0681ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ede06829b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681010_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000001ede0682370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v000001ede0681150_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_91.6, 4;
    %load/vec4 v000001ede06827d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v000001ede0680f70_0;
    %assign/vec4 v000001ede0681ab0_0, 0;
    %load/vec4 v000001ede06827d0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v000001ede0681150_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ede06829b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0681010_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681010_0, 0;
T_91.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0682910_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0682910_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000001ede067f500;
T_92 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0688760_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06875e0_0, 4, 5;
    %load/vec4 v000001ede06875e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06875e0_0, 4, 5;
    %jmp T_92;
    .thread T_92;
    .scope S_000001ede067f500;
T_93 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ede0687400_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ede0687ea0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ede06881c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ede06883a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0688440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0681330_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_000001ede067f500;
T_94 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0687fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede0687400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede0687ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681330_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v000001ede0688760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0688760_0, 0;
T_94.2 ;
    %load/vec4 v000001ede0688440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0688440_0, 0;
T_94.4 ;
    %load/vec4 v000001ede0688120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0688120_0, 0;
T_94.6 ;
    %load/vec4 v000001ede0688a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.10, 8;
    %load/vec4 v000001ede0681330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.10;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v000001ede0688a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.13, 8;
    %load/vec4 v000001ede06875e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.13;
    %jmp/0xz  T_94.11, 8;
    %load/vec4 v000001ede0688a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0681330_0, 0;
    %jmp T_94.15;
T_94.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0688120_0, 0;
    %load/vec4 v000001ede0688080_0;
    %assign/vec4 v000001ede06884e0_0, 0;
    %load/vec4 v000001ede0687400_0;
    %assign/vec4 v000001ede06881c0_0, 0;
    %load/vec4 v000001ede0687ea0_0;
    %assign/vec4 v000001ede06883a0_0, 0;
    %load/vec4 v000001ede0687400_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.16, 4;
    %load/vec4 v000001ede0687ea0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0688440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0681330_0, 0;
    %jmp T_94.19;
T_94.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ede0687400_0, 0;
    %load/vec4 v000001ede0687ea0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ede0687ea0_0, 0;
T_94.19 ;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v000001ede0687400_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ede0687400_0, 0;
T_94.17 ;
T_94.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0688760_0, 0;
T_94.11 ;
T_94.8 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001ede049ad70;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede0692d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0692c30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ede0692730_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0691e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede0692e10_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_000001ede049ad70;
T_96 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede0691e70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06920f0_0, 4, 5;
    %load/vec4 v000001ede06920f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ede06920f0_0, 4, 5;
    %jmp T_96;
    .thread T_96;
    .scope S_000001ede049ad70;
T_97 ;
    %wait E_000001ede05d4600;
    %load/vec4 v000001ede06922d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v000001ede06927d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede06927d0_0, 0;
T_97.2 ;
    %load/vec4 v000001ede0691e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0691e70_0, 0;
T_97.4 ;
    %load/vec4 v000001ede0692d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_97.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_97.15, 6;
    %jmp T_97.16;
T_97.6 ;
    %load/vec4 v000001ede0692190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.17, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692c30_0, 0;
T_97.17 ;
    %jmp T_97.16;
T_97.7 ;
    %load/vec4 v000001ede06920f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_97.21, 8;
    %load/vec4 v000001ede0692c30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_97.21;
    %jmp/0xz  T_97.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0691e70_0, 0;
    %load/vec4 v000001ede0692730_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_97.22, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.23;
T_97.22 ;
    %load/vec4 v000001ede0692730_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001ede0692730_0, 0;
T_97.23 ;
T_97.19 ;
    %jmp T_97.16;
T_97.8 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068c150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.25;
T_97.24 ;
    %load/vec4 v000001ede068c150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068c150_0, 0;
T_97.26 ;
    %load/vec4 v000001ede068ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.28 ;
T_97.25 ;
    %jmp T_97.16;
T_97.9 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068c150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.31;
T_97.30 ;
    %load/vec4 v000001ede068c150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068c150_0, 0;
T_97.32 ;
    %load/vec4 v000001ede068ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.34, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.34 ;
T_97.31 ;
    %jmp T_97.16;
T_97.10 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068cf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.37;
T_97.36 ;
    %load/vec4 v000001ede068cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068cf10_0, 0;
T_97.38 ;
    %load/vec4 v000001ede068b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.40, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.40 ;
T_97.37 ;
    %jmp T_97.16;
T_97.11 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068e770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.43;
T_97.42 ;
    %load/vec4 v000001ede068e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068e770_0, 0;
T_97.44 ;
    %load/vec4 v000001ede068d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.46, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.46 ;
T_97.43 ;
    %jmp T_97.16;
T_97.12 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068e770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.49;
T_97.48 ;
    %load/vec4 v000001ede068e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.50, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068e770_0, 0;
T_97.50 ;
    %load/vec4 v000001ede068d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.52, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.52 ;
T_97.49 ;
    %jmp T_97.16;
T_97.13 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede068c5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.55;
T_97.54 ;
    %load/vec4 v000001ede068c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.56, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede068c5b0_0, 0;
T_97.56 ;
    %load/vec4 v000001ede068c290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.58, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.58 ;
T_97.55 ;
    %jmp T_97.16;
T_97.14 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.60, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede06925f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.61;
T_97.60 ;
    %load/vec4 v000001ede06925f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede06925f0_0, 0;
T_97.62 ;
    %load/vec4 v000001ede0692410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.64, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
T_97.64 ;
T_97.61 ;
    %jmp T_97.16;
T_97.15 ;
    %load/vec4 v000001ede0692e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede06925f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %jmp T_97.67;
T_97.66 ;
    %load/vec4 v000001ede06925f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.68, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede06925f0_0, 0;
T_97.68 ;
    %load/vec4 v000001ede0692410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.70, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ede0692d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede0692e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede06927d0_0, 0;
T_97.70 ;
T_97.67 ;
    %jmp T_97.16;
T_97.16 ;
    %pop/vec4 1;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_000001ede049ad70;
T_98 ;
Ewait_3 .event/or E_000001ede05d4a80, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001ede0692d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_98.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_98.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_98.8, 6;
    %jmp T_98.9;
T_98.0 ;
    %load/vec4 v000001ede0692730_0;
    %store/vec4 v000001ede068b610_0, 0, 12;
    %load/vec4 v000001ede0691b50_0;
    %store/vec4 v000001ede068d2d0_0, 0, 1;
    %load/vec4 v000001ede0692b90_0;
    %store/vec4 v000001ede068bed0_0, 0, 8;
    %load/vec4 v000001ede0692730_0;
    %store/vec4 v000001ede068b250_0, 0, 12;
    %load/vec4 v000001ede0691b50_0;
    %store/vec4 v000001ede068d050_0, 0, 1;
    %load/vec4 v000001ede0692b90_0;
    %store/vec4 v000001ede068c970_0, 0, 8;
    %jmp T_98.9;
T_98.1 ;
    %load/vec4 v000001ede068b390_0;
    %store/vec4 v000001ede068b430_0, 0, 12;
    %load/vec4 v000001ede068b2f0_0;
    %store/vec4 v000001ede068b7f0_0, 0, 1;
    %load/vec4 v000001ede068b9d0_0;
    %store/vec4 v000001ede068cc90_0, 0, 8;
    %load/vec4 v000001ede068cd30_0;
    %store/vec4 v000001ede068c510_0, 0, 12;
    %load/vec4 v000001ede068ac10_0;
    %store/vec4 v000001ede068cb50_0, 0, 1;
    %load/vec4 v000001ede068acb0_0;
    %store/vec4 v000001ede068b890_0, 0, 8;
    %load/vec4 v000001ede068cd30_0;
    %store/vec4 v000001ede068bd90_0, 0, 12;
    %load/vec4 v000001ede068ac10_0;
    %store/vec4 v000001ede068be30_0, 0, 1;
    %load/vec4 v000001ede068acb0_0;
    %store/vec4 v000001ede068d230_0, 0, 8;
    %jmp T_98.9;
T_98.2 ;
    %load/vec4 v000001ede068b390_0;
    %store/vec4 v000001ede068bb10_0, 0, 12;
    %load/vec4 v000001ede068b2f0_0;
    %store/vec4 v000001ede068bcf0_0, 0, 1;
    %load/vec4 v000001ede068bc50_0;
    %store/vec4 v000001ede068cc90_0, 0, 8;
    %load/vec4 v000001ede068cd30_0;
    %store/vec4 v000001ede068b610_0, 0, 12;
    %load/vec4 v000001ede068ac10_0;
    %store/vec4 v000001ede068d2d0_0, 0, 1;
    %load/vec4 v000001ede068acb0_0;
    %store/vec4 v000001ede068bed0_0, 0, 8;
    %load/vec4 v000001ede068cd30_0;
    %store/vec4 v000001ede068c010_0, 0, 12;
    %load/vec4 v000001ede068ac10_0;
    %store/vec4 v000001ede068adf0_0, 0, 1;
    %load/vec4 v000001ede068acb0_0;
    %store/vec4 v000001ede068c6f0_0, 0, 8;
    %jmp T_98.9;
T_98.3 ;
    %load/vec4 v000001ede068c0b0_0;
    %store/vec4 v000001ede068b430_0, 0, 12;
    %load/vec4 v000001ede068cdd0_0;
    %store/vec4 v000001ede068b7f0_0, 0, 1;
    %load/vec4 v000001ede068b9d0_0;
    %store/vec4 v000001ede068c8d0_0, 0, 8;
    %load/vec4 v000001ede068e1d0_0;
    %store/vec4 v000001ede068cfb0_0, 0, 10;
    %load/vec4 v000001ede068db90_0;
    %store/vec4 v000001ede068d370_0, 0, 1;
    %load/vec4 v000001ede068dcd0_0;
    %store/vec4 v000001ede068c1f0_0, 0, 8;
    %load/vec4 v000001ede068e1d0_0;
    %store/vec4 v000001ede068e130_0, 0, 10;
    %load/vec4 v000001ede068db90_0;
    %store/vec4 v000001ede068e9f0_0, 0, 1;
    %load/vec4 v000001ede068dcd0_0;
    %store/vec4 v000001ede068e090_0, 0, 8;
    %jmp T_98.9;
T_98.4 ;
    %load/vec4 v000001ede068deb0_0;
    %store/vec4 v000001ede068c330_0, 0, 10;
    %load/vec4 v000001ede068daf0_0;
    %store/vec4 v000001ede068ce70_0, 0, 1;
    %load/vec4 v000001ede068c650_0;
    %store/vec4 v000001ede068d410_0, 0, 8;
    %load/vec4 v000001ede068d910_0;
    %store/vec4 v000001ede068e4f0_0, 0, 10;
    %load/vec4 v000001ede068ea90_0;
    %store/vec4 v000001ede068de10_0, 0, 1;
    %load/vec4 v000001ede068e590_0;
    %store/vec4 v000001ede068b570_0, 0, 8;
    %load/vec4 v000001ede068d910_0;
    %store/vec4 v000001ede068d870_0, 0, 10;
    %load/vec4 v000001ede068ea90_0;
    %store/vec4 v000001ede068d690_0, 0, 1;
    %load/vec4 v000001ede068e590_0;
    %store/vec4 v000001ede068d7d0_0, 0, 8;
    %jmp T_98.9;
T_98.5 ;
    %load/vec4 v000001ede068deb0_0;
    %store/vec4 v000001ede068ae90_0, 0, 10;
    %load/vec4 v000001ede068daf0_0;
    %store/vec4 v000001ede068af30_0, 0, 1;
    %load/vec4 v000001ede068ad50_0;
    %store/vec4 v000001ede068d410_0, 0, 8;
    %load/vec4 v000001ede068d910_0;
    %store/vec4 v000001ede068cfb0_0, 0, 10;
    %load/vec4 v000001ede068ea90_0;
    %store/vec4 v000001ede068d370_0, 0, 1;
    %load/vec4 v000001ede068e590_0;
    %store/vec4 v000001ede068c1f0_0, 0, 8;
    %load/vec4 v000001ede068d910_0;
    %store/vec4 v000001ede068e450_0, 0, 10;
    %load/vec4 v000001ede068ea90_0;
    %store/vec4 v000001ede068d730_0, 0, 1;
    %load/vec4 v000001ede068e590_0;
    %store/vec4 v000001ede068e630_0, 0, 8;
    %jmp T_98.9;
T_98.6 ;
    %load/vec4 v000001ede068d9b0_0;
    %store/vec4 v000001ede068c330_0, 0, 10;
    %load/vec4 v000001ede068e270_0;
    %store/vec4 v000001ede068ce70_0, 0, 1;
    %load/vec4 v000001ede068c650_0;
    %store/vec4 v000001ede068e810_0, 0, 8;
    %load/vec4 v000001ede0692870_0;
    %store/vec4 v000001ede068e310_0, 0, 8;
    %load/vec4 v000001ede0692a50_0;
    %store/vec4 v000001ede068e6d0_0, 0, 1;
    %load/vec4 v000001ede0692550_0;
    %store/vec4 v000001ede068df50_0, 0, 8;
    %load/vec4 v000001ede0692870_0;
    %store/vec4 v000001ede0691ab0_0, 0, 8;
    %load/vec4 v000001ede0692a50_0;
    %store/vec4 v000001ede0692910_0, 0, 1;
    %load/vec4 v000001ede0692550_0;
    %store/vec4 v000001ede0692eb0_0, 0, 8;
    %jmp T_98.9;
T_98.7 ;
    %load/vec4 v000001ede0691f10_0;
    %store/vec4 v000001ede068dc30_0, 0, 8;
    %load/vec4 v000001ede0691bf0_0;
    %store/vec4 v000001ede068dd70_0, 0, 1;
    %load/vec4 v000001ede068dff0_0;
    %store/vec4 v000001ede0692cd0_0, 0, 8;
    %load/vec4 v000001ede06924b0_0;
    %store/vec4 v000001ede068d4b0_0, 0, 8;
    %load/vec4 v000001ede0691c90_0;
    %store/vec4 v000001ede068d550_0, 0, 1;
    %load/vec4 v000001ede0692050_0;
    %store/vec4 v000001ede068e8b0_0, 0, 8;
    %load/vec4 v000001ede06924b0_0;
    %store/vec4 v000001ede06929b0_0, 0, 8;
    %load/vec4 v000001ede0691c90_0;
    %store/vec4 v000001ede0691fb0_0, 0, 1;
    %load/vec4 v000001ede0692050_0;
    %store/vec4 v000001ede0691d30_0, 0, 8;
    %jmp T_98.9;
T_98.8 ;
    %load/vec4 v000001ede0691f10_0;
    %store/vec4 v000001ede068e3b0_0, 0, 8;
    %load/vec4 v000001ede0691bf0_0;
    %store/vec4 v000001ede068e950_0, 0, 1;
    %load/vec4 v000001ede068da50_0;
    %store/vec4 v000001ede0692cd0_0, 0, 8;
    %load/vec4 v000001ede06924b0_0;
    %store/vec4 v000001ede068e310_0, 0, 8;
    %load/vec4 v000001ede0691c90_0;
    %store/vec4 v000001ede068e6d0_0, 0, 1;
    %load/vec4 v000001ede0692050_0;
    %store/vec4 v000001ede068df50_0, 0, 8;
    %load/vec4 v000001ede06924b0_0;
    %store/vec4 v000001ede0691a10_0, 0, 8;
    %load/vec4 v000001ede0691c90_0;
    %store/vec4 v000001ede0691dd0_0, 0, 1;
    %load/vec4 v000001ede0692050_0;
    %store/vec4 v000001ede0692370_0, 0, 8;
    %jmp T_98.9;
T_98.9 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000001ede061d310;
T_99 ;
    %delay 5000, 0;
    %load/vec4 v000001ede06916f0_0;
    %nor/r;
    %store/vec4 v000001ede06916f0_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_000001ede061d310;
T_100 ;
    %vpi_call/w 3 124 "$dumpfile", "pyramid.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ede061d310 {0 0 0};
    %vpi_call/w 3 126 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede06916f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068f710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede06916f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede068f670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede06916f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068f670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede068f710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede068f710_0, 0, 1;
    %delay 1200000000, 0;
    %vpi_call/w 3 143 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_100;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_pyramid_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/gaussian_pyramid.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
