<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/sumador_0_out_fifo_din[31]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[30]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[29]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[28]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[27]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[26]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[25]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[24]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[23]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[22]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[21]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[20]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[19]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[18]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[17]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[16]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[15]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[14]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[13]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[12]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[11]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[10]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[9]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[8]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[7]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[6]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[5]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[4]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[3]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[2]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[1]"/>
        <net name="design_1_i/sumador_0_out_fifo_din[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/fifo_generator_0_full"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/sumador_0_out_fifo_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/fifo_generator_0_dout[31]"/>
        <net name="design_1_i/fifo_generator_0_dout[30]"/>
        <net name="design_1_i/fifo_generator_0_dout[29]"/>
        <net name="design_1_i/fifo_generator_0_dout[28]"/>
        <net name="design_1_i/fifo_generator_0_dout[27]"/>
        <net name="design_1_i/fifo_generator_0_dout[26]"/>
        <net name="design_1_i/fifo_generator_0_dout[25]"/>
        <net name="design_1_i/fifo_generator_0_dout[24]"/>
        <net name="design_1_i/fifo_generator_0_dout[23]"/>
        <net name="design_1_i/fifo_generator_0_dout[22]"/>
        <net name="design_1_i/fifo_generator_0_dout[21]"/>
        <net name="design_1_i/fifo_generator_0_dout[20]"/>
        <net name="design_1_i/fifo_generator_0_dout[19]"/>
        <net name="design_1_i/fifo_generator_0_dout[18]"/>
        <net name="design_1_i/fifo_generator_0_dout[17]"/>
        <net name="design_1_i/fifo_generator_0_dout[16]"/>
        <net name="design_1_i/fifo_generator_0_dout[15]"/>
        <net name="design_1_i/fifo_generator_0_dout[14]"/>
        <net name="design_1_i/fifo_generator_0_dout[13]"/>
        <net name="design_1_i/fifo_generator_0_dout[12]"/>
        <net name="design_1_i/fifo_generator_0_dout[11]"/>
        <net name="design_1_i/fifo_generator_0_dout[10]"/>
        <net name="design_1_i/fifo_generator_0_dout[9]"/>
        <net name="design_1_i/fifo_generator_0_dout[8]"/>
        <net name="design_1_i/fifo_generator_0_dout[7]"/>
        <net name="design_1_i/fifo_generator_0_dout[6]"/>
        <net name="design_1_i/fifo_generator_0_dout[5]"/>
        <net name="design_1_i/fifo_generator_0_dout[4]"/>
        <net name="design_1_i/fifo_generator_0_dout[3]"/>
        <net name="design_1_i/fifo_generator_0_dout[2]"/>
        <net name="design_1_i/fifo_generator_0_dout[1]"/>
        <net name="design_1_i/fifo_generator_0_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/fifo_generator_0_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/sumador_0_in_fifo_read"/>
      </nets>
    </probe>
  </probeset>
</probeData>
