### Data Bus Inversion ï¼ˆDBIï¼‰ in High-Speed Memory Applications

`ä½œè€…`ï¼šTimothy M. Hollisï¼Œç¾å…‰å­˜å‚¨

`è¦ç‚¹`ï¼šåˆ†æDBI-ACå’ŒDBI-DCä¸¤ç§ç¼–ç æ–¹æ³•ï¼ˆç”¨ä»¥é™ä½å¹¶è¡Œçº¿é«˜é€Ÿä¼ è¾“åŠŸè€—ï¼‰çš„å„æ–¹é¢è¡¨ç°ï¼Œæå‡ºèåˆä¸Šè¿°ä¸¤ç§ç¼–ç æ–¹æ³•çš„DBI-AC/DCç¼–ç æ–¹æ³•

#### DBI-ACç¼–ç 

å¹¶è¡Œçº¿ä¼ è¾“å‰ï¼Œç»Ÿè®¡æœ¬ç¬”ä¼ è¾“å’Œä¸Šä¸€ç¬”ä¼ è¾“ä¹‹é—´ç¿»è½¬çš„ä¿¡å·çº¿æ•°ï¼Œå¦‚æœé«˜äº1/2ï¼Œå°±æå‰ç¿»è½¬ä¿¡å·ï¼Œå¹¶é€šè¿‡ä¼´è¡Œçš„ä¸€æ ¹1-bit DBIä¼ è¾“çº¿å‘Rxè¡¨æ˜ä¿¡å·å·²ç¿»è½¬ã€‚

#### DBI-DCç¼–ç 

å¹¶è¡Œçº¿ä¼ è¾“å‰ï¼Œç»Ÿè®¡æœ¬ç¬”ä¼ è¾“ä¸­â€œ1â€çš„æ•°é‡ï¼ˆæˆ–â€œ0â€çš„æ•°é‡ï¼‰ï¼Œå¦‚æœé«˜äº1/2ï¼Œå°±æå‰ç¿»è½¬ä¿¡å·ï¼Œå¹¶é€šè¿‡ä¼´è¡Œçš„ä¸€æ ¹1-bit DBIä¼ è¾“çº¿å‘Rxè¡¨æ˜ä¿¡å·å·²ç¿»è½¬ã€‚

#### DBIæŠ€æœ¯å¯åŠ å®½çœ¼å›¾ä¸­çš„timing margin(å¢å¼ºä¿¡å·å®Œæ•´æ€§)ï¼Œå¹¶å¯é™ä½power supply noise

![image-20250114160811799](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250114160811799.png)

#### DBIæŠ€æœ¯ä»¥å¤šåŠ 1æ ¹DBIçº¿ä¸ºä»£ä»·ï¼ˆä¾ç„¶å•ç«¯ä¼ è¾“ï¼‰ï¼Œå¾—åˆ°äº†å·®åˆ†ä¼ è¾“ï¼ˆä¿¡å·çº¿ç¿»å€ï¼‰çš„å¤§éƒ¨åˆ†ä¼˜åŠ¿ï¼Œpinæ•°é‡ä¸Šæ›´æœ‰ä¼˜åŠ¿

#### ç«¯æ¥é“¾è·¯ï¼ˆTerminated Linkï¼‰å’Œéç«¯æ¥é“¾è·¯

ç«¯æ¥é“¾è·¯åœ¨æºç«¯æˆ–è€…æ¥æ”¶ç«¯æœ‰é˜»æŠ—ç½‘ç»œåšé˜»æŠ—åŒ¹é…ï¼Œç”¨ä»¥å‡è½»ä¿¡å·åå°„å¸¦æ¥çš„ä¿¡å·å®Œæ•´æ€§é—®é¢˜ã€‚

éç«¯æ¥é“¾è·¯æ²¡æœ‰ç”¨æ¥åšé˜»æŠ—åŒ¹é…çš„é˜»æŠ—ç½‘ç»œ

#### ä¿¡å·åå°„

ç”±äºç”µä¿¡å·åœ¨PCBä¸Šä¼ è¾“ï¼Œæˆ‘ä»¬åœ¨PCBè®¾è®¡ä¸­å¯ä»¥æŠŠPCBèµ°çº¿è®¤ä¸ºæ˜¯ä¿¡å·çš„é€šé“ã€‚å½“è¿™ä¸ªé€šé“çš„æ·±åº¦å’Œå®½åº¦å‘ç”Ÿå˜åŒ–æ—¶ï¼Œç‰¹åˆ«æ˜¯ä¸€äº›çªå˜æ—¶ï¼Œéƒ½ä¼šäº§ç”Ÿåå°„ã€‚æ­¤æ—¶ï¼Œä¸€éƒ¨åˆ†ä¿¡å·ç»§ç»­ä¼ æ’­ï¼Œä¸€éƒ¨åˆ†ä¿¡å·å°±å¯èƒ½åå°„ã€‚è€Œæˆ‘ä»¬åœ¨è®¾è®¡çš„è¿‡ç¨‹ä¸­ï¼Œä¸€èˆ¬éƒ½æ˜¯æ§åˆ¶PCBçš„å®½åº¦ã€‚æ‰€ä»¥ï¼Œæˆ‘ä»¬å¯ä»¥æŠŠä¿¡å·èµ°åœ¨PCBèµ°çº¿ä¸Šï¼Œå‡æƒ³ä¸ºæ²³æ°´æµæ·Œåœ¨æ²³é“é‡Œé¢ã€‚å½“æ²³é“çš„å®½åº¦å‘ç”Ÿçªå˜æ—¶ï¼Œæ²³æ°´é‡åˆ°é˜»åŠ›è‡ªç„¶ä¼šå‘ç”Ÿåå°„ã€æ—‹æ¶¡ç­‰ç°è±¡ã€‚ä¸€æ ·çš„ï¼Œ**ä¿¡å·åœ¨PCBä¸Šèµ°çº¿å½“é‡åˆ°PCBçš„é˜»æŠ—çªå˜äº†ï¼Œä¿¡å·ä¹Ÿä¼šå‘ç”Ÿåå°„ã€‚**

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013091724403-488299310.png)

æˆ‘ä»¬ä»¥å…‰çš„åå°„ç±»æ¯”ä¿¡å·çš„åå°„ã€‚å…‰çš„åå°„ï¼ŒæŒ‡å…‰åœ¨ä¼ æ’­åˆ°ä¸åŒç‰©è´¨æ—¶ï¼Œåœ¨åˆ†ç•Œé¢ä¸Šæ”¹å˜ä¼ æ’­æ–¹å‘ï¼Œè¿”å›åŸæ¥ç‰©è´¨ä¸­çš„ç°è±¡ã€‚å…‰åœ¨ç¢°åˆ°ä»‹è´¨ç•Œé¢æ—¶ï¼Œå…¶æŠ˜å°„ç‡å’Œåå°„ç‡ç”±ã€‚å…‰çº¿åœ¨ä¸´ç•Œé¢ä¸Šçš„åå°„ç‡ä»…ä¸ä»‹è´¨çš„ç‰©ç†æ€§èƒ½ï¼Œå…‰çº¿çš„æ³¢é•¿ï¼Œä»¥åŠå…¥å°„è§’ç›¸å…³ã€‚åŒæ ·çš„ï¼Œä¿¡å·/ç”µç£æ³¢åœ¨ä¼ è¾“è¿‡ç¨‹ä¸­ï¼Œä¸€æ—¦ä¼ è¾“çº¿ç¬æ—¶é˜»æŠ—å‘ç”Ÿå˜åŒ–ï¼Œé‚£ä¹ˆå°±å°†å‘ç”Ÿåå°„ã€‚ä¿¡å·çš„åå°„æœ‰ä¸€ä¸ªå‚æ•°å«ä½œåå°„ç³»æ•°ï¼ˆÏï¼‰ï¼Œè®¡ç®—å…¬å¼å¦‚å¼ã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013091750407-1335495259.png)

å¼ä¸­ï¼Œ*Z*1ä¸ºå˜åŒ–å‰çš„é˜»æŠ—ï¼›*Z*2ä¸ºå˜åŒ–åçš„é˜»æŠ—ã€‚å‡è®¾PCBçº¿æ¡çš„ç‰¹æ€§é˜»æŠ—ä¸º50Î©ï¼Œä¼ è¾“è¿‡ç¨‹ä¸­é‡åˆ°ä¸€ä¸ªç†æƒ³çš„100Î©çš„è´´ç‰‡ç”µé˜»æ¥åœ°ï¼Œé‚£ä¹ˆåå°„ç³»æ•°è¿ç”¨å…¬å¼è®¡ç®—å¾—åˆ°ï¼š

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013091807973-582163464.png)

 ä¿¡å·æœ‰1/3è¢«åå°„å›æºç«¯ã€‚

ä¿¡å·æ²¿ä¼ è¾“çº¿å‘å‰ä¼ æ’­æ—¶ï¼Œæ¯æ—¶æ¯åˆ»éƒ½ä¼šå¯èƒ½å‘ç”Ÿé˜»æŠ—å˜åŒ–ï¼Œå¦‚PCBèµ°çº¿å®½åº¦å˜åŒ–ï¼ŒPCBåšåº¦å˜åŒ–ï¼Œæ¢å±‚ï¼Œç”µé˜»ï¼Œç”µå®¹ï¼Œç”µæ„Ÿï¼Œè¿‡å­”ï¼ŒPCBè½¬è§’ï¼Œæ¥æ’ä»¶ï¼Œå™¨ä»¶ç®¡è„šï¼›è¿™ä¸ªé˜»æŠ—å¯èƒ½æ˜¯ä¼ è¾“çº¿æœ¬èº«çš„ï¼Œä¹Ÿå¯èƒ½æ˜¯ä¸­é€”æˆ–æœ«ç«¯å…¶ä»–å…ƒä»¶çš„ã€‚å¯¹äºä¿¡å·æ¥è¯´ï¼Œå®ƒä¸ä¼šåŒºåˆ†åˆ°åº•æ˜¯ä»€ä¹ˆï¼Œä¿¡å·æ˜¯å¦åå°„ï¼Œåªä¼šæ ¹æ®é˜»æŠ—è€Œå˜åŒ–ã€‚å¦‚æœé˜»æŠ—æ˜¯æ’å®šçš„ï¼Œé‚£ä¹ˆä»–å°±ä¼šæ­£å¸¸å‘å‰ä¼ æ’­ï¼Œåªè¦é˜»æŠ—å‘ç”Ÿäº†å˜åŒ–ï¼Œä¸è®ºæ˜¯ä»€ä¹ˆå¼•èµ·çš„ï¼Œä¿¡å·éƒ½ä¼šå‘ç”Ÿåå°„ã€‚

ä¸ç®¡æ˜¯COMSç”µè·¯è¿˜æ˜¯SSTLç”µè·¯ï¼ŒæŠ‘æˆ–æ˜¯å°„é¢‘ç”µè·¯ï¼Œç”µè·¯è®¾è®¡å·¥ç¨‹å¸ˆå¸Œæœ›æ•´ä¸ªä¼ è¾“é“¾è·¯é˜»æŠ—éƒ½æ˜¯ä¸€è‡´çš„ï¼Œæœ€ç†æƒ³çš„æƒ…å†µå°±æ˜¯æºç«¯ã€ä¼ è¾“çº¿å’Œè´Ÿè½½ç«¯éƒ½ä¸€æ ·ã€‚ä½†æ˜¯å®é™…æ€»æ˜¯äº‹ä¸æ„¿è¿ï¼Œå› ä¸ºå‘é€ç«¯çš„èŠ¯ç‰‡å†…é˜»é€šå¸¸ä¼šæ¯”è¾ƒå°ï¼Œè€Œä¼ è¾“çº¿çš„é˜»æŠ—åˆæ˜¯50Î©ï¼Œè¿™å°±é€ æˆäº†ä¸åŒ¹é…ï¼Œä½¿ä¿¡å·å‘ç”Ÿåå°„ã€‚è¿™ç§æƒ…å†µåœ¨å¹¶è¡Œæ€»çº¿å’Œä½é€Ÿä¿¡å·ç”µè·¯ä¸­å¸¸å¸¸å‡ºç°ï¼Œè€Œé€šå¸¸å¯¹äºé«˜é€ŸSerDesç”µè·¯è€Œè¨€ï¼ŒèŠ¯ç‰‡å†…é˜»ä¸å·®åˆ†ä¼ è¾“çº¿çš„é˜»æŠ—æ˜¯åŒ¹é…çš„ã€‚

ã€€ã€€å¦‚æœç¡®å®å‡ºç°äº†é˜»æŠ—ä¸åŒ¹é…ï¼Œé€šå¸¸çš„åšæ³•æ˜¯åœ¨èŠ¯ç‰‡ä¹‹å¤–é‡‡ç”¨ç”µé˜»ç«¯æ¥åŒ¹é…æ¥å®ç°é˜»æŠ—ä¸€è‡´æ€§ã€‚å¸¸ç”¨çš„ç«¯æ¥æ–¹å¼æœ‰æºç«¯ç«¯æ¥ã€ç»ˆç«¯å¹¶è”ç«¯æ¥ã€æˆ´ç»´å®ç«¯æ¥ã€RC ç«¯æ¥ã€å·®åˆ†ç«¯æ¥ç­‰ã€‚

å¦‚å›¾æ‰€ç¤ºæ˜¯ç‚¹å¯¹ç‚¹çš„æ‹“æ‰‘ç»“æ„ï¼Œç”±é©±åŠ¨ç«¯ã€ä¼ è¾“çº¿å’Œæ¥æ”¶ç«¯ç»„æˆã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013091913589-102330401.png)

 

 åœ¨è¿™ä¸ªç”µè·¯æ‹“æ‰‘ä¸­ï¼Œå…¶æ¥æ”¶ç«¯çš„ä¿¡å·æ³¢å½¢å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013091937541-281576117.png)

 ã€€ä»æ³¢å½¢ä¸Šåˆ†æï¼Œä¿¡å·åœ¨é«˜ç”µå¹³æ—¶ç¨³å®šç”µå‹åœ¨1.8Vï¼Œä½†æ˜¯æœ€å¤§å€¼è¾¾åˆ°äº†2.619Vï¼Œæœ‰819mVçš„è¿‡å†²ï¼›æœ€å°å€¼è¾¾åˆ°äº†-731mVï¼Œä½äº0Vè¾¾åˆ°äº†731mVã€‚è¿™ç§æƒ…å†µåœ¨ç”µè·¯è®¾è®¡ä¸­éœ€è¦å°½é‡é¿å…ï¼Œå› ä¸ºè¿™ä¹ˆå¤§çš„è¿‡å†²å¾ˆå®¹æ˜“æŸæ¯èŠ¯ç‰‡ï¼Œå³ä½¿ä¸æŸæ¯ï¼Œä¹Ÿå­˜åœ¨å¯é æ€§çš„é—®é¢˜ã€‚æ‰€ä»¥ï¼Œåœ¨è®¾è®¡ä¸­éœ€è¦æŠŠè¿‡å†²é™ä½ï¼Œå°½é‡ä¿è¯ç”µå‹å¹…å€¼åœ¨ç”µè·¯å¯æ¥å—çš„èŒƒå›´å†…ï¼Œå¦‚æ­¤æ¡ˆä¾‹å°½é‡ä¿è¯æ»¡è¶³1.8V+/-5%ã€‚è¿™æ—¶å°±éœ€è¦é€šè¿‡ ç«¯æ¥ç”µé˜»æ¥æ”¹å–„ä¿¡å·è´¨é‡ã€‚

2ï¼‰æºç«¯ç«¯æ¥

ã€€ã€€æºç«¯ç«¯æ¥è®¾è®¡ä¹Ÿå«ä¸²è”ç«¯æ¥è®¾è®¡ï¼Œæ˜¯ä¸€ç§å¸¸ç”¨çš„ç«¯æ¥è®¾è®¡ã€‚ç«¯æ¥æ–¹å¼æ˜¯åªåœ¨èŠ¯ç‰‡ç«¯å‡ºæ¥ä¹‹åæ·»åŠ ä¸€é¢—ç«¯æ¥ç”µé˜»ï¼Œå°½é‡é è¿‘è¾“å‡ºç«¯ã€‚åœ¨æ­¤ç”µè·¯ç»“æ„ä¸­ï¼Œå…³é”®çš„æ˜¯åŠ å¤šå¤§é˜»å€¼çš„ç”µé˜»ï¼Œéœ€è¦æ ¹æ®ç”µè·¯çš„å®é™…æƒ…å†µè¿›è¡Œä»¿çœŸæˆ–è®¡ç®—ç¡®è®¤ã€‚è®¡ç®—çš„åŸåˆ™æ˜¯æºç«¯é˜»æŠ—*R*sä¸æ‰€åŠ ç«¯æ¥ç”µé˜»*R*0çš„å€¼ç­‰äºä¼ è¾“çº¿çš„é˜»æŠ—*Z*0ã€‚åœ¨å‰é¢çš„ç‚¹å¯¹ç‚¹æ‹“æ‰‘ç»“æ„ä¸­ï¼ŒåŠ å…¥ç«¯æ¥ç”µé˜»å€¼ä¸º33Î©çš„*R*1ï¼Œå…¶ç”µè·¯æ‹“æ‰‘ç»“æ„å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092033934-808475988.png)

 æ­¤æ—¶åœ¨æ¥æ”¶ç«¯è·å¾—çš„ä¿¡å·æ³¢å½¢å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092052350-1493151063.png)

ã€€ã€€ ä½¿ç”¨æºç«¯ç«¯æ¥åï¼ŒåŸæœ¬çš„å­˜åœ¨çš„è¿‡å†²å·²ç»åŸºæœ¬æ¶ˆé™¤ï¼Œä¿¡å·è´¨é‡å¾—åˆ°æå¤§çš„æ”¹å–„ã€‚åœ¨åŠ å…¥æºç«¯ç«¯æ¥ç”µé˜»ä¹‹åï¼Œä¿¡å·çš„ä¸Šå‡æ²¿å˜ç¼“ï¼Œä¸Šå‡æ—¶é—´å˜é•¿ã€‚

æºç«¯ç«¯æ¥åœ¨ç”µè·¯åŒ¹é…æ—¶ï¼Œå¯ä»¥ä½¿ç”µè·¯åŒ¹é…å¾—éå¸¸å¥½ï¼Œä½†æ˜¯å¹¶ä¸æ˜¯é€‚åˆäºæ¯ä¸€ç§ç”µè·¯è®¾è®¡ã€‚æºç«¯ç«¯æ¥æœ‰è‡ªèº«çš„ä¸€äº›ç‰¹æ€§ï¼Œå¤§è‡´å½’çº³å¦‚ä¸‹ã€‚

ï¼ˆ1ï¼‰æºç«¯ç«¯æ¥éå¸¸ç®€å•ï¼Œåªéœ€è¦ä½¿ç”¨ä¸€é¢—ç”µé˜»å³å¯å®Œæˆç«¯æ¥ã€‚

ï¼ˆ2ï¼‰å½“é©±åŠ¨ç«¯å™¨ä»¶çš„è¾“å‡ºé˜»æŠ—ä¸ä¼ è¾“çº¿ç‰¹æ€§é˜»æŠ—ä¸åŒ¹é…æ—¶ï¼Œä½¿ç”¨æºç«¯ç«¯æ¥åœ¨å¼€å§‹å°±å¯ä»¥ä½¿é˜»æŠ—åŒ¹é…ï¼›å½“ç”µè·¯ä¸å—ç»ˆç«¯é˜»æŠ—å½±å“æ—¶ï¼Œéå¸¸é€‚åˆä½¿ç”¨æºç«¯ç«¯æ¥ï¼›å¦‚æœæ¥æ”¶ç«¯å­˜åœ¨åå°„ç°è±¡ï¼Œå°±ä¸é€‚åˆä½¿ç”¨æºç«¯ç«¯æ¥ã€‚

ï¼ˆ3ï¼‰é€‚ç”¨äºå•ä¸€è´Ÿè½½è®¾è®¡æ—¶çš„ç«¯æ¥ã€‚

ï¼ˆ4ï¼‰å½“ç”µè·¯ä¿¡å·é¢‘ç‡æ¯”è¾ƒé«˜æ—¶ï¼Œæˆ–è€…ä¿¡å·ä¸Šå‡æ—¶é—´æ¯”è¾ƒçŸ­ï¼ˆç‰¹åˆ«æ˜¯é«˜é¢‘æ—¶é’Ÿä¿¡å·ï¼‰æ—¶ï¼Œä¸é€‚åˆä½¿ç”¨æºç«¯ç«¯æ¥ã€‚å› ä¸ºåŠ å…¥ç«¯æ¥ç”µé˜»åï¼Œä¼šä½¿ç”µè·¯çš„ä¸Šå‡æ—¶é—´å˜é•¿ã€‚

ï¼ˆ5ï¼‰åˆé€‚çš„æºç«¯ç«¯æ¥å¯ä»¥å‡å°‘ç”µç£å¹²æ‰°ï¼ˆEMIï¼‰è¾å°„ã€‚

 3ï¼‰å¹¶è”ç«¯æ¥

å¹¶è”ç«¯æ¥å³æŠŠç«¯æ¥ç”µé˜»å¹¶è”åœ¨é“¾è·¯ä¸­ï¼Œä¸€èˆ¬æŠŠç«¯æ¥ç”µé˜»åœ¨é è¿‘ä¿¡å·æ¥æ”¶ç«¯çš„ä½ç½®ï¼Œå¹¶è”ç«¯æ¥åˆ†ä¸ºä¸Šæ‹‰ç”µé˜»å¹¶è”ç«¯æ¥å’Œä¸‹æ‹‰ç”µé˜»å¹¶è”ç«¯æ¥ã€‚ç”µè·¯å›¾å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092304973-1829650566.png)

 ç«¯æ¥ç”µé˜»å€¼R0ä¸ä¼ è¾“çº¿çš„é˜»æŠ—ä¸€è‡´ã€‚ä½¿ç”¨å¹¶è”ç«¯æ¥åï¼Œå…¶æ¥æ”¶ç«¯çš„ä¿¡å·æ³¢å½¢å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092338731-1886995102.png)

 ã€€ä»æ³¢å½¢ä¸Šåˆ†æï¼Œè¿‡å†²åŸºæœ¬è¢«æ¶ˆé™¤ã€‚ä¸Šæ‹‰å¹¶è”ç«¯æ¥çš„æ³¢å½¢ä½ç”µå¹³æœ‰å¾ˆæ˜æ˜¾çš„ä¸Šç§»ï¼Œä¸‹æ‹‰å¹¶è”ç«¯æ¥çš„æ³¢å½¢é«˜ç”µå¹³æœ‰å¾ˆæ˜æ˜¾çš„ä¸‹ç§»ã€‚ä¸ç®¡æ˜¯ä¸Šæ‹‰å¹¶è”ç«¯æ¥è¿˜æ˜¯ä¸‹æ‹‰å¹¶è”ç«¯æ¥ï¼Œä¿¡å·æ³¢å½¢çš„å³°å³°å€¼éƒ½æ¯”ä½¿ç”¨æºç«¯ç«¯æ¥æ—¶è¦å°ä¸€äº›ã€‚

ã€€ã€€å¹¶è”ç«¯æ¥æ”¾åœ¨æ¥æ”¶ç«¯ï¼Œæ‰€ä»¥èƒ½å¾ˆå¥½åœ°æ¶ˆé™¤åå°„ï¼Œä½¿ç”¨çš„å…ƒä»¶ä¹Ÿåªæœ‰ç”µé˜»ã€‚

ä»ç”µè·¯ç»“æ„å°±å¯ä»¥çœ‹å‡ºï¼Œå³ä½¿ç”µè·¯ä¿æŒåœ¨é™æ€æƒ…å†µï¼Œå¹¶è”ç«¯æ¥ä¾ç„¶ä¼šæ¶ˆè€—ç”µæµï¼Œæ‰€ä»¥é©±åŠ¨çš„ç”µæµéœ€æ±‚æ¯”è¾ƒå¤§ï¼Œå¾ˆå¤šæ—¶å€™é©±åŠ¨ç«¯æ— æ³•æ»¡è¶³å¹¶è”ç«¯æ¥çš„è®¾è®¡ï¼Œåœ¨ç‰¹åˆ«æ˜¯å¤šè´Ÿè½½æ—¶ï¼Œé©±åŠ¨ç«¯æ›´åŠ éš¾ä»¥æ»¡è¶³å¹¶è”ç«¯æ¥éœ€è¦æ¶ˆè€—çš„ç”µæµã€‚æ‰€ä»¥ï¼Œä¸€èˆ¬å¹¶è”ç«¯æ¥ä¸ç”¨äºTTLå’ŒCOMSç”µè·¯ã€‚åŒæ—¶ï¼Œç”±äºå¹…å€¼è¢«é™ä½ï¼Œæ‰€ä»¥å™ªå£°å®¹é™ä¹Ÿè¢«é™ä½äº†ã€‚

4ï¼‰æˆ´ç»´å®ç«¯æ¥

æˆ´ç»´å®ç«¯æ¥å°±æ˜¯ä½¿ç”¨ä¸¤é¢—ç”µé˜»ç»„æˆåˆ†å‹ç”µè·¯ï¼Œå³ç”¨ä¸Šæ‹‰ç”µé˜»R1å’Œä¸‹æ‹‰ç”µé˜»R2æ„æˆç«¯æ¥ï¼Œé€šè¿‡R1å’ŒR2å¸æ”¶åå°„èƒ½é‡ã€‚æˆ´ç»´å®ç«¯æ¥çš„ç­‰æ•ˆç”µé˜»å¿…é¡»ç­‰äºèµ°çº¿çš„ç‰¹æ€§é˜»æŠ—ã€‚ç”µè·¯æ‹“æ‰‘ç»“æ„å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092612285-947703586.png)

 ä½¿ç”¨æˆ´ç»´å®ç«¯æ¥åï¼Œå…¶æ¥æ”¶ç«¯çš„ä¿¡å·æ³¢å½¢å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092642256-1291279132.png)

ä»ä¸Šè¿°ä¿¡å·æ³¢å½¢åˆ†æï¼Œæˆ´ç»´å®ç«¯æ¥åŒ¹é…çš„æ•ˆæœä¹Ÿéå¸¸å¥½ï¼Œä¹ŸåŸºæœ¬èƒ½æ¶ˆé™¤è¿‡å†²çš„å½±å“ã€‚

æˆ´ç»´å®ç«¯æ¥æ–¹å¼ï¼Œç”±äºä¸€ç›´å­˜åœ¨ç›´æµåŠŸè€—ï¼Œæ‰€ä»¥å¯¹ç”µæºçš„åŠŸè€—è¦æ±‚æ¯”è¾ƒå¤šï¼Œä¹Ÿä¼šé™ä½æºç«¯çš„é©±åŠ¨èƒ½åŠ›ã€‚ä»ä¿¡å·æ¥æ”¶ç«¯çš„æ³¢å½¢å¯ä»¥çœ‹å‡ºï¼Œæˆ´ç»´å®ç«¯æ¥çš„å¹…åº¦é™ä½äº†ï¼Œæ‰€ä»¥å™ªå£°å®¹é™ä¹Ÿè¢«é™ä½ã€‚åŒæ—¶ï¼Œæˆ´ç»´å®ç«¯æ¥éœ€è¦ä½¿ç”¨ä¸¤é¢—åˆ†å‹ç”µé˜»ï¼Œç”µé˜»çš„é€‰å‹ä¹Ÿç›¸å¯¹æ¯”è¾ƒéº»çƒ¦ï¼Œä½¿å¾ˆå¤šç”µè·¯è®¾è®¡å·¥ç¨‹å¸ˆåœ¨ä½¿ç”¨è¿™ç±»ç«¯æ¥æ—¶æ€»æ˜¯éå¸¸è°¨æ…ã€‚

DDR2å’ŒDDR3çš„æ•°æ®å’Œæ•°æ®é€‰é€šä¿¡å·ç½‘ç»œçš„ODTç«¯æ¥ç”µè·¯å°±é‡‡ç”¨äº†æˆ´ç»´å®ç«¯æ¥ã€‚

5ï¼‰RCç«¯æ¥

RCç«¯æ¥åœ¨å¹¶è”ä¸‹æ‹‰ç«¯æ¥çš„ç”µé˜»ä¸‹é¢å¢åŠ ä¸€é¢—ç”µå®¹ï¼Œå¹¶ä¸‹æ‹‰åˆ°åœ°ï¼Œæ‰€ä»¥RCç«¯æ¥æ˜¯ç”±ä¸€é¢—ç”µé˜»å’Œä¸€é¢—ç”µå®¹ç»„æˆçš„ç«¯æ¥ã€‚RCç«¯æ¥ä¹Ÿå¯ä»¥çœ‹ä½œæ˜¯ä¸€ç§å¹¶è”ç«¯æ¥ã€‚ç”µé˜»å€¼çš„å¤§å°ç­‰äºä¼ è¾“çº¿çš„é˜»æŠ—ï¼Œç”µå®¹å€¼é€šå¸¸å–å€¼æ¯”è¾ƒå°ã€‚RCç«¯æ¥ç”µè·¯çš„æ‹“æ‰‘å¦‚å›¾æ‰€ç¤ºã€‚

![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092830430-1581043600.png)

 ä½¿ç”¨RCç«¯æ¥åï¼Œå…¶æ¥æ”¶ç«¯çš„ä¿¡å·æ³¢å½¢å¦‚å›¾æ‰€ç¤ºã€‚

 ![img](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/1417484-20221013092848554-1832347954.png)ã€€ã€€ã€€ã€€ä»æ¥æ”¶ç«¯çš„æ³¢å½¢åˆ†æï¼ŒRCç«¯æ¥ä¹Ÿä½¿è¿‡å†²åŸºæœ¬è¢«æ¶ˆé™¤äº†ã€‚RCç«¯æ¥èƒ½éå¸¸å¥½çš„æ¶ˆé™¤æºç«¯å¸¦æ¥çš„åå°„å½±å“ï¼Œä½†æ˜¯RCç”µè·¯ä¹Ÿæœ‰å¯èƒ½å¯¼è‡´æ–°çš„åå°„ã€‚ç”±äºRCç«¯æ¥ç”µè·¯ä¸­æœ‰ç”µå®¹å­˜åœ¨ï¼Œæ‰€ä»¥ç”µè·¯é™æ€æ—¶çš„ç›´æµåŠŸè€—éå¸¸å°ã€‚

ä¿¡å·æ³¢å½¢çš„ä½ç”µå¹³ç”µå‹æå‡äº†å¾ˆå¤šï¼Œæ‰€ä»¥RCç«¯æ¥åç”µè·¯çš„å™ªå£°å®¹é™è¢«é™ä½ã€‚RCç«¯æ¥åï¼Œç”±äºå¼•å…¥äº†RCå»¶æ—¶ç”µè·¯ï¼Œæ‰€ä»¥ä¿¡å·æ³¢å½¢è¾¹æ²¿ä¹Ÿæ˜æ˜¾çš„å˜ç¼“æ…¢ï¼Œå…¶å˜åŒ–ç¨‹åº¦ä¸RCç«¯æ¥çš„ç”µé˜»å€¼å’Œç”µå®¹å€¼æœ‰ç›´æ¥å…³ç³»ã€‚æ‰€ä»¥ï¼ŒRCç«¯æ¥å¹¶ä¸é€‚åˆéå¸¸é«˜é€Ÿçš„ä¿¡å·åŠæ—¶é’Ÿç”µè·¯çš„ç«¯æ¥ã€‚åŒæ—¶ï¼ŒRCç«¯æ¥æ–¹å¼éœ€è¦ä½¿ç”¨ç”µé˜»å’Œç”µå®¹ä¸¤é¢—å™¨ä»¶ã€‚

#### æ‰€ä»¥ï¼Œä½é€Ÿä¼ è¾“ && æçŸ­èµ°çº¿ï¼Œä¸€èˆ¬ä¸éœ€è¦termination

#### terminationä¼´éšçš„é¢å¤–DCç”µæµä¼šå¸¦æ¥ç›¸å½“å¯è§‚çš„åŠŸè€—å¼€é”€

#### terminated linké€‚åˆç”¨DBI-ACï¼›unterminated linké€‚åˆç”¨DBI-DC

`è¡¨ç°`

DBI-DCä¼šé™ä½18%çš„terminated linkåŠŸè€—ï¼Œä½†å‡é«˜4%çš„unterminated-linkåŠŸè€—ï¼›DBI-ACä¼šé™ä½12.5%çš„unterminated-linkåŠŸè€—ï¼Œä½†å‡é«˜4%çš„terminated-linkåŠŸè€—

`åŸå› `

##### **1. DBI-DC (Direct Current)**

DBI-DC focuses on balancing the number of **high (1) and low (0) bits** on the data bus to reduce DC power consumption, particularly in systems with **terminated links**.

##### **Power Impact of DBI-DC**:

- ##### **Terminated Links**: Reduces power by **18%**.

  - In terminated links, DC power is consumed due to current flow through termination resistors. By balancing the number of 1s and 0s, DBI-DC reduces the average current draw, leading to significant power savings.

- ##### **Unterminated Links**: Increases power by **4%**.

  - In unterminated links, there are no termination resistors, so DC power consumption is not a major factor. However, DBI-DC skews the data toward a particular binary level (e.g., more 1s or more 0s), which increases the **probability of transitions**. This results in slightly higher dynamic power consumption.

##### **Why DBI-DC Increases Power in Unterminated Links**:

- DBI-DC skews the data to reduce the imbalance between 1s and 0s, but this skewing can increase the likelihood of transitions between consecutive data words.
- In unterminated links, dynamic power (due to transitions) becomes more significant, leading to a small increase in power consumption.

------

##### **2. DBI-AC (Alternate Current)**

DBI-AC focuses on minimizing the number of **bit transitions** (0 â†’ 1 or 1 â†’ 0) on the data bus to reduce dynamic power consumption.

##### **Power Impact of DBI-AC**:

- ##### **Terminated Links**: Increases power by **4%**.

  - In terminated links, the primary power consumption is due to DC current through termination resistors. DBI-AC reduces transitions, but this has a smaller impact on DC power. The overhead of the DBI-AC algorithm (e.g., inversion logic) can slightly increase power consumption.

- ##### **Unterminated Links**: Reduces power by **12.5%**.

  - In unterminated links, dynamic power (due to transitions) is the dominant factor. By minimizing transitions, DBI-AC significantly reduces dynamic power consumption.

##### **Why DBI-AC Increases Power in Terminated Links**:

- Terminated links are dominated by DC power consumption, and reducing transitions has a limited impact on overall power. The additional logic required for DBI-AC (e.g., inversion and DBI bit handling) can slightly increase power.

------

##### **Key Takeaways**:

1. ##### **DBI-DC**:

   - Best for **terminated links** (reduces DC power by 18%).
   - Less suitable for **unterminated links** (increases power by 4% due to higher transition probability).

2. ##### **DBI-AC**:

   - Best for **unterminated links** (reduces dynamic power by 12.5%).
   - Less suitable for **terminated links** (increases power by 4% due to overhead).

3. ##### **Trade-offs**:

   - The choice between DBI-DC and DBI-AC depends on the type of link (terminated or unterminated) and the dominant power consumption mechanism (DC or dynamic power).
   - In systems with both terminated and unterminated links, a combination of DBI-DC and DBI-AC may be used to optimize overall power efficiency.

------

##### **Practical Implications**:

- ##### **Terminated Links** (e.g., DDR memory):

  - Use **DBI-DC** to reduce DC power consumption.
  - Avoid DBI-AC unless dynamic power is a significant concern.

- ##### **Unterminated Links** (e.g., low-frequency systems):

  - Use **DBI-AC** to reduce dynamic power consumption.
  - Avoid DBI-DC as it may increase power due to higher transition probability.

- ##### **Hybrid Systems**:

  - Implement both DBI-DC and DBI-AC, selecting the appropriate algorithm based on the link type and power consumption profile.

#### DBIæŠ€æœ¯å¯¹layoutçš„å‹åŠ›å¾ˆå¤§ï¼Œå®é™…æ”¶ä¸åˆ°è¿™ä¹ˆå¥½çš„power reductionæ•ˆæœã€‚å¯ä»¥é€šè¿‡åˆ†subsetçš„æ–¹å¼å‡å°‘è¿™éƒ¨åˆ†å½±å“

![image-20250114222203744](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250114222203744.png)

å¦‚å›¾ï¼Œä»chipå¤šä¸ªä½ç½®æ¥çš„data, éœ€è¦é›†ä¸­è¿çº¿åˆ°ä¸€ä¸ªä½ç½®è¿›è¡ŒDBI Encodingï¼Œè€Œåå†åˆ†å‘åˆ°ä½ç½®å„å¼‚çš„å››å‘¨çš„padã€‚å¸ƒçº¿æä¸å‹å¥½ï¼Œä¼šå¢åŠ å¸ƒçº¿é•¿åº¦ï¼Œä¹Ÿä¼šå¢åŠ powerï¼Œä¸”å¸¦å®½è¶Šå¤§ï¼Œå¢åŠ powerçš„ç°è±¡æ›´ä¸¥é‡ï¼Œå¯èƒ½æŠµå¿æ‰DBIå¸¦æ¥çš„power reductionã€‚

![image-20250114223102810](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250114223102810.png)

`è§£å†³åŠæ³•`ï¼šæŠŠèŠ¯ç‰‡æ¥çš„æ•°æ®åˆ†æˆå¤šä¸ªsubsetï¼Œæ¯ä¸ªsubsetå•ç‹¬è¿›è¡ŒDBI Encodingï¼Œç”Ÿæˆå„è‡ªçš„DBI bitã€‚

è¿™æ ·çš„å¥½å¤„æ˜¯å‡å°‘äº†å¸ƒçº¿é•¿åº¦ï¼Œåå¤„æ˜¯å¤šä¸ªDBI Encodingå¸¦æ¥äº†é¢å¤–çš„åŠŸè€—å¼€é”€ï¼Œä¸”DBI bit PADæ•°é‡å¢åŠ ï¼ˆ=subsetæ•°ï¼‰ã€‚å®éªŒè¡¨æ˜ï¼Œåœ¨å¸¦å®½=32bitæ—¶ï¼Œåˆ†æˆ4ä¸ªsubset(æ¯ä¸ªsubset 8ä¸ªbit)å‡å°‘poweræœ€å¤šã€‚

![image-20250114223118046](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250114223118046.png)

#### DBI-ACæŠ€æœ¯å¯¹burstä¼ è¾“ä¸å‹å¥½

DBI-ACéœ€è¦ä¿å­˜ä¸Šä¸€ç¬”ä¼ è¾“çš„æ•°æ®ã€‚å¯¹äºburstæ¥è¯´ï¼Œ

ä¸€æ–¹é¢ï¼Œä¸¤æ¬¡burstä¹‹é—´ä¸€èˆ¬ä¸æ˜¯è¿ç»­çš„ï¼Œä¸­é—´å¯èƒ½é—´éš”å¾ˆé•¿æ—¶é—´ã€‚åœ¨å¸ƒçº¿èµ„æºå¾ˆç´§å¼ çš„IO regionï¼Œæ”¾å¯„å­˜å™¨å­˜ä¸Šä¸€ç¬”ä¼ è¾“çš„æ•°æ®ï¼Œå¯¹é¢ç§¯æä¸å‹å¥½ã€‚

å¦ä¸€æ–¹é¢ï¼Œéœ€è¦åŠ å…¥è¯†åˆ«burstæœ€åä¸€ç¬”ä¼ è¾“çš„é€»è¾‘ï¼Œå¢åŠ powerã€‚

å¦‚æœä¸åŠ å…¥è¿™éƒ¨åˆ†é€»è¾‘ï¼Œå¯ä»¥å¯¹å¯„å­˜å™¨è¿›è¡Œå‘¨æœŸæ€§updateï¼Œä½†è¿™æ ·å¯¹powerçš„å¢åŠ æ›´å¤šã€‚

#### è®ºæ–‡proposedçš„DBI-AC/DCç¼–ç æŠ€æœ¯

é’ˆå¯¹ä¸Šè¿°bursté—®é¢˜ï¼Œå¯¹DBI-ACå’ŒDBI-DCæŠ€æœ¯è¿›è¡Œäº†ä¸­å’Œã€‚unterminated linkçš„burstç¬¬ä¸€ä¸ªæ•°é‡‡ç”¨DBI-DCï¼ˆä»¥é¿å…ä¸Šä¸€ç¬”ä¼ è¾“æ•°æ®çš„é•¿æ—¶é—´å­˜å‚¨ï¼‰ï¼Œburståé¢çš„æ•°é‡‡ç”¨DBI-ACã€‚ç”¨è®¡æ•°å™¨å’Œé€‰æ‹©å™¨é€»è¾‘æ¥é€‰æ‹©ä½¿ç”¨å“ªç§æŠ€æœ¯ã€‚

![image-20250114231123137](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250114231123137.png)

muxçš„"0"é€šè·¯å³DBI-ACï¼Œâ€œ1â€é€šè·¯å³DBI-DCï¼ŒMajority Detectå³ç»Ÿè®¡1/0çš„ä¸ªæ•° æˆ– æ¯”è¾ƒå’Œå‰ä¸€ç¬”å·®å¼‚ çš„æ¨¡å—ï¼ŒInvert/NoInvertå†³å®šæ˜¯å¦ç¿»è½¬ä¿¡å·ã€‚

ä¿¡å·æµå¦‚ä¸‹ï¼š

![image-20250114231324186](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250114231324186.png)

æ€»çº¿å®½åº¦ä¸º4ï¼Œç«–ç€çœ‹ã€‚æ›²çº¿è¡¨ç¤ºåˆ†å‰²3æ¬¡burstã€‚

#### æ€»è€Œè¨€ä¹‹ï¼ŒDBI EncodingæŠ€æœ¯å°±æ˜¯ä¸ºäº†å‡å°‘powerï¼Œæé«˜ä¿¡å·å®Œæ•´æ€§ï¼Œä½†åˆä¸æƒ³ç”¨å·®åˆ†ä¼ è¾“ï¼ˆå› ä¸ºçº¿å¤šï¼ŒPowerä¹Ÿå¤§ï¼‰æå‡ºçš„ä¸€ä¸ªæŠ€æœ¯ã€‚

 the appropriate use of DBI (with its limited number of additional pins) may help postpone the universal adoption of differential signaling a little while longer.



# CICCâ€˜23: Open-Source AXI4 Adapters for Chiplet Architectures (by Intel)

`æ‘˜è¦`ï¼šä»‹ç»äº†ä¸€ç§å¼€æºçš„AXI4 Adapters on AIB D2D interfaces

https://github.com/chipsalliance/aib-phy-hardware

`æŒ‘æˆ˜`ï¼š

1. AIBå¹¶è¡Œçº¿å¸¦æ¥çš„data skewï¼ˆç”±clock insertion delayå¯¼è‡´ï¼Œæˆ–ç”±fabric wire trace differenceså¯¼è‡´ï¼Œæˆ–ç”±physical variationå¯¼è‡´ï¼‰
2. multi-cycle latencyï¼ˆæœ¬è¯¥åœ¨åŒä¸€å‘¨æœŸåˆ°è¾¾çš„æ•°æ®åœ¨ä¸åŒæ—¶é’Ÿå‘¨æœŸåˆ°è¾¾ï¼‰
3. pipeline bubbles or stalls
4.  how to support for mesochronous (å¹³å‡åŒæ­¥çš„) clocking architectures ï¼ˆæŒ‡æ—¶é’Ÿä»¬åŒæºã€é¢‘ç‡ç›¸åŒä½†ç›¸ä½ä¸åŒï¼‰

`äº®ç‚¹`ï¼š

#### è§£å†³data skewé—®é¢˜ï¼šæŠŠæ¯ä¸ªChannelçš„ä¸€æ¡ä¿¡å·çº¿æ‹¿å‡ºæ¥ä¼´è¡Œä¼ è¾“1ä¸ªstrobe bitï¼Œç”¨ä»¥å¯¹é½å„ä¸ªchannelã€‚

![image-20250115210847667](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250115210847667.png)

è¿™ä¸ªstrobe bitæ˜¯å‘¨æœŸæ€§æ‹‰é«˜ä¸€ä¸ªå‘¨æœŸï¼Œä¸”å‘é€ç«¯æ¯æ¬¡æ‹‰é«˜ä¸€å®šæ˜¯åŒæ—¶æ‹‰é«˜ã€‚æ¥æ”¶ç«¯åœ¨æ‰€æœ‰é€šé“æ¥æ”¶åˆ°è¿™ä¸ªstrobe bitæ‹‰é«˜ä¹‹åï¼Œå°±å¯ä»¥å€Ÿæ­¤å¯¹é½ä¸åŒchannelçš„æ—¶é’Ÿå‘¨æœŸï¼Œå¹¶åœ¨æ¥ä¸‹æ¥çš„ä¸€æ®µæ—¶é—´å¯ä»¥æŠŠè¿™ä¸ªstrobe bitå ç”¨çš„è¿™æ ¹ä¿¡å·çº¿ç”¨æ¥ä¼ è¾“AXI4é€šé“çš„æœ‰æ•ˆæ•°æ®ã€‚

ç”±äºä¸åŒé€šé“çš„strobe bitç”±äºdata skewå¾ˆå¯èƒ½ä¸åœ¨åŒä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåˆ°è¾¾ï¼Œå› æ­¤æ¥æ”¶ç«¯åœ¨æ²¡æœ‰æ”¶åˆ°strobe bitä¹‹å‰å¿…é¡»å¯¹æ‰€æœ‰é€šé“çš„æ•°æ®è¿›è¡Œbufferingã€‚

ç¬¬ä¸€ç¬”ä¼ è¾“ä¸€å®šä¼´è¡Œstrobe bitã€‚

#### é™ä½clock-to-data skewï¼šå¾ˆå®½çš„å¹¶è¡Œä¼ è¾“çº¿åˆ†æˆå¾ˆå¤šä¸ªchannelï¼Œæ¯ä¸ªchannelæœ‰è‡ªå·±çš„forwarded clockï¼Œè€Œä¸æ˜¯æŠŠæ‰€æœ‰çš„å¹¶è¡Œä¼ è¾“çº¿ç”¨single clockæ¥ä¼´è¡Œã€‚

AIB2.0ï¼šæ¯20æˆ–40æ¯”ç‰¹ä¼´è¡Œä¸€ä¸ªclock

DRAM DIMMï¼šæ¯8æ¯”ç‰¹ä¼´è¡Œä¸€ä¸ªclock

#### é¿å…PHYèµ°çº¿å¯èƒ½éœ€è¦çš„multi-cycle latencyå¯¼è‡´æ¥æ”¶æ–¹FIFOçˆ†æ‰ï¼šå¼•å…¥Credit Flow Control

åŒæ°å“¥D2D IP,ä¸å†èµ˜è¿°

#### ä¸€ç«¯ä¸ºFPGAã€å¦ä¸€ç«¯ä¸ºASICï¼Œå¦‚ä½•ä¿è¯æœ€ä½çš„latency? ä½¿ç”¨asymmetric gear boxingæ–¹æ³•ï¼Œå³ASIC Txç”¨æé«˜é’Ÿé¢‘ï¼ˆsmaller gearï¼‰ä¿è¯FPGAç«¯é¥±å’Œï¼ŒFPGAç«¯ç”¨è‡ªèº«æ”¯æŒçš„æœ€é«˜é’Ÿé¢‘(higher gear)

# A 6.4-Gbps 0.41-pJ/b fully-digital die-to-die interconnect PHY for silicon interposer based 2.5D integration

`ä½œè€…`ï¼šèŒ‚è€å¸ˆ



# A Chisel Generator for Standardized 3-D Die-to-Die Interconnects

`ä½œè€…`ï¼šBerkerley Chipyard Team

`æŒ‘æˆ˜`ï¼š

1. 3D D2D Interconnectæ‰€é¢ä¸´çš„PPACï¼ˆpower, performance, area, cost, and time-to-marketï¼‰è¦æ±‚è¾ƒ2Då’Œ2.5Dæ›´ä¸ºä¸¥è‹›
2. 3D D2D Interconnectçš„PHYå¿…é¡»å…·æœ‰incur minimal overheadã€‚
3. æœ¬æ–‡æ‰€addressçš„æŒ‘æˆ˜ä¸»è¦æ˜¯clustered TSV defectsçš„repairã€‚

`æ‘˜è¦`ï¼š

1. æœ¬è®¾è®¡å…¨é¢aligned with UCIe-3D
2. æœ¬è®¾è®¡å…¨é¢ç”¨Chiselè®¾è®¡ ï¼ˆç”±äº3D D2Dçš„logicéå¸¸simpleï¼ŒChisel's verification issuesä¸ä¼šé€ æˆä¸¥é‡å½±å“ï¼‰

`æ¦‚å¿µ`ï¼š

#### TSV defectsçš„çº é”™æ–¹æ³•

##### Signal Shifting 

(ç±»ä¼¼æ°å“¥çš„æ–¹æ³•ï¼Œç”¨ä¸€ç³»åˆ—muxæ¥åœ¨æ£€æµ‹åˆ°defectsårerouting)ï¼ˆç¼ºç‚¹ï¼šåªèƒ½repair isolated defectï¼Œä¸èƒ½ä¿®å¤clustered defectsï¼‰

##### Coding-Based Redundancy

å¯ä»¥ä¿®å¤å°é¢—ç²’å¯¼è‡´çš„clustered defectsã€‚

å³ï¼ŒæŠŠä¿¡å·åˆ†æˆå¾ˆå¤šç»„ï¼Œæ¯ä¸€ç»„ç”¨å°‘æ•°å‡ æ¡ä¿¡å·çº¿æ¥åšç¼–ç ä½ï¼ˆç±»ä¼¼æ±‰æ˜çº é”™ç çš„åœ°ä½ï¼‰ã€‚åŒä¸€ç»„å†…çš„æ‰€æœ‰ä¿¡å·çº¿å‡åŒ€åˆ†æ•£åœ¨æ•´ä¸ªbump arrayä¸Šï¼Œä½¿å¾—å½“clustered defectså‘ç”Ÿæ—¶ï¼Œä¸ä¼šå½±å“åˆ°åŒä¸€ç»„å†…çš„å¤šæ¡ä¿¡å·çº¿ã€‚ç”±äºæœ‰ç¼–ç ä½çš„å­˜åœ¨ï¼ŒRxå¯ä»¥æ¢å¤å‡ºå› defectsè€Œé”™è¯¯çš„ä½ã€‚

æ­¤æ–¹æ³•çš„å¥½å¤„æ˜¯å¯¹clustered defectså¾ˆå‹å¥½ã€‚

æ­¤æ–¹æ³•çš„ç¼ºç‚¹æ˜¯ä¿¡å·çº¿çš„overheadç›¸å¯¹è¾ƒé«˜ã€‚éœ€è¦é¢å¤–nÃ—log2(c)ä¸ªæ¯”ç‰¹ï¼Œå…¶ä¸­næ˜¯æ¯ä¸ªclusterä¸­æœ‰æ•ˆä¿¡å·çº¿çš„æ•°é‡ï¼Œcæ˜¯æ¯ä¸ªmoduleä¸­clusterçš„æ•°é‡ï¼ˆå³æ¯ä¸ªgroupä¸­ä¿¡å·çº¿çš„æ•°é‡ï¼‰ï¼ˆå®éªŒè¡¨æ˜c=4-9æœ€ä¼˜ï¼‰

![image-20250116201416564](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250116201416564.png)

##### TDMAï¼ˆtime-division multiplexing accessï¼‰

share a single communication channel among multiple signals, especially when spare TSVs are not available.

ä¸æ˜¯repairæœºåˆ¶ï¼Œä½†å¯ä»¥ç”¨æ¥åšrepairï¼Œå³ï¼šæŠŠåæ‰çš„ä¿¡å·çº¿åˆ†æ—¶mapåˆ°å¥½çš„ä¿¡å·çº¿ä¸Šã€‚

ä¼˜ç‚¹ï¼šå½“æ—¶åºåŒæ­¥åšå¾—å¾ˆå¥½æ—¶ï¼Œå¯ä»¥é¿å…å‡ºç°TSVçš„æµªè´¹

ç¼ºç‚¹ï¼šå¯¹æ—¶åºè¦æ±‚å¾ˆé«˜ï¼ˆéœ€è¦ç²¾ç¡®æ—¶é—´æˆ³ï¼‰

# Heterogeneous Die-to-Die Interfaces: Enabling More Flexible Chiplet Interconnection Systems ï¼ˆMICROâ€˜23ï¼‰

`ä½œè€…`ï¼šå†¯å¯…æ½‡ from Tsinghua ï¼ˆKaisheng Maç»„ï¼‰

`Challenge`ï¼š

1. ç°æœ‰D2D interfaceä¸å¤Ÿflexible
   1. interfaceæœ‰ç‰¹å®šçš„workload/scales/scenariosï¼Œè¿™å¯¼è‡´uniform D2D interfaceä¸èƒ½åœ¨ç³»ç»Ÿä¹‹é—´è¿ç§»
   2. åŒä¸€ä¸ªå¤§è§„æ¨¡ç³»ç»Ÿå†…ï¼Œuniform D2D interfaceä¸èƒ½cope withçµæ´»çš„workload

`Contribution`:

1. æå‡ºä¸€ä¸ªæ¦‚å¿µï¼šå¼‚æ„D2D Interface.ï¼ˆåŒæ—¶å…·æœ‰å¹¶è¡Œæ¥å£å’Œä¸²è¡Œæ¥å£ï¼‰
2. æå‡ºä¸Šè¿°æ¦‚å¿µçš„ä¸¤ç§å®ç°ï¼šå¼‚æ„PHYå’Œå¼‚æ„Channelã€‚

#### å¹¶è¡Œæ¥å£latencyæ›´ä½ï¼Œpoweræ›´ä½ï¼Œä½†æ˜¯short-reachï¼Œport countå¾ˆå¤§ï¼ˆè´¹é’±ï¼‰ï¼Œé€‚åˆon-chipçš„å°æ•°æ®é‡é€šä¿¡ï¼ˆå¦‚æ¡æ‰‹ã€åŒæ­¥ã€ä¸€è‡´æ€§åè®®ï¼‰ï¼Œé€‚åˆflatçš„chipletæ’å¸ƒã€‚

#### ä¸²è¡Œæ¥å£latencyæ›´é«˜ï¼Œpoweræ›´é«˜ï¼Œä½†æ˜¯long-reachï¼Œååç‡æ›´é«˜ï¼Œé€‚åˆå¤§æ•°æ®é‡é€šä¿¡ï¼ˆå¦‚all-reduceï¼‰ï¼Œé€‚åˆhigh-radixçš„chipletæ’å¸ƒ

![image-20250116205708967](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250116205708967.png)

![image-20250116211753813](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250116211753813.png)

![image-20250116211923458](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250116211923458.png)

#### SerDesï¼ˆSerializer / Deserializerï¼‰

æ˜¯ä¸²è¡Œæ¥å£PHYçš„å¸¸è§å®ç°å½¢å¼ã€‚é‡‡ç”¨å¤šç§æŠ—å¹²æ‰°ï¼ˆanti-interferenceï¼‰æŠ€æœ¯ä»¥æé«˜æ•°æ®ä¼ è¾“é¢‘ç‡å’Œä¼ è¾“è·ç¦»ï¼ˆæŠ€æœ¯ï¼šdouble-terminated differential lines && CDR (clock & data recovery) && FEC (forward error correction)ï¼‰

#### Concise Ideas for designing deadlock-free interconnection networks (Lemma 1)

*Lemma 1. A connected routing function R for an interconnection network I is deadlock-free if there exists a channel subset ğ¶0 âŠ† ğ¶ such that the routing subfunction ğ‘…0 (ğ‘¥, ğ‘¦) = ğ‘…(ğ‘¥, ğ‘¦) âˆ© ğ¶0 âˆ€ğ‘¥, ğ‘¦ âˆˆ ğ‘ is connected and deadlock-free.*

- A routing function *R* defines how packets are routed from a source node x*x* to a destination node y*y* in the network. For any pair of nodes (*x*,*y*), R*(*x*,*y*) specifies the set of channels that can be used to route packets from x to *y*.
- *R*0 is a restricted version of the original routing function R*R*. It only allows routing through the channels in C0*C*0. Specifically, for any pair of nodes(*x*,*y*), R*0(*x*,*y*)=*R*(*x*,*y*)âˆ©*C*0, meaning that R*0 only uses the channels in C*0 to route packets from *x* to y*.
- **Connected**: The subfunction R*0 must ensure that there is a valid path from any source node *x* to any destination node *y* using only the channels in C*0. In other words, the subnetwork formed by C*0 must be fully connected.
- If such a subset C*0 exists, and the corresponding subfunction R*0 is both connected and deadlock-free, then the original routing function R* is also deadlock-free. This is because R*0 provides a "safe" subset of channels that can always be used to avoid deadlocks, even if the full routing function *R* allows more flexibility in channel usage.

#### æ´»é”ï¼ˆLivelockï¼‰

Unlike deadlock, livelocked packets continue to move in the network but never reach the destinations. (ä¸€ç›´è½¬åœˆï¼Œæ— æ³•åˆ°è¾¾ç›®æ ‡ç»ˆç‚¹)

##### é€‰æ‹©non-minimal path (éæœ€çŸ­path)æ¥routeå¯èƒ½ä¼šå¯¼è‡´æ´»é”

å¦‚æœæ²¡æœ‰åœ¨routeç®—æ³•ä¸­è®¾å®šprogress guaranteeï¼ˆå³ä¿è¯ä¸€æ®µæ—¶é—´å†…ç¦»routeç»ˆç‚¹çš„è·ç¦»å˜å¾—æ›´è¿‘ï¼‰ï¼Œæˆ–è€…æ²¡æœ‰è®¾å®šTimeoutæœºåˆ¶(å³è®¾å®šçš„ä¸€æ®µæ—¶é—´å†…å¦‚æœæ²¡æœ‰åˆ°è¾¾ç»ˆç‚¹å°±è‡ªåŠ¨æŒ‰minimal pathæ¥route)ï¼Œç®—æ³•å°±å¯èƒ½ä¸€ç›´åœ¨è½¬åœˆï¼Œä¸€ç›´routeä¸åˆ°ç»ˆç‚¹ï¼Œè¿™å°±æ˜¯livelockã€‚

##### ä»€ä¹ˆæƒ…å†µä¸‹éœ€è¦å¼•å…¥non-minimal path

1. å‡è¡¡è´Ÿè½½ï¼ˆå¦‚æœæ¯ä¸ªpacketéƒ½æƒ³èµ°æœ€çŸ­çš„è·¯ï¼Œè¿™æ¡è·¯å°±å¯èƒ½ä¼šè¢«å µæ­»ï¼‰
2. Fault tolerance (å¦‚æœæœ‰ä¸ªèŠ‚ç‚¹æˆ–è€…é“¾è·¯å¯„äº†ï¼Œç»•è¿œè·¯å¯ä»¥è‡³å°‘ä¿æŒåŠŸèƒ½æ­£ç¡®)
3. é¿å…æ­»é”ï¼ˆå¦‚æœæ¯ä¸ªpacketéƒ½èµ°æœ€çŸ­çš„è·¯ï¼Œå¯èƒ½é€ æˆæ­»é”ç¯ï¼Œè¿™æ—¶å€™é€‚å½“æ”¾ä¸€äº›non-minimal pathå¯ä»¥æ‰“ç ´æ­»é”ç¯ï¼‰
4. ï¼ˆæœ¬æ–‡åœºæ™¯ï¼‰ä¸ºäº†æ‰§è¡Œå¤§æ•°æ®é‡ä¼ è¾“ï¼Œpacketå¯ä»¥ç»•è¿œè·¯å»æ‰¾æœ‰ç©ºé—²serial linkçš„èŠ‚ç‚¹

#### å¼‚æ„PHYçš„åº”ç”¨åœºæ™¯

##### å¯ä»¥Exclusive

ï¼ˆåœ¨low-power systemé‡Œé¢ç”¨parallel interfacesï¼Œåœ¨cheaper substrate-based systemé‡Œé¢ç”¨serial interfacesï¼‰ï¼Œ

##### ä¹Ÿå¯ä»¥Collaborative

ï¼ˆåŒæ—¶ç”¨parellel PHYå’Œserial PHYï¼Œç»„æˆå¦‚ä¸‹æ‹“æ‰‘Aã€‚ç›¸æ¯”2D meshéƒ½ç”¨parallel interfaceï¼ŒAå¯ä»¥ç”¨serial interfaceé¦–å°¾ç›¸è¿ï¼Œå‡å°äº†æ‹“æ‰‘çš„ç›´å¾„ï¼ˆæœ€è¿œä¸¤ä¸ªèŠ‚ç‚¹çš„æ²Ÿé€šlatencyå‡å°ï¼‰ï¼›ç›¸æ¯”high-radix networkéƒ½ç”¨serial interfaceï¼ŒAå¯ä»¥åœ¨ç›¸è·è¾ƒè¿‘çš„èŠ¯ç‰‡é—´å¤§é‡åº”ç”¨parallel interfaceï¼Œè¿›è€Œpoweræ›´ä½ã€short-reach communication latencyæ›´ä½ï¼‰

#### å¼‚æ„Channelçš„åº”ç”¨åœºæ™¯



# TTNNM: Thermal- and Traffic-Aware Neural Network Mapping on 3D-NoC-based Accelerator (GLSVLSI'24, Nanjing University)

åˆ›æ–°ç‚¹çœ‹èµ·æ¥å¾ˆæµ…æ˜¾ï¼Œå°±æ˜¯åœ¨æšä¸¾çš„æ‰€æœ‰æƒ…å†µä¸­ä¸€æ­¥æ­¥åšæ’é™¤æ³•

åˆ›æ–°ç‚¹1ï¼šç”±äº3DèŠ¯ç‰‡ä¸­è¶Šé è¿‘heat sinkï¼ˆæ•£çƒ­å¤„ï¼‰æ•£çƒ­è¶Šå¥½ï¼ŒTTNNMæŠŠCNNä¸­è®¡ç®—å¯†é›†ã€è®¿å­˜å¯†é›†ã€é€šä¿¡å¯†é›†çš„å±‚ï¼ˆæ¯”å¦‚ç¬¬ä¸€å±‚å·ç§¯å±‚ï¼‰mapåˆ°bottom tileä¸Šï¼ˆæœ€é è¿‘heat sinkï¼‰ã€‚è¶Šè¿œç¦»heat sinkï¼Œmapå„æ–¹é¢è´Ÿè½½æ›´å°çš„å±‚ï¼ˆå¦‚æœ€åä¸€å±‚Full Connected Layerï¼‰

åˆ›æ–°ç‚¹2ï¼šåœ¨åŒä¸€ä¸ªtileä¸­ï¼Œè·‘ç›®æ ‡åº”ç”¨ï¼Œéå†æ‰€æœ‰å¯èƒ½çš„mapæƒ…å†µï¼Œé¦–å…ˆæ’é™¤æ‰packet traverseæ‰€éœ€çš„hop countæ€»å’Œè¶…è¿‡é˜ˆå€¼çš„mapæƒ…å†µï¼ˆSelecting Mapping Sequences with Low Communication Hop Countsï¼‰ï¼Œæ¥ç€æ’é™¤æ‰Maximum-load of Linksè¶…è¿‡é˜ˆå€¼çš„mapæƒ…å†µï¼Œç„¶åæ’é™¤æ‰Number of High-load Linksè¶…è¿‡é˜ˆå€¼çš„mapæƒ…å†µ

åˆ›æ–°ç‚¹3ï¼šåœ¨åˆ›æ–°ç‚¹2çš„åŸºç¡€ä¸Šï¼Œæ’é™¤æ‰æ‰€æœ‰nodeçš„temperatureä¹‹å’Œè¶…è¿‡é˜ˆå€¼çš„æƒ…å†µã€‚

![image-20250219210044998](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250219210044998.png)

éªŒè¯æ‰€ç”¨ä»¿çœŸå™¨ï¼šAccessNoxim (å³Noxim + architecture-level thermal model Hotspot)

# Florets for Chiplets: Data Flow-aware High-Performance and Energy-efficient Network-on-Interposer for CNN Inference Tasks (TECS'23, Washington State University)

space-filling curve (SFC): is a [curve](https://en.wikipedia.org/wiki/Curve) whose [range](https://en.wikipedia.org/wiki/Range_of_a_function) reaches every point in a higher dimensional region, typically the [unit square](https://en.wikipedia.org/wiki/Unit_square) (or more generally an *n*-dimensional unit [hypercube](https://en.wikipedia.org/wiki/Hypercube)).(SFCå¯ä»¥çœ‹æˆæ˜¯é«˜ç»´ç©ºé—´ç‚¹äº‘é€šè¿‡çº¿æ€§æ’åˆ—mappingåˆ°ä¸€ç»´)

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250220140841472.png" alt="image-20250220140841472" style="zoom:50%;" />

Contribution 1: æå‡ºäº†ä¸€ä¸ªNOIæ¶æ„Floretï¼Œåˆ©ç”¨å¾ˆå¤šä¸ªSFCæ¥æœ‰æ•ˆmapping multiple CNN inference tasks

Contribution 2: æå‡ºäº†ä¸€ç§æ–°å‹çš„SFCâ€”â€”Floret curve

Floretçš„è¿™ç§SFCæ¶æ„æœ‰æ•ˆé™ä½äº†æ¯ä¸ªrouterå¹³å‡çš„portæ•°é‡ï¼ˆç”±äºåªæ˜¯å•å‘æµåŠ¨ï¼Œå¤§éƒ¨åˆ†routerçš„portæ•°é‡è½åœ¨2ï¼‰ï¼Œé™ä½äº†linkæ•°é‡å’Œé¢ç§¯

#### ä¸ºä»€ä¹ˆFloretç”¨å¤šä¸ªSFCè€Œä¸æ˜¯å•ä¸ªSFCæ¥mapping multiple CNN Inference tasks

ä¸€æ–¹é¢ï¼Œç”¨å•ä¸ªSFCæ¥mappingå¤šä¸ªCNNä»»åŠ¡ä¼šå¯¼è‡´mappingçš„ç¢ç‰‡åŒ–ï¼Œä¸€æ—¦å•ä¸ªSFCå¾€tailæ–¹å‘å‰©ä¸‹çš„ç©ºé—´ä¸è¶³ï¼Œmappingå°±ä¼šwrap aroundåˆ°åŒä¸€ä¸ªSFCçš„headï¼Œé€ æˆmulti-hop communicationæˆ–ç›´æ¥deadlock

å¦ä¸€æ–¹é¢ï¼Œå¦‚æœå•ä¸ªSFCæœ‰ä¸ªlink deadäº†ï¼Œä¸€æ•´ç‰‡å°±deadäº†(mappingè¢«æ‹¦è…°æŠ˜æ–­)ï¼›åä¹‹ï¼Œå¤šä¸ªSFCä¸­æœ‰ä¸€ä¸ªlink deadäº†ï¼Œå¯ä»¥å°†dead linkä¸Šçš„ä»»åŠ¡remapåˆ°å…¶ä»–çš„SFCä¸Šã€‚

é™¤æ­¤ä¹‹å¤–ï¼Œå•ä¸ªSFCæ˜¯çº¿æ€§çš„ï¼Œåªèƒ½mapå®Œä¸€ä¸ªå†mapä¸‹ä¸€ä¸ªï¼Œæ•ˆç‡ä½ï¼›å¤šä¸ªSFCå¯ä»¥å¹¶è¡Œmapï¼Œé€‚åˆserverçº§åˆ«

æœ€åï¼Œå¤šä¸ªSFCæ‰©å±•æ€§å¥½ï¼Œå¦‚æœæŸä¸ªCNN Taskåœ¨ä¸€ä¸ªSFCæ”¾ä¸ä¸‹ï¼Œå¯ä»¥æŠŠå‰©ä¸‹çš„mapåˆ°å…¶ä»–çš„SFCä¸Šï¼Œè€Œä¸å¼•å…¥å¾ˆå¤§çš„multi-hopå¼€é”€ã€‚ï¼ˆè¿™æ˜¯å› ä¸ºæ–‡ç« ä¸­çš„Floret curveæ‰€å¸¦æ¥çš„hierarchyçš„SFCæ’å¸ƒï¼Œå¤šä¸ªSFCçš„headå’Œtailéƒ½é›†ä¸­åœ¨ä¸­å¿ƒï¼Œé€šä¿¡æˆæœ¬å¾ˆä½ï¼‰

ä»¥ä¸‹æ˜¯deepseek R1çš„å›ç­”

The paper proposes using **multiple non-overlapping space-filling curves (SFCs)** instead of a single continuous SFC for the Network-on-Interposer (NoI) architecture to address challenges specific to **concurrent CNN inference tasks** and **dynamic workload mapping**. Hereâ€™s why a single continuous SFC is insufficient:

------

### **1. Handling Concurrent CNN Inference Tasks**

- **Problem with a single SFC**:
  If all chiplets were connected via a single monolithic SFC, mapping multiple CNN tasks concurrently would lead to **fragmentation** and **non-contiguous chiplet allocations**. For example:
  - If one CNN task occupies a segment of the SFC, subsequent tasks would need to "wrap around" the curve, leading to **long-range, multi-hop communication** between layers of different tasks.
  - This violates the goal of mapping consecutive neural layers of a CNN to **contiguous chiplets** to minimize latency.
- **Solution with Floret**:
  By dividing the system into multiple SFCs (petals), each CNN task can be mapped to a dedicated SFC or a contiguous subset of chiplets within an SFC. This avoids fragmentation and ensures **locality for sequential data flow** within a task.

------

### **2. Scalability for Large Systems**

- **Single SFC limitations**:
  A single SFC (e.g., a Hilbert curve) becomes increasingly complex and inefficient as the number of chiplets grows. Long-range communication between distant segments of the curve would dominate, negating the benefits of locality.
- **Floretâ€™s approach**:
  Multiple smaller SFCs reduce the **average hop count** for intra-task communication while maintaining short paths between SFCs (via a hierarchical "top-level" network). This balances locality and scalability.

------

### **3. Redundancy and Fault Tolerance**

- **Single SFC risks**:
  A single SFC creates a critical pathâ€”any failure or congestion along the curve would disrupt the entire system.
- **Floretâ€™s redundancy**:
  Multiple SFCs introduce inherent redundancy. If one SFC is congested or faulty, tasks can spill over to neighboring SFCs with minimal latency (e.g., tails of one SFC are 1â€“2 hops from heads of others). This improves **fault tolerance** and **load balancing**.

------

### **4. Dynamic Workload Mapping**

- **Single SFC rigidity**:
  A monolithic SFC enforces a fixed, linear order of chiplets. Mapping dynamic workloads (e.g., varying numbers of neural layers per task) would lead to **suboptimal assignments** and wasted resources.
- **Floretâ€™s flexibility**:
  The algorithm dynamically assigns tasks to contiguous segments of SFCs. If a task requires more chiplets than available in one SFC, it spills over to another SFC via low-latency inter-SFC links (Figure 1). This ensures **efficient resource utilization** for variable workloads.

------

### **5. Experimental Validation**

The paper empirically demonstrates that a single SFC (or monolithic curve) performs poorly compared to Floret:

- **Latency and energy**:
  Floret reduces latency by up to **58%** and energy by **64%** compared to mesh/torus-based NoIs (Section 4.5).
- **Fabrication cost**:
  Fewer router ports and shorter links in Floret reduce NoI area by **~80%** compared to traditional topologies (Section 4.4).

------

### **Conclusion**

A single continuous SFC is ill-suited for **data-center-scale CNN workloads** due to fragmentation, scalability limits, and lack of redundancy. Floretâ€™s multi-SFC design optimizes:

- **Locality** (via contiguous intra-SFC mappings),
- **Scalability** (via hierarchical SFC clusters),
- **Fault tolerance** (via redundant paths),
- **Flexibility** (for dynamic workloads).

By leveraging multiple SFCs, Floret achieves superior performance, energy efficiency, and cost-effectiveness for concurrent CNN inference tasks.



# TEFLON: Thermally Efficient Dataflow-aware 3D NoC for Accelerating CNN Inferencing on Manycore PIM Architectures (TECS'24, Washington State University)

previous workå¯¹CNNçš„weight Importanceè¿›è¡Œåˆ†ç±»ï¼ŒæŠŠæ›´é‡è¦çš„weightåˆ†é…åˆ°æ¸©åº¦æ›´ä½çš„cool ReRAMä¸Šï¼ŒæŠŠä¸å¤ªé‡è¦çš„weightåˆ†é…åˆ°æ¸©åº¦æ›´é«˜çš„hot ReRAMä¸Šã€‚

æœ¬æ–‡çš„ä¸»è¦è´¡çŒ®åœ¨äºï¼š

1. åœ¨å‰ä½œFloretçš„åŸºç¡€ä¸Šï¼ŒåŠ å…¥thermalè¿™ä¸€è¯„ä»·æŒ‡æ ‡ï¼Œå˜æˆä¸€ä¸ªMOOï¼ˆå¤šç›®æ ‡ä¼˜åŒ–ï¼‰ï¼›æŠŠå¤šSFCä»2.5D NOIä¼˜åŒ–æ¨å¹¿åˆ°monothic 3D
2. åŸºäºä¸Šè¿°ä¸¤ä¸ªæ¨å¹¿ï¼Œåœ¨æŠŠneural layer mappingåˆ°SFCä¸ŠPEçš„è¿‡ç¨‹ä¸­è€ƒè™‘ä¸¤ä¸ªäº‹æƒ…ï¼šä¸€æ˜¯mapping neural layers to contiguously located PEsï¼›äºŒæ˜¯not placing multiple high-power consuming PEs away from the heat sink and not along one specific vertical column
3. åŸºäºä¸Šè¿°æ–¹æ³•ï¼Œå¼•å…¥ä¸€ä¸ªè¯„ä»·æŒ‡æ ‡EDP (Energy-Delay-Product)ï¼Œè¯„ä»·TEFLONçš„æ€§èƒ½å’Œæ¸©åº¦çš„ç»¼åˆä¼˜åŒ–



é¢å‘MIV-based 3D IC ï¼ˆmonolithic inter-tier viasï¼‰è€Œä¸æ˜¯TSV-based 3D ICã€‚å› ä¸ºMIVçš„å°ºå¯¸æ›´å°ï¼ˆ~50nmÃ—100nmï¼‰ï¼ˆTSVå°ºå¯¸ï¼š1-3umÃ—10-30umï¼‰ï¼Œcontactçš„å°ºå¯¸ä¹Ÿæ›´å°(~50nm)ï¼ˆTSV contactå°ºå¯¸ï¼š2-5umï¼‰ï¼Œå› æ­¤é€šé“æ•°å¯ä»¥æ‘†æ›´å¤šï¼Œé€šä¿¡æ›´å¿«ã€‚

é¿å…æŠŠä¸¤ä¸ªé«˜è€—èƒ½çš„PEæ”¾åœ¨ä¸Šä¸‹ç›¸é‚»çš„ä¸¤ä¸ªnodeä¸Šï¼Œé˜²æ­¢æ¸©åº¦å¤ªé«˜ï¼Œå¯¼è‡´RRAMè¯»å‡ºçš„å€¼å¤±çœŸï¼Œè¿›è€Œå½±å“CNNçš„æ¨ç†å‡†ç¡®ç‡ã€‚

##### æ¸©åº¦ä¸RRAMè®¡ç®—å¾—åˆ°çš„è¯¯å·®çš„å…³ç³»ï¼š

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250221161342587.png" alt="image-20250221161342587" style="zoom:50%;" />

ç”±äºweightå’Œactivationåœ¨RRAMä¸­éƒ½ä»¥ç”µå¯¼ï¼ˆconductanceï¼‰çš„å½¢å¼å­˜å‚¨ï¼ŒOFF-state conductanceçš„å˜åŒ–ä¼šå¯¼è‡´RRAMå­˜å‚¨çš„weightå€¼å˜åŒ–ä»è€Œå¯¼è‡´è®¡ç®—è¯¯å·®ã€‚

![image-20250221161557614](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250221161557614.png)

æƒé‡æœ¬èº«çš„å€¼è¶Šå¤§ï¼Œè¯¯å·®è¶Šå¤§ï¼›æ¸©åº¦è¶Šé«˜ï¼Œè¯¯å·®è¶Šå¤§ã€‚

##### ä¸åŒä½ç½®PEçš„æ¸©åº¦å»ºæ¨¡ï¼š

![image-20250221162020542](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250221162020542.png)

å¯è§ï¼Œç«–ç›´æ–¹å‘ç¦»heat sinkè¶Šè¿œï¼Œç´¯ç§¯çš„Rvæ±‚å’Œå°±è¶Šå¤§ï¼Œå¯¹åº”çš„æ¸©åº¦å°±è¶Šé«˜ã€‚

##### ä¸åŒä½ç½®PEçš„åŠŸè€—å»ºæ¨¡

![image-20250221162435085](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250221162435085.png)

ä½œè€…æŠŠPEçš„åŠŸè€—åˆ†ä¸ºè®¡ç®—åŠŸè€—å’Œé€šä¿¡åŠŸè€—ã€‚ç”±äºä½œè€…é‡‡ç”¨çš„æ˜¯pruningè¿‡çš„CNNç½‘ç»œï¼Œéƒ¨åˆ†weightå’Œactivationè¢«è·³è¿‡ï¼Œå¯¹åº”çš„ADCå¯ä»¥çœæ‰ï¼Œå³Num_{ADC}ä¸‹é™ï¼›weightå’Œactivationçš„ç²¾åº¦è¶Šä½ï¼ˆæ¯”ç‰¹æ•°bè¶Šä½ï¼‰ï¼Œè®¡ç®—åŠŸè€—è¶Šä½ã€‚å¯¹äºé€šä¿¡åŠŸè€—ï¼Œä¸¤ä¸ªPEä¹‹é—´æ‰€éœ€çš„é€šä¿¡é‡Aè¶Šä½ï¼Œé€šä¿¡åŠŸè€—è¶Šä½ï¼›ä¸¤ä¸ªPEä¹‹é—´çš„è·ç¦»Lè¶ŠçŸ­ï¼Œé€šä¿¡åŠŸè€—è¶Šä½ã€‚

##### å¤šç›®æ ‡ä¼˜åŒ–æ–¹æ³•

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250221163631289.png" alt="image-20250221163631289" style="zoom:33%;" />

Latency + ä¸€ä¸ªç¼©æ”¾å› å­Î±Ã—è®¡ç®—è¯¯å·®

##### å®éªŒæŒ‡æ ‡

å³°å€¼æ¸©åº¦å¯¹æ¯”ï¼ŒEDPå¯¹æ¯”ï¼ŒThermal Hotspotå¯¹æ¯”ï¼ŒCNNä¸åŒå±‚å¯¹weightéšæ¸©åº¦æ³¢åŠ¨æ‰€åæ˜ å‡ºçš„Inference Accuracyå·®å¼‚ï¼ˆå‰é¢çš„å±‚å½±å“æ›´å¤§ï¼‰ï¼Œç³»ç»Ÿè¿è¡Œé¢‘ç‡å¯¹æ¨ç†å‡†ç¡®åº¦çš„å½±å“ï¼Œå¤šç›®æ ‡ä¼˜åŒ–ä¸­ç¼©æ”¾å› å­çš„ä¸åŒå–å€¼å¯¹æ¨ç†å‡†ç¡®åº¦çš„å½±å“ã€‚



# A Dataflow-Aware Network-on-Interposer for CNN Inferencing in the Presence of Defective Chiplets (TCAD'24, Washington State University)



# A Low-overhead Fault Tolerance Scheme for TSV-based 3D Network on Chip Links (ICCAD'08, Stanford)

å°±æ˜¯æ°å“¥çš„é‚£ä¸ªredundancy shiftæ–¹æ³•



# Methods for Fault Tolerance in NoC (ACM

#  Computing Surveys, 2013)



![image-20250226161352195](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161352195.png)

![image-20250226161407244](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161407244.png)

![image-20250226161420041](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161420041.png)

![image-20250226161434988](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161434988.png)

![image-20250226161450384](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161450384.png)

![image-20250226161503556](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161503556.png)

![image-20250226161515249](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161515249.png)

![image-20250226161721632](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161721632.png)

![image-20250226161735580](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161735580.png)

![image-20250226161748921](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161748921.png)

![image-20250226161803380](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161803380.png)

![image-20250226161817909](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161817909.png)

![image-20250226161831691](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161831691.png)

![image-20250226161843089](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161843089.png)



# High-Bandwidth Chiplet Interconnects for Advanced Packagiong Technologies in AI/ML Applications: Challenges and Solution (TSMC, OJSSCS'24)

![image-20250226161943920](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161943920.png)

![image-20250226161958329](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226161958329.png)

![image-20250226162014697](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162014697.png)

![image-20250226162032335](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162032335.png)

![image-20250226162044469](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162044469.png)

![image-20250226162058334](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162058334.png)

![image-20250226162110282](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162110282.png)

![image-20250226162123986](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162123986.png)

![image-20250226162136031](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162136031.png)

![image-20250226162150166](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162150166.png)

![image-20250226162204372](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162204372.png)

![image-20250226162218623](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250226162218623.png)



# Leveraging Thermally-Aware Chiplet Organization in 2.5D Systems to Reclaim Dark Silicon (DATE'18)

Dark Silicon: éšç€å·¥è‰ºå°ºå¯¸ä¸‹é™ï¼Œcoreçš„æ•°é‡å˜å¤šï¼Œä½†power densityä¸Šå‡ï¼Œè¿™å¯¼è‡´æ‰€æœ‰çš„coreä¸èƒ½åŒæ—¶å…¨é€Ÿå·¥ä½œ/å¼€å¯ã€‚

æœ¬æ–‡æ—¨åœ¨**å¼€å‘ä¸€ç§2.5D Chiplet Organizationæ–¹æ³•ï¼Œä½¿å¾—more activte cores can operate at higher frequency simutaneously**

### ç°å­˜è§£å†³Dark Siliconé—®é¢˜çš„æ–¹æ¡ˆ

``specialized cores``: ç±»ä¼¼ASICï¼ŒæŠŠä¸åŒä»»åŠ¡çš„é€šç”¨ç®—å­æŠ½å‡ºæ¥ï¼Œè®¾è®¡ä¸“ç”¨æ ¸å¿ƒï¼Œä½¿å¾—æ¯ä¸€åˆ†åŠŸè€—éƒ½èŠ±åœ¨åˆ€åˆƒä¸Šã€‚

``DVFS``ï¼šé€šè¿‡åŠ¨æ€ç”µå‹è°ƒæ•´ï¼Œé™ä½ç³»ç»Ÿçš„ä¸€éƒ¨åˆ†æ€§èƒ½ï¼Œä»è€Œæ»¡è¶³æ•´ä½“çš„power budget

``approximate computing``ï¼šç”¨ç²¾åº¦å’Œå¯é æ€§æ¥æ¢èƒ½æ•ˆ

``power budgeting``ï¼šå…è®¸ç³»ç»Ÿæ ¹æ®å®é™…è´Ÿè½½å’Œæ¸©åº¦æƒ…å†µè°ƒæ•´åŠŸè€—ï¼Œè€Œä¸æ˜¯å§‹ç»ˆä»¥å›ºå®šçš„è®¾è®¡æœ€å¤§åŠŸè€—ï¼ˆTDP, thermal design powerï¼‰è¿è¡Œã€‚

``Computational sprinting``ï¼šå…è®¸å¤§é‡coreåœ¨è¶…è¿‡çƒ­é™åˆ¶(thermal power budget)çš„æƒ…å†µä¸‹çŸ­æš‚è¿è¡Œä¸€æ®µæ—¶é—´ï¼ˆin short burstsï¼‰ï¼ˆåœ¨burstä¹‹åéœ€è¦ä¸€æ®µæ—¶é—´çš„cooling downï¼‰

### ä¸€äº›ç”¨æ¥åšå®éªŒçš„æ¨¡å‹

è®¡ç®—on-chip links and routersçš„åŠŸè€—--> DSENT

è®¡ç®—2.5D interconnect modelçš„inter-chiplet linksçš„power --> HSpice, M. A. Karim, P. D. Franzon, and A. Kumar, â€œPower comparison of 2D, 3D and 2.5D interconnect solutions and power optimization of interposer interconnects,â€ in Proc. ECTC, 2013, pp. 860â€“866.

cost and yield of the CMOS Chiplets: [10]ï¼ˆcalculate CMOS dies per wafer and interposer dies per wafer, CMOS chiplet yield, CMOS perchiplet cost and interposer cost, and the overall cost of a 2.5D system, respectivelyï¼‰

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227150221199.png" alt="image-20250227150221199" style="zoom:50%;" />

### ä¸€äº›å‰ç½®ç»“è®º

åˆ¶é€ æ—¶çš„defect densityè¶Šå¤§ï¼Œåšchipletå¸¦æ¥çš„cost savingè¶Šæ˜¾è‘—ã€‚

åŠ å¤§chipletä¹‹é—´çš„spacingå¯ä»¥ä¾¿åˆ©æ•£çƒ­ï¼Œä½†æ˜¯çƒ­ç‚¹ä¾ç„¶å­˜åœ¨ï¼ˆå› ä¸ºchipletæœ¬èº«çš„power densityè¾ƒé«˜ï¼‰

### å®é™…ä¼˜åŒ–è¿‡ç¨‹

ç¬¦å·è¯´æ˜

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227172721622.png" alt="image-20250227172721622" style="zoom:33%;" />

ä¼˜åŒ–å‡½æ•°åŠé™åˆ¶æ¡ä»¶

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227172758302.png" alt="image-20250227172758302" style="zoom:33%;" />

ç”¨æ¥åŠ å¿«ä»¿çœŸé€Ÿåº¦çš„å¤šèµ·ç‚¹è´ªå¿ƒç®—æ³•

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227172831085.png" alt="image-20250227172831085" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227173130079.png" alt="image-20250227173130079" style="zoom:33%;" />

å…¶å®æœ¬æ–‡ä¸»è¦è®²çš„æ˜¯ï¼šæŠŠä¸€ä¸ªå¤šæ ¸ç³»ç»Ÿå˜æˆinterposerä¸Šçš„2.5D chipletç³»ç»Ÿï¼Œå¯ä»¥æœ‰æ•ˆé™ä½æˆæœ¬ï¼Œæé«˜æ€§èƒ½ã€‚æœ¬æ–‡çš„å¯¹æ¯”å¯¹è±¡éƒ½æ˜¯single chip multi-coreï¼Œè€Œä¸æ˜¯å…¶ä»–chipletç³»ç»Ÿã€‚



# Runtime Performance Optimization of 3D Microprocessors in Dark Silicon (TC'21, æˆç”µ)

ä¸»é¢˜ï¼šè€ƒè™‘3Dçš„ç«–ç›´+æ°´å¹³çƒ­æ•ˆåº”ï¼Œä»¥Cache-Core 3Då †å ä¸ºä¾‹ï¼Œç ”ç©¶æœ€ä¼˜åŒ–çš„core/cacheè®¾ç½®ï¼ˆå«active coresçš„åˆ†å¸ƒå’ŒV/f levelsï¼Œå«cache banksçš„æ•°é‡å’Œåˆ†å¸ƒï¼‰ï¼Œä»¥æœ€ç»ˆä¼˜åŒ–ç³»ç»Ÿthroughput

Related Workå¼•ç”¨äº†ä¸€å †3D+Thermalçš„è®ºæ–‡ï¼Œå¯ä»¥è€ƒè™‘å¾€LLMä¸Šé ä¸€é 

![image-20250227185221533](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227185221533.png)

![image-20250227185237524](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227185237524.png)

åœ¨åŒä¸ªæ°´å¹³é¢å†…ï¼Œä¸æŠŠactive coresé›†ä¸­æ”¾ç½®ï¼ˆæ¯”å¦‚æ’æˆä¸€æ’ï¼‰ï¼Œè€Œæ˜¯åˆ†æ•£ã€å¹³å‡æ’åˆ—ï¼Œå¯ä»¥æ”¶è·æ›´å¤§çš„power budgetã€‚åœ¨ä¸åŒæ°´å¹³é¢å†…ï¼Œä¸æŠŠcacheå’Œcoreæ”¾åœ¨ä¸€ä¸ªç«–ç›´ç›´çº¿ä¸Šï¼Œè€Œæ˜¯åˆ†æ•£ã€é”™å¼€æ’åˆ—ï¼Œå¯ä»¥æ”¶è·æ›´è¾¾çš„power budgetã€‚å¦‚å›¾

![image-20250227205035995](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227205035995.png)

cache bankçš„æ•°é‡è¿‡å¤šæˆ–è€…è¿‡å°‘éƒ½ä¼šé™ä½ç³»ç»Ÿæ€§èƒ½ã€‚å¦‚æ•°é‡è¿‡å¤šï¼Œactive coreçš„thermal pressureè¿‡å¤§ï¼Œè¢«è¿«é€šè¿‡DVFSé™ä½V/f levelsï¼Œå½±å“æ€§èƒ½ã€‚å¦‚æ•°é‡è¿‡å°‘ï¼Œcache hit ratioè¿‡ä½ï¼Œå½±å“æ€§èƒ½ã€‚

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250227213307370.png" alt="image-20250227213307370" style="zoom:33%;" />



# Cadence White Paper: Thermal Analysis of 3D Stacking and BEOL Technologies with Functional Partitioning of Many-Core RISC-V SoC

### ä¸åŒçš„3Då †å æ–¹å¼å¯¹æ£€æµ‹åˆ°çš„$T_{max}$çš„å½±å“ï¼ˆæ¸©åº¦è¶Šä½è¶Šå¥½ï¼‰ï¼ˆå³ï¼Œå¼ºè°ƒäº†3D-partitioningçš„é‡è¦æ€§ï¼‰

M: memory; L: logic; o: on

![image-20250228132429219](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250228132429219.png)

Memory-on-Logicè¡¨ç°æœ€å·®ï¼Œå› ä¸ºLogicçš„Power Density (PD)å¾ˆé«˜ï¼ŒæŠŠLogicæ”¾åœ¨ä¸‹é¢ï¼Œè¿œç¦»äº†æœ€ä¸Šé¢çš„heat sinkï¼Œå½±å“æ•£çƒ­ã€‚

Logic-on-Logicè¡¨ç°ä¸­ç­‰ï¼ŒæŠŠmemoryå’Œlogicåœ¨ä¸¤ä¸ªä¸åŒçš„dieä¸Šåˆ†åˆ«åˆ†æ•£ï¼Œå‡è½»äº†æ•£çƒ­å‹åŠ›

Logic-on-Memoryè¡¨ç°æœ€å¥½ï¼ŒæŠŠé«˜PDçš„logicæ”¾åœ¨ç¦»heat sinkæœ€è¿‘çš„åœ°æ–¹ï¼Œæœ€æ–¹ä¾¿æ•£çƒ­ã€‚è¯¥æ–¹æ¡ˆçš„$T_{max}$è¡¨ç°ç”šè‡³åª²ç¾2D-baseline



# A Cross-Layer Methodology for Design and Optimization of Networks in 2.5D Systems (ICCAD'18, Boston Uni.)

cross-layer: optimize the network design & chiplet placement jointly across logical, physical, and circuit layers

å¾ˆä¸“ä¸šï¼Œä½†ä¸»è¦è®²çš„æ˜¯ä¸€å †æŒ‡æ ‡ä¸‹çš„EDAä¼˜åŒ–ï¼Œæ²¡ä»€ä¹ˆå…·ä½“pointï¼Œå…¶å®æ˜¯ä»‹ç»äº†ä¸€ä¸ªå·¥å…·ã€‚thermalåªæ˜¯å…¶ä¸­ä¸€ä¸ªæ–¹é¢

æ­¤ä½œä¸ºLeveraging Thermally-Aware Chiplet Organization in 2.5D Systems to Reclaim Dark Silicon, DATE'18çš„ç»­ä½œ

# Achieving Datacenter-scale Performance through Chiplet-based Manycore Architectures (DATE'23, Washinton State University)

è¿™ç¯‡æ–‡ç« ä¸æå‡ºå…·ä½“æ–¹æ³•ï¼Œæ˜¯ç»¼è¿°ç±»å‹ï¼Œè®²äº†ç›®å‰æœ‰çš„ä¸€äº›NOPä½“ç³»ç»“æ„å·¥ä½œï¼Œæ¯”å¦‚SWAP ï¼ˆé¢å‘Deep learningåº”ç”¨ï¼Œé‡‡ç”¨MOOä¼˜åŒ–ï¼‰è¿˜è®²äº†æ¯”è¾ƒå¸¸ç”¨çš„Chiplet Evaluationå·¥å…·ï¼Œæ¯”å¦‚SIAM (for 2.5D PIM), HeteroGarnet (for traditional von-Neuman based architectures consisting of CPU, GPU and memory chiplets), Kite

æ–°çš„æ¦‚å¿µï¼šæŠŠchipletå†…éƒ¨ä¸åŒæ ¸ä¹‹é—´çš„networkå«åšNoCï¼ŒæŠŠchipletä¹‹é—´çš„äº’è”ç½‘ç»œå«åšNoP

ç”±äºTEFLONå’ŒFloretéƒ½æ˜¯è¿™å“¥ä»¬å†™çš„ï¼Œå‰©ä¸‹çš„éƒ¨åˆ†éƒ½åœ¨å…œå”®ç§è´§

# An Evaluation Framework for Dynamic Thermal Management Strategies in 3D MultiProcessor System-on-Chip Co-Design (TPDS'24, Switzerland)

å‘å¸ƒä¸€ä¸ªå·¥å…·ï¼Œ3D-ICE 3.1,ç”¨æ¥åšDynamic Thermal Management (DTM)ã€‚è¯¥å·¥å…·åŸºäºMOO+å¼ºåŒ–å­¦ä¹  ï¼ˆMulti-agent reinforced learningï¼‰

Dynamic Thermal Management ï¼ˆåŠ¨æ€è°ƒæ•´å„ä¸ªå•å…ƒçš„é¢‘ç‡ï¼Œè€Œä¸æ˜¯ç›´æ¥å…³é—­æŸäº›å•å…ƒï¼‰

- **ä»»åŠ¡è°ƒåº¦é˜¶æ®µ**ï¼šé€šè¿‡â€œæœ€ä½æ¸©åº¦ç­–ç•¥â€ï¼Œä¼˜å…ˆå°†ä»»åŠ¡åˆ†é…ç»™æ¸©åº¦è¾ƒä½çš„ç©ºé—²æ ¸å¿ƒï¼Œä»¥å®ç°æ›´å‡åŒ€çš„æ¸©åº¦åˆ†å¸ƒã€‚
- **çƒ­å»ºæ¨¡é˜¶æ®µ**ï¼š3D-ICE 3.1é€šè¿‡éå‡åŒ€çƒ­å»ºæ¨¡æŠ€æœ¯ï¼Œæ ¹æ®ä¸åŒçš„åŠŸç‡å¯†åº¦å’Œçƒ­ç‰¹æ€§ï¼Œå¯¹ä¸åŒåŒºåŸŸçš„çƒ­ç½‘æ ¼è¿›è¡Œå®šåˆ¶åŒ–ç¦»æ•£åŒ–ï¼Œæé«˜æ¨¡æ‹Ÿçš„å‡†ç¡®æ€§å’Œæ•ˆç‡ã€‚
- **åŠ¨æ€çƒ­ç®¡ç†é˜¶æ®µ**ï¼šMARLæ–¹æ³•åœ¨è¿è¡Œæ—¶åŠ¨æ€è°ƒæ•´æ ¸å¿ƒçš„å·¥ä½œé¢‘ç‡ï¼Œä»¥å¹³è¡¡æ¸©åº¦ã€æ€§èƒ½å’Œèƒ½è€—ï¼Œç¡®ä¿æ¸©åº¦åˆ†å¸ƒçš„å‡åŒ€æ€§å’Œé¿å…å±€éƒ¨çƒ­ç‚¹çš„å½¢æˆã€‚

å¯å‘ï¼š

- è‡ªå·±çš„æ–‡ç« å¯ä»¥å€Ÿé‰´è¿™ç¯‡æ–‡ç« çš„ä»»åŠ¡è°ƒåº¦æ–¹æ³•ï¼Œå³ï¼Œä¼˜å…ˆå°†ä»»åŠ¡åˆ†é…ç»™æ¸©åº¦è¾ƒä½çš„ç©ºé—²æ ¸å¿ƒã€‚ç›®æ ‡åº”è¯¥ç«‹è¶³åœ¨å¤šä¸ªLLMä»»åŠ¡åœ¨è¶…å¤§è§„æ¨¡3D multi-core chipletä¸Šçš„åŒæ—¶è¿è¡Œã€‚éœ€è¦æœ‰ä¸€ç§è€ƒè™‘èŠ‚ç‚¹ä¹‹é—´é€šä¿¡å¼€é”€çš„æœºåˆ¶ï¼Œä½†ä¸èƒ½æ˜¯åç››é¡¿å¤§å­¦çš„SFCã€‚æ˜¯å¦å¯ä»¥å¼€å‘å‡ºä¸€ç§æœºåˆ¶ï¼Œé’ˆå¯¹3D chipletä¸­çš„vertical linké€šä¿¡é€Ÿåº¦è¾ƒå¿«ä½†çƒ­æ‰©æ•£è¾ƒå·®ï¼Œhorizontal linké€šä¿¡é€Ÿåº¦è¾ƒæ…¢ä½†çƒ­æ‰©æ•£è¾ƒå¥½çš„ç‰¹æ€§ï¼Œæ„æˆä¸€å¯¹çŸ›ç›¾ç‚¹ï¼Œæˆ–è€…æœ€å¼€å§‹æŠŠéœ€è¦å¤šdieååŒçš„ä»»åŠ¡æ›´å¤šmapåˆ°vertical linkä¸Šï¼Œéšç€æ¸©åº¦çš„å‡é«˜ï¼Œå°è¯•æŠŠä¸€äº›ä»»åŠ¡offloadåˆ°horizontal linkä¸Šã€‚
- æˆ–è€…è¯´ï¼Œåœ¨mapçš„æ—¶å€™è€ƒè™‘ä»»åŠ¡çš„priorityï¼Œè€ƒè™‘ä¸€ä¸ªåœºæ™¯ï¼Œå¯¹äºä¼˜å…ˆçº§é«˜çš„ä»»åŠ¡ï¼Œé€šè¿‡mapåˆ°vertical linkä¸Šï¼Œä¼˜å…ˆä¿éšœå…¶å¿«é€Ÿæ‰§è¡Œã€‚
- æˆ–è€…ï¼ŒæŠŠ3Dæ‹“æ‰‘åˆ’åˆ†ä¸ºå‚ç›´åŒºåŸŸå’Œæ°´å¹³åŒºåŸŸï¼ŒåŒä¸ªä»»åŠ¡åœ¨ä¸€ä¸ªåŒºåŸŸå†…æ‰§è¡Œï¼ŒåŒºåŸŸå†…ä¿è¯æé«˜çš„é€šä¿¡æ•ˆç‡ï¼Œä»¥åŒºåŸŸä¸ºå•ä½å±•å¼€thermalåˆ†æå’Œè°ƒåº¦ï¼ŒåŒºåŸŸä¹‹é—´



# å›¾åˆ†å‰²ç®—æ³•ï¼ˆGraph Partitioning Algorithmï¼‰

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309113402792.png" alt="image-20250309113402792" style="zoom:33%;" />

ä¸€ä¸ªå›¾åˆ†å‰²æˆV1å’ŒV2ä¸¤éƒ¨åˆ†ï¼Œç”¨æ¥cutæˆV1å’ŒV2çš„éœ€è¦Qæ¡è¾¹edge

Graph Cutå’ŒNormalized cutåœ¨ç®—æ³•ä¸­æœ€å¸¸è§ï¼ŒQuotient Cutæ¯”è¾ƒå°‘ç”¨ï¼Œå› ä¸ºminå‡½æ•°ä¸å¯å¾®åˆ†

### Kargerç®—æ³•

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309114336555.png" alt="image-20250309114336555" style="zoom:33%;" />

ä½¿ç”¨è’™ç‰¹å¡æ´›æ–¹æ³•éšæœºå–ä¸€ä¸ªè¾¹ï¼Œmergeè¿™ä¸ªè¾¹è¿æ¥çš„ä¸¤ä¸ªèŠ‚ç‚¹ï¼›é‡å¤ä¸Šè¿°è¿‡ç¨‹ç›´è‡³åªå‰©ä¸‹2ä¸ªèŠ‚ç‚¹ã€‚åˆ™æœ€åå‰©ä¸‹çš„è¿™ä¸¤ä¸ªèŠ‚ç‚¹ä¹‹é—´çš„edgeæ•°å°±æ˜¯æ‰€éœ€çš„cutæ•°ã€‚

è¿™ä¸ªç®—æ³•å¦‚æœåªè¿è¡Œä¸€æ¬¡ï¼Œå¾—åˆ°minimum cutçš„æ¦‚ç‡æ˜¯å¾ˆä½çš„ï¼ˆå¤§æ¦‚2/n^2ï¼‰

ä½†å¯ä»¥è¿è¡Œè¿™ä¸ªç®—æ³•n^2æ¬¡ï¼ˆå¯ä»¥å¹¶è¡Œåœ°run ï¼‰ï¼Œä»ä¸­é€‰å–æœ€å°cut

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309114829963.png" alt="image-20250309114829963" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309114905580.png" alt="image-20250309114905580" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309132737623.png" alt="image-20250309132737623" style="zoom: 33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309132808022.png" alt="image-20250309132808022" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309132855986.png" alt="image-20250309132855986" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309133256068.png" alt="image-20250309133256068" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309133717830.png" alt="image-20250309133717830" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309134240134.png" alt="image-20250309134240134" style="zoom:33%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309135441861.png" alt="image-20250309135441861" style="zoom:33%;" />



# Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets (ASP-DAC'24)

ç»¼è¿°æ€§è´¨çš„æ–‡ç« 

Thermalæ–¹é¢æ¨èäº†å‡ ç¯‡å€¼å¾—ä¸€è¯»çš„æ–‡ç« 



# Computing in the Dark Silicon Era: Current Trends and Reserach Challenges (IEEE Design & Test'2016, NY Uni.)

éå¸¸å…¨é¢ä¸”æœ‰å¯å‘æ€§çš„æ–‡ç« ï¼Œå€¼å¾—åç»­åå¤ç²¾è¯»

DVFSæœ‰è¶£çš„çŠ¶æ€åˆ†ç±»ï¼šdark (powered-off), gray (operating at low voltage and frequency), bright (powered-on at nominal voltage and frequency), boosted (operating at boosting level with high voltage frequency)

![image-20250309154039468](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309154039468.png)

# Big-Little Chiplets for In-Memory Acceleration of DNNs: A Scalable Heterogeneous Architecture (ICCAD'22, Arizona State Uni.)

ä»¿ç…§ARMå¤§å°æ ¸ï¼ŒæŠŠchipletåˆ†æˆbig-littleã€‚

æ ¹æ®DNNå‰é¢çš„å±‚have more activations between layers but fewer weightsï¼Œåé¢çš„å±‚have more weights and fewer activationsçš„ç‰¹ç‚¹ï¼ŒæŠŠDNNå‰é¢çš„å±‚mapåˆ°little chipletä¸Šï¼Œå¹¶æŠŠlittle chipletç”¨Interposer-based NoPè¿æ¥ä»¥è·å¾—æ›´é«˜çš„å¸¦å®½ã€‚æŠŠDNNåé¢çš„å±‚mapåˆ°bit chipletä¸Šï¼Œå¹¶ç”¨æ›´å°å¸¦å®½çš„Silicon bridge-based NoPè¿æ¥ã€‚

æå¤§å°chipletè¿˜æœ‰ä¸€ä¸ªåŸå› ï¼ŒRRAM-based Chipletå¦‚æœIMC (in-memory computing)åˆ©ç”¨ç‡å¤ªä½çš„è¯ï¼Œä¼šå¯¼è‡´energyå’Œlatencyçš„æµªè´¹ã€‚æŠŠè®¡ç®—è¾ƒè½»çš„mapåˆ°small chipletï¼Œè®¡ç®—è¾ƒé‡çš„mapåˆ°big chipletå¯ä»¥æé«˜æ€»ä½“IMCåˆ©ç”¨ç‡ã€‚

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309153027501.png" alt="image-20250309153027501" style="zoom: 50%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250309153043434.png" alt="image-20250309153043434" style="zoom:50%;" />



# HALO: Communication-Aware Heterogeneous 2.5D System for Energy-Efficient LLM Execution at Edge (JETCAS'24, India)

IMC (in-memory computing) systemsç”¨æ¥mapping activation Ã— weight

CMOS-based systemsç”¨æ¥mapping attentionå’Œå…¶ä»–éçº¿æ€§ç®—å­

æŠŠIMCå’ŒCMOS-based systemsåœ¨2.5Dç³»ç»Ÿä¸Šé›†æˆ

Transformer Inferenceè¿‡ç¨‹ä¸­ï¼Œinter-chiplet communicationçš„é‡éšembedding sizeçš„å¢å¤§è€Œåœ¨å¢å¤§ï¼Œéšsequence lengthçš„å¢å¤§è€Œå¢å¤§

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250310155727512.png" alt="image-20250310155727512" style="zoom:33%;" />

æ¯”è¾ƒæœ‰æ„æ€çš„æ˜¯å…¶mappingç®—æ³•

å¯¹äºtransformerï¼ŒæŠŠæ¯ä¸ªencoderå’Œæ¯ä¸ªdecoderå«åšä¸€ä¸ªphaseï¼Œåˆ™å¯¹äºæ ‡å‡†çš„transformerï¼Œæœ‰12ä¸ªphaseã€‚

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311125725700.png" alt="image-20250311125725700" style="zoom: 67%;" />

æ¯ä¸ªphase (encoder/decoder)åŒ…å«ä¸€ç³»åˆ—ä¸åŒçš„è¿ç®—æ“ä½œã€‚æŠŠè¿™äº›è¿ç®—æ“ä½œåˆ†ç±»æˆä¸åŒçš„computing clustersã€‚æ¯ä¸ªencoder phaseè¢«åˆ’åˆ†ä¸º6ä¸ªcomputing clustersï¼Œmapåˆ°6ä¸ªchipletä¸Šï¼›æ¯ä¸ªdecoder phaseè¢«åˆ’åˆ†ä¸º10ä¸ªcomputing clustersï¼Œmapåˆ°10ä¸ªchipletä¸Šã€‚

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311130032319.png" alt="image-20250311130032319" style="zoom:50%;" />

Mæ˜¯så’Œdä¸¤ä¸ªèŠ‚ç‚¹ä¹‹é—´çš„æ›¼å“ˆé¡¿è·ç¦»ï¼Œv_{s,d}æ˜¯æƒé‡

### mappingç®—æ³•

åœ¨é€‰å–çš„1.5å€clusterçš„chipletç©ºé—´å†…ï¼Œç”±äºæ•´ä¸ªdesign spaceå¾ˆå¤§ã€‚å¦‚æœphaseå†…éœ€è¦mapçš„compute clustersè¾ƒå°‘ï¼ˆæ¯”å¦‚encoderï¼‰ï¼Œå¯èƒ½çš„mappingæ•°é‡æ¯”è¾ƒå°ï¼Œæ­¤æ—¶é‡‡ç”¨ç›¸å¯¹compute-intensiveçš„Branch-and-Boundç®—æ³•ï¼Œåˆ©ç”¨BBç®—æ³•åœ¨æŸä¸ªbranchçš„costä¸æ»¡è¶³æ¡ä»¶æ—¶cutæ‰branchçš„ç‰¹æ€§ï¼Œå‡å°æœç´¢ç©ºé—´ï¼›å¦‚æœphaseå†…éœ€è¦mapçš„compute clustersè¾ƒå¤šï¼ˆæ¯”å¦‚decoderï¼‰ï¼Œå¯èƒ½çš„mappingæ•°é‡å¾ˆå¤§ï¼Œå°±å¯ä»¥é‡‡ç”¨ç›¸å¯¹ä¸é‚£ä¹ˆcompute-intensiveçš„customized sequential ç®—æ³•ï¼Œå‡å°è®¡ç®—é‡çš„åŒæ—¶ç¡®ä¿mappingå¾ˆç´§å¯†ã€‚

![image-20250311133240682](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311133240682.png)

![image-20250311133302185](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311133302185.png)

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311133319327.png" alt="image-20250311133319327" style="zoom:50%;" />



å…³äºcustomized sequentialç®—æ³•ï¼Œkimiçš„è§£é‡Šå¾ˆå½¢è±¡ã€‚

### Key Steps

1. **Chiplet Position Filtering**:
   - The algorithm first identifies chiplets that are within a Manhattan distance of 1 or 2 from already occupied chiplets. This helps maintain proximity to previously mapped components, which is beneficial for communication efficiency.
2. **Sorting by Availability**:
   - The identified chiplets are then sorted based on how many unused chiplets are within a Manhattan distance of 1 from each candidate chiplet. This sorting helps prioritize chiplets that have more available neighbors for subsequent mappings.
3. **Sequential Mapping**:
   - The algorithm creates two mappings starting from different ends of the sorted list of chiplets. This helps explore different potential mappings efficiently without performing an exhaustive search.
4. **Cost Comparison**:
   - Finally, it compares the cost of the two mappings using the cost function (which considers both communication volume and Manhattan distance) and selects the one with the lower cost.

  

Let me clarify steps 2 and 3 of the customized sequential algorithm with an analogy:

Imagine you're organizing a party and need to assign guests to tables. Some tables are already occupied, and you want to seat new guests close to existing ones while keeping track of available space.

**Step 2**: "Number of chiplets not used for mapping and within a Manhattan distance of 1 for each element in P" This is like counting how many empty seats are available next to each candidate table (within arm's reach) where you could potentially seat new guests. In the algorithm, for each candidate chiplet (table), we count how many adjacent chiplets (seats) are still available.

**Step 3**: "Arrange elements in P in the order of increasing N'" This is like sorting the candidate tables based on how many empty seats they have next to them. Tables with fewer empty neighboring seats come first in the list. This helps you prioritize tables that might be getting full, ensuring you use the space efficiently.

In the context of mapping computing clusters to chiplets:

- We first identify chiplets that are close to already mapped ones (within distance 1 or 2)
- Then count how many adjacent chiplets are still available for each candidate
- Finally sort the candidates so we consider those with fewer available neighbors first

This helps create a mapping that:

1. Keeps related computations close together (reducing communication distance)
2. Uses the chiplet grid efficiently
3. Leaves more flexibility for subsequent mappings

### ä¸ºä»€ä¹ˆç”¨ä¸¤ç§ä¸åŒçš„mappingç®—æ³•æ··åˆåœ¨ä¸€èµ·è€Œä¸æ˜¯å•ä¸€ä¸€ç§ï¼Ÿ

The paper uses two separate mapping algorithmsâ€”Branch and Bound and the Customized Sequential Algorithmâ€”because they each have strengths in different scenarios. Here's why both are used:

### 1. Different Problem Sizes

- **Branch and Bound**: Works best for smaller phases with fewer computing clusters. When the number of possible mappings is below a threshold (tperm), this algorithm can efficiently explore the design space to find optimal or near-optimal solutions.
- **Customized Sequential Algorithm**: More efficient for larger phases with many computing clusters. When the number of possible mappings exceeds the threshold, this algorithm provides a practical way to find good solutions without the computational overhead of exhaustive search.

### 2. Trade-off Between Optimality and Efficiency

- **Branch and Bound**: Guarantees finding the optimal solution but can be computationally expensive for large problems.
- **Customized Sequential Algorithm**: Doesn't guarantee the absolute optimal solution but provides good solutions much faster, making it suitable for larger design spaces.

### 3. Complementary Approaches

The two algorithms work together to handle different parts of the mapping problem:

- Branch and Bound is used when the design space is small enough to allow for more thorough exploration.
- The Sequential Algorithm is used when the design space becomes too large, providing a heuristic approach that balances solution quality with computational efficiency.

### 4. Adaptive Mapping Strategy

By using both algorithms, the system can adapt to different phases of the transformer algorithm:

- For phases with fewer computing clusters, Branch and Bound finds optimal mappings.
- For phases with many computing clusters, the Sequential Algorithm maintains efficiency while still producing good mappings.

This combination allows the system to handle a wide range of transformer algorithm sizes while maintaining both performance and computational practicality.



# Optimization of Interconnects Between Accelerators and Shared Memories in Dark Silicon (Jason Cong)

Challenge: acceleratoræ¯”cpuè¿ç®—é€Ÿåº¦å¿«100å€ï¼Œå¯¹è®¿é—®shared-memoryçš„å¸¦å®½éœ€æ±‚æ›´å¤§ï¼Œå¦‚ä½•è®¾è®¡acceleratorå’Œshared memoriesä¹‹é—´çš„è¿™ä¸ªinterconnectå¾ˆéš¾å¾ˆé‡è¦ã€‚

related work: æœ‰äººæŠŠacceleratorå½“æˆCPU coreä¸€æ ·æ”¾åœ¨NoCé‡Œé¢è¿æ¥ï¼Œè¿™æ ·æ˜¾ç„¶æ”¯æ’‘ä¸èµ·åŠ é€Ÿå™¨å¯¹å¸¦å®½çš„å·¨å¤§éœ€æ±‚ï¼ˆå› æ­¤æœ¬æ–‡é‡‡ç”¨shared busè€ŒéNoCçš„å½¢å¼è¿æ¥åŠ é€Ÿå™¨å’Œå…±äº«å­˜å‚¨ï¼‰

æå‡ºçš„ä¸‰ä¸ªä¼˜åŒ–æ–¹æ³•ï¼š

- intra-acceleratorå’Œinter-acceleratorçš„portåº”è¯¥åˆ†ä¸¤ä¸ªå±‚æ¬¡è€ƒé‡ï¼ˆtwo-step optimizationï¼‰
- ç”±äºdark siliconï¼Œåªæœ‰ä¸€éƒ¨åˆ†åŠ é€Ÿå™¨å¯ä»¥è¢«powered onï¼Œç›¸åº”çš„ï¼Œinterconnectä¹Ÿåº”è¯¥è¢«partially populated to just fit the data access demand limited by the power budget
- æœ‰äº›åŠ é€Ÿå™¨ä¸€èµ·è¢«æ¿€æ´»çš„æ¦‚ç‡è¾ƒé«˜ï¼ˆåŒä¸€ä¸ªapplication domainï¼‰ï¼Œå¯ä»¥åˆ©ç”¨è¿™éƒ¨åˆ†å†å²ä¿¡æ¯æ¥è®¾è®¡interconnect(æŠŠè¿™äº›åŠ é€Ÿå™¨åˆ†æ•£å¼€ï¼Œä»¥ä½¿å…¶è®¿é—®çš„memory bankåˆ†æ•£ï¼Œè¿›è€Œå‡å°‘routingçš„å†²çªæ¦‚ç‡)

### CPUå’ŒåŠ é€Ÿå™¨åœ¨è®¿å­˜ä¸Šçš„å¸¦å®½åŒºåˆ«

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311150435011.png" alt="image-20250311150435011" style="zoom:50%;" />

ä¸€èˆ¬CPUçš„æ¯ä¸ªcoreåªä¼šé—´éš”å¥½å‡ ä¸ªcycleæ‰å‘èµ·ä¸€ä¸ªè®¿å­˜è¯·æ±‚ï¼Œæ‰€ä»¥å¯ä»¥ç®€å•ç”¨ä¸€ä¸ªarbitrateræ¥å……å½“ç³»ç»Ÿæ€»çº¿ï¼Œå®Œæˆäº’è”åŠŸèƒ½

åŠ é€Ÿå™¨æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸå¯èƒ½å°±è¦é€šè¿‡è‡ªèº«çš„nä¸ªportå‘èµ·å¯¹ä¸åŒmemory bankçš„å‡ ä¸ªè®¿å­˜éœ€æ±‚ï¼Œç³»ç»Ÿæ€»çº¿è®¾è®¡ç›¸å¯¹å›°éš¾ã€‚åŒæ—¶ï¼Œç”±äºåŠ é€Ÿå™¨å†…éƒ¨å„ç§æ“ä½œæ’å¾—å¾ˆç´§ï¼Œéœ€è¦memoryè¿”å›å›æ¥çš„å»¶æ—¶ä½ä¸€äº›ï¼Œè¿™è¦æ±‚ä¸èƒ½åƒNoCä¸€æ ·æœ‰å¤šçº§ä»²è£ã€‚



### æœ¬æ–‡æå‡ºçš„ç»“æ„

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311151301545.png" alt="image-20250311151301545" style="zoom:50%;" />

è®¾è®¡æˆcrossbarç»“æ„ã€‚The configuration of the crossbar is performed only upon accelerator launch. Each memory bank will be configured to connect to only one accelerator (only one of the switches that connect the memory bank will be turned on). When accelerators are working, they can access their connected memory banks just like private memories, and no more arbitration is performed on their data paths

### é—®é¢˜å»ºæ¨¡

Definition 1. Suppose the total number of accelerators in an accelerator-rich platform platform is k; the number of data ports of the accelerators is n; 1 the number of memory banks in the platform is m; and the maximum number of accelerators that can be powered on under power budget in dark silicon is c. The routability of the crossbar is defined to be: the probability that the a randomly selected workload of c accelerators out of the total k accelerators can be routed to cÃ—n memory banks via cÃ—n separate data paths in the crossbar. 

**The goal of this work is to optimize the crossbar for the fewest switches while keeping high routability.**



# Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in  the Dark Silicon Era (NOCS'18)

æœ¬æ–‡èšç„¦dark silicon patterningï¼ˆæŠŠdark coresé—´éš”åœ¨active coresä¸­é—´ä»¥èµ·åˆ°è¾…åŠ©æ•£çƒ­çš„æ•ˆæœï¼‰ï¼Œå›´ç»•dark silicon patterningä¼šäº§ç”Ÿçš„active coreä¹‹é—´çš„communication distance increaseé—®é¢˜ & bubble coreså¤ªå¤šå¯¼è‡´active coresä¸å¤Ÿç”¨é—®é¢˜ï¼Œæå‡ºä¸€ç§é™æ€å’ŒåŠ¨æ€ç»“åˆçš„patterningæ–¹æ³•ã€‚

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311154937764.png" alt="image-20250311154937764" style="zoom:33%;" />

ä¸Šå›¾è¡¨æ˜patterningçš„æ•ˆæœå¾ˆå¥½

### Challenge

- the number of available / free cores changes with the arrival and departure of applications ï¼ˆä¹Ÿå°±æ˜¯åŠ¨æ€çš„è´Ÿè½½å¦‚ä½•å¤„ç†ï¼‰
- æ”¾äº†bubbleç”¨æ¥æ•£çƒ­ä¹‹åï¼Œactive coreä¹‹é—´çš„é€šä¿¡è·ç¦»å˜é•¿äº†

### Contribution

- æå‡ºäº†ä¸€ä¸ªstatic patterningç®—æ³•æ¥mapping å„ç§applications
- æå‡ºäº†ä¸€ä¸ªdynamic patterningç®—æ³•æ¥è¿›è¡Œtask migration ï¼ˆhot cores --> cool coresï¼‰ï¼Œä»¥æœŸç”¨æœ€å°çš„é€šä¿¡æˆæœ¬å®ç°æ›´é«˜çš„æ€§èƒ½æ”¶ç›Š

### Related Work

å¤šæ•°mappingçš„å·¥ä½œèšç„¦æŠŠtasksç»™mapå¾—æ›´è¿‘ï¼Œä»¥é™ä½é€šä¿¡æˆæœ¬ --> è¿™æ ·æ²¡æœ‰è€ƒé‡åˆ°power budgetçš„é—®é¢˜

æœ‰ä¸€äº›mappingçš„å·¥ä½œèšç„¦åœ¨é€šè¿‡DSEé™ä½peak temperatureå’Œtemperature gradient.

è¿™äº›é™æ€mappingçš„å·¥ä½œæ— æ³•é¿å…åœ¨executionçš„æ—¶å€™å½¢æˆHotspot --> dynamicçš„æ–¹æ³•å¯ä»¥è§£å†³è¿™ä¸€ç‚¹

ç°å­˜çš„åŠ¨æ€mappingçš„æ–¹æ³•ï¼š

- global coolest migration. æ‰¾ä¸ªå…¨å±€æ¸©åº¦æœ€ä½çš„coreï¼ŒæŠŠtask migrateåˆ°è¿™ä¸ªcoreä¸Šï¼ˆé€šä¿¡è·ç¦»æœ€é•¿ï¼‰
- random migration: éšæœºæ‰¾ä¸ªcool coreå»task migration
- neighbor swappingï¼šhot tasks are migrated to neighbor cores if th elatter is coolerï¼ˆé€šä¿¡è·ç¦»æœ€çŸ­ï¼Œå¯èƒ½å¯¼è‡´irregular application core regionï¼Œè¿›è€Œå¯¼è‡´future applicationsçš„é€šä¿¡è·ç¦»æ›´é•¿ï¼‰

### proposedçš„é™æ€mappingæ–¹æ³•

åˆ†æˆåå‘communicationçš„taskå’Œåå‘computationçš„taskï¼Œç”¨ä¸¤å¥—ç®—æ³•æ¥åšmapping.

### Communication-Biased ç®—æ³•æ­¥éª¤

1. **åˆå§‹æ˜ å°„**ï¼š
   - ç›®æ ‡æ˜¯æœ€å°åŒ–é€šä¿¡è·ç¦»ã€‚
   - æ‰¾åˆ°ä¸€ä¸ªå‡¸æ ¸åŒºåŸŸï¼Œå°†é€šä¿¡é‡è¾ƒå¤§çš„ä»»åŠ¡æ˜ å°„åˆ°å½¼æ­¤æ›´è¿‘çš„ä½ç½®ã€‚
   - ä½¿ç”¨ç‰¹å®šçš„æ˜ å°„ç®—æ³•æ¥å®ç°è¿™ä¸€ç›®æ ‡ã€‚
2. **æ’å…¥æ°”æ³¡**ï¼š
   - åœ¨æ¯æ¬¡è¿­ä»£ä¸­ï¼Œå°†æ°”æ³¡è™šæ‹Ÿåœ°æ’å…¥åˆ°åº”ç”¨çš„æ ¸å¿ƒåŒºåŸŸï¼Œä»¥æå‡æŸäº›ä»»åŠ¡çš„è®¡ç®—æ€§èƒ½ã€‚
   - åœ¨æ’å…¥æ°”æ³¡æ—¶ï¼Œä¼šè€ƒè™‘å¦‚ä½•æœ€å°åŒ–é€šä¿¡è·ç¦»ã€‚
   - ä¾‹å¦‚ï¼Œå°†æ°”æ³¡ä»æ ¸å¿ƒåŒºåŸŸçš„è¾¹ç•Œè¿ç§»åˆ°å†…éƒ¨çš„ç‰¹å®šä½ç½®ï¼ŒåŒæ—¶æ›´æ–°ä»»åŠ¡çš„æ˜ å°„ï¼Œä»¥ä¿æŒé€šä¿¡çš„é«˜æ•ˆæ€§ã€‚
3. **ç§»é™¤æ°”æ³¡**ï¼š
   - åŸºäºé€šä¿¡é‡æ¥ä¼˜åŒ–è·¯å¾„ã€‚
   - å¯¹äºä»»åŠ¡å›¾ä¸­çš„æ¯æ¡é€šä¿¡è¾¹ï¼Œå°†ä»»åŠ¡è¿ç§»åˆ°æ›´é è¿‘å…¶é€šä¿¡ä¼™ä¼´çš„ç©ºé—²æ ¸ä¸Šï¼Œå¹¶é‡æ–°è®¡ç®—åº”ç”¨çš„æ€§èƒ½ã€‚
   - å¦‚æœæ€§èƒ½å¾—åˆ°æå‡ï¼Œåˆ™å°†ä»»åŠ¡è™šæ‹Ÿåœ°è¿ç§»åˆ°è¯¥ç©ºé—²æ ¸ä¸Šï¼Œå¹¶å°†æ°”æ³¡è¿ç§»åˆ°ä»»åŠ¡çš„åŸå§‹ä½ç½®ã€‚
   - ç„¶åï¼Œæ°”æ³¡è¢«æ’é™¤åœ¨åº”ç”¨ä¹‹å¤–ã€‚
   - é€æ­¥ç§»é™¤æ°”æ³¡ï¼Œä»¥å¾—åˆ°ä¸åŒæ°”æ³¡æ•°é‡ä¸‹çš„æ€§èƒ½ã€‚

### Computation-Biased ç®—æ³•æ­¥éª¤

1. **åˆå§‹æ˜ å°„**ï¼š
   - ä»ä¸€ä¸ªè¾ƒå¤§è§„æ¨¡çš„æ ¸å¿ƒåŒºåŸŸå¼€å§‹ï¼Œå…¶ä¸­ä¸€éƒ¨åˆ†æ ¸è¢«è®¾ç½®ä¸ºæ°”æ³¡ï¼ˆå…³é—­çŠ¶æ€ï¼‰ã€‚
   - æ ¹æ®ä»»åŠ¡çš„è®¡ç®—è´Ÿè½½ï¼ˆå¦‚æœ€åæƒ…å†µæ‰§è¡Œæ—¶é—´ï¼‰ï¼Œå°†ä»»åŠ¡æ˜ å°„åˆ°å½¼æ­¤å°½å¯èƒ½è¿œçš„ä½ç½®ï¼Œä»¥å‡å°‘çƒ­å¹²æ‰°ï¼Œä»è€Œå…è®¸æ¯ä¸ªä»»åŠ¡åœ¨è¾ƒä½çš„æ¸©åº¦ä¸‹ä»¥æ›´é«˜çš„é¢‘ç‡è¿è¡Œã€‚
2. **æ’å…¥æ°”æ³¡**ï¼š
   - å°†æ°”æ³¡è¿ç§»åˆ°ä»»åŠ¡é™„è¿‘ï¼Œä»¥æå‡è®¡ç®—æ€§èƒ½ã€‚
   - åœ¨æ’å…¥æ°”æ³¡æ—¶ï¼Œä¼šè€ƒè™‘å¦‚ä½•ä¼˜åŒ–è®¡ç®—æ€§èƒ½ã€‚
   - ä¾‹å¦‚ï¼Œå°†æ°”æ³¡è¿ç§»åˆ°ä»»åŠ¡é™„è¿‘ï¼Œä»¥é™ä½ä»»åŠ¡çš„æ¸©åº¦ï¼Œä»è€Œå…è®¸ä»»åŠ¡ä»¥æ›´é«˜çš„é¢‘ç‡è¿è¡Œã€‚
3. **ç§»é™¤æ°”æ³¡**ï¼š
   - åŸºäºè®¡ç®—è´Ÿè½½æ¥ä¼˜åŒ–æ ¸çš„æ¸©åº¦åˆ†å¸ƒã€‚
   - å°†è®¡ç®—å¯†é›†å‹ä»»åŠ¡è¿ç§»åˆ°æ¸©åº¦è¾ƒä½çš„æ ¸ä¸Šï¼Œå¹¶ç§»é™¤è¿™äº›æ ¸å‘¨å›´çš„æ°”æ³¡ï¼Œä»¥è¿›ä¸€æ­¥é™ä½æ¸©åº¦ï¼Œä»è€Œå…è®¸è¿™äº›æ ¸ä»¥æ›´é«˜çš„é¢‘ç‡è¿è¡Œã€‚
   - åŠ¨æ€è°ƒæ•´ä»»åŠ¡çš„åˆ†å¸ƒï¼Œä»¥å‡å°‘çƒ­å¹²æ‰°ï¼Œå³ä½¿è¿™ä¼šå¢åŠ é€šä¿¡è·ç¦»ã€‚
   - é€æ­¥ç§»é™¤æ°”æ³¡ï¼Œä»¥å¾—åˆ°ä¸åŒæ°”æ³¡æ•°é‡ä¸‹çš„æ€§èƒ½ã€‚

### ä¸ºä»€ä¹ˆå…ˆæ’å…¥æ°”æ³¡ï¼Œå†ç§»é™¤æ°”æ³¡

åœ¨ static patterning ä¸­ï¼Œå…ˆæ’å…¥æ°”æ³¡ï¼ˆbubblesï¼‰å†ç§»é™¤æ°”æ³¡çš„æ“ä½œé¡ºåºæ˜¯ä¸ºäº†åœ¨ä¸åŒçš„æ€§èƒ½ä¼˜åŒ–ç›®æ ‡ä¹‹é—´è¿›è¡Œæƒè¡¡å’Œé€‰æ‹©ã€‚è¿™ç§é¡ºåºçš„ä¸»è¦åŸå› å¦‚ä¸‹ï¼š

### 1. **æ¢ç´¢ä¸åŒçš„æ€§èƒ½ä¼˜åŒ–å¯èƒ½æ€§**

- **æ’å…¥æ°”æ³¡**ï¼šé€šè¿‡æ’å…¥æ°”æ³¡ï¼Œç®—æ³•å¯ä»¥æ¢ç´¢åœ¨ä¸åŒæ°”æ³¡æ•°é‡å’Œä½ç½®ä¸‹ï¼Œåº”ç”¨çš„é€šä¿¡å’Œè®¡ç®—æ€§èƒ½çš„å˜åŒ–ã€‚è¿™ä¸€æ­¥æ˜¯ä¸ºäº†ç”Ÿæˆå¤šç§å¯èƒ½çš„æ˜ å°„æ–¹æ¡ˆï¼Œä»¥ä¾¿åç»­é€‰æ‹©æœ€ä¼˜çš„æ–¹æ¡ˆã€‚
- **ç§»é™¤æ°”æ³¡**ï¼šåœ¨æ’å…¥æ°”æ³¡åï¼Œç®—æ³•é€šè¿‡é€æ­¥ç§»é™¤æ°”æ³¡æ¥è¯„ä¼°ä¸åŒæ°”æ³¡æ•°é‡å¯¹æ€§èƒ½çš„å½±å“ã€‚è¿™ä¸€æ­¥æ˜¯ä¸ºäº†åœ¨å®é™…çš„èµ„æºçº¦æŸä¸‹ï¼Œæ‰¾åˆ°æœ€ä¼˜çš„æ°”æ³¡æ•°é‡å’Œä½ç½®ï¼Œä»¥å®ç°æ€§èƒ½çš„æœ€å¤§åŒ–ã€‚

### 2. **ä¼˜åŒ–é€šä¿¡å’Œè®¡ç®—æ€§èƒ½**

- **é€šä¿¡æ€§èƒ½ä¼˜åŒ–**ï¼šåœ¨ communication-biased ç®—æ³•ä¸­ï¼Œæ’å…¥æ°”æ³¡æ˜¯ä¸ºäº†åœ¨åˆå§‹æ˜ å°„ä¸­å°½é‡ä¿æŒä»»åŠ¡ä¹‹é—´çš„é€šä¿¡æ•ˆç‡ã€‚é€šè¿‡æ’å…¥æ°”æ³¡ï¼Œå¯ä»¥è°ƒæ•´ä»»åŠ¡çš„æ˜ å°„ä½ç½®ï¼Œä»¥å‡å°‘é€šä¿¡è·ç¦»ã€‚éšåï¼Œé€šè¿‡ç§»é™¤æ°”æ³¡ï¼Œå¯ä»¥è¿›ä¸€æ­¥ä¼˜åŒ–é€šä¿¡è·¯å¾„ï¼Œç¡®ä¿åœ¨å®é™…èµ„æºåˆ†é…ä¸­é€šä¿¡æ€§èƒ½ä»ç„¶ä¿æŒé«˜æ•ˆã€‚
- **è®¡ç®—æ€§èƒ½ä¼˜åŒ–**ï¼šåœ¨ computation-biased ç®—æ³•ä¸­ï¼Œæ’å…¥æ°”æ³¡æ˜¯ä¸ºäº†åœ¨åˆå§‹æ˜ å°„ä¸­å°½é‡å‡å°‘çƒ­å¹²æ‰°ï¼Œæå‡è®¡ç®—æ€§èƒ½ã€‚é€šè¿‡æ’å…¥æ°”æ³¡ï¼Œå¯ä»¥å°†ä»»åŠ¡æ˜ å°„åˆ°æ¸©åº¦è¾ƒä½çš„æ ¸ä¸Šï¼Œä»è€Œå…è®¸è¿™äº›æ ¸ä»¥æ›´é«˜çš„é¢‘ç‡è¿è¡Œã€‚éšåï¼Œé€šè¿‡ç§»é™¤æ°”æ³¡ï¼Œå¯ä»¥è¿›ä¸€æ­¥ä¼˜åŒ–æ ¸çš„æ¸©åº¦åˆ†å¸ƒï¼Œæå‡æ•´ä½“çš„è®¡ç®—æ€§èƒ½ã€‚

### 3. **èµ„æºåˆ†é…çš„çµæ´»æ€§**

- **æ’å…¥æ°”æ³¡**ï¼šæ’å…¥æ°”æ³¡æä¾›äº†æ›´å¤šçš„èµ„æºåˆ†é…çµæ´»æ€§ï¼Œå…è®¸ç®—æ³•åœ¨ä¸åŒçš„èµ„æºåˆ†é…æ–¹æ¡ˆä¸­è¿›è¡Œé€‰æ‹©ã€‚è¿™ä¸€æ­¥æ˜¯ä¸ºäº†ç”Ÿæˆä¸€ä¸ªåˆæ­¥çš„æ˜ å°„æ–¹æ¡ˆï¼Œä»¥ä¾¿åç»­è¿›è¡Œè¿›ä¸€æ­¥çš„ä¼˜åŒ–ã€‚
- **ç§»é™¤æ°”æ³¡**ï¼šç§»é™¤æ°”æ³¡æ˜¯ä¸ºäº†åœ¨å®é™…çš„èµ„æºçº¦æŸä¸‹ï¼Œè°ƒæ•´å’Œä¼˜åŒ–åˆæ­¥çš„æ˜ å°„æ–¹æ¡ˆã€‚é€šè¿‡é€æ­¥ç§»é™¤æ°”æ³¡ï¼Œç®—æ³•å¯ä»¥æ‰¾åˆ°åœ¨å®é™…å¯ç”¨èµ„æºä¸‹æœ€ä¼˜çš„æ˜ å°„æ–¹æ¡ˆã€‚

### 4. **ç®—æ³•çš„è¿­ä»£ä¼˜åŒ–è¿‡ç¨‹**

- **æ’å…¥æ°”æ³¡**ï¼šæ’å…¥æ°”æ³¡æ˜¯ç®—æ³•çš„åˆå§‹æ¢ç´¢é˜¶æ®µï¼Œç”¨äºç”Ÿæˆå¤šç§å¯èƒ½çš„æ˜ å°„æ–¹æ¡ˆã€‚
- **ç§»é™¤æ°”æ³¡**ï¼šç§»é™¤æ°”æ³¡æ˜¯ç®—æ³•çš„ä¼˜åŒ–é˜¶æ®µï¼Œç”¨äºåœ¨å®é™…èµ„æºçº¦æŸä¸‹ï¼Œé€æ­¥è°ƒæ•´å’Œä¼˜åŒ–æ˜ å°„æ–¹æ¡ˆï¼Œä»¥è¾¾åˆ°æ€§èƒ½çš„æœ€ä¼˜ã€‚

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311192115188.png" alt="image-20250311192115188" style="zoom:67%;" />

CCRï¼šcomputation to communication rate

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311192201693.png" alt="image-20250311192201693" style="zoom:67%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311192221487.png" alt="image-20250311192221487" style="zoom:67%;" />

### Dynamic Patterning

åˆ†æˆä¸¤æ­¥ï¼š1. æ ¹æ®applicationçš„ç‰¹æ€§æ‰¾ä¸€ç§task migrationçš„pattern. 2. ç¡®å®šbubble number, aspect ratio (the ratio of the width to the height) of the core region, followed by finding the location of the core regionï¼ˆç”¨åˆ†ä¸¤å±‚çš„æ ‘æœç´¢ç®—æ³•ï¼‰

### æ–‡ç« é‡‡ç”¨çš„ä¸‰ç§pattern

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311193616285.png" alt="image-20250311193616285" style="zoom:67%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311193638029.png" alt="image-20250311193638029" style="zoom:67%;" />

square shiftingçš„å¥½å¤„ï¼šmigrationä¹‹åtaskä¹‹é—´çš„ä½ç½®å…³ç³»ä¿æŒä¸å˜ï¼Œä¸ä¼šå¢åŠ communication latencyã€‚é€‚åˆï¼šworkloadæ¯”è¾ƒå°ï¼Œæœ‰è¶³å¤Ÿçš„core å¯ä»¥ç”¨æ¥æ•´ç‰‡åœ°è¿ç§»

confined neighbor swapping shiftingå¥½å¤„ï¼šåªä¼šå¢åŠ ä¸€ç‚¹ç‚¹çš„communication latencyã€‚é€‚åˆï¼šworkloadå¾ˆé‡ï¼Œæ²¡æœ‰è¶³å¤Ÿçš„available coreï¼Œapplicationçš„communication volumeå¾ˆé‡

confined local coolest shiftingå¥½å¤„ï¼šè¢«migratedçš„taskåœ¨è¿ç§»ä¹‹åå¯ä»¥è·‘åˆ°æ›´é«˜çš„é¢‘ç‡ã€‚é€‚åˆï¼šworkloadå¾ˆé‡ï¼Œæ²¡æœ‰è¶³å¤Ÿçš„available core, applicationçš„computationéœ€æ±‚å¾ˆé‡

### ç²—ç•¥çš„mappingç»“æœ

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311195855759.png" alt="image-20250311195855759" style="zoom: 67%;" />

<img src="../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311195913643.png" alt="image-20250311195913643" style="zoom:67%;" />

å¦‚æœworkloadè¾ƒè½»ï¼ˆarrival rateè¾ƒä½ï¼‰ï¼Œå€¾å‘äºé€‰æ‹©square shiftingï¼›å¦‚æœworkloadè¾ƒé‡ï¼Œä¸”æ³¨é‡é€šä¿¡æ•ˆç‡ï¼Œå€¾å‘äºé€‰æ‹©confined neighbor swapping patternï¼›å¦‚æœworkloadè¾ƒé‡ï¼Œä¸”æ³¨é‡è®¡ç®—æ•ˆç‡ï¼Œå€¾å‘äºé€‰æ‹©confined local coolest shifting pattern



# Thermal Implications in Scaling High-Performance Server 3D Chiplet-based 2.5D SoC from FinFET to Nanosheet (IMEC, ISVLSI'24)

ä¸»è¦è®²3D Chipletçš„ä¸€äº›thermalç‰¹æ€§ï¼ŒåŒ…æ‹¬å·¥è‰ºå·®å¼‚ã€workloadå·®å¼‚ã€LOMè¿˜æ˜¯MOLå·®å¼‚å¯¹thermalè¡¨ç°çš„å½±å“ï¼ŒåŠfrequencyå’ŒMax temperatureçš„å…³ç³»

![image-20250311215847423](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250311215847423.png)



# QSCORES: Trading dark silicon for scalable energy efficiency with quasi-specific cores (MICRO'11)

QSCOREï¼ˆQuasi-specific Coresï¼‰æ˜¯ä¸€ç§å‡†ä¸“ç”¨æ ¸å¿ƒï¼Œæ—¨åœ¨é€šè¿‡æ‰§è¡Œå¤šä¸ªé€šç”¨è®¡ç®—ï¼Œæä¾›æ¯”é€šç”¨å¤„ç†å™¨é«˜ä¸€ä¸ªæ•°é‡çº§çš„èƒ½æ•ˆã€‚å…¶è®¾è®¡æµç¨‹åŸºäºåº”ç”¨å†…å¤–å­˜åœ¨ç›¸ä¼¼ä»£ç æ¨¡å¼çš„æ´å¯Ÿï¼Œé€šè¿‡æŒ–æ˜å’Œåˆ©ç”¨è¿™äº›ç›¸ä¼¼æ¨¡å¼ï¼Œä½¿å°‘é‡ä¸“ç”¨æ ¸å¿ƒèƒ½æ”¯æŒå¤§é‡å¸¸ç”¨è®¡ç®—ã€‚åœ¨åŒ…å« 12 ä¸ªåº”ç”¨çš„å¤šæ ·åŒ–å·¥ä½œè´Ÿè½½ä¸Šï¼ŒQSCORE æä¾›ç±»ä¼¼ ASIC çš„èƒ½æ•ˆï¼ŒåŒæ—¶å‡å°‘ä¸“ç”¨æ ¸å¿ƒæ•°é‡è¶… 50%ï¼Œé¢ç§¯éœ€æ±‚å‡å°‘ 25%ã€‚

### è®¾è®¡æµç¨‹

1. **ä¾èµ–å›¾ç”Ÿæˆ** ï¼šå°†åº”ç”¨çƒ­ç‚¹ä»£ç è¡¨ç¤ºä¸ºç¨‹åºä¾èµ–å›¾ï¼ˆPDGï¼‰ï¼ŒèŠ‚ç‚¹ä»£è¡¨è¯­å¥ï¼Œè¾¹ä»£è¡¨æ§åˆ¶å’Œæ•°æ®ä¾èµ–ã€‚
2. **æŒ–æ˜ç›¸ä¼¼ä»£ç æ¨¡å¼** ï¼šä½¿ç”¨ FFSM ç®—æ³•åœ¨ PDG ä¸­å¯»æ‰¾ç›¸ä¼¼å­å›¾ï¼Œè¯†åˆ«å¯åˆå¹¶çš„ä»£ç æ®µã€‚
3. **åˆå¹¶ç¨‹åºä¾èµ–å›¾** ï¼šåˆ›å»ºæ–°çš„ QSCORE ä¾èµ–å›¾èŠ‚ç‚¹ï¼Œæ·»åŠ æ§åˆ¶å’Œæ•°æ®ä¾èµ–è¾¹ï¼Œå¹¶ç”Ÿæˆå˜é‡é›†ï¼Œä»¥æ”¯æŒå¤šä¸ªè®¡ç®—ã€‚
4. **QSCORE ç”Ÿæˆ** ï¼šå°†ä¾èµ–å›¾é¡ºåºåŒ–ï¼Œç”Ÿæˆæœ‰æ•ˆçš„ C è¡¨è¾¾å¼ï¼Œå¹¶æœ€ç»ˆç”Ÿæˆ QSCORE ç¡¬ä»¶ã€‚

### â€œç›¸ä¼¼ä»£ç æ¨¡å¼â€

**ç°åº¦è½¬æ¢å‡½æ•°ï¼š**

cCopy

```c
void rgb_to_grayscale(Image img, Image gray) {
    for (int i = 0; i < img.height; i++) {
        for (int j = 0; j < img.width; j++) {
            gray.pixels[i][j] = 0.299 * img.red[i][j] + 0.587 * img.green[i][j] + 0.114 * img.blue[i][j];
        }
    }
}
```

**äºŒå€¼åŒ–å¤„ç†å‡½æ•°ï¼š**

cCopy

```c
void grayscale_to_binary(Image gray, Image binary, int threshold) {
    for (int i = 0; i < gray.height; i++) {
        for (int j = 0; j < gray.width; j++) {
            binary.pixels[i][j] = (gray.pixels[i][j] >= threshold) ? 255 : 0;
        }
    }
}
```

è¿™ä¸¤ä¸ªå‡½æ•°éƒ½åŒ…å«åµŒå¥—çš„å¾ªç¯ç»“æ„ï¼Œå¯¹å›¾åƒçš„æ¯ä¸ªåƒç´ è¿›è¡Œæ“ä½œã€‚å®ƒä»¬çš„æ§åˆ¶æµç›¸ä¼¼ï¼Œéƒ½æ˜¯é€šè¿‡åŒå±‚å¾ªç¯éå†å›¾åƒçš„æ¯ä¸ªåƒç´ ï¼Œåªæ˜¯å…·ä½“çš„æ“ä½œä¸åŒï¼šä¸€ä¸ªæ˜¯è®¡ç®—ç°åº¦å€¼ï¼Œå¦ä¸€ä¸ªæ˜¯æ ¹æ®é˜ˆå€¼è¿›è¡ŒäºŒå€¼åŒ–ã€‚

ä¾‹å¦‚ï¼Œåœ¨å¤šä¸ªæ•°æ®å¤„ç†å‡½æ•°ä¸­ï¼Œéƒ½å­˜åœ¨å¯¹æ•°æ®æ•°ç»„è¿›è¡Œéå†çš„å¾ªç¯ç»“æ„ã€‚å¦‚ä¸‹æ‰€ç¤ºçš„ä¸¤ä¸ªå‡½æ•°ï¼Œè™½ç„¶å…·ä½“æ“ä½œä¸åŒï¼Œä½†éƒ½åŒ…å«å¯¹æ•°ç»„å…ƒç´ çš„é€ä¸ªå¤„ç†ï¼š

cCopy

```c
// å‡½æ•° 1ï¼šè®¡ç®—æ•°ç»„å…ƒç´ çš„å’Œ
int array_sum(int *array, int length) {
    int sum = 0;
    for (int i = 0; i < length; i++) {
        sum += array[i];
    }
    return sum;
}

// å‡½æ•° 2ï¼šå¯¹æ•°ç»„å…ƒç´ è¿›è¡Œå¹³æ–¹æ“ä½œ
void array_square(int *array, int length) {
    for (int i = 0; i < length; i++) {
        array[i] = array[i] * array[i];
    }
}
```

è¿™ä¸¤ä¸ªå‡½æ•°éƒ½åŒ…å«ä¸€ä¸ªå¾ªç¯ï¼Œå¯¹æ•°ç»„çš„æ¯ä¸ªå…ƒç´ è¿›è¡Œæ“ä½œï¼Œå®ƒä»¬çš„æ§åˆ¶æµç»“æ„ç›¸ä¼¼ã€‚

### æ€»ç»“è€Œè¨€

QSCOREæ˜¯ä»‹äºASICå’Œé€šç”¨å¤„ç†å™¨ä¹‹é—´çš„äº§ç‰©ã€‚å®ƒä¸åƒ ASIC é‚£æ ·ä¸ºç‰¹å®šä»»åŠ¡é«˜åº¦å®šåˆ¶ï¼Œä¹Ÿä¸åƒé€šç”¨å¤„ç†å™¨é‚£æ ·èƒ½å¤Ÿæ‰§è¡Œä»»ä½•ç±»å‹çš„è®¡ç®—ä»»åŠ¡ã€‚QSCORE æ˜¯ä¸ºç‰¹å®šç±»å‹çš„è®¡ç®—æ¨¡å¼è®¾è®¡çš„ï¼Œè¿™äº›æ¨¡å¼åœ¨å¤šä¸ªåº”ç”¨ä¸­å­˜åœ¨ç›¸ä¼¼æ€§ã€‚ä¾‹å¦‚ï¼Œå®ƒå¯èƒ½é’ˆå¯¹å¾ªç¯ç»“æ„ã€æ•°ç»„æ“ä½œã€çŸ©é˜µè®¡ç®—ç­‰å¸¸è§çš„è®¡ç®—æ¨¡å¼è¿›è¡Œä¼˜åŒ–ã€‚è¿™æ„å‘³ç€ QSCORE åœ¨è¿™äº›ç‰¹å®šè®¡ç®—æ¨¡å¼ä¸Šå…·æœ‰é«˜æ•ˆçš„æ‰§è¡Œèƒ½åŠ›ï¼Œä½†æ— æ³•åƒé€šç”¨å¤„ç†å™¨é‚£æ ·é€‚åº”æ‰€æœ‰ç±»å‹çš„è®¡ç®—ä»»åŠ¡ã€‚QSCORE çš„ç›®æ ‡æ˜¯åœ¨æ€§èƒ½å’Œèƒ½æ•ˆä¹‹é—´å–å¾—å¹³è¡¡ã€‚å®ƒé€šè¿‡ä¸“ç”¨ç¡¬ä»¶ç»“æ„æé«˜ç‰¹å®šè®¡ç®—æ¨¡å¼çš„æ‰§è¡Œæ•ˆç‡ï¼ŒåŒæ—¶ä¿æŒè¾ƒä½çš„åŠŸè€—ã€‚ç„¶è€Œï¼Œè¿™ç§å¹³è¡¡ä¹Ÿæ„å‘³ç€å®ƒåœ¨æŸäº›æ–¹é¢å¯èƒ½ä¸å¦‚ ASIC é‚£æ ·æè‡´ä¼˜åŒ–ï¼Œä¹Ÿä¸å¦‚é€šç”¨å¤„ç†å™¨é‚£æ ·å…·æœ‰å¹¿æ³›çš„é€‚ç”¨æ€§ã€‚



# GIA: A Reusable General Interposer Architecture for Agile Chiplet Integration (è®¡ç®—æ‰€ï¼ŒICCAD'22)

interposerå¸¦æ¥é«˜æ˜‚çš„NRE (Non-recurring engineering)æˆæœ¬å’Œè¾ƒé•¿çš„è®¾è®¡å‘¨æœŸ

### Contribution:

- æå‡ºäº†ä¸€ç§å¯é‡ç”¨çš„interposer ï¼ˆåŒ…æ‹¬activeçš„å’Œpassiveçš„ï¼‰ï¼Œå¯ä»¥é€šè¿‡interposerä¸Šçš„routeré…ç½®å®ç°ä¸åŒçš„Chipletæ‹“æ‰‘ã€‚
- æå‡ºäº†å¯¹åº”çš„è‡ªåŠ¨åŒ–ç­–ç•¥å» select chiplets, generate inter-chiplet network, place chiplets, and perform GIA mapping
- å®éªŒç»“æœ

![image-20250313154542048](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250313154542048.png)



# EIGENï¼š Enabling Efficient 3DIC Interconnect with Heterogeneous Dual-Layer Network-on-Active-Interposer (HPCA'24)

æŠŠinterposerä¸Šçš„è·¯ç”±ç½‘ç»œåˆ†æˆä¸¤å±‚ï¼Œä¸Šé¢çš„AspLayerï¼ˆåº”ç”¨å±‚ï¼‰ï¼ˆapplication-aware switch-programmable interconnect layerï¼‰æ˜¯application-specificçš„ï¼Œå¯¹å¤§é€šé‡ã€é«˜ä¼˜å…ˆçº§çš„é€šä¿¡ï¼Œæ”¯æŒä½å»¶è¿Ÿçš„single-hop communication (ç›´æ¥ç”¨switch)ï¼Œä¸‹é¢çš„DynLayerå±‚(dynamic packet-routing interconnection layer)æ‰¿æ‹…ä¸é‚£ä¹ˆå¤§é€šé‡ã€é«˜ä¼˜å…ˆçº§çš„æ§åˆ¶å’Œè®¿å­˜ (ç”¨çš„æ˜¯router)

![image-20250313154951517](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250313154951517.png)

![image-20250313155436871](../images/2025-05-05-D2Dè®ºæ–‡é˜…è¯».assets/image-20250313155436871.png)

æœ‰ç‚¹ç±»ä¼¼mainbandå’Œsidebandçš„åˆ’åˆ†ï¼Œmainbandï¼ˆå½¢å¦‚ASPLayerï¼‰ï¼Œæ‰¿æ‹…ä¸»è¦çš„æ•°æ®é€šä¿¡ä»»åŠ¡ï¼›sidebandï¼ˆå½¢å¦‚DynLayerï¼‰ï¼Œæ‰¿æ‹…æ§åˆ¶ç­‰æ¬¡è¦çš„æ•°æ®é€šä¿¡ä»»åŠ¡ï¼Œé˜²æ­¢å’ŒmainbandæŠ¢å NoCå¸¦å®½ã€‚



# SCARï¼šScheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators (MICRO'24)

