library ieee;
use ieee.std_logic_1164.all;

entity datapath is
   port(
		clk: in std_logic
	);
end entity;

architecture basic of datapath is
   component krypton is
port(inp:in std_logic_vector(4 downto 0);
        reset,clock:in std_logic;
        outp: out std_logic);
   end component;
begin
   add_instance: krypton
	port map(
		inp => input_vector(6 downto 2),
		reset => input_vector(1),
		clock => input_vector(0),
		outp => output_vector(0)
	);
end basic;

