[
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890280",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890280",
        "articleTitle": "A VHDL success story: electric drive system using neural controller",
        "volume": null,
        "issue": null,
        "startPage": "118",
        "endPage": "122",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37294710200,
                "preferredName": "M. Cirstea",
                "firstName": "M.",
                "lastName": "Cirstea"
            },
            {
                "id": 37282434000,
                "preferredName": "A. Dinu",
                "firstName": "A.",
                "lastName": "Dinu"
            },
            {
                "id": 37285163400,
                "preferredName": "M. McCormick",
                "firstName": "M.",
                "lastName": "McCormick"
            },
            {
                "id": 37088101819,
                "preferredName": "D. Nicula",
                "firstName": "D.",
                "lastName": "Nicula"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890270",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890270",
        "articleTitle": "HDML: compiled VHDL in XML",
        "volume": null,
        "issue": null,
        "startPage": "69",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37741349000,
                "preferredName": "M.H. Reshadi",
                "firstName": "M.H.",
                "lastName": "Reshadi"
            },
            {
                "id": 37087524760,
                "preferredName": "B. Goji-Ara",
                "firstName": "B.",
                "lastName": "Goji-Ara"
            },
            {
                "id": 37268302500,
                "preferredName": "Z. Navabi",
                "firstName": "Z.",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890177",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890177",
        "articleTitle": "Requirements modeling technology: a vision for better, faster, and cheaper systems",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 38231361200,
                "preferredName": "D. Barker",
                "firstName": "D.",
                "lastName": "Barker"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890279",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890279",
        "articleTitle": "Induction motor drive system modelled in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "117",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37294710200,
                "preferredName": "M. Cirstea",
                "firstName": "M.",
                "lastName": "Cirstea"
            },
            {
                "id": 37293861200,
                "preferredName": "A. Aounis",
                "firstName": "A.",
                "lastName": "Aounis"
            },
            {
                "id": 37285163400,
                "preferredName": "M. McCormick",
                "firstName": "M.",
                "lastName": "McCormick"
            },
            {
                "id": 37377576000,
                "preferredName": "P. Urwin",
                "firstName": "P.",
                "lastName": "Urwin"
            },
            {
                "id": 38224211400,
                "preferredName": "L. Haydock",
                "firstName": "L.",
                "lastName": "Haydock"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890258",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890258",
        "articleTitle": "Predicting the performance of SoC verification technologies",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37309572300,
                "preferredName": "G.D. Peterson",
                "firstName": "G.D.",
                "lastName": "Peterson"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890273",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890273",
        "articleTitle": "Using XML for representation and visualization of elaborated VHDL-AMS models",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "87",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37087981995,
                "preferredName": "T. Karayiannis",
                "firstName": "T.",
                "lastName": "Karayiannis"
            },
            {
                "id": 37327214600,
                "preferredName": "J. Mades",
                "firstName": "J.",
                "lastName": "Mades"
            },
            {
                "id": 37433480500,
                "preferredName": "T. Schneider",
                "firstName": "T.",
                "lastName": "Schneider"
            },
            {
                "id": 37445585800,
                "preferredName": "A. Windisch",
                "firstName": "A.",
                "lastName": "Windisch"
            },
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890278",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890278",
        "articleTitle": "Modeling foreign architectures with VHPI",
        "volume": null,
        "issue": null,
        "startPage": "100",
        "endPage": "107",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37087978108,
                "preferredName": "J. Shields",
                "firstName": "J.",
                "lastName": "Shields"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890282",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890282",
        "articleTitle": "High-level test generation from VHDL behavioral descriptions",
        "volume": null,
        "issue": null,
        "startPage": "123",
        "endPage": "126",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37087979680,
                "preferredName": "A.M. Gharebaghi",
                "firstName": "A.M.",
                "lastName": "Gharebaghi"
            },
            {
                "id": 37268302500,
                "preferredName": "Z. Navabi",
                "firstName": "Z.",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890178",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890178",
        "articleTitle": "On upgrading legacy electronics systems: methodology, enabling technologies and tools",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37275348800,
                "preferredName": "V. Madisetti",
                "firstName": "V.",
                "lastName": "Madisetti"
            },
            {
                "id": 37088305455,
                "preferredName": "Y.-K. Jung",
                "firstName": "Y.-K.",
                "lastName": "Jung"
            },
            {
                "id": 38022770700,
                "preferredName": "M. Khan",
                "firstName": "M.",
                "lastName": "Khan"
            },
            {
                "id": 37089068981,
                "preferredName": "J. Kim",
                "firstName": "J.",
                "lastName": "Kim"
            },
            {
                "id": 38016359200,
                "preferredName": "T. Finnessy",
                "firstName": "T.",
                "lastName": "Finnessy"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890259",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890259",
        "articleTitle": "Another approach to system level design",
        "volume": null,
        "issue": null,
        "startPage": "25",
        "endPage": "31",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 38234638000,
                "preferredName": "Y. Veller",
                "firstName": "Y.",
                "lastName": "Veller"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890269",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890269",
        "articleTitle": "Gated clocks in RT-synthesis and simulation",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            },
            {
                "id": 37445585800,
                "preferredName": "A. Windisch",
                "firstName": "A.",
                "lastName": "Windisch"
            },
            {
                "id": 37327214600,
                "preferredName": "J. Mades",
                "firstName": "J.",
                "lastName": "Mades"
            },
            {
                "id": 37433480500,
                "preferredName": "T. Schneider",
                "firstName": "T.",
                "lastName": "Schneider"
            },
            {
                "id": 37087000740,
                "preferredName": "Ke Yang",
                "firstName": null,
                "lastName": "Ke Yang"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890275",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890275",
        "articleTitle": "Testing a procedural interface for conformance to a standard",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37087979341,
                "preferredName": "U. Parvathy",
                "firstName": "U.",
                "lastName": "Parvathy"
            },
            {
                "id": 37606836800,
                "preferredName": "F. Martinolle",
                "firstName": "F.",
                "lastName": "Martinolle"
            },
            {
                "id": 37087978497,
                "preferredName": "S. Subramanian",
                "firstName": "S.",
                "lastName": "Subramanian"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890276",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890276",
        "articleTitle": "Mixed language design data access: procedural interface design considerations",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37606836800,
                "preferredName": "F. Martinolle",
                "firstName": "F.",
                "lastName": "Martinolle"
            },
            {
                "id": 37087979341,
                "preferredName": "U. Parvathy",
                "firstName": "U.",
                "lastName": "Parvathy"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890272",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890272",
        "articleTitle": "An XML-based meta-model for the design of multiprocessor embedded systems",
        "volume": null,
        "issue": null,
        "startPage": "75",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37277483400,
                "preferredName": "W.O. Cesario",
                "firstName": "W.O.",
                "lastName": "Cesario"
            },
            {
                "id": 37326039900,
                "preferredName": "L. Gauthier",
                "firstName": "L.",
                "lastName": "Gauthier"
            },
            {
                "id": 37326033800,
                "preferredName": "D. Lyonnard",
                "firstName": "D.",
                "lastName": "Lyonnard"
            },
            {
                "id": 37265153000,
                "preferredName": "G. Nicolescu",
                "firstName": "G.",
                "lastName": "Nicolescu"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890263",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890263",
        "articleTitle": "Automated test vector generation from Rosetta requirements",
        "volume": null,
        "issue": null,
        "startPage": "51",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": [
            {
                "id": 37087743995,
                "preferredName": "K. Ranganathan",
                "firstName": "K.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37267617800,
                "preferredName": "M. Rangarajan",
                "firstName": "M.",
                "lastName": "Rangarajan"
            },
            {
                "id": 37272457900,
                "preferredName": "P. Alexander",
                "firstName": "P.",
                "lastName": "Alexander"
            },
            {
                "id": 37087743152,
                "preferredName": "T. Regan",
                "firstName": "T.",
                "lastName": "Regan"
            }
        ]
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890283",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890283",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "127",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": []
    },
    {
        "publicationNumber": "7151",
        "doi": "10.1109/VIUF.2000.890176",
        "publicationYear": "2000",
        "publicationDate": "20-20 Oct. 2000",
        "articleNumber": "890176",
        "articleTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings VHDL International Users Forum Fall Workshop",
        "authors": []
    }
]