{"vcs1":{"timestamp_begin":1682281980.567701078, "rt":2.16, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682281982.786498014, "rt":1.46, "ut":0.19, "st":0.24}}
{"link":{"timestamp_begin":1682281984.415855681, "rt":2.03, "ut":0.06, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682281980.295559483}
{"VCS_COMP_START_TIME": 1682281980.295559483}
{"VCS_COMP_END_TIME": 1682281987.583324760}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341180}}
{"stitch_vcselab": {"peak_mem": 238988}}
