// Seed: 1787268461
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input tri id_4
);
  genvar id_6;
  module_2(
      id_3, id_0
  );
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1
);
  wor  id_3 = 1'h0 - !1'b0;
  wire id_4 = !id_1;
  wire id_5;
  module_0(
      id_1, id_0, id_1, id_0, id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    input  supply0 id_1
);
  id_3(
      .id_0(1), .id_1(id_4)
  );
endmodule
