
![alt text](https://github.com/srvrc/Computer-Architecture/blob/master/Multi%20Cycle%20CPU%20Datapath%20and%20Controller/g1.JPG?raw=true) 
![alt text](https://github.com/srvrc/Computer-Architecture/blob/master/Multi%20Cycle%20CPU%20Datapath%20and%20Controller/controlsignals.JPG?raw=true)  
![alt text](https://github.com/srvrc/Computer-Architecture/blob/master/Multi%20Cycle%20CPU%20Datapath%20and%20Controller/diagram.JPG?raw=true)
