###############################################################################
#                                                                             #
#     IAR Assembler V7.12.1.987/W32  for MSP430 29/Mar/2023  15:09:38         #
#     Copyright 1996-2018 IAR Systems AB.                                     #
#                                                                             #
#           Target option =  MSP430X                                          #
#           Source file   =  D:\USER\430\U_ELECTRO\UELEC_01.s43               #
#           List file     =  D:\USER\430\U_ELECTRO\Debug\List\UELEC_01.lst    #
#           Object file   =  D:\USER\430\U_ELECTRO\Debug\Obj\UELEC_01.r43     #
#           Command line  =  -f C:\Users\isc_l\AppData\Local\Temp\EW4ED4.tmp  #
#                            (D:\USER\430\U_ELECTRO\UELEC_01.s43              #
#                            -OD:\USER\430\U_ELECTRO\Debug\Obj -s+ -M<> -w+   #
#                            -LD:\USER\430\U_ELECTRO\Debug\List -cM -i -B     #
#                            -t8 -r -D__MSP430FR5994__ -v1 --data_model       #
#                            small --code_model large                         #
#                            -ID:\Program Files (x86)\IAR Systems\Embedded Workbench 8.0\430\INC\) #
#                                                                             #
###############################################################################

                                               DINT
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",115 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arch
                               itecture
                                       EINT                            //
                     interrupts enabled
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",148 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arch
                               itecture
                                               push    Rxx4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",616 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid
                                warning.
                                               push    Rxx4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",710 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid
                                warning.
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\FR_A_Utils.s43",78 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                               eint
                               --------------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",20 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arch
                               itecture
                               MPY10   push    R13             // R12*10 =>
                     R12
                               ------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",55 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid
                                warning.
                                               push    IRACM
                               --------------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",159 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                            push       SR
                               -----------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",398 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                            pop        SR
                               ----------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",411 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",411 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",151 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R5
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",152 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",205 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R5
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",206 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R5
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",327 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                            dint
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",679 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
                                            eint               
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",691 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",691 
                     Warning[410]: A NOP needs to be added after setting GIE if
                     the next instructi
                               on clears GIE, as required by the architecture
                                            dint
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",703 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
                                            eint               
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",710 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
                                            eint               
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",793 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",800 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",814 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",815 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",825 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                           push  SR
                               ----------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Mesage.s43",46 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to
                                avoid warning.
                                           pop   SR
                               ---------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Mesage.s43",53 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by th
                               e architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Mesage.s43",53 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by th
                               e architecture
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",51 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to av
                               oid warning.
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",54 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to av
                               oid warning.
                                           push  SR
                               ----------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",145 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                           dint
                               ----------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",146 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
                               _w_ret_e    pop SR
                               ---------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",162 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",162 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",190 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",224 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                               _tx_l           push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",251 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_ADC12.s43",481 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to
                                avoid warning.
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    08  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier
                                to avoid warning.
                                       dint                                   
                     
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    09  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
                                       pop     SR
                               -----------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    14  Warning[413]: A NOP needs to be added before setting
                     GIE, as required by
                                the architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    14  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    45  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier
                                to avoid warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    51  Warning[413]: A NOP needs to be added before setting
                     GIE, as required by
                                the architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    51  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    60  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier
                                to avoid warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    67  Warning[413]: A NOP needs to be added before setting
                     GIE, as required by
                                the architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    67  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",30
                    9  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
                                               push    R11
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",52
                    4  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",52
                    5  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",52
                    6  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",118 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",129 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",129 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",147 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",158 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",158 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",184 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",195 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",195 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",209 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",220 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",220 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",262 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",270 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",270 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
                               _step_x1        push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\StepDrv.s43",13 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid w
                               arning.
                               _step_x05       push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\StepDrv.s43",25 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid w
                               arning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",306 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",313 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                               _BMP_Mode       push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",376 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",383 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                               L_xx            push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",583 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                               L_xxh           push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",631 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",701 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",814 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",828 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.


      1    001C00              //**********************************************
                               ********************************
      2    001C00              //                             MODUL UELEC_01
                                
      3    001C00              //**********************************************
                               ********************************
      4    001C00               #define  __BASE_STATION__
      5    001C00              // #define  __HAMMING_CORRECTION__ 
      6    001C00              #define  __ACLK_LFMODCLK__
      7    001C00              //                          --- SETTINGS
                                PARAMETERS ---
      8    001C00              #define RS485_SPEED             9600          //
                                115200 or 19200 or 9600   
      9    001C00              #define DEVICE_ID       15                     
                                // 
     10    001C00              #define DEVICE_ADDR     1                      
                                // ModBus Address RSCOM
     11    001C00              #define MODBUS_CHAR_TIMEOUT  10
     12    001C00              #define __LCD_PRESENT__                        
                                // OLED Display 
     13    001C00              //#define __A1_COM__                           
                                // RS485
     14    001C00              
     15    001C00              #define  __DEBUG_MODE__                 // sinc
                                for Oscilloscope!
     16    001C00              //#define  __RAM_FUNCTION__             // fast
                                RAM function!
     17    001C00              //==============================================
                               =============================================
                                
     18    001C00              #include "ToDo_UELEC.h"                        
                                ; #define controlled include file             
                                
      1    001C00              // ****************  To Do  UWM  ***************
                               ***********
      2    001C00              
      3    001C00              // ОК C18 заменить на 330pF  LPF 87kHz
      4    001C00              // ОК R37 заменить на 47k
      5    001C00              // ОК TRS3221 добавить резисторы переразвести
                                PCB
      6    001C00              // ОК рассчет LRC!!!! для всех нулей!
      7    001C00              // время просыпания POW AMP  большое!!!!
      8    001C00              // сенс.клав. на детект воды!!!
      9    001C00              // НЕТ 32 bit timer  TA1.2 -> TA0CLK проблемма
                                нужен CCR0 и CCR2!!!(slaa726) ???
     10    001C00              // MP2307 -> MP2393 или TPS54334
     11    001C00              
     12    001C00              
     13    001C00              
     14    001C00              
     15    001C00              
     16    001C00              
     17    001C00              
     18    001C00              
     19    001C00              
     20    001C00              
     21    001C00              
     22    001C00              
     23    001C00              
     24    001C00              
     25    001C00              
     26    001C00              
     27    001C00              
     28    001C00              
     29    001C00              
     30    001C00              
     31    001C00              
     32    001C00              
     33    001C00              
     34    001C00              //  single radially expanding ring, a <$10
                                Steminc model SMC26D22H13SMQA
     35    001C00              //двухкомпонентную уретановую заливку EN12,
                                производимое Cytec Industries [13],
     36    001C00              
     37    001C00              
     38    001C00              
     39    001C00              
     40    001C00              
     41    001C00              
     42    001C00              
     43    001C00              
     44    001C00              
     45    001C00              
     46    001C00              
     47    001C00              
     48    001C00              
     49    001C00              
     50    001C00              
     51    001C00              
     52    001C00              
     53    001C00              
     54    001C00              
     55    001C00              
     56    001C00              
     57    001C00              
     58    001C00              
     59    001C00              
     60    001C00              
     61    001C00              
     62    001C00              
     19    001C00              #include <msp430fr5994.h>                      
                                ; #define controlled include file
      1    001C00              //**********************************************
                               *******************************
      2    001C00              //
      3    001C00              // Copyright (C) 2012 - 2018 Texas Instruments
                                Incorporated - http://www.ti.com/
      4    001C00              //
      5    001C00              // Redistribution and use in source and binary
                                forms, with or without
      6    001C00              // modification, are permitted provided that the
                                following conditions
      7    001C00              // are met:
      8    001C00              //
      9    001C00              //  Redistributions of source code must retain
                                the above copyright
     10    001C00              //  notice, this list of conditions and the
                                following disclaimer.
     11    001C00              //
     12    001C00              //  Redistributions in binary form must
                                reproduce the above copyright
     13    001C00              //  notice, this list of conditions and the
                                following disclaimer in the
     14    001C00              //  documentation and/or other materials
                                provided with the
     15    001C00              //  distribution.
     16    001C00              //
     17    001C00              //  Neither the name of Texas Instruments
                                Incorporated nor the names of
     18    001C00              //  its contributors may be used to endorse or
                                promote products derived
     19    001C00              //  from this software without specific prior
                                written permission.
     20    001C00              //
     21    001C00              // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT
                                HOLDERS AND CONTRIBUTORS
     22    001C00              // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES
                               , INCLUDING, BUT NOT
     23    001C00              // LIMITED TO, THE IMPLIED WARRANTIES OF
                                MERCHANTABILITY AND FITNESS FOR
     24    001C00              // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
                                EVENT SHALL THE COPYRIGHT
     25    001C00              // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY
                                DIRECT, INDIRECT, INCIDENTAL,
     26    001C00              // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
                                (INCLUDING, BUT NOT
     27    001C00              // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
                                OR SERVICES; LOSS OF USE,
     28    001C00              // DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
                                HOWEVER CAUSED AND ON ANY
     29    001C00              // THEORY OF LIABILITY, WHETHER IN CONTRACT,
                                STRICT LIABILITY, OR TORT
     30    001C00              // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
                                IN ANY WAY OUT OF THE USE
     31    001C00              // OF THIS SOFTWARE, EVEN IF ADVISED OF THE
                                POSSIBILITY OF SUCH DAMAGE.
     32    001C00              //
     33    001C00              // MSP430FR5994 Register Definitions
     34    001C00              //
     35    001C00              //**********************************************
                               ******************************
     36    001C00              
     37    001C00              /***********************************************
                               *********************
     38    001C00              *
     39    001C00              * Standard register and bit definitions for the
                                Texas Instruments
     40    001C00              * MSP430 microcontroller.
     41    001C00              *
     42    001C00              * This file supports assembler and C development
                                for
     43    001C00              * MSP430FR5994 devices.
     44    001C00              *
     45    001C00              ************************************************
                               ********************/
     46    001C00              
     47    001C00              #ifndef __msp430fr5994
     48    001C00              #define __msp430fr5994
     49    001C00              
     50    001C00              #define __MSP430_HEADER_VERSION__ 1205
     51    001C00              
     52    001C00              #ifndef __AUTOGENERATED__
     53    001C00              #define __AUTOGENERATED__
     54    001C00              #endif
     55    001C00              
     56    001C00              #define __MSP430_HAS_MSP430XV2_CPU__  /* CPU
                                type */
     57    001C00              #define __MSP430FR5XX_6XX_FAMILY__
     58    001C00              
     59    001C00              #ifdef  __IAR_SYSTEMS_ICC__
     60    001C00              #ifndef _SYSTEM_BUILD
     61    001C00              #pragma system_include
     62    001C00              #endif
     63    001C00              #endif
     64    001C00              
     65    001C00              #if (((__TID__ >> 8) & 0x7F) != 0x2b)     /*
                                0x2b = 43 dec */
     66    001C00              #error msp430fr5994.h file for use with
                                ICC430/A430 only
     67    001C00              #endif
     68    001C00              
     69    001C00              #ifdef __IAR_SYSTEMS_ICC__
     70    001C00              #include "in430.h"
     71    001C00              #pragma language=save
     72    001C00              #pragma language=extended
     74    001C00              #define DEFC(name, address) __no_init volatile
                                unsigned char name @ address;
     75    001C00              #define DEFW(name, address) __no_init volatile
                                unsigned short name @ address;
     76    001C00              #define DEFL(name, address) __no_init volatile
                                unsigned long name @ address;
     78    001C00              #define DEFCW(name, address) __no_init union
                                \
     88    001C00              #define READ_ONLY_DEFCW(name, address) __no_init
                                union \
     99    001C00              #if __REGISTER_MODEL__ == __REGISTER_MODEL_REG20
                               __
    100    001C00              #define __ACCESS_20BIT_REG__  void __data20 *
                                volatile
    101    001C00              #else
    102    001C00              #define __ACCESS_20BIT_REG__  volatile unsigned
                                short  /* only short access from C is allowed
                                in small memory model */
    103    001C00              #endif
    105    001C00              #define DEFA(name, address) __no_init union
                                \
    120    001C00              #define DEFCL(name, address) __no_init union
                                \
    137    001C00              #define READ_ONLY_DEFCL(name, address) __no_init
                                union \
    154    001C00              #define DEFWL(name, address) __no_init union
                                \
    169    001C00              #define READ_ONLY_DEFWL(name, address) __no_init
                                union \
    179    001C00              #endif  /* __IAR_SYSTEMS_ICC__  */
    180    001C00              
    181    001C00              
    182    001C00              #ifdef __IAR_SYSTEMS_ASM__
    183    001C00              #define DEFC(name, address) sfrb name =
                                address;
    184    001C00              #define DEFW(name, address) sfrw name =
                                address;
    185    001C00              
    186    001C00              #define DEFCW(name, address) sfrbw name,
                                name##_L, name##_H, address;
    187    001C00              sfrbw macro name, name_L, name_H, address;
    188    001C00              sfrb name_L = address;
    189    001C00              sfrb name_H = address+1;
    190    001C00              sfrw name   = address;
    191    001C00                    endm
    192    001C00              
    193    001C00              #define READ_ONLY_DEFCW(name, address)
                                const_sfrbw name, name##_L, name##_H,
                                address;
    194    001C00              const_sfrbw macro name, name_L, name_H,
                                address;
    195    001C00              const sfrb name_L = address;
    196    001C00              const sfrb name_H = address+1;
    197    001C00              const sfrw name   = address;
    198    001C00                    endm
    199    001C00              
    200    001C00              #define DEFA(name, address) sfrba name, name##L,
                                name##H, name##_L, name##_H, address;
    201    001C00              sfrba macro name, nameL, nameH, name_L, name_H,
                                address;
    202    001C00              sfrb name_L = address;
    203    001C00              sfrb name_H = address+1;
    204    001C00              sfrw nameL  = address;
    205    001C00              sfrw nameH  = address+2;
    206    001C00              sfrl name   = address;
    207    001C00                    endm
    208    001C00              
    209    001C00              #define DEFCL(name, address) sfrbw name,
                                name##_L, name##_H, address;
    210    001C00              sfrbl macro name, name_B0, name_B1, name_B2,
                                name_B3, name_W0, name_W1, address;
    211    001C00              sfrb name_B0 = address;
    212    001C00              sfrb name_B1 = address+1;
    213    001C00              sfrb name_B2 = address+2;
    214    001C00              sfrb name_B3 = address+3;
    215    001C00              sfrw name_W0 = address;
    216    001C00              sfrw name_W1 = address+2;
    217    001C00              sfrl name   = address;
    218    001C00              sfrw name   = address;
    219    001C00                    endm
    220    001C00              
    221    001C00              #define READ_ONLY_DEFCL(name, address)
                                const_sfrbw name, name##_B0, name##_B1,
                                name##_B2, name##_B3, name##_W0, name##_W1,
                                \
    223    001C00              const_sfrbl macro name, name_B0, name_B1,
                                name_B2, name_B3, name_W0, name_W1, address;
    224    001C00              const sfrb name_B0 = address;
    225    001C00              const sfrb name_B1 = address+1;
    226    001C00              const sfrb name_B2 = address+2;
    227    001C00              const sfrb name_B3 = address+3;
    228    001C00              const sfrw name_W0 = address;
    229    001C00              const sfrw name_W1 = address+2;
    230    001C00              const sfrl name   = address;
    231    001C00                    endm
    232    001C00              
    233    001C00              #define DEFWL(name, address) sfrwl name,
                                name##_W0, name##_W1, name##L, name##H,
                                address;
    234    001C00              sfrwl macro name, name_W0, name_W1, nameL, nameH
                                address;
    235    001C00              sfrw name_W0 = address;
    236    001C00              sfrw name_W1 = address+2;
    237    001C00              sfrw nameL  = address;
    238    001C00              sfrw nameH  = address+2;
    239    001C00              sfrl name   = address;
    240    001C00                    endm
    241    001C00              
    242    001C00              #define READ_ONLY_DEFWL(name, address)
                                const_sfrwl name, name##_W0, name##_W1,
                                address;
    243    001C00              const_sfrwl macro name, name_W0, name_W1,
                                address;
    244    001C00              const sfrw name_W0 = address;
    245    001C00              const sfrw name_W1 = address+2;
    246    001C00              const sfrl name   = address;
    247    001C00                    endm
    248    001C00              
    249    001C00              #endif /* __IAR_SYSTEMS_ASM__*/
    250    001C00              
    251    001C00              #ifdef __cplusplus
    252    001C00              #define READ_ONLY
    253    001C00              #else
    254    001C00              #define READ_ONLY const
    255    001C00              #endif
    256    001C00              
    257    001C00              /***********************************************
                               *************
    258    001C00              * STANDARD BITS
    259    001C00              ************************************************
                               ************/
    260    001C00              
    261    001C00              #define BIT0                (0x0001u)
    262    001C00              #define BIT1                (0x0002u)
    263    001C00              #define BIT2                (0x0004u)
    264    001C00              #define BIT3                (0x0008u)
    265    001C00              #define BIT4                (0x0010u)
    266    001C00              #define BIT5                (0x0020u)
    267    001C00              #define BIT6                (0x0040u)
    268    001C00              #define BIT7                (0x0080u)
    269    001C00              #define BIT8                (0x0100u)
    270    001C00              #define BIT9                (0x0200u)
    271    001C00              #define BITA                (0x0400u)
    272    001C00              #define BITB                (0x0800u)
    273    001C00              #define BITC                (0x1000u)
    274    001C00              #define BITD                (0x2000u)
    275    001C00              #define BITE                (0x4000u)
    276    001C00              #define BITF                (0x8000u)
    277    001C00              
    278    001C00              /***********************************************
                               *************
    279    001C00              * STATUS REGISTER BITS
    280    001C00              ************************************************
                               ************/
    281    001C00              
    282    001C00              #define C                   (0x0001u)
    283    001C00              #define Z                   (0x0002u)
    284    001C00              #define N                   (0x0004u)
    285    001C00              #define V                   (0x0100u)
    286    001C00              #define GIE                 (0x0008u)
    287    001C00              #define CPUOFF              (0x0010u)
    288    001C00              #define OSCOFF              (0x0020u)
    289    001C00              #define SCG0                (0x0040u)
    290    001C00              #define SCG1                (0x0080u)
    291    001C00              
    292    001C00              /* Low Power Modes coded with Bits 4-7 in SR
                                */
    293    001C00              
    294    001C00              #ifndef __IAR_SYSTEMS_ICC__ /* Begin #defines
                                for assembler */
    295    001C00              #define LPM0                (CPUOFF)
    296    001C00              #define LPM1                (SCG0+CPUOFF)
    297    001C00              #define LPM2                (SCG1+CPUOFF)
    298    001C00              #define LPM3                (SCG1+SCG0+CPUOFF)
    299    001C00              #define LPM4                (SCG1+SCG0+OSCOFF+CP
                               UOFF)
    300    001C00              /* End #defines for assembler */
    301    001C00              
    302    001C00              #else /* Begin #defines for C */
    303    001C00              #define LPM0_bits           (CPUOFF)
    304    001C00              #define LPM1_bits           (SCG0+CPUOFF)
    305    001C00              #define LPM2_bits           (SCG1+CPUOFF)
    306    001C00              #define LPM3_bits           (SCG1+SCG0+CPUOFF)
    307    001C00              #define LPM4_bits           (SCG1+SCG0+OSCOFF+CP
                               UOFF)
    309    001C00              #include "in430.h"
    311    001C00              #define LPM0      __bis_SR_register(LPM0_bits)  
                                      /* Enter Low Power Mode 0 */
    312    001C00              #define LPM0_EXIT __bic_SR_register_on_exit(LPM0
                               _bits) /* Exit Low Power Mode 0 */
    313    001C00              #define LPM1      __bis_SR_register(LPM1_bits)  
                                      /* Enter Low Power Mode 1 */
    314    001C00              #define LPM1_EXIT __bic_SR_register_on_exit(LPM1
                               _bits) /* Exit Low Power Mode 1 */
    315    001C00              #define LPM2      __bis_SR_register(LPM2_bits)  
                                      /* Enter Low Power Mode 2 */
    316    001C00              #define LPM2_EXIT __bic_SR_register_on_exit(LPM2
                               _bits) /* Exit Low Power Mode 2 */
    317    001C00              #define LPM3      __bis_SR_register(LPM3_bits)  
                                      /* Enter Low Power Mode 3 */
    318    001C00              #define LPM3_EXIT __bic_SR_register_on_exit(LPM3
                               _bits) /* Exit Low Power Mode 3 */
    319    001C00              #define LPM4      __bis_SR_register(LPM4_bits)  
                                      /* Enter Low Power Mode 4 */
    320    001C00              #define LPM4_EXIT __bic_SR_register_on_exit(LPM4
                               _bits) /* Exit Low Power Mode 4 */
    321    001C00              #endif /* End #defines for C */
    322    001C00              
    323    001C00              /***********************************************
                               *************
    324    001C00              * PERIPHERAL FILE MAP
    325    001C00              ************************************************
                               ************/
    326    001C00              
    327    001C00              
    328    001C00              /***********************************************
                               ******************************
    329    001C00               ADC12_B Registers
    330    001C00              ************************************************
                               *****************************/
    331    001C00              
    332    001C00              #define __MSP430_HAS_ADC12_B__                /*
                                Definition to show that module is available
                                */
    333    001C00              #define __MSP430_BASEADDRESS_ADC12_B__
                                0x0800
    334    001C00              #define ADC12_B_BASE           __MSP430_BASEADDR
                               ESS_ADC12_B__
    335    001C00              
    336    001C00              #define  ADC12CTL0_                     
                                (0x800u)        /* ADC12_B Control 0 */
    337    001C00              DEFCW(   ADC12CTL0           , ADC12CTL0_)
    337.1  001C00              sfrb ADC12CTL0_L = (0x800u);
    337.2  001C00              sfrb ADC12CTL0_H = (0x800u)+1;
    337.3  001C00              sfrw ADC12CTL0   = (0x800u);
    337.4  001C00                    endm
    338    001C00              #define  ADC12CTL1_                     
                                (0x802u)        /* ADC12_B Control 1 */
    339    001C00              DEFCW(   ADC12CTL1           , ADC12CTL1_)
    339.1  001C00              sfrb ADC12CTL1_L = (0x802u);
    339.2  001C00              sfrb ADC12CTL1_H = (0x802u)+1;
    339.3  001C00              sfrw ADC12CTL1   = (0x802u);
    339.4  001C00                    endm
    340    001C00              #define  ADC12CTL2_                     
                                (0x804u)        /* ADC12_B Control 2 */
    341    001C00              DEFCW(   ADC12CTL2           , ADC12CTL2_)
    341.1  001C00              sfrb ADC12CTL2_L = (0x804u);
    341.2  001C00              sfrb ADC12CTL2_H = (0x804u)+1;
    341.3  001C00              sfrw ADC12CTL2   = (0x804u);
    341.4  001C00                    endm
    342    001C00              #define  ADC12CTL3_                     
                                (0x806u)        /* ADC12_B Control 3 */
    343    001C00              DEFCW(   ADC12CTL3           , ADC12CTL3_)
    343.1  001C00              sfrb ADC12CTL3_L = (0x806u);
    343.2  001C00              sfrb ADC12CTL3_H = (0x806u)+1;
    343.3  001C00              sfrw ADC12CTL3   = (0x806u);
    343.4  001C00                    endm
    344    001C00              #define  ADC12LO_                       
                                (0x808u)        /* ADC12_B Window Comparator
                                Low Threshold Register */
    345    001C00              DEFCW(   ADC12LO             , ADC12LO_)
    345.1  001C00              sfrb ADC12LO_L = (0x808u);
    345.2  001C00              sfrb ADC12LO_H = (0x808u)+1;
    345.3  001C00              sfrw ADC12LO   = (0x808u);
    345.4  001C00                    endm
    346    001C00              #define  ADC12HI_                       
                                (0x80Au)        /* ADC12_B Window Comparator
                                High Threshold Register */
    347    001C00              DEFCW(   ADC12HI             , ADC12HI_)
    347.1  001C00              sfrb ADC12HI_L = (0x80Au);
    347.2  001C00              sfrb ADC12HI_H = (0x80Au)+1;
    347.3  001C00              sfrw ADC12HI   = (0x80Au);
    347.4  001C00                    endm
    348    001C00              #define  ADC12IFGR0_                    
                                (0x80Cu)        /* ADC12_B Interrupt Flag 0
                                */
    349    001C00              DEFCW(   ADC12IFGR0          , ADC12IFGR0_)
    349.1  001C00              sfrb ADC12IFGR0_L = (0x80Cu);
    349.2  001C00              sfrb ADC12IFGR0_H = (0x80Cu)+1;
    349.3  001C00              sfrw ADC12IFGR0   = (0x80Cu);
    349.4  001C00                    endm
    350    001C00              #define  ADC12IFGR1_                    
                                (0x80Eu)        /* ADC12_B Interrupt Flag 1
                                */
    351    001C00              DEFCW(   ADC12IFGR1          , ADC12IFGR1_)
    351.1  001C00              sfrb ADC12IFGR1_L = (0x80Eu);
    351.2  001C00              sfrb ADC12IFGR1_H = (0x80Eu)+1;
    351.3  001C00              sfrw ADC12IFGR1   = (0x80Eu);
    351.4  001C00                    endm
    352    001C00              #define  ADC12IFGR2_                    
                                (0x810u)        /* ADC12_B Interrupt Flag 2
                                */
    353    001C00              DEFCW(   ADC12IFGR2          , ADC12IFGR2_)
    353.1  001C00              sfrb ADC12IFGR2_L = (0x810u);
    353.2  001C00              sfrb ADC12IFGR2_H = (0x810u)+1;
    353.3  001C00              sfrw ADC12IFGR2   = (0x810u);
    353.4  001C00                    endm
    354    001C00              #define  ADC12IER0_                     
                                (0x812u)        /* ADC12_B Interrupt Enable 0
                                */
    355    001C00              DEFCW(   ADC12IER0           , ADC12IER0_)
    355.1  001C00              sfrb ADC12IER0_L = (0x812u);
    355.2  001C00              sfrb ADC12IER0_H = (0x812u)+1;
    355.3  001C00              sfrw ADC12IER0   = (0x812u);
    355.4  001C00                    endm
    356    001C00              #define  ADC12IER1_                     
                                (0x814u)        /* ADC12_B Interrupt Enable 1
                                */
    357    001C00              DEFCW(   ADC12IER1           , ADC12IER1_)
    357.1  001C00              sfrb ADC12IER1_L = (0x814u);
    357.2  001C00              sfrb ADC12IER1_H = (0x814u)+1;
    357.3  001C00              sfrw ADC12IER1   = (0x814u);
    357.4  001C00                    endm
    358    001C00              #define  ADC12IER2_                     
                                (0x816u)        /* ADC12_B Interrupt Enable 2
                                */
    359    001C00              DEFCW(   ADC12IER2           , ADC12IER2_)
    359.1  001C00              sfrb ADC12IER2_L = (0x816u);
    359.2  001C00              sfrb ADC12IER2_H = (0x816u)+1;
    359.3  001C00              sfrw ADC12IER2   = (0x816u);
    359.4  001C00                    endm
    360    001C00              #define  ADC12IV_                       
                                (0x818u)        /* ADC12_B Interrupt Vector
                                */
    361    001C00              DEFCW(   ADC12IV             , ADC12IV_)
    361.1  001C00              sfrb ADC12IV_L = (0x818u);
    361.2  001C00              sfrb ADC12IV_H = (0x818u)+1;
    361.3  001C00              sfrw ADC12IV   = (0x818u);
    361.4  001C00                    endm
    362    001C00              #define  ADC12MCTL0_                    
                                (0x820u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    363    001C00                                                              
                                           Register */
    364    001C00              DEFCW(   ADC12MCTL0          , ADC12MCTL0_)
    364.1  001C00              sfrb ADC12MCTL0_L = (0x820u);
    364.2  001C00              sfrb ADC12MCTL0_H = (0x820u)+1;
    364.3  001C00              sfrw ADC12MCTL0   = (0x820u);
    364.4  001C00                    endm
    365    001C00              #define  ADC12MCTL1_                    
                                (0x822u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    366    001C00                                                              
                                           Register */
    367    001C00              DEFCW(   ADC12MCTL1          , ADC12MCTL1_)
    367.1  001C00              sfrb ADC12MCTL1_L = (0x822u);
    367.2  001C00              sfrb ADC12MCTL1_H = (0x822u)+1;
    367.3  001C00              sfrw ADC12MCTL1   = (0x822u);
    367.4  001C00                    endm
    368    001C00              #define  ADC12MCTL2_                    
                                (0x824u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    369    001C00                                                              
                                           Register */
    370    001C00              DEFCW(   ADC12MCTL2          , ADC12MCTL2_)
    370.1  001C00              sfrb ADC12MCTL2_L = (0x824u);
    370.2  001C00              sfrb ADC12MCTL2_H = (0x824u)+1;
    370.3  001C00              sfrw ADC12MCTL2   = (0x824u);
    370.4  001C00                    endm
    371    001C00              #define  ADC12MCTL3_                    
                                (0x826u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    372    001C00                                                              
                                           Register */
    373    001C00              DEFCW(   ADC12MCTL3          , ADC12MCTL3_)
    373.1  001C00              sfrb ADC12MCTL3_L = (0x826u);
    373.2  001C00              sfrb ADC12MCTL3_H = (0x826u)+1;
    373.3  001C00              sfrw ADC12MCTL3   = (0x826u);
    373.4  001C00                    endm
    374    001C00              #define  ADC12MCTL4_                    
                                (0x828u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    375    001C00                                                              
                                           Register */
    376    001C00              DEFCW(   ADC12MCTL4          , ADC12MCTL4_)
    376.1  001C00              sfrb ADC12MCTL4_L = (0x828u);
    376.2  001C00              sfrb ADC12MCTL4_H = (0x828u)+1;
    376.3  001C00              sfrw ADC12MCTL4   = (0x828u);
    376.4  001C00                    endm
    377    001C00              #define  ADC12MCTL5_                    
                                (0x82Au)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    378    001C00                                                              
                                           Register */
    379    001C00              DEFCW(   ADC12MCTL5          , ADC12MCTL5_)
    379.1  001C00              sfrb ADC12MCTL5_L = (0x82Au);
    379.2  001C00              sfrb ADC12MCTL5_H = (0x82Au)+1;
    379.3  001C00              sfrw ADC12MCTL5   = (0x82Au);
    379.4  001C00                    endm
    380    001C00              #define  ADC12MCTL6_                    
                                (0x82Cu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    381    001C00                                                              
                                           Register */
    382    001C00              DEFCW(   ADC12MCTL6          , ADC12MCTL6_)
    382.1  001C00              sfrb ADC12MCTL6_L = (0x82Cu);
    382.2  001C00              sfrb ADC12MCTL6_H = (0x82Cu)+1;
    382.3  001C00              sfrw ADC12MCTL6   = (0x82Cu);
    382.4  001C00                    endm
    383    001C00              #define  ADC12MCTL7_                    
                                (0x82Eu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    384    001C00                                                              
                                           Register */
    385    001C00              DEFCW(   ADC12MCTL7          , ADC12MCTL7_)
    385.1  001C00              sfrb ADC12MCTL7_L = (0x82Eu);
    385.2  001C00              sfrb ADC12MCTL7_H = (0x82Eu)+1;
    385.3  001C00              sfrw ADC12MCTL7   = (0x82Eu);
    385.4  001C00                    endm
    386    001C00              #define  ADC12MCTL8_                    
                                (0x830u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    387    001C00                                                              
                                           Register */
    388    001C00              DEFCW(   ADC12MCTL8          , ADC12MCTL8_)
    388.1  001C00              sfrb ADC12MCTL8_L = (0x830u);
    388.2  001C00              sfrb ADC12MCTL8_H = (0x830u)+1;
    388.3  001C00              sfrw ADC12MCTL8   = (0x830u);
    388.4  001C00                    endm
    389    001C00              #define  ADC12MCTL9_                    
                                (0x832u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    390    001C00                                                              
                                           Register */
    391    001C00              DEFCW(   ADC12MCTL9          , ADC12MCTL9_)
    391.1  001C00              sfrb ADC12MCTL9_L = (0x832u);
    391.2  001C00              sfrb ADC12MCTL9_H = (0x832u)+1;
    391.3  001C00              sfrw ADC12MCTL9   = (0x832u);
    391.4  001C00                    endm
    392    001C00              #define  ADC12MCTL10_                   
                                (0x834u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    393    001C00                                                              
                                           Register */
    394    001C00              DEFCW(   ADC12MCTL10         , ADC12MCTL10_)
    394.1  001C00              sfrb ADC12MCTL10_L = (0x834u);
    394.2  001C00              sfrb ADC12MCTL10_H = (0x834u)+1;
    394.3  001C00              sfrw ADC12MCTL10   = (0x834u);
    394.4  001C00                    endm
    395    001C00              #define  ADC12MCTL11_                   
                                (0x836u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    396    001C00                                                              
                                           Register */
    397    001C00              DEFCW(   ADC12MCTL11         , ADC12MCTL11_)
    397.1  001C00              sfrb ADC12MCTL11_L = (0x836u);
    397.2  001C00              sfrb ADC12MCTL11_H = (0x836u)+1;
    397.3  001C00              sfrw ADC12MCTL11   = (0x836u);
    397.4  001C00                    endm
    398    001C00              #define  ADC12MCTL12_                   
                                (0x838u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    399    001C00                                                              
                                           Register */
    400    001C00              DEFCW(   ADC12MCTL12         , ADC12MCTL12_)
    400.1  001C00              sfrb ADC12MCTL12_L = (0x838u);
    400.2  001C00              sfrb ADC12MCTL12_H = (0x838u)+1;
    400.3  001C00              sfrw ADC12MCTL12   = (0x838u);
    400.4  001C00                    endm
    401    001C00              #define  ADC12MCTL13_                   
                                (0x83Au)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    402    001C00                                                              
                                           Register */
    403    001C00              DEFCW(   ADC12MCTL13         , ADC12MCTL13_)
    403.1  001C00              sfrb ADC12MCTL13_L = (0x83Au);
    403.2  001C00              sfrb ADC12MCTL13_H = (0x83Au)+1;
    403.3  001C00              sfrw ADC12MCTL13   = (0x83Au);
    403.4  001C00                    endm
    404    001C00              #define  ADC12MCTL14_                   
                                (0x83Cu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    405    001C00                                                              
                                           Register */
    406    001C00              DEFCW(   ADC12MCTL14         , ADC12MCTL14_)
    406.1  001C00              sfrb ADC12MCTL14_L = (0x83Cu);
    406.2  001C00              sfrb ADC12MCTL14_H = (0x83Cu)+1;
    406.3  001C00              sfrw ADC12MCTL14   = (0x83Cu);
    406.4  001C00                    endm
    407    001C00              #define  ADC12MCTL15_                   
                                (0x83Eu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    408    001C00                                                              
                                           Register */
    409    001C00              DEFCW(   ADC12MCTL15         , ADC12MCTL15_)
    409.1  001C00              sfrb ADC12MCTL15_L = (0x83Eu);
    409.2  001C00              sfrb ADC12MCTL15_H = (0x83Eu)+1;
    409.3  001C00              sfrw ADC12MCTL15   = (0x83Eu);
    409.4  001C00                    endm
    410    001C00              #define  ADC12MCTL16_                   
                                (0x840u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    411    001C00                                                              
                                           Register */
    412    001C00              DEFCW(   ADC12MCTL16         , ADC12MCTL16_)
    412.1  001C00              sfrb ADC12MCTL16_L = (0x840u);
    412.2  001C00              sfrb ADC12MCTL16_H = (0x840u)+1;
    412.3  001C00              sfrw ADC12MCTL16   = (0x840u);
    412.4  001C00                    endm
    413    001C00              #define  ADC12MCTL17_                   
                                (0x842u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    414    001C00                                                              
                                           Register */
    415    001C00              DEFCW(   ADC12MCTL17         , ADC12MCTL17_)
    415.1  001C00              sfrb ADC12MCTL17_L = (0x842u);
    415.2  001C00              sfrb ADC12MCTL17_H = (0x842u)+1;
    415.3  001C00              sfrw ADC12MCTL17   = (0x842u);
    415.4  001C00                    endm
    416    001C00              #define  ADC12MCTL18_                   
                                (0x844u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    417    001C00                                                              
                                           Register */
    418    001C00              DEFCW(   ADC12MCTL18         , ADC12MCTL18_)
    418.1  001C00              sfrb ADC12MCTL18_L = (0x844u);
    418.2  001C00              sfrb ADC12MCTL18_H = (0x844u)+1;
    418.3  001C00              sfrw ADC12MCTL18   = (0x844u);
    418.4  001C00                    endm
    419    001C00              #define  ADC12MCTL19_                   
                                (0x846u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    420    001C00                                                              
                                           Register */
    421    001C00              DEFCW(   ADC12MCTL19         , ADC12MCTL19_)
    421.1  001C00              sfrb ADC12MCTL19_L = (0x846u);
    421.2  001C00              sfrb ADC12MCTL19_H = (0x846u)+1;
    421.3  001C00              sfrw ADC12MCTL19   = (0x846u);
    421.4  001C00                    endm
    422    001C00              #define  ADC12MCTL20_                   
                                (0x848u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    423    001C00                                                              
                                           Register */
    424    001C00              DEFCW(   ADC12MCTL20         , ADC12MCTL20_)
    424.1  001C00              sfrb ADC12MCTL20_L = (0x848u);
    424.2  001C00              sfrb ADC12MCTL20_H = (0x848u)+1;
    424.3  001C00              sfrw ADC12MCTL20   = (0x848u);
    424.4  001C00                    endm
    425    001C00              #define  ADC12MCTL21_                   
                                (0x84Au)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    426    001C00                                                              
                                           Register */
    427    001C00              DEFCW(   ADC12MCTL21         , ADC12MCTL21_)
    427.1  001C00              sfrb ADC12MCTL21_L = (0x84Au);
    427.2  001C00              sfrb ADC12MCTL21_H = (0x84Au)+1;
    427.3  001C00              sfrw ADC12MCTL21   = (0x84Au);
    427.4  001C00                    endm
    428    001C00              #define  ADC12MCTL22_                   
                                (0x84Cu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    429    001C00                                                              
                                           Register */
    430    001C00              DEFCW(   ADC12MCTL22         , ADC12MCTL22_)
    430.1  001C00              sfrb ADC12MCTL22_L = (0x84Cu);
    430.2  001C00              sfrb ADC12MCTL22_H = (0x84Cu)+1;
    430.3  001C00              sfrw ADC12MCTL22   = (0x84Cu);
    430.4  001C00                    endm
    431    001C00              #define  ADC12MCTL23_                   
                                (0x84Eu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    432    001C00                                                              
                                           Register */
    433    001C00              DEFCW(   ADC12MCTL23         , ADC12MCTL23_)
    433.1  001C00              sfrb ADC12MCTL23_L = (0x84Eu);
    433.2  001C00              sfrb ADC12MCTL23_H = (0x84Eu)+1;
    433.3  001C00              sfrw ADC12MCTL23   = (0x84Eu);
    433.4  001C00                    endm
    434    001C00              #define  ADC12MCTL24_                   
                                (0x850u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    435    001C00                                                              
                                           Register */
    436    001C00              DEFCW(   ADC12MCTL24         , ADC12MCTL24_)
    436.1  001C00              sfrb ADC12MCTL24_L = (0x850u);
    436.2  001C00              sfrb ADC12MCTL24_H = (0x850u)+1;
    436.3  001C00              sfrw ADC12MCTL24   = (0x850u);
    436.4  001C00                    endm
    437    001C00              #define  ADC12MCTL25_                   
                                (0x852u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    438    001C00                                                              
                                           Register */
    439    001C00              DEFCW(   ADC12MCTL25         , ADC12MCTL25_)
    439.1  001C00              sfrb ADC12MCTL25_L = (0x852u);
    439.2  001C00              sfrb ADC12MCTL25_H = (0x852u)+1;
    439.3  001C00              sfrw ADC12MCTL25   = (0x852u);
    439.4  001C00                    endm
    440    001C00              #define  ADC12MCTL26_                   
                                (0x854u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    441    001C00                                                              
                                           Register */
    442    001C00              DEFCW(   ADC12MCTL26         , ADC12MCTL26_)
    442.1  001C00              sfrb ADC12MCTL26_L = (0x854u);
    442.2  001C00              sfrb ADC12MCTL26_H = (0x854u)+1;
    442.3  001C00              sfrw ADC12MCTL26   = (0x854u);
    442.4  001C00                    endm
    443    001C00              #define  ADC12MCTL27_                   
                                (0x856u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    444    001C00                                                              
                                           Register */
    445    001C00              DEFCW(   ADC12MCTL27         , ADC12MCTL27_)
    445.1  001C00              sfrb ADC12MCTL27_L = (0x856u);
    445.2  001C00              sfrb ADC12MCTL27_H = (0x856u)+1;
    445.3  001C00              sfrw ADC12MCTL27   = (0x856u);
    445.4  001C00                    endm
    446    001C00              #define  ADC12MCTL28_                   
                                (0x858u)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    447    001C00                                                              
                                           Register */
    448    001C00              DEFCW(   ADC12MCTL28         , ADC12MCTL28_)
    448.1  001C00              sfrb ADC12MCTL28_L = (0x858u);
    448.2  001C00              sfrb ADC12MCTL28_H = (0x858u)+1;
    448.3  001C00              sfrw ADC12MCTL28   = (0x858u);
    448.4  001C00                    endm
    449    001C00              #define  ADC12MCTL29_                   
                                (0x85Au)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    450    001C00                                                              
                                           Register */
    451    001C00              DEFCW(   ADC12MCTL29         , ADC12MCTL29_)
    451.1  001C00              sfrb ADC12MCTL29_L = (0x85Au);
    451.2  001C00              sfrb ADC12MCTL29_H = (0x85Au)+1;
    451.3  001C00              sfrw ADC12MCTL29   = (0x85Au);
    451.4  001C00                    endm
    452    001C00              #define  ADC12MCTL30_                   
                                (0x85Cu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    453    001C00                                                              
                                           Register */
    454    001C00              DEFCW(   ADC12MCTL30         , ADC12MCTL30_)
    454.1  001C00              sfrb ADC12MCTL30_L = (0x85Cu);
    454.2  001C00              sfrb ADC12MCTL30_H = (0x85Cu)+1;
    454.3  001C00              sfrw ADC12MCTL30   = (0x85Cu);
    454.4  001C00                    endm
    455    001C00              #define  ADC12MCTL31_                   
                                (0x85Eu)        /* ADC12_B Memory Control 0
                                Register to ADC12_B Memory Control 31
    456    001C00                                                              
                                           Register */
    457    001C00              DEFCW(   ADC12MCTL31         , ADC12MCTL31_)
    457.1  001C00              sfrb ADC12MCTL31_L = (0x85Eu);
    457.2  001C00              sfrb ADC12MCTL31_H = (0x85Eu)+1;
    457.3  001C00              sfrw ADC12MCTL31   = (0x85Eu);
    457.4  001C00                    endm
    458    001C00              #define  ADC12MEM0_                     
                                (0x860u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    459    001C00              DEFCW(   ADC12MEM0           , ADC12MEM0_)
    459.1  001C00              sfrb ADC12MEM0_L = (0x860u);
    459.2  001C00              sfrb ADC12MEM0_H = (0x860u)+1;
    459.3  001C00              sfrw ADC12MEM0   = (0x860u);
    459.4  001C00                    endm
    460    001C00              #define  ADC12MEM1_                     
                                (0x862u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    461    001C00              DEFCW(   ADC12MEM1           , ADC12MEM1_)
    461.1  001C00              sfrb ADC12MEM1_L = (0x862u);
    461.2  001C00              sfrb ADC12MEM1_H = (0x862u)+1;
    461.3  001C00              sfrw ADC12MEM1   = (0x862u);
    461.4  001C00                    endm
    462    001C00              #define  ADC12MEM2_                     
                                (0x864u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    463    001C00              DEFCW(   ADC12MEM2           , ADC12MEM2_)
    463.1  001C00              sfrb ADC12MEM2_L = (0x864u);
    463.2  001C00              sfrb ADC12MEM2_H = (0x864u)+1;
    463.3  001C00              sfrw ADC12MEM2   = (0x864u);
    463.4  001C00                    endm
    464    001C00              #define  ADC12MEM3_                     
                                (0x866u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    465    001C00              DEFCW(   ADC12MEM3           , ADC12MEM3_)
    465.1  001C00              sfrb ADC12MEM3_L = (0x866u);
    465.2  001C00              sfrb ADC12MEM3_H = (0x866u)+1;
    465.3  001C00              sfrw ADC12MEM3   = (0x866u);
    465.4  001C00                    endm
    466    001C00              #define  ADC12MEM4_                     
                                (0x868u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    467    001C00              DEFCW(   ADC12MEM4           , ADC12MEM4_)
    467.1  001C00              sfrb ADC12MEM4_L = (0x868u);
    467.2  001C00              sfrb ADC12MEM4_H = (0x868u)+1;
    467.3  001C00              sfrw ADC12MEM4   = (0x868u);
    467.4  001C00                    endm
    468    001C00              #define  ADC12MEM5_                     
                                (0x86Au)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    469    001C00              DEFCW(   ADC12MEM5           , ADC12MEM5_)
    469.1  001C00              sfrb ADC12MEM5_L = (0x86Au);
    469.2  001C00              sfrb ADC12MEM5_H = (0x86Au)+1;
    469.3  001C00              sfrw ADC12MEM5   = (0x86Au);
    469.4  001C00                    endm
    470    001C00              #define  ADC12MEM6_                     
                                (0x86Cu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    471    001C00              DEFCW(   ADC12MEM6           , ADC12MEM6_)
    471.1  001C00              sfrb ADC12MEM6_L = (0x86Cu);
    471.2  001C00              sfrb ADC12MEM6_H = (0x86Cu)+1;
    471.3  001C00              sfrw ADC12MEM6   = (0x86Cu);
    471.4  001C00                    endm
    472    001C00              #define  ADC12MEM7_                     
                                (0x86Eu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    473    001C00              DEFCW(   ADC12MEM7           , ADC12MEM7_)
    473.1  001C00              sfrb ADC12MEM7_L = (0x86Eu);
    473.2  001C00              sfrb ADC12MEM7_H = (0x86Eu)+1;
    473.3  001C00              sfrw ADC12MEM7   = (0x86Eu);
    473.4  001C00                    endm
    474    001C00              #define  ADC12MEM8_                     
                                (0x870u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    475    001C00              DEFCW(   ADC12MEM8           , ADC12MEM8_)
    475.1  001C00              sfrb ADC12MEM8_L = (0x870u);
    475.2  001C00              sfrb ADC12MEM8_H = (0x870u)+1;
    475.3  001C00              sfrw ADC12MEM8   = (0x870u);
    475.4  001C00                    endm
    476    001C00              #define  ADC12MEM9_                     
                                (0x872u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    477    001C00              DEFCW(   ADC12MEM9           , ADC12MEM9_)
    477.1  001C00              sfrb ADC12MEM9_L = (0x872u);
    477.2  001C00              sfrb ADC12MEM9_H = (0x872u)+1;
    477.3  001C00              sfrw ADC12MEM9   = (0x872u);
    477.4  001C00                    endm
    478    001C00              #define  ADC12MEM10_                    
                                (0x874u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    479    001C00              DEFCW(   ADC12MEM10          , ADC12MEM10_)
    479.1  001C00              sfrb ADC12MEM10_L = (0x874u);
    479.2  001C00              sfrb ADC12MEM10_H = (0x874u)+1;
    479.3  001C00              sfrw ADC12MEM10   = (0x874u);
    479.4  001C00                    endm
    480    001C00              #define  ADC12MEM11_                    
                                (0x876u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    481    001C00              DEFCW(   ADC12MEM11          , ADC12MEM11_)
    481.1  001C00              sfrb ADC12MEM11_L = (0x876u);
    481.2  001C00              sfrb ADC12MEM11_H = (0x876u)+1;
    481.3  001C00              sfrw ADC12MEM11   = (0x876u);
    481.4  001C00                    endm
    482    001C00              #define  ADC12MEM12_                    
                                (0x878u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    483    001C00              DEFCW(   ADC12MEM12          , ADC12MEM12_)
    483.1  001C00              sfrb ADC12MEM12_L = (0x878u);
    483.2  001C00              sfrb ADC12MEM12_H = (0x878u)+1;
    483.3  001C00              sfrw ADC12MEM12   = (0x878u);
    483.4  001C00                    endm
    484    001C00              #define  ADC12MEM13_                    
                                (0x87Au)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    485    001C00              DEFCW(   ADC12MEM13          , ADC12MEM13_)
    485.1  001C00              sfrb ADC12MEM13_L = (0x87Au);
    485.2  001C00              sfrb ADC12MEM13_H = (0x87Au)+1;
    485.3  001C00              sfrw ADC12MEM13   = (0x87Au);
    485.4  001C00                    endm
    486    001C00              #define  ADC12MEM14_                    
                                (0x87Cu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    487    001C00              DEFCW(   ADC12MEM14          , ADC12MEM14_)
    487.1  001C00              sfrb ADC12MEM14_L = (0x87Cu);
    487.2  001C00              sfrb ADC12MEM14_H = (0x87Cu)+1;
    487.3  001C00              sfrw ADC12MEM14   = (0x87Cu);
    487.4  001C00                    endm
    488    001C00              #define  ADC12MEM15_                    
                                (0x87Eu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    489    001C00              DEFCW(   ADC12MEM15          , ADC12MEM15_)
    489.1  001C00              sfrb ADC12MEM15_L = (0x87Eu);
    489.2  001C00              sfrb ADC12MEM15_H = (0x87Eu)+1;
    489.3  001C00              sfrw ADC12MEM15   = (0x87Eu);
    489.4  001C00                    endm
    490    001C00              #define  ADC12MEM16_                    
                                (0x880u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    491    001C00              DEFCW(   ADC12MEM16          , ADC12MEM16_)
    491.1  001C00              sfrb ADC12MEM16_L = (0x880u);
    491.2  001C00              sfrb ADC12MEM16_H = (0x880u)+1;
    491.3  001C00              sfrw ADC12MEM16   = (0x880u);
    491.4  001C00                    endm
    492    001C00              #define  ADC12MEM17_                    
                                (0x882u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    493    001C00              DEFCW(   ADC12MEM17          , ADC12MEM17_)
    493.1  001C00              sfrb ADC12MEM17_L = (0x882u);
    493.2  001C00              sfrb ADC12MEM17_H = (0x882u)+1;
    493.3  001C00              sfrw ADC12MEM17   = (0x882u);
    493.4  001C00                    endm
    494    001C00              #define  ADC12MEM18_                    
                                (0x884u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    495    001C00              DEFCW(   ADC12MEM18          , ADC12MEM18_)
    495.1  001C00              sfrb ADC12MEM18_L = (0x884u);
    495.2  001C00              sfrb ADC12MEM18_H = (0x884u)+1;
    495.3  001C00              sfrw ADC12MEM18   = (0x884u);
    495.4  001C00                    endm
    496    001C00              #define  ADC12MEM19_                    
                                (0x886u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    497    001C00              DEFCW(   ADC12MEM19          , ADC12MEM19_)
    497.1  001C00              sfrb ADC12MEM19_L = (0x886u);
    497.2  001C00              sfrb ADC12MEM19_H = (0x886u)+1;
    497.3  001C00              sfrw ADC12MEM19   = (0x886u);
    497.4  001C00                    endm
    498    001C00              #define  ADC12MEM20_                    
                                (0x888u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    499    001C00              DEFCW(   ADC12MEM20          , ADC12MEM20_)
    499.1  001C00              sfrb ADC12MEM20_L = (0x888u);
    499.2  001C00              sfrb ADC12MEM20_H = (0x888u)+1;
    499.3  001C00              sfrw ADC12MEM20   = (0x888u);
    499.4  001C00                    endm
    500    001C00              #define  ADC12MEM21_                    
                                (0x88Au)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    501    001C00              DEFCW(   ADC12MEM21          , ADC12MEM21_)
    501.1  001C00              sfrb ADC12MEM21_L = (0x88Au);
    501.2  001C00              sfrb ADC12MEM21_H = (0x88Au)+1;
    501.3  001C00              sfrw ADC12MEM21   = (0x88Au);
    501.4  001C00                    endm
    502    001C00              #define  ADC12MEM22_                    
                                (0x88Cu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    503    001C00              DEFCW(   ADC12MEM22          , ADC12MEM22_)
    503.1  001C00              sfrb ADC12MEM22_L = (0x88Cu);
    503.2  001C00              sfrb ADC12MEM22_H = (0x88Cu)+1;
    503.3  001C00              sfrw ADC12MEM22   = (0x88Cu);
    503.4  001C00                    endm
    504    001C00              #define  ADC12MEM23_                    
                                (0x88Eu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    505    001C00              DEFCW(   ADC12MEM23          , ADC12MEM23_)
    505.1  001C00              sfrb ADC12MEM23_L = (0x88Eu);
    505.2  001C00              sfrb ADC12MEM23_H = (0x88Eu)+1;
    505.3  001C00              sfrw ADC12MEM23   = (0x88Eu);
    505.4  001C00                    endm
    506    001C00              #define  ADC12MEM24_                    
                                (0x890u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    507    001C00              DEFCW(   ADC12MEM24          , ADC12MEM24_)
    507.1  001C00              sfrb ADC12MEM24_L = (0x890u);
    507.2  001C00              sfrb ADC12MEM24_H = (0x890u)+1;
    507.3  001C00              sfrw ADC12MEM24   = (0x890u);
    507.4  001C00                    endm
    508    001C00              #define  ADC12MEM25_                    
                                (0x892u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    509    001C00              DEFCW(   ADC12MEM25          , ADC12MEM25_)
    509.1  001C00              sfrb ADC12MEM25_L = (0x892u);
    509.2  001C00              sfrb ADC12MEM25_H = (0x892u)+1;
    509.3  001C00              sfrw ADC12MEM25   = (0x892u);
    509.4  001C00                    endm
    510    001C00              #define  ADC12MEM26_                    
                                (0x894u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    511    001C00              DEFCW(   ADC12MEM26          , ADC12MEM26_)
    511.1  001C00              sfrb ADC12MEM26_L = (0x894u);
    511.2  001C00              sfrb ADC12MEM26_H = (0x894u)+1;
    511.3  001C00              sfrw ADC12MEM26   = (0x894u);
    511.4  001C00                    endm
    512    001C00              #define  ADC12MEM27_                    
                                (0x896u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    513    001C00              DEFCW(   ADC12MEM27          , ADC12MEM27_)
    513.1  001C00              sfrb ADC12MEM27_L = (0x896u);
    513.2  001C00              sfrb ADC12MEM27_H = (0x896u)+1;
    513.3  001C00              sfrw ADC12MEM27   = (0x896u);
    513.4  001C00                    endm
    514    001C00              #define  ADC12MEM28_                    
                                (0x898u)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    515    001C00              DEFCW(   ADC12MEM28          , ADC12MEM28_)
    515.1  001C00              sfrb ADC12MEM28_L = (0x898u);
    515.2  001C00              sfrb ADC12MEM28_H = (0x898u)+1;
    515.3  001C00              sfrw ADC12MEM28   = (0x898u);
    515.4  001C00                    endm
    516    001C00              #define  ADC12MEM29_                    
                                (0x89Au)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    517    001C00              DEFCW(   ADC12MEM29          , ADC12MEM29_)
    517.1  001C00              sfrb ADC12MEM29_L = (0x89Au);
    517.2  001C00              sfrb ADC12MEM29_H = (0x89Au)+1;
    517.3  001C00              sfrw ADC12MEM29   = (0x89Au);
    517.4  001C00                    endm
    518    001C00              #define  ADC12MEM30_                    
                                (0x89Cu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    519    001C00              DEFCW(   ADC12MEM30          , ADC12MEM30_)
    519.1  001C00              sfrb ADC12MEM30_L = (0x89Cu);
    519.2  001C00              sfrb ADC12MEM30_H = (0x89Cu)+1;
    519.3  001C00              sfrw ADC12MEM30   = (0x89Cu);
    519.4  001C00                    endm
    520    001C00              #define  ADC12MEM31_                    
                                (0x89Eu)        /* ADC12_B Memory 0 Register to
                                ADC12_B Memory 31 Register */
    521    001C00              DEFCW(   ADC12MEM31          , ADC12MEM31_)
    521.1  001C00              sfrb ADC12MEM31_L = (0x89Eu);
    521.2  001C00              sfrb ADC12MEM31_H = (0x89Eu)+1;
    521.3  001C00              sfrw ADC12MEM31   = (0x89Eu);
    521.4  001C00                    endm
    522    001C00              
    523    001C00              /* ADC12_B Register Offsets */
    524    001C00              #define OFS_ADC12CTL0                   
                                (0x0000u)
    525    001C00              #define OFS_ADC12CTL0_L                 
                                OFS_ADC12CTL0
    526    001C00              #define OFS_ADC12CTL0_H                 
                                OFS_ADC12CTL0+1
    527    001C00              #define OFS_ADC12CTL1                   
                                (0x0002u)
    528    001C00              #define OFS_ADC12CTL1_L                 
                                OFS_ADC12CTL1
    529    001C00              #define OFS_ADC12CTL1_H                 
                                OFS_ADC12CTL1+1
    530    001C00              #define OFS_ADC12CTL2                   
                                (0x0004u)
    531    001C00              #define OFS_ADC12CTL2_L                 
                                OFS_ADC12CTL2
    532    001C00              #define OFS_ADC12CTL2_H                 
                                OFS_ADC12CTL2+1
    533    001C00              #define OFS_ADC12CTL3                   
                                (0x0006u)
    534    001C00              #define OFS_ADC12CTL3_L                 
                                OFS_ADC12CTL3
    535    001C00              #define OFS_ADC12CTL3_H                 
                                OFS_ADC12CTL3+1
    536    001C00              #define OFS_ADC12LO                     
                                (0x0008u)
    537    001C00              #define OFS_ADC12LO_L                   
                                OFS_ADC12LO
    538    001C00              #define OFS_ADC12LO_H                   
                                OFS_ADC12LO+1
    539    001C00              #define OFS_ADC12HI                     
                                (0x000Au)
    540    001C00              #define OFS_ADC12HI_L                   
                                OFS_ADC12HI
    541    001C00              #define OFS_ADC12HI_H                   
                                OFS_ADC12HI+1
    542    001C00              #define OFS_ADC12IFGR0                  
                                (0x000Cu)
    543    001C00              #define OFS_ADC12IFGR0_L                
                                OFS_ADC12IFGR0
    544    001C00              #define OFS_ADC12IFGR0_H                
                                OFS_ADC12IFGR0+1
    545    001C00              #define OFS_ADC12IFGR1                  
                                (0x000Eu)
    546    001C00              #define OFS_ADC12IFGR1_L                
                                OFS_ADC12IFGR1
    547    001C00              #define OFS_ADC12IFGR1_H                
                                OFS_ADC12IFGR1+1
    548    001C00              #define OFS_ADC12IFGR2                  
                                (0x0010u)
    549    001C00              #define OFS_ADC12IFGR2_L                
                                OFS_ADC12IFGR2
    550    001C00              #define OFS_ADC12IFGR2_H                
                                OFS_ADC12IFGR2+1
    551    001C00              #define OFS_ADC12IER0                   
                                (0x0012u)
    552    001C00              #define OFS_ADC12IER0_L                 
                                OFS_ADC12IER0
    553    001C00              #define OFS_ADC12IER0_H                 
                                OFS_ADC12IER0+1
    554    001C00              #define OFS_ADC12IER1                   
                                (0x0014u)
    555    001C00              #define OFS_ADC12IER1_L                 
                                OFS_ADC12IER1
    556    001C00              #define OFS_ADC12IER1_H                 
                                OFS_ADC12IER1+1
    557    001C00              #define OFS_ADC12IER2                   
                                (0x0016u)
    558    001C00              #define OFS_ADC12IER2_L                 
                                OFS_ADC12IER2
    559    001C00              #define OFS_ADC12IER2_H                 
                                OFS_ADC12IER2+1
    560    001C00              #define OFS_ADC12IV                     
                                (0x0018u)
    561    001C00              #define OFS_ADC12IV_L                   
                                OFS_ADC12IV
    562    001C00              #define OFS_ADC12IV_H                   
                                OFS_ADC12IV+1
    563    001C00              #define OFS_ADC12MCTL0                  
                                (0x0020u)
    564    001C00              #define OFS_ADC12MCTL0_L                
                                OFS_ADC12MCTL0
    565    001C00              #define OFS_ADC12MCTL0_H                
                                OFS_ADC12MCTL0+1
    566    001C00              #define OFS_ADC12MCTL1                  
                                (0x0022u)
    567    001C00              #define OFS_ADC12MCTL1_L                
                                OFS_ADC12MCTL1
    568    001C00              #define OFS_ADC12MCTL1_H                
                                OFS_ADC12MCTL1+1
    569    001C00              #define OFS_ADC12MCTL2                  
                                (0x0024u)
    570    001C00              #define OFS_ADC12MCTL2_L                
                                OFS_ADC12MCTL2
    571    001C00              #define OFS_ADC12MCTL2_H                
                                OFS_ADC12MCTL2+1
    572    001C00              #define OFS_ADC12MCTL3                  
                                (0x0026u)
    573    001C00              #define OFS_ADC12MCTL3_L                
                                OFS_ADC12MCTL3
    574    001C00              #define OFS_ADC12MCTL3_H                
                                OFS_ADC12MCTL3+1
    575    001C00              #define OFS_ADC12MCTL4                  
                                (0x0028u)
    576    001C00              #define OFS_ADC12MCTL4_L                
                                OFS_ADC12MCTL4
    577    001C00              #define OFS_ADC12MCTL4_H                
                                OFS_ADC12MCTL4+1
    578    001C00              #define OFS_ADC12MCTL5                  
                                (0x002Au)
    579    001C00              #define OFS_ADC12MCTL5_L                
                                OFS_ADC12MCTL5
    580    001C00              #define OFS_ADC12MCTL5_H                
                                OFS_ADC12MCTL5+1
    581    001C00              #define OFS_ADC12MCTL6                  
                                (0x002Cu)
    582    001C00              #define OFS_ADC12MCTL6_L                
                                OFS_ADC12MCTL6
    583    001C00              #define OFS_ADC12MCTL6_H                
                                OFS_ADC12MCTL6+1
    584    001C00              #define OFS_ADC12MCTL7                  
                                (0x002Eu)
    585    001C00              #define OFS_ADC12MCTL7_L                
                                OFS_ADC12MCTL7
    586    001C00              #define OFS_ADC12MCTL7_H                
                                OFS_ADC12MCTL7+1
    587    001C00              #define OFS_ADC12MCTL8                  
                                (0x0030u)
    588    001C00              #define OFS_ADC12MCTL8_L                
                                OFS_ADC12MCTL8
    589    001C00              #define OFS_ADC12MCTL8_H                
                                OFS_ADC12MCTL8+1
    590    001C00              #define OFS_ADC12MCTL9                  
                                (0x0032u)
    591    001C00              #define OFS_ADC12MCTL9_L                
                                OFS_ADC12MCTL9
    592    001C00              #define OFS_ADC12MCTL9_H                
                                OFS_ADC12MCTL9+1
    593    001C00              #define OFS_ADC12MCTL10                 
                                (0x0034u)
    594    001C00              #define OFS_ADC12MCTL10_L               
                                OFS_ADC12MCTL10
    595    001C00              #define OFS_ADC12MCTL10_H               
                                OFS_ADC12MCTL10+1
    596    001C00              #define OFS_ADC12MCTL11                 
                                (0x0036u)
    597    001C00              #define OFS_ADC12MCTL11_L               
                                OFS_ADC12MCTL11
    598    001C00              #define OFS_ADC12MCTL11_H               
                                OFS_ADC12MCTL11+1
    599    001C00              #define OFS_ADC12MCTL12                 
                                (0x0038u)
    600    001C00              #define OFS_ADC12MCTL12_L               
                                OFS_ADC12MCTL12
    601    001C00              #define OFS_ADC12MCTL12_H               
                                OFS_ADC12MCTL12+1
    602    001C00              #define OFS_ADC12MCTL13                 
                                (0x003Au)
    603    001C00              #define OFS_ADC12MCTL13_L               
                                OFS_ADC12MCTL13
    604    001C00              #define OFS_ADC12MCTL13_H               
                                OFS_ADC12MCTL13+1
    605    001C00              #define OFS_ADC12MCTL14                 
                                (0x003Cu)
    606    001C00              #define OFS_ADC12MCTL14_L               
                                OFS_ADC12MCTL14
    607    001C00              #define OFS_ADC12MCTL14_H               
                                OFS_ADC12MCTL14+1
    608    001C00              #define OFS_ADC12MCTL15                 
                                (0x003Eu)
    609    001C00              #define OFS_ADC12MCTL15_L               
                                OFS_ADC12MCTL15
    610    001C00              #define OFS_ADC12MCTL15_H               
                                OFS_ADC12MCTL15+1
    611    001C00              #define OFS_ADC12MCTL16                 
                                (0x0040u)
    612    001C00              #define OFS_ADC12MCTL16_L               
                                OFS_ADC12MCTL16
    613    001C00              #define OFS_ADC12MCTL16_H               
                                OFS_ADC12MCTL16+1
    614    001C00              #define OFS_ADC12MCTL17                 
                                (0x0042u)
    615    001C00              #define OFS_ADC12MCTL17_L               
                                OFS_ADC12MCTL17
    616    001C00              #define OFS_ADC12MCTL17_H               
                                OFS_ADC12MCTL17+1
    617    001C00              #define OFS_ADC12MCTL18                 
                                (0x0044u)
    618    001C00              #define OFS_ADC12MCTL18_L               
                                OFS_ADC12MCTL18
    619    001C00              #define OFS_ADC12MCTL18_H               
                                OFS_ADC12MCTL18+1
    620    001C00              #define OFS_ADC12MCTL19                 
                                (0x0046u)
    621    001C00              #define OFS_ADC12MCTL19_L               
                                OFS_ADC12MCTL19
    622    001C00              #define OFS_ADC12MCTL19_H               
                                OFS_ADC12MCTL19+1
    623    001C00              #define OFS_ADC12MCTL20                 
                                (0x0048u)
    624    001C00              #define OFS_ADC12MCTL20_L               
                                OFS_ADC12MCTL20
    625    001C00              #define OFS_ADC12MCTL20_H               
                                OFS_ADC12MCTL20+1
    626    001C00              #define OFS_ADC12MCTL21                 
                                (0x004Au)
    627    001C00              #define OFS_ADC12MCTL21_L               
                                OFS_ADC12MCTL21
    628    001C00              #define OFS_ADC12MCTL21_H               
                                OFS_ADC12MCTL21+1
    629    001C00              #define OFS_ADC12MCTL22                 
                                (0x004Cu)
    630    001C00              #define OFS_ADC12MCTL22_L               
                                OFS_ADC12MCTL22
    631    001C00              #define OFS_ADC12MCTL22_H               
                                OFS_ADC12MCTL22+1
    632    001C00              #define OFS_ADC12MCTL23                 
                                (0x004Eu)
    633    001C00              #define OFS_ADC12MCTL23_L               
                                OFS_ADC12MCTL23
    634    001C00              #define OFS_ADC12MCTL23_H               
                                OFS_ADC12MCTL23+1
    635    001C00              #define OFS_ADC12MCTL24                 
                                (0x0050u)
    636    001C00              #define OFS_ADC12MCTL24_L               
                                OFS_ADC12MCTL24
    637    001C00              #define OFS_ADC12MCTL24_H               
                                OFS_ADC12MCTL24+1
    638    001C00              #define OFS_ADC12MCTL25                 
                                (0x0052u)
    639    001C00              #define OFS_ADC12MCTL25_L               
                                OFS_ADC12MCTL25
    640    001C00              #define OFS_ADC12MCTL25_H               
                                OFS_ADC12MCTL25+1
    641    001C00              #define OFS_ADC12MCTL26                 
                                (0x0054u)
    642    001C00              #define OFS_ADC12MCTL26_L               
                                OFS_ADC12MCTL26
    643    001C00              #define OFS_ADC12MCTL26_H               
                                OFS_ADC12MCTL26+1
    644    001C00              #define OFS_ADC12MCTL27                 
                                (0x0056u)
    645    001C00              #define OFS_ADC12MCTL27_L               
                                OFS_ADC12MCTL27
    646    001C00              #define OFS_ADC12MCTL27_H               
                                OFS_ADC12MCTL27+1
    647    001C00              #define OFS_ADC12MCTL28                 
                                (0x0058u)
    648    001C00              #define OFS_ADC12MCTL28_L               
                                OFS_ADC12MCTL28
    649    001C00              #define OFS_ADC12MCTL28_H               
                                OFS_ADC12MCTL28+1
    650    001C00              #define OFS_ADC12MCTL29                 
                                (0x005Au)
    651    001C00              #define OFS_ADC12MCTL29_L               
                                OFS_ADC12MCTL29
    652    001C00              #define OFS_ADC12MCTL29_H               
                                OFS_ADC12MCTL29+1
    653    001C00              #define OFS_ADC12MCTL30                 
                                (0x005Cu)
    654    001C00              #define OFS_ADC12MCTL30_L               
                                OFS_ADC12MCTL30
    655    001C00              #define OFS_ADC12MCTL30_H               
                                OFS_ADC12MCTL30+1
    656    001C00              #define OFS_ADC12MCTL31                 
                                (0x005Eu)
    657    001C00              #define OFS_ADC12MCTL31_L               
                                OFS_ADC12MCTL31
    658    001C00              #define OFS_ADC12MCTL31_H               
                                OFS_ADC12MCTL31+1
    659    001C00              #define OFS_ADC12MEM0                   
                                (0x0060u)
    660    001C00              #define OFS_ADC12MEM0_L                 
                                OFS_ADC12MEM0
    661    001C00              #define OFS_ADC12MEM0_H                 
                                OFS_ADC12MEM0+1
    662    001C00              #define OFS_ADC12MEM1                   
                                (0x0062u)
    663    001C00              #define OFS_ADC12MEM1_L                 
                                OFS_ADC12MEM1
    664    001C00              #define OFS_ADC12MEM1_H                 
                                OFS_ADC12MEM1+1
    665    001C00              #define OFS_ADC12MEM2                   
                                (0x0064u)
    666    001C00              #define OFS_ADC12MEM2_L                 
                                OFS_ADC12MEM2
    667    001C00              #define OFS_ADC12MEM2_H                 
                                OFS_ADC12MEM2+1
    668    001C00              #define OFS_ADC12MEM3                   
                                (0x0066u)
    669    001C00              #define OFS_ADC12MEM3_L                 
                                OFS_ADC12MEM3
    670    001C00              #define OFS_ADC12MEM3_H                 
                                OFS_ADC12MEM3+1
    671    001C00              #define OFS_ADC12MEM4                   
                                (0x0068u)
    672    001C00              #define OFS_ADC12MEM4_L                 
                                OFS_ADC12MEM4
    673    001C00              #define OFS_ADC12MEM4_H                 
                                OFS_ADC12MEM4+1
    674    001C00              #define OFS_ADC12MEM5                   
                                (0x006Au)
    675    001C00              #define OFS_ADC12MEM5_L                 
                                OFS_ADC12MEM5
    676    001C00              #define OFS_ADC12MEM5_H                 
                                OFS_ADC12MEM5+1
    677    001C00              #define OFS_ADC12MEM6                   
                                (0x006Cu)
    678    001C00              #define OFS_ADC12MEM6_L                 
                                OFS_ADC12MEM6
    679    001C00              #define OFS_ADC12MEM6_H                 
                                OFS_ADC12MEM6+1
    680    001C00              #define OFS_ADC12MEM7                   
                                (0x006Eu)
    681    001C00              #define OFS_ADC12MEM7_L                 
                                OFS_ADC12MEM7
    682    001C00              #define OFS_ADC12MEM7_H                 
                                OFS_ADC12MEM7+1
    683    001C00              #define OFS_ADC12MEM8                   
                                (0x0070u)
    684    001C00              #define OFS_ADC12MEM8_L                 
                                OFS_ADC12MEM8
    685    001C00              #define OFS_ADC12MEM8_H                 
                                OFS_ADC12MEM8+1
    686    001C00              #define OFS_ADC12MEM9                   
                                (0x0072u)
    687    001C00              #define OFS_ADC12MEM9_L                 
                                OFS_ADC12MEM9
    688    001C00              #define OFS_ADC12MEM9_H                 
                                OFS_ADC12MEM9+1
    689    001C00              #define OFS_ADC12MEM10                  
                                (0x0074u)
    690    001C00              #define OFS_ADC12MEM10_L                
                                OFS_ADC12MEM10
    691    001C00              #define OFS_ADC12MEM10_H                
                                OFS_ADC12MEM10+1
    692    001C00              #define OFS_ADC12MEM11                  
                                (0x0076u)
    693    001C00              #define OFS_ADC12MEM11_L                
                                OFS_ADC12MEM11
    694    001C00              #define OFS_ADC12MEM11_H                
                                OFS_ADC12MEM11+1
    695    001C00              #define OFS_ADC12MEM12                  
                                (0x0078u)
    696    001C00              #define OFS_ADC12MEM12_L                
                                OFS_ADC12MEM12
    697    001C00              #define OFS_ADC12MEM12_H                
                                OFS_ADC12MEM12+1
    698    001C00              #define OFS_ADC12MEM13                  
                                (0x007Au)
    699    001C00              #define OFS_ADC12MEM13_L                
                                OFS_ADC12MEM13
    700    001C00              #define OFS_ADC12MEM13_H                
                                OFS_ADC12MEM13+1
    701    001C00              #define OFS_ADC12MEM14                  
                                (0x007Cu)
    702    001C00              #define OFS_ADC12MEM14_L                
                                OFS_ADC12MEM14
    703    001C00              #define OFS_ADC12MEM14_H                
                                OFS_ADC12MEM14+1
    704    001C00              #define OFS_ADC12MEM15                  
                                (0x007Eu)
    705    001C00              #define OFS_ADC12MEM15_L                
                                OFS_ADC12MEM15
    706    001C00              #define OFS_ADC12MEM15_H                
                                OFS_ADC12MEM15+1
    707    001C00              #define OFS_ADC12MEM16                  
                                (0x0080u)
    708    001C00              #define OFS_ADC12MEM16_L                
                                OFS_ADC12MEM16
    709    001C00              #define OFS_ADC12MEM16_H                
                                OFS_ADC12MEM16+1
    710    001C00              #define OFS_ADC12MEM17                  
                                (0x0082u)
    711    001C00              #define OFS_ADC12MEM17_L                
                                OFS_ADC12MEM17
    712    001C00              #define OFS_ADC12MEM17_H                
                                OFS_ADC12MEM17+1
    713    001C00              #define OFS_ADC12MEM18                  
                                (0x0084u)
    714    001C00              #define OFS_ADC12MEM18_L                
                                OFS_ADC12MEM18
    715    001C00              #define OFS_ADC12MEM18_H                
                                OFS_ADC12MEM18+1
    716    001C00              #define OFS_ADC12MEM19                  
                                (0x0086u)
    717    001C00              #define OFS_ADC12MEM19_L                
                                OFS_ADC12MEM19
    718    001C00              #define OFS_ADC12MEM19_H                
                                OFS_ADC12MEM19+1
    719    001C00              #define OFS_ADC12MEM20                  
                                (0x0088u)
    720    001C00              #define OFS_ADC12MEM20_L                
                                OFS_ADC12MEM20
    721    001C00              #define OFS_ADC12MEM20_H                
                                OFS_ADC12MEM20+1
    722    001C00              #define OFS_ADC12MEM21                  
                                (0x008Au)
    723    001C00              #define OFS_ADC12MEM21_L                
                                OFS_ADC12MEM21
    724    001C00              #define OFS_ADC12MEM21_H                
                                OFS_ADC12MEM21+1
    725    001C00              #define OFS_ADC12MEM22                  
                                (0x008Cu)
    726    001C00              #define OFS_ADC12MEM22_L                
                                OFS_ADC12MEM22
    727    001C00              #define OFS_ADC12MEM22_H                
                                OFS_ADC12MEM22+1
    728    001C00              #define OFS_ADC12MEM23                  
                                (0x008Eu)
    729    001C00              #define OFS_ADC12MEM23_L                
                                OFS_ADC12MEM23
    730    001C00              #define OFS_ADC12MEM23_H                
                                OFS_ADC12MEM23+1
    731    001C00              #define OFS_ADC12MEM24                  
                                (0x0090u)
    732    001C00              #define OFS_ADC12MEM24_L                
                                OFS_ADC12MEM24
    733    001C00              #define OFS_ADC12MEM24_H                
                                OFS_ADC12MEM24+1
    734    001C00              #define OFS_ADC12MEM25                  
                                (0x0092u)
    735    001C00              #define OFS_ADC12MEM25_L                
                                OFS_ADC12MEM25
    736    001C00              #define OFS_ADC12MEM25_H                
                                OFS_ADC12MEM25+1
    737    001C00              #define OFS_ADC12MEM26                  
                                (0x0094u)
    738    001C00              #define OFS_ADC12MEM26_L                
                                OFS_ADC12MEM26
    739    001C00              #define OFS_ADC12MEM26_H                
                                OFS_ADC12MEM26+1
    740    001C00              #define OFS_ADC12MEM27                  
                                (0x0096u)
    741    001C00              #define OFS_ADC12MEM27_L                
                                OFS_ADC12MEM27
    742    001C00              #define OFS_ADC12MEM27_H                
                                OFS_ADC12MEM27+1
    743    001C00              #define OFS_ADC12MEM28                  
                                (0x0098u)
    744    001C00              #define OFS_ADC12MEM28_L                
                                OFS_ADC12MEM28
    745    001C00              #define OFS_ADC12MEM28_H                
                                OFS_ADC12MEM28+1
    746    001C00              #define OFS_ADC12MEM29                  
                                (0x009Au)
    747    001C00              #define OFS_ADC12MEM29_L                
                                OFS_ADC12MEM29
    748    001C00              #define OFS_ADC12MEM29_H                
                                OFS_ADC12MEM29+1
    749    001C00              #define OFS_ADC12MEM30                  
                                (0x009Cu)
    750    001C00              #define OFS_ADC12MEM30_L                
                                OFS_ADC12MEM30
    751    001C00              #define OFS_ADC12MEM30_H                
                                OFS_ADC12MEM30+1
    752    001C00              #define OFS_ADC12MEM31                  
                                (0x009Eu)
    753    001C00              #define OFS_ADC12MEM31_L                
                                OFS_ADC12MEM31
    754    001C00              #define OFS_ADC12MEM31_H                
                                OFS_ADC12MEM31+1
    755    001C00              
    756    001C00              /* ADC12_B Control Bits */
    757    001C00              
    758    001C00              /* ADC12CTL0 Control Bits */
    759    001C00              #define ADC12SC                         
                                (0x0001)        /* start conversion */
    760    001C00              #define ADC12SC_L                       
                                (0x0001)
    761    001C00              #define ADC12SC_0                       
                                (0x0000)        /* No sample-and-conversion-sta
                               rt */
    762    001C00              #define ADC12SC_1                       
                                (0x0001)        /* Start sample-and-conversion
                                */
    763    001C00              #define ADC12SC_1_L                     
                                (0x0001)
    764    001C00              #define ADC12ENC                        
                                (0x0002)        /* enable conversion */
    765    001C00              #define ADC12ENC_L                      
                                (0x0002)
    766    001C00              #define ADC12ENC_0                      
                                (0x0000)        /* ADC12_B disabled */
    767    001C00              #define ADC12ENC_1                      
                                (0x0002)        /* ADC12_B enabled */
    768    001C00              #define ADC12ENC_1_L                    
                                (0x0002)
    769    001C00              #define ADC12ON                         
                                (0x0010)        /* ADC on */
    770    001C00              #define ADC12ON_L                       
                                (0x0010)
    771    001C00              #define ADC12ON_0                       
                                (0x0000)        /* ADC12_B off */
    772    001C00              #define ADC12ON_1                       
                                (0x0010)        /* ADC12_B on */
    773    001C00              #define ADC12ON_1_L                     
                                (0x0010)
    774    001C00              #define ADC12MSC                        
                                (0x0080)        /* sample-and-hold time.
                                */
    775    001C00              #define ADC12MSC_L                      
                                (0x0080)
    776    001C00              #define ADC12MSC_0                      
                                (0x0000)        /* The sampling timer requires
                                a rising edge of the SHI signal to
    777    001C00                                                              
                                           trigger each sample-and-convert.
                                */
    778    001C00              #define ADC12MSC_1                      
                                (0x0080)        /* The incidence of a
                                positive(or for devices first rising edge
                                
    779    001C00                                                              
                                           of the) SHI signal triggers the
                                sampling timer, but further 
    780    001C00                                                              
                                           sample-and-conversions are performed
                                automatically as soon as 
    781    001C00                                                              
                                           the prior conversion is completed.
                                */
    782    001C00              #define ADC12MSC_1_L                    
                                (0x0080)
    783    001C00              #define ADC12SHT0                       
                                (0x0f00)        /* sample-and-hold time.
                                */
    784    001C00              #define ADC12SHT0_H                     
                                (0x000f)
    785    001C00              #define ADC12SHT00                      
                                (0x0100)        /* sample-and-hold time.
                                */
    786    001C00              #define ADC12SHT00_H                    
                                (0x0001)
    787    001C00              #define ADC12SHT01                      
                                (0x0200)        /* sample-and-hold time.
                                */
    788    001C00              #define ADC12SHT01_H                    
                                (0x0002)
    789    001C00              #define ADC12SHT02                      
                                (0x0400)        /* sample-and-hold time.
                                */
    790    001C00              #define ADC12SHT02_H                    
                                (0x0004)
    791    001C00              #define ADC12SHT03                      
                                (0x0800)        /* sample-and-hold time.
                                */
    792    001C00              #define ADC12SHT03_H                    
                                (0x0008)
    793    001C00              #define ADC12SHT0_0                     
                                (0x0000)        /* 4 ADC12CLK cycles */
    794    001C00              #define ADC12SHT0_1                     
                                (0x0100)        /* 8 ADC12CLK cycles */
    795    001C00              #define ADC12SHT0_1_H                   
                                (0x0001)
    796    001C00              #define ADC12SHT0_2                     
                                (0x0200)        /* 16 ADC12CLK cycles
                                */
    797    001C00              #define ADC12SHT0_2_H                   
                                (0x0002)
    798    001C00              #define ADC12SHT0_3                     
                                (0x0300)        /* 32 ADC12CLK cycles
                                */
    799    001C00              #define ADC12SHT0_3_H                   
                                (0x0003)
    800    001C00              #define ADC12SHT0_4                     
                                (0x0400)        /* 64 ADC12CLK cycles
                                */
    801    001C00              #define ADC12SHT0_4_H                   
                                (0x0004)
    802    001C00              #define ADC12SHT0_5                     
                                (0x0500)        /* 96 ADC12CLK cycles
                                */
    803    001C00              #define ADC12SHT0_5_H                   
                                (0x0005)
    804    001C00              #define ADC12SHT0_6                     
                                (0x0600)        /* 128 ADC12CLK cycles
                                */
    805    001C00              #define ADC12SHT0_6_H                   
                                (0x0006)
    806    001C00              #define ADC12SHT0_7                     
                                (0x0700)        /* 192 ADC12CLK cycles
                                */
    807    001C00              #define ADC12SHT0_7_H                   
                                (0x0007)
    808    001C00              #define ADC12SHT0_8                     
                                (0x0800)        /* 256 ADC12CLK cycles
                                */
    809    001C00              #define ADC12SHT0_8_H                   
                                (0x0008)
    810    001C00              #define ADC12SHT0_9                     
                                (0x0900)        /* 384 ADC12CLK cycles
                                */
    811    001C00              #define ADC12SHT0_9_H                   
                                (0x0009)
    812    001C00              #define ADC12SHT0_10                    
                                (0x0a00)        /* 512 ADC12CLK cycles
                                */
    813    001C00              #define ADC12SHT0_10_H                  
                                (0x000a)
    814    001C00              #define ADC12SHT0_11                    
                                (0x0b00)        /* Reserved */
    815    001C00              #define ADC12SHT0_11_H                  
                                (0x000b)
    816    001C00              #define ADC12SHT0_12                    
                                (0x0c00)        /* Reserved */
    817    001C00              #define ADC12SHT0_12_H                  
                                (0x000c)
    818    001C00              #define ADC12SHT0_13                    
                                (0x0d00)        /* Reserved */
    819    001C00              #define ADC12SHT0_13_H                  
                                (0x000d)
    820    001C00              #define ADC12SHT0_14                    
                                (0x0e00)        /* Reserved */
    821    001C00              #define ADC12SHT0_14_H                  
                                (0x000e)
    822    001C00              #define ADC12SHT0_15                    
                                (0x0f00)        /* Reserved */
    823    001C00              #define ADC12SHT0_15_H                  
                                (0x000f)
    824    001C00              #define ADC12SHT1                       
                                (0xf000)        /* sample-and-hold time.
                                */
    825    001C00              #define ADC12SHT1_H                     
                                (0x00f0)
    826    001C00              #define ADC12SHT10                      
                                (0x1000)        /* sample-and-hold time.
                                */
    827    001C00              #define ADC12SHT10_H                    
                                (0x0010)
    828    001C00              #define ADC12SHT11                      
                                (0x2000)        /* sample-and-hold time.
                                */
    829    001C00              #define ADC12SHT11_H                    
                                (0x0020)
    830    001C00              #define ADC12SHT12                      
                                (0x4000)        /* sample-and-hold time.
                                */
    831    001C00              #define ADC12SHT12_H                    
                                (0x0040)
    832    001C00              #define ADC12SHT13                      
                                (0x8000)        /* sample-and-hold time.
                                */
    833    001C00              #define ADC12SHT13_H                    
                                (0x0080)
    834    001C00              #define ADC12SHT1_0                     
                                (0x0000)        /* 4 ADC12CLK cycles */
    835    001C00              #define ADC12SHT1_1                     
                                (0x1000)        /* 8 ADC12CLK cycles */
    836    001C00              #define ADC12SHT1_1_H                   
                                (0x0010)
    837    001C00              #define ADC12SHT1_2                     
                                (0x2000)        /* 16 ADC12CLK cycles
                                */
    838    001C00              #define ADC12SHT1_2_H                   
                                (0x0020)
    839    001C00              #define ADC12SHT1_3                     
                                (0x3000)        /* 32 ADC12CLK cycles
                                */
    840    001C00              #define ADC12SHT1_3_H                   
                                (0x0030)
    841    001C00              #define ADC12SHT1_4                     
                                (0x4000)        /* 64 ADC12CLK cycles
                                */
    842    001C00              #define ADC12SHT1_4_H                   
                                (0x0040)
    843    001C00              #define ADC12SHT1_5                     
                                (0x5000)        /* 96 ADC12CLK cycles
                                */
    844    001C00              #define ADC12SHT1_5_H                   
                                (0x0050)
    845    001C00              #define ADC12SHT1_6                     
                                (0x6000)        /* 128 ADC12CLK cycles
                                */
    846    001C00              #define ADC12SHT1_6_H                   
                                (0x0060)
    847    001C00              #define ADC12SHT1_7                     
                                (0x7000)        /* 192 ADC12CLK cycles
                                */
    848    001C00              #define ADC12SHT1_7_H                   
                                (0x0070)
    849    001C00              #define ADC12SHT1_8                     
                                (0x8000)        /* 256 ADC12CLK cycles
                                */
    850    001C00              #define ADC12SHT1_8_H                   
                                (0x0080)
    851    001C00              #define ADC12SHT1_9                     
                                (0x9000)        /* 384 ADC12CLK cycles
                                */
    852    001C00              #define ADC12SHT1_9_H                   
                                (0x0090)
    853    001C00              #define ADC12SHT1_10                    
                                (0xa000)        /* 512 ADC12CLK cycles
                                */
    854    001C00              #define ADC12SHT1_10_H                  
                                (0x00a0)
    855    001C00              #define ADC12SHT1_11                    
                                (0xb000)        /* Reserved */
    856    001C00              #define ADC12SHT1_11_H                  
                                (0x00b0)
    857    001C00              #define ADC12SHT1_12                    
                                (0xc000)        /* Reserved */
    858    001C00              #define ADC12SHT1_12_H                  
                                (0x00c0)
    859    001C00              #define ADC12SHT1_13                    
                                (0xd000)        /* Reserved */
    860    001C00              #define ADC12SHT1_13_H                  
                                (0x00d0)
    861    001C00              #define ADC12SHT1_14                    
                                (0xe000)        /* Reserved */
    862    001C00              #define ADC12SHT1_14_H                  
                                (0x00e0)
    863    001C00              #define ADC12SHT1_15                    
                                (0xf000)        /* Reserved */
    864    001C00              #define ADC12SHT1_15_H                  
                                (0x00f0)
    865    001C00              
    866    001C00              /* ADC12CTL1 Control Bits */
    867    001C00              #define ADC12BUSY                       
                                (0x0001)        /* ADC busy */
    868    001C00              #define ADC12BUSY_L                     
                                (0x0001)
    869    001C00              #define ADC12BUSY_0                     
                                (0x0000)        /* No operation is active.
                                */
    870    001C00              #define ADC12BUSY_1                     
                                (0x0001)        /* A sequence, sample, or
                                conversion is active. */
    871    001C00              #define ADC12BUSY_1_L                   
                                (0x0001)
    872    001C00              #define ADC12CONSEQ                     
                                (0x0006)        /* conversion sequence mode
                                select */
    873    001C00              #define ADC12CONSEQ_L                   
                                (0x0006)
    874    001C00              #define ADC12CONSEQ0                    
                                (0x0002)        /* conversion sequence mode
                                select */
    875    001C00              #define ADC12CONSEQ0_L                  
                                (0x0002)
    876    001C00              #define ADC12CONSEQ1                    
                                (0x0004)        /* conversion sequence mode
                                select */
    877    001C00              #define ADC12CONSEQ1_L                  
                                (0x0004)
    878    001C00              #define ADC12CONSEQ_0                   
                                (0x0000)        /* Single-channel, single-conve
                               rsion */
    879    001C00              #define ADC12CONSEQ_1                   
                                (0x0002)        /* Sequence-of-channels
                                */
    880    001C00              #define ADC12CONSEQ_1_L                 
                                (0x0002)
    881    001C00              #define ADC12CONSEQ_2                   
                                (0x0004)        /* Repeat-single-channel
                                */
    882    001C00              #define ADC12CONSEQ_2_L                 
                                (0x0004)
    883    001C00              #define ADC12CONSEQ_3                   
                                (0x0006)        /* Repeat-sequence-of-channels
                                */
    884    001C00              #define ADC12CONSEQ_3_L                 
                                (0x0006)
    885    001C00              #define ADC12SSEL                       
                                (0x0018)        /* clock source select
                                */
    886    001C00              #define ADC12SSEL_L                     
                                (0x0018)
    887    001C00              #define ADC12SSEL0                      
                                (0x0008)        /* clock source select
                                */
    888    001C00              #define ADC12SSEL0_L                    
                                (0x0008)
    889    001C00              #define ADC12SSEL1                      
                                (0x0010)        /* clock source select
                                */
    890    001C00              #define ADC12SSEL1_L                    
                                (0x0010)
    891    001C00              #define ADC12SSEL_0                     
                                (0x0000)        /* ADC12OSC (MODOSC) */
    892    001C00              #define ADC12SSEL_1                     
                                (0x0008)        /* ACLK */
    893    001C00              #define ADC12SSEL_1_L                   
                                (0x0008)
    894    001C00              #define ADC12SSEL_2                     
                                (0x0010)        /* MCLK */
    895    001C00              #define ADC12SSEL_2_L                   
                                (0x0010)
    896    001C00              #define ADC12SSEL_3                     
                                (0x0018)        /* SMCLK */
    897    001C00              #define ADC12SSEL_3_L                   
                                (0x0018)
    898    001C00              #define ADC12DIV                        
                                (0x00e0)        /* clock divider */
    899    001C00              #define ADC12DIV_L                      
                                (0x00e0)
    900    001C00              #define ADC12DIV0                       
                                (0x0020)        /* clock divider */
    901    001C00              #define ADC12DIV0_L                     
                                (0x0020)
    902    001C00              #define ADC12DIV1                       
                                (0x0040)        /* clock divider */
    903    001C00              #define ADC12DIV1_L                     
                                (0x0040)
    904    001C00              #define ADC12DIV2                       
                                (0x0080)        /* clock divider */
    905    001C00              #define ADC12DIV2_L                     
                                (0x0080)
    906    001C00              #define ADC12DIV_0                      
                                (0x0000)        /* /1 */
    907    001C00              #define ADC12DIV_1                      
                                (0x0020)        /* /2 */
    908    001C00              #define ADC12DIV_1_L                    
                                (0x0020)
    909    001C00              #define ADC12DIV_2                      
                                (0x0040)        /* /3 */
    910    001C00              #define ADC12DIV_2_L                    
                                (0x0040)
    911    001C00              #define ADC12DIV_3                      
                                (0x0060)        /* /4 */
    912    001C00              #define ADC12DIV_3_L                    
                                (0x0060)
    913    001C00              #define ADC12DIV_4                      
                                (0x0080)        /* /5 */
    914    001C00              #define ADC12DIV_4_L                    
                                (0x0080)
    915    001C00              #define ADC12DIV_5                      
                                (0x00a0)        /* /6 */
    916    001C00              #define ADC12DIV_5_L                    
                                (0x00a0)
    917    001C00              #define ADC12DIV_6                      
                                (0x00c0)        /* /7 */
    918    001C00              #define ADC12DIV_6_L                    
                                (0x00c0)
    919    001C00              #define ADC12DIV_7                      
                                (0x00e0)        /* /8 */
    920    001C00              #define ADC12DIV_7_L                    
                                (0x00e0)
    921    001C00              #define ADC12ISSH                       
                                (0x0100)        /* invert signal sample-and-hol
                               d */
    922    001C00              #define ADC12ISSH_H                     
                                (0x0001)
    923    001C00              #define ADC12ISSH_0                     
                                (0x0000)        /* The sample-input signal is
                                not inverted. */
    924    001C00              #define ADC12ISSH_1                     
                                (0x0100)        /* The sample-input signal is
                                inverted. */
    925    001C00              #define ADC12ISSH_1_H                   
                                (0x0001)
    926    001C00              #define ADC12SHP                        
                                (0x0200)        /* sample-and-hold pulse-mode
                                select */
    927    001C00              #define ADC12SHP_H                      
                                (0x0002)
    928    001C00              #define ADC12SHP_0                      
                                (0x0000)        /* SAMPCON signal is sourced
                                from the sample-input signal. */
    929    001C00              #define ADC12SHP_1                      
                                (0x0200)        /* SAMPCON signal is sourced
                                from the sampling timer. */
    930    001C00              #define ADC12SHP_1_H                    
                                (0x0002)
    931    001C00              #define ADC12SHS                        
                                (0x1c00)        /* sample-and-hold source
                                select */
    932    001C00              #define ADC12SHS_H                      
                                (0x001c)
    933    001C00              #define ADC12SHS0                       
                                (0x0400)        /* sample-and-hold source
                                select */
    934    001C00              #define ADC12SHS0_H                     
                                (0x0004)
    935    001C00              #define ADC12SHS1                       
                                (0x0800)        /* sample-and-hold source
                                select */
    936    001C00              #define ADC12SHS1_H                     
                                (0x0008)
    937    001C00              #define ADC12SHS2                       
                                (0x1000)        /* sample-and-hold source
                                select */
    938    001C00              #define ADC12SHS2_H                     
                                (0x0010)
    939    001C00              #define ADC12SHS_0                      
                                (0x0000)        /* ADC12SC bit */
    940    001C00              #define ADC12SHS_1                      
                                (0x0400)        /* see the device-specific data
                                sheet for source */
    941    001C00              #define ADC12SHS_1_H                    
                                (0x0004)
    942    001C00              #define ADC12SHS_2                      
                                (0x0800)        /* see the device-specific data
                                sheet for source */
    943    001C00              #define ADC12SHS_2_H                    
                                (0x0008)
    944    001C00              #define ADC12SHS_3                      
                                (0x0c00)        /* see the device-specific data
                                sheet for source */
    945    001C00              #define ADC12SHS_3_H                    
                                (0x000c)
    946    001C00              #define ADC12SHS_4                      
                                (0x1000)        /* see the device-specific data
                                sheet for source */
    947    001C00              #define ADC12SHS_4_H                    
                                (0x0010)
    948    001C00              #define ADC12SHS_5                      
                                (0x1400)        /* see the device-specific data
                                sheet for source */
    949    001C00              #define ADC12SHS_5_H                    
                                (0x0014)
    950    001C00              #define ADC12SHS_6                      
                                (0x1800)        /* see the device-specific data
                                sheet for source */
    951    001C00              #define ADC12SHS_6_H                    
                                (0x0018)
    952    001C00              #define ADC12SHS_7                      
                                (0x1c00)        /* see the device-specific data
                                sheet for source */
    953    001C00              #define ADC12SHS_7_H                    
                                (0x001c)
    954    001C00              #define ADC12PDIV                       
                                (0x6000)        /* predivider */
    955    001C00              #define ADC12PDIV_H                     
                                (0x0060)
    956    001C00              #define ADC12PDIV0                      
                                (0x2000)        /* predivider */
    957    001C00              #define ADC12PDIV0_H                    
                                (0x0020)
    958    001C00              #define ADC12PDIV1                      
                                (0x4000)        /* predivider */
    959    001C00              #define ADC12PDIV1_H                    
                                (0x0040)
    960    001C00              #define ADC12PDIV_0                     
                                (0x0000)        /* Predivide by 1 */
    961    001C00              #define ADC12PDIV_1                     
                                (0x2000)        /* Predivide by 4 */
    962    001C00              #define ADC12PDIV_1_H                   
                                (0x0020)
    963    001C00              #define ADC12PDIV_2                     
                                (0x4000)        /* Predivide by 32 */
    964    001C00              #define ADC12PDIV_2_H                   
                                (0x0040)
    965    001C00              #define ADC12PDIV_3                     
                                (0x6000)        /* Predivide by 64 */
    966    001C00              #define ADC12PDIV_3_H                   
                                (0x0060)
    967    001C00              #define ADC12PDIV__1                    
                                (0x0000)        /* Predivide by 1 */
    968    001C00              #define ADC12PDIV__4                    
                                (0x2000)        /* Predivide by 4 */
    969    001C00              #define ADC12PDIV__4_H                  
                                (0x0020)
    970    001C00              #define ADC12PDIV__32                   
                                (0x4000)        /* Predivide by 32 */
    971    001C00              #define ADC12PDIV__32_H                 
                                (0x0040)
    972    001C00              #define ADC12PDIV__64                   
                                (0x6000)        /* Predivide by 64 */
    973    001C00              #define ADC12PDIV__64_H                 
                                (0x0060)
    974    001C00              
    975    001C00              /* ADC12CTL2 Control Bits */
    976    001C00              #define ADC12PWRMD                      
                                (0x0001)        /* low-power mode */
    977    001C00              #define ADC12PWRMD_L                    
                                (0x0001)
    978    001C00              #define ADC12PWRMD_0                    
                                (0x0000)        /* Regular power mode where
                                sample rate is not restricted */
    979    001C00              #define ADC12PWRMD_1                    
                                (0x0001)        /* Low power mode enable,
                                ADC12CLK can not be greater than 1/4 
    980    001C00                                                              
                                           the device-specific data sheet
                                specified maximum for 
    981    001C00                                                              
                                           ADC12PWRMD = 0 */
    982    001C00              #define ADC12PWRMD_1_L                  
                                (0x0001)
    983    001C00              #define ADC12DF                         
                                (0x0008)        /* data read-back format
                                */
    984    001C00              #define ADC12DF_L                       
                                (0x0008)
    985    001C00              #define ADC12DF_0                       
                                (0x0000)        /* Binary unsigned. Theoretical
                               ly for ADC12DIF = 0 and 12-bit 
    986    001C00                                                              
                                           mode the analog input voltage  VREF
                                results in 0000h, the 
    987    001C00                                                              
                                           analog input voltage + VREF results
                                in 0FFFh. */
    988    001C00              #define ADC12DF_1                       
                                (0x0008)        /* Signed binary (2s complement
                               ), left aligned. Theoretically, 
    989    001C00                                                              
                                           for ADC12DIF = 0 and 12-bit mode,
                                the analog input voltage  
    990    001C00                                                              
                                           VREF results in 8000h, the analog
                                input voltage + VREF results
    991    001C00                                                              
                                           in 7FF0h. */
    992    001C00              #define ADC12DF_1_L                     
                                (0x0008)
    993    001C00              #define ADC12RES                        
                                (0x0030)        /* resolution */
    994    001C00              #define ADC12RES_L                      
                                (0x0030)
    995    001C00              #define ADC12RES0                       
                                (0x0010)        /* resolution */
    996    001C00              #define ADC12RES0_L                     
                                (0x0010)
    997    001C00              #define ADC12RES1                       
                                (0x0020)        /* resolution */
    998    001C00              #define ADC12RES1_L                     
                                (0x0020)
    999    001C00              #define ADC12RES_0                      
                                (0x0000)        /* 8 bit (10 clock cycle
                                conversion time) */
   1000    001C00              #define ADC12RES_1                      
                                (0x0010)        /* 10 bit (12 clock cycle
                                conversion time) */
   1001    001C00              #define ADC12RES_1_L                    
                                (0x0010)
   1002    001C00              #define ADC12RES_2                      
                                (0x0020)        /* 12 bit (14 clock cycle
                                conversion time) */
   1003    001C00              #define ADC12RES_2_L                    
                                (0x0020)
   1004    001C00              #define ADC12RES_3                      
                                (0x0030)        /* Reserved */
   1005    001C00              #define ADC12RES_3_L                    
                                (0x0030)
   1006    001C00              #define ADC12RES__8BIT                  
                                (0x0000)        /* 8 bit (10 clock cycle
                                conversion time) */
   1007    001C00              #define ADC12RES__10BIT                 
                                (0x0010)        /* 10 bit (12 clock cycle
                                conversion time) */
   1008    001C00              #define ADC12RES__10BIT_L               
                                (0x0010)
   1009    001C00              #define ADC12RES__12BIT                 
                                (0x0020)        /* 12 bit (14 clock cycle
                                conversion time) */
   1010    001C00              #define ADC12RES__12BIT_L               
                                (0x0020)
   1011    001C00              
   1012    001C00              /* ADC12CTL3 Control Bits */
   1013    001C00              #define ADC12CSTARTADD                  
                                (0x001f)        /* conversion start address
                                */
   1014    001C00              #define ADC12CSTARTADD_L                
                                (0x001f)
   1015    001C00              #define ADC12CSTARTADD0                 
                                (0x0001)        /* conversion start address
                                */
   1016    001C00              #define ADC12CSTARTADD0_L               
                                (0x0001)
   1017    001C00              #define ADC12CSTARTADD1                 
                                (0x0002)        /* conversion start address
                                */
   1018    001C00              #define ADC12CSTARTADD1_L               
                                (0x0002)
   1019    001C00              #define ADC12CSTARTADD2                 
                                (0x0004)        /* conversion start address
                                */
   1020    001C00              #define ADC12CSTARTADD2_L               
                                (0x0004)
   1021    001C00              #define ADC12CSTARTADD3                 
                                (0x0008)        /* conversion start address
                                */
   1022    001C00              #define ADC12CSTARTADD3_L               
                                (0x0008)
   1023    001C00              #define ADC12CSTARTADD4                 
                                (0x0010)        /* conversion start address
                                */
   1024    001C00              #define ADC12CSTARTADD4_L               
                                (0x0010)
   1025    001C00              #define ADC12CSTARTADD_0                
                                (0x0000)        /* Conversion start address
                                ADC12MEM0 */
   1026    001C00              #define ADC12CSTARTADD_1                
                                (0x0001)        /* Conversion start address
                                ADC12MEM1 */
   1027    001C00              #define ADC12CSTARTADD_1_L              
                                (0x0001)
   1028    001C00              #define ADC12CSTARTADD_2                
                                (0x0002)        /* Conversion start address
                                ADC12MEM2 */
   1029    001C00              #define ADC12CSTARTADD_2_L              
                                (0x0002)
   1030    001C00              #define ADC12CSTARTADD_3                
                                (0x0003)        /* Conversion start address
                                ADC12MEM3 */
   1031    001C00              #define ADC12CSTARTADD_3_L              
                                (0x0003)
   1032    001C00              #define ADC12CSTARTADD_4                
                                (0x0004)        /* Conversion start address
                                ADC12MEM4 */
   1033    001C00              #define ADC12CSTARTADD_4_L              
                                (0x0004)
   1034    001C00              #define ADC12CSTARTADD_5                
                                (0x0005)        /* Conversion start address
                                ADC12MEM5 */
   1035    001C00              #define ADC12CSTARTADD_5_L              
                                (0x0005)
   1036    001C00              #define ADC12CSTARTADD_6                
                                (0x0006)        /* Conversion start address
                                ADC12MEM6 */
   1037    001C00              #define ADC12CSTARTADD_6_L              
                                (0x0006)
   1038    001C00              #define ADC12CSTARTADD_7                
                                (0x0007)        /* Conversion start address
                                ADC12MEM7 */
   1039    001C00              #define ADC12CSTARTADD_7_L              
                                (0x0007)
   1040    001C00              #define ADC12CSTARTADD_8                
                                (0x0008)        /* Conversion start address
                                ADC12MEM8 */
   1041    001C00              #define ADC12CSTARTADD_8_L              
                                (0x0008)
   1042    001C00              #define ADC12CSTARTADD_9                
                                (0x0009)        /* Conversion start address
                                ADC12MEM9 */
   1043    001C00              #define ADC12CSTARTADD_9_L              
                                (0x0009)
   1044    001C00              #define ADC12CSTARTADD_10               
                                (0x000a)        /* Conversion start address
                                ADC12MEM10 */
   1045    001C00              #define ADC12CSTARTADD_10_L             
                                (0x000a)
   1046    001C00              #define ADC12CSTARTADD_11               
                                (0x000b)        /* Conversion start address
                                ADC12MEM10 */
   1047    001C00              #define ADC12CSTARTADD_11_L             
                                (0x000b)
   1048    001C00              #define ADC12CSTARTADD_12               
                                (0x000c)        /* Conversion start address
                                ADC12MEM12 */
   1049    001C00              #define ADC12CSTARTADD_12_L             
                                (0x000c)
   1050    001C00              #define ADC12CSTARTADD_13               
                                (0x000d)        /* Conversion start address
                                ADC12MEM13 */
   1051    001C00              #define ADC12CSTARTADD_13_L             
                                (0x000d)
   1052    001C00              #define ADC12CSTARTADD_14               
                                (0x000e)        /* Conversion start address
                                ADC12MEM14 */
   1053    001C00              #define ADC12CSTARTADD_14_L             
                                (0x000e)
   1054    001C00              #define ADC12CSTARTADD_15               
                                (0x000f)        /* Conversion start address
                                ADC12MEM15 */
   1055    001C00              #define ADC12CSTARTADD_15_L             
                                (0x000f)
   1056    001C00              #define ADC12CSTARTADD_16               
                                (0x0010)        /* Conversion start address
                                ADC12MEM16 */
   1057    001C00              #define ADC12CSTARTADD_16_L             
                                (0x0010)
   1058    001C00              #define ADC12CSTARTADD_17               
                                (0x0011)        /* Conversion start address
                                ADC12MEM17 */
   1059    001C00              #define ADC12CSTARTADD_17_L             
                                (0x0011)
   1060    001C00              #define ADC12CSTARTADD_18               
                                (0x0012)        /* Conversion start address
                                ADC12MEM18 */
   1061    001C00              #define ADC12CSTARTADD_18_L             
                                (0x0012)
   1062    001C00              #define ADC12CSTARTADD_19               
                                (0x0013)        /* Conversion start address
                                ADC12MEM19 */
   1063    001C00              #define ADC12CSTARTADD_19_L             
                                (0x0013)
   1064    001C00              #define ADC12CSTARTADD_20               
                                (0x0014)        /* Conversion start address
                                ADC12MEM20 */
   1065    001C00              #define ADC12CSTARTADD_20_L             
                                (0x0014)
   1066    001C00              #define ADC12CSTARTADD_21               
                                (0x0015)        /* Conversion start address
                                ADC12MEM21 */
   1067    001C00              #define ADC12CSTARTADD_21_L             
                                (0x0015)
   1068    001C00              #define ADC12CSTARTADD_22               
                                (0x0016)        /* Conversion start address
                                ADC12MEM22 */
   1069    001C00              #define ADC12CSTARTADD_22_L             
                                (0x0016)
   1070    001C00              #define ADC12CSTARTADD_23               
                                (0x0017)        /* Conversion start address
                                ADC12MEM23 */
   1071    001C00              #define ADC12CSTARTADD_23_L             
                                (0x0017)
   1072    001C00              #define ADC12CSTARTADD_24               
                                (0x0018)        /* Conversion start address
                                ADC12MEM24 */
   1073    001C00              #define ADC12CSTARTADD_24_L             
                                (0x0018)
   1074    001C00              #define ADC12CSTARTADD_25               
                                (0x0019)        /* Conversion start address
                                ADC12MEM25 */
   1075    001C00              #define ADC12CSTARTADD_25_L             
                                (0x0019)
   1076    001C00              #define ADC12CSTARTADD_26               
                                (0x001a)        /* Conversion start address
                                ADC12MEM26 */
   1077    001C00              #define ADC12CSTARTADD_26_L             
                                (0x001a)
   1078    001C00              #define ADC12CSTARTADD_27               
                                (0x001b)        /* Conversion start address
                                ADC12MEM27 */
   1079    001C00              #define ADC12CSTARTADD_27_L             
                                (0x001b)
   1080    001C00              #define ADC12CSTARTADD_28               
                                (0x001c)        /* Conversion start address
                                ADC12MEM28 */
   1081    001C00              #define ADC12CSTARTADD_28_L             
                                (0x001c)
   1082    001C00              #define ADC12CSTARTADD_29               
                                (0x001d)        /* Conversion start address
                                ADC12MEM29 */
   1083    001C00              #define ADC12CSTARTADD_29_L             
                                (0x001d)
   1084    001C00              #define ADC12CSTARTADD_30               
                                (0x001e)        /* Conversion start address
                                ADC12MEM30 */
   1085    001C00              #define ADC12CSTARTADD_30_L             
                                (0x001e)
   1086    001C00              #define ADC12CSTARTADD_31               
                                (0x001f)        /* Conversion start address
                                ADC12MEM31 */
   1087    001C00              #define ADC12CSTARTADD_31_L             
                                (0x001f)
   1088    001C00              #define ADC12CSTARTADD__ADC12MEM0       
                                (0x0000)        /* Conversion start address
                                ADC12MEM0 */
   1089    001C00              #define ADC12CSTARTADD__ADC12MEM1       
                                (0x0001)        /* Conversion start address
                                ADC12MEM1 */
   1090    001C00              #define ADC12CSTARTADD__ADC12MEM1_L     
                                (0x0001)
   1091    001C00              #define ADC12CSTARTADD__ADC12MEM2       
                                (0x0002)        /* Conversion start address
                                ADC12MEM2 */
   1092    001C00              #define ADC12CSTARTADD__ADC12MEM2_L     
                                (0x0002)
   1093    001C00              #define ADC12CSTARTADD__ADC12MEM3       
                                (0x0003)        /* Conversion start address
                                ADC12MEM3 */
   1094    001C00              #define ADC12CSTARTADD__ADC12MEM3_L     
                                (0x0003)
   1095    001C00              #define ADC12CSTARTADD__ADC12MEM4       
                                (0x0004)        /* Conversion start address
                                ADC12MEM4 */
   1096    001C00              #define ADC12CSTARTADD__ADC12MEM4_L     
                                (0x0004)
   1097    001C00              #define ADC12CSTARTADD__ADC12MEM5       
                                (0x0005)        /* Conversion start address
                                ADC12MEM5 */
   1098    001C00              #define ADC12CSTARTADD__ADC12MEM5_L     
                                (0x0005)
   1099    001C00              #define ADC12CSTARTADD__ADC12MEM6       
                                (0x0006)        /* Conversion start address
                                ADC12MEM6 */
   1100    001C00              #define ADC12CSTARTADD__ADC12MEM6_L     
                                (0x0006)
   1101    001C00              #define ADC12CSTARTADD__ADC12MEM7       
                                (0x0007)        /* Conversion start address
                                ADC12MEM7 */
   1102    001C00              #define ADC12CSTARTADD__ADC12MEM7_L     
                                (0x0007)
   1103    001C00              #define ADC12CSTARTADD__ADC12MEM8       
                                (0x0008)        /* Conversion start address
                                ADC12MEM8 */
   1104    001C00              #define ADC12CSTARTADD__ADC12MEM8_L     
                                (0x0008)
   1105    001C00              #define ADC12CSTARTADD__ADC12MEM9       
                                (0x0009)        /* Conversion start address
                                ADC12MEM9 */
   1106    001C00              #define ADC12CSTARTADD__ADC12MEM9_L     
                                (0x0009)
   1107    001C00              #define ADC12CSTARTADD__ADC12MEM10      
                                (0x000a)        /* Conversion start address
                                ADC12MEM10 */
   1108    001C00              #define ADC12CSTARTADD__ADC12MEM10_L    
                                (0x000a)
   1109    001C00              #define ADC12CSTARTADD__ADC12MEM11      
                                (0x000b)        /* Conversion start address
                                ADC12MEM10 */
   1110    001C00              #define ADC12CSTARTADD__ADC12MEM11_L    
                                (0x000b)
   1111    001C00              #define ADC12CSTARTADD__ADC12MEM12      
                                (0x000c)        /* Conversion start address
                                ADC12MEM12 */
   1112    001C00              #define ADC12CSTARTADD__ADC12MEM12_L    
                                (0x000c)
   1113    001C00              #define ADC12CSTARTADD__ADC12MEM13      
                                (0x000d)        /* Conversion start address
                                ADC12MEM13 */
   1114    001C00              #define ADC12CSTARTADD__ADC12MEM13_L    
                                (0x000d)
   1115    001C00              #define ADC12CSTARTADD__ADC12MEM14      
                                (0x000e)        /* Conversion start address
                                ADC12MEM14 */
   1116    001C00              #define ADC12CSTARTADD__ADC12MEM14_L    
                                (0x000e)
   1117    001C00              #define ADC12CSTARTADD__ADC12MEM15      
                                (0x000f)        /* Conversion start address
                                ADC12MEM15 */
   1118    001C00              #define ADC12CSTARTADD__ADC12MEM15_L    
                                (0x000f)
   1119    001C00              #define ADC12CSTARTADD__ADC12MEM16      
                                (0x0010)        /* Conversion start address
                                ADC12MEM16 */
   1120    001C00              #define ADC12CSTARTADD__ADC12MEM16_L    
                                (0x0010)
   1121    001C00              #define ADC12CSTARTADD__ADC12MEM17      
                                (0x0011)        /* Conversion start address
                                ADC12MEM17 */
   1122    001C00              #define ADC12CSTARTADD__ADC12MEM17_L    
                                (0x0011)
   1123    001C00              #define ADC12CSTARTADD__ADC12MEM18      
                                (0x0012)        /* Conversion start address
                                ADC12MEM18 */
   1124    001C00              #define ADC12CSTARTADD__ADC12MEM18_L    
                                (0x0012)
   1125    001C00              #define ADC12CSTARTADD__ADC12MEM19      
                                (0x0013)        /* Conversion start address
                                ADC12MEM19 */
   1126    001C00              #define ADC12CSTARTADD__ADC12MEM19_L    
                                (0x0013)
   1127    001C00              #define ADC12CSTARTADD__ADC12MEM20      
                                (0x0014)        /* Conversion start address
                                ADC12MEM20 */
   1128    001C00              #define ADC12CSTARTADD__ADC12MEM20_L    
                                (0x0014)
   1129    001C00              #define ADC12CSTARTADD__ADC12MEM21      
                                (0x0015)        /* Conversion start address
                                ADC12MEM21 */
   1130    001C00              #define ADC12CSTARTADD__ADC12MEM21_L    
                                (0x0015)
   1131    001C00              #define ADC12CSTARTADD__ADC12MEM22      
                                (0x0016)        /* Conversion start address
                                ADC12MEM22 */
   1132    001C00              #define ADC12CSTARTADD__ADC12MEM22_L    
                                (0x0016)
   1133    001C00              #define ADC12CSTARTADD__ADC12MEM23      
                                (0x0017)        /* Conversion start address
                                ADC12MEM23 */
   1134    001C00              #define ADC12CSTARTADD__ADC12MEM23_L    
                                (0x0017)
   1135    001C00              #define ADC12CSTARTADD__ADC12MEM24      
                                (0x0018)        /* Conversion start address
                                ADC12MEM24 */
   1136    001C00              #define ADC12CSTARTADD__ADC12MEM24_L    
                                (0x0018)
   1137    001C00              #define ADC12CSTARTADD__ADC12MEM25      
                                (0x0019)        /* Conversion start address
                                ADC12MEM25 */
   1138    001C00              #define ADC12CSTARTADD__ADC12MEM25_L    
                                (0x0019)
   1139    001C00              #define ADC12CSTARTADD__ADC12MEM26      
                                (0x001a)        /* Conversion start address
                                ADC12MEM26 */
   1140    001C00              #define ADC12CSTARTADD__ADC12MEM26_L    
                                (0x001a)
   1141    001C00              #define ADC12CSTARTADD__ADC12MEM27      
                                (0x001b)        /* Conversion start address
                                ADC12MEM27 */
   1142    001C00              #define ADC12CSTARTADD__ADC12MEM27_L    
                                (0x001b)
   1143    001C00              #define ADC12CSTARTADD__ADC12MEM28      
                                (0x001c)        /* Conversion start address
                                ADC12MEM28 */
   1144    001C00              #define ADC12CSTARTADD__ADC12MEM28_L    
                                (0x001c)
   1145    001C00              #define ADC12CSTARTADD__ADC12MEM29      
                                (0x001d)        /* Conversion start address
                                ADC12MEM29 */
   1146    001C00              #define ADC12CSTARTADD__ADC12MEM29_L    
                                (0x001d)
   1147    001C00              #define ADC12CSTARTADD__ADC12MEM30      
                                (0x001e)        /* Conversion start address
                                ADC12MEM30 */
   1148    001C00              #define ADC12CSTARTADD__ADC12MEM30_L    
                                (0x001e)
   1149    001C00              #define ADC12CSTARTADD__ADC12MEM31      
                                (0x001f)        /* Conversion start address
                                ADC12MEM31 */
   1150    001C00              #define ADC12CSTARTADD__ADC12MEM31_L    
                                (0x001f)
   1151    001C00              #define ADC12BATMAP                     
                                (0x0040)        /* 1/2 AVCC ADC input channel
                                selection */
   1152    001C00              #define ADC12BATMAP_L                   
                                (0x0040)
   1153    001C00              #define ADC12BATMAP_0                   
                                (0x0000)        /* external pin is selected for
                                ADC input channel A31 */
   1154    001C00              #define ADC12BATMAP_1                   
                                (0x0040)        /* ADC internal 1/2 x AVCC
                                channel is selected for ADC input 
   1155    001C00                                                              
                                           channel A31 */
   1156    001C00              #define ADC12BATMAP_1_L                 
                                (0x0040)
   1157    001C00              #define ADC12TCMAP                      
                                (0x0080)        /* temperature sensor ADC input
                                channel selection */
   1158    001C00              #define ADC12TCMAP_L                    
                                (0x0080)
   1159    001C00              #define ADC12TCMAP_0                    
                                (0x0000)        /* external pin is selected for
                                ADC input channel A30 */
   1160    001C00              #define ADC12TCMAP_1                    
                                (0x0080)        /* ADC internal temperature
                                sensor channel is selected for ADC 
   1161    001C00                                                              
                                           input channel A30 */
   1162    001C00              #define ADC12TCMAP_1_L                  
                                (0x0080)
   1163    001C00              #define ADC12ICH0MAP                    
                                (0x0100)        /* int ch 0 sel to ADC in ch
                                A29 */
   1164    001C00              #define ADC12ICH0MAP_H                  
                                (0x0001)
   1165    001C00              #define ADC12ICH0MAP_0                  
                                (0x0000)        /* external pin is selected for
                                ADC input channel A29 */
   1166    001C00              #define ADC12ICH0MAP_1                  
                                (0x0100)        /* ADC input channel internal 0
                                is selected for ADC input channel
   1167    001C00                                                              
                                           A29, see device-specific data sheet
                                for availability */
   1168    001C00              #define ADC12ICH0MAP_1_H                
                                (0x0001)
   1169    001C00              #define ADC12ICH1MAP                    
                                (0x0200)        /* int ch 1 sel to ADC in ch
                                A28 */
   1170    001C00              #define ADC12ICH1MAP_H                  
                                (0x0002)
   1171    001C00              #define ADC12ICH1MAP_0                  
                                (0x0000)        /* external pin is selected for
                                ADC input channel A28 */
   1172    001C00              #define ADC12ICH1MAP_1                  
                                (0x0200)        /* ADC input channel internal 1
                                is selected for ADC input channel
   1173    001C00                                                              
                                           A28, see device-specific data sheet
                                for availability */
   1174    001C00              #define ADC12ICH1MAP_1_H                
                                (0x0002)
   1175    001C00              #define ADC12ICH2MAP                    
                                (0x0400)        /* int ch 2 sel to ADC in ch
                                A27 */
   1176    001C00              #define ADC12ICH2MAP_H                  
                                (0x0004)
   1177    001C00              #define ADC12ICH2MAP_0                  
                                (0x0000)        /* external pin is selected for
                                ADC input channel A27 */
   1178    001C00              #define ADC12ICH2MAP_1                  
                                (0x0400)        /* ADC input channel internal 2
                                is selected for ADC input channel
   1179    001C00                                                              
                                           A27, see device-specific data sheet
                                for availability */
   1180    001C00              #define ADC12ICH2MAP_1_H                
                                (0x0004)
   1181    001C00              #define ADC12ICH3MAP                    
                                (0x0800)        /* int ch 3 sel to ADC in ch
                                A26 */
   1182    001C00              #define ADC12ICH3MAP_H                  
                                (0x0008)
   1183    001C00              #define ADC12ICH3MAP_0                  
                                (0x0000)        /* external pin is selected for
                                ADC input channel A26 */
   1184    001C00              #define ADC12ICH3MAP_1                  
                                (0x0800)        /* ADC input channel internal 3
                                is selected for ADC input channel
   1185    001C00                                                              
                                           A26, see device-specific data sheet
                                for availability */
   1186    001C00              #define ADC12ICH3MAP_1_H                
                                (0x0008)
   1187    001C00              
   1188    001C00              /* ADC12LO Control Bits */
   1189    001C00              #define LOW_THRESHOLD                   
                                (0xffff)        /* Window comparator lo
                                threshold */
   1190    001C00              #define LOW_THRESHOLD_L                 
                                (0x00ff)
   1191    001C00              #define LOW_THRESHOLD_H                 
                                (0x00ff)
   1192    001C00              #define LOW_THRESHOLD0                  
                                (0x0001)        /* Window comparator lo
                                threshold */
   1193    001C00              #define LOW_THRESHOLD0_L                
                                (0x0001)
   1194    001C00              #define LOW_THRESHOLD1                  
                                (0x0002)        /* Window comparator lo
                                threshold */
   1195    001C00              #define LOW_THRESHOLD1_L                
                                (0x0002)
   1196    001C00              #define LOW_THRESHOLD2                  
                                (0x0004)        /* Window comparator lo
                                threshold */
   1197    001C00              #define LOW_THRESHOLD2_L                
                                (0x0004)
   1198    001C00              #define LOW_THRESHOLD3                  
                                (0x0008)        /* Window comparator lo
                                threshold */
   1199    001C00              #define LOW_THRESHOLD3_L                
                                (0x0008)
   1200    001C00              #define LOW_THRESHOLD4                  
                                (0x0010)        /* Window comparator lo
                                threshold */
   1201    001C00              #define LOW_THRESHOLD4_L                
                                (0x0010)
   1202    001C00              #define LOW_THRESHOLD5                  
                                (0x0020)        /* Window comparator lo
                                threshold */
   1203    001C00              #define LOW_THRESHOLD5_L                
                                (0x0020)
   1204    001C00              #define LOW_THRESHOLD6                  
                                (0x0040)        /* Window comparator lo
                                threshold */
   1205    001C00              #define LOW_THRESHOLD6_L                
                                (0x0040)
   1206    001C00              #define LOW_THRESHOLD7                  
                                (0x0080)        /* Window comparator lo
                                threshold */
   1207    001C00              #define LOW_THRESHOLD7_L                
                                (0x0080)
   1208    001C00              #define LOW_THRESHOLD8                  
                                (0x0100)        /* Window comparator lo
                                threshold */
   1209    001C00              #define LOW_THRESHOLD8_H                
                                (0x0001)
   1210    001C00              #define LOW_THRESHOLD9                  
                                (0x0200)        /* Window comparator lo
                                threshold */
   1211    001C00              #define LOW_THRESHOLD9_H                
                                (0x0002)
   1212    001C00              #define LOW_THRESHOLD10                 
                                (0x0400)        /* Window comparator lo
                                threshold */
   1213    001C00              #define LOW_THRESHOLD10_H               
                                (0x0004)
   1214    001C00              #define LOW_THRESHOLD11                 
                                (0x0800)        /* Window comparator lo
                                threshold */
   1215    001C00              #define LOW_THRESHOLD11_H               
                                (0x0008)
   1216    001C00              #define LOW_THRESHOLD12                 
                                (0x1000)        /* Window comparator lo
                                threshold */
   1217    001C00              #define LOW_THRESHOLD12_H               
                                (0x0010)
   1218    001C00              #define LOW_THRESHOLD13                 
                                (0x2000)        /* Window comparator lo
                                threshold */
   1219    001C00              #define LOW_THRESHOLD13_H               
                                (0x0020)
   1220    001C00              #define LOW_THRESHOLD14                 
                                (0x4000)        /* Window comparator lo
                                threshold */
   1221    001C00              #define LOW_THRESHOLD14_H               
                                (0x0040)
   1222    001C00              #define LOW_THRESHOLD15                 
                                (0x8000)        /* Window comparator lo
                                threshold */
   1223    001C00              #define LOW_THRESHOLD15_H               
                                (0x0080)
   1224    001C00              
   1225    001C00              /* ADC12HI Control Bits */
   1226    001C00              #define HIGH_THRESHOLD                  
                                (0xffff)        /* Window comparator high
                                threshold */
   1227    001C00              #define HIGH_THRESHOLD_L                
                                (0x00ff)
   1228    001C00              #define HIGH_THRESHOLD_H                
                                (0x00ff)
   1229    001C00              #define HIGH_THRESHOLD0                 
                                (0x0001)        /* Window comparator high
                                threshold */
   1230    001C00              #define HIGH_THRESHOLD0_L               
                                (0x0001)
   1231    001C00              #define HIGH_THRESHOLD1                 
                                (0x0002)        /* Window comparator high
                                threshold */
   1232    001C00              #define HIGH_THRESHOLD1_L               
                                (0x0002)
   1233    001C00              #define HIGH_THRESHOLD2                 
                                (0x0004)        /* Window comparator high
                                threshold */
   1234    001C00              #define HIGH_THRESHOLD2_L               
                                (0x0004)
   1235    001C00              #define HIGH_THRESHOLD3                 
                                (0x0008)        /* Window comparator high
                                threshold */
   1236    001C00              #define HIGH_THRESHOLD3_L               
                                (0x0008)
   1237    001C00              #define HIGH_THRESHOLD4                 
                                (0x0010)        /* Window comparator high
                                threshold */
   1238    001C00              #define HIGH_THRESHOLD4_L               
                                (0x0010)
   1239    001C00              #define HIGH_THRESHOLD5                 
                                (0x0020)        /* Window comparator high
                                threshold */
   1240    001C00              #define HIGH_THRESHOLD5_L               
                                (0x0020)
   1241    001C00              #define HIGH_THRESHOLD6                 
                                (0x0040)        /* Window comparator high
                                threshold */
   1242    001C00              #define HIGH_THRESHOLD6_L               
                                (0x0040)
   1243    001C00              #define HIGH_THRESHOLD7                 
                                (0x0080)        /* Window comparator high
                                threshold */
   1244    001C00              #define HIGH_THRESHOLD7_L               
                                (0x0080)
   1245    001C00              #define HIGH_THRESHOLD8                 
                                (0x0100)        /* Window comparator high
                                threshold */
   1246    001C00              #define HIGH_THRESHOLD8_H               
                                (0x0001)
   1247    001C00              #define HIGH_THRESHOLD9                 
                                (0x0200)        /* Window comparator high
                                threshold */
   1248    001C00              #define HIGH_THRESHOLD9_H               
                                (0x0002)
   1249    001C00              #define HIGH_THRESHOLD10                
                                (0x0400)        /* Window comparator high
                                threshold */
   1250    001C00              #define HIGH_THRESHOLD10_H              
                                (0x0004)
   1251    001C00              #define HIGH_THRESHOLD11                
                                (0x0800)        /* Window comparator high
                                threshold */
   1252    001C00              #define HIGH_THRESHOLD11_H              
                                (0x0008)
   1253    001C00              #define HIGH_THRESHOLD12                
                                (0x1000)        /* Window comparator high
                                threshold */
   1254    001C00              #define HIGH_THRESHOLD12_H              
                                (0x0010)
   1255    001C00              #define HIGH_THRESHOLD13                
                                (0x2000)        /* Window comparator high
                                threshold */
   1256    001C00              #define HIGH_THRESHOLD13_H              
                                (0x0020)
   1257    001C00              #define HIGH_THRESHOLD14                
                                (0x4000)        /* Window comparator high
                                threshold */
   1258    001C00              #define HIGH_THRESHOLD14_H              
                                (0x0040)
   1259    001C00              #define HIGH_THRESHOLD15                
                                (0x8000)        /* Window comparator high
                                threshold */
   1260    001C00              #define HIGH_THRESHOLD15_H              
                                (0x0080)
   1261    001C00              
   1262    001C00              /* ADC12IFGR0 Control Bits */
   1263    001C00              #define ADC12IFG0                       
                                (0x0001)        /* ADC12MEM0 interrupt flag
                                */
   1264    001C00              #define ADC12IFG0_L                     
                                (0x0001)
   1265    001C00              #define ADC12IFG0_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1266    001C00              #define ADC12IFG0_1                     
                                (0x0001)        /* Interrupt pending */
   1267    001C00              #define ADC12IFG0_1_L                   
                                (0x0001)
   1268    001C00              #define ADC12IFG1                       
                                (0x0002)        /* ADC12MEM1 interrupt flag
                                */
   1269    001C00              #define ADC12IFG1_L                     
                                (0x0002)
   1270    001C00              #define ADC12IFG1_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1271    001C00              #define ADC12IFG1_1                     
                                (0x0002)        /* Interrupt pending */
   1272    001C00              #define ADC12IFG1_1_L                   
                                (0x0002)
   1273    001C00              #define ADC12IFG2                       
                                (0x0004)        /* ADC12MEM2 interrupt flag
                                */
   1274    001C00              #define ADC12IFG2_L                     
                                (0x0004)
   1275    001C00              #define ADC12IFG2_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1276    001C00              #define ADC12IFG2_1                     
                                (0x0004)        /* Interrupt pending */
   1277    001C00              #define ADC12IFG2_1_L                   
                                (0x0004)
   1278    001C00              #define ADC12IFG3                       
                                (0x0008)        /* ADC12MEM3 interrupt flag
                                */
   1279    001C00              #define ADC12IFG3_L                     
                                (0x0008)
   1280    001C00              #define ADC12IFG3_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1281    001C00              #define ADC12IFG3_1                     
                                (0x0008)        /* Interrupt pending */
   1282    001C00              #define ADC12IFG3_1_L                   
                                (0x0008)
   1283    001C00              #define ADC12IFG4                       
                                (0x0010)        /* ADC12MEM4 interrupt flag
                                */
   1284    001C00              #define ADC12IFG4_L                     
                                (0x0010)
   1285    001C00              #define ADC12IFG4_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1286    001C00              #define ADC12IFG4_1                     
                                (0x0010)        /* Interrupt pending */
   1287    001C00              #define ADC12IFG4_1_L                   
                                (0x0010)
   1288    001C00              #define ADC12IFG5                       
                                (0x0020)        /* ADC12MEM5 interrupt flag
                                */
   1289    001C00              #define ADC12IFG5_L                     
                                (0x0020)
   1290    001C00              #define ADC12IFG5_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1291    001C00              #define ADC12IFG5_1                     
                                (0x0020)        /* Interrupt pending */
   1292    001C00              #define ADC12IFG5_1_L                   
                                (0x0020)
   1293    001C00              #define ADC12IFG6                       
                                (0x0040)        /* ADC12MEM6 interrupt flag
                                */
   1294    001C00              #define ADC12IFG6_L                     
                                (0x0040)
   1295    001C00              #define ADC12IFG6_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1296    001C00              #define ADC12IFG6_1                     
                                (0x0040)        /* Interrupt pending */
   1297    001C00              #define ADC12IFG6_1_L                   
                                (0x0040)
   1298    001C00              #define ADC12IFG7                       
                                (0x0080)        /* ADC12MEM7 interrupt flag
                                */
   1299    001C00              #define ADC12IFG7_L                     
                                (0x0080)
   1300    001C00              #define ADC12IFG7_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1301    001C00              #define ADC12IFG7_1                     
                                (0x0080)        /* Interrupt pending */
   1302    001C00              #define ADC12IFG7_1_L                   
                                (0x0080)
   1303    001C00              #define ADC12IFG8                       
                                (0x0100)        /* ADC12MEM8 interrupt flag
                                */
   1304    001C00              #define ADC12IFG8_H                     
                                (0x0001)
   1305    001C00              #define ADC12IFG8_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1306    001C00              #define ADC12IFG8_1                     
                                (0x0100)        /* Interrupt pending */
   1307    001C00              #define ADC12IFG8_1_H                   
                                (0x0001)
   1308    001C00              #define ADC12IFG9                       
                                (0x0200)        /* ADC12MEM9 interrupt flag
                                */
   1309    001C00              #define ADC12IFG9_H                     
                                (0x0002)
   1310    001C00              #define ADC12IFG9_0                     
                                (0x0000)        /* No interrupt pending
                                */
   1311    001C00              #define ADC12IFG9_1                     
                                (0x0200)        /* Interrupt pending */
   1312    001C00              #define ADC12IFG9_1_H                   
                                (0x0002)
   1313    001C00              #define ADC12IFG10                      
                                (0x0400)        /* ADC12MEM10 interrupt flag
                                */
   1314    001C00              #define ADC12IFG10_H                    
                                (0x0004)
   1315    001C00              #define ADC12IFG10_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1316    001C00              #define ADC12IFG10_1                    
                                (0x0400)        /* Interrupt pending */
   1317    001C00              #define ADC12IFG10_1_H                  
                                (0x0004)
   1318    001C00              #define ADC12IFG11                      
                                (0x0800)        /* ADC12MEM11 interrupt flag
                                */
   1319    001C00              #define ADC12IFG11_H                    
                                (0x0008)
   1320    001C00              #define ADC12IFG11_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1321    001C00              #define ADC12IFG11_1                    
                                (0x0800)        /* Interrupt pending */
   1322    001C00              #define ADC12IFG11_1_H                  
                                (0x0008)
   1323    001C00              #define ADC12IFG12                      
                                (0x1000)        /* ADC12MEM12 interrupt flag
                                */
   1324    001C00              #define ADC12IFG12_H                    
                                (0x0010)
   1325    001C00              #define ADC12IFG12_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1326    001C00              #define ADC12IFG12_1                    
                                (0x1000)        /* Interrupt pending */
   1327    001C00              #define ADC12IFG12_1_H                  
                                (0x0010)
   1328    001C00              #define ADC12IFG13                      
                                (0x2000)        /* ADC12MEM13 interrupt flag
                                */
   1329    001C00              #define ADC12IFG13_H                    
                                (0x0020)
   1330    001C00              #define ADC12IFG13_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1331    001C00              #define ADC12IFG13_1                    
                                (0x2000)        /* Interrupt pending */
   1332    001C00              #define ADC12IFG13_1_H                  
                                (0x0020)
   1333    001C00              #define ADC12IFG14                      
                                (0x4000)        /* ADC12MEM14 interrupt flag
                                */
   1334    001C00              #define ADC12IFG14_H                    
                                (0x0040)
   1335    001C00              #define ADC12IFG14_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1336    001C00              #define ADC12IFG14_1                    
                                (0x4000)        /* Interrupt pending */
   1337    001C00              #define ADC12IFG14_1_H                  
                                (0x0040)
   1338    001C00              #define ADC12IFG15                      
                                (0x8000)        /* ADC12MEM15 interrupt flag
                                */
   1339    001C00              #define ADC12IFG15_H                    
                                (0x0080)
   1340    001C00              #define ADC12IFG15_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1341    001C00              #define ADC12IFG15_1                    
                                (0x8000)        /* Interrupt pending */
   1342    001C00              #define ADC12IFG15_1_H                  
                                (0x0080)
   1343    001C00              
   1344    001C00              /* ADC12IFGR1 Control Bits */
   1345    001C00              #define ADC12IFG16                      
                                (0x0001)        /* ADC12MEM16 interrupt flag
                                */
   1346    001C00              #define ADC12IFG16_L                    
                                (0x0001)
   1347    001C00              #define ADC12IFG16_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1348    001C00              #define ADC12IFG16_1                    
                                (0x0001)        /* Interrupt pending */
   1349    001C00              #define ADC12IFG16_1_L                  
                                (0x0001)
   1350    001C00              #define ADC12IFG17                      
                                (0x0002)        /* ADC12MEM17 interrupt flag
                                */
   1351    001C00              #define ADC12IFG17_L                    
                                (0x0002)
   1352    001C00              #define ADC12IFG17_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1353    001C00              #define ADC12IFG17_1                    
                                (0x0002)        /* Interrupt pending */
   1354    001C00              #define ADC12IFG17_1_L                  
                                (0x0002)
   1355    001C00              #define ADC12IFG18                      
                                (0x0004)        /* ADC12MEM18 interrupt flag
                                */
   1356    001C00              #define ADC12IFG18_L                    
                                (0x0004)
   1357    001C00              #define ADC12IFG18_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1358    001C00              #define ADC12IFG18_1                    
                                (0x0004)        /* Interrupt pending */
   1359    001C00              #define ADC12IFG18_1_L                  
                                (0x0004)
   1360    001C00              #define ADC12IFG19                      
                                (0x0008)        /* ADC12MEM19 interrupt flag
                                */
   1361    001C00              #define ADC12IFG19_L                    
                                (0x0008)
   1362    001C00              #define ADC12IFG19_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1363    001C00              #define ADC12IFG19_1                    
                                (0x0008)        /* Interrupt pending */
   1364    001C00              #define ADC12IFG19_1_L                  
                                (0x0008)
   1365    001C00              #define ADC12IFG20                      
                                (0x0010)        /* ADC12MEM20 interrupt flag
                                */
   1366    001C00              #define ADC12IFG20_L                    
                                (0x0010)
   1367    001C00              #define ADC12IFG20_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1368    001C00              #define ADC12IFG20_1                    
                                (0x0010)        /* Interrupt pending */
   1369    001C00              #define ADC12IFG20_1_L                  
                                (0x0010)
   1370    001C00              #define ADC12IFG21                      
                                (0x0020)        /* ADC12MEM21 interrupt flag
                                */
   1371    001C00              #define ADC12IFG21_L                    
                                (0x0020)
   1372    001C00              #define ADC12IFG21_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1373    001C00              #define ADC12IFG21_1                    
                                (0x0020)        /* Interrupt pending */
   1374    001C00              #define ADC12IFG21_1_L                  
                                (0x0020)
   1375    001C00              #define ADC12IFG22                      
                                (0x0040)        /* ADC12MEM22 interrupt flag
                                */
   1376    001C00              #define ADC12IFG22_L                    
                                (0x0040)
   1377    001C00              #define ADC12IFG22_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1378    001C00              #define ADC12IFG22_1                    
                                (0x0040)        /* Interrupt pending */
   1379    001C00              #define ADC12IFG22_1_L                  
                                (0x0040)
   1380    001C00              #define ADC12IFG23                      
                                (0x0080)        /* ADC12MEM23 interrupt flag
                                */
   1381    001C00              #define ADC12IFG23_L                    
                                (0x0080)
   1382    001C00              #define ADC12IFG23_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1383    001C00              #define ADC12IFG23_1                    
                                (0x0080)        /* Interrupt pending */
   1384    001C00              #define ADC12IFG23_1_L                  
                                (0x0080)
   1385    001C00              #define ADC12IFG24                      
                                (0x0100)        /* ADC12MEM24 interrupt flag
                                */
   1386    001C00              #define ADC12IFG24_H                    
                                (0x0001)
   1387    001C00              #define ADC12IFG24_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1388    001C00              #define ADC12IFG24_1                    
                                (0x0100)        /* Interrupt pending */
   1389    001C00              #define ADC12IFG24_1_H                  
                                (0x0001)
   1390    001C00              #define ADC12IFG25                      
                                (0x0200)        /* ADC12MEM25 interrupt flag
                                */
   1391    001C00              #define ADC12IFG25_H                    
                                (0x0002)
   1392    001C00              #define ADC12IFG25_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1393    001C00              #define ADC12IFG25_1                    
                                (0x0200)        /* Interrupt pending */
   1394    001C00              #define ADC12IFG25_1_H                  
                                (0x0002)
   1395    001C00              #define ADC12IFG26                      
                                (0x0400)        /* ADC12MEM26 interrupt flag
                                */
   1396    001C00              #define ADC12IFG26_H                    
                                (0x0004)
   1397    001C00              #define ADC12IFG26_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1398    001C00              #define ADC12IFG26_1                    
                                (0x0400)        /* Interrupt pending */
   1399    001C00              #define ADC12IFG26_1_H                  
                                (0x0004)
   1400    001C00              #define ADC12IFG27                      
                                (0x0800)        /* ADC12MEM27 interrupt flag
                                */
   1401    001C00              #define ADC12IFG27_H                    
                                (0x0008)
   1402    001C00              #define ADC12IFG27_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1403    001C00              #define ADC12IFG27_1                    
                                (0x0800)        /* Interrupt pending */
   1404    001C00              #define ADC12IFG27_1_H                  
                                (0x0008)
   1405    001C00              #define ADC12IFG28                      
                                (0x1000)        /* ADC12MEM28 interrupt flag
                                */
   1406    001C00              #define ADC12IFG28_H                    
                                (0x0010)
   1407    001C00              #define ADC12IFG28_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1408    001C00              #define ADC12IFG28_1                    
                                (0x1000)        /* Interrupt pending */
   1409    001C00              #define ADC12IFG28_1_H                  
                                (0x0010)
   1410    001C00              #define ADC12IFG29                      
                                (0x2000)        /* ADC12MEM29 interrupt flag
                                */
   1411    001C00              #define ADC12IFG29_H                    
                                (0x0020)
   1412    001C00              #define ADC12IFG29_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1413    001C00              #define ADC12IFG29_1                    
                                (0x2000)        /* Interrupt pending */
   1414    001C00              #define ADC12IFG29_1_H                  
                                (0x0020)
   1415    001C00              #define ADC12IFG30                      
                                (0x4000)        /* ADC12MEM30 interrupt flag
                                */
   1416    001C00              #define ADC12IFG30_H                    
                                (0x0040)
   1417    001C00              #define ADC12IFG30_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1418    001C00              #define ADC12IFG30_1                    
                                (0x4000)        /* Interrupt pending */
   1419    001C00              #define ADC12IFG30_1_H                  
                                (0x0040)
   1420    001C00              #define ADC12IFG31                      
                                (0x8000)        /* ADC12MEM31 interrupt flag
                                */
   1421    001C00              #define ADC12IFG31_H                    
                                (0x0080)
   1422    001C00              #define ADC12IFG31_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1423    001C00              #define ADC12IFG31_1                    
                                (0x8000)        /* Interrupt pending */
   1424    001C00              #define ADC12IFG31_1_H                  
                                (0x0080)
   1425    001C00              
   1426    001C00              /* ADC12IFGR2 Control Bits */
   1427    001C00              #define ADC12INIFG                      
                                (0x0002)        /* Interrupt flag for ADC12MEMx
                                between ADC12HI and ADC12LO */
   1428    001C00              #define ADC12INIFG_L                    
                                (0x0002)
   1429    001C00              #define ADC12INIFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1430    001C00              #define ADC12INIFG_1                    
                                (0x0002)        /* Interrupt pending */
   1431    001C00              #define ADC12INIFG_1_L                  
                                (0x0002)
   1432    001C00              #define ADC12LOIFG                      
                                (0x0004)        /* Interrupt flag for ADC12MEMx
                                <ADC12LO */
   1433    001C00              #define ADC12LOIFG_L                    
                                (0x0004)
   1434    001C00              #define ADC12LOIFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1435    001C00              #define ADC12LOIFG_1                    
                                (0x0004)        /* Interrupt pending */
   1436    001C00              #define ADC12LOIFG_1_L                  
                                (0x0004)
   1437    001C00              #define ADC12HIIFG                      
                                (0x0008)        /* Interrupt flag for ADC12MEMx
                                >ADC12HI */
   1438    001C00              #define ADC12HIIFG_L                    
                                (0x0008)
   1439    001C00              #define ADC12HIIFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1440    001C00              #define ADC12HIIFG_1                    
                                (0x0008)        /* Interrupt pending */
   1441    001C00              #define ADC12HIIFG_1_L                  
                                (0x0008)
   1442    001C00              #define ADC12OVIFG                      
                                (0x0010)        /* ADC12MEMx overflow-interrupt
                                flag. */
   1443    001C00              #define ADC12OVIFG_L                    
                                (0x0010)
   1444    001C00              #define ADC12OVIFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   1445    001C00              #define ADC12OVIFG_1                    
                                (0x0010)        /* Interrupt pending */
   1446    001C00              #define ADC12OVIFG_1_L                  
                                (0x0010)
   1447    001C00              #define ADC12TOVIFG                     
                                (0x0020)        /* conversion-time-overflow
                                interrupt flag */
   1448    001C00              #define ADC12TOVIFG_L                   
                                (0x0020)
   1449    001C00              #define ADC12TOVIFG_0                   
                                (0x0000)        /* No interrupt pending
                                */
   1450    001C00              #define ADC12TOVIFG_1                   
                                (0x0020)        /* Interrupt pending */
   1451    001C00              #define ADC12TOVIFG_1_L                 
                                (0x0020)
   1452    001C00              #define ADC12RDYIFG                     
                                (0x0040)        /* reference buffer ready
                                interrupt flag */
   1453    001C00              #define ADC12RDYIFG_L                   
                                (0x0040)
   1454    001C00              #define ADC12RDYIFG_0                   
                                (0x0000)        /* No interrupt pending
                                */
   1455    001C00              #define ADC12RDYIFG_1                   
                                (0x0040)        /* Interrupt pending */
   1456    001C00              #define ADC12RDYIFG_1_L                 
                                (0x0040)
   1457    001C00              
   1458    001C00              /* ADC12IER0 Control Bits */
   1459    001C00              #define ADC12IE0                        
                                (0x0001)        /* Interrupt enable 0
                                */
   1460    001C00              #define ADC12IE0_L                      
                                (0x0001)
   1461    001C00              #define ADC12IE0_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1462    001C00              #define ADC12IE0_1                      
                                (0x0001)        /* Interrupt enabled */
   1463    001C00              #define ADC12IE0_1_L                    
                                (0x0001)
   1464    001C00              #define ADC12IE1                        
                                (0x0002)        /* interrupt enable 1
                                */
   1465    001C00              #define ADC12IE1_L                      
                                (0x0002)
   1466    001C00              #define ADC12IE1_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1467    001C00              #define ADC12IE1_1                      
                                (0x0002)        /* Interrupt enabled */
   1468    001C00              #define ADC12IE1_1_L                    
                                (0x0002)
   1469    001C00              #define ADC12IE2                        
                                (0x0004)        /* interrupt enable 2
                                */
   1470    001C00              #define ADC12IE2_L                      
                                (0x0004)
   1471    001C00              #define ADC12IE2_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1472    001C00              #define ADC12IE2_1                      
                                (0x0004)        /* Interrupt enabled */
   1473    001C00              #define ADC12IE2_1_L                    
                                (0x0004)
   1474    001C00              #define ADC12IE3                        
                                (0x0008)        /* interrupt enable 3
                                */
   1475    001C00              #define ADC12IE3_L                      
                                (0x0008)
   1476    001C00              #define ADC12IE3_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1477    001C00              #define ADC12IE3_1                      
                                (0x0008)        /* Interrupt enabled */
   1478    001C00              #define ADC12IE3_1_L                    
                                (0x0008)
   1479    001C00              #define ADC12IE4                        
                                (0x0010)        /* interrupt enable 4
                                */
   1480    001C00              #define ADC12IE4_L                      
                                (0x0010)
   1481    001C00              #define ADC12IE4_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1482    001C00              #define ADC12IE4_1                      
                                (0x0010)        /* Interrupt enabled */
   1483    001C00              #define ADC12IE4_1_L                    
                                (0x0010)
   1484    001C00              #define ADC12IE5                        
                                (0x0020)        /* interrupt enable 5
                                */
   1485    001C00              #define ADC12IE5_L                      
                                (0x0020)
   1486    001C00              #define ADC12IE5_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1487    001C00              #define ADC12IE5_1                      
                                (0x0020)        /* Interrupt enabled */
   1488    001C00              #define ADC12IE5_1_L                    
                                (0x0020)
   1489    001C00              #define ADC12IE6                        
                                (0x0040)        /* interrupt enable 6
                                */
   1490    001C00              #define ADC12IE6_L                      
                                (0x0040)
   1491    001C00              #define ADC12IE6_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1492    001C00              #define ADC12IE6_1                      
                                (0x0040)        /* Interrupt enabled */
   1493    001C00              #define ADC12IE6_1_L                    
                                (0x0040)
   1494    001C00              #define ADC12IE7                        
                                (0x0080)        /* interrupt enable 7
                                */
   1495    001C00              #define ADC12IE7_L                      
                                (0x0080)
   1496    001C00              #define ADC12IE7_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1497    001C00              #define ADC12IE7_1                      
                                (0x0080)        /* Interrupt enabled */
   1498    001C00              #define ADC12IE7_1_L                    
                                (0x0080)
   1499    001C00              #define ADC12IE8                        
                                (0x0100)        /* interrupt enable 8
                                */
   1500    001C00              #define ADC12IE8_H                      
                                (0x0001)
   1501    001C00              #define ADC12IE8_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1502    001C00              #define ADC12IE8_1                      
                                (0x0100)        /* Interrupt enabled */
   1503    001C00              #define ADC12IE8_1_H                    
                                (0x0001)
   1504    001C00              #define ADC12IE9                        
                                (0x0200)        /* interrupt enable 9
                                */
   1505    001C00              #define ADC12IE9_H                      
                                (0x0002)
   1506    001C00              #define ADC12IE9_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   1507    001C00              #define ADC12IE9_1                      
                                (0x0200)        /* Interrupt enabled */
   1508    001C00              #define ADC12IE9_1_H                    
                                (0x0002)
   1509    001C00              #define ADC12IE10                       
                                (0x0400)        /* interrupt enable 10
                                */
   1510    001C00              #define ADC12IE10_H                     
                                (0x0004)
   1511    001C00              #define ADC12IE10_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1512    001C00              #define ADC12IE10_1                     
                                (0x0400)        /* Interrupt enabled */
   1513    001C00              #define ADC12IE10_1_H                   
                                (0x0004)
   1514    001C00              #define ADC12IE11                       
                                (0x0800)        /* interrupt enable  11
                                */
   1515    001C00              #define ADC12IE11_H                     
                                (0x0008)
   1516    001C00              #define ADC12IE11_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1517    001C00              #define ADC12IE11_1                     
                                (0x0800)        /* Interrupt enabled */
   1518    001C00              #define ADC12IE11_1_H                   
                                (0x0008)
   1519    001C00              #define ADC12IE12                       
                                (0x1000)        /* interrupt enable 12
                                */
   1520    001C00              #define ADC12IE12_H                     
                                (0x0010)
   1521    001C00              #define ADC12IE12_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1522    001C00              #define ADC12IE12_1                     
                                (0x1000)        /* Interrupt enabled */
   1523    001C00              #define ADC12IE12_1_H                   
                                (0x0010)
   1524    001C00              #define ADC12IE13                       
                                (0x2000)        /* interrupt enable  13
                                */
   1525    001C00              #define ADC12IE13_H                     
                                (0x0020)
   1526    001C00              #define ADC12IE13_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1527    001C00              #define ADC12IE13_1                     
                                (0x2000)        /* Interrupt enabled */
   1528    001C00              #define ADC12IE13_1_H                   
                                (0x0020)
   1529    001C00              #define ADC12IE14                       
                                (0x4000)        /* interrupt enable 14
                                */
   1530    001C00              #define ADC12IE14_H                     
                                (0x0040)
   1531    001C00              #define ADC12IE14_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1532    001C00              #define ADC12IE14_1                     
                                (0x4000)        /* Interrupt enabled */
   1533    001C00              #define ADC12IE14_1_H                   
                                (0x0040)
   1534    001C00              #define ADC12IE15                       
                                (0x8000)        /* interrupt enable 15
                                */
   1535    001C00              #define ADC12IE15_H                     
                                (0x0080)
   1536    001C00              #define ADC12IE15_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1537    001C00              #define ADC12IE15_1                     
                                (0x8000)        /* Interrupt enabled */
   1538    001C00              #define ADC12IE15_1_H                   
                                (0x0080)
   1539    001C00              
   1540    001C00              /* ADC12IER1 Control Bits */
   1541    001C00              #define ADC12IE16                       
                                (0x0001)        /* interrupt enable 16
                                */
   1542    001C00              #define ADC12IE16_L                     
                                (0x0001)
   1543    001C00              #define ADC12IE16_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1544    001C00              #define ADC12IE16_1                     
                                (0x0001)        /* Interrupt enabled */
   1545    001C00              #define ADC12IE16_1_L                   
                                (0x0001)
   1546    001C00              #define ADC12IE17                       
                                (0x0002)        /* interrupt enable 17
                                */
   1547    001C00              #define ADC12IE17_L                     
                                (0x0002)
   1548    001C00              #define ADC12IE17_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1549    001C00              #define ADC12IE17_1                     
                                (0x0002)        /* Interrupt enabled */
   1550    001C00              #define ADC12IE17_1_L                   
                                (0x0002)
   1551    001C00              #define ADC12IE18                       
                                (0x0004)        /* interrupt enable 18
                                */
   1552    001C00              #define ADC12IE18_L                     
                                (0x0004)
   1553    001C00              #define ADC12IE18_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1554    001C00              #define ADC12IE18_1                     
                                (0x0004)        /* Interrupt enabled */
   1555    001C00              #define ADC12IE18_1_L                   
                                (0x0004)
   1556    001C00              #define ADC12IE19                       
                                (0x0008)        /* interrupt enable  19
                                */
   1557    001C00              #define ADC12IE19_L                     
                                (0x0008)
   1558    001C00              #define ADC12IE19_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1559    001C00              #define ADC12IE19_1                     
                                (0x0008)        /* Interrupt enabled */
   1560    001C00              #define ADC12IE19_1_L                   
                                (0x0008)
   1561    001C00              #define ADC12IE20                       
                                (0x0010)        /* interrupt enable 19
                                */
   1562    001C00              #define ADC12IE20_L                     
                                (0x0010)
   1563    001C00              #define ADC12IE20_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1564    001C00              #define ADC12IE20_1                     
                                (0x0010)        /* Interrupt enabled */
   1565    001C00              #define ADC12IE20_1_L                   
                                (0x0010)
   1566    001C00              #define ADC12IE21                       
                                (0x0020)        /* interrupt enable 21
                                */
   1567    001C00              #define ADC12IE21_L                     
                                (0x0020)
   1568    001C00              #define ADC12IE21_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1569    001C00              #define ADC12IE21_1                     
                                (0x0020)        /* Interrupt enabled */
   1570    001C00              #define ADC12IE21_1_L                   
                                (0x0020)
   1571    001C00              #define ADC12IE22                       
                                (0x0040)        /* interrupt enable 22
                                */
   1572    001C00              #define ADC12IE22_L                     
                                (0x0040)
   1573    001C00              #define ADC12IE22_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1574    001C00              #define ADC12IE22_1                     
                                (0x0040)        /* Interrupt enabled */
   1575    001C00              #define ADC12IE22_1_L                   
                                (0x0040)
   1576    001C00              #define ADC12IE23                       
                                (0x0080)        /* interrupt enable 23
                                */
   1577    001C00              #define ADC12IE23_L                     
                                (0x0080)
   1578    001C00              #define ADC12IE23_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1579    001C00              #define ADC12IE23_1                     
                                (0x0080)        /* Interrupt enabled */
   1580    001C00              #define ADC12IE23_1_L                   
                                (0x0080)
   1581    001C00              #define ADC12IE24                       
                                (0x0100)        /* interrupt enable 24
                                */
   1582    001C00              #define ADC12IE24_H                     
                                (0x0001)
   1583    001C00              #define ADC12IE24_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1584    001C00              #define ADC12IE24_1                     
                                (0x0100)        /* Interrupt enabled */
   1585    001C00              #define ADC12IE24_1_H                   
                                (0x0001)
   1586    001C00              #define ADC12IE25                       
                                (0x0200)        /* interrupt enable 25
                                */
   1587    001C00              #define ADC12IE25_H                     
                                (0x0002)
   1588    001C00              #define ADC12IE25_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1589    001C00              #define ADC12IE25_1                     
                                (0x0200)        /* Interrupt enabled */
   1590    001C00              #define ADC12IE25_1_H                   
                                (0x0002)
   1591    001C00              #define ADC12IE26                       
                                (0x0400)        /* interrupt enable 26
                                */
   1592    001C00              #define ADC12IE26_H                     
                                (0x0004)
   1593    001C00              #define ADC12IE26_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1594    001C00              #define ADC12IE26_1                     
                                (0x0400)        /* Interrupt enabled */
   1595    001C00              #define ADC12IE26_1_H                   
                                (0x0004)
   1596    001C00              #define ADC12IE27                       
                                (0x0800)        /* interrupt enable 27
                                */
   1597    001C00              #define ADC12IE27_H                     
                                (0x0008)
   1598    001C00              #define ADC12IE27_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1599    001C00              #define ADC12IE27_1                     
                                (0x0800)        /* Interrupt enabled */
   1600    001C00              #define ADC12IE27_1_H                   
                                (0x0008)
   1601    001C00              #define ADC12IE28                       
                                (0x1000)        /* interrupt enable  28
                                */
   1602    001C00              #define ADC12IE28_H                     
                                (0x0010)
   1603    001C00              #define ADC12IE28_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1604    001C00              #define ADC12IE28_1                     
                                (0x1000)        /* Interrupt enabled */
   1605    001C00              #define ADC12IE28_1_H                   
                                (0x0010)
   1606    001C00              #define ADC12IE29                       
                                (0x2000)        /* interrupt enable 29
                                */
   1607    001C00              #define ADC12IE29_H                     
                                (0x0020)
   1608    001C00              #define ADC12IE29_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1609    001C00              #define ADC12IE29_1                     
                                (0x2000)        /* Interrupt enabled */
   1610    001C00              #define ADC12IE29_1_H                   
                                (0x0020)
   1611    001C00              #define ADC12IE30                       
                                (0x4000)        /* interrupt enable 30
                                */
   1612    001C00              #define ADC12IE30_H                     
                                (0x0040)
   1613    001C00              #define ADC12IE30_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1614    001C00              #define ADC12IE30_1                     
                                (0x4000)        /* Interrupt enabled */
   1615    001C00              #define ADC12IE30_1_H                   
                                (0x0040)
   1616    001C00              #define ADC12IE31                       
                                (0x8000)        /* interrupt enable 30
                                */
   1617    001C00              #define ADC12IE31_H                     
                                (0x0080)
   1618    001C00              #define ADC12IE31_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1619    001C00              #define ADC12IE31_1                     
                                (0x8000)        /* Interrupt enabled */
   1620    001C00              #define ADC12IE31_1_H                   
                                (0x0080)
   1621    001C00              
   1622    001C00              /* ADC12IER2 Control Bits */
   1623    001C00              #define ADC12INIE                       
                                (0x0002)        /* interrupt enable MEMx
                                between ADC12HI and LO */
   1624    001C00              #define ADC12INIE_L                     
                                (0x0002)
   1625    001C00              #define ADC12INIE_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1626    001C00              #define ADC12INIE_1                     
                                (0x0002)        /* Interrupt enabled */
   1627    001C00              #define ADC12INIE_1_L                   
                                (0x0002)
   1628    001C00              #define ADC12LOIE                       
                                (0x0004)        /* interrupt enable MEMx <
                                ADC12LO */
   1629    001C00              #define ADC12LOIE_L                     
                                (0x0004)
   1630    001C00              #define ADC12LOIE_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1631    001C00              #define ADC12LOIE_1                     
                                (0x0004)        /* Interrupt enabled */
   1632    001C00              #define ADC12LOIE_1_L                   
                                (0x0004)
   1633    001C00              #define ADC12HIIE                       
                                (0x0008)        /* interrupt enable MEMx >
                                ADC12HI */
   1634    001C00              #define ADC12HIIE_L                     
                                (0x0008)
   1635    001C00              #define ADC12HIIE_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1636    001C00              #define ADC12HIIE_1                     
                                (0x0008)        /* Interrupt enabled */
   1637    001C00              #define ADC12HIIE_1_L                   
                                (0x0008)
   1638    001C00              #define ADC12OVIE                       
                                (0x0010)        /* ADC12MEMx overflow-interrupt
                                enable */
   1639    001C00              #define ADC12OVIE_L                     
                                (0x0010)
   1640    001C00              #define ADC12OVIE_0                     
                                (0x0000)        /* Interrupt disabled
                                */
   1641    001C00              #define ADC12OVIE_1                     
                                (0x0010)        /* Interrupt enabled */
   1642    001C00              #define ADC12OVIE_1_L                   
                                (0x0010)
   1643    001C00              #define ADC12TOVIE                      
                                (0x0020)        /* conversion-time-overflow
                                interrupt enable */
   1644    001C00              #define ADC12TOVIE_L                    
                                (0x0020)
   1645    001C00              #define ADC12TOVIE_0                    
                                (0x0000)        /* Interrupt disabled
                                */
   1646    001C00              #define ADC12TOVIE_1                    
                                (0x0020)        /* Interrupt enabled */
   1647    001C00              #define ADC12TOVIE_1_L                  
                                (0x0020)
   1648    001C00              #define ADC12RDYIE                      
                                (0x0040)        /* interrupt enable ADC ref
                                buffer ready */
   1649    001C00              #define ADC12RDYIE_L                    
                                (0x0040)
   1650    001C00              #define ADC12RDYIE_0                    
                                (0x0000)        /* Interrupt disabled
                                */
   1651    001C00              #define ADC12RDYIE_1                    
                                (0x0040)        /* Interrupt enabled */
   1652    001C00              #define ADC12RDYIE_1_L                  
                                (0x0040)
   1653    001C00              
   1654    001C00              /* ADC12IV Control Bits */
   1655    001C00              #define ADC12IV0                        
                                (0x0001)        /* interrupt vector value
                                */
   1656    001C00              #define ADC12IV0_L                      
                                (0x0001)
   1657    001C00              #define ADC12IV1                        
                                (0x0002)        /* interrupt vector value
                                */
   1658    001C00              #define ADC12IV1_L                      
                                (0x0002)
   1659    001C00              #define ADC12IV2                        
                                (0x0004)        /* interrupt vector value
                                */
   1660    001C00              #define ADC12IV2_L                      
                                (0x0004)
   1661    001C00              #define ADC12IV3                        
                                (0x0008)        /* interrupt vector value
                                */
   1662    001C00              #define ADC12IV3_L                      
                                (0x0008)
   1663    001C00              #define ADC12IV4                        
                                (0x0010)        /* interrupt vector value
                                */
   1664    001C00              #define ADC12IV4_L                      
                                (0x0010)
   1665    001C00              #define ADC12IV5                        
                                (0x0020)        /* interrupt vector value
                                */
   1666    001C00              #define ADC12IV5_L                      
                                (0x0020)
   1667    001C00              #define ADC12IV6                        
                                (0x0040)        /* interrupt vector value
                                */
   1668    001C00              #define ADC12IV6_L                      
                                (0x0040)
   1669    001C00              #define ADC12IV7                        
                                (0x0080)        /* interrupt vector value
                                */
   1670    001C00              #define ADC12IV7_L                      
                                (0x0080)
   1671    001C00              #define ADC12IV8                        
                                (0x0100)        /* interrupt vector value
                                */
   1672    001C00              #define ADC12IV8_H                      
                                (0x0001)
   1673    001C00              #define ADC12IV9                        
                                (0x0200)        /* interrupt vector value
                                */
   1674    001C00              #define ADC12IV9_H                      
                                (0x0002)
   1675    001C00              #define ADC12IV10                       
                                (0x0400)        /* interrupt vector value
                                */
   1676    001C00              #define ADC12IV10_H                     
                                (0x0004)
   1677    001C00              #define ADC12IV11                       
                                (0x0800)        /* interrupt vector value
                                */
   1678    001C00              #define ADC12IV11_H                     
                                (0x0008)
   1679    001C00              #define ADC12IV12                       
                                (0x1000)        /* interrupt vector value
                                */
   1680    001C00              #define ADC12IV12_H                     
                                (0x0010)
   1681    001C00              #define ADC12IV13                       
                                (0x2000)        /* interrupt vector value
                                */
   1682    001C00              #define ADC12IV13_H                     
                                (0x0020)
   1683    001C00              #define ADC12IV14                       
                                (0x4000)        /* interrupt vector value
                                */
   1684    001C00              #define ADC12IV14_H                     
                                (0x0040)
   1685    001C00              #define ADC12IV15                       
                                (0x8000)        /* interrupt vector value
                                */
   1686    001C00              #define ADC12IV15_H                     
                                (0x0080)
   1687    001C00              #define ADC12IV_0                       
                                (0x0000)        /* Interrupt Source: No
                                interrupt pending, Interrupt Flag: None
                                */
   1688    001C00              #define ADC12IV_2                       
                                (0x0002)        /* Interrupt Source: ADC12MEMx
                                overflow, Interrupt Flag: 
   1689    001C00                                                              
                                           ADC12OVIFG, Interrupt Priority:
                                Highest */
   1690    001C00              #define ADC12IV_2_L                     
                                (0x0002)
   1691    001C00              #define ADC12IV_4                       
                                (0x0004)        /* Interrupt Source: Conversion
                                time overflow, Interrupt Flag: 
   1692    001C00                                                              
                                           ADC12TOVIFG */
   1693    001C00              #define ADC12IV_4_L                     
                                (0x0004)
   1694    001C00              #define ADC12IV_6                       
                                (0x0006)        /* Interrupt Source: ADC12
                                window high interrupt flag, Interrupt
                                
   1695    001C00                                                              
                                           Flag: ADC12HIIFG */
   1696    001C00              #define ADC12IV_6_L                     
                                (0x0006)
   1697    001C00              #define ADC12IV_8                       
                                (0x0008)        /* Interrupt Source: ADC12
                                window low interrupt flag, Interrupt 
   1698    001C00                                                              
                                           Flag: ADC12LOIFG */
   1699    001C00              #define ADC12IV_8_L                     
                                (0x0008)
   1700    001C00              #define ADC12IV_10                      
                                (0x000a)        /* Interrupt Source: ADC12
                                in-window interrupt flag, Interrupt 
   1701    001C00                                                              
                                           Flag: ADC12INIFG */
   1702    001C00              #define ADC12IV_10_L                    
                                (0x000a)
   1703    001C00              #define ADC12IV_12                      
                                (0x000c)        /* Interrupt Source: ADC12MEM0
                                interrupt flag, Interrupt Flag: 
   1704    001C00                                                              
                                           ADC12IFG0 */
   1705    001C00              #define ADC12IV_12_L                    
                                (0x000c)
   1706    001C00              #define ADC12IV_14                      
                                (0x000e)        /* Interrupt Source: ADC12MEM1
                                interrupt flag, Interrupt Flag: 
   1707    001C00                                                              
                                           ADC12IFG1 */
   1708    001C00              #define ADC12IV_14_L                    
                                (0x000e)
   1709    001C00              #define ADC12IV_16                      
                                (0x0010)        /* Interrupt Source: ADC12MEM2
                                interrupt flag, Interrupt Flag: 
   1710    001C00                                                              
                                           ADC12IFG2 */
   1711    001C00              #define ADC12IV_16_L                    
                                (0x0010)
   1712    001C00              #define ADC12IV_18                      
                                (0x0012)        /* Interrupt Source: ADC12MEM3
                                interrupt flag, Interrupt Flag: 
   1713    001C00                                                              
                                           ADC12IFG3 */
   1714    001C00              #define ADC12IV_18_L                    
                                (0x0012)
   1715    001C00              #define ADC12IV_20                      
                                (0x0014)        /* Interrupt Source: ADC12MEM4
                                interrupt flag, Interrupt Flag: 
   1716    001C00                                                              
                                           ADC12IFG4 */
   1717    001C00              #define ADC12IV_20_L                    
                                (0x0014)
   1718    001C00              #define ADC12IV_22                      
                                (0x0016)        /* Interrupt Source: ADC12MEM5
                                interrupt flag, Interrupt Flag: 
   1719    001C00                                                              
                                           ADC12IFG5 */
   1720    001C00              #define ADC12IV_22_L                    
                                (0x0016)
   1721    001C00              #define ADC12IV_24                      
                                (0x0018)        /* Interrupt Source: ADC12MEM6
                                interrupt flag, Interrupt Flag: 
   1722    001C00                                                              
                                           ADC12IFG6 */
   1723    001C00              #define ADC12IV_24_L                    
                                (0x0018)
   1724    001C00              #define ADC12IV_26                      
                                (0x001a)        /* Interrupt Source: ADC12MEM7
                                interrupt flag, Interrupt Flag: 
   1725    001C00                                                              
                                           ADC12IFG7 */
   1726    001C00              #define ADC12IV_26_L                    
                                (0x001a)
   1727    001C00              #define ADC12IV_28                      
                                (0x001c)        /* Interrupt Source: ADC12MEM8
                                interrupt flag, Interrupt Flag: 
   1728    001C00                                                              
                                           ADC12IFG8 */
   1729    001C00              #define ADC12IV_28_L                    
                                (0x001c)
   1730    001C00              #define ADC12IV_30                      
                                (0x001e)        /* Interrupt Source: ADC12MEM9
                                interrupt flag, Interrupt Flag: 
   1731    001C00                                                              
                                           ADC12IFG9 */
   1732    001C00              #define ADC12IV_30_L                    
                                (0x001e)
   1733    001C00              #define ADC12IV_32                      
                                (0x0020)        /* Interrupt Source: ADC12MEM10
                                interrupt flag, Interrupt Flag: 
   1734    001C00                                                              
                                           ADC12IFG10 */
   1735    001C00              #define ADC12IV_32_L                    
                                (0x0020)
   1736    001C00              #define ADC12IV_34                      
                                (0x0022)        /* Interrupt Source: ADC12MEM11
                                interrupt flag, Interrupt Flag: 
   1737    001C00                                                              
                                           ADC12IFG11 */
   1738    001C00              #define ADC12IV_34_L                    
                                (0x0022)
   1739    001C00              #define ADC12IV_36                      
                                (0x0024)        /* Interrupt Source: ADC12MEM12
                                interrupt flag, Interrupt Flag: 
   1740    001C00                                                              
                                           ADC12IFG12 */
   1741    001C00              #define ADC12IV_36_L                    
                                (0x0024)
   1742    001C00              #define ADC12IV_38                      
                                (0x0026)        /* Interrupt Source: ADC12MEM13
                                interrupt flag, Interrupt Flag: 
   1743    001C00                                                              
                                           ADC12IFG13 */
   1744    001C00              #define ADC12IV_38_L                    
                                (0x0026)
   1745    001C00              #define ADC12IV_40                      
                                (0x0028)        /* Interrupt Source: ADC12MEM14
                                interrupt flag, Interrupt Flag: 
   1746    001C00                                                              
                                           ADC12IFG14 */
   1747    001C00              #define ADC12IV_40_L                    
                                (0x0028)
   1748    001C00              #define ADC12IV_42                      
                                (0x002a)        /* Interrupt Source: ADC12MEM15
                                interrupt flag, Interrupt Flag: 
   1749    001C00                                                              
                                           ADC12IFG15 */
   1750    001C00              #define ADC12IV_42_L                    
                                (0x002a)
   1751    001C00              #define ADC12IV_44                      
                                (0x002c)        /* Interrupt Source: ADC12MEM16
                                interrupt flag, Interrupt Flag: 
   1752    001C00                                                              
                                           ADC12IFG16 */
   1753    001C00              #define ADC12IV_44_L                    
                                (0x002c)
   1754    001C00              #define ADC12IV_46                      
                                (0x002e)        /* Interrupt Source: ADC12MEM17
                                interrupt flag, Interrupt Flag: 
   1755    001C00                                                              
                                           ADC12IFG17 */
   1756    001C00              #define ADC12IV_46_L                    
                                (0x002e)
   1757    001C00              #define ADC12IV_48                      
                                (0x0030)        /* Interrupt Source: ADC12MEM18
                                interrupt flag, Interrupt Flag: 
   1758    001C00                                                              
                                           ADC12IFG18 */
   1759    001C00              #define ADC12IV_48_L                    
                                (0x0030)
   1760    001C00              #define ADC12IV_50                      
                                (0x0032)        /* Interrupt Source: ADC12MEM19
                                interrupt flag, Interrupt Flag: 
   1761    001C00                                                              
                                           ADC12IFG19 */
   1762    001C00              #define ADC12IV_50_L                    
                                (0x0032)
   1763    001C00              #define ADC12IV_52                      
                                (0x0034)        /* Interrupt Source: ADC12MEM20
                                interrupt flag, Interrupt Flag: 
   1764    001C00                                                              
                                           ADC12IFG20 */
   1765    001C00              #define ADC12IV_52_L                    
                                (0x0034)
   1766    001C00              #define ADC12IV_54                      
                                (0x0036)        /* Interrupt Source: ADC12MEM21
                                interrupt flag, Interrupt Flag: 
   1767    001C00                                                              
                                           ADC12IFG21 */
   1768    001C00              #define ADC12IV_54_L                    
                                (0x0036)
   1769    001C00              #define ADC12IV_56                      
                                (0x0038)        /* Interrupt Source: ADC12MEM22
                                interrupt flag, Interrupt Flag: 
   1770    001C00                                                              
                                           ADC12IFG22 */
   1771    001C00              #define ADC12IV_56_L                    
                                (0x0038)
   1772    001C00              #define ADC12IV_58                      
                                (0x003a)        /* Interrupt Source: ADC12MEM23
                                interrupt flag, Interrupt Flag: 
   1773    001C00                                                              
                                           ADC12IFG23 */
   1774    001C00              #define ADC12IV_58_L                    
                                (0x003a)
   1775    001C00              #define ADC12IV_60                      
                                (0x003c)        /* Interrupt Source: ADC12MEM24
                                interrupt flag, Interrupt Flag: 
   1776    001C00                                                              
                                           ADC12IFG24 */
   1777    001C00              #define ADC12IV_60_L                    
                                (0x003c)
   1778    001C00              #define ADC12IV_62                      
                                (0x003e)        /* Interrupt Source: ADC12MEM25
                                interrupt flag, Interrupt Flag: 
   1779    001C00                                                              
                                           ADC12IFG25 */
   1780    001C00              #define ADC12IV_62_L                    
                                (0x003e)
   1781    001C00              #define ADC12IV_64                      
                                (0x0040)        /* Interrupt Source: ADC12MEM26
                                interrupt flag, Interrupt Flag: 
   1782    001C00                                                              
                                           ADC12IFG26 */
   1783    001C00              #define ADC12IV_64_L                    
                                (0x0040)
   1784    001C00              #define ADC12IV_66                      
                                (0x0042)        /* Interrupt Source: ADC12MEM27
                                interrupt flag, Interrupt Flag: 
   1785    001C00                                                              
                                           ADC12IFG27 */
   1786    001C00              #define ADC12IV_66_L                    
                                (0x0042)
   1787    001C00              #define ADC12IV_68                      
                                (0x0044)        /* Interrupt Source: ADC12MEM28
                                interrupt flag, Interrupt Flag: 
   1788    001C00                                                              
                                           ADC12IFG28 */
   1789    001C00              #define ADC12IV_68_L                    
                                (0x0044)
   1790    001C00              #define ADC12IV_70                      
                                (0x0046)        /* Interrupt Source: ADC12MEM29
                                interrupt flag, Interrupt Flag: 
   1791    001C00                                                              
                                           ADC12IFG29 */
   1792    001C00              #define ADC12IV_70_L                    
                                (0x0046)
   1793    001C00              #define ADC12IV_72                      
                                (0x0048)        /* Interrupt Source: ADC12MEM30
                                interrupt flag, Interrupt Flag: 
   1794    001C00                                                              
                                           ADC12IFG30 */
   1795    001C00              #define ADC12IV_72_L                    
                                (0x0048)
   1796    001C00              #define ADC12IV_74                      
                                (0x004a)        /* Interrupt Source: ADC12MEM31
                                interrupt flag, Interrupt Flag: 
   1797    001C00                                                              
                                           ADC12IFG31 */
   1798    001C00              #define ADC12IV_74_L                    
                                (0x004a)
   1799    001C00              #define ADC12IV_76                      
                                (0x004c)        /* Interrupt Source: ADC12RDYIF
                               G interrupt flag, Interrupt Flag: 
   1800    001C00                                                              
                                           ADC12RDYIFG */
   1801    001C00              #define ADC12IV_76_L                    
                                (0x004c)
   1802    001C00              #define ADC12IV__NONE                   
                                (0x0000)        /* Interrupt Source: No
                                interrupt pending, Interrupt Flag: None
                                */
   1803    001C00              #define ADC12IV__ADC12OVIFG             
                                (0x0002)        /* Interrupt Source: ADC12MEMx
                                overflow, Interrupt Flag: 
   1804    001C00                                                              
                                           ADC12OVIFG, Interrupt Priority:
                                Highest */
   1805    001C00              #define ADC12IV__ADC12OVIFG_L           
                                (0x0002)
   1806    001C00              #define ADC12IV__ADC12TOVIFG            
                                (0x0004)        /* Interrupt Source: Conversion
                                time overflow, Interrupt Flag: 
   1807    001C00                                                              
                                           ADC12TOVIFG */
   1808    001C00              #define ADC12IV__ADC12TOVIFG_L          
                                (0x0004)
   1809    001C00              #define ADC12IV__ADC12HIIFG             
                                (0x0006)        /* Interrupt Source: ADC12
                                window high interrupt flag, Interrupt
                                
   1810    001C00                                                              
                                           Flag: ADC12HIIFG */
   1811    001C00              #define ADC12IV__ADC12HIIFG_L           
                                (0x0006)
   1812    001C00              #define ADC12IV__ADC12LOIFG             
                                (0x0008)        /* Interrupt Source: ADC12
                                window low interrupt flag, Interrupt 
   1813    001C00                                                              
                                           Flag: ADC12LOIFG */
   1814    001C00              #define ADC12IV__ADC12LOIFG_L           
                                (0x0008)
   1815    001C00              #define ADC12IV__ADC12INIFG             
                                (0x000a)        /* Interrupt Source: ADC12
                                in-window interrupt flag, Interrupt 
   1816    001C00                                                              
                                           Flag: ADC12INIFG */
   1817    001C00              #define ADC12IV__ADC12INIFG_L           
                                (0x000a)
   1818    001C00              #define ADC12IV__ADC12IFG0              
                                (0x000c)        /* Interrupt Source: ADC12MEM0
                                interrupt flag, Interrupt Flag: 
   1819    001C00                                                              
                                           ADC12IFG0 */
   1820    001C00              #define ADC12IV__ADC12IFG0_L            
                                (0x000c)
   1821    001C00              #define ADC12IV__ADC12IFG1              
                                (0x000e)        /* Interrupt Source: ADC12MEM1
                                interrupt flag, Interrupt Flag: 
   1822    001C00                                                              
                                           ADC12IFG1 */
   1823    001C00              #define ADC12IV__ADC12IFG1_L            
                                (0x000e)
   1824    001C00              #define ADC12IV__ADC12IFG2              
                                (0x0010)        /* Interrupt Source: ADC12MEM2
                                interrupt flag, Interrupt Flag: 
   1825    001C00                                                              
                                           ADC12IFG2 */
   1826    001C00              #define ADC12IV__ADC12IFG2_L            
                                (0x0010)
   1827    001C00              #define ADC12IV__ADC12IFG3              
                                (0x0012)        /* Interrupt Source: ADC12MEM3
                                interrupt flag, Interrupt Flag: 
   1828    001C00                                                              
                                           ADC12IFG3 */
   1829    001C00              #define ADC12IV__ADC12IFG3_L            
                                (0x0012)
   1830    001C00              #define ADC12IV__ADC12IFG4              
                                (0x0014)        /* Interrupt Source: ADC12MEM4
                                interrupt flag, Interrupt Flag: 
   1831    001C00                                                              
                                           ADC12IFG4 */
   1832    001C00              #define ADC12IV__ADC12IFG4_L            
                                (0x0014)
   1833    001C00              #define ADC12IV__ADC12IFG5              
                                (0x0016)        /* Interrupt Source: ADC12MEM5
                                interrupt flag, Interrupt Flag: 
   1834    001C00                                                              
                                           ADC12IFG5 */
   1835    001C00              #define ADC12IV__ADC12IFG5_L            
                                (0x0016)
   1836    001C00              #define ADC12IV__ADC12IFG6              
                                (0x0018)        /* Interrupt Source: ADC12MEM6
                                interrupt flag, Interrupt Flag: 
   1837    001C00                                                              
                                           ADC12IFG6 */
   1838    001C00              #define ADC12IV__ADC12IFG6_L            
                                (0x0018)
   1839    001C00              #define ADC12IV__ADC12IFG7              
                                (0x001a)        /* Interrupt Source: ADC12MEM7
                                interrupt flag, Interrupt Flag: 
   1840    001C00                                                              
                                           ADC12IFG7 */
   1841    001C00              #define ADC12IV__ADC12IFG7_L            
                                (0x001a)
   1842    001C00              #define ADC12IV__ADC12IFG8              
                                (0x001c)        /* Interrupt Source: ADC12MEM8
                                interrupt flag, Interrupt Flag: 
   1843    001C00                                                              
                                           ADC12IFG8 */
   1844    001C00              #define ADC12IV__ADC12IFG8_L            
                                (0x001c)
   1845    001C00              #define ADC12IV__ADC12IFG9              
                                (0x001e)        /* Interrupt Source: ADC12MEM9
                                interrupt flag, Interrupt Flag: 
   1846    001C00                                                              
                                           ADC12IFG9 */
   1847    001C00              #define ADC12IV__ADC12IFG9_L            
                                (0x001e)
   1848    001C00              #define ADC12IV__ADC12IFG10             
                                (0x0020)        /* Interrupt Source: ADC12MEM10
                                interrupt flag, Interrupt Flag: 
   1849    001C00                                                              
                                           ADC12IFG10 */
   1850    001C00              #define ADC12IV__ADC12IFG10_L           
                                (0x0020)
   1851    001C00              #define ADC12IV__ADC12IFG11             
                                (0x0022)        /* Interrupt Source: ADC12MEM11
                                interrupt flag, Interrupt Flag: 
   1852    001C00                                                              
                                           ADC12IFG11 */
   1853    001C00              #define ADC12IV__ADC12IFG11_L           
                                (0x0022)
   1854    001C00              #define ADC12IV__ADC12IFG12             
                                (0x0024)        /* Interrupt Source: ADC12MEM12
                                interrupt flag, Interrupt Flag: 
   1855    001C00                                                              
                                           ADC12IFG12 */
   1856    001C00              #define ADC12IV__ADC12IFG12_L           
                                (0x0024)
   1857    001C00              #define ADC12IV__ADC12IFG13             
                                (0x0026)        /* Interrupt Source: ADC12MEM13
                                interrupt flag, Interrupt Flag: 
   1858    001C00                                                              
                                           ADC12IFG13 */
   1859    001C00              #define ADC12IV__ADC12IFG13_L           
                                (0x0026)
   1860    001C00              #define ADC12IV__ADC12IFG14             
                                (0x0028)        /* Interrupt Source: ADC12MEM14
                                interrupt flag, Interrupt Flag: 
   1861    001C00                                                              
                                           ADC12IFG14 */
   1862    001C00              #define ADC12IV__ADC12IFG14_L           
                                (0x0028)
   1863    001C00              #define ADC12IV__ADC12IFG15             
                                (0x002a)        /* Interrupt Source: ADC12MEM15
                                interrupt flag, Interrupt Flag: 
   1864    001C00                                                              
                                           ADC12IFG15 */
   1865    001C00              #define ADC12IV__ADC12IFG15_L           
                                (0x002a)
   1866    001C00              #define ADC12IV__ADC12IFG16             
                                (0x002c)        /* Interrupt Source: ADC12MEM16
                                interrupt flag, Interrupt Flag: 
   1867    001C00                                                              
                                           ADC12IFG16 */
   1868    001C00              #define ADC12IV__ADC12IFG16_L           
                                (0x002c)
   1869    001C00              #define ADC12IV__ADC12IFG17             
                                (0x002e)        /* Interrupt Source: ADC12MEM17
                                interrupt flag, Interrupt Flag: 
   1870    001C00                                                              
                                           ADC12IFG17 */
   1871    001C00              #define ADC12IV__ADC12IFG17_L           
                                (0x002e)
   1872    001C00              #define ADC12IV__ADC12IFG18             
                                (0x0030)        /* Interrupt Source: ADC12MEM18
                                interrupt flag, Interrupt Flag: 
   1873    001C00                                                              
                                           ADC12IFG18 */
   1874    001C00              #define ADC12IV__ADC12IFG18_L           
                                (0x0030)
   1875    001C00              #define ADC12IV__ADC12IFG19             
                                (0x0032)        /* Interrupt Source: ADC12MEM19
                                interrupt flag, Interrupt Flag: 
   1876    001C00                                                              
                                           ADC12IFG19 */
   1877    001C00              #define ADC12IV__ADC12IFG19_L           
                                (0x0032)
   1878    001C00              #define ADC12IV__ADC12IFG20             
                                (0x0034)        /* Interrupt Source: ADC12MEM20
                                interrupt flag, Interrupt Flag: 
   1879    001C00                                                              
                                           ADC12IFG20 */
   1880    001C00              #define ADC12IV__ADC12IFG20_L           
                                (0x0034)
   1881    001C00              #define ADC12IV__ADC12IFG21             
                                (0x0036)        /* Interrupt Source: ADC12MEM21
                                interrupt flag, Interrupt Flag: 
   1882    001C00                                                              
                                           ADC12IFG21 */
   1883    001C00              #define ADC12IV__ADC12IFG21_L           
                                (0x0036)
   1884    001C00              #define ADC12IV__ADC12IFG22             
                                (0x0038)        /* Interrupt Source: ADC12MEM22
                                interrupt flag, Interrupt Flag: 
   1885    001C00                                                              
                                           ADC12IFG22 */
   1886    001C00              #define ADC12IV__ADC12IFG22_L           
                                (0x0038)
   1887    001C00              #define ADC12IV__ADC12IFG23             
                                (0x003a)        /* Interrupt Source: ADC12MEM23
                                interrupt flag, Interrupt Flag: 
   1888    001C00                                                              
                                           ADC12IFG23 */
   1889    001C00              #define ADC12IV__ADC12IFG23_L           
                                (0x003a)
   1890    001C00              #define ADC12IV__ADC12IFG24             
                                (0x003c)        /* Interrupt Source: ADC12MEM24
                                interrupt flag, Interrupt Flag: 
   1891    001C00                                                              
                                           ADC12IFG24 */
   1892    001C00              #define ADC12IV__ADC12IFG24_L           
                                (0x003c)
   1893    001C00              #define ADC12IV__ADC12IFG25             
                                (0x003e)        /* Interrupt Source: ADC12MEM25
                                interrupt flag, Interrupt Flag: 
   1894    001C00                                                              
                                           ADC12IFG25 */
   1895    001C00              #define ADC12IV__ADC12IFG25_L           
                                (0x003e)
   1896    001C00              #define ADC12IV__ADC12IFG26             
                                (0x0040)        /* Interrupt Source: ADC12MEM26
                                interrupt flag, Interrupt Flag: 
   1897    001C00                                                              
                                           ADC12IFG26 */
   1898    001C00              #define ADC12IV__ADC12IFG26_L           
                                (0x0040)
   1899    001C00              #define ADC12IV__ADC12IFG27             
                                (0x0042)        /* Interrupt Source: ADC12MEM27
                                interrupt flag, Interrupt Flag: 
   1900    001C00                                                              
                                           ADC12IFG27 */
   1901    001C00              #define ADC12IV__ADC12IFG27_L           
                                (0x0042)
   1902    001C00              #define ADC12IV__ADC12IFG28             
                                (0x0044)        /* Interrupt Source: ADC12MEM28
                                interrupt flag, Interrupt Flag: 
   1903    001C00                                                              
                                           ADC12IFG28 */
   1904    001C00              #define ADC12IV__ADC12IFG28_L           
                                (0x0044)
   1905    001C00              #define ADC12IV__ADC12IFG29             
                                (0x0046)        /* Interrupt Source: ADC12MEM29
                                interrupt flag, Interrupt Flag: 
   1906    001C00                                                              
                                           ADC12IFG29 */
   1907    001C00              #define ADC12IV__ADC12IFG29_L           
                                (0x0046)
   1908    001C00              #define ADC12IV__ADC12IFG30             
                                (0x0048)        /* Interrupt Source: ADC12MEM30
                                interrupt flag, Interrupt Flag: 
   1909    001C00                                                              
                                           ADC12IFG30 */
   1910    001C00              #define ADC12IV__ADC12IFG30_L           
                                (0x0048)
   1911    001C00              #define ADC12IV__ADC12IFG31             
                                (0x004a)        /* Interrupt Source: ADC12MEM31
                                interrupt flag, Interrupt Flag: 
   1912    001C00                                                              
                                           ADC12IFG31 */
   1913    001C00              #define ADC12IV__ADC12IFG31_L           
                                (0x004a)
   1914    001C00              #define ADC12IV__ADC12RDYIFG            
                                (0x004c)        /* Interrupt Source: ADC12RDYIF
                               G interrupt flag, Interrupt Flag: 
   1915    001C00                                                              
                                           ADC12RDYIFG */
   1916    001C00              #define ADC12IV__ADC12RDYIFG_L          
                                (0x004c)
   1917    001C00              
   1918    001C00              /* ADC12MCTL Control Bits */
   1919    001C00              #define ADC12INCH                       
                                (0x001f)        /* Input channel select
                                */
   1920    001C00              #define ADC12INCH_L                     
                                (0x001f)
   1921    001C00              #define ADC12INCH0                      
                                (0x0001)        /* Input channel select
                                */
   1922    001C00              #define ADC12INCH0_L                    
                                (0x0001)
   1923    001C00              #define ADC12INCH1                      
                                (0x0002)        /* Input channel select
                                */
   1924    001C00              #define ADC12INCH1_L                    
                                (0x0002)
   1925    001C00              #define ADC12INCH2                      
                                (0x0004)        /* Input channel select
                                */
   1926    001C00              #define ADC12INCH2_L                    
                                (0x0004)
   1927    001C00              #define ADC12INCH3                      
                                (0x0008)        /* Input channel select
                                */
   1928    001C00              #define ADC12INCH3_L                    
                                (0x0008)
   1929    001C00              #define ADC12INCH4                      
                                (0x0010)        /* Input channel select
                                */
   1930    001C00              #define ADC12INCH4_L                    
                                (0x0010)
   1931    001C00              #define ADC12INCH_0                     
                                (0x0000)        /* If ADC12DIF = 0: A0; If
                                ADC12DIF = 1: Ain+ = A0, Ain- = A1 */
   1932    001C00              #define ADC12INCH_1                     
                                (0x0001)        /* If ADC12DIF = 0: A1; If
                                ADC12DIF = 1: Ain+ = A0, Ain- = A1 */
   1933    001C00              #define ADC12INCH_1_L                   
                                (0x0001)
   1934    001C00              #define ADC12INCH_2                     
                                (0x0002)        /* If ADC12DIF = 0: A2; If
                                ADC12DIF = 1: Ain+ = A2, Ain- = A3 */
   1935    001C00              #define ADC12INCH_2_L                   
                                (0x0002)
   1936    001C00              #define ADC12INCH_3                     
                                (0x0003)        /* If ADC12DIF = 0: A3; If
                                ADC12DIF = 1: Ain+ = A2, Ain- = A3 */
   1937    001C00              #define ADC12INCH_3_L                   
                                (0x0003)
   1938    001C00              #define ADC12INCH_4                     
                                (0x0004)        /* If ADC12DIF = 0: A4; If
                                ADC12DIF = 1: Ain+ = A4, Ain- = A5 */
   1939    001C00              #define ADC12INCH_4_L                   
                                (0x0004)
   1940    001C00              #define ADC12INCH_5                     
                                (0x0005)        /* If ADC12DIF = 0: A5; If
                                ADC12DIF = 1: Ain+ = A4, Ain- = A5 */
   1941    001C00              #define ADC12INCH_5_L                   
                                (0x0005)
   1942    001C00              #define ADC12INCH_6                     
                                (0x0006)        /* If ADC12DIF = 0: A6; If
                                ADC12DIF = 1: Ain+ = A6, Ain- = A7 */
   1943    001C00              #define ADC12INCH_6_L                   
                                (0x0006)
   1944    001C00              #define ADC12INCH_7                     
                                (0x0007)        /* If ADC12DIF = 0: A7; If
                                ADC12DIF = 1: Ain+ = A6, Ain- = A7 */
   1945    001C00              #define ADC12INCH_7_L                   
                                (0x0007)
   1946    001C00              #define ADC12INCH_8                     
                                (0x0008)        /* If ADC12DIF = 0: A8; If
                                ADC12DIF = 1: Ain+ = A8, Ain- = A9 */
   1947    001C00              #define ADC12INCH_8_L                   
                                (0x0008)
   1948    001C00              #define ADC12INCH_9                     
                                (0x0009)        /* If ADC12DIF = 0: A9; If
                                ADC12DIF = 1: Ain+ = A8, Ain- = A9 */
   1949    001C00              #define ADC12INCH_9_L                   
                                (0x0009)
   1950    001C00              #define ADC12INCH_10                    
                                (0x000a)        /* If ADC12DIF = 0: A10; If
                                ADC12DIF = 1: Ain+ = A10, Ain- = A11 */
   1951    001C00              #define ADC12INCH_10_L                  
                                (0x000a)
   1952    001C00              #define ADC12INCH_11                    
                                (0x000b)        /* If ADC12DIF = 0: A11; If
                                ADC12DIF = 1: Ain+ = A10, Ain- = A11 */
   1953    001C00              #define ADC12INCH_11_L                  
                                (0x000b)
   1954    001C00              #define ADC12INCH_12                    
                                (0x000c)        /* If ADC12DIF = 0: A12; If
                                ADC12DIF = 1: Ain+ = A12, Ain- = A13 */
   1955    001C00              #define ADC12INCH_12_L                  
                                (0x000c)
   1956    001C00              #define ADC12INCH_13                    
                                (0x000d)        /* If ADC12DIF = 0: A13; If
                                ADC12DIF = 1: Ain+ = A12, Ain- = A13 */
   1957    001C00              #define ADC12INCH_13_L                  
                                (0x000d)
   1958    001C00              #define ADC12INCH_14                    
                                (0x000e)        /* If ADC12DIF = 0: A14; If
                                ADC12DIF = 1: Ain+ = A14, Ain- = A15 */
   1959    001C00              #define ADC12INCH_14_L                  
                                (0x000e)
   1960    001C00              #define ADC12INCH_15                    
                                (0x000f)        /* If ADC12DIF = 0: A15; If
                                ADC12DIF = 1: Ain+ = A14, Ain- = A15 */
   1961    001C00              #define ADC12INCH_15_L                  
                                (0x000f)
   1962    001C00              #define ADC12INCH_16                    
                                (0x0010)        /* If ADC12DIF = 0: A16; If
                                ADC12DIF = 1: Ain+ = A16, Ain- = A17 */
   1963    001C00              #define ADC12INCH_16_L                  
                                (0x0010)
   1964    001C00              #define ADC12INCH_17                    
                                (0x0011)        /* If ADC12DIF = 0: A17; If
                                ADC12DIF = 1: Ain+ = A16, Ain- = A17 */
   1965    001C00              #define ADC12INCH_17_L                  
                                (0x0011)
   1966    001C00              #define ADC12INCH_18                    
                                (0x0012)        /* If ADC12DIF = 0: A18; If
                                ADC12DIF = 1: Ain+ = A18, Ain- = A19 */
   1967    001C00              #define ADC12INCH_18_L                  
                                (0x0012)
   1968    001C00              #define ADC12INCH_19                    
                                (0x0013)        /* If ADC12DIF = 0: A19; If
                                ADC12DIF = 1: Ain+ = A18, Ain- = A19 */
   1969    001C00              #define ADC12INCH_19_L                  
                                (0x0013)
   1970    001C00              #define ADC12INCH_20                    
                                (0x0014)        /* If ADC12DIF = 0: A20; If
                                ADC12DIF = 1: Ain+ = A20, Ain- = A21 */
   1971    001C00              #define ADC12INCH_20_L                  
                                (0x0014)
   1972    001C00              #define ADC12INCH_21                    
                                (0x0015)        /* If ADC12DIF = 0: A21; If
                                ADC12DIF = 1: Ain+ = A20, Ain- = A21 */
   1973    001C00              #define ADC12INCH_21_L                  
                                (0x0015)
   1974    001C00              #define ADC12INCH_22                    
                                (0x0016)        /* If ADC12DIF = 0: A22; If
                                ADC12DIF = 1: Ain+ = A22, Ain- = A23 */
   1975    001C00              #define ADC12INCH_22_L                  
                                (0x0016)
   1976    001C00              #define ADC12INCH_23                    
                                (0x0017)        /* If ADC12DIF = 0: A23; If
                                ADC12DIF = 1: Ain+ = A22, Ain- = A23 */
   1977    001C00              #define ADC12INCH_23_L                  
                                (0x0017)
   1978    001C00              #define ADC12INCH_24                    
                                (0x0018)        /* If ADC12DIF = 0: A24; If
                                ADC12DIF = 1: Ain+ = A24, Ain- = A25 */
   1979    001C00              #define ADC12INCH_24_L                  
                                (0x0018)
   1980    001C00              #define ADC12INCH_25                    
                                (0x0019)        /* If ADC12DIF = 0: A25; If
                                ADC12DIF = 1: Ain+ = A24, Ain- = A25 */
   1981    001C00              #define ADC12INCH_25_L                  
                                (0x0019)
   1982    001C00              #define ADC12INCH_26                    
                                (0x001a)        /* If ADC12DIF = 0: A26; If
                                ADC12DIF = 1: Ain+ = A26, Ain- =A27 */
   1983    001C00              #define ADC12INCH_26_L                  
                                (0x001a)
   1984    001C00              #define ADC12INCH_27                    
                                (0x001b)        /* If ADC12DIF = 0: A27; If
                                ADC12DIF = 1: Ain+ = A26, Ain- = A27 */
   1985    001C00              #define ADC12INCH_27_L                  
                                (0x001b)
   1986    001C00              #define ADC12INCH_28                    
                                (0x001c)        /* If ADC12DIF = 0: A28; If
                                ADC12DIF = 1: Ain+ = A28, Ain- = A29 */
   1987    001C00              #define ADC12INCH_28_L                  
                                (0x001c)
   1988    001C00              #define ADC12INCH_29                    
                                (0x001d)        /* If ADC12DIF = 0: A29; If
                                ADC12DIF = 1: Ain+ = A28, Ain- = A29 */
   1989    001C00              #define ADC12INCH_29_L                  
                                (0x001d)
   1990    001C00              #define ADC12INCH_30                    
                                (0x001e)        /* If ADC12DIF = 0: A30; If
                                ADC12DIF = 1: Ain+ = A30, Ain- = A31 */
   1991    001C00              #define ADC12INCH_30_L                  
                                (0x001e)
   1992    001C00              #define ADC12INCH_31                    
                                (0x001f)        /* If ADC12DIF = 0: A31; If
                                ADC12DIF = 1: Ain+ = A30, Ain- = A31 */
   1993    001C00              #define ADC12INCH_31_L                  
                                (0x001f)
   1994    001C00              #define ADC12EOS                        
                                (0x0080)        /* End of sequence */
   1995    001C00              #define ADC12EOS_L                      
                                (0x0080)
   1996    001C00              #define ADC12EOS_0                      
                                (0x0000)        /* Not end of sequence
                                */
   1997    001C00              #define ADC12EOS_1                      
                                (0x0080)        /* End of sequence */
   1998    001C00              #define ADC12EOS_1_L                    
                                (0x0080)
   1999    001C00              #define ADC12VRSEL                      
                                (0x0f00)        /* reference selection
                                */
   2000    001C00              #define ADC12VRSEL_H                    
                                (0x000f)
   2001    001C00              #define ADC12VRSEL0                     
                                (0x0100)        /* reference selection
                                */
   2002    001C00              #define ADC12VRSEL0_H                   
                                (0x0001)
   2003    001C00              #define ADC12VRSEL1                     
                                (0x0200)        /* reference selection
                                */
   2004    001C00              #define ADC12VRSEL1_H                   
                                (0x0002)
   2005    001C00              #define ADC12VRSEL2                     
                                (0x0400)        /* reference selection
                                */
   2006    001C00              #define ADC12VRSEL2_H                   
                                (0x0004)
   2007    001C00              #define ADC12VRSEL3                     
                                (0x0800)        /* reference selection
                                */
   2008    001C00              #define ADC12VRSEL3_H                   
                                (0x0008)
   2009    001C00              #define ADC12VRSEL_0                    
                                (0x0000)        /* VR+ = AVCC, VR- = AVSS
                                */
   2010    001C00              #define ADC12VRSEL_1                    
                                (0x0100)        /* VR+ = VREF buffered, VR- =
                                AVSS */
   2011    001C00              #define ADC12VRSEL_1_H                  
                                (0x0001)
   2012    001C00              #define ADC12VRSEL_2                    
                                (0x0200)        /* VR+ = VeREF-, VR- = AVSS
                                */
   2013    001C00              #define ADC12VRSEL_2_H                  
                                (0x0002)
   2014    001C00              #define ADC12VRSEL_3                    
                                (0x0300)        /* VR+ = VeREF+ buffered, VR- =
                                AVSS */
   2015    001C00              #define ADC12VRSEL_3_H                  
                                (0x0003)
   2016    001C00              #define ADC12VRSEL_4                    
                                (0x0400)        /* VR+ = VeREF+, VR- = AVSS
                                */
   2017    001C00              #define ADC12VRSEL_4_H                  
                                (0x0004)
   2018    001C00              #define ADC12VRSEL_5                    
                                (0x0500)        /* VR+ = AVCC, VR- = VeREF+
                                buffered */
   2019    001C00              #define ADC12VRSEL_5_H                  
                                (0x0005)
   2020    001C00              #define ADC12VRSEL_6                    
                                (0x0600)        /* VR+ = AVCC, VR- = VeREF+
                                */
   2021    001C00              #define ADC12VRSEL_6_H                  
                                (0x0006)
   2022    001C00              #define ADC12VRSEL_7                    
                                (0x0700)        /* VR+ = VREF buffered, VR- =
                                VeREF+ */
   2023    001C00              #define ADC12VRSEL_7_H                  
                                (0x0007)
   2024    001C00              #define ADC12VRSEL_8                    
                                (0x0800)        /* Reserved */
   2025    001C00              #define ADC12VRSEL_8_H                  
                                (0x0008)
   2026    001C00              #define ADC12VRSEL_9                    
                                (0x0900)        /* VR+ = AVCC, VR- = VREF
                                buffered */
   2027    001C00              #define ADC12VRSEL_9_H                  
                                (0x0009)
   2028    001C00              #define ADC12VRSEL_10                   
                                (0x0a00)        /* Reserved */
   2029    001C00              #define ADC12VRSEL_10_H                 
                                (0x000a)
   2030    001C00              #define ADC12VRSEL_11                   
                                (0x0b00)        /* VR+ = VeREF+, VR- = VREF
                                buffered */
   2031    001C00              #define ADC12VRSEL_11_H                 
                                (0x000b)
   2032    001C00              #define ADC12VRSEL_12                   
                                (0x0c00)        /* VR+ = AVCC, VR- = VeREF-
                                */
   2033    001C00              #define ADC12VRSEL_12_H                 
                                (0x000c)
   2034    001C00              #define ADC12VRSEL_13                   
                                (0x0d00)        /* VR+ = VREF buffered, VR- =
                                VeREF- */
   2035    001C00              #define ADC12VRSEL_13_H                 
                                (0x000d)
   2036    001C00              #define ADC12VRSEL_14                   
                                (0x0e00)        /* VR+ = VeREF+, VR- = VeREF-
                                */
   2037    001C00              #define ADC12VRSEL_14_H                 
                                (0x000e)
   2038    001C00              #define ADC12VRSEL_15                   
                                (0x0f00)        /* VR+ = VeREF+ buffered, VR- =
                                VeREF- */
   2039    001C00              #define ADC12VRSEL_15_H                 
                                (0x000f)
   2040    001C00              #define ADC12DIF                        
                                (0x2000)        /* Differential mode.
                                */
   2041    001C00              #define ADC12DIF_H                      
                                (0x0020)
   2042    001C00              #define ADC12DIF_0                      
                                (0x0000)        /* Single-ended mode enabled
                                */
   2043    001C00              #define ADC12DIF_1                      
                                (0x2000)        /* Differential mode enabled
                                */
   2044    001C00              #define ADC12DIF_1_H                    
                                (0x0020)
   2045    001C00              #define ADC12WINC                       
                                (0x4000)        /* Comparator window enable
                                */
   2046    001C00              #define ADC12WINC_H                     
                                (0x0040)
   2047    001C00              #define ADC12WINC_0                     
                                (0x0000)        /* Comparator window disabled
                                */
   2048    001C00              #define ADC12WINC_1                     
                                (0x4000)        /* Comparator window enabled
                                */
   2049    001C00              #define ADC12WINC_1_H                   
                                (0x0040)
   2050    001C00              
   2051    001C00              /* ADC12MEM Control Bits */
   2052    001C00              #define CONVERSION_RESULTS              
                                (0xffff)        /* Conversion Results
                                */
   2053    001C00              #define CONVERSION_RESULTS_L            
                                (0x00ff)
   2054    001C00              #define CONVERSION_RESULTS_H            
                                (0x00ff)
   2055    001C00              #define CONVERSION_RESULTS0             
                                (0x0001)        /* Conversion Results
                                */
   2056    001C00              #define CONVERSION_RESULTS0_L           
                                (0x0001)
   2057    001C00              #define CONVERSION_RESULTS1             
                                (0x0002)        /* Conversion Results
                                */
   2058    001C00              #define CONVERSION_RESULTS1_L           
                                (0x0002)
   2059    001C00              #define CONVERSION_RESULTS2             
                                (0x0004)        /* Conversion Results
                                */
   2060    001C00              #define CONVERSION_RESULTS2_L           
                                (0x0004)
   2061    001C00              #define CONVERSION_RESULTS3             
                                (0x0008)        /* Conversion Results
                                */
   2062    001C00              #define CONVERSION_RESULTS3_L           
                                (0x0008)
   2063    001C00              #define CONVERSION_RESULTS4             
                                (0x0010)        /* Conversion Results
                                */
   2064    001C00              #define CONVERSION_RESULTS4_L           
                                (0x0010)
   2065    001C00              #define CONVERSION_RESULTS5             
                                (0x0020)        /* Conversion Results
                                */
   2066    001C00              #define CONVERSION_RESULTS5_L           
                                (0x0020)
   2067    001C00              #define CONVERSION_RESULTS6             
                                (0x0040)        /* Conversion Results
                                */
   2068    001C00              #define CONVERSION_RESULTS6_L           
                                (0x0040)
   2069    001C00              #define CONVERSION_RESULTS7             
                                (0x0080)        /* Conversion Results
                                */
   2070    001C00              #define CONVERSION_RESULTS7_L           
                                (0x0080)
   2071    001C00              #define CONVERSION_RESULTS8             
                                (0x0100)        /* Conversion Results
                                */
   2072    001C00              #define CONVERSION_RESULTS8_H           
                                (0x0001)
   2073    001C00              #define CONVERSION_RESULTS9             
                                (0x0200)        /* Conversion Results
                                */
   2074    001C00              #define CONVERSION_RESULTS9_H           
                                (0x0002)
   2075    001C00              #define CONVERSION_RESULTS10            
                                (0x0400)        /* Conversion Results
                                */
   2076    001C00              #define CONVERSION_RESULTS10_H          
                                (0x0004)
   2077    001C00              #define CONVERSION_RESULTS11            
                                (0x0800)        /* Conversion Results
                                */
   2078    001C00              #define CONVERSION_RESULTS11_H          
                                (0x0008)
   2079    001C00              #define CONVERSION_RESULTS12            
                                (0x1000)        /* Conversion Results
                                */
   2080    001C00              #define CONVERSION_RESULTS12_H          
                                (0x0010)
   2081    001C00              #define CONVERSION_RESULTS13            
                                (0x2000)        /* Conversion Results
                                */
   2082    001C00              #define CONVERSION_RESULTS13_H          
                                (0x0020)
   2083    001C00              #define CONVERSION_RESULTS14            
                                (0x4000)        /* Conversion Results
                                */
   2084    001C00              #define CONVERSION_RESULTS14_H          
                                (0x0040)
   2085    001C00              #define CONVERSION_RESULTS15            
                                (0x8000)        /* Conversion Results
                                */
   2086    001C00              #define CONVERSION_RESULTS15_H          
                                (0x0080)
   2087    001C00              
   2088    001C00              
   2089    001C00              /***********************************************
                               ******************************
   2090    001C00               AES256 Registers
   2091    001C00              ************************************************
                               *****************************/
   2092    001C00              
   2093    001C00              #define __MSP430_HAS_AES256__                 /*
                                Definition to show that module is available
                                */
   2094    001C00              #define __MSP430_BASEADDRESS_AES256__ 0x09C0
   2095    001C00              #define AES256_BASE            __MSP430_BASEADDR
                               ESS_AES256__
   2096    001C00              
   2097    001C00              #define  AESACTL0_                      
                                (0x9C0u)        /* AES Accelerator Control
                                Register 0 */
   2098    001C00              DEFCW(   AESACTL0            , AESACTL0_)
   2098.1  001C00              sfrb AESACTL0_L = (0x9C0u);
   2098.2  001C00              sfrb AESACTL0_H = (0x9C0u)+1;
   2098.3  001C00              sfrw AESACTL0   = (0x9C0u);
   2098.4  001C00                    endm
   2099    001C00              #define  AESACTL1_                      
                                (0x9C2u)        /* AES Accelerator Control
                                Register 1 */
   2100    001C00              DEFCW(   AESACTL1            , AESACTL1_)
   2100.1  001C00              sfrb AESACTL1_L = (0x9C2u);
   2100.2  001C00              sfrb AESACTL1_H = (0x9C2u)+1;
   2100.3  001C00              sfrw AESACTL1   = (0x9C2u);
   2100.4  001C00                    endm
   2101    001C00              #define  AESASTAT_                      
                                (0x9C4u)        /* AES Accelerator Status
                                Register */
   2102    001C00              DEFCW(   AESASTAT            , AESASTAT_)
   2102.1  001C00              sfrb AESASTAT_L = (0x9C4u);
   2102.2  001C00              sfrb AESASTAT_H = (0x9C4u)+1;
   2102.3  001C00              sfrw AESASTAT   = (0x9C4u);
   2102.4  001C00                    endm
   2103    001C00              #define  AESAKEY_                       
                                (0x9C6u)        /* AES Accelerator Key Register
                                */
   2104    001C00              DEFCW(   AESAKEY             , AESAKEY_)
   2104.1  001C00              sfrb AESAKEY_L = (0x9C6u);
   2104.2  001C00              sfrb AESAKEY_H = (0x9C6u)+1;
   2104.3  001C00              sfrw AESAKEY   = (0x9C6u);
   2104.4  001C00                    endm
   2105    001C00              #define  AESADIN_                       
                                (0x9C8u)        /* AES Accelerator Data In
                                Register */
   2106    001C00              DEFCW(   AESADIN             , AESADIN_)
   2106.1  001C00              sfrb AESADIN_L = (0x9C8u);
   2106.2  001C00              sfrb AESADIN_H = (0x9C8u)+1;
   2106.3  001C00              sfrw AESADIN   = (0x9C8u);
   2106.4  001C00                    endm
   2107    001C00              #define  AESADOUT_                      
                                (0x9CAu)        /* AES Accelerator Data Out
                                Register */
   2108    001C00              DEFCW(   AESADOUT            , AESADOUT_)
   2108.1  001C00              sfrb AESADOUT_L = (0x9CAu);
   2108.2  001C00              sfrb AESADOUT_H = (0x9CAu)+1;
   2108.3  001C00              sfrw AESADOUT   = (0x9CAu);
   2108.4  001C00                    endm
   2109    001C00              #define  AESAXDIN_                      
                                (0x9CCu)        /* AES Accelerator XORed Data
                                In Register */
   2110    001C00              DEFCW(   AESAXDIN            , AESAXDIN_)
   2110.1  001C00              sfrb AESAXDIN_L = (0x9CCu);
   2110.2  001C00              sfrb AESAXDIN_H = (0x9CCu)+1;
   2110.3  001C00              sfrw AESAXDIN   = (0x9CCu);
   2110.4  001C00                    endm
   2111    001C00              #define  AESAXIN_                       
                                (0x9CEu)        /* AES Accelerator XORed Data
                                In Register */
   2112    001C00              DEFCW(   AESAXIN             , AESAXIN_)
   2112.1  001C00              sfrb AESAXIN_L = (0x9CEu);
   2112.2  001C00              sfrb AESAXIN_H = (0x9CEu)+1;
   2112.3  001C00              sfrw AESAXIN   = (0x9CEu);
   2112.4  001C00                    endm
   2113    001C00              
   2114    001C00              /* AES256 Register Offsets */
   2115    001C00              #define OFS_AESACTL0                    
                                (0x0000u)
   2116    001C00              #define OFS_AESACTL0_L                  
                                OFS_AESACTL0
   2117    001C00              #define OFS_AESACTL0_H                  
                                OFS_AESACTL0+1
   2118    001C00              #define OFS_AESACTL1                    
                                (0x0002u)
   2119    001C00              #define OFS_AESACTL1_L                  
                                OFS_AESACTL1
   2120    001C00              #define OFS_AESACTL1_H                  
                                OFS_AESACTL1+1
   2121    001C00              #define OFS_AESASTAT                    
                                (0x0004u)
   2122    001C00              #define OFS_AESASTAT_L                  
                                OFS_AESASTAT
   2123    001C00              #define OFS_AESASTAT_H                  
                                OFS_AESASTAT+1
   2124    001C00              #define OFS_AESAKEY                     
                                (0x0006u)
   2125    001C00              #define OFS_AESAKEY_L                   
                                OFS_AESAKEY
   2126    001C00              #define OFS_AESAKEY_H                   
                                OFS_AESAKEY+1
   2127    001C00              #define OFS_AESADIN                     
                                (0x0008u)
   2128    001C00              #define OFS_AESADIN_L                   
                                OFS_AESADIN
   2129    001C00              #define OFS_AESADIN_H                   
                                OFS_AESADIN+1
   2130    001C00              #define OFS_AESADOUT                    
                                (0x000Au)
   2131    001C00              #define OFS_AESADOUT_L                  
                                OFS_AESADOUT
   2132    001C00              #define OFS_AESADOUT_H                  
                                OFS_AESADOUT+1
   2133    001C00              #define OFS_AESAXDIN                    
                                (0x000Cu)
   2134    001C00              #define OFS_AESAXDIN_L                  
                                OFS_AESAXDIN
   2135    001C00              #define OFS_AESAXDIN_H                  
                                OFS_AESAXDIN+1
   2136    001C00              #define OFS_AESAXIN                     
                                (0x000Eu)
   2137    001C00              #define OFS_AESAXIN_L                   
                                OFS_AESAXIN
   2138    001C00              #define OFS_AESAXIN_H                   
                                OFS_AESAXIN+1
   2139    001C00              
   2140    001C00              /* AES256 Control Bits */
   2141    001C00              
   2142    001C00              /* AESACTL0 Control Bits */
   2143    001C00              #define AESOP                           
                                (0x0003)        /* AES operation */
   2144    001C00              #define AESOP_L                         
                                (0x0003)
   2145    001C00              #define AESOP0                          
                                (0x0001)        /* AES operation */
   2146    001C00              #define AESOP0_L                        
                                (0x0001)
   2147    001C00              #define AESOP1                          
                                (0x0002)        /* AES operation */
   2148    001C00              #define AESOP1_L                        
                                (0x0002)
   2149    001C00              #define AESOP_0                         
                                (0x0000)        /* Encryption */
   2150    001C00              #define AESOP_1                         
                                (0x0001)        /* Decryption. The provided key
                                is the same key used for 
   2151    001C00                                                              
                                           encryption */
   2152    001C00              #define AESOP_1_L                       
                                (0x0001)
   2153    001C00              #define AESOP_2                         
                                (0x0002)        /* Generate first round key
                                required for decryption */
   2154    001C00              #define AESOP_2_L                       
                                (0x0002)
   2155    001C00              #define AESOP_3                         
                                (0x0003)        /* Decryption. The provided key
                                is the first round key required 
   2156    001C00                                                              
                                           for decryption */
   2157    001C00              #define AESOP_3_L                       
                                (0x0003)
   2158    001C00              #define AESKL                           
                                (0x000c)        /* AES key length */
   2159    001C00              #define AESKL_L                         
                                (0x000c)
   2160    001C00              #define AESKL0                          
                                (0x0004)        /* AES key length */
   2161    001C00              #define AESKL0_L                        
                                (0x0004)
   2162    001C00              #define AESKL1                          
                                (0x0008)        /* AES key length */
   2163    001C00              #define AESKL1_L                        
                                (0x0008)
   2164    001C00              #define AESKL_0                         
                                (0x0000)        /* AES128. The key size is 128
                                bit */
   2165    001C00              #define AESKL_1                         
                                (0x0004)        /* AES192. The key size is 192
                                bit. */
   2166    001C00              #define AESKL_1_L                       
                                (0x0004)
   2167    001C00              #define AESKL_2                         
                                (0x0008)        /* AES256. The key size is 256
                                bit */
   2168    001C00              #define AESKL_2_L                       
                                (0x0008)
   2169    001C00              #define AESKL__128                      
                                (0x0000)        /* AES128. The key size is 128
                                bit */
   2170    001C00              #define AESKL__192                      
                                (0x0004)        /* AES192. The key size is 192
                                bit. */
   2171    001C00              #define AESKL__192_L                    
                                (0x0004)
   2172    001C00              #define AESKL__256                      
                                (0x0008)        /* AES256. The key size is 256
                                bit */
   2173    001C00              #define AESKL__256_L                    
                                (0x0008)
   2174    001C00              #define AESCM                           
                                (0x0060)        /* AES cipher mode select
                                */
   2175    001C00              #define AESCM_L                         
                                (0x0060)
   2176    001C00              #define AESCM0                          
                                (0x0020)        /* AES cipher mode select
                                */
   2177    001C00              #define AESCM0_L                        
                                (0x0020)
   2178    001C00              #define AESCM1                          
                                (0x0040)        /* AES cipher mode select
                                */
   2179    001C00              #define AESCM1_L                        
                                (0x0040)
   2180    001C00              #define AESCM_0                         
                                (0x0000)        /* ECB */
   2181    001C00              #define AESCM_1                         
                                (0x0020)        /* CBC */
   2182    001C00              #define AESCM_1_L                       
                                (0x0020)
   2183    001C00              #define AESCM_2                         
                                (0x0040)        /* OFB */
   2184    001C00              #define AESCM_2_L                       
                                (0x0040)
   2185    001C00              #define AESCM_3                         
                                (0x0060)        /* CFB */
   2186    001C00              #define AESCM_3_L                       
                                (0x0060)
   2187    001C00              #define AESCM__ECB                      
                                (0x0000)        /* ECB */
   2188    001C00              #define AESCM__CBC                      
                                (0x0020)        /* CBC */
   2189    001C00              #define AESCM__CBC_L                    
                                (0x0020)
   2190    001C00              #define AESCM__OFB                      
                                (0x0040)        /* OFB */
   2191    001C00              #define AESCM__OFB_L                    
                                (0x0040)
   2192    001C00              #define AESCM__CFB                      
                                (0x0060)        /* CFB */
   2193    001C00              #define AESCM__CFB_L                    
                                (0x0060)
   2194    001C00              #define AESSWRST                        
                                (0x0080)        /* AES software reset
                                */
   2195    001C00              #define AESSWRST_L                      
                                (0x0080)
   2196    001C00              #define AESSWRST_0                      
                                (0x0000)        /* No reset */
   2197    001C00              #define AESSWRST_1                      
                                (0x0080)        /* Reset AES accelerator module
                                */
   2198    001C00              #define AESSWRST_1_L                    
                                (0x0080)
   2199    001C00              #define AESSWRST__RESET                 
                                (0x0080)        /* Reset AES accelerator module
                                */
   2200    001C00              #define AESSWRST__RESET_L               
                                (0x0080)
   2201    001C00              #define AESRDYIFG                       
                                (0x0100)        /* AES ready interrupt flag
                                */
   2202    001C00              #define AESRDYIFG_H                     
                                (0x0001)
   2203    001C00              #define AESRDYIFG_0                     
                                (0x0000)        /* No interrupt pending
                                */
   2204    001C00              #define AESRDYIFG_1                     
                                (0x0100)        /* Interrupt pending */
   2205    001C00              #define AESRDYIFG_1_H                   
                                (0x0001)
   2206    001C00              #define AESERRFG                        
                                (0x0800)        /* AES error flag */
   2207    001C00              #define AESERRFG_H                      
                                (0x0008)
   2208    001C00              #define AESERRFG_0                      
                                (0x0000)        /* No error */
   2209    001C00              #define AESERRFG_1                      
                                (0x0800)        /* Error occurred */
   2210    001C00              #define AESERRFG_1_H                    
                                (0x0008)
   2211    001C00              #define AESRDYIE                        
                                (0x1000)        /* AES ready interrupt enable
                                */
   2212    001C00              #define AESRDYIE_H                      
                                (0x0010)
   2213    001C00              #define AESRDYIE_0                      
                                (0x0000)        /* Interrupt disabled
                                */
   2214    001C00              #define AESRDYIE_1                      
                                (0x1000)        /* Interrupt enabled */
   2215    001C00              #define AESRDYIE_1_H                    
                                (0x0010)
   2216    001C00              #define AESRDYIE__DISABLE               
                                (0x0000)        /* Interrupt disabled
                                */
   2217    001C00              #define AESRDYIE__ENABLE                
                                (0x1000)        /* Interrupt enabled */
   2218    001C00              #define AESRDYIE__ENABLE_H              
                                (0x0010)
   2219    001C00              #define AESCMEN                         
                                (0x8000)        /* AES cipher mode enable
                                */
   2220    001C00              #define AESCMEN_H                       
                                (0x0080)
   2221    001C00              #define AESCMEN_0                       
                                (0x0000)        /* No DMA triggers are
                                generated */
   2222    001C00              #define AESCMEN_1                       
                                (0x8000)        /* DMA ciphermode support
                                operation is enabled and the 
   2223    001C00                                                              
                                           corresponding DMA triggers are
                                generated */
   2224    001C00              #define AESCMEN_1_H                     
                                (0x0080)
   2225    001C00              #define AESCMEN__DISABLE                
                                (0x0000)        /* No DMA triggers are
                                generated */
   2226    001C00              #define AESCMEN__ENABLE                 
                                (0x8000)        /* DMA ciphermode support
                                operation is enabled and the 
   2227    001C00                                                              
                                           corresponding DMA triggers are
                                generated */
   2228    001C00              #define AESCMEN__ENABLE_H               
                                (0x0080)
   2229    001C00              
   2230    001C00              /* AESACTL1 Control Bits */
   2231    001C00              #define AESBLKCNT                       
                                (0x00ff)        /* Cipher Block Counter
                                */
   2232    001C00              #define AESBLKCNT_L                     
                                (0x00ff)
   2233    001C00              #define AESBLKCNT0                      
                                (0x0001)        /* Cipher Block Counter
                                */
   2234    001C00              #define AESBLKCNT0_L                    
                                (0x0001)
   2235    001C00              #define AESBLKCNT1                      
                                (0x0002)        /* Cipher Block Counter
                                */
   2236    001C00              #define AESBLKCNT1_L                    
                                (0x0002)
   2237    001C00              #define AESBLKCNT2                      
                                (0x0004)        /* Cipher Block Counter
                                */
   2238    001C00              #define AESBLKCNT2_L                    
                                (0x0004)
   2239    001C00              #define AESBLKCNT3                      
                                (0x0008)        /* Cipher Block Counter
                                */
   2240    001C00              #define AESBLKCNT3_L                    
                                (0x0008)
   2241    001C00              #define AESBLKCNT4                      
                                (0x0010)        /* Cipher Block Counter
                                */
   2242    001C00              #define AESBLKCNT4_L                    
                                (0x0010)
   2243    001C00              #define AESBLKCNT5                      
                                (0x0020)        /* Cipher Block Counter
                                */
   2244    001C00              #define AESBLKCNT5_L                    
                                (0x0020)
   2245    001C00              #define AESBLKCNT6                      
                                (0x0040)        /* Cipher Block Counter
                                */
   2246    001C00              #define AESBLKCNT6_L                    
                                (0x0040)
   2247    001C00              #define AESBLKCNT7                      
                                (0x0080)        /* Cipher Block Counter
                                */
   2248    001C00              #define AESBLKCNT7_L                    
                                (0x0080)
   2249    001C00              
   2250    001C00              /* AESASTAT Control Bits */
   2251    001C00              #define AESBUSY                         
                                (0x0001)        /* AES accelerator module busy
                                */
   2252    001C00              #define AESBUSY_L                       
                                (0x0001)
   2253    001C00              #define AESBUSY_0                       
                                (0x0000)        /* Not busy */
   2254    001C00              #define AESBUSY_1                       
                                (0x0001)        /* Busy */
   2255    001C00              #define AESBUSY_1_L                     
                                (0x0001)
   2256    001C00              #define AESBUSY__IDLE                   
                                (0x0000)        /* Not busy */
   2257    001C00              #define AESBUSY__BUSY                   
                                (0x0001)        /* Busy */
   2258    001C00              #define AESBUSY__BUSY_L                 
                                (0x0001)
   2259    001C00              #define AESKEYWR                        
                                (0x0002)        /* All 16 bytes written to
                                AESAKEY */
   2260    001C00              #define AESKEYWR_L                      
                                (0x0002)
   2261    001C00              #define AESKEYWR_0                      
                                (0x0000)        /* Not all bytes written
                                */
   2262    001C00              #define AESKEYWR_1                      
                                (0x0002)        /* All bytes written */
   2263    001C00              #define AESKEYWR_1_L                    
                                (0x0002)
   2264    001C00              #define AESDINWR                        
                                (0x0004)        /* All 16 bytes written to
                                AESADIN, AESAXDIN or AESAXIN */
   2265    001C00              #define AESDINWR_L                      
                                (0x0004)
   2266    001C00              #define AESDINWR_0                      
                                (0x0000)        /* Not all bytes written
                                */
   2267    001C00              #define AESDINWR_1                      
                                (0x0004)        /* All bytes written */
   2268    001C00              #define AESDINWR_1_L                    
                                (0x0004)
   2269    001C00              #define AESDOUTRD                       
                                (0x0008)        /* All 16 bytes read from
                                AESADOUT */
   2270    001C00              #define AESDOUTRD_L                     
                                (0x0008)
   2271    001C00              #define AESDOUTRD_0                     
                                (0x0000)        /* Not all bytes read
                                */
   2272    001C00              #define AESDOUTRD_1                     
                                (0x0008)        /* All bytes read */
   2273    001C00              #define AESDOUTRD_1_L                   
                                (0x0008)
   2274    001C00              #define AESKEYCNT                       
                                (0x00f0)        /* Bytes written via AESAKEY
                                for AESKL=00, half-words written via
   2275    001C00                                                              
                                           AESAKEY */
   2276    001C00              #define AESKEYCNT_L                     
                                (0x00f0)
   2277    001C00              #define AESKEYCNT0                      
                                (0x0010)        /* Bytes written via AESAKEY
                                for AESKL=00, half-words written via
   2278    001C00                                                              
                                           AESAKEY */
   2279    001C00              #define AESKEYCNT0_L                    
                                (0x0010)
   2280    001C00              #define AESKEYCNT1                      
                                (0x0020)        /* Bytes written via AESAKEY
                                for AESKL=00, half-words written via
   2281    001C00                                                              
                                           AESAKEY */
   2282    001C00              #define AESKEYCNT1_L                    
                                (0x0020)
   2283    001C00              #define AESKEYCNT2                      
                                (0x0040)        /* Bytes written via AESAKEY
                                for AESKL=00, half-words written via
   2284    001C00                                                              
                                           AESAKEY */
   2285    001C00              #define AESKEYCNT2_L                    
                                (0x0040)
   2286    001C00              #define AESKEYCNT3                      
                                (0x0080)        /* Bytes written via AESAKEY
                                for AESKL=00, half-words written via
   2287    001C00                                                              
                                           AESAKEY */
   2288    001C00              #define AESKEYCNT3_L                    
                                (0x0080)
   2289    001C00              #define AESDINCNT                       
                                (0x0f00)        /* Bytes written via AESADIN,
                                AESAXDIN or AESAXIN */
   2290    001C00              #define AESDINCNT_H                     
                                (0x000f)
   2291    001C00              #define AESDINCNT0                      
                                (0x0100)        /* Bytes written via AESADIN,
                                AESAXDIN or AESAXIN */
   2292    001C00              #define AESDINCNT0_H                    
                                (0x0001)
   2293    001C00              #define AESDINCNT1                      
                                (0x0200)        /* Bytes written via AESADIN,
                                AESAXDIN or AESAXIN */
   2294    001C00              #define AESDINCNT1_H                    
                                (0x0002)
   2295    001C00              #define AESDINCNT2                      
                                (0x0400)        /* Bytes written via AESADIN,
                                AESAXDIN or AESAXIN */
   2296    001C00              #define AESDINCNT2_H                    
                                (0x0004)
   2297    001C00              #define AESDINCNT3                      
                                (0x0800)        /* Bytes written via AESADIN,
                                AESAXDIN or AESAXIN */
   2298    001C00              #define AESDINCNT3_H                    
                                (0x0008)
   2299    001C00              #define AESDOUTCNT                      
                                (0xf000)        /* Bytes read via AESADOUT
                                */
   2300    001C00              #define AESDOUTCNT_H                    
                                (0x00f0)
   2301    001C00              #define AESDOUTCNT0                     
                                (0x1000)        /* Bytes read via AESADOUT
                                */
   2302    001C00              #define AESDOUTCNT0_H                   
                                (0x0010)
   2303    001C00              #define AESDOUTCNT1                     
                                (0x2000)        /* Bytes read via AESADOUT
                                */
   2304    001C00              #define AESDOUTCNT1_H                   
                                (0x0020)
   2305    001C00              #define AESDOUTCNT2                     
                                (0x4000)        /* Bytes read via AESADOUT
                                */
   2306    001C00              #define AESDOUTCNT2_H                   
                                (0x0040)
   2307    001C00              #define AESDOUTCNT3                     
                                (0x8000)        /* Bytes read via AESADOUT
                                */
   2308    001C00              #define AESDOUTCNT3_H                   
                                (0x0080)
   2309    001C00              
   2310    001C00              /* AESAKEY Control Bits */
   2311    001C00              #define AESKEY0                         
                                (0x00ff)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2312    001C00              #define AESKEY0_L                       
                                (0x00ff)
   2313    001C00              #define AESKEY00                        
                                (0x0001)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2314    001C00              #define AESKEY00_L                      
                                (0x0001)
   2315    001C00              #define AESKEY01                        
                                (0x0002)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2316    001C00              #define AESKEY01_L                      
                                (0x0002)
   2317    001C00              #define AESKEY02                        
                                (0x0004)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2318    001C00              #define AESKEY02_L                      
                                (0x0004)
   2319    001C00              #define AESKEY03                        
                                (0x0008)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2320    001C00              #define AESKEY03_L                      
                                (0x0008)
   2321    001C00              #define AESKEY04                        
                                (0x0010)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2322    001C00              #define AESKEY04_L                      
                                (0x0010)
   2323    001C00              #define AESKEY05                        
                                (0x0020)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2324    001C00              #define AESKEY05_L                      
                                (0x0020)
   2325    001C00              #define AESKEY06                        
                                (0x0040)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2326    001C00              #define AESKEY06_L                      
                                (0x0040)
   2327    001C00              #define AESKEY07                        
                                (0x0080)        /* AES key byte n when AESAKEY
                                is written as half-word */
   2328    001C00              #define AESKEY07_L                      
                                (0x0080)
   2329    001C00              #define AESKEY1                         
                                (0xff00)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2330    001C00              #define AESKEY1_H                       
                                (0x00ff)
   2331    001C00              #define AESKEY10                        
                                (0x0100)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2332    001C00              #define AESKEY10_H                      
                                (0x0001)
   2333    001C00              #define AESKEY11                        
                                (0x0200)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2334    001C00              #define AESKEY11_H                      
                                (0x0002)
   2335    001C00              #define AESKEY12                        
                                (0x0400)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2336    001C00              #define AESKEY12_H                      
                                (0x0004)
   2337    001C00              #define AESKEY13                        
                                (0x0800)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2338    001C00              #define AESKEY13_H                      
                                (0x0008)
   2339    001C00              #define AESKEY14                        
                                (0x1000)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2340    001C00              #define AESKEY14_H                      
                                (0x0010)
   2341    001C00              #define AESKEY15                        
                                (0x2000)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2342    001C00              #define AESKEY15_H                      
                                (0x0020)
   2343    001C00              #define AESKEY16                        
                                (0x4000)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2344    001C00              #define AESKEY16_H                      
                                (0x0040)
   2345    001C00              #define AESKEY17                        
                                (0x8000)        /* AES key byte n+1 when
                                AESAKEY is written as half-word */
   2346    001C00              #define AESKEY17_H                      
                                (0x0080)
   2347    001C00              
   2348    001C00              /* AESADIN Control Bits */
   2349    001C00              #define AESDIN0                         
                                (0x00ff)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2350    001C00              #define AESDIN0_L                       
                                (0x00ff)
   2351    001C00              #define AESDIN00                        
                                (0x0001)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2352    001C00              #define AESDIN00_L                      
                                (0x0001)
   2353    001C00              #define AESDIN01                        
                                (0x0002)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2354    001C00              #define AESDIN01_L                      
                                (0x0002)
   2355    001C00              #define AESDIN02                        
                                (0x0004)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2356    001C00              #define AESDIN02_L                      
                                (0x0004)
   2357    001C00              #define AESDIN03                        
                                (0x0008)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2358    001C00              #define AESDIN03_L                      
                                (0x0008)
   2359    001C00              #define AESDIN04                        
                                (0x0010)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2360    001C00              #define AESDIN04_L                      
                                (0x0010)
   2361    001C00              #define AESDIN05                        
                                (0x0020)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2362    001C00              #define AESDIN05_L                      
                                (0x0020)
   2363    001C00              #define AESDIN06                        
                                (0x0040)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2364    001C00              #define AESDIN06_L                      
                                (0x0040)
   2365    001C00              #define AESDIN07                        
                                (0x0080)        /* AES data in byte n when
                                AESADIN is written as half-word */
   2366    001C00              #define AESDIN07_L                      
                                (0x0080)
   2367    001C00              #define AESDIN1                         
                                (0xff00)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2368    001C00              #define AESDIN1_H                       
                                (0x00ff)
   2369    001C00              #define AESDIN10                        
                                (0x0100)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2370    001C00              #define AESDIN10_H                      
                                (0x0001)
   2371    001C00              #define AESDIN11                        
                                (0x0200)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2372    001C00              #define AESDIN11_H                      
                                (0x0002)
   2373    001C00              #define AESDIN12                        
                                (0x0400)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2374    001C00              #define AESDIN12_H                      
                                (0x0004)
   2375    001C00              #define AESDIN13                        
                                (0x0800)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2376    001C00              #define AESDIN13_H                      
                                (0x0008)
   2377    001C00              #define AESDIN14                        
                                (0x1000)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2378    001C00              #define AESDIN14_H                      
                                (0x0010)
   2379    001C00              #define AESDIN15                        
                                (0x2000)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2380    001C00              #define AESDIN15_H                      
                                (0x0020)
   2381    001C00              #define AESDIN16                        
                                (0x4000)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2382    001C00              #define AESDIN16_H                      
                                (0x0040)
   2383    001C00              #define AESDIN17                        
                                (0x8000)        /* AES data in byte n+1 when
                                AESADIN is written as half-word */
   2384    001C00              #define AESDIN17_H                      
                                (0x0080)
   2385    001C00              
   2386    001C00              /* AESADOUT Control Bits */
   2387    001C00              #define AESDOUT0                        
                                (0x00ff)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2388    001C00              #define AESDOUT0_L                      
                                (0x00ff)
   2389    001C00              #define AESDOUT00                       
                                (0x0001)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2390    001C00              #define AESDOUT00_L                     
                                (0x0001)
   2391    001C00              #define AESDOUT01                       
                                (0x0002)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2392    001C00              #define AESDOUT01_L                     
                                (0x0002)
   2393    001C00              #define AESDOUT02                       
                                (0x0004)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2394    001C00              #define AESDOUT02_L                     
                                (0x0004)
   2395    001C00              #define AESDOUT03                       
                                (0x0008)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2396    001C00              #define AESDOUT03_L                     
                                (0x0008)
   2397    001C00              #define AESDOUT04                       
                                (0x0010)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2398    001C00              #define AESDOUT04_L                     
                                (0x0010)
   2399    001C00              #define AESDOUT05                       
                                (0x0020)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2400    001C00              #define AESDOUT05_L                     
                                (0x0020)
   2401    001C00              #define AESDOUT06                       
                                (0x0040)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2402    001C00              #define AESDOUT06_L                     
                                (0x0040)
   2403    001C00              #define AESDOUT07                       
                                (0x0080)        /* AES data out byte n when
                                AESADOUT is read as half-word */
   2404    001C00              #define AESDOUT07_L                     
                                (0x0080)
   2405    001C00              #define AESDOUT1                        
                                (0xff00)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2406    001C00              #define AESDOUT1_H                      
                                (0x00ff)
   2407    001C00              #define AESDOUT10                       
                                (0x0100)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2408    001C00              #define AESDOUT10_H                     
                                (0x0001)
   2409    001C00              #define AESDOUT11                       
                                (0x0200)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2410    001C00              #define AESDOUT11_H                     
                                (0x0002)
   2411    001C00              #define AESDOUT12                       
                                (0x0400)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2412    001C00              #define AESDOUT12_H                     
                                (0x0004)
   2413    001C00              #define AESDOUT13                       
                                (0x0800)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2414    001C00              #define AESDOUT13_H                     
                                (0x0008)
   2415    001C00              #define AESDOUT14                       
                                (0x1000)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2416    001C00              #define AESDOUT14_H                     
                                (0x0010)
   2417    001C00              #define AESDOUT15                       
                                (0x2000)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2418    001C00              #define AESDOUT15_H                     
                                (0x0020)
   2419    001C00              #define AESDOUT16                       
                                (0x4000)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2420    001C00              #define AESDOUT16_H                     
                                (0x0040)
   2421    001C00              #define AESDOUT17                       
                                (0x8000)        /* AES data out byte n+1 when
                                AESADOUT is read as half-word */
   2422    001C00              #define AESDOUT17_H                     
                                (0x0080)
   2423    001C00              
   2424    001C00              /* AESAXDIN Control Bits */
   2425    001C00              #define AESXDIN0                        
                                (0x00ff)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2426    001C00              #define AESXDIN0_L                      
                                (0x00ff)
   2427    001C00              #define AESXDIN00                       
                                (0x0001)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2428    001C00              #define AESXDIN00_L                     
                                (0x0001)
   2429    001C00              #define AESXDIN01                       
                                (0x0002)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2430    001C00              #define AESXDIN01_L                     
                                (0x0002)
   2431    001C00              #define AESXDIN02                       
                                (0x0004)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2432    001C00              #define AESXDIN02_L                     
                                (0x0004)
   2433    001C00              #define AESXDIN03                       
                                (0x0008)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2434    001C00              #define AESXDIN03_L                     
                                (0x0008)
   2435    001C00              #define AESXDIN04                       
                                (0x0010)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2436    001C00              #define AESXDIN04_L                     
                                (0x0010)
   2437    001C00              #define AESXDIN05                       
                                (0x0020)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2438    001C00              #define AESXDIN05_L                     
                                (0x0020)
   2439    001C00              #define AESXDIN06                       
                                (0x0040)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2440    001C00              #define AESXDIN06_L                     
                                (0x0040)
   2441    001C00              #define AESXDIN07                       
                                (0x0080)        /* AES data in byte n when
                                AESAXDIN is written as half-word */
   2442    001C00              #define AESXDIN07_L                     
                                (0x0080)
   2443    001C00              #define AESXDIN1                        
                                (0xff00)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2444    001C00              #define AESXDIN1_H                      
                                (0x00ff)
   2445    001C00              #define AESXDIN10                       
                                (0x0100)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2446    001C00              #define AESXDIN10_H                     
                                (0x0001)
   2447    001C00              #define AESXDIN11                       
                                (0x0200)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2448    001C00              #define AESXDIN11_H                     
                                (0x0002)
   2449    001C00              #define AESXDIN12                       
                                (0x0400)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2450    001C00              #define AESXDIN12_H                     
                                (0x0004)
   2451    001C00              #define AESXDIN13                       
                                (0x0800)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2452    001C00              #define AESXDIN13_H                     
                                (0x0008)
   2453    001C00              #define AESXDIN14                       
                                (0x1000)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2454    001C00              #define AESXDIN14_H                     
                                (0x0010)
   2455    001C00              #define AESXDIN15                       
                                (0x2000)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2456    001C00              #define AESXDIN15_H                     
                                (0x0020)
   2457    001C00              #define AESXDIN16                       
                                (0x4000)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2458    001C00              #define AESXDIN16_H                     
                                (0x0040)
   2459    001C00              #define AESXDIN17                       
                                (0x8000)        /* AES data in byte n+1 when
                                AESAXDIN is written as half-word */
   2460    001C00              #define AESXDIN17_H                     
                                (0x0080)
   2461    001C00              
   2462    001C00              /* AESAXIN Control Bits */
   2463    001C00              #define AESXIN0                         
                                (0x00ff)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2464    001C00              #define AESXIN0_L                       
                                (0x00ff)
   2465    001C00              #define AESXIN00                        
                                (0x0001)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2466    001C00              #define AESXIN00_L                      
                                (0x0001)
   2467    001C00              #define AESXIN01                        
                                (0x0002)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2468    001C00              #define AESXIN01_L                      
                                (0x0002)
   2469    001C00              #define AESXIN02                        
                                (0x0004)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2470    001C00              #define AESXIN02_L                      
                                (0x0004)
   2471    001C00              #define AESXIN03                        
                                (0x0008)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2472    001C00              #define AESXIN03_L                      
                                (0x0008)
   2473    001C00              #define AESXIN04                        
                                (0x0010)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2474    001C00              #define AESXIN04_L                      
                                (0x0010)
   2475    001C00              #define AESXIN05                        
                                (0x0020)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2476    001C00              #define AESXIN05_L                      
                                (0x0020)
   2477    001C00              #define AESXIN06                        
                                (0x0040)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2478    001C00              #define AESXIN06_L                      
                                (0x0040)
   2479    001C00              #define AESXIN07                        
                                (0x0080)        /* AES data in byte n when
                                AESAXIN is written as half-word */
   2480    001C00              #define AESXIN07_L                      
                                (0x0080)
   2481    001C00              #define AESXIN1                         
                                (0xff00)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2482    001C00              #define AESXIN1_H                       
                                (0x00ff)
   2483    001C00              #define AESXIN10                        
                                (0x0100)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2484    001C00              #define AESXIN10_H                      
                                (0x0001)
   2485    001C00              #define AESXIN11                        
                                (0x0200)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2486    001C00              #define AESXIN11_H                      
                                (0x0002)
   2487    001C00              #define AESXIN12                        
                                (0x0400)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2488    001C00              #define AESXIN12_H                      
                                (0x0004)
   2489    001C00              #define AESXIN13                        
                                (0x0800)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2490    001C00              #define AESXIN13_H                      
                                (0x0008)
   2491    001C00              #define AESXIN14                        
                                (0x1000)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2492    001C00              #define AESXIN14_H                      
                                (0x0010)
   2493    001C00              #define AESXIN15                        
                                (0x2000)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2494    001C00              #define AESXIN15_H                      
                                (0x0020)
   2495    001C00              #define AESXIN16                        
                                (0x4000)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2496    001C00              #define AESXIN16_H                      
                                (0x0040)
   2497    001C00              #define AESXIN17                        
                                (0x8000)        /* AES data in byte n+1 when
                                AESAXIN is written as half-word */
   2498    001C00              #define AESXIN17_H                      
                                (0x0080)
   2499    001C00              
   2500    001C00              
   2501    001C00              /***********************************************
                               ******************************
   2502    001C00               CAPTIO0 Registers
   2503    001C00              ************************************************
                               *****************************/
   2504    001C00              
   2505    001C00              #define __MSP430_HAS_CAPTIO0__                /*
                                Definition to show that module is available
                                */
   2506    001C00              #ifndef __MSP430_HAS_CAPTIOx__
   2507    001C00              #define __MSP430_HAS_CAPTIOx__
   2508    001C00              #endif
   2509    001C00              #define __MSP430_BASEADDRESS_CAPTIO0__
                                0x0430
   2510    001C00              #define CAPTIO0_BASE           __MSP430_BASEADDR
                               ESS_CAPTIO0__
   2511    001C00              
   2512    001C00              #define  CAPTIO0CTL_                    
                                (0x43Eu)        /* Capacitive Touch IO x
                                Control Register */
   2513    001C00              DEFCW(   CAPTIO0CTL          , CAPTIO0CTL_)
   2513.1  001C00              sfrb CAPTIO0CTL_L = (0x43Eu);
   2513.2  001C00              sfrb CAPTIO0CTL_H = (0x43Eu)+1;
   2513.3  001C00              sfrw CAPTIO0CTL   = (0x43Eu);
   2513.4  001C00                    endm
   2514    001C00              
   2515    001C00              /* CAPTIO0 Register Offsets */
   2516    001C00              #define OFS_CAPTIO0CTL                  
                                (0x000Eu)
   2517    001C00              #define OFS_CAPTIO0CTL_L                
                                OFS_CAPTIO0CTL
   2518    001C00              #define OFS_CAPTIO0CTL_H                
                                OFS_CAPTIO0CTL+1
   2519    001C00              
   2520    001C00              /* CAPTIO0 Control Bits */
   2521    001C00              
   2522    001C00              /* CAPTIO0CTL Control Bits */
   2523    001C00              #define CAPTIOPISEL0                    
                                (0x0002)        /* CAPTIOPISEL Bit 0 */
   2524    001C00              #define CAPTIOPISEL0_L                  
                                (0x0002)
   2525    001C00              #define CAPTIOPISEL1                    
                                (0x0004)        /* CAPTIOPISEL Bit 1 */
   2526    001C00              #define CAPTIOPISEL1_L                  
                                (0x0004)
   2527    001C00              #define CAPTIOPISEL2                    
                                (0x0008)        /* CAPTIOPISEL Bit 2 */
   2528    001C00              #define CAPTIOPISEL2_L                  
                                (0x0008)
   2529    001C00              #define CAPTIOPISEL                     
                                (0x000e)        /* Capacitive Touch IO pin
                                select */
   2530    001C00              #define CAPTIOPISEL_L                   
                                (0x000e)
   2531    001C00              #define CAPTIOPISEL_0                   
                                (0x0000)        /* Px.0 */
   2532    001C00              #define CAPTIOPISEL_1                   
                                (0x0002)        /* Px.1 */
   2533    001C00              #define CAPTIOPISEL_1_L                 
                                (0x0002)
   2534    001C00              #define CAPTIOPISEL_2                   
                                (0x0004)        /* Px.2 */
   2535    001C00              #define CAPTIOPISEL_2_L                 
                                (0x0004)
   2536    001C00              #define CAPTIOPISEL_3                   
                                (0x0006)        /* Px.3 */
   2537    001C00              #define CAPTIOPISEL_3_L                 
                                (0x0006)
   2538    001C00              #define CAPTIOPISEL_4                   
                                (0x0008)        /* Px.4 */
   2539    001C00              #define CAPTIOPISEL_4_L                 
                                (0x0008)
   2540    001C00              #define CAPTIOPISEL_5                   
                                (0x000a)        /* Px.5 */
   2541    001C00              #define CAPTIOPISEL_5_L                 
                                (0x000a)
   2542    001C00              #define CAPTIOPISEL_6                   
                                (0x000c)        /* Px.6 */
   2543    001C00              #define CAPTIOPISEL_6_L                 
                                (0x000c)
   2544    001C00              #define CAPTIOPISEL_7                   
                                (0x000e)        /* Px.7 */
   2545    001C00              #define CAPTIOPISEL_7_L                 
                                (0x000e)
   2546    001C00              #define CAPTIOPOSEL0                    
                                (0x0010)        /* CAPTIOPOSEL Bit 0 */
   2547    001C00              #define CAPTIOPOSEL0_L                  
                                (0x0010)
   2548    001C00              #define CAPTIOPOSEL1                    
                                (0x0020)        /* CAPTIOPOSEL Bit 1 */
   2549    001C00              #define CAPTIOPOSEL1_L                  
                                (0x0020)
   2550    001C00              #define CAPTIOPOSEL2                    
                                (0x0040)        /* CAPTIOPOSEL Bit 2 */
   2551    001C00              #define CAPTIOPOSEL2_L                  
                                (0x0040)
   2552    001C00              #define CAPTIOPOSEL3                    
                                (0x0080)        /* CAPTIOPOSEL Bit 3 */
   2553    001C00              #define CAPTIOPOSEL3_L                  
                                (0x0080)
   2554    001C00              #define CAPTIOPOSEL                     
                                (0x00f0)        /* Capacitive Touch IO port
                                select */
   2555    001C00              #define CAPTIOPOSEL_L                   
                                (0x00f0)
   2556    001C00              #define CAPTIOPOSEL_0                   
                                (0x0000)        /* Px = PJ */
   2557    001C00              #define CAPTIOPOSEL_1                   
                                (0x0010)        /* Px = P1 */
   2558    001C00              #define CAPTIOPOSEL_1_L                 
                                (0x0010)
   2559    001C00              #define CAPTIOPOSEL_2                   
                                (0x0020)        /* Px = P2 */
   2560    001C00              #define CAPTIOPOSEL_2_L                 
                                (0x0020)
   2561    001C00              #define CAPTIOPOSEL_3                   
                                (0x0030)        /* Px = P3 */
   2562    001C00              #define CAPTIOPOSEL_3_L                 
                                (0x0030)
   2563    001C00              #define CAPTIOPOSEL_4                   
                                (0x0040)        /* Px = P4 */
   2564    001C00              #define CAPTIOPOSEL_4_L                 
                                (0x0040)
   2565    001C00              #define CAPTIOPOSEL_5                   
                                (0x0050)        /* Px = P5 */
   2566    001C00              #define CAPTIOPOSEL_5_L                 
                                (0x0050)
   2567    001C00              #define CAPTIOPOSEL_6                   
                                (0x0060)        /* Px = P6 */
   2568    001C00              #define CAPTIOPOSEL_6_L                 
                                (0x0060)
   2569    001C00              #define CAPTIOPOSEL_7                   
                                (0x0070)        /* Px = P7 */
   2570    001C00              #define CAPTIOPOSEL_7_L                 
                                (0x0070)
   2571    001C00              #define CAPTIOPOSEL_8                   
                                (0x0080)        /* Px = P8 */
   2572    001C00              #define CAPTIOPOSEL_8_L                 
                                (0x0080)
   2573    001C00              #define CAPTIOPOSEL_9                   
                                (0x0090)        /* Px = P9 */
   2574    001C00              #define CAPTIOPOSEL_9_L                 
                                (0x0090)
   2575    001C00              #define CAPTIOPOSEL_10                  
                                (0x00a0)        /* Px = P10 */
   2576    001C00              #define CAPTIOPOSEL_10_L                
                                (0x00a0)
   2577    001C00              #define CAPTIOPOSEL_11                  
                                (0x00b0)        /* Px = P11 */
   2578    001C00              #define CAPTIOPOSEL_11_L                
                                (0x00b0)
   2579    001C00              #define CAPTIOPOSEL_12                  
                                (0x00c0)        /* Px = P12 */
   2580    001C00              #define CAPTIOPOSEL_12_L                
                                (0x00c0)
   2581    001C00              #define CAPTIOPOSEL_13                  
                                (0x00d0)        /* Px = P13 */
   2582    001C00              #define CAPTIOPOSEL_13_L                
                                (0x00d0)
   2583    001C00              #define CAPTIOPOSEL_14                  
                                (0x00e0)        /* Px = P14 */
   2584    001C00              #define CAPTIOPOSEL_14_L                
                                (0x00e0)
   2585    001C00              #define CAPTIOPOSEL_15                  
                                (0x00f0)        /* Px = P15 */
   2586    001C00              #define CAPTIOPOSEL_15_L                
                                (0x00f0)
   2587    001C00              #define CAPTIOPOSEL__PJ                 
                                (0x0000)        /* Px = PJ */
   2588    001C00              #define CAPTIOPOSEL__P1                 
                                (0x0010)        /* Px = P1 */
   2589    001C00              #define CAPTIOPOSEL__P1_L               
                                (0x0010)
   2590    001C00              #define CAPTIOPOSEL__P2                 
                                (0x0020)        /* Px = P2 */
   2591    001C00              #define CAPTIOPOSEL__P2_L               
                                (0x0020)
   2592    001C00              #define CAPTIOPOSEL__P3                 
                                (0x0030)        /* Px = P3 */
   2593    001C00              #define CAPTIOPOSEL__P3_L               
                                (0x0030)
   2594    001C00              #define CAPTIOPOSEL__P4                 
                                (0x0040)        /* Px = P4 */
   2595    001C00              #define CAPTIOPOSEL__P4_L               
                                (0x0040)
   2596    001C00              #define CAPTIOPOSEL__P5                 
                                (0x0050)        /* Px = P5 */
   2597    001C00              #define CAPTIOPOSEL__P5_L               
                                (0x0050)
   2598    001C00              #define CAPTIOPOSEL__P6                 
                                (0x0060)        /* Px = P6 */
   2599    001C00              #define CAPTIOPOSEL__P6_L               
                                (0x0060)
   2600    001C00              #define CAPTIOPOSEL__P7                 
                                (0x0070)        /* Px = P7 */
   2601    001C00              #define CAPTIOPOSEL__P7_L               
                                (0x0070)
   2602    001C00              #define CAPTIOPOSEL__P8                 
                                (0x0080)        /* Px = P8 */
   2603    001C00              #define CAPTIOPOSEL__P8_L               
                                (0x0080)
   2604    001C00              #define CAPTIOPOSEL__P9                 
                                (0x0090)        /* Px = P9 */
   2605    001C00              #define CAPTIOPOSEL__P9_L               
                                (0x0090)
   2606    001C00              #define CAPTIOPOSEL__P10                
                                (0x00a0)        /* Px = P10 */
   2607    001C00              #define CAPTIOPOSEL__P10_L              
                                (0x00a0)
   2608    001C00              #define CAPTIOPOSEL__P11                
                                (0x00b0)        /* Px = P11 */
   2609    001C00              #define CAPTIOPOSEL__P11_L              
                                (0x00b0)
   2610    001C00              #define CAPTIOPOSEL__P12                
                                (0x00c0)        /* Px = P12 */
   2611    001C00              #define CAPTIOPOSEL__P12_L              
                                (0x00c0)
   2612    001C00              #define CAPTIOPOSEL__P13                
                                (0x00d0)        /* Px = P13 */
   2613    001C00              #define CAPTIOPOSEL__P13_L              
                                (0x00d0)
   2614    001C00              #define CAPTIOPOSEL__P14                
                                (0x00e0)        /* Px = P14 */
   2615    001C00              #define CAPTIOPOSEL__P14_L              
                                (0x00e0)
   2616    001C00              #define CAPTIOPOSEL__P15                
                                (0x00f0)        /* Px = P15 */
   2617    001C00              #define CAPTIOPOSEL__P15_L              
                                (0x00f0)
   2618    001C00              #define CAPTIOEN                        
                                (0x0100)        /* Capacitive Touch IO enable
                                */
   2619    001C00              #define CAPTIOEN_H                      
                                (0x0001)
   2620    001C00              #define CAPTIOEN_0                      
                                (0x0000)        /* All Capacitive Touch IOs are
                                disabled. Signal towards timers 
   2621    001C00                                                              
                                           is 0. */
   2622    001C00              #define CAPTIOEN_1                      
                                (0x0100)        /* Selected Capacitive Touch IO
                                is enabled */
   2623    001C00              #define CAPTIOEN_1_H                    
                                (0x0001)
   2624    001C00              #define CAPTIOEN__OFF                   
                                (0x0000)        /* All Capacitive Touch IOs are
                                disabled. Signal towards timers 
   2625    001C00                                                              
                                           is 0. */
   2626    001C00              #define CAPTIOEN__ON                    
                                (0x0100)        /* Selected Capacitive Touch IO
                                is enabled */
   2627    001C00              #define CAPTIOEN__ON_H                  
                                (0x0001)
   2628    001C00              #define CAPTIO                          
                                (0x0200)        /* Capacitive Touch IO state
                                */
   2629    001C00              #define CAPTIO_H                        
                                (0x0002)
   2630    001C00              #define CAPTIO_0                        
                                (0x0000)        /* Curent state 0 or Capacitive
                                Touch IO is disabled */
   2631    001C00              #define CAPTIO_1                        
                                (0x0200)        /* Current state 1 */
   2632    001C00              #define CAPTIO_1_H                      
                                (0x0002)
   2633    001C00              
   2634    001C00              
   2635    001C00              /***********************************************
                               ******************************
   2636    001C00               CAPTIO1 Registers
   2637    001C00              ************************************************
                               *****************************/
   2638    001C00              
   2639    001C00              #define __MSP430_HAS_CAPTIO1__                /*
                                Definition to show that module is available
                                */
   2640    001C00              #ifndef __MSP430_HAS_CAPTIOx__
   2641    001C00              #define __MSP430_HAS_CAPTIOx__
   2642    001C00              #endif
   2643    001C00              #define __MSP430_BASEADDRESS_CAPTIO1__
                                0x0470
   2644    001C00              #define CAPTIO1_BASE           __MSP430_BASEADDR
                               ESS_CAPTIO1__
   2645    001C00              
   2646    001C00              #define  CAPTIO1CTL_                    
                                (0x47Eu)        /* Capacitive Touch IO x
                                Control Register */
   2647    001C00              DEFCW(   CAPTIO1CTL          , CAPTIO1CTL_)
   2647.1  001C00              sfrb CAPTIO1CTL_L = (0x47Eu);
   2647.2  001C00              sfrb CAPTIO1CTL_H = (0x47Eu)+1;
   2647.3  001C00              sfrw CAPTIO1CTL   = (0x47Eu);
   2647.4  001C00                    endm
   2648    001C00              
   2649    001C00              /* CAPTIO1 Register Offsets */
   2650    001C00              #define OFS_CAPTIO1CTL                  
                                (0x000Eu)
   2651    001C00              #define OFS_CAPTIO1CTL_L                
                                OFS_CAPTIO1CTL
   2652    001C00              #define OFS_CAPTIO1CTL_H                
                                OFS_CAPTIO1CTL+1
   2653    001C00              
   2654    001C00              /* No control bits available or already defined
                                for another module */
   2655    001C00              
   2656    001C00              /***********************************************
                               ******************************
   2657    001C00               COMP_E Registers
   2658    001C00              ************************************************
                               *****************************/
   2659    001C00              
   2660    001C00              #define __MSP430_HAS_COMP_E__                 /*
                                Definition to show that module is available
                                */
   2661    001C00              #define __MSP430_BASEADDRESS_COMP_E__ 0x08C0
   2662    001C00              #define COMP_E_BASE            __MSP430_BASEADDR
                               ESS_COMP_E__
   2663    001C00              
   2664    001C00              #define  CECTL0_                        
                                (0x8C0u)        /* Comparator Control Register
                                0 */
   2665    001C00              DEFCW(   CECTL0              , CECTL0_)
   2665.1  001C00              sfrb CECTL0_L = (0x8C0u);
   2665.2  001C00              sfrb CECTL0_H = (0x8C0u)+1;
   2665.3  001C00              sfrw CECTL0   = (0x8C0u);
   2665.4  001C00                    endm
   2666    001C00              #define  CECTL1_                        
                                (0x8C2u)        /* Comparator Control Register
                                1 */
   2667    001C00              DEFCW(   CECTL1              , CECTL1_)
   2667.1  001C00              sfrb CECTL1_L = (0x8C2u);
   2667.2  001C00              sfrb CECTL1_H = (0x8C2u)+1;
   2667.3  001C00              sfrw CECTL1   = (0x8C2u);
   2667.4  001C00                    endm
   2668    001C00              #define  CECTL2_                        
                                (0x8C4u)        /* Comparator Control Register
                                2 */
   2669    001C00              DEFCW(   CECTL2              , CECTL2_)
   2669.1  001C00              sfrb CECTL2_L = (0x8C4u);
   2669.2  001C00              sfrb CECTL2_H = (0x8C4u)+1;
   2669.3  001C00              sfrw CECTL2   = (0x8C4u);
   2669.4  001C00                    endm
   2670    001C00              #define  CECTL3_                        
                                (0x8C6u)        /* Comparator Control Register
                                3 */
   2671    001C00              DEFCW(   CECTL3              , CECTL3_)
   2671.1  001C00              sfrb CECTL3_L = (0x8C6u);
   2671.2  001C00              sfrb CECTL3_H = (0x8C6u)+1;
   2671.3  001C00              sfrw CECTL3   = (0x8C6u);
   2671.4  001C00                    endm
   2672    001C00              #define  CEINT_                         
                                (0x8CCu)        /* Comparator Interrupt Control
                                Register */
   2673    001C00              DEFCW(   CEINT               , CEINT_)
   2673.1  001C00              sfrb CEINT_L = (0x8CCu);
   2673.2  001C00              sfrb CEINT_H = (0x8CCu)+1;
   2673.3  001C00              sfrw CEINT   = (0x8CCu);
   2673.4  001C00                    endm
   2674    001C00              #define  CEIV_                          
                                (0x8CEu)        /* Comparator Interrupt Vector
                                Word Register */
   2675    001C00              DEFCW(   CEIV                , CEIV_)
   2675.1  001C00              sfrb CEIV_L = (0x8CEu);
   2675.2  001C00              sfrb CEIV_H = (0x8CEu)+1;
   2675.3  001C00              sfrw CEIV   = (0x8CEu);
   2675.4  001C00                    endm
   2676    001C00              
   2677    001C00              /* COMP_E Register Offsets */
   2678    001C00              #define OFS_CECTL0                      
                                (0x0000u)
   2679    001C00              #define OFS_CECTL0_L                    
                                OFS_CECTL0
   2680    001C00              #define OFS_CECTL0_H                    
                                OFS_CECTL0+1
   2681    001C00              #define OFS_CECTL1                      
                                (0x0002u)
   2682    001C00              #define OFS_CECTL1_L                    
                                OFS_CECTL1
   2683    001C00              #define OFS_CECTL1_H                    
                                OFS_CECTL1+1
   2684    001C00              #define OFS_CECTL2                      
                                (0x0004u)
   2685    001C00              #define OFS_CECTL2_L                    
                                OFS_CECTL2
   2686    001C00              #define OFS_CECTL2_H                    
                                OFS_CECTL2+1
   2687    001C00              #define OFS_CECTL3                      
                                (0x0006u)
   2688    001C00              #define OFS_CECTL3_L                    
                                OFS_CECTL3
   2689    001C00              #define OFS_CECTL3_H                    
                                OFS_CECTL3+1
   2690    001C00              #define OFS_CEINT                       
                                (0x000Cu)
   2691    001C00              #define OFS_CEINT_L                     
                                OFS_CEINT
   2692    001C00              #define OFS_CEINT_H                     
                                OFS_CEINT+1
   2693    001C00              #define OFS_CEIV                        
                                (0x000Eu)
   2694    001C00              #define OFS_CEIV_L                      
                                OFS_CEIV
   2695    001C00              #define OFS_CEIV_H                      
                                OFS_CEIV+1
   2696    001C00              
   2697    001C00              /* COMP_E Control Bits */
   2698    001C00              
   2699    001C00              /* CECTL0 Control Bits */
   2700    001C00              #define CEIPSEL                         
                                (0x000f)        /* Channel input selected for
                                the V+ terminal */
   2701    001C00              #define CEIPSEL_L                       
                                (0x000f)
   2702    001C00              #define CEIPSEL0                        
                                (0x0001)        /* Channel input selected for
                                the V+ terminal */
   2703    001C00              #define CEIPSEL0_L                      
                                (0x0001)
   2704    001C00              #define CEIPSEL1                        
                                (0x0002)        /* Channel input selected for
                                the V+ terminal */
   2705    001C00              #define CEIPSEL1_L                      
                                (0x0002)
   2706    001C00              #define CEIPSEL2                        
                                (0x0004)        /* Channel input selected for
                                the V+ terminal */
   2707    001C00              #define CEIPSEL2_L                      
                                (0x0004)
   2708    001C00              #define CEIPSEL3                        
                                (0x0008)        /* Channel input selected for
                                the V+ terminal */
   2709    001C00              #define CEIPSEL3_L                      
                                (0x0008)
   2710    001C00              #define CEIPSEL_0                       
                                (0x0000)        /* Channel 0 selected
                                */
   2711    001C00              #define CEIPSEL_1                       
                                (0x0001)        /* Channel 1 selected
                                */
   2712    001C00              #define CEIPSEL_1_L                     
                                (0x0001)
   2713    001C00              #define CEIPSEL_2                       
                                (0x0002)        /* Channel 2 selected
                                */
   2714    001C00              #define CEIPSEL_2_L                     
                                (0x0002)
   2715    001C00              #define CEIPSEL_3                       
                                (0x0003)        /* Channel 3 selected
                                */
   2716    001C00              #define CEIPSEL_3_L                     
                                (0x0003)
   2717    001C00              #define CEIPSEL_4                       
                                (0x0004)        /* Channel 4 selected
                                */
   2718    001C00              #define CEIPSEL_4_L                     
                                (0x0004)
   2719    001C00              #define CEIPSEL_5                       
                                (0x0005)        /* Channel 5 selected
                                */
   2720    001C00              #define CEIPSEL_5_L                     
                                (0x0005)
   2721    001C00              #define CEIPSEL_6                       
                                (0x0006)        /* Channel 6 selected
                                */
   2722    001C00              #define CEIPSEL_6_L                     
                                (0x0006)
   2723    001C00              #define CEIPSEL_7                       
                                (0x0007)        /* Channel 7 selected
                                */
   2724    001C00              #define CEIPSEL_7_L                     
                                (0x0007)
   2725    001C00              #define CEIPSEL_8                       
                                (0x0008)        /* Channel 8 selected
                                */
   2726    001C00              #define CEIPSEL_8_L                     
                                (0x0008)
   2727    001C00              #define CEIPSEL_9                       
                                (0x0009)        /* Channel 9 selected
                                */
   2728    001C00              #define CEIPSEL_9_L                     
                                (0x0009)
   2729    001C00              #define CEIPSEL_10                      
                                (0x000a)        /* Channel 10 selected
                                */
   2730    001C00              #define CEIPSEL_10_L                    
                                (0x000a)
   2731    001C00              #define CEIPSEL_11                      
                                (0x000b)        /* Channel 11 selected
                                */
   2732    001C00              #define CEIPSEL_11_L                    
                                (0x000b)
   2733    001C00              #define CEIPSEL_12                      
                                (0x000c)        /* Channel 12 selected
                                */
   2734    001C00              #define CEIPSEL_12_L                    
                                (0x000c)
   2735    001C00              #define CEIPSEL_13                      
                                (0x000d)        /* Channel 13 selected
                                */
   2736    001C00              #define CEIPSEL_13_L                    
                                (0x000d)
   2737    001C00              #define CEIPSEL_14                      
                                (0x000e)        /* Channel 14 selected
                                */
   2738    001C00              #define CEIPSEL_14_L                    
                                (0x000e)
   2739    001C00              #define CEIPSEL_15                      
                                (0x000f)        /* Channel 15 selected
                                */
   2740    001C00              #define CEIPSEL_15_L                    
                                (0x000f)
   2741    001C00              #define CEIPEN                          
                                (0x0080)        /* Channel input enable for the
                                V+ terminal */
   2742    001C00              #define CEIPEN_L                        
                                (0x0080)
   2743    001C00              #define CEIPEN_0                        
                                (0x0000)        /* Selected analog input
                                channel for V+ terminal is disabled */
   2744    001C00              #define CEIPEN_1                        
                                (0x0080)        /* Selected analog input
                                channel for V+ terminal is enabled */
   2745    001C00              #define CEIPEN_1_L                      
                                (0x0080)
   2746    001C00              #define CEIPEN__DISABLE                 
                                (0x0000)        /* Selected analog input
                                channel for V+ terminal is disabled */
   2747    001C00              #define CEIPEN__ENABLE                  
                                (0x0080)        /* Selected analog input
                                channel for V+ terminal is enabled */
   2748    001C00              #define CEIPEN__ENABLE_L                
                                (0x0080)
   2749    001C00              #define CEIMSEL                         
                                (0x0f00)        /* Channel input selected for
                                the - terminal */
   2750    001C00              #define CEIMSEL_H                       
                                (0x000f)
   2751    001C00              #define CEIMSEL0                        
                                (0x0100)        /* Channel input selected for
                                the - terminal */
   2752    001C00              #define CEIMSEL0_H                      
                                (0x0001)
   2753    001C00              #define CEIMSEL1                        
                                (0x0200)        /* Channel input selected for
                                the - terminal */
   2754    001C00              #define CEIMSEL1_H                      
                                (0x0002)
   2755    001C00              #define CEIMSEL2                        
                                (0x0400)        /* Channel input selected for
                                the - terminal */
   2756    001C00              #define CEIMSEL2_H                      
                                (0x0004)
   2757    001C00              #define CEIMSEL3                        
                                (0x0800)        /* Channel input selected for
                                the - terminal */
   2758    001C00              #define CEIMSEL3_H                      
                                (0x0008)
   2759    001C00              #define CEIMSEL_0                       
                                (0x0000)        /* Channel 0 selected
                                */
   2760    001C00              #define CEIMSEL_1                       
                                (0x0100)        /* Channel 1 selected
                                */
   2761    001C00              #define CEIMSEL_1_H                     
                                (0x0001)
   2762    001C00              #define CEIMSEL_2                       
                                (0x0200)        /* Channel 2 selected
                                */
   2763    001C00              #define CEIMSEL_2_H                     
                                (0x0002)
   2764    001C00              #define CEIMSEL_3                       
                                (0x0300)        /* Channel 3 selected
                                */
   2765    001C00              #define CEIMSEL_3_H                     
                                (0x0003)
   2766    001C00              #define CEIMSEL_4                       
                                (0x0400)        /* Channel 4 selected
                                */
   2767    001C00              #define CEIMSEL_4_H                     
                                (0x0004)
   2768    001C00              #define CEIMSEL_5                       
                                (0x0500)        /* Channel 5 selected
                                */
   2769    001C00              #define CEIMSEL_5_H                     
                                (0x0005)
   2770    001C00              #define CEIMSEL_6                       
                                (0x0600)        /* Channel 6 selected
                                */
   2771    001C00              #define CEIMSEL_6_H                     
                                (0x0006)
   2772    001C00              #define CEIMSEL_7                       
                                (0x0700)        /* Channel 7 selected
                                */
   2773    001C00              #define CEIMSEL_7_H                     
                                (0x0007)
   2774    001C00              #define CEIMSEL_8                       
                                (0x0800)        /* Channel 8 selected
                                */
   2775    001C00              #define CEIMSEL_8_H                     
                                (0x0008)
   2776    001C00              #define CEIMSEL_9                       
                                (0x0900)        /* Channel 9 selected
                                */
   2777    001C00              #define CEIMSEL_9_H                     
                                (0x0009)
   2778    001C00              #define CEIMSEL_10                      
                                (0x0a00)        /* Channel 10 selected
                                */
   2779    001C00              #define CEIMSEL_10_H                    
                                (0x000a)
   2780    001C00              #define CEIMSEL_11                      
                                (0x0b00)        /* Channel 11 selected
                                */
   2781    001C00              #define CEIMSEL_11_H                    
                                (0x000b)
   2782    001C00              #define CEIMSEL_12                      
                                (0x0c00)        /* Channel 12 selected
                                */
   2783    001C00              #define CEIMSEL_12_H                    
                                (0x000c)
   2784    001C00              #define CEIMSEL_13                      
                                (0x0d00)        /* Channel 13 selected
                                */
   2785    001C00              #define CEIMSEL_13_H                    
                                (0x000d)
   2786    001C00              #define CEIMSEL_14                      
                                (0x0e00)        /* Channel 14 selected
                                */
   2787    001C00              #define CEIMSEL_14_H                    
                                (0x000e)
   2788    001C00              #define CEIMSEL_15                      
                                (0x0f00)        /* Channel 15 selected
                                */
   2789    001C00              #define CEIMSEL_15_H                    
                                (0x000f)
   2790    001C00              #define CEIMEN                          
                                (0x8000)        /* Channel input enable for the
                                - terminal */
   2791    001C00              #define CEIMEN_H                        
                                (0x0080)
   2792    001C00              #define CEIMEN_0                        
                                (0x0000)        /* Selected analog input
                                channel for V- terminal is disabled */
   2793    001C00              #define CEIMEN_1                        
                                (0x8000)        /* Selected analog input
                                channel for V- terminal is enabled */
   2794    001C00              #define CEIMEN_1_H                      
                                (0x0080)
   2795    001C00              #define CEIMEN__DISABLE                 
                                (0x0000)        /* Selected analog input
                                channel for V- terminal is disabled */
   2796    001C00              #define CEIMEN__ENABLE                  
                                (0x8000)        /* Selected analog input
                                channel for V- terminal is enabled */
   2797    001C00              #define CEIMEN__ENABLE_H                
                                (0x0080)
   2798    001C00              
   2799    001C00              /* CECTL1 Control Bits */
   2800    001C00              #define CEOUT                           
                                (0x0001)        /* Comparator output value
                                */
   2801    001C00              #define CEOUT_L                         
                                (0x0001)
   2802    001C00              #define CEOUTPOL                        
                                (0x0002)        /* Comparator output polarity
                                */
   2803    001C00              #define CEOUTPOL_L                      
                                (0x0002)
   2804    001C00              #define CEOUTPOL_0                      
                                (0x0000)        /* Noninverted */
   2805    001C00              #define CEOUTPOL_1                      
                                (0x0002)        /* Inverted */
   2806    001C00              #define CEOUTPOL_1_L                    
                                (0x0002)
   2807    001C00              #define CEF                             
                                (0x0004)        /* Comparator output filter
                                */
   2808    001C00              #define CEF_L                           
                                (0x0004)
   2809    001C00              #define CEF_0                           
                                (0x0000)        /* Comparator output is not
                                filtered */
   2810    001C00              #define CEF_1                           
                                (0x0004)        /* Comparator output is
                                filtered */
   2811    001C00              #define CEF_1_L                         
                                (0x0004)
   2812    001C00              #define CEIES                           
                                (0x0008)        /* Interrupt edge select for
                                CEIIFG and CEIFG */
   2813    001C00              #define CEIES_L                         
                                (0x0008)
   2814    001C00              #define CEIES_0                         
                                (0x0000)        /* Rising edge for CEIFG,
                                falling edge for CEIIFG */
   2815    001C00              #define CEIES_1                         
                                (0x0008)        /* Falling edge for CEIFG,
                                rising edge for CEIIFG */
   2816    001C00              #define CEIES_1_L                       
                                (0x0008)
   2817    001C00              #define CESHORT                         
                                (0x0010)        /* Input short */
   2818    001C00              #define CESHORT_L                       
                                (0x0010)
   2819    001C00              #define CESHORT_0                       
                                (0x0000)        /* Inputs not shorted
                                */
   2820    001C00              #define CESHORT_1                       
                                (0x0010)        /* Inputs shorted */
   2821    001C00              #define CESHORT_1_L                     
                                (0x0010)
   2822    001C00              #define CEEX                            
                                (0x0020)        /* Exchange */
   2823    001C00              #define CEEX_L                          
                                (0x0020)
   2824    001C00              #define CEFDLY                          
                                (0x00c0)        /* Filter delay */
   2825    001C00              #define CEFDLY_L                        
                                (0x00c0)
   2826    001C00              #define CEFDLY0                         
                                (0x0040)        /* Filter delay */
   2827    001C00              #define CEFDLY0_L                       
                                (0x0040)
   2828    001C00              #define CEFDLY1                         
                                (0x0080)        /* Filter delay */
   2829    001C00              #define CEFDLY1_L                       
                                (0x0080)
   2830    001C00              #define CEFDLY_0                        
                                (0x0000)        /* Typical filter delay of TBD
                                (450) ns */
   2831    001C00              #define CEFDLY_1                        
                                (0x0040)        /* Typical filter delay of TBD
                                (900) ns */
   2832    001C00              #define CEFDLY_1_L                      
                                (0x0040)
   2833    001C00              #define CEFDLY_2                        
                                (0x0080)        /* Typical filter delay of TBD
                                (1800) ns */
   2834    001C00              #define CEFDLY_2_L                      
                                (0x0080)
   2835    001C00              #define CEFDLY_3                        
                                (0x00c0)        /* Typical filter delay of TBD
                                (3600) ns */
   2836    001C00              #define CEFDLY_3_L                      
                                (0x00c0)
   2837    001C00              #define CEPWRMD                         
                                (0x0300)        /* Power Mode */
   2838    001C00              #define CEPWRMD_H                       
                                (0x0003)
   2839    001C00              #define CEPWRMD0                        
                                (0x0100)        /* Power Mode */
   2840    001C00              #define CEPWRMD0_H                      
                                (0x0001)
   2841    001C00              #define CEPWRMD1                        
                                (0x0200)        /* Power Mode */
   2842    001C00              #define CEPWRMD1_H                      
                                (0x0002)
   2843    001C00              #define CEPWRMD_0                       
                                (0x0000)        /* High-speed mode */
   2844    001C00              #define CEPWRMD_1                       
                                (0x0100)        /* Normal mode */
   2845    001C00              #define CEPWRMD_1_H                     
                                (0x0001)
   2846    001C00              #define CEPWRMD_2                       
                                (0x0200)        /* Ultra-low power mode
                                */
   2847    001C00              #define CEPWRMD_2_H                     
                                (0x0002)
   2848    001C00              #define CEON                            
                                (0x0400)        /* Comparator On */
   2849    001C00              #define CEON_H                          
                                (0x0004)
   2850    001C00              #define CEON_0                          
                                (0x0000)        /* Off */
   2851    001C00              #define CEON_1                          
                                (0x0400)        /* On */
   2852    001C00              #define CEON_1_H                        
                                (0x0004)
   2853    001C00              #define CEON__OFF                       
                                (0x0000)        /* Off */
   2854    001C00              #define CEON__ON                        
                                (0x0400)        /* On */
   2855    001C00              #define CEON__ON_H                      
                                (0x0004)
   2856    001C00              #define CEMRVL                          
                                (0x0800)        /* This bit is valid of CEMRVS
                                is set to 1 */
   2857    001C00              #define CEMRVL_H                        
                                (0x0008)
   2858    001C00              #define CEMRVL_0                        
                                (0x0000)        /* VREF0 is selected if CERS =
                                00, 01, or 10 */
   2859    001C00              #define CEMRVL_1                        
                                (0x0800)        /* VREF1 is selected if CERS =
                                00, 01, or 10 */
   2860    001C00              #define CEMRVL_1_H                      
                                (0x0008)
   2861    001C00              #define CEMRVL__VREF0                   
                                (0x0000)        /* VREF0 is selected if CERS =
                                00, 01, or 10 */
   2862    001C00              #define CEMRVL__VREF1                   
                                (0x0800)        /* VREF1 is selected if CERS =
                                00, 01, or 10 */
   2863    001C00              #define CEMRVL__VREF1_H                 
                                (0x0008)
   2864    001C00              #define CEMRVS                          
                                (0x1000)        /* */
   2865    001C00              #define CEMRVS_H                        
                                (0x0010)
   2866    001C00              #define CEMRVS_0                        
                                (0x0000)        /* Comparator output state
                                selects between VREF0 or VREF1 */
   2867    001C00              #define CEMRVS_1                        
                                (0x1000)        /* CEMRVL selects between VREF0
                                or VREF1 */
   2868    001C00              #define CEMRVS_1_H                      
                                (0x0010)
   2869    001C00              
   2870    001C00              /* CECTL2 Control Bits */
   2871    001C00              #define CEREF0                          
                                (0x001f)        /* Reference resistor tap 0
                                */
   2872    001C00              #define CEREF0_L                        
                                (0x001f)
   2873    001C00              #define CEREF00                         
                                (0x0001)        /* Reference resistor tap 0
                                */
   2874    001C00              #define CEREF00_L                       
                                (0x0001)
   2875    001C00              #define CEREF01                         
                                (0x0002)        /* Reference resistor tap 0
                                */
   2876    001C00              #define CEREF01_L                       
                                (0x0002)
   2877    001C00              #define CEREF02                         
                                (0x0004)        /* Reference resistor tap 0
                                */
   2878    001C00              #define CEREF02_L                       
                                (0x0004)
   2879    001C00              #define CEREF03                         
                                (0x0008)        /* Reference resistor tap 0
                                */
   2880    001C00              #define CEREF03_L                       
                                (0x0008)
   2881    001C00              #define CEREF04                         
                                (0x0010)        /* Reference resistor tap 0
                                */
   2882    001C00              #define CEREF04_L                       
                                (0x0010)
   2883    001C00              #define CERSEL                          
                                (0x0020)        /* Reference select */
   2884    001C00              #define CERSEL_L                        
                                (0x0020)
   2885    001C00              #define CERSEL_0                        
                                (0x0000)        /* When CEEX = 0, VREF is
                                applied to the V+ terminal; When CEEX
                                =
   2886    001C00                                                              
                                           1, VREF is applied to the V-
                                terminal */
   2887    001C00              #define CERSEL_1                        
                                (0x0020)        /* When CEEX = 0, VREF is
                                applied to the V- terminal; When CEEX
                                =
   2888    001C00                                                              
                                           1, VREF is applied to the V+
                                terminal */
   2889    001C00              #define CERSEL_1_L                      
                                (0x0020)
   2890    001C00              #define CERS                            
                                (0x00c0)        /* Reference source */
   2891    001C00              #define CERS_L                          
                                (0x00c0)
   2892    001C00              #define CERS0                           
                                (0x0040)        /* Reference source */
   2893    001C00              #define CERS0_L                         
                                (0x0040)
   2894    001C00              #define CERS1                           
                                (0x0080)        /* Reference source */
   2895    001C00              #define CERS1_L                         
                                (0x0080)
   2896    001C00              #define CERS_0                          
                                (0x0000)        /* No current is drawn by the
                                reference circuitry */
   2897    001C00              #define CERS_1                          
                                (0x0040)        /* VCC applied to the resistor
                                ladder */
   2898    001C00              #define CERS_1_L                        
                                (0x0040)
   2899    001C00              #define CERS_2                          
                                (0x0080)        /* Shared reference voltage
                                applied to the resistor ladder */
   2900    001C00              #define CERS_2_L                        
                                (0x0080)
   2901    001C00              #define CERS_3                          
                                (0x00c0)        /* Shared reference voltage
                                supplied to V(CREF). Resistor ladder 
   2902    001C00                                                              
                                           is off */
   2903    001C00              #define CERS_3_L                        
                                (0x00c0)
   2904    001C00              #define CEREF1                          
                                (0x1f00)        /* Reference resistor tap 1
                                */
   2905    001C00              #define CEREF1_H                        
                                (0x001f)
   2906    001C00              #define CEREF10                         
                                (0x0100)        /* Reference resistor tap 1
                                */
   2907    001C00              #define CEREF10_H                       
                                (0x0001)
   2908    001C00              #define CEREF11                         
                                (0x0200)        /* Reference resistor tap 1
                                */
   2909    001C00              #define CEREF11_H                       
                                (0x0002)
   2910    001C00              #define CEREF12                         
                                (0x0400)        /* Reference resistor tap 1
                                */
   2911    001C00              #define CEREF12_H                       
                                (0x0004)
   2912    001C00              #define CEREF13                         
                                (0x0800)        /* Reference resistor tap 1
                                */
   2913    001C00              #define CEREF13_H                       
                                (0x0008)
   2914    001C00              #define CEREF14                         
                                (0x1000)        /* Reference resistor tap 1
                                */
   2915    001C00              #define CEREF14_H                       
                                (0x0010)
   2916    001C00              #define CEREFL                          
                                (0x6000)        /* Reference voltage level
                                */
   2917    001C00              #define CEREFL_H                        
                                (0x0060)
   2918    001C00              #define CEREFL0                         
                                (0x2000)        /* Reference voltage level
                                */
   2919    001C00              #define CEREFL0_H                       
                                (0x0020)
   2920    001C00              #define CEREFL1                         
                                (0x4000)        /* Reference voltage level
                                */
   2921    001C00              #define CEREFL1_H                       
                                (0x0040)
   2922    001C00              #define CEREFL_0                        
                                (0x0000)        /* Reference amplifier is
                                disabled. No reference voltage is 
   2923    001C00                                                              
                                           requested */
   2924    001C00              #define CEREFL_1                        
                                (0x2000)        /* 1.2 V is selected as shared
                                reference voltage input */
   2925    001C00              #define CEREFL_1_H                      
                                (0x0020)
   2926    001C00              #define CEREFL_2                        
                                (0x4000)        /* 2.0 V is selected as shared
                                reference voltage input */
   2927    001C00              #define CEREFL_2_H                      
                                (0x0040)
   2928    001C00              #define CEREFL_3                        
                                (0x6000)        /* 2.5 V is selected as shared
                                reference voltage input */
   2929    001C00              #define CEREFL_3_H                      
                                (0x0060)
   2930    001C00              #define CEREFL__OFF                     
                                (0x0000)        /* Reference amplifier is
                                disabled. No reference voltage is 
   2931    001C00                                                              
                                           requested */
   2932    001C00              #define CEREFL__1P2V                    
                                (0x2000)        /* 1.2 V is selected as shared
                                reference voltage input */
   2933    001C00              #define CEREFL__1P2V_H                  
                                (0x0020)
   2934    001C00              #define CEREFL__2P0V                    
                                (0x4000)        /* 2.0 V is selected as shared
                                reference voltage input */
   2935    001C00              #define CEREFL__2P0V_H                  
                                (0x0040)
   2936    001C00              #define CEREFL__2P5V                    
                                (0x6000)        /* 2.5 V is selected as shared
                                reference voltage input */
   2937    001C00              #define CEREFL__2P5V_H                  
                                (0x0060)
   2938    001C00              #define CEREFACC                        
                                (0x8000)        /* Reference accuracy
                                */
   2939    001C00              #define CEREFACC_H                      
                                (0x0080)
   2940    001C00              #define CEREFACC_0                      
                                (0x0000)        /* Static mode */
   2941    001C00              #define CEREFACC_1                      
                                (0x8000)        /* Clocked (low power, low
                                accuracy) mode */
   2942    001C00              #define CEREFACC_1_H                    
                                (0x0080)
   2943    001C00              #define CEREFACC__STATIC                
                                (0x0000)        /* Static mode */
   2944    001C00              #define CEREFACC__CLOCKED               
                                (0x8000)        /* Clocked (low power, low
                                accuracy) mode */
   2945    001C00              #define CEREFACC__CLOCKED_H             
                                (0x0080)
   2946    001C00              
   2947    001C00              /* CECTL3 Control Bits */
   2948    001C00              #define CEPD0                           
                                (0x0001)        /* Port disable */
   2949    001C00              #define CEPD0_L                         
                                (0x0001)
   2950    001C00              #define CEPD0_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2951    001C00              #define CEPD0_1                         
                                (0x0001)        /* The input buffer is disabled
                                */
   2952    001C00              #define CEPD0_1_L                       
                                (0x0001)
   2953    001C00              #define CEPD1                           
                                (0x0002)        /* Port disable */
   2954    001C00              #define CEPD1_L                         
                                (0x0002)
   2955    001C00              #define CEPD1_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2956    001C00              #define CEPD1_1                         
                                (0x0002)        /* The input buffer is disabled
                                */
   2957    001C00              #define CEPD1_1_L                       
                                (0x0002)
   2958    001C00              #define CEPD2                           
                                (0x0004)        /* Port disable */
   2959    001C00              #define CEPD2_L                         
                                (0x0004)
   2960    001C00              #define CEPD2_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2961    001C00              #define CEPD2_1                         
                                (0x0004)        /* The input buffer is disabled
                                */
   2962    001C00              #define CEPD2_1_L                       
                                (0x0004)
   2963    001C00              #define CEPD3                           
                                (0x0008)        /* Port disable */
   2964    001C00              #define CEPD3_L                         
                                (0x0008)
   2965    001C00              #define CEPD3_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2966    001C00              #define CEPD3_1                         
                                (0x0008)        /* The input buffer is disabled
                                */
   2967    001C00              #define CEPD3_1_L                       
                                (0x0008)
   2968    001C00              #define CEPD4                           
                                (0x0010)        /* Port disable */
   2969    001C00              #define CEPD4_L                         
                                (0x0010)
   2970    001C00              #define CEPD4_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2971    001C00              #define CEPD4_1                         
                                (0x0010)        /* The input buffer is disabled
                                */
   2972    001C00              #define CEPD4_1_L                       
                                (0x0010)
   2973    001C00              #define CEPD5                           
                                (0x0020)        /* Port disable */
   2974    001C00              #define CEPD5_L                         
                                (0x0020)
   2975    001C00              #define CEPD5_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2976    001C00              #define CEPD5_1                         
                                (0x0020)        /* The input buffer is disabled
                                */
   2977    001C00              #define CEPD5_1_L                       
                                (0x0020)
   2978    001C00              #define CEPD6                           
                                (0x0040)        /* Port disable */
   2979    001C00              #define CEPD6_L                         
                                (0x0040)
   2980    001C00              #define CEPD6_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2981    001C00              #define CEPD6_1                         
                                (0x0040)        /* The input buffer is disabled
                                */
   2982    001C00              #define CEPD6_1_L                       
                                (0x0040)
   2983    001C00              #define CEPD7                           
                                (0x0080)        /* Port disable */
   2984    001C00              #define CEPD7_L                         
                                (0x0080)
   2985    001C00              #define CEPD7_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2986    001C00              #define CEPD7_1                         
                                (0x0080)        /* The input buffer is disabled
                                */
   2987    001C00              #define CEPD7_1_L                       
                                (0x0080)
   2988    001C00              #define CEPD8                           
                                (0x0100)        /* Port disable */
   2989    001C00              #define CEPD8_H                         
                                (0x0001)
   2990    001C00              #define CEPD8_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2991    001C00              #define CEPD8_1                         
                                (0x0100)        /* The input buffer is disabled
                                */
   2992    001C00              #define CEPD8_1_H                       
                                (0x0001)
   2993    001C00              #define CEPD9                           
                                (0x0200)        /* Port disable */
   2994    001C00              #define CEPD9_H                         
                                (0x0002)
   2995    001C00              #define CEPD9_0                         
                                (0x0000)        /* The input buffer is enabled
                                */
   2996    001C00              #define CEPD9_1                         
                                (0x0200)        /* The input buffer is disabled
                                */
   2997    001C00              #define CEPD9_1_H                       
                                (0x0002)
   2998    001C00              #define CEPD10                          
                                (0x0400)        /* Port disable */
   2999    001C00              #define CEPD10_H                        
                                (0x0004)
   3000    001C00              #define CEPD10_0                        
                                (0x0000)        /* The input buffer is enabled
                                */
   3001    001C00              #define CEPD10_1                        
                                (0x0400)        /* The input buffer is disabled
                                */
   3002    001C00              #define CEPD10_1_H                      
                                (0x0004)
   3003    001C00              #define CEPD11                          
                                (0x0800)        /* Port disable */
   3004    001C00              #define CEPD11_H                        
                                (0x0008)
   3005    001C00              #define CEPD11_0                        
                                (0x0000)        /* The input buffer is enabled
                                */
   3006    001C00              #define CEPD11_1                        
                                (0x0800)        /* The input buffer is disabled
                                */
   3007    001C00              #define CEPD11_1_H                      
                                (0x0008)
   3008    001C00              #define CEPD12                          
                                (0x1000)        /* Port disable */
   3009    001C00              #define CEPD12_H                        
                                (0x0010)
   3010    001C00              #define CEPD12_0                        
                                (0x0000)        /* The input buffer is enabled
                                */
   3011    001C00              #define CEPD12_1                        
                                (0x1000)        /* The input buffer is disabled
                                */
   3012    001C00              #define CEPD12_1_H                      
                                (0x0010)
   3013    001C00              #define CEPD13                          
                                (0x2000)        /* Port disable */
   3014    001C00              #define CEPD13_H                        
                                (0x0020)
   3015    001C00              #define CEPD13_0                        
                                (0x0000)        /* The input buffer is enabled
                                */
   3016    001C00              #define CEPD13_1                        
                                (0x2000)        /* The input buffer is disabled
                                */
   3017    001C00              #define CEPD13_1_H                      
                                (0x0020)
   3018    001C00              #define CEPD14                          
                                (0x4000)        /* Port disable */
   3019    001C00              #define CEPD14_H                        
                                (0x0040)
   3020    001C00              #define CEPD14_0                        
                                (0x0000)        /* The input buffer is enabled
                                */
   3021    001C00              #define CEPD14_1                        
                                (0x4000)        /* The input buffer is disabled
                                */
   3022    001C00              #define CEPD14_1_H                      
                                (0x0040)
   3023    001C00              #define CEPD15                          
                                (0x8000)        /* Port disable */
   3024    001C00              #define CEPD15_H                        
                                (0x0080)
   3025    001C00              #define CEPD15_0                        
                                (0x0000)        /* The input buffer is enabled
                                */
   3026    001C00              #define CEPD15_1                        
                                (0x8000)        /* The input buffer is disabled
                                */
   3027    001C00              #define CEPD15_1_H                      
                                (0x0080)
   3028    001C00              
   3029    001C00              /* CEINT Control Bits */
   3030    001C00              #define CEIFG                           
                                (0x0001)        /* Comparator output interrupt
                                flag */
   3031    001C00              #define CEIFG_L                         
                                (0x0001)
   3032    001C00              #define CEIFG_0                         
                                (0x0000)        /* No interrupt pending
                                */
   3033    001C00              #define CEIFG_1                         
                                (0x0001)        /* Interrupt pending */
   3034    001C00              #define CEIFG_1_L                       
                                (0x0001)
   3035    001C00              #define CEIIFG                          
                                (0x0002)        /* Comparator output inverted
                                interrupt flag */
   3036    001C00              #define CEIIFG_L                        
                                (0x0002)
   3037    001C00              #define CEIIFG_0                        
                                (0x0000)        /* No interrupt pending
                                */
   3038    001C00              #define CEIIFG_1                        
                                (0x0002)        /* Interrupt pending */
   3039    001C00              #define CEIIFG_1_L                      
                                (0x0002)
   3040    001C00              #define CERDYIFG                        
                                (0x0010)        /* Comparator ready interrupt
                                flag */
   3041    001C00              #define CERDYIFG_L                      
                                (0x0010)
   3042    001C00              #define CERDYIFG_0                      
                                (0x0000)        /* No interrupt pending
                                */
   3043    001C00              #define CERDYIFG_1                      
                                (0x0010)        /* Interrupt pending */
   3044    001C00              #define CERDYIFG_1_L                    
                                (0x0010)
   3045    001C00              #define CEIE                            
                                (0x0100)        /* Comparator output interrupt
                                enable */
   3046    001C00              #define CEIE_H                          
                                (0x0001)
   3047    001C00              #define CEIE_0                          
                                (0x0000)        /* Interrupt disabled
                                */
   3048    001C00              #define CEIE_1                          
                                (0x0100)        /* Interrupt enabled */
   3049    001C00              #define CEIE_1_H                        
                                (0x0001)
   3050    001C00              #define CEIE__DISABLE                   
                                (0x0000)        /* Interrupt disabled
                                */
   3051    001C00              #define CEIE__ENABLE                    
                                (0x0100)        /* Interrupt enabled */
   3052    001C00              #define CEIE__ENABLE_H                  
                                (0x0001)
   3053    001C00              #define CEIIE                           
                                (0x0200)        /* Comparator output interrupt
                                enable inverted polarity */
   3054    001C00              #define CEIIE_H                         
                                (0x0002)
   3055    001C00              #define CEIIE_0                         
                                (0x0000)        /* Interrupt disabled
                                */
   3056    001C00              #define CEIIE_1                         
                                (0x0200)        /* Interrupt enabled */
   3057    001C00              #define CEIIE_1_H                       
                                (0x0002)
   3058    001C00              #define CEIIE__DISABLE                  
                                (0x0000)        /* Interrupt disabled
                                */
   3059    001C00              #define CEIIE__ENABLE                   
                                (0x0200)        /* Interrupt enabled */
   3060    001C00              #define CEIIE__ENABLE_H                 
                                (0x0002)
   3061    001C00              #define CERDYIE                         
                                (0x1000)        /* Comparator ready interrupt
                                enable */
   3062    001C00              #define CERDYIE_H                       
                                (0x0010)
   3063    001C00              #define CERDYIE_0                       
                                (0x0000)        /* Interrupt disabled
                                */
   3064    001C00              #define CERDYIE_1                       
                                (0x1000)        /* Interrupt enabled */
   3065    001C00              #define CERDYIE_1_H                     
                                (0x0010)
   3066    001C00              #define CERDYIE__DISABLE                
                                (0x0000)        /* Interrupt disabled
                                */
   3067    001C00              #define CERDYIE__ENABLE                 
                                (0x1000)        /* Interrupt enabled */
   3068    001C00              #define CERDYIE__ENABLE_H               
                                (0x0010)
   3069    001C00              
   3070    001C00              /* CEIV Control Bits */
   3071    001C00              #define CEIV0                           
                                (0x0001)        /* Comparator interrupt vector
                                word register */
   3072    001C00              #define CEIV0_L                         
                                (0x0001)
   3073    001C00              #define CEIV1                           
                                (0x0002)        /* Comparator interrupt vector
                                word register */
   3074    001C00              #define CEIV1_L                         
                                (0x0002)
   3075    001C00              #define CEIV2                           
                                (0x0004)        /* Comparator interrupt vector
                                word register */
   3076    001C00              #define CEIV2_L                         
                                (0x0004)
   3077    001C00              #define CEIV3                           
                                (0x0008)        /* Comparator interrupt vector
                                word register */
   3078    001C00              #define CEIV3_L                         
                                (0x0008)
   3079    001C00              #define CEIV4                           
                                (0x0010)        /* Comparator interrupt vector
                                word register */
   3080    001C00              #define CEIV4_L                         
                                (0x0010)
   3081    001C00              #define CEIV5                           
                                (0x0020)        /* Comparator interrupt vector
                                word register */
   3082    001C00              #define CEIV5_L                         
                                (0x0020)
   3083    001C00              #define CEIV6                           
                                (0x0040)        /* Comparator interrupt vector
                                word register */
   3084    001C00              #define CEIV6_L                         
                                (0x0040)
   3085    001C00              #define CEIV7                           
                                (0x0080)        /* Comparator interrupt vector
                                word register */
   3086    001C00              #define CEIV7_L                         
                                (0x0080)
   3087    001C00              #define CEIV8                           
                                (0x0100)        /* Comparator interrupt vector
                                word register */
   3088    001C00              #define CEIV8_H                         
                                (0x0001)
   3089    001C00              #define CEIV9                           
                                (0x0200)        /* Comparator interrupt vector
                                word register */
   3090    001C00              #define CEIV9_H                         
                                (0x0002)
   3091    001C00              #define CEIV10                          
                                (0x0400)        /* Comparator interrupt vector
                                word register */
   3092    001C00              #define CEIV10_H                        
                                (0x0004)
   3093    001C00              #define CEIV11                          
                                (0x0800)        /* Comparator interrupt vector
                                word register */
   3094    001C00              #define CEIV11_H                        
                                (0x0008)
   3095    001C00              #define CEIV12                          
                                (0x1000)        /* Comparator interrupt vector
                                word register */
   3096    001C00              #define CEIV12_H                        
                                (0x0010)
   3097    001C00              #define CEIV13                          
                                (0x2000)        /* Comparator interrupt vector
                                word register */
   3098    001C00              #define CEIV13_H                        
                                (0x0020)
   3099    001C00              #define CEIV14                          
                                (0x4000)        /* Comparator interrupt vector
                                word register */
   3100    001C00              #define CEIV14_H                        
                                (0x0040)
   3101    001C00              #define CEIV15                          
                                (0x8000)        /* Comparator interrupt vector
                                word register */
   3102    001C00              #define CEIV15_H                        
                                (0x0080)
   3103    001C00              #define CEIV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   3104    001C00              #define CEIV_2                          
                                (0x0002)        /* Interrupt Source: CEOUT
                                interrupt; Interrupt Flag: CEIFG; 
   3105    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   3106    001C00              #define CEIV_2_L                        
                                (0x0002)
   3107    001C00              #define CEIV_4                          
                                (0x0004)        /* Interrupt Source: CEOUT
                                interrupt inverted polarity; Interrupt
   3108    001C00                                                              
                                           Flag: CEIIFG */
   3109    001C00              #define CEIV_4_L                        
                                (0x0004)
   3110    001C00              #define CEIV_10                         
                                (0x000a)        /* Interrupt Source: Comparator
                                ready interrupt; Interrupt Flag: 
   3111    001C00                                                              
                                           CERDYIFG; Interrupt Priority: Lowest
                                */
   3112    001C00              #define CEIV_10_L                       
                                (0x000a)
   3113    001C00              #define CEIV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   3114    001C00              #define CEIV__CEIFG                     
                                (0x0002)        /* Interrupt Source: CEOUT
                                interrupt; Interrupt Flag: CEIFG; 
   3115    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   3116    001C00              #define CEIV__CEIFG_L                   
                                (0x0002)
   3117    001C00              #define CEIV__CEIIFG                    
                                (0x0004)        /* Interrupt Source: CEOUT
                                interrupt inverted polarity; Interrupt
   3118    001C00                                                              
                                           Flag: CEIIFG */
   3119    001C00              #define CEIV__CEIIFG_L                  
                                (0x0004)
   3120    001C00              #define CEIV__CERDYIFG                  
                                (0x000a)        /* Interrupt Source: Comparator
                                ready interrupt; Interrupt Flag: 
   3121    001C00                                                              
                                           CERDYIFG; Interrupt Priority: Lowest
                                */
   3122    001C00              #define CEIV__CERDYIFG_L                
                                (0x000a)
   3123    001C00              
   3124    001C00              
   3125    001C00              /***********************************************
                               ******************************
   3126    001C00               CRC Registers
   3127    001C00              ************************************************
                               *****************************/
   3128    001C00              
   3129    001C00              #define __MSP430_HAS_CRC__                    /*
                                Definition to show that module is available
                                */
   3130    001C00              #define __MSP430_BASEADDRESS_CRC__ 0x0150
   3131    001C00              #define CRC_BASE               __MSP430_BASEADDR
                               ESS_CRC__
   3132    001C00              
   3133    001C00              #define  CRCDI_                         
                                (0x150u)        /* CRC Data In */
   3134    001C00              DEFCW(   CRCDI               , CRCDI_)
   3134.1  001C00              sfrb CRCDI_L = (0x150u);
   3134.2  001C00              sfrb CRCDI_H = (0x150u)+1;
   3134.3  001C00              sfrw CRCDI   = (0x150u);
   3134.4  001C00                    endm
   3135    001C00              #define  CRCDIRB_                       
                                (0x152u)        /* CRC Data In Reverse Byte
                                */
   3136    001C00              DEFCW(   CRCDIRB             , CRCDIRB_)
   3136.1  001C00              sfrb CRCDIRB_L = (0x152u);
   3136.2  001C00              sfrb CRCDIRB_H = (0x152u)+1;
   3136.3  001C00              sfrw CRCDIRB   = (0x152u);
   3136.4  001C00                    endm
   3137    001C00              #define  CRCINIRES_                     
                                (0x154u)        /* CRC Initialization and
                                Result */
   3138    001C00              DEFCW(   CRCINIRES           , CRCINIRES_)
   3138.1  001C00              sfrb CRCINIRES_L = (0x154u);
   3138.2  001C00              sfrb CRCINIRES_H = (0x154u)+1;
   3138.3  001C00              sfrw CRCINIRES   = (0x154u);
   3138.4  001C00                    endm
   3139    001C00              #define  CRCRESR_                       
                                (0x156u)        /* CRC Result Reverse
                                */
   3140    001C00              DEFCW(   CRCRESR             , CRCRESR_)
   3140.1  001C00              sfrb CRCRESR_L = (0x156u);
   3140.2  001C00              sfrb CRCRESR_H = (0x156u)+1;
   3140.3  001C00              sfrw CRCRESR   = (0x156u);
   3140.4  001C00                    endm
   3141    001C00              
   3142    001C00              /* CRC Register Offsets */
   3143    001C00              #define OFS_CRCDI                       
                                (0x0000u)
   3144    001C00              #define OFS_CRCDI_L                     
                                OFS_CRCDI
   3145    001C00              #define OFS_CRCDI_H                     
                                OFS_CRCDI+1
   3146    001C00              #define OFS_CRCDIRB                     
                                (0x0002u)
   3147    001C00              #define OFS_CRCDIRB_L                   
                                OFS_CRCDIRB
   3148    001C00              #define OFS_CRCDIRB_H                   
                                OFS_CRCDIRB+1
   3149    001C00              #define OFS_CRCINIRES                   
                                (0x0004u)
   3150    001C00              #define OFS_CRCINIRES_L                 
                                OFS_CRCINIRES
   3151    001C00              #define OFS_CRCINIRES_H                 
                                OFS_CRCINIRES+1
   3152    001C00              #define OFS_CRCRESR                     
                                (0x0006u)
   3153    001C00              #define OFS_CRCRESR_L                   
                                OFS_CRCRESR
   3154    001C00              #define OFS_CRCRESR_H                   
                                OFS_CRCRESR+1
   3155    001C00              
   3156    001C00              /* No control bits available or already defined
                                for another module */
   3157    001C00              
   3158    001C00              /***********************************************
                               ******************************
   3159    001C00               CRC32 Registers
   3160    001C00              ************************************************
                               *****************************/
   3161    001C00              
   3162    001C00              #define __MSP430_HAS_CRC32__                  /*
                                Definition to show that module is available
                                */
   3163    001C00              #define __MSP430_BASEADDRESS_CRC32__ 0x0980
   3164    001C00              #define CRC32_BASE             __MSP430_BASEADDR
                               ESS_CRC32__
   3165    001C00              
   3166    001C00              #define  CRC32DIW0_                     
                                (0x980u)        /* CRC32 Data Input Word 0
                                */
   3167    001C00              DEFCW(   CRC32DIW0           , CRC32DIW0_)
   3167.1  001C00              sfrb CRC32DIW0_L = (0x980u);
   3167.2  001C00              sfrb CRC32DIW0_H = (0x980u)+1;
   3167.3  001C00              sfrw CRC32DIW0   = (0x980u);
   3167.4  001C00                    endm
   3168    001C00              #define  CRC32DIW1_                     
                                (0x982u)        /* CRC32 Data Input Word 1
                                */
   3169    001C00              DEFCW(   CRC32DIW1           , CRC32DIW1_)
   3169.1  001C00              sfrb CRC32DIW1_L = (0x982u);
   3169.2  001C00              sfrb CRC32DIW1_H = (0x982u)+1;
   3169.3  001C00              sfrw CRC32DIW1   = (0x982u);
   3169.4  001C00                    endm
   3170    001C00              #define  CRC32DIRBW1_                   
                                (0x984u)        /* CRC32 Data In Reverse Word 1
                                */
   3171    001C00              DEFCW(   CRC32DIRBW1         , CRC32DIRBW1_)
   3171.1  001C00              sfrb CRC32DIRBW1_L = (0x984u);
   3171.2  001C00              sfrb CRC32DIRBW1_H = (0x984u)+1;
   3171.3  001C00              sfrw CRC32DIRBW1   = (0x984u);
   3171.4  001C00                    endm
   3172    001C00              #define  CRC32DIRBW0_                   
                                (0x986u)        /* CRC32 Data In Reverse Word 0
                                */
   3173    001C00              DEFCW(   CRC32DIRBW0         , CRC32DIRBW0_)
   3173.1  001C00              sfrb CRC32DIRBW0_L = (0x986u);
   3173.2  001C00              sfrb CRC32DIRBW0_H = (0x986u)+1;
   3173.3  001C00              sfrw CRC32DIRBW0   = (0x986u);
   3173.4  001C00                    endm
   3174    001C00              #define  CRC32INIRESW0_                 
                                (0x988u)        /* CRC32 Initialization and
                                Result Word 0 */
   3175    001C00              DEFCW(   CRC32INIRESW0       , CRC32INIRESW0_)
   3175.1  001C00              sfrb CRC32INIRESW0_L = (0x988u);
   3175.2  001C00              sfrb CRC32INIRESW0_H = (0x988u)+1;
   3175.3  001C00              sfrw CRC32INIRESW0   = (0x988u);
   3175.4  001C00                    endm
   3176    001C00              #define  CRC32INIRESW1_                 
                                (0x98Au)        /* CRC32 Initialization and
                                Result Word 1 */
   3177    001C00              DEFCW(   CRC32INIRESW1       , CRC32INIRESW1_)
   3177.1  001C00              sfrb CRC32INIRESW1_L = (0x98Au);
   3177.2  001C00              sfrb CRC32INIRESW1_H = (0x98Au)+1;
   3177.3  001C00              sfrw CRC32INIRESW1   = (0x98Au);
   3177.4  001C00                    endm
   3178    001C00              #define  CRC32RESRW1_                   
                                (0x98Cu)        /* CRC32 Result Reverse Word 1
                                */
   3179    001C00              DEFCW(   CRC32RESRW1         , CRC32RESRW1_)
   3179.1  001C00              sfrb CRC32RESRW1_L = (0x98Cu);
   3179.2  001C00              sfrb CRC32RESRW1_H = (0x98Cu)+1;
   3179.3  001C00              sfrw CRC32RESRW1   = (0x98Cu);
   3179.4  001C00                    endm
   3180    001C00              #define  CRC32RESRW0_                   
                                (0x98Eu)        /* CRC32 Result Reverse Word 0
                                */
   3181    001C00              DEFCW(   CRC32RESRW0         , CRC32RESRW0_)
   3181.1  001C00              sfrb CRC32RESRW0_L = (0x98Eu);
   3181.2  001C00              sfrb CRC32RESRW0_H = (0x98Eu)+1;
   3181.3  001C00              sfrw CRC32RESRW0   = (0x98Eu);
   3181.4  001C00                    endm
   3182    001C00              #define  CRC16DIW0_                     
                                (0x990u)        /* CRC16 Data Input */
   3183    001C00              DEFCW(   CRC16DIW0           , CRC16DIW0_)
   3183.1  001C00              sfrb CRC16DIW0_L = (0x990u);
   3183.2  001C00              sfrb CRC16DIW0_H = (0x990u)+1;
   3183.3  001C00              sfrw CRC16DIW0   = (0x990u);
   3183.4  001C00                    endm
   3184    001C00              #define  CRC16DIRBW0_                   
                                (0x996u)        /* CRC16 Data In Reverse
                                */
   3185    001C00              DEFCW(   CRC16DIRBW0         , CRC16DIRBW0_)
   3185.1  001C00              sfrb CRC16DIRBW0_L = (0x996u);
   3185.2  001C00              sfrb CRC16DIRBW0_H = (0x996u)+1;
   3185.3  001C00              sfrw CRC16DIRBW0   = (0x996u);
   3185.4  001C00                    endm
   3186    001C00              #define  CRC16INIRESW0_                 
                                (0x998u)        /* CRC16 Init and Result
                                */
   3187    001C00              DEFCW(   CRC16INIRESW0       , CRC16INIRESW0_)
   3187.1  001C00              sfrb CRC16INIRESW0_L = (0x998u);
   3187.2  001C00              sfrb CRC16INIRESW0_H = (0x998u)+1;
   3187.3  001C00              sfrw CRC16INIRESW0   = (0x998u);
   3187.4  001C00                    endm
   3188    001C00              #define  CRC16RESRW0_                   
                                (0x99Eu)        /* CRC16 Result Reverse
                                */
   3189    001C00              DEFCW(   CRC16RESRW0         , CRC16RESRW0_)
   3189.1  001C00              sfrb CRC16RESRW0_L = (0x99Eu);
   3189.2  001C00              sfrb CRC16RESRW0_H = (0x99Eu)+1;
   3189.3  001C00              sfrw CRC16RESRW0   = (0x99Eu);
   3189.4  001C00                    endm
   3190    001C00              
   3191    001C00              /* CRC32 Register Offsets */
   3192    001C00              #define OFS_CRC32DIW0                   
                                (0x0000u)
   3193    001C00              #define OFS_CRC32DIW0_L                 
                                OFS_CRC32DIW0
   3194    001C00              #define OFS_CRC32DIW0_H                 
                                OFS_CRC32DIW0+1
   3195    001C00              #define OFS_CRC32DIW1                   
                                (0x0002u)
   3196    001C00              #define OFS_CRC32DIW1_L                 
                                OFS_CRC32DIW1
   3197    001C00              #define OFS_CRC32DIW1_H                 
                                OFS_CRC32DIW1+1
   3198    001C00              #define OFS_CRC32DIRBW1                 
                                (0x0004u)
   3199    001C00              #define OFS_CRC32DIRBW1_L               
                                OFS_CRC32DIRBW1
   3200    001C00              #define OFS_CRC32DIRBW1_H               
                                OFS_CRC32DIRBW1+1
   3201    001C00              #define OFS_CRC32DIRBW0                 
                                (0x0006u)
   3202    001C00              #define OFS_CRC32DIRBW0_L               
                                OFS_CRC32DIRBW0
   3203    001C00              #define OFS_CRC32DIRBW0_H               
                                OFS_CRC32DIRBW0+1
   3204    001C00              #define OFS_CRC32INIRESW0               
                                (0x0008u)
   3205    001C00              #define OFS_CRC32INIRESW0_L             
                                OFS_CRC32INIRESW0
   3206    001C00              #define OFS_CRC32INIRESW0_H             
                                OFS_CRC32INIRESW0+1
   3207    001C00              #define OFS_CRC32INIRESW1               
                                (0x000Au)
   3208    001C00              #define OFS_CRC32INIRESW1_L             
                                OFS_CRC32INIRESW1
   3209    001C00              #define OFS_CRC32INIRESW1_H             
                                OFS_CRC32INIRESW1+1
   3210    001C00              #define OFS_CRC32RESRW1                 
                                (0x000Cu)
   3211    001C00              #define OFS_CRC32RESRW1_L               
                                OFS_CRC32RESRW1
   3212    001C00              #define OFS_CRC32RESRW1_H               
                                OFS_CRC32RESRW1+1
   3213    001C00              #define OFS_CRC32RESRW0                 
                                (0x000Eu)
   3214    001C00              #define OFS_CRC32RESRW0_L               
                                OFS_CRC32RESRW0
   3215    001C00              #define OFS_CRC32RESRW0_H               
                                OFS_CRC32RESRW0+1
   3216    001C00              #define OFS_CRC16DIW0                   
                                (0x0010u)
   3217    001C00              #define OFS_CRC16DIW0_L                 
                                OFS_CRC16DIW0
   3218    001C00              #define OFS_CRC16DIW0_H                 
                                OFS_CRC16DIW0+1
   3219    001C00              #define OFS_CRC16DIRBW0                 
                                (0x0016u)
   3220    001C00              #define OFS_CRC16DIRBW0_L               
                                OFS_CRC16DIRBW0
   3221    001C00              #define OFS_CRC16DIRBW0_H               
                                OFS_CRC16DIRBW0+1
   3222    001C00              #define OFS_CRC16INIRESW0               
                                (0x0018u)
   3223    001C00              #define OFS_CRC16INIRESW0_L             
                                OFS_CRC16INIRESW0
   3224    001C00              #define OFS_CRC16INIRESW0_H             
                                OFS_CRC16INIRESW0+1
   3225    001C00              #define OFS_CRC16RESRW0                 
                                (0x001Eu)
   3226    001C00              #define OFS_CRC16RESRW0_L               
                                OFS_CRC16RESRW0
   3227    001C00              #define OFS_CRC16RESRW0_H               
                                OFS_CRC16RESRW0+1
   3228    001C00              
   3229    001C00              /* No control bits available or already defined
                                for another module */
   3230    001C00              
   3231    001C00              /***********************************************
                               ******************************
   3232    001C00               CS Registers
   3233    001C00              ************************************************
                               *****************************/
   3234    001C00              
   3235    001C00              #define __MSP430_HAS_CS__                     /*
                                Definition to show that module is available
                                */
   3236    001C00              #define __MSP430_BASEADDRESS_CS__ 0x0160
   3237    001C00              #define CS_BASE                __MSP430_BASEADDR
                               ESS_CS__
   3238    001C00              
   3239    001C00              #define  CSCTL0_                        
                                (0x160u)        /* Clock System Control 0
                                */
   3240    001C00              DEFCW(   CSCTL0              , CSCTL0_)
   3240.1  001C00              sfrb CSCTL0_L = (0x160u);
   3240.2  001C00              sfrb CSCTL0_H = (0x160u)+1;
   3240.3  001C00              sfrw CSCTL0   = (0x160u);
   3240.4  001C00                    endm
   3241    001C00              #define  CSCTL1_                        
                                (0x162u)        /* Clock System Control 1
                                */
   3242    001C00              DEFCW(   CSCTL1              , CSCTL1_)
   3242.1  001C00              sfrb CSCTL1_L = (0x162u);
   3242.2  001C00              sfrb CSCTL1_H = (0x162u)+1;
   3242.3  001C00              sfrw CSCTL1   = (0x162u);
   3242.4  001C00                    endm
   3243    001C00              #define  CSCTL2_                        
                                (0x164u)        /* Clock System Control 2
                                */
   3244    001C00              DEFCW(   CSCTL2              , CSCTL2_)
   3244.1  001C00              sfrb CSCTL2_L = (0x164u);
   3244.2  001C00              sfrb CSCTL2_H = (0x164u)+1;
   3244.3  001C00              sfrw CSCTL2   = (0x164u);
   3244.4  001C00                    endm
   3245    001C00              #define  CSCTL3_                        
                                (0x166u)        /* Clock System Control 3
                                */
   3246    001C00              DEFCW(   CSCTL3              , CSCTL3_)
   3246.1  001C00              sfrb CSCTL3_L = (0x166u);
   3246.2  001C00              sfrb CSCTL3_H = (0x166u)+1;
   3246.3  001C00              sfrw CSCTL3   = (0x166u);
   3246.4  001C00                    endm
   3247    001C00              #define  CSCTL4_                        
                                (0x168u)        /* Clock System Control 4
                                */
   3248    001C00              DEFCW(   CSCTL4              , CSCTL4_)
   3248.1  001C00              sfrb CSCTL4_L = (0x168u);
   3248.2  001C00              sfrb CSCTL4_H = (0x168u)+1;
   3248.3  001C00              sfrw CSCTL4   = (0x168u);
   3248.4  001C00                    endm
   3249    001C00              #define  CSCTL5_                        
                                (0x16Au)        /* Clock System Control 5
                                */
   3250    001C00              DEFCW(   CSCTL5              , CSCTL5_)
   3250.1  001C00              sfrb CSCTL5_L = (0x16Au);
   3250.2  001C00              sfrb CSCTL5_H = (0x16Au)+1;
   3250.3  001C00              sfrw CSCTL5   = (0x16Au);
   3250.4  001C00                    endm
   3251    001C00              #define  CSCTL6_                        
                                (0x16Cu)        /* Clock System Control 6
                                */
   3252    001C00              DEFCW(   CSCTL6              , CSCTL6_)
   3252.1  001C00              sfrb CSCTL6_L = (0x16Cu);
   3252.2  001C00              sfrb CSCTL6_H = (0x16Cu)+1;
   3252.3  001C00              sfrw CSCTL6   = (0x16Cu);
   3252.4  001C00                    endm
   3253    001C00              
   3254    001C00              /* CS Register Offsets */
   3255    001C00              #define OFS_CSCTL0                      
                                (0x0000u)
   3256    001C00              #define OFS_CSCTL0_L                    
                                OFS_CSCTL0
   3257    001C00              #define OFS_CSCTL0_H                    
                                OFS_CSCTL0+1
   3258    001C00              #define OFS_CSCTL1                      
                                (0x0002u)
   3259    001C00              #define OFS_CSCTL1_L                    
                                OFS_CSCTL1
   3260    001C00              #define OFS_CSCTL1_H                    
                                OFS_CSCTL1+1
   3261    001C00              #define OFS_CSCTL2                      
                                (0x0004u)
   3262    001C00              #define OFS_CSCTL2_L                    
                                OFS_CSCTL2
   3263    001C00              #define OFS_CSCTL2_H                    
                                OFS_CSCTL2+1
   3264    001C00              #define OFS_CSCTL3                      
                                (0x0006u)
   3265    001C00              #define OFS_CSCTL3_L                    
                                OFS_CSCTL3
   3266    001C00              #define OFS_CSCTL3_H                    
                                OFS_CSCTL3+1
   3267    001C00              #define OFS_CSCTL4                      
                                (0x0008u)
   3268    001C00              #define OFS_CSCTL4_L                    
                                OFS_CSCTL4
   3269    001C00              #define OFS_CSCTL4_H                    
                                OFS_CSCTL4+1
   3270    001C00              #define OFS_CSCTL5                      
                                (0x000Au)
   3271    001C00              #define OFS_CSCTL5_L                    
                                OFS_CSCTL5
   3272    001C00              #define OFS_CSCTL5_H                    
                                OFS_CSCTL5+1
   3273    001C00              #define OFS_CSCTL6                      
                                (0x000Cu)
   3274    001C00              #define OFS_CSCTL6_L                    
                                OFS_CSCTL6
   3275    001C00              #define OFS_CSCTL6_H                    
                                OFS_CSCTL6+1
   3276    001C00              
   3277    001C00              /* CS Control Bits */
   3278    001C00              
   3279    001C00              /* CSCTL0 Control Bits */
   3280    001C00              #define CSKEY                           
                                (0xa500)        /* CSKEY password */
   3281    001C00              #define CSKEY_H                         
                                (0x00a5)
   3282    001C00              #define CSKEY0                          
                                (0x0100)        /* CSKEY password */
   3283    001C00              #define CSKEY0_H                        
                                (0x0001)
   3284    001C00              #define CSKEY1                          
                                (0x0200)        /* CSKEY password */
   3285    001C00              #define CSKEY1_H                        
                                (0x0002)
   3286    001C00              #define CSKEY2                          
                                (0x0400)        /* CSKEY password */
   3287    001C00              #define CSKEY2_H                        
                                (0x0004)
   3288    001C00              #define CSKEY3                          
                                (0x0800)        /* CSKEY password */
   3289    001C00              #define CSKEY3_H                        
                                (0x0008)
   3290    001C00              #define CSKEY4                          
                                (0x1000)        /* CSKEY password */
   3291    001C00              #define CSKEY4_H                        
                                (0x0010)
   3292    001C00              #define CSKEY5                          
                                (0x2000)        /* CSKEY password */
   3293    001C00              #define CSKEY5_H                        
                                (0x0020)
   3294    001C00              #define CSKEY6                          
                                (0x4000)        /* CSKEY password */
   3295    001C00              #define CSKEY6_H                        
                                (0x0040)
   3296    001C00              #define CSKEY7                          
                                (0x8000)        /* CSKEY password */
   3297    001C00              #define CSKEY7_H                        
                                (0x0080)
   3298    001C00              
   3299    001C00              /* CSCTL1 Control Bits */
   3300    001C00              #define DCOFSEL                         
                                (0x000e)        /* DCO frequency select
                                */
   3301    001C00              #define DCOFSEL_L                       
                                (0x000e)
   3302    001C00              #define DCOFSEL0                        
                                (0x0002)        /* DCO frequency select
                                */
   3303    001C00              #define DCOFSEL0_L                      
                                (0x0002)
   3304    001C00              #define DCOFSEL1                        
                                (0x0004)        /* DCO frequency select
                                */
   3305    001C00              #define DCOFSEL1_L                      
                                (0x0004)
   3306    001C00              #define DCOFSEL2                        
                                (0x0008)        /* DCO frequency select
                                */
   3307    001C00              #define DCOFSEL2_L                      
                                (0x0008)
   3308    001C00              #define DCOFSEL_0                       
                                (0x0000)        /* If DCORSEL = 0: 1 MHz; If
                                DCORSEL = 1: 1 MHz */
   3309    001C00              #define DCOFSEL_1                       
                                (0x0002)        /* If DCORSEL = 0: 2.67 MHz; If
                                DCORSEL = 1: 5.33 MHz */
   3310    001C00              #define DCOFSEL_1_L                     
                                (0x0002)
   3311    001C00              #define DCOFSEL_2                       
                                (0x0004)        /* If DCORSEL = 0: 3.33 MHz; If
                                DCORSEL = 1: 6.67 MHz */
   3312    001C00              #define DCOFSEL_2_L                     
                                (0x0004)
   3313    001C00              #define DCOFSEL_3                       
                                (0x0006)        /* If DCORSEL = 0: 4 MHz; If
                                DCORSEL = 1: 8 MHz */
   3314    001C00              #define DCOFSEL_3_L                     
                                (0x0006)
   3315    001C00              #define DCOFSEL_4                       
                                (0x0008)        /* If DCORSEL = 0: 5.33 MHz; If
                                DCORSEL = 1: 16 MHz */
   3316    001C00              #define DCOFSEL_4_L                     
                                (0x0008)
   3317    001C00              #define DCOFSEL_5                       
                                (0x000a)        /* If DCORSEL = 0: 6.67 MHz; If
                                DCORSEL = 1: 21 MHz */
   3318    001C00              #define DCOFSEL_5_L                     
                                (0x000a)
   3319    001C00              #define DCOFSEL_6                       
                                (0x000c)        /* If DCORSEL = 0: 8 MHz; If
                                DCORSEL = 1: 24 MHz */
   3320    001C00              #define DCOFSEL_6_L                     
                                (0x000c)
   3321    001C00              #define DCOFSEL_7                       
                                (0x000e)        /* If DCORSEL = 0: Reserved.
                                Defaults to 8. It is not recommended
   3322    001C00                                                              
                                           to use this setting; If DCORSEL = 1:
                                Reserved. Defaults to 24.
   3323    001C00                                                              
                                           It is not recommended to use this
                                setting */
   3324    001C00              #define DCOFSEL_7_L                     
                                (0x000e)
   3325    001C00              #define DCORSEL                         
                                (0x0040)        /* DCO range select */
   3326    001C00              #define DCORSEL_L                       
                                (0x0040)
   3327    001C00              
   3328    001C00              /* CSCTL2 Control Bits */
   3329    001C00              #define SELM                            
                                (0x0007)        /* Selects the MCLK source
                                */
   3330    001C00              #define SELM_L                          
                                (0x0007)
   3331    001C00              #define SELM0                           
                                (0x0001)        /* Selects the MCLK source
                                */
   3332    001C00              #define SELM0_L                         
                                (0x0001)
   3333    001C00              #define SELM1                           
                                (0x0002)        /* Selects the MCLK source
                                */
   3334    001C00              #define SELM1_L                         
                                (0x0002)
   3335    001C00              #define SELM2                           
                                (0x0004)        /* Selects the MCLK source
                                */
   3336    001C00              #define SELM2_L                         
                                (0x0004)
   3337    001C00              #define SELM_0                          
                                (0x0000)        /* LFXTCLK when LFXT available,
                                otherwise VLOCLK */
   3338    001C00              #define SELM_1                          
                                (0x0001)        /* VLOCLK */
   3339    001C00              #define SELM_1_L                        
                                (0x0001)
   3340    001C00              #define SELM_2                          
                                (0x0002)        /* LFMODCLK */
   3341    001C00              #define SELM_2_L                        
                                (0x0002)
   3342    001C00              #define SELM_3                          
                                (0x0003)        /* DCOCLK */
   3343    001C00              #define SELM_3_L                        
                                (0x0003)
   3344    001C00              #define SELM_4                          
                                (0x0004)        /* MODCLK */
   3345    001C00              #define SELM_4_L                        
                                (0x0004)
   3346    001C00              #define SELM_5                          
                                (0x0005)        /* HFXTCLK when HFXT available,
                                otherwise DCOCLK */
   3347    001C00              #define SELM_5_L                        
                                (0x0005)
   3348    001C00              #define SELM__LFXTCLK                   
                                (0x0000)        /* LFXTCLK when LFXT available,
                                otherwise VLOCLK */
   3349    001C00              #define SELM__VLOCLK                    
                                (0x0001)        /* VLOCLK */
   3350    001C00              #define SELM__VLOCLK_L                  
                                (0x0001)
   3351    001C00              #define SELM__LFMODCLK                  
                                (0x0002)        /* LFMODCLK */
   3352    001C00              #define SELM__LFMODCLK_L                
                                (0x0002)
   3353    001C00              #define SELM__DCOCLK                    
                                (0x0003)        /* DCOCLK */
   3354    001C00              #define SELM__DCOCLK_L                  
                                (0x0003)
   3355    001C00              #define SELM__MODCLK                    
                                (0x0004)        /* MODCLK */
   3356    001C00              #define SELM__MODCLK_L                  
                                (0x0004)
   3357    001C00              #define SELM__HFXTCLK                   
                                (0x0005)        /* HFXTCLK when HFXT available,
                                otherwise DCOCLK */
   3358    001C00              #define SELM__HFXTCLK_L                 
                                (0x0005)
   3359    001C00              #define SELS                            
                                (0x0070)        /* Selects the SMCLK source
                                */
   3360    001C00              #define SELS_L                          
                                (0x0070)
   3361    001C00              #define SELS0                           
                                (0x0010)        /* Selects the SMCLK source
                                */
   3362    001C00              #define SELS0_L                         
                                (0x0010)
   3363    001C00              #define SELS1                           
                                (0x0020)        /* Selects the SMCLK source
                                */
   3364    001C00              #define SELS1_L                         
                                (0x0020)
   3365    001C00              #define SELS2                           
                                (0x0040)        /* Selects the SMCLK source
                                */
   3366    001C00              #define SELS2_L                         
                                (0x0040)
   3367    001C00              #define SELS_0                          
                                (0x0000)        /* LFXTCLK when LFXT available,
                                otherwise VLOCLK. */
   3368    001C00              #define SELS_1                          
                                (0x0010)        /* VLOCLK */
   3369    001C00              #define SELS_1_L                        
                                (0x0010)
   3370    001C00              #define SELS_2                          
                                (0x0020)        /* LFMODCLK */
   3371    001C00              #define SELS_2_L                        
                                (0x0020)
   3372    001C00              #define SELS_3                          
                                (0x0030)        /* DCOCLK */
   3373    001C00              #define SELS_3_L                        
                                (0x0030)
   3374    001C00              #define SELS_4                          
                                (0x0040)        /* MODCLK */
   3375    001C00              #define SELS_4_L                        
                                (0x0040)
   3376    001C00              #define SELS_5                          
                                (0x0050)        /* HFXTCLK when HFXT available,
                                otherwise DCOCLK. */
   3377    001C00              #define SELS_5_L                        
                                (0x0050)
   3378    001C00              #define SELS__LFXTCLK                   
                                (0x0000)        /* LFXTCLK when LFXT available,
                                otherwise VLOCLK. */
   3379    001C00              #define SELS__VLOCLK                    
                                (0x0010)        /* VLOCLK */
   3380    001C00              #define SELS__VLOCLK_L                  
                                (0x0010)
   3381    001C00              #define SELS__LFMODCLK                  
                                (0x0020)        /* LFMODCLK */
   3382    001C00              #define SELS__LFMODCLK_L                
                                (0x0020)
   3383    001C00              #define SELS__DCOCLK                    
                                (0x0030)        /* DCOCLK */
   3384    001C00              #define SELS__DCOCLK_L                  
                                (0x0030)
   3385    001C00              #define SELS__MODCLK                    
                                (0x0040)        /* MODCLK */
   3386    001C00              #define SELS__MODCLK_L                  
                                (0x0040)
   3387    001C00              #define SELS__HFXTCLK                   
                                (0x0050)        /* HFXTCLK when HFXT available,
                                otherwise DCOCLK. */
   3388    001C00              #define SELS__HFXTCLK_L                 
                                (0x0050)
   3389    001C00              #define SELA                            
                                (0x0700)        /* Selects the ACLK source
                                */
   3390    001C00              #define SELA_H                          
                                (0x0007)
   3391    001C00              #define SELA0                           
                                (0x0100)        /* Selects the ACLK source
                                */
   3392    001C00              #define SELA0_H                         
                                (0x0001)
   3393    001C00              #define SELA1                           
                                (0x0200)        /* Selects the ACLK source
                                */
   3394    001C00              #define SELA1_H                         
                                (0x0002)
   3395    001C00              #define SELA2                           
                                (0x0400)        /* Selects the ACLK source
                                */
   3396    001C00              #define SELA2_H                         
                                (0x0004)
   3397    001C00              #define SELA_0                          
                                (0x0000)        /* LFXTCLK when LFXT available,
                                otherwise VLOCLK. */
   3398    001C00              #define SELA_1                          
                                (0x0100)        /* VLOCLK */
   3399    001C00              #define SELA_1_H                        
                                (0x0001)
   3400    001C00              #define SELA_2                          
                                (0x0200)        /* LFMODCLK */
   3401    001C00              #define SELA_2_H                        
                                (0x0002)
   3402    001C00              #define SELA__LFXTCLK                   
                                (0x0000)        /* LFXTCLK when LFXT available,
                                otherwise VLOCLK. */
   3403    001C00              #define SELA__VLOCLK                    
                                (0x0100)        /* VLOCLK */
   3404    001C00              #define SELA__VLOCLK_H                  
                                (0x0001)
   3405    001C00              #define SELA__LFMODCLK                  
                                (0x0200)        /* LFMODCLK */
   3406    001C00              #define SELA__LFMODCLK_H                
                                (0x0002)
   3407    001C00              
   3408    001C00              /* CSCTL3 Control Bits */
   3409    001C00              #define DIVM                            
                                (0x0007)        /* MCLK source divider
                                */
   3410    001C00              #define DIVM_L                          
                                (0x0007)
   3411    001C00              #define DIVM0                           
                                (0x0001)        /* MCLK source divider
                                */
   3412    001C00              #define DIVM0_L                         
                                (0x0001)
   3413    001C00              #define DIVM1                           
                                (0x0002)        /* MCLK source divider
                                */
   3414    001C00              #define DIVM1_L                         
                                (0x0002)
   3415    001C00              #define DIVM2                           
                                (0x0004)        /* MCLK source divider
                                */
   3416    001C00              #define DIVM2_L                         
                                (0x0004)
   3417    001C00              #define DIVM_0                          
                                (0x0000)        /* /1 */
   3418    001C00              #define DIVM_1                          
                                (0x0001)        /* /2 */
   3419    001C00              #define DIVM_1_L                        
                                (0x0001)
   3420    001C00              #define DIVM_2                          
                                (0x0002)        /* /4 */
   3421    001C00              #define DIVM_2_L                        
                                (0x0002)
   3422    001C00              #define DIVM_3                          
                                (0x0003)        /* /8 */
   3423    001C00              #define DIVM_3_L                        
                                (0x0003)
   3424    001C00              #define DIVM_4                          
                                (0x0004)        /* /16 */
   3425    001C00              #define DIVM_4_L                        
                                (0x0004)
   3426    001C00              #define DIVM_5                          
                                (0x0005)        /* /32 */
   3427    001C00              #define DIVM_5_L                        
                                (0x0005)
   3428    001C00              #define DIVM__1                         
                                (0x0000)        /* /1 */
   3429    001C00              #define DIVM__2                         
                                (0x0001)        /* /2 */
   3430    001C00              #define DIVM__2_L                       
                                (0x0001)
   3431    001C00              #define DIVM__4                         
                                (0x0002)        /* /4 */
   3432    001C00              #define DIVM__4_L                       
                                (0x0002)
   3433    001C00              #define DIVM__8                         
                                (0x0003)        /* /8 */
   3434    001C00              #define DIVM__8_L                       
                                (0x0003)
   3435    001C00              #define DIVM__16                        
                                (0x0004)        /* /16 */
   3436    001C00              #define DIVM__16_L                      
                                (0x0004)
   3437    001C00              #define DIVM__32                        
                                (0x0005)        /* /32 */
   3438    001C00              #define DIVM__32_L                      
                                (0x0005)
   3439    001C00              #define DIVS                            
                                (0x0070)        /* SMCLK source divider
                                */
   3440    001C00              #define DIVS_L                          
                                (0x0070)
   3441    001C00              #define DIVS0                           
                                (0x0010)        /* SMCLK source divider
                                */
   3442    001C00              #define DIVS0_L                         
                                (0x0010)
   3443    001C00              #define DIVS1                           
                                (0x0020)        /* SMCLK source divider
                                */
   3444    001C00              #define DIVS1_L                         
                                (0x0020)
   3445    001C00              #define DIVS2                           
                                (0x0040)        /* SMCLK source divider
                                */
   3446    001C00              #define DIVS2_L                         
                                (0x0040)
   3447    001C00              #define DIVS_0                          
                                (0x0000)        /* /1 */
   3448    001C00              #define DIVS_1                          
                                (0x0010)        /* /2 */
   3449    001C00              #define DIVS_1_L                        
                                (0x0010)
   3450    001C00              #define DIVS_2                          
                                (0x0020)        /* /4 */
   3451    001C00              #define DIVS_2_L                        
                                (0x0020)
   3452    001C00              #define DIVS_3                          
                                (0x0030)        /* /8 */
   3453    001C00              #define DIVS_3_L                        
                                (0x0030)
   3454    001C00              #define DIVS_4                          
                                (0x0040)        /* /16 */
   3455    001C00              #define DIVS_4_L                        
                                (0x0040)
   3456    001C00              #define DIVS_5                          
                                (0x0050)        /* /32 */
   3457    001C00              #define DIVS_5_L                        
                                (0x0050)
   3458    001C00              #define DIVS__1                         
                                (0x0000)        /* /1 */
   3459    001C00              #define DIVS__2                         
                                (0x0010)        /* /2 */
   3460    001C00              #define DIVS__2_L                       
                                (0x0010)
   3461    001C00              #define DIVS__4                         
                                (0x0020)        /* /4 */
   3462    001C00              #define DIVS__4_L                       
                                (0x0020)
   3463    001C00              #define DIVS__8                         
                                (0x0030)        /* /8 */
   3464    001C00              #define DIVS__8_L                       
                                (0x0030)
   3465    001C00              #define DIVS__16                        
                                (0x0040)        /* /16 */
   3466    001C00              #define DIVS__16_L                      
                                (0x0040)
   3467    001C00              #define DIVS__32                        
                                (0x0050)        /* /32 */
   3468    001C00              #define DIVS__32_L                      
                                (0x0050)
   3469    001C00              #define DIVA                            
                                (0x0700)        /* ACLK source divider
                                */
   3470    001C00              #define DIVA_H                          
                                (0x0007)
   3471    001C00              #define DIVA0                           
                                (0x0100)        /* ACLK source divider
                                */
   3472    001C00              #define DIVA0_H                         
                                (0x0001)
   3473    001C00              #define DIVA1                           
                                (0x0200)        /* ACLK source divider
                                */
   3474    001C00              #define DIVA1_H                         
                                (0x0002)
   3475    001C00              #define DIVA2                           
                                (0x0400)        /* ACLK source divider
                                */
   3476    001C00              #define DIVA2_H                         
                                (0x0004)
   3477    001C00              #define DIVA_0                          
                                (0x0000)        /* /1 */
   3478    001C00              #define DIVA_1                          
                                (0x0100)        /* /2 */
   3479    001C00              #define DIVA_1_H                        
                                (0x0001)
   3480    001C00              #define DIVA_2                          
                                (0x0200)        /* /4 */
   3481    001C00              #define DIVA_2_H                        
                                (0x0002)
   3482    001C00              #define DIVA_3                          
                                (0x0300)        /* /8 */
   3483    001C00              #define DIVA_3_H                        
                                (0x0003)
   3484    001C00              #define DIVA_4                          
                                (0x0400)        /* /16 */
   3485    001C00              #define DIVA_4_H                        
                                (0x0004)
   3486    001C00              #define DIVA_5                          
                                (0x0500)        /* /32 */
   3487    001C00              #define DIVA_5_H                        
                                (0x0005)
   3488    001C00              #define DIVA__1                         
                                (0x0000)        /* /1 */
   3489    001C00              #define DIVA__2                         
                                (0x0100)        /* /2 */
   3490    001C00              #define DIVA__2_H                       
                                (0x0001)
   3491    001C00              #define DIVA__4                         
                                (0x0200)        /* /4 */
   3492    001C00              #define DIVA__4_H                       
                                (0x0002)
   3493    001C00              #define DIVA__8                         
                                (0x0300)        /* /8 */
   3494    001C00              #define DIVA__8_H                       
                                (0x0003)
   3495    001C00              #define DIVA__16                        
                                (0x0400)        /* /16 */
   3496    001C00              #define DIVA__16_H                      
                                (0x0004)
   3497    001C00              #define DIVA__32                        
                                (0x0500)        /* /32 */
   3498    001C00              #define DIVA__32_H                      
                                (0x0005)
   3499    001C00              
   3500    001C00              /* CSCTL4 Control Bits */
   3501    001C00              #define LFXTOFF                         
                                (0x0001)        /* LFXT off */
   3502    001C00              #define LFXTOFF_L                       
                                (0x0001)
   3503    001C00              #define LFXTOFF_0                       
                                (0x0000)        /* LFXT is on if LFXT is
                                selected via the port selection and LFXT
   3504    001C00                                                              
                                           is not in bypass mode of operation
                                */
   3505    001C00              #define LFXTOFF_1                       
                                (0x0001)        /* LFXT is off if it is not
                                used as a source for ACLK, MCLK, or 
   3506    001C00                                                              
                                           SMCLK */
   3507    001C00              #define LFXTOFF_1_L                     
                                (0x0001)
   3508    001C00              #define SMCLKOFF                        
                                (0x0002)        /* SMCLK off */
   3509    001C00              #define SMCLKOFF_L                      
                                (0x0002)
   3510    001C00              #define SMCLKOFF_0                      
                                (0x0000)        /* SMCLK on */
   3511    001C00              #define SMCLKOFF_1                      
                                (0x0002)        /* SMCLK off */
   3512    001C00              #define SMCLKOFF_1_L                    
                                (0x0002)
   3513    001C00              #define VLOOFF                          
                                (0x0008)        /* VLO off */
   3514    001C00              #define VLOOFF_L                        
                                (0x0008)
   3515    001C00              #define VLOOFF_0                        
                                (0x0000)        /* VLO is on */
   3516    001C00              #define VLOOFF_1                        
                                (0x0008)        /* VLO is off if it is not used
                                as a source for ACLK, MCLK, or 
   3517    001C00                                                              
                                           SMCLK or if not used as a source for
                                the RTC in LPM3.5 */
   3518    001C00              #define VLOOFF_1_L                      
                                (0x0008)
   3519    001C00              #define LFXTBYPASS                      
                                (0x0010)        /* LFXT bypass select
                                */
   3520    001C00              #define LFXTBYPASS_L                    
                                (0x0010)
   3521    001C00              #define LFXTBYPASS_0                    
                                (0x0000)        /* LFXT sourced from external
                                crystal */
   3522    001C00              #define LFXTBYPASS_1                    
                                (0x0010)        /* LFXT sourced from external
                                clock signal */
   3523    001C00              #define LFXTBYPASS_1_L                  
                                (0x0010)
   3524    001C00              #define LFXTDRIVE                       
                                (0x00c0)        /* LFXT oscillator current
                                */
   3525    001C00              #define LFXTDRIVE_L                     
                                (0x00c0)
   3526    001C00              #define LFXTDRIVE0                      
                                (0x0040)        /* LFXT oscillator current
                                */
   3527    001C00              #define LFXTDRIVE0_L                    
                                (0x0040)
   3528    001C00              #define LFXTDRIVE1                      
                                (0x0080)        /* LFXT oscillator current
                                */
   3529    001C00              #define LFXTDRIVE1_L                    
                                (0x0080)
   3530    001C00              #define LFXTDRIVE_0                     
                                (0x0000)        /* Lowest drive strength and
                                current consumption LFXT oscillator */
   3531    001C00              #define LFXTDRIVE_1                     
                                (0x0040)        /* Increased drive strength
                                LFXT oscillator */
   3532    001C00              #define LFXTDRIVE_1_L                   
                                (0x0040)
   3533    001C00              #define LFXTDRIVE_2                     
                                (0x0080)        /* Increased drive strength
                                LFXT oscillator */
   3534    001C00              #define LFXTDRIVE_2_L                   
                                (0x0080)
   3535    001C00              #define LFXTDRIVE_3                     
                                (0x00c0)        /* Maximum drive strength and
                                maximum current consumption LFXT 
   3536    001C00                                                              
                                           oscillator */
   3537    001C00              #define LFXTDRIVE_3_L                   
                                (0x00c0)
   3538    001C00              #define HFXTOFF                         
                                (0x0100)        /* Turns off the HFXT
                                oscillator */
   3539    001C00              #define HFXTOFF_H                       
                                (0x0001)
   3540    001C00              #define HFXTOFF_0                       
                                (0x0000)        /* HFXT is on if HFXT is
                                selected via the port selection and HFXT
   3541    001C00                                                              
                                           is not in bypass mode of operation
                                */
   3542    001C00              #define HFXTOFF_1                       
                                (0x0100)        /* HFXT is off if it is not
                                used as a source for ACLK, MCLK, or 
   3543    001C00                                                              
                                           SMCLK */
   3544    001C00              #define HFXTOFF_1_H                     
                                (0x0001)
   3545    001C00              #define HFFREQ                          
                                (0x0c00)        /* HFXT frequency selection
                                */
   3546    001C00              #define HFFREQ_H                        
                                (0x000c)
   3547    001C00              #define HFFREQ0                         
                                (0x0400)        /* HFXT frequency selection
                                */
   3548    001C00              #define HFFREQ0_H                       
                                (0x0004)
   3549    001C00              #define HFFREQ1                         
                                (0x0800)        /* HFXT frequency selection
                                */
   3550    001C00              #define HFFREQ1_H                       
                                (0x0008)
   3551    001C00              #define HFFREQ_0                        
                                (0x0000)        /* 0 to 4 MHz */
   3552    001C00              #define HFFREQ_1                        
                                (0x0400)        /* Greater than 4 MHz to 8 MHz
                                */
   3553    001C00              #define HFFREQ_1_H                      
                                (0x0004)
   3554    001C00              #define HFFREQ_2                        
                                (0x0800)        /* Greater than 8 MHz to 16 MHz
                                */
   3555    001C00              #define HFFREQ_2_H                      
                                (0x0008)
   3556    001C00              #define HFFREQ_3                        
                                (0x0c00)        /* Greater than 16 MHz to 24
                                MHz */
   3557    001C00              #define HFFREQ_3_H                      
                                (0x000c)
   3558    001C00              #define HFXTBYPASS                      
                                (0x1000)        /* HFXT bypass select
                                */
   3559    001C00              #define HFXTBYPASS_H                    
                                (0x0010)
   3560    001C00              #define HFXTBYPASS_0                    
                                (0x0000)        /* HFXT sourced from external
                                crystal */
   3561    001C00              #define HFXTBYPASS_1                    
                                (0x1000)        /* HFXT sourced from external
                                clock signal */
   3562    001C00              #define HFXTBYPASS_1_H                  
                                (0x0010)
   3563    001C00              #define HFXTDRIVE                       
                                (0xc000)        /* HFXT oscillator current
                                */
   3564    001C00              #define HFXTDRIVE_H                     
                                (0x00c0)
   3565    001C00              #define HFXTDRIVE0                      
                                (0x4000)        /* HFXT oscillator current
                                */
   3566    001C00              #define HFXTDRIVE0_H                    
                                (0x0040)
   3567    001C00              #define HFXTDRIVE1                      
                                (0x8000)        /* HFXT oscillator current
                                */
   3568    001C00              #define HFXTDRIVE1_H                    
                                (0x0080)
   3569    001C00              #define HFXTDRIVE_0                     
                                (0x0000)        /* Lowest current consumption
                                */
   3570    001C00              #define HFXTDRIVE_1                     
                                (0x4000)        /* Increased drive strength
                                HFXT oscillator */
   3571    001C00              #define HFXTDRIVE_1_H                   
                                (0x0040)
   3572    001C00              #define HFXTDRIVE_2                     
                                (0x8000)        /* Increased drive strength
                                HFXT oscillator */
   3573    001C00              #define HFXTDRIVE_2_H                   
                                (0x0080)
   3574    001C00              #define HFXTDRIVE_3                     
                                (0xc000)        /* Maximum drive strength HFXT
                                oscillator */
   3575    001C00              #define HFXTDRIVE_3_H                   
                                (0x00c0)
   3576    001C00              
   3577    001C00              /* CSCTL5 Control Bits */
   3578    001C00              #define LFXTOFFG                        
                                (0x0001)        /* LFXT oscillator fault flag
                                */
   3579    001C00              #define LFXTOFFG_L                      
                                (0x0001)
   3580    001C00              #define LFXTOFFG_0                      
                                (0x0000)        /* No fault condition occurred
                                after the last reset */
   3581    001C00              #define LFXTOFFG_1                      
                                (0x0001)        /* LFXT fault; an LFXT fault
                                occurred after the last reset */
   3582    001C00              #define LFXTOFFG_1_L                    
                                (0x0001)
   3583    001C00              #define HFXTOFFG                        
                                (0x0002)        /* HFXT oscillator fault flag
                                */
   3584    001C00              #define HFXTOFFG_L                      
                                (0x0002)
   3585    001C00              #define HFXTOFFG_0                      
                                (0x0000)        /* No fault condition occurred
                                after the last reset */
   3586    001C00              #define HFXTOFFG_1                      
                                (0x0002)        /* HFXT fault; an HFXT fault
                                occurred after the last reset */
   3587    001C00              #define HFXTOFFG_1_L                    
                                (0x0002)
   3588    001C00              #define ENSTFCNT1                       
                                (0x0040)        /* Enable start counter for
                                LFXT */
   3589    001C00              #define ENSTFCNT1_L                     
                                (0x0040)
   3590    001C00              #define ENSTFCNT1_0                     
                                (0x0000)        /* Startup fault counter
                                disabled. Counter is cleared. */
   3591    001C00              #define ENSTFCNT1_1                     
                                (0x0040)        /* Startup fault counter
                                enabled */
   3592    001C00              #define ENSTFCNT1_1_L                   
                                (0x0040)
   3593    001C00              #define ENSTFCNT1__DISABLE              
                                (0x0000)        /* Startup fault counter
                                disabled. Counter is cleared. */
   3594    001C00              #define ENSTFCNT1__ENABLE               
                                (0x0040)        /* Startup fault counter
                                enabled */
   3595    001C00              #define ENSTFCNT1__ENABLE_L             
                                (0x0040)
   3596    001C00              #define ENSTFCNT2                       
                                (0x0080)        /* Enable start counter for
                                HFXT */
   3597    001C00              #define ENSTFCNT2_L                     
                                (0x0080)
   3598    001C00              #define ENSTFCNT2_0                     
                                (0x0000)        /* Startup fault counter
                                disabled. Counter is cleared. */
   3599    001C00              #define ENSTFCNT2_1                     
                                (0x0080)        /* Startup fault counter
                                enabled */
   3600    001C00              #define ENSTFCNT2_1_L                   
                                (0x0080)
   3601    001C00              #define ENSTFCNT2__DISABLE              
                                (0x0000)        /* Startup fault counter
                                disabled. Counter is cleared. */
   3602    001C00              #define ENSTFCNT2__ENABLE               
                                (0x0080)        /* Startup fault counter
                                enabled */
   3603    001C00              #define ENSTFCNT2__ENABLE_L             
                                (0x0080)
   3604    001C00              
   3605    001C00              /* CSCTL6 Control Bits */
   3606    001C00              #define ACLKREQEN                       
                                (0x0001)        /* ACLK clock request enable
                                */
   3607    001C00              #define ACLKREQEN_L                     
                                (0x0001)
   3608    001C00              #define ACLKREQEN_0                     
                                (0x0000)        /* ACLK conditional requests
                                are disabled */
   3609    001C00              #define ACLKREQEN_1                     
                                (0x0001)        /* ACLK conditional requests
                                are enabled */
   3610    001C00              #define ACLKREQEN_1_L                   
                                (0x0001)
   3611    001C00              #define ACLKREQEN__DISABLE              
                                (0x0000)        /* ACLK conditional requests
                                are disabled */
   3612    001C00              #define ACLKREQEN__ENABLE               
                                (0x0001)        /* ACLK conditional requests
                                are enabled */
   3613    001C00              #define ACLKREQEN__ENABLE_L             
                                (0x0001)
   3614    001C00              #define MCLKREQEN                       
                                (0x0002)        /* MCLK clock request enable
                                */
   3615    001C00              #define MCLKREQEN_L                     
                                (0x0002)
   3616    001C00              #define MCLKREQEN_0                     
                                (0x0000)        /* MCLK conditional requests
                                are disabled */
   3617    001C00              #define MCLKREQEN_1                     
                                (0x0002)        /* MCLK conditional requests
                                are enabled */
   3618    001C00              #define MCLKREQEN_1_L                   
                                (0x0002)
   3619    001C00              #define MCLKREQEN__DISABLE              
                                (0x0000)        /* MCLK conditional requests
                                are disabled */
   3620    001C00              #define MCLKREQEN__ENABLE               
                                (0x0002)        /* MCLK conditional requests
                                are enabled */
   3621    001C00              #define MCLKREQEN__ENABLE_L             
                                (0x0002)
   3622    001C00              #define SMCLKREQEN                      
                                (0x0004)        /* SMCLK clock request enable
                                */
   3623    001C00              #define SMCLKREQEN_L                    
                                (0x0004)
   3624    001C00              #define SMCLKREQEN_0                    
                                (0x0000)        /* SMCLK conditional requests
                                are disabled */
   3625    001C00              #define SMCLKREQEN_1                    
                                (0x0004)        /* SMCLK conditional requests
                                are enabled */
   3626    001C00              #define SMCLKREQEN_1_L                  
                                (0x0004)
   3627    001C00              #define SMCLKREQEN__DISABLE             
                                (0x0000)        /* SMCLK conditional requests
                                are disabled */
   3628    001C00              #define SMCLKREQEN__ENABLE              
                                (0x0004)        /* SMCLK conditional requests
                                are enabled */
   3629    001C00              #define SMCLKREQEN__ENABLE_L            
                                (0x0004)
   3630    001C00              #define MODCLKREQEN                     
                                (0x0008)        /* MODCLK clock request enable
                                */
   3631    001C00              #define MODCLKREQEN_L                   
                                (0x0008)
   3632    001C00              #define MODCLKREQEN_0                   
                                (0x0000)        /* MODCLK conditional requests
                                are disabled */
   3633    001C00              #define MODCLKREQEN_1                   
                                (0x0008)        /* MODCLK conditional requests
                                are enabled */
   3634    001C00              #define MODCLKREQEN_1_L                 
                                (0x0008)
   3635    001C00              #define MODCLKREQEN__DISABLE            
                                (0x0000)        /* MODCLK conditional requests
                                are disabled */
   3636    001C00              #define MODCLKREQEN__ENABLE             
                                (0x0008)        /* MODCLK conditional requests
                                are enabled */
   3637    001C00              #define MODCLKREQEN__ENABLE_L           
                                (0x0008)
   3638    001C00              
   3639    001C00              
   3640    001C00              /***********************************************
                               ******************************
   3641    001C00               DIO Registers
   3642    001C00              ************************************************
                               *****************************/
   3643    001C00              
   3644    001C00              #define __MSP430_HAS_DIO__                    /*
                                Definition to show that module is available
                                */
   3645    001C00              #define __MSP430_BASEADDRESS_DIO__ 0x0200
   3646    001C00              #define DIO_BASE               __MSP430_BASEADDR
                               ESS_DIO__
   3647    001C00              #define __MSP430_HAS_PORTA_R__                /*
                                Definition to show that port is available
                                */
   3648    001C00              #define __MSP430_BASEADDRESS_PORTA_R__
                                0x200
   3649    001C00              #define PA_BASE                __MSP430_BASEADDR
                               ESS_PORTA_R__
   3650    001C00              #define __MSP430_HAS_PORTB_R__                /*
                                Definition to show that port is available
                                */
   3651    001C00              #define __MSP430_BASEADDRESS_PORTB_R__
                                0x220
   3652    001C00              #define PB_BASE                __MSP430_BASEADDR
                               ESS_PORTB_R__
   3653    001C00              #define __MSP430_HAS_PORTC_R__                /*
                                Definition to show that port is available
                                */
   3654    001C00              #define __MSP430_BASEADDRESS_PORTC_R__
                                0x240
   3655    001C00              #define PC_BASE                __MSP430_BASEADDR
                               ESS_PORTC_R__
   3656    001C00              #define __MSP430_HAS_PORTD_R__                /*
                                Definition to show that port is available
                                */
   3657    001C00              #define __MSP430_BASEADDRESS_PORTD_R__
                                0x260
   3658    001C00              #define PD_BASE                __MSP430_BASEADDR
                               ESS_PORTD_R__
   3659    001C00              #define __MSP430_HAS_PORTJ_R__                /*
                                Definition to show that port is available
                                */
   3660    001C00              #define __MSP430_BASEADDRESS_PORTJ_R__
                                0x320
   3661    001C00              #define PJ_BASE                __MSP430_BASEADDR
                               ESS_PORTJ_R__
   3662    001C00              #define __MSP430_HAS_PORT1_R__                /*
                                Definition to show that port is available
                                */
   3663    001C00              #define __MSP430_BASEADDRESS_PORT1_R__
                                0x200
   3664    001C00              #define P1_BASE                __MSP430_BASEADDR
                               ESS_PORT1_R__
   3665    001C00              #define __MSP430_HAS_PORT2_R__                /*
                                Definition to show that port is available
                                */
   3666    001C00              #define __MSP430_BASEADDRESS_PORT2_R__
                                0x200
   3667    001C00              #define P2_BASE                __MSP430_BASEADDR
                               ESS_PORT2_R__
   3668    001C00              #define __MSP430_HAS_PORT3_R__                /*
                                Definition to show that port is available
                                */
   3669    001C00              #define __MSP430_BASEADDRESS_PORT3_R__
                                0x220
   3670    001C00              #define P3_BASE                __MSP430_BASEADDR
                               ESS_PORT3_R__
   3671    001C00              #define __MSP430_HAS_PORT4_R__                /*
                                Definition to show that port is available
                                */
   3672    001C00              #define __MSP430_BASEADDRESS_PORT4_R__
                                0x220
   3673    001C00              #define P4_BASE                __MSP430_BASEADDR
                               ESS_PORT4_R__
   3674    001C00              #define __MSP430_HAS_PORT5_R__                /*
                                Definition to show that port is available
                                */
   3675    001C00              #define __MSP430_BASEADDRESS_PORT5_R__
                                0x240
   3676    001C00              #define P5_BASE                __MSP430_BASEADDR
                               ESS_PORT5_R__
   3677    001C00              #define __MSP430_HAS_PORT6_R__                /*
                                Definition to show that port is available
                                */
   3678    001C00              #define __MSP430_BASEADDRESS_PORT6_R__
                                0x240
   3679    001C00              #define P6_BASE                __MSP430_BASEADDR
                               ESS_PORT6_R__
   3680    001C00              #define __MSP430_HAS_PORT7_R__                /*
                                Definition to show that port is available
                                */
   3681    001C00              #define __MSP430_BASEADDRESS_PORT7_R__
                                0x260
   3682    001C00              #define P7_BASE                __MSP430_BASEADDR
                               ESS_PORT7_R__
   3683    001C00              #define __MSP430_HAS_PORT8_R__                /*
                                Definition to show that port is available
                                */
   3684    001C00              #define __MSP430_BASEADDRESS_PORT8_R__
                                0x260
   3685    001C00              #define P8_BASE                __MSP430_BASEADDR
                               ESS_PORT8_R__
   3686    001C00              #define __MSP430_HAS_PASEL0__                 /*
                                Define for DriverLib */
   3687    001C00              #define __MSP430_HAS_PASEL1__                 /*
                                Define for DriverLib */
   3688    001C00              #define __MSP430_HAS_PBSEL0__                 /*
                                Define for DriverLib */
   3689    001C00              #define __MSP430_HAS_PBSEL1__                 /*
                                Define for DriverLib */
   3690    001C00              #define __MSP430_HAS_PCSEL0__                 /*
                                Define for DriverLib */
   3691    001C00              #define __MSP430_HAS_PCSEL1__                 /*
                                Define for DriverLib */
   3692    001C00              #define __MSP430_HAS_PDSEL0__                 /*
                                Define for DriverLib */
   3693    001C00              #define __MSP430_HAS_PDSEL1__                 /*
                                Define for DriverLib */
   3694    001C00              #define __MSP430_HAS_PJSEL0__                 /*
                                Define for DriverLib */
   3695    001C00              #define __MSP430_HAS_PJSEL1__                 /*
                                Define for DriverLib */
   3696    001C00              #define __MSP430_HAS_P1SEL0__                 /*
                                Define for DriverLib */
   3697    001C00              #define __MSP430_HAS_P2SEL0__                 /*
                                Define for DriverLib */
   3698    001C00              #define __MSP430_HAS_P1SEL1__                 /*
                                Define for DriverLib */
   3699    001C00              #define __MSP430_HAS_P2SEL1__                 /*
                                Define for DriverLib */
   3700    001C00              #define __MSP430_HAS_P4SEL0__                 /*
                                Define for DriverLib */
   3701    001C00              #define __MSP430_HAS_P3SEL0__                 /*
                                Define for DriverLib */
   3702    001C00              #define __MSP430_HAS_P3SEL1__                 /*
                                Define for DriverLib */
   3703    001C00              #define __MSP430_HAS_P4SEL1__                 /*
                                Define for DriverLib */
   3704    001C00              #define __MSP430_HAS_P5SEL0__                 /*
                                Define for DriverLib */
   3705    001C00              #define __MSP430_HAS_P6SEL0__                 /*
                                Define for DriverLib */
   3706    001C00              #define __MSP430_HAS_P5SEL1__                 /*
                                Define for DriverLib */
   3707    001C00              #define __MSP430_HAS_P6SEL1__                 /*
                                Define for DriverLib */
   3708    001C00              #define __MSP430_HAS_P7SEL0__                 /*
                                Define for DriverLib */
   3709    001C00              #define __MSP430_HAS_P8SEL0__                 /*
                                Define for DriverLib */
   3710    001C00              #define __MSP430_HAS_P7SEL1__                 /*
                                Define for DriverLib */
   3711    001C00              #define __MSP430_HAS_P8SEL1__                 /*
                                Define for DriverLib */
   3712    001C00              
   3713    001C00              #define  PAIN_                          
                                (0x200u)        /* Port A Input */
   3714    001C00              DEFCW(   PAIN                , PAIN_)
   3714.1  001C00              sfrb PAIN_L = (0x200u);
   3714.2  001C00              sfrb PAIN_H = (0x200u)+1;
   3714.3  001C00              sfrw PAIN   = (0x200u);
   3714.4  001C00                    endm
   3715    001C00              #define  PAOUT_                         
                                (0x202u)        /* Port A Output */
   3716    001C00              DEFCW(   PAOUT               , PAOUT_)
   3716.1  001C00              sfrb PAOUT_L = (0x202u);
   3716.2  001C00              sfrb PAOUT_H = (0x202u)+1;
   3716.3  001C00              sfrw PAOUT   = (0x202u);
   3716.4  001C00                    endm
   3717    001C00              #define  PADIR_                         
                                (0x204u)        /* Port A Direction */
   3718    001C00              DEFCW(   PADIR               , PADIR_)
   3718.1  001C00              sfrb PADIR_L = (0x204u);
   3718.2  001C00              sfrb PADIR_H = (0x204u)+1;
   3718.3  001C00              sfrw PADIR   = (0x204u);
   3718.4  001C00                    endm
   3719    001C00              #define  PAREN_                         
                                (0x206u)        /* Port A Resistor Enable
                                */
   3720    001C00              DEFCW(   PAREN               , PAREN_)
   3720.1  001C00              sfrb PAREN_L = (0x206u);
   3720.2  001C00              sfrb PAREN_H = (0x206u)+1;
   3720.3  001C00              sfrw PAREN   = (0x206u);
   3720.4  001C00                    endm
   3721    001C00              #define  PASEL0_                        
                                (0x20Au)        /* Port A Select 0 */
   3722    001C00              DEFCW(   PASEL0              , PASEL0_)
   3722.1  001C00              sfrb PASEL0_L = (0x20Au);
   3722.2  001C00              sfrb PASEL0_H = (0x20Au)+1;
   3722.3  001C00              sfrw PASEL0   = (0x20Au);
   3722.4  001C00                    endm
   3723    001C00              #define  PASEL1_                        
                                (0x20Cu)        /* Port A Select 1 */
   3724    001C00              DEFCW(   PASEL1              , PASEL1_)
   3724.1  001C00              sfrb PASEL1_L = (0x20Cu);
   3724.2  001C00              sfrb PASEL1_H = (0x20Cu)+1;
   3724.3  001C00              sfrw PASEL1   = (0x20Cu);
   3724.4  001C00                    endm
   3725    001C00              #define  P1IV_                          
                                (0x20Eu)        /* Port 1 Interrupt Vector
                                Register */
   3726    001C00              DEFCW(   P1IV                , P1IV_)
   3726.1  001C00              sfrb P1IV_L = (0x20Eu);
   3726.2  001C00              sfrb P1IV_H = (0x20Eu)+1;
   3726.3  001C00              sfrw P1IV   = (0x20Eu);
   3726.4  001C00                    endm
   3727    001C00              #define  PASELC_                        
                                (0x216u)        /* Port A Complement Select
                                */
   3728    001C00              DEFCW(   PASELC              , PASELC_)
   3728.1  001C00              sfrb PASELC_L = (0x216u);
   3728.2  001C00              sfrb PASELC_H = (0x216u)+1;
   3728.3  001C00              sfrw PASELC   = (0x216u);
   3728.4  001C00                    endm
   3729    001C00              #define  PAIES_                         
                                (0x218u)        /* Port A Interrupt Edge Select
                                */
   3730    001C00              DEFCW(   PAIES               , PAIES_)
   3730.1  001C00              sfrb PAIES_L = (0x218u);
   3730.2  001C00              sfrb PAIES_H = (0x218u)+1;
   3730.3  001C00              sfrw PAIES   = (0x218u);
   3730.4  001C00                    endm
   3731    001C00              #define  PAIE_                          
                                (0x21Au)        /* Port A Interrupt Enable
                                */
   3732    001C00              DEFCW(   PAIE                , PAIE_)
   3732.1  001C00              sfrb PAIE_L = (0x21Au);
   3732.2  001C00              sfrb PAIE_H = (0x21Au)+1;
   3732.3  001C00              sfrw PAIE   = (0x21Au);
   3732.4  001C00                    endm
   3733    001C00              #define  PAIFG_                         
                                (0x21Cu)        /* Port A Interrupt Flag
                                */
   3734    001C00              DEFCW(   PAIFG               , PAIFG_)
   3734.1  001C00              sfrb PAIFG_L = (0x21Cu);
   3734.2  001C00              sfrb PAIFG_H = (0x21Cu)+1;
   3734.3  001C00              sfrw PAIFG   = (0x21Cu);
   3734.4  001C00                    endm
   3735    001C00              #define  P2IV_                          
                                (0x21Eu)        /* Port 2 Interrupt Vector
                                Register */
   3736    001C00              DEFCW(   P2IV                , P2IV_)
   3736.1  001C00              sfrb P2IV_L = (0x21Eu);
   3736.2  001C00              sfrb P2IV_H = (0x21Eu)+1;
   3736.3  001C00              sfrw P2IV   = (0x21Eu);
   3736.4  001C00                    endm
   3737    001C00              #define  PBIN_                          
                                (0x220u)        /* Port B Input */
   3738    001C00              DEFCW(   PBIN                , PBIN_)
   3738.1  001C00              sfrb PBIN_L = (0x220u);
   3738.2  001C00              sfrb PBIN_H = (0x220u)+1;
   3738.3  001C00              sfrw PBIN   = (0x220u);
   3738.4  001C00                    endm
   3739    001C00              #define  PBOUT_                         
                                (0x222u)        /* Port B Output */
   3740    001C00              DEFCW(   PBOUT               , PBOUT_)
   3740.1  001C00              sfrb PBOUT_L = (0x222u);
   3740.2  001C00              sfrb PBOUT_H = (0x222u)+1;
   3740.3  001C00              sfrw PBOUT   = (0x222u);
   3740.4  001C00                    endm
   3741    001C00              #define  PBDIR_                         
                                (0x224u)        /* Port B Direction */
   3742    001C00              DEFCW(   PBDIR               , PBDIR_)
   3742.1  001C00              sfrb PBDIR_L = (0x224u);
   3742.2  001C00              sfrb PBDIR_H = (0x224u)+1;
   3742.3  001C00              sfrw PBDIR   = (0x224u);
   3742.4  001C00                    endm
   3743    001C00              #define  PBREN_                         
                                (0x226u)        /* Port B Resistor Enable
                                */
   3744    001C00              DEFCW(   PBREN               , PBREN_)
   3744.1  001C00              sfrb PBREN_L = (0x226u);
   3744.2  001C00              sfrb PBREN_H = (0x226u)+1;
   3744.3  001C00              sfrw PBREN   = (0x226u);
   3744.4  001C00                    endm
   3745    001C00              #define  PBSEL0_                        
                                (0x22Au)        /* Port B Select 0 */
   3746    001C00              DEFCW(   PBSEL0              , PBSEL0_)
   3746.1  001C00              sfrb PBSEL0_L = (0x22Au);
   3746.2  001C00              sfrb PBSEL0_H = (0x22Au)+1;
   3746.3  001C00              sfrw PBSEL0   = (0x22Au);
   3746.4  001C00                    endm
   3747    001C00              #define  PBSEL1_                        
                                (0x22Cu)        /* Port B Select 1 */
   3748    001C00              DEFCW(   PBSEL1              , PBSEL1_)
   3748.1  001C00              sfrb PBSEL1_L = (0x22Cu);
   3748.2  001C00              sfrb PBSEL1_H = (0x22Cu)+1;
   3748.3  001C00              sfrw PBSEL1   = (0x22Cu);
   3748.4  001C00                    endm
   3749    001C00              #define  P3IV_                          
                                (0x22Eu)        /* Port 3 Interrupt Vector
                                Register */
   3750    001C00              DEFCW(   P3IV                , P3IV_)
   3750.1  001C00              sfrb P3IV_L = (0x22Eu);
   3750.2  001C00              sfrb P3IV_H = (0x22Eu)+1;
   3750.3  001C00              sfrw P3IV   = (0x22Eu);
   3750.4  001C00                    endm
   3751    001C00              #define  PBSELC_                        
                                (0x236u)        /* Port B Complement Select
                                */
   3752    001C00              DEFCW(   PBSELC              , PBSELC_)
   3752.1  001C00              sfrb PBSELC_L = (0x236u);
   3752.2  001C00              sfrb PBSELC_H = (0x236u)+1;
   3752.3  001C00              sfrw PBSELC   = (0x236u);
   3752.4  001C00                    endm
   3753    001C00              #define  PBIES_                         
                                (0x238u)        /* Port B Interrupt Edge Select
                                */
   3754    001C00              DEFCW(   PBIES               , PBIES_)
   3754.1  001C00              sfrb PBIES_L = (0x238u);
   3754.2  001C00              sfrb PBIES_H = (0x238u)+1;
   3754.3  001C00              sfrw PBIES   = (0x238u);
   3754.4  001C00                    endm
   3755    001C00              #define  PBIE_                          
                                (0x23Au)        /* Port B Interrupt Enable
                                */
   3756    001C00              DEFCW(   PBIE                , PBIE_)
   3756.1  001C00              sfrb PBIE_L = (0x23Au);
   3756.2  001C00              sfrb PBIE_H = (0x23Au)+1;
   3756.3  001C00              sfrw PBIE   = (0x23Au);
   3756.4  001C00                    endm
   3757    001C00              #define  PBIFG_                         
                                (0x23Cu)        /* Port B Interrupt Flag
                                */
   3758    001C00              DEFCW(   PBIFG               , PBIFG_)
   3758.1  001C00              sfrb PBIFG_L = (0x23Cu);
   3758.2  001C00              sfrb PBIFG_H = (0x23Cu)+1;
   3758.3  001C00              sfrw PBIFG   = (0x23Cu);
   3758.4  001C00                    endm
   3759    001C00              #define  P4IV_                          
                                (0x23Eu)        /* Port 4 Interrupt Vector
                                Register */
   3760    001C00              DEFCW(   P4IV                , P4IV_)
   3760.1  001C00              sfrb P4IV_L = (0x23Eu);
   3760.2  001C00              sfrb P4IV_H = (0x23Eu)+1;
   3760.3  001C00              sfrw P4IV   = (0x23Eu);
   3760.4  001C00                    endm
   3761    001C00              #define  PCIN_                          
                                (0x240u)        /* Port C Input */
   3762    001C00              DEFCW(   PCIN                , PCIN_)
   3762.1  001C00              sfrb PCIN_L = (0x240u);
   3762.2  001C00              sfrb PCIN_H = (0x240u)+1;
   3762.3  001C00              sfrw PCIN   = (0x240u);
   3762.4  001C00                    endm
   3763    001C00              #define  PCOUT_                         
                                (0x242u)        /* Port C Output */
   3764    001C00              DEFCW(   PCOUT               , PCOUT_)
   3764.1  001C00              sfrb PCOUT_L = (0x242u);
   3764.2  001C00              sfrb PCOUT_H = (0x242u)+1;
   3764.3  001C00              sfrw PCOUT   = (0x242u);
   3764.4  001C00                    endm
   3765    001C00              #define  PCDIR_                         
                                (0x244u)        /* Port C Direction */
   3766    001C00              DEFCW(   PCDIR               , PCDIR_)
   3766.1  001C00              sfrb PCDIR_L = (0x244u);
   3766.2  001C00              sfrb PCDIR_H = (0x244u)+1;
   3766.3  001C00              sfrw PCDIR   = (0x244u);
   3766.4  001C00                    endm
   3767    001C00              #define  PCREN_                         
                                (0x246u)        /* Port C Resistor Enable
                                */
   3768    001C00              DEFCW(   PCREN               , PCREN_)
   3768.1  001C00              sfrb PCREN_L = (0x246u);
   3768.2  001C00              sfrb PCREN_H = (0x246u)+1;
   3768.3  001C00              sfrw PCREN   = (0x246u);
   3768.4  001C00                    endm
   3769    001C00              #define  PCSEL0_                        
                                (0x24Au)        /* Port C Select 0 */
   3770    001C00              DEFCW(   PCSEL0              , PCSEL0_)
   3770.1  001C00              sfrb PCSEL0_L = (0x24Au);
   3770.2  001C00              sfrb PCSEL0_H = (0x24Au)+1;
   3770.3  001C00              sfrw PCSEL0   = (0x24Au);
   3770.4  001C00                    endm
   3771    001C00              #define  PCSEL1_                        
                                (0x24Cu)        /* Port C Select 1 */
   3772    001C00              DEFCW(   PCSEL1              , PCSEL1_)
   3772.1  001C00              sfrb PCSEL1_L = (0x24Cu);
   3772.2  001C00              sfrb PCSEL1_H = (0x24Cu)+1;
   3772.3  001C00              sfrw PCSEL1   = (0x24Cu);
   3772.4  001C00                    endm
   3773    001C00              #define  P5IV_                          
                                (0x24Eu)        /* Port 5 Interrupt Vector
                                Register */
   3774    001C00              DEFCW(   P5IV                , P5IV_)
   3774.1  001C00              sfrb P5IV_L = (0x24Eu);
   3774.2  001C00              sfrb P5IV_H = (0x24Eu)+1;
   3774.3  001C00              sfrw P5IV   = (0x24Eu);
   3774.4  001C00                    endm
   3775    001C00              #define  PCSELC_                        
                                (0x256u)        /* Port C Complement Select
                                */
   3776    001C00              DEFCW(   PCSELC              , PCSELC_)
   3776.1  001C00              sfrb PCSELC_L = (0x256u);
   3776.2  001C00              sfrb PCSELC_H = (0x256u)+1;
   3776.3  001C00              sfrw PCSELC   = (0x256u);
   3776.4  001C00                    endm
   3777    001C00              #define  PCIES_                         
                                (0x258u)        /* Port C Interrupt Edge Select
                                */
   3778    001C00              DEFCW(   PCIES               , PCIES_)
   3778.1  001C00              sfrb PCIES_L = (0x258u);
   3778.2  001C00              sfrb PCIES_H = (0x258u)+1;
   3778.3  001C00              sfrw PCIES   = (0x258u);
   3778.4  001C00                    endm
   3779    001C00              #define  PCIE_                          
                                (0x25Au)        /* Port C Interrupt Enable
                                */
   3780    001C00              DEFCW(   PCIE                , PCIE_)
   3780.1  001C00              sfrb PCIE_L = (0x25Au);
   3780.2  001C00              sfrb PCIE_H = (0x25Au)+1;
   3780.3  001C00              sfrw PCIE   = (0x25Au);
   3780.4  001C00                    endm
   3781    001C00              #define  PCIFG_                         
                                (0x25Cu)        /* Port C Interrupt Flag
                                */
   3782    001C00              DEFCW(   PCIFG               , PCIFG_)
   3782.1  001C00              sfrb PCIFG_L = (0x25Cu);
   3782.2  001C00              sfrb PCIFG_H = (0x25Cu)+1;
   3782.3  001C00              sfrw PCIFG   = (0x25Cu);
   3782.4  001C00                    endm
   3783    001C00              #define  P6IV_                          
                                (0x25Eu)        /* Port 6 Interrupt Vector
                                Register */
   3784    001C00              DEFCW(   P6IV                , P6IV_)
   3784.1  001C00              sfrb P6IV_L = (0x25Eu);
   3784.2  001C00              sfrb P6IV_H = (0x25Eu)+1;
   3784.3  001C00              sfrw P6IV   = (0x25Eu);
   3784.4  001C00                    endm
   3785    001C00              #define  PDIN_                          
                                (0x260u)        /* Port D Input */
   3786    001C00              DEFCW(   PDIN                , PDIN_)
   3786.1  001C00              sfrb PDIN_L = (0x260u);
   3786.2  001C00              sfrb PDIN_H = (0x260u)+1;
   3786.3  001C00              sfrw PDIN   = (0x260u);
   3786.4  001C00                    endm
   3787    001C00              #define  PDOUT_                         
                                (0x262u)        /* Port D Output */
   3788    001C00              DEFCW(   PDOUT               , PDOUT_)
   3788.1  001C00              sfrb PDOUT_L = (0x262u);
   3788.2  001C00              sfrb PDOUT_H = (0x262u)+1;
   3788.3  001C00              sfrw PDOUT   = (0x262u);
   3788.4  001C00                    endm
   3789    001C00              #define  PDDIR_                         
                                (0x264u)        /* Port D Direction */
   3790    001C00              DEFCW(   PDDIR               , PDDIR_)
   3790.1  001C00              sfrb PDDIR_L = (0x264u);
   3790.2  001C00              sfrb PDDIR_H = (0x264u)+1;
   3790.3  001C00              sfrw PDDIR   = (0x264u);
   3790.4  001C00                    endm
   3791    001C00              #define  PDREN_                         
                                (0x266u)        /* Port D Resistor Enable
                                */
   3792    001C00              DEFCW(   PDREN               , PDREN_)
   3792.1  001C00              sfrb PDREN_L = (0x266u);
   3792.2  001C00              sfrb PDREN_H = (0x266u)+1;
   3792.3  001C00              sfrw PDREN   = (0x266u);
   3792.4  001C00                    endm
   3793    001C00              #define  PDSEL0_                        
                                (0x26Au)        /* Port D Select 0 */
   3794    001C00              DEFCW(   PDSEL0              , PDSEL0_)
   3794.1  001C00              sfrb PDSEL0_L = (0x26Au);
   3794.2  001C00              sfrb PDSEL0_H = (0x26Au)+1;
   3794.3  001C00              sfrw PDSEL0   = (0x26Au);
   3794.4  001C00                    endm
   3795    001C00              #define  PDSEL1_                        
                                (0x26Cu)        /* Port D Select 1 */
   3796    001C00              DEFCW(   PDSEL1              , PDSEL1_)
   3796.1  001C00              sfrb PDSEL1_L = (0x26Cu);
   3796.2  001C00              sfrb PDSEL1_H = (0x26Cu)+1;
   3796.3  001C00              sfrw PDSEL1   = (0x26Cu);
   3796.4  001C00                    endm
   3797    001C00              #define  P7IV_                          
                                (0x26Eu)        /* Port 7 Interrupt Vector
                                Register */
   3798    001C00              DEFCW(   P7IV                , P7IV_)
   3798.1  001C00              sfrb P7IV_L = (0x26Eu);
   3798.2  001C00              sfrb P7IV_H = (0x26Eu)+1;
   3798.3  001C00              sfrw P7IV   = (0x26Eu);
   3798.4  001C00                    endm
   3799    001C00              #define  PDSELC_                        
                                (0x276u)        /* Port D Complement Select
                                */
   3800    001C00              DEFCW(   PDSELC              , PDSELC_)
   3800.1  001C00              sfrb PDSELC_L = (0x276u);
   3800.2  001C00              sfrb PDSELC_H = (0x276u)+1;
   3800.3  001C00              sfrw PDSELC   = (0x276u);
   3800.4  001C00                    endm
   3801    001C00              #define  PDIES_                         
                                (0x278u)        /* Port D Interrupt Edge Select
                                */
   3802    001C00              DEFCW(   PDIES               , PDIES_)
   3802.1  001C00              sfrb PDIES_L = (0x278u);
   3802.2  001C00              sfrb PDIES_H = (0x278u)+1;
   3802.3  001C00              sfrw PDIES   = (0x278u);
   3802.4  001C00                    endm
   3803    001C00              #define  PDIE_                          
                                (0x27Au)        /* Port D Interrupt Enable
                                */
   3804    001C00              DEFCW(   PDIE                , PDIE_)
   3804.1  001C00              sfrb PDIE_L = (0x27Au);
   3804.2  001C00              sfrb PDIE_H = (0x27Au)+1;
   3804.3  001C00              sfrw PDIE   = (0x27Au);
   3804.4  001C00                    endm
   3805    001C00              #define  PDIFG_                         
                                (0x27Cu)        /* Port D Interrupt Flag
                                */
   3806    001C00              DEFCW(   PDIFG               , PDIFG_)
   3806.1  001C00              sfrb PDIFG_L = (0x27Cu);
   3806.2  001C00              sfrb PDIFG_H = (0x27Cu)+1;
   3806.3  001C00              sfrw PDIFG   = (0x27Cu);
   3806.4  001C00                    endm
   3807    001C00              #define  P8IV_                          
                                (0x27Eu)        /* Port 8 Interrupt Vector
                                Register */
   3808    001C00              DEFCW(   P8IV                , P8IV_)
   3808.1  001C00              sfrb P8IV_L = (0x27Eu);
   3808.2  001C00              sfrb P8IV_H = (0x27Eu)+1;
   3808.3  001C00              sfrw P8IV   = (0x27Eu);
   3808.4  001C00                    endm
   3809    001C00              #define  PJIN_                          
                                (0x320u)        /* Port J Input */
   3810    001C00              DEFCW(   PJIN                , PJIN_)
   3810.1  001C00              sfrb PJIN_L = (0x320u);
   3810.2  001C00              sfrb PJIN_H = (0x320u)+1;
   3810.3  001C00              sfrw PJIN   = (0x320u);
   3810.4  001C00                    endm
   3811    001C00              #define  PJOUT_                         
                                (0x322u)        /* Port J Output */
   3812    001C00              DEFCW(   PJOUT               , PJOUT_)
   3812.1  001C00              sfrb PJOUT_L = (0x322u);
   3812.2  001C00              sfrb PJOUT_H = (0x322u)+1;
   3812.3  001C00              sfrw PJOUT   = (0x322u);
   3812.4  001C00                    endm
   3813    001C00              #define  PJDIR_                         
                                (0x324u)        /* Port J Direction */
   3814    001C00              DEFCW(   PJDIR               , PJDIR_)
   3814.1  001C00              sfrb PJDIR_L = (0x324u);
   3814.2  001C00              sfrb PJDIR_H = (0x324u)+1;
   3814.3  001C00              sfrw PJDIR   = (0x324u);
   3814.4  001C00                    endm
   3815    001C00              #define  PJREN_                         
                                (0x326u)        /* Port J Resistor Enable
                                */
   3816    001C00              DEFCW(   PJREN               , PJREN_)
   3816.1  001C00              sfrb PJREN_L = (0x326u);
   3816.2  001C00              sfrb PJREN_H = (0x326u)+1;
   3816.3  001C00              sfrw PJREN   = (0x326u);
   3816.4  001C00                    endm
   3817    001C00              #define  PJSEL0_                        
                                (0x32Au)        /* Port J Select 0 */
   3818    001C00              DEFCW(   PJSEL0              , PJSEL0_)
   3818.1  001C00              sfrb PJSEL0_L = (0x32Au);
   3818.2  001C00              sfrb PJSEL0_H = (0x32Au)+1;
   3818.3  001C00              sfrw PJSEL0   = (0x32Au);
   3818.4  001C00                    endm
   3819    001C00              #define  PJSEL1_                        
                                (0x32Cu)        /* Port J Select 1 */
   3820    001C00              DEFCW(   PJSEL1              , PJSEL1_)
   3820.1  001C00              sfrb PJSEL1_L = (0x32Cu);
   3820.2  001C00              sfrb PJSEL1_H = (0x32Cu)+1;
   3820.3  001C00              sfrw PJSEL1   = (0x32Cu);
   3820.4  001C00                    endm
   3821    001C00              #define  PJSELC_                        
                                (0x336u)        /* Port J Complement Select
                                */
   3822    001C00              DEFCW(   PJSELC              , PJSELC_)
   3822.1  001C00              sfrb PJSELC_L = (0x336u);
   3822.2  001C00              sfrb PJSELC_H = (0x336u)+1;
   3822.3  001C00              sfrw PJSELC   = (0x336u);
   3822.4  001C00                    endm
   3823    001C00              #define  P1IN                            PAIN_L 
                                        /* Port 1 Input */
   3824    001C00              #define  P2IN                            PAIN_H 
                                        /* Port 2 Input */
   3825    001C00              #define  P2OUT                           PAOUT_H
                                        /* Port 2 Output */
   3826    001C00              #define  P1OUT                           PAOUT_L
                                        /* Port 1 Output */
   3827    001C00              #define  P1DIR                           PADIR_L
                                        /* Port 1 Direction */
   3828    001C00              #define  P2DIR                           PADIR_H
                                        /* Port 2 Direction */
   3829    001C00              #define  P1REN                           PAREN_L
                                        /* Port 1 Resistor Enable */
   3830    001C00              #define  P2REN                           PAREN_H
                                        /* Port 2 Resistor Enable */
   3831    001C00              #define  P1SEL0                         
                                PASEL0_L        /* Port 1 Select 0 */
   3832    001C00              #define  P2SEL0                         
                                PASEL0_H        /* Port 2 Select 0 */
   3833    001C00              #define  P1SEL1                         
                                PASEL1_L        /* Port 1 Select 1 */
   3834    001C00              #define  P2SEL1                         
                                PASEL1_H        /* Port 2 Select 1 */
   3835    001C00              #define  P1SELC                         
                                PASELC_L        /* Port 1 Complement Select
                                */
   3836    001C00              #define  P2SELC                         
                                PASELC_H        /* Port 2 Complement Select
                                */
   3837    001C00              #define  P1IES                           PAIES_L
                                        /* Port 1 Interrupt Edge Select
                                */
   3838    001C00              #define  P2IES                           PAIES_H
                                        /* Port 2 Interrupt Edge Select
                                */
   3839    001C00              #define  P1IE                            PAIE_L 
                                        /* Port 1 Interrupt Enable */
   3840    001C00              #define  P2IE                            PAIE_H 
                                        /* Port 2 Interrupt Enable */
   3841    001C00              #define  P1IFG                           PAIFG_L
                                        /* Port 1 Interrupt Flag */
   3842    001C00              #define  P2IFG                           PAIFG_H
                                        /* Port 2 Interrupt Flag */
   3843    001C00              #define  P3IN                            PBIN_L 
                                        /* Port 3 Input */
   3844    001C00              #define  P4IN                            PBIN_H 
                                        /* Port 4 Input */
   3845    001C00              #define  P3OUT                           PBOUT_L
                                        /* Port 3 Output */
   3846    001C00              #define  P4OUT                           PBOUT_H
                                        /* Port 4 Output */
   3847    001C00              #define  P3DIR                           PBDIR_L
                                        /* Port 3 Direction */
   3848    001C00              #define  P4DIR                           PBDIR_H
                                        /* Port 4 Direction */
   3849    001C00              #define  P3REN                           PBREN_L
                                        /* Port 3 Resistor Enable */
   3850    001C00              #define  P4REN                           PBREN_H
                                        /* Port 4 Resistor Enable */
   3851    001C00              #define  P4SEL0                         
                                PBSEL0_H        /* Port 4 Select 0 */
   3852    001C00              #define  P3SEL0                         
                                PBSEL0_L        /* Port 3 Select 0 */
   3853    001C00              #define  P3SEL1                         
                                PBSEL1_L        /* Port 3 Select 1 */
   3854    001C00              #define  P4SEL1                         
                                PBSEL1_H        /* Port 4 Select 1 */
   3855    001C00              #define  P3SELC                         
                                PBSELC_L        /* Port 3 Complement Select
                                */
   3856    001C00              #define  P4SELC                         
                                PBSELC_H        /* Port 4 Complement Select
                                */
   3857    001C00              #define  P3IES                           PBIES_L
                                        /* Port 3 Interrupt Edge Select
                                */
   3858    001C00              #define  P4IES                           PBIES_H
                                        /* Port 4 Interrupt Edge Select
                                */
   3859    001C00              #define  P3IE                            PBIE_L 
                                        /* Port 3 Interrupt Enable */
   3860    001C00              #define  P4IE                            PBIE_H 
                                        /* Port 4 Interrupt Enable */
   3861    001C00              #define  P3IFG                           PBIFG_L
                                        /* Port 3 Interrupt Flag */
   3862    001C00              #define  P4IFG                           PBIFG_H
                                        /* Port 4 Interrupt Flag */
   3863    001C00              #define  P5IN                            PCIN_L 
                                        /* Port 5 Input */
   3864    001C00              #define  P6IN                            PCIN_H 
                                        /* Port 6 Input */
   3865    001C00              #define  P5OUT                           PCOUT_L
                                        /* Port 5 Output */
   3866    001C00              #define  P6OUT                           PCOUT_H
                                        /* Port 6 Output */
   3867    001C00              #define  P5DIR                           PCDIR_L
                                        /* Port 5 Direction */
   3868    001C00              #define  P6DIR                           PCDIR_H
                                        /* Port 6 Direction */
   3869    001C00              #define  P5REN                           PCREN_L
                                        /* Port 5 Resistor Enable */
   3870    001C00              #define  P6REN                           PCREN_H
                                        /* Port 6 Resistor Enable */
   3871    001C00              #define  P5SEL0                         
                                PCSEL0_L        /* Port 5 Select 0 */
   3872    001C00              #define  P6SEL0                         
                                PCSEL0_H        /* Port 6 Select 0 */
   3873    001C00              #define  P5SEL1                         
                                PCSEL1_L        /* Port 5 Select 1 */
   3874    001C00              #define  P6SEL1                         
                                PCSEL1_H        /* Port 6 Select 1 */
   3875    001C00              #define  P5SELC                         
                                PCSELC_L        /* Port 5 Complement Select
                                */
   3876    001C00              #define  P6SELC                         
                                PCSELC_H        /* Port 6 Complement Select
                                */
   3877    001C00              #define  P5IES                           PCIES_L
                                        /* Port 5 Interrupt Edge Select
                                */
   3878    001C00              #define  P6IES                           PCIES_H
                                        /* Port 6 Interrupt Edge Select
                                */
   3879    001C00              #define  P5IE                            PCIE_L 
                                        /* Port 5 Interrupt Enable */
   3880    001C00              #define  P6IE                            PCIE_H 
                                        /* Port 6 Interrupt Enable */
   3881    001C00              #define  P5IFG                           PCIFG_L
                                        /* Port 5 Interrupt Flag */
   3882    001C00              #define  P6IFG                           PCIFG_H
                                        /* Port 6 Interrupt Flag */
   3883    001C00              #define  P7IN                            PDIN_L 
                                        /* Port 7 Input */
   3884    001C00              #define  P8IN                            PDIN_H 
                                        /* Port 8 Input */
   3885    001C00              #define  P7OUT                           PDOUT_L
                                        /* Port 7 Output */
   3886    001C00              #define  P8OUT                           PDOUT_H
                                        /* Port 8 Output */
   3887    001C00              #define  P7DIR                           PDDIR_L
                                        /* Port 7 Direction */
   3888    001C00              #define  P8DIR                           PDDIR_H
                                        /* Port 8 Direction */
   3889    001C00              #define  P7REN                           PDREN_L
                                        /* Port 7 Resistor Enable */
   3890    001C00              #define  P8REN                           PDREN_H
                                        /* Port 8 Resistor Enable */
   3891    001C00              #define  P7SEL0                         
                                PDSEL0_L        /* Port 7 Select 0 */
   3892    001C00              #define  P8SEL0                         
                                PDSEL0_H        /* Port 8 Select 0 */
   3893    001C00              #define  P7SEL1                         
                                PDSEL1_L        /* Port 7 Select 1 */
   3894    001C00              #define  P8SEL1                         
                                PDSEL1_H        /* Port 8 Select 1 */
   3895    001C00              #define  P7SELC                         
                                PDSELC_L        /* Port 7 Complement Select
                                */
   3896    001C00              #define  P8SELC                         
                                PDSELC_H        /* Port 8 Complement Select
                                */
   3897    001C00              #define  P7IES                           PDIES_L
                                        /* Port 7 Interrupt Edge Select
                                */
   3898    001C00              #define  P8IES                           PDIES_H
                                        /* Port 8 Interrupt Edge Select
                                */
   3899    001C00              #define  P7IE                            PDIE_L 
                                        /* Port 7 Interrupt Enable */
   3900    001C00              #define  P8IE                            PDIE_H 
                                        /* Port 8 Interrupt Enable */
   3901    001C00              #define  P7IFG                           PDIFG_L
                                        /* Port 7 Interrupt Flag */
   3902    001C00              #define  P8IFG                           PDIFG_H
                                        /* Port 8 Interrupt Flag */
   3903    001C00              
   3904    001C00              /* DIO Register Offsets */
   3905    001C00              #define OFS_PAIN                        
                                (0x0000u)
   3906    001C00              #define OFS_PAIN_L                      
                                OFS_PAIN
   3907    001C00              #define OFS_PAIN_H                      
                                OFS_PAIN+1
   3908    001C00              #define OFS_PAOUT                       
                                (0x0002u)
   3909    001C00              #define OFS_PAOUT_L                     
                                OFS_PAOUT
   3910    001C00              #define OFS_PAOUT_H                     
                                OFS_PAOUT+1
   3911    001C00              #define OFS_PADIR                       
                                (0x0004u)
   3912    001C00              #define OFS_PADIR_L                     
                                OFS_PADIR
   3913    001C00              #define OFS_PADIR_H                     
                                OFS_PADIR+1
   3914    001C00              #define OFS_PAREN                       
                                (0x0006u)
   3915    001C00              #define OFS_PAREN_L                     
                                OFS_PAREN
   3916    001C00              #define OFS_PAREN_H                     
                                OFS_PAREN+1
   3917    001C00              #define OFS_PASEL0                      
                                (0x000Au)
   3918    001C00              #define OFS_PASEL0_L                    
                                OFS_PASEL0
   3919    001C00              #define OFS_PASEL0_H                    
                                OFS_PASEL0+1
   3920    001C00              #define OFS_PASEL1                      
                                (0x000Cu)
   3921    001C00              #define OFS_PASEL1_L                    
                                OFS_PASEL1
   3922    001C00              #define OFS_PASEL1_H                    
                                OFS_PASEL1+1
   3923    001C00              #define OFS_P1IV                        
                                (0x000Eu)
   3924    001C00              #define OFS_P1IV_L                      
                                OFS_P1IV
   3925    001C00              #define OFS_P1IV_H                      
                                OFS_P1IV+1
   3926    001C00              #define OFS_PASELC                      
                                (0x0016u)
   3927    001C00              #define OFS_PASELC_L                    
                                OFS_PASELC
   3928    001C00              #define OFS_PASELC_H                    
                                OFS_PASELC+1
   3929    001C00              #define OFS_PAIES                       
                                (0x0018u)
   3930    001C00              #define OFS_PAIES_L                     
                                OFS_PAIES
   3931    001C00              #define OFS_PAIES_H                     
                                OFS_PAIES+1
   3932    001C00              #define OFS_PAIE                        
                                (0x001Au)
   3933    001C00              #define OFS_PAIE_L                      
                                OFS_PAIE
   3934    001C00              #define OFS_PAIE_H                      
                                OFS_PAIE+1
   3935    001C00              #define OFS_PAIFG                       
                                (0x001Cu)
   3936    001C00              #define OFS_PAIFG_L                     
                                OFS_PAIFG
   3937    001C00              #define OFS_PAIFG_H                     
                                OFS_PAIFG+1
   3938    001C00              #define OFS_P2IV                        
                                (0x001Eu)
   3939    001C00              #define OFS_P2IV_L                      
                                OFS_P2IV
   3940    001C00              #define OFS_P2IV_H                      
                                OFS_P2IV+1
   3941    001C00              #define OFS_PBIN                        
                                (0x0000u)
   3942    001C00              #define OFS_PBIN_L                      
                                OFS_PBIN
   3943    001C00              #define OFS_PBIN_H                      
                                OFS_PBIN+1
   3944    001C00              #define OFS_PBOUT                       
                                (0x0002u)
   3945    001C00              #define OFS_PBOUT_L                     
                                OFS_PBOUT
   3946    001C00              #define OFS_PBOUT_H                     
                                OFS_PBOUT+1
   3947    001C00              #define OFS_PBDIR                       
                                (0x0004u)
   3948    001C00              #define OFS_PBDIR_L                     
                                OFS_PBDIR
   3949    001C00              #define OFS_PBDIR_H                     
                                OFS_PBDIR+1
   3950    001C00              #define OFS_PBREN                       
                                (0x0006u)
   3951    001C00              #define OFS_PBREN_L                     
                                OFS_PBREN
   3952    001C00              #define OFS_PBREN_H                     
                                OFS_PBREN+1
   3953    001C00              #define OFS_PBSEL0                      
                                (0x000Au)
   3954    001C00              #define OFS_PBSEL0_L                    
                                OFS_PBSEL0
   3955    001C00              #define OFS_PBSEL0_H                    
                                OFS_PBSEL0+1
   3956    001C00              #define OFS_PBSEL1                      
                                (0x000Cu)
   3957    001C00              #define OFS_PBSEL1_L                    
                                OFS_PBSEL1
   3958    001C00              #define OFS_PBSEL1_H                    
                                OFS_PBSEL1+1
   3959    001C00              #define OFS_P3IV                        
                                (0x000Eu)
   3960    001C00              #define OFS_P3IV_L                      
                                OFS_P3IV
   3961    001C00              #define OFS_P3IV_H                      
                                OFS_P3IV+1
   3962    001C00              #define OFS_PBSELC                      
                                (0x0016u)
   3963    001C00              #define OFS_PBSELC_L                    
                                OFS_PBSELC
   3964    001C00              #define OFS_PBSELC_H                    
                                OFS_PBSELC+1
   3965    001C00              #define OFS_PBIES                       
                                (0x0018u)
   3966    001C00              #define OFS_PBIES_L                     
                                OFS_PBIES
   3967    001C00              #define OFS_PBIES_H                     
                                OFS_PBIES+1
   3968    001C00              #define OFS_PBIE                        
                                (0x001Au)
   3969    001C00              #define OFS_PBIE_L                      
                                OFS_PBIE
   3970    001C00              #define OFS_PBIE_H                      
                                OFS_PBIE+1
   3971    001C00              #define OFS_PBIFG                       
                                (0x001Cu)
   3972    001C00              #define OFS_PBIFG_L                     
                                OFS_PBIFG
   3973    001C00              #define OFS_PBIFG_H                     
                                OFS_PBIFG+1
   3974    001C00              #define OFS_P4IV                        
                                (0x001Eu)
   3975    001C00              #define OFS_P4IV_L                      
                                OFS_P4IV
   3976    001C00              #define OFS_P4IV_H                      
                                OFS_P4IV+1
   3977    001C00              #define OFS_PCIN                        
                                (0x0000u)
   3978    001C00              #define OFS_PCIN_L                      
                                OFS_PCIN
   3979    001C00              #define OFS_PCIN_H                      
                                OFS_PCIN+1
   3980    001C00              #define OFS_PCOUT                       
                                (0x0002u)
   3981    001C00              #define OFS_PCOUT_L                     
                                OFS_PCOUT
   3982    001C00              #define OFS_PCOUT_H                     
                                OFS_PCOUT+1
   3983    001C00              #define OFS_PCDIR                       
                                (0x0004u)
   3984    001C00              #define OFS_PCDIR_L                     
                                OFS_PCDIR
   3985    001C00              #define OFS_PCDIR_H                     
                                OFS_PCDIR+1
   3986    001C00              #define OFS_PCREN                       
                                (0x0006u)
   3987    001C00              #define OFS_PCREN_L                     
                                OFS_PCREN
   3988    001C00              #define OFS_PCREN_H                     
                                OFS_PCREN+1
   3989    001C00              #define OFS_PCSEL0                      
                                (0x000Au)
   3990    001C00              #define OFS_PCSEL0_L                    
                                OFS_PCSEL0
   3991    001C00              #define OFS_PCSEL0_H                    
                                OFS_PCSEL0+1
   3992    001C00              #define OFS_PCSEL1                      
                                (0x000Cu)
   3993    001C00              #define OFS_PCSEL1_L                    
                                OFS_PCSEL1
   3994    001C00              #define OFS_PCSEL1_H                    
                                OFS_PCSEL1+1
   3995    001C00              #define OFS_P5IV                        
                                (0x000Eu)
   3996    001C00              #define OFS_P5IV_L                      
                                OFS_P5IV
   3997    001C00              #define OFS_P5IV_H                      
                                OFS_P5IV+1
   3998    001C00              #define OFS_PCSELC                      
                                (0x0016u)
   3999    001C00              #define OFS_PCSELC_L                    
                                OFS_PCSELC
   4000    001C00              #define OFS_PCSELC_H                    
                                OFS_PCSELC+1
   4001    001C00              #define OFS_PCIES                       
                                (0x0018u)
   4002    001C00              #define OFS_PCIES_L                     
                                OFS_PCIES
   4003    001C00              #define OFS_PCIES_H                     
                                OFS_PCIES+1
   4004    001C00              #define OFS_PCIE                        
                                (0x001Au)
   4005    001C00              #define OFS_PCIE_L                      
                                OFS_PCIE
   4006    001C00              #define OFS_PCIE_H                      
                                OFS_PCIE+1
   4007    001C00              #define OFS_PCIFG                       
                                (0x001Cu)
   4008    001C00              #define OFS_PCIFG_L                     
                                OFS_PCIFG
   4009    001C00              #define OFS_PCIFG_H                     
                                OFS_PCIFG+1
   4010    001C00              #define OFS_P6IV                        
                                (0x001Eu)
   4011    001C00              #define OFS_P6IV_L                      
                                OFS_P6IV
   4012    001C00              #define OFS_P6IV_H                      
                                OFS_P6IV+1
   4013    001C00              #define OFS_PDIN                        
                                (0x0000u)
   4014    001C00              #define OFS_PDIN_L                      
                                OFS_PDIN
   4015    001C00              #define OFS_PDIN_H                      
                                OFS_PDIN+1
   4016    001C00              #define OFS_PDOUT                       
                                (0x0002u)
   4017    001C00              #define OFS_PDOUT_L                     
                                OFS_PDOUT
   4018    001C00              #define OFS_PDOUT_H                     
                                OFS_PDOUT+1
   4019    001C00              #define OFS_PDDIR                       
                                (0x0004u)
   4020    001C00              #define OFS_PDDIR_L                     
                                OFS_PDDIR
   4021    001C00              #define OFS_PDDIR_H                     
                                OFS_PDDIR+1
   4022    001C00              #define OFS_PDREN                       
                                (0x0006u)
   4023    001C00              #define OFS_PDREN_L                     
                                OFS_PDREN
   4024    001C00              #define OFS_PDREN_H                     
                                OFS_PDREN+1
   4025    001C00              #define OFS_PDSEL0                      
                                (0x000Au)
   4026    001C00              #define OFS_PDSEL0_L                    
                                OFS_PDSEL0
   4027    001C00              #define OFS_PDSEL0_H                    
                                OFS_PDSEL0+1
   4028    001C00              #define OFS_PDSEL1                      
                                (0x000Cu)
   4029    001C00              #define OFS_PDSEL1_L                    
                                OFS_PDSEL1
   4030    001C00              #define OFS_PDSEL1_H                    
                                OFS_PDSEL1+1
   4031    001C00              #define OFS_P7IV                        
                                (0x000Eu)
   4032    001C00              #define OFS_P7IV_L                      
                                OFS_P7IV
   4033    001C00              #define OFS_P7IV_H                      
                                OFS_P7IV+1
   4034    001C00              #define OFS_PDSELC                      
                                (0x0016u)
   4035    001C00              #define OFS_PDSELC_L                    
                                OFS_PDSELC
   4036    001C00              #define OFS_PDSELC_H                    
                                OFS_PDSELC+1
   4037    001C00              #define OFS_PDIES                       
                                (0x0018u)
   4038    001C00              #define OFS_PDIES_L                     
                                OFS_PDIES
   4039    001C00              #define OFS_PDIES_H                     
                                OFS_PDIES+1
   4040    001C00              #define OFS_PDIE                        
                                (0x001Au)
   4041    001C00              #define OFS_PDIE_L                      
                                OFS_PDIE
   4042    001C00              #define OFS_PDIE_H                      
                                OFS_PDIE+1
   4043    001C00              #define OFS_PDIFG                       
                                (0x001Cu)
   4044    001C00              #define OFS_PDIFG_L                     
                                OFS_PDIFG
   4045    001C00              #define OFS_PDIFG_H                     
                                OFS_PDIFG+1
   4046    001C00              #define OFS_P8IV                        
                                (0x001Eu)
   4047    001C00              #define OFS_P8IV_L                      
                                OFS_P8IV
   4048    001C00              #define OFS_P8IV_H                      
                                OFS_P8IV+1
   4049    001C00              #define OFS_PJIN                        
                                (0x0000u)
   4050    001C00              #define OFS_PJIN_L                      
                                OFS_PJIN
   4051    001C00              #define OFS_PJIN_H                      
                                OFS_PJIN+1
   4052    001C00              #define OFS_PJOUT                       
                                (0x0002u)
   4053    001C00              #define OFS_PJOUT_L                     
                                OFS_PJOUT
   4054    001C00              #define OFS_PJOUT_H                     
                                OFS_PJOUT+1
   4055    001C00              #define OFS_PJDIR                       
                                (0x0004u)
   4056    001C00              #define OFS_PJDIR_L                     
                                OFS_PJDIR
   4057    001C00              #define OFS_PJDIR_H                     
                                OFS_PJDIR+1
   4058    001C00              #define OFS_PJREN                       
                                (0x0006u)
   4059    001C00              #define OFS_PJREN_L                     
                                OFS_PJREN
   4060    001C00              #define OFS_PJREN_H                     
                                OFS_PJREN+1
   4061    001C00              #define OFS_PJSEL0                      
                                (0x000Au)
   4062    001C00              #define OFS_PJSEL0_L                    
                                OFS_PJSEL0
   4063    001C00              #define OFS_PJSEL0_H                    
                                OFS_PJSEL0+1
   4064    001C00              #define OFS_PJSEL1                      
                                (0x000Cu)
   4065    001C00              #define OFS_PJSEL1_L                    
                                OFS_PJSEL1
   4066    001C00              #define OFS_PJSEL1_H                    
                                OFS_PJSEL1+1
   4067    001C00              #define OFS_PJSELC                      
                                (0x0016u)
   4068    001C00              #define OFS_PJSELC_L                    
                                OFS_PJSELC
   4069    001C00              #define OFS_PJSELC_H                    
                                OFS_PJSELC+1
   4070    001C00              #define OFS_P1IN                        
                                (0x0000u)
   4071    001C00              #define OFS_P2IN                        
                                (0x0001u)
   4072    001C00              #define OFS_P2OUT                       
                                (0x0003u)
   4073    001C00              #define OFS_P1OUT                       
                                (0x0002u)
   4074    001C00              #define OFS_P1DIR                       
                                (0x0004u)
   4075    001C00              #define OFS_P2DIR                       
                                (0x0005u)
   4076    001C00              #define OFS_P1REN                       
                                (0x0006u)
   4077    001C00              #define OFS_P2REN                       
                                (0x0007u)
   4078    001C00              #define OFS_P1SEL0                      
                                (0x000Au)
   4079    001C00              #define OFS_P2SEL0                      
                                (0x000Bu)
   4080    001C00              #define OFS_P1SEL1                      
                                (0x000Cu)
   4081    001C00              #define OFS_P2SEL1                      
                                (0x000Du)
   4082    001C00              #define OFS_P1SELC                      
                                (0x0016u)
   4083    001C00              #define OFS_P2SELC                      
                                (0x0017u)
   4084    001C00              #define OFS_P1IES                       
                                (0x0018u)
   4085    001C00              #define OFS_P2IES                       
                                (0x0019u)
   4086    001C00              #define OFS_P1IE                        
                                (0x001Au)
   4087    001C00              #define OFS_P2IE                        
                                (0x001Bu)
   4088    001C00              #define OFS_P1IFG                       
                                (0x001Cu)
   4089    001C00              #define OFS_P2IFG                       
                                (0x001Du)
   4090    001C00              #define OFS_P3IN                        
                                (0x0000u)
   4091    001C00              #define OFS_P4IN                        
                                (0x0001u)
   4092    001C00              #define OFS_P3OUT                       
                                (0x0002u)
   4093    001C00              #define OFS_P4OUT                       
                                (0x0003u)
   4094    001C00              #define OFS_P3DIR                       
                                (0x0004u)
   4095    001C00              #define OFS_P4DIR                       
                                (0x0005u)
   4096    001C00              #define OFS_P3REN                       
                                (0x0006u)
   4097    001C00              #define OFS_P4REN                       
                                (0x0007u)
   4098    001C00              #define OFS_P4SEL0                      
                                (0x000Bu)
   4099    001C00              #define OFS_P3SEL0                      
                                (0x000Au)
   4100    001C00              #define OFS_P3SEL1                      
                                (0x000Cu)
   4101    001C00              #define OFS_P4SEL1                      
                                (0x000Du)
   4102    001C00              #define OFS_P3SELC                      
                                (0x0016u)
   4103    001C00              #define OFS_P4SELC                      
                                (0x0017u)
   4104    001C00              #define OFS_P3IES                       
                                (0x0018u)
   4105    001C00              #define OFS_P4IES                       
                                (0x0019u)
   4106    001C00              #define OFS_P3IE                        
                                (0x001Au)
   4107    001C00              #define OFS_P4IE                        
                                (0x001Bu)
   4108    001C00              #define OFS_P3IFG                       
                                (0x001Cu)
   4109    001C00              #define OFS_P4IFG                       
                                (0x001Du)
   4110    001C00              #define OFS_P5IN                        
                                (0x0000u)
   4111    001C00              #define OFS_P6IN                        
                                (0x0001u)
   4112    001C00              #define OFS_P5OUT                       
                                (0x0002u)
   4113    001C00              #define OFS_P6OUT                       
                                (0x0003u)
   4114    001C00              #define OFS_P5DIR                       
                                (0x0004u)
   4115    001C00              #define OFS_P6DIR                       
                                (0x0005u)
   4116    001C00              #define OFS_P5REN                       
                                (0x0006u)
   4117    001C00              #define OFS_P6REN                       
                                (0x0007u)
   4118    001C00              #define OFS_P5SEL0                      
                                (0x000Au)
   4119    001C00              #define OFS_P6SEL0                      
                                (0x000Bu)
   4120    001C00              #define OFS_P5SEL1                      
                                (0x000Cu)
   4121    001C00              #define OFS_P6SEL1                      
                                (0x000Du)
   4122    001C00              #define OFS_P5SELC                      
                                (0x0016u)
   4123    001C00              #define OFS_P6SELC                      
                                (0x0017u)
   4124    001C00              #define OFS_P5IES                       
                                (0x0018u)
   4125    001C00              #define OFS_P6IES                       
                                (0x0019u)
   4126    001C00              #define OFS_P5IE                        
                                (0x001Au)
   4127    001C00              #define OFS_P6IE                        
                                (0x001Bu)
   4128    001C00              #define OFS_P5IFG                       
                                (0x001Cu)
   4129    001C00              #define OFS_P6IFG                       
                                (0x001Du)
   4130    001C00              #define OFS_P7IN                        
                                (0x0000u)
   4131    001C00              #define OFS_P8IN                        
                                (0x0001u)
   4132    001C00              #define OFS_P7OUT                       
                                (0x0002u)
   4133    001C00              #define OFS_P8OUT                       
                                (0x0003u)
   4134    001C00              #define OFS_P7DIR                       
                                (0x0004u)
   4135    001C00              #define OFS_P8DIR                       
                                (0x0005u)
   4136    001C00              #define OFS_P7REN                       
                                (0x0006u)
   4137    001C00              #define OFS_P8REN                       
                                (0x0007u)
   4138    001C00              #define OFS_P7SEL0                      
                                (0x000Au)
   4139    001C00              #define OFS_P8SEL0                      
                                (0x000Bu)
   4140    001C00              #define OFS_P7SEL1                      
                                (0x000Cu)
   4141    001C00              #define OFS_P8SEL1                      
                                (0x000Du)
   4142    001C00              #define OFS_P7SELC                      
                                (0x0016u)
   4143    001C00              #define OFS_P8SELC                      
                                (0x0017u)
   4144    001C00              #define OFS_P7IES                       
                                (0x0018u)
   4145    001C00              #define OFS_P8IES                       
                                (0x0019u)
   4146    001C00              #define OFS_P7IE                        
                                (0x001Au)
   4147    001C00              #define OFS_P8IE                        
                                (0x001Bu)
   4148    001C00              #define OFS_P7IFG                       
                                (0x001Cu)
   4149    001C00              #define OFS_P8IFG                       
                                (0x001Du)
   4150    001C00              
   4151    001C00              /* DIO Control Bits */
   4152    001C00              
   4153    001C00              /* P1IV Control Bits */
   4154    001C00              #define P1IV0                           
                                (0x0001)        /* Port 1 interrupt vector
                                value */
   4155    001C00              #define P1IV0_L                         
                                (0x0001)
   4156    001C00              #define P1IV1                           
                                (0x0002)        /* Port 1 interrupt vector
                                value */
   4157    001C00              #define P1IV1_L                         
                                (0x0002)
   4158    001C00              #define P1IV2                           
                                (0x0004)        /* Port 1 interrupt vector
                                value */
   4159    001C00              #define P1IV2_L                         
                                (0x0004)
   4160    001C00              #define P1IV3                           
                                (0x0008)        /* Port 1 interrupt vector
                                value */
   4161    001C00              #define P1IV3_L                         
                                (0x0008)
   4162    001C00              #define P1IV4                           
                                (0x0010)        /* Port 1 interrupt vector
                                value */
   4163    001C00              #define P1IV4_L                         
                                (0x0010)
   4164    001C00              #define P1IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4165    001C00              #define P1IV_2                          
                                (0x0002)        /* Interrupt Source: Port 1.0
                                interrupt; Interrupt Flag: P1IFG0; 
   4166    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4167    001C00              #define P1IV_2_L                        
                                (0x0002)
   4168    001C00              #define P1IV_4                          
                                (0x0004)        /* Interrupt Source: Port 1.1
                                interrupt; Interrupt Flag: P1IFG1 */
   4169    001C00              #define P1IV_4_L                        
                                (0x0004)
   4170    001C00              #define P1IV_6                          
                                (0x0006)        /* Interrupt Source: Port 1.2
                                interrupt; Interrupt Flag: P1IFG2 */
   4171    001C00              #define P1IV_6_L                        
                                (0x0006)
   4172    001C00              #define P1IV_8                          
                                (0x0008)        /* Interrupt Source: Port 1.3
                                interrupt; Interrupt Flag: P1IFG3 */
   4173    001C00              #define P1IV_8_L                        
                                (0x0008)
   4174    001C00              #define P1IV_10                         
                                (0x000a)        /* Interrupt Source: Port 1.4
                                interrupt; Interrupt Flag: P1IFG4 */
   4175    001C00              #define P1IV_10_L                       
                                (0x000a)
   4176    001C00              #define P1IV_12                         
                                (0x000c)        /* Interrupt Source: Port 1.5
                                interrupt; Interrupt Flag: P1IFG5 */
   4177    001C00              #define P1IV_12_L                       
                                (0x000c)
   4178    001C00              #define P1IV_14                         
                                (0x000e)        /* Interrupt Source: Port 1.6
                                interrupt; Interrupt Flag: P1IFG6 */
   4179    001C00              #define P1IV_14_L                       
                                (0x000e)
   4180    001C00              #define P1IV_16                         
                                (0x0010)        /* Interrupt Source: Port 1.7
                                interrupt; Interrupt Flag: P1IFG7; 
   4181    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4182    001C00              #define P1IV_16_L                       
                                (0x0010)
   4183    001C00              #define P1IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4184    001C00              #define P1IV__P1IFG0                    
                                (0x0002)        /* Interrupt Source: Port 1.0
                                interrupt; Interrupt Flag: P1IFG0; 
   4185    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4186    001C00              #define P1IV__P1IFG0_L                  
                                (0x0002)
   4187    001C00              #define P1IV__P1IFG1                    
                                (0x0004)        /* Interrupt Source: Port 1.1
                                interrupt; Interrupt Flag: P1IFG1 */
   4188    001C00              #define P1IV__P1IFG1_L                  
                                (0x0004)
   4189    001C00              #define P1IV__P1IFG2                    
                                (0x0006)        /* Interrupt Source: Port 1.2
                                interrupt; Interrupt Flag: P1IFG2 */
   4190    001C00              #define P1IV__P1IFG2_L                  
                                (0x0006)
   4191    001C00              #define P1IV__P1IFG3                    
                                (0x0008)        /* Interrupt Source: Port 1.3
                                interrupt; Interrupt Flag: P1IFG3 */
   4192    001C00              #define P1IV__P1IFG3_L                  
                                (0x0008)
   4193    001C00              #define P1IV__P1IFG4                    
                                (0x000a)        /* Interrupt Source: Port 1.4
                                interrupt; Interrupt Flag: P1IFG4 */
   4194    001C00              #define P1IV__P1IFG4_L                  
                                (0x000a)
   4195    001C00              #define P1IV__P1IFG5                    
                                (0x000c)        /* Interrupt Source: Port 1.5
                                interrupt; Interrupt Flag: P1IFG5 */
   4196    001C00              #define P1IV__P1IFG5_L                  
                                (0x000c)
   4197    001C00              #define P1IV__P1IFG6                    
                                (0x000e)        /* Interrupt Source: Port 1.6
                                interrupt; Interrupt Flag: P1IFG6 */
   4198    001C00              #define P1IV__P1IFG6_L                  
                                (0x000e)
   4199    001C00              #define P1IV__P1IFG7                    
                                (0x0010)        /* Interrupt Source: Port 1.7
                                interrupt; Interrupt Flag: P1IFG7; 
   4200    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4201    001C00              #define P1IV__P1IFG7_L                  
                                (0x0010)
   4202    001C00              
   4203    001C00              /* P2IV Control Bits */
   4204    001C00              #define P2IV0                           
                                (0x0001)        /* Port 2 interrupt vector
                                value */
   4205    001C00              #define P2IV0_L                         
                                (0x0001)
   4206    001C00              #define P2IV1                           
                                (0x0002)        /* Port 2 interrupt vector
                                value */
   4207    001C00              #define P2IV1_L                         
                                (0x0002)
   4208    001C00              #define P2IV2                           
                                (0x0004)        /* Port 2 interrupt vector
                                value */
   4209    001C00              #define P2IV2_L                         
                                (0x0004)
   4210    001C00              #define P2IV3                           
                                (0x0008)        /* Port 2 interrupt vector
                                value */
   4211    001C00              #define P2IV3_L                         
                                (0x0008)
   4212    001C00              #define P2IV4                           
                                (0x0010)        /* Port 2 interrupt vector
                                value */
   4213    001C00              #define P2IV4_L                         
                                (0x0010)
   4214    001C00              #define P2IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4215    001C00              #define P2IV_2                          
                                (0x0002)        /* Interrupt Source: Port 2.0
                                interrupt; Interrupt Flag: P2IFG0; 
   4216    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4217    001C00              #define P2IV_2_L                        
                                (0x0002)
   4218    001C00              #define P2IV_4                          
                                (0x0004)        /* Interrupt Source: Port 2.1
                                interrupt; Interrupt Flag: P2IFG1 */
   4219    001C00              #define P2IV_4_L                        
                                (0x0004)
   4220    001C00              #define P2IV_6                          
                                (0x0006)        /* Interrupt Source: Port 2.2
                                interrupt; Interrupt Flag: P2IFG2 */
   4221    001C00              #define P2IV_6_L                        
                                (0x0006)
   4222    001C00              #define P2IV_8                          
                                (0x0008)        /* Interrupt Source: Port 2.3
                                interrupt; Interrupt Flag: P2IFG3 */
   4223    001C00              #define P2IV_8_L                        
                                (0x0008)
   4224    001C00              #define P2IV_10                         
                                (0x000a)        /* Interrupt Source: Port 2.4
                                interrupt; Interrupt Flag: P2IFG4 */
   4225    001C00              #define P2IV_10_L                       
                                (0x000a)
   4226    001C00              #define P2IV_12                         
                                (0x000c)        /* Interrupt Source: Port 2.5
                                interrupt; Interrupt Flag: P2IFG5 */
   4227    001C00              #define P2IV_12_L                       
                                (0x000c)
   4228    001C00              #define P2IV_14                         
                                (0x000e)        /* Interrupt Source: Port 2.6
                                interrupt; Interrupt Flag: P2IFG6 */
   4229    001C00              #define P2IV_14_L                       
                                (0x000e)
   4230    001C00              #define P2IV_16                         
                                (0x0010)        /* Interrupt Source: Port 2.7
                                interrupt; Interrupt Flag: P2IFG7; 
   4231    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4232    001C00              #define P2IV_16_L                       
                                (0x0010)
   4233    001C00              #define P2IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4234    001C00              #define P2IV__P2IFG0                    
                                (0x0002)        /* Interrupt Source: Port 2.0
                                interrupt; Interrupt Flag: P2IFG0; 
   4235    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4236    001C00              #define P2IV__P2IFG0_L                  
                                (0x0002)
   4237    001C00              #define P2IV__P2IFG1                    
                                (0x0004)        /* Interrupt Source: Port 2.1
                                interrupt; Interrupt Flag: P2IFG1 */
   4238    001C00              #define P2IV__P2IFG1_L                  
                                (0x0004)
   4239    001C00              #define P2IV__P2IFG2                    
                                (0x0006)        /* Interrupt Source: Port 2.2
                                interrupt; Interrupt Flag: P2IFG2 */
   4240    001C00              #define P2IV__P2IFG2_L                  
                                (0x0006)
   4241    001C00              #define P2IV__P2IFG3                    
                                (0x0008)        /* Interrupt Source: Port 2.3
                                interrupt; Interrupt Flag: P2IFG3 */
   4242    001C00              #define P2IV__P2IFG3_L                  
                                (0x0008)
   4243    001C00              #define P2IV__P2IFG4                    
                                (0x000a)        /* Interrupt Source: Port 2.4
                                interrupt; Interrupt Flag: P2IFG4 */
   4244    001C00              #define P2IV__P2IFG4_L                  
                                (0x000a)
   4245    001C00              #define P2IV__P2IFG5                    
                                (0x000c)        /* Interrupt Source: Port 2.5
                                interrupt; Interrupt Flag: P2IFG5 */
   4246    001C00              #define P2IV__P2IFG5_L                  
                                (0x000c)
   4247    001C00              #define P2IV__P2IFG6                    
                                (0x000e)        /* Interrupt Source: Port 2.6
                                interrupt; Interrupt Flag: P2IFG6 */
   4248    001C00              #define P2IV__P2IFG6_L                  
                                (0x000e)
   4249    001C00              #define P2IV__P2IFG7                    
                                (0x0010)        /* Interrupt Source: Port 2.7
                                interrupt; Interrupt Flag: P2IFG7; 
   4250    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4251    001C00              #define P2IV__P2IFG7_L                  
                                (0x0010)
   4252    001C00              
   4253    001C00              /* P3IV Control Bits */
   4254    001C00              #define P3IV0                           
                                (0x0001)        /* Port 3 interrupt vector
                                value */
   4255    001C00              #define P3IV0_L                         
                                (0x0001)
   4256    001C00              #define P3IV1                           
                                (0x0002)        /* Port 3 interrupt vector
                                value */
   4257    001C00              #define P3IV1_L                         
                                (0x0002)
   4258    001C00              #define P3IV2                           
                                (0x0004)        /* Port 3 interrupt vector
                                value */
   4259    001C00              #define P3IV2_L                         
                                (0x0004)
   4260    001C00              #define P3IV3                           
                                (0x0008)        /* Port 3 interrupt vector
                                value */
   4261    001C00              #define P3IV3_L                         
                                (0x0008)
   4262    001C00              #define P3IV4                           
                                (0x0010)        /* Port 3 interrupt vector
                                value */
   4263    001C00              #define P3IV4_L                         
                                (0x0010)
   4264    001C00              #define P3IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4265    001C00              #define P3IV_2                          
                                (0x0002)        /* Interrupt Source: Port 3.0
                                interrupt; Interrupt Flag: P3IFG0; 
   4266    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4267    001C00              #define P3IV_2_L                        
                                (0x0002)
   4268    001C00              #define P3IV_4                          
                                (0x0004)        /* Interrupt Source: Port 3.1
                                interrupt; Interrupt Flag: P3IFG1 */
   4269    001C00              #define P3IV_4_L                        
                                (0x0004)
   4270    001C00              #define P3IV_6                          
                                (0x0006)        /* Interrupt Source: Port 3.2
                                interrupt; Interrupt Flag: P3IFG2 */
   4271    001C00              #define P3IV_6_L                        
                                (0x0006)
   4272    001C00              #define P3IV_8                          
                                (0x0008)        /* Interrupt Source: Port 3.3
                                interrupt; Interrupt Flag: P3IFG3 */
   4273    001C00              #define P3IV_8_L                        
                                (0x0008)
   4274    001C00              #define P3IV_10                         
                                (0x000a)        /* Interrupt Source: Port 3.4
                                interrupt; Interrupt Flag: P3IFG4 */
   4275    001C00              #define P3IV_10_L                       
                                (0x000a)
   4276    001C00              #define P3IV_12                         
                                (0x000c)        /* Interrupt Source: Port 3.5
                                interrupt; Interrupt Flag: P3IFG5 */
   4277    001C00              #define P3IV_12_L                       
                                (0x000c)
   4278    001C00              #define P3IV_14                         
                                (0x000e)        /* Interrupt Source: Port 3.6
                                interrupt; Interrupt Flag: P3IFG6 */
   4279    001C00              #define P3IV_14_L                       
                                (0x000e)
   4280    001C00              #define P3IV_16                         
                                (0x0010)        /* Interrupt Source: Port 3.7
                                interrupt; Interrupt Flag: P3IFG7; 
   4281    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4282    001C00              #define P3IV_16_L                       
                                (0x0010)
   4283    001C00              #define P3IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4284    001C00              #define P3IV__P3IFG0                    
                                (0x0002)        /* Interrupt Source: Port 3.0
                                interrupt; Interrupt Flag: P3IFG0; 
   4285    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4286    001C00              #define P3IV__P3IFG0_L                  
                                (0x0002)
   4287    001C00              #define P3IV__P3IFG1                    
                                (0x0004)        /* Interrupt Source: Port 3.1
                                interrupt; Interrupt Flag: P3IFG1 */
   4288    001C00              #define P3IV__P3IFG1_L                  
                                (0x0004)
   4289    001C00              #define P3IV__P3IFG2                    
                                (0x0006)        /* Interrupt Source: Port 3.2
                                interrupt; Interrupt Flag: P3IFG2 */
   4290    001C00              #define P3IV__P3IFG2_L                  
                                (0x0006)
   4291    001C00              #define P3IV__P3IFG3                    
                                (0x0008)        /* Interrupt Source: Port 3.3
                                interrupt; Interrupt Flag: P3IFG3 */
   4292    001C00              #define P3IV__P3IFG3_L                  
                                (0x0008)
   4293    001C00              #define P3IV__P3IFG4                    
                                (0x000a)        /* Interrupt Source: Port 3.4
                                interrupt; Interrupt Flag: P3IFG4 */
   4294    001C00              #define P3IV__P3IFG4_L                  
                                (0x000a)
   4295    001C00              #define P3IV__P3IFG5                    
                                (0x000c)        /* Interrupt Source: Port 3.5
                                interrupt; Interrupt Flag: P3IFG5 */
   4296    001C00              #define P3IV__P3IFG5_L                  
                                (0x000c)
   4297    001C00              #define P3IV__P3IFG6                    
                                (0x000e)        /* Interrupt Source: Port 3.6
                                interrupt; Interrupt Flag: P3IFG6 */
   4298    001C00              #define P3IV__P3IFG6_L                  
                                (0x000e)
   4299    001C00              #define P3IV__P3IFG7                    
                                (0x0010)        /* Interrupt Source: Port 3.7
                                interrupt; Interrupt Flag: P3IFG7; 
   4300    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4301    001C00              #define P3IV__P3IFG7_L                  
                                (0x0010)
   4302    001C00              
   4303    001C00              /* P4IV Control Bits */
   4304    001C00              #define P4IV0                           
                                (0x0001)        /* Port 4 interrupt vector
                                value */
   4305    001C00              #define P4IV0_L                         
                                (0x0001)
   4306    001C00              #define P4IV1                           
                                (0x0002)        /* Port 4 interrupt vector
                                value */
   4307    001C00              #define P4IV1_L                         
                                (0x0002)
   4308    001C00              #define P4IV2                           
                                (0x0004)        /* Port 4 interrupt vector
                                value */
   4309    001C00              #define P4IV2_L                         
                                (0x0004)
   4310    001C00              #define P4IV3                           
                                (0x0008)        /* Port 4 interrupt vector
                                value */
   4311    001C00              #define P4IV3_L                         
                                (0x0008)
   4312    001C00              #define P4IV4                           
                                (0x0010)        /* Port 4 interrupt vector
                                value */
   4313    001C00              #define P4IV4_L                         
                                (0x0010)
   4314    001C00              #define P4IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4315    001C00              #define P4IV_2                          
                                (0x0002)        /* Interrupt Source: Port 4.0
                                interrupt; Interrupt Flag: P4IFG0; 
   4316    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4317    001C00              #define P4IV_2_L                        
                                (0x0002)
   4318    001C00              #define P4IV_4                          
                                (0x0004)        /* Interrupt Source: Port 4.1
                                interrupt; Interrupt Flag: P4IFG1 */
   4319    001C00              #define P4IV_4_L                        
                                (0x0004)
   4320    001C00              #define P4IV_6                          
                                (0x0006)        /* Interrupt Source: Port 4.2
                                interrupt; Interrupt Flag: P4IFG2 */
   4321    001C00              #define P4IV_6_L                        
                                (0x0006)
   4322    001C00              #define P4IV_8                          
                                (0x0008)        /* Interrupt Source: Port 4.3
                                interrupt; Interrupt Flag: P4IFG3 */
   4323    001C00              #define P4IV_8_L                        
                                (0x0008)
   4324    001C00              #define P4IV_10                         
                                (0x000a)        /* Interrupt Source: Port 4.4
                                interrupt; Interrupt Flag: P4IFG4 */
   4325    001C00              #define P4IV_10_L                       
                                (0x000a)
   4326    001C00              #define P4IV_12                         
                                (0x000c)        /* Interrupt Source: Port 4.5
                                interrupt; Interrupt Flag: P4IFG5 */
   4327    001C00              #define P4IV_12_L                       
                                (0x000c)
   4328    001C00              #define P4IV_14                         
                                (0x000e)        /* Interrupt Source: Port 4.6
                                interrupt; Interrupt Flag: P4IFG6 */
   4329    001C00              #define P4IV_14_L                       
                                (0x000e)
   4330    001C00              #define P4IV_16                         
                                (0x0010)        /* Interrupt Source: Port 4.7
                                interrupt; Interrupt Flag: P4IFG7; 
   4331    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4332    001C00              #define P4IV_16_L                       
                                (0x0010)
   4333    001C00              #define P4IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4334    001C00              #define P4IV__P4IFG0                    
                                (0x0002)        /* Interrupt Source: Port 4.0
                                interrupt; Interrupt Flag: P4IFG0; 
   4335    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4336    001C00              #define P4IV__P4IFG0_L                  
                                (0x0002)
   4337    001C00              #define P4IV__P4IFG1                    
                                (0x0004)        /* Interrupt Source: Port 4.1
                                interrupt; Interrupt Flag: P4IFG1 */
   4338    001C00              #define P4IV__P4IFG1_L                  
                                (0x0004)
   4339    001C00              #define P4IV__P4IFG2                    
                                (0x0006)        /* Interrupt Source: Port 4.2
                                interrupt; Interrupt Flag: P4IFG2 */
   4340    001C00              #define P4IV__P4IFG2_L                  
                                (0x0006)
   4341    001C00              #define P4IV__P4IFG3                    
                                (0x0008)        /* Interrupt Source: Port 4.3
                                interrupt; Interrupt Flag: P4IFG3 */
   4342    001C00              #define P4IV__P4IFG3_L                  
                                (0x0008)
   4343    001C00              #define P4IV__P4IFG4                    
                                (0x000a)        /* Interrupt Source: Port 4.4
                                interrupt; Interrupt Flag: P4IFG4 */
   4344    001C00              #define P4IV__P4IFG4_L                  
                                (0x000a)
   4345    001C00              #define P4IV__P4IFG5                    
                                (0x000c)        /* Interrupt Source: Port 4.5
                                interrupt; Interrupt Flag: P4IFG5 */
   4346    001C00              #define P4IV__P4IFG5_L                  
                                (0x000c)
   4347    001C00              #define P4IV__P4IFG6                    
                                (0x000e)        /* Interrupt Source: Port 4.6
                                interrupt; Interrupt Flag: P4IFG6 */
   4348    001C00              #define P4IV__P4IFG6_L                  
                                (0x000e)
   4349    001C00              #define P4IV__P4IFG7                    
                                (0x0010)        /* Interrupt Source: Port 4.7
                                interrupt; Interrupt Flag: P4IFG7; 
   4350    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4351    001C00              #define P4IV__P4IFG7_L                  
                                (0x0010)
   4352    001C00              
   4353    001C00              /* P5IV Control Bits */
   4354    001C00              #define P5IV0                           
                                (0x0001)        /* Port 5 interrupt vector
                                value */
   4355    001C00              #define P5IV0_L                         
                                (0x0001)
   4356    001C00              #define P5IV1                           
                                (0x0002)        /* Port 5 interrupt vector
                                value */
   4357    001C00              #define P5IV1_L                         
                                (0x0002)
   4358    001C00              #define P5IV2                           
                                (0x0004)        /* Port 5 interrupt vector
                                value */
   4359    001C00              #define P5IV2_L                         
                                (0x0004)
   4360    001C00              #define P5IV3                           
                                (0x0008)        /* Port 5 interrupt vector
                                value */
   4361    001C00              #define P5IV3_L                         
                                (0x0008)
   4362    001C00              #define P5IV4                           
                                (0x0010)        /* Port 5 interrupt vector
                                value */
   4363    001C00              #define P5IV4_L                         
                                (0x0010)
   4364    001C00              #define P5IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4365    001C00              #define P5IV_2                          
                                (0x0002)        /* Interrupt Source: Port 5.0
                                interrupt; Interrupt Flag: P5IFG0; 
   4366    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4367    001C00              #define P5IV_2_L                        
                                (0x0002)
   4368    001C00              #define P5IV_4                          
                                (0x0004)        /* Interrupt Source: Port 5.1
                                interrupt; Interrupt Flag: P5IFG1 */
   4369    001C00              #define P5IV_4_L                        
                                (0x0004)
   4370    001C00              #define P5IV_6                          
                                (0x0006)        /* Interrupt Source: Port 5.2
                                interrupt; Interrupt Flag: P5IFG2 */
   4371    001C00              #define P5IV_6_L                        
                                (0x0006)
   4372    001C00              #define P5IV_8                          
                                (0x0008)        /* Interrupt Source: Port 5.3
                                interrupt; Interrupt Flag: P5IFG3 */
   4373    001C00              #define P5IV_8_L                        
                                (0x0008)
   4374    001C00              #define P5IV_10                         
                                (0x000a)        /* Interrupt Source: Port 5.4
                                interrupt; Interrupt Flag: P5IFG4 */
   4375    001C00              #define P5IV_10_L                       
                                (0x000a)
   4376    001C00              #define P5IV_12                         
                                (0x000c)        /* Interrupt Source: Port 5.5
                                interrupt; Interrupt Flag: P5IFG5 */
   4377    001C00              #define P5IV_12_L                       
                                (0x000c)
   4378    001C00              #define P5IV_14                         
                                (0x000e)        /* Interrupt Source: Port 5.6
                                interrupt; Interrupt Flag: P5IFG6 */
   4379    001C00              #define P5IV_14_L                       
                                (0x000e)
   4380    001C00              #define P5IV_16                         
                                (0x0010)        /* Interrupt Source: Port 5.7
                                interrupt; Interrupt Flag: P5IFG7; 
   4381    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4382    001C00              #define P5IV_16_L                       
                                (0x0010)
   4383    001C00              #define P5IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4384    001C00              #define P5IV__P5IFG0                    
                                (0x0002)        /* Interrupt Source: Port 5.0
                                interrupt; Interrupt Flag: P5IFG0; 
   4385    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4386    001C00              #define P5IV__P5IFG0_L                  
                                (0x0002)
   4387    001C00              #define P5IV__P5IFG1                    
                                (0x0004)        /* Interrupt Source: Port 5.1
                                interrupt; Interrupt Flag: P5IFG1 */
   4388    001C00              #define P5IV__P5IFG1_L                  
                                (0x0004)
   4389    001C00              #define P5IV__P5IFG2                    
                                (0x0006)        /* Interrupt Source: Port 5.2
                                interrupt; Interrupt Flag: P5IFG2 */
   4390    001C00              #define P5IV__P5IFG2_L                  
                                (0x0006)
   4391    001C00              #define P5IV__P5IFG3                    
                                (0x0008)        /* Interrupt Source: Port 5.3
                                interrupt; Interrupt Flag: P5IFG3 */
   4392    001C00              #define P5IV__P5IFG3_L                  
                                (0x0008)
   4393    001C00              #define P5IV__P5IFG4                    
                                (0x000a)        /* Interrupt Source: Port 5.4
                                interrupt; Interrupt Flag: P5IFG4 */
   4394    001C00              #define P5IV__P5IFG4_L                  
                                (0x000a)
   4395    001C00              #define P5IV__P5IFG5                    
                                (0x000c)        /* Interrupt Source: Port 5.5
                                interrupt; Interrupt Flag: P5IFG5 */
   4396    001C00              #define P5IV__P5IFG5_L                  
                                (0x000c)
   4397    001C00              #define P5IV__P5IFG6                    
                                (0x000e)        /* Interrupt Source: Port 5.6
                                interrupt; Interrupt Flag: P5IFG6 */
   4398    001C00              #define P5IV__P5IFG6_L                  
                                (0x000e)
   4399    001C00              #define P5IV__P5IFG7                    
                                (0x0010)        /* Interrupt Source: Port 5.7
                                interrupt; Interrupt Flag: P5IFG7; 
   4400    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4401    001C00              #define P5IV__P5IFG7_L                  
                                (0x0010)
   4402    001C00              
   4403    001C00              /* P6IV Control Bits */
   4404    001C00              #define P6IV0                           
                                (0x0001)        /* Port 6 interrupt vector
                                value */
   4405    001C00              #define P6IV0_L                         
                                (0x0001)
   4406    001C00              #define P6IV1                           
                                (0x0002)        /* Port 6 interrupt vector
                                value */
   4407    001C00              #define P6IV1_L                         
                                (0x0002)
   4408    001C00              #define P6IV2                           
                                (0x0004)        /* Port 6 interrupt vector
                                value */
   4409    001C00              #define P6IV2_L                         
                                (0x0004)
   4410    001C00              #define P6IV3                           
                                (0x0008)        /* Port 6 interrupt vector
                                value */
   4411    001C00              #define P6IV3_L                         
                                (0x0008)
   4412    001C00              #define P6IV4                           
                                (0x0010)        /* Port 6 interrupt vector
                                value */
   4413    001C00              #define P6IV4_L                         
                                (0x0010)
   4414    001C00              #define P6IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4415    001C00              #define P6IV_2                          
                                (0x0002)        /* Interrupt Source: Port 6.0
                                interrupt; Interrupt Flag: P6IFG0; 
   4416    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4417    001C00              #define P6IV_2_L                        
                                (0x0002)
   4418    001C00              #define P6IV_4                          
                                (0x0004)        /* Interrupt Source: Port 6.1
                                interrupt; Interrupt Flag: P6IFG1 */
   4419    001C00              #define P6IV_4_L                        
                                (0x0004)
   4420    001C00              #define P6IV_6                          
                                (0x0006)        /* Interrupt Source: Port 6.2
                                interrupt; Interrupt Flag: P6IFG2 */
   4421    001C00              #define P6IV_6_L                        
                                (0x0006)
   4422    001C00              #define P6IV_8                          
                                (0x0008)        /* Interrupt Source: Port 6.3
                                interrupt; Interrupt Flag: P6IFG3 */
   4423    001C00              #define P6IV_8_L                        
                                (0x0008)
   4424    001C00              #define P6IV_10                         
                                (0x000a)        /* Interrupt Source: Port 6.4
                                interrupt; Interrupt Flag: P6IFG4 */
   4425    001C00              #define P6IV_10_L                       
                                (0x000a)
   4426    001C00              #define P6IV_12                         
                                (0x000c)        /* Interrupt Source: Port 6.5
                                interrupt; Interrupt Flag: P6IFG5 */
   4427    001C00              #define P6IV_12_L                       
                                (0x000c)
   4428    001C00              #define P6IV_14                         
                                (0x000e)        /* Interrupt Source: Port 6.6
                                interrupt; Interrupt Flag: P6IFG6 */
   4429    001C00              #define P6IV_14_L                       
                                (0x000e)
   4430    001C00              #define P6IV_16                         
                                (0x0010)        /* Interrupt Source: Port 6.7
                                interrupt; Interrupt Flag: P6IFG7; 
   4431    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4432    001C00              #define P6IV_16_L                       
                                (0x0010)
   4433    001C00              #define P6IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4434    001C00              #define P6IV__P6IFG0                    
                                (0x0002)        /* Interrupt Source: Port 6.0
                                interrupt; Interrupt Flag: P6IFG0; 
   4435    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4436    001C00              #define P6IV__P6IFG0_L                  
                                (0x0002)
   4437    001C00              #define P6IV__P6IFG1                    
                                (0x0004)        /* Interrupt Source: Port 6.1
                                interrupt; Interrupt Flag: P6IFG1 */
   4438    001C00              #define P6IV__P6IFG1_L                  
                                (0x0004)
   4439    001C00              #define P6IV__P6IFG2                    
                                (0x0006)        /* Interrupt Source: Port 6.2
                                interrupt; Interrupt Flag: P6IFG2 */
   4440    001C00              #define P6IV__P6IFG2_L                  
                                (0x0006)
   4441    001C00              #define P6IV__P6IFG3                    
                                (0x0008)        /* Interrupt Source: Port 6.3
                                interrupt; Interrupt Flag: P6IFG3 */
   4442    001C00              #define P6IV__P6IFG3_L                  
                                (0x0008)
   4443    001C00              #define P6IV__P6IFG4                    
                                (0x000a)        /* Interrupt Source: Port 6.4
                                interrupt; Interrupt Flag: P6IFG4 */
   4444    001C00              #define P6IV__P6IFG4_L                  
                                (0x000a)
   4445    001C00              #define P6IV__P6IFG5                    
                                (0x000c)        /* Interrupt Source: Port 6.5
                                interrupt; Interrupt Flag: P6IFG5 */
   4446    001C00              #define P6IV__P6IFG5_L                  
                                (0x000c)
   4447    001C00              #define P6IV__P6IFG6                    
                                (0x000e)        /* Interrupt Source: Port 6.6
                                interrupt; Interrupt Flag: P6IFG6 */
   4448    001C00              #define P6IV__P6IFG6_L                  
                                (0x000e)
   4449    001C00              #define P6IV__P6IFG7                    
                                (0x0010)        /* Interrupt Source: Port 6.7
                                interrupt; Interrupt Flag: P6IFG7; 
   4450    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4451    001C00              #define P6IV__P6IFG7_L                  
                                (0x0010)
   4452    001C00              
   4453    001C00              /* P7IV Control Bits */
   4454    001C00              #define P7IV0                           
                                (0x0001)        /* Port 7 interrupt vector
                                value */
   4455    001C00              #define P7IV0_L                         
                                (0x0001)
   4456    001C00              #define P7IV1                           
                                (0x0002)        /* Port 7 interrupt vector
                                value */
   4457    001C00              #define P7IV1_L                         
                                (0x0002)
   4458    001C00              #define P7IV2                           
                                (0x0004)        /* Port 7 interrupt vector
                                value */
   4459    001C00              #define P7IV2_L                         
                                (0x0004)
   4460    001C00              #define P7IV3                           
                                (0x0008)        /* Port 7 interrupt vector
                                value */
   4461    001C00              #define P7IV3_L                         
                                (0x0008)
   4462    001C00              #define P7IV4                           
                                (0x0010)        /* Port 7 interrupt vector
                                value */
   4463    001C00              #define P7IV4_L                         
                                (0x0010)
   4464    001C00              #define P7IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4465    001C00              #define P7IV_2                          
                                (0x0002)        /* Interrupt Source: Port 7.0
                                interrupt; Interrupt Flag: P7IFG0; 
   4466    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4467    001C00              #define P7IV_2_L                        
                                (0x0002)
   4468    001C00              #define P7IV_4                          
                                (0x0004)        /* Interrupt Source: Port 7.1
                                interrupt; Interrupt Flag: P7IFG1 */
   4469    001C00              #define P7IV_4_L                        
                                (0x0004)
   4470    001C00              #define P7IV_6                          
                                (0x0006)        /* Interrupt Source: Port 7.2
                                interrupt; Interrupt Flag: P7IFG2 */
   4471    001C00              #define P7IV_6_L                        
                                (0x0006)
   4472    001C00              #define P7IV_8                          
                                (0x0008)        /* Interrupt Source: Port 7.3
                                interrupt; Interrupt Flag: P7IFG3 */
   4473    001C00              #define P7IV_8_L                        
                                (0x0008)
   4474    001C00              #define P7IV_10                         
                                (0x000a)        /* Interrupt Source: Port 7.4
                                interrupt; Interrupt Flag: P7IFG4 */
   4475    001C00              #define P7IV_10_L                       
                                (0x000a)
   4476    001C00              #define P7IV_12                         
                                (0x000c)        /* Interrupt Source: Port 7.5
                                interrupt; Interrupt Flag: P7IFG5 */
   4477    001C00              #define P7IV_12_L                       
                                (0x000c)
   4478    001C00              #define P7IV_14                         
                                (0x000e)        /* Interrupt Source: Port 7.6
                                interrupt; Interrupt Flag: P7IFG6 */
   4479    001C00              #define P7IV_14_L                       
                                (0x000e)
   4480    001C00              #define P7IV_16                         
                                (0x0010)        /* Interrupt Source: Port 7.7
                                interrupt; Interrupt Flag: P7IFG7; 
   4481    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4482    001C00              #define P7IV_16_L                       
                                (0x0010)
   4483    001C00              #define P7IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4484    001C00              #define P7IV__P7IFG0                    
                                (0x0002)        /* Interrupt Source: Port 7.0
                                interrupt; Interrupt Flag: P7IFG0; 
   4485    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4486    001C00              #define P7IV__P7IFG0_L                  
                                (0x0002)
   4487    001C00              #define P7IV__P7IFG1                    
                                (0x0004)        /* Interrupt Source: Port 7.1
                                interrupt; Interrupt Flag: P7IFG1 */
   4488    001C00              #define P7IV__P7IFG1_L                  
                                (0x0004)
   4489    001C00              #define P7IV__P7IFG2                    
                                (0x0006)        /* Interrupt Source: Port 7.2
                                interrupt; Interrupt Flag: P7IFG2 */
   4490    001C00              #define P7IV__P7IFG2_L                  
                                (0x0006)
   4491    001C00              #define P7IV__P7IFG3                    
                                (0x0008)        /* Interrupt Source: Port 7.3
                                interrupt; Interrupt Flag: P7IFG3 */
   4492    001C00              #define P7IV__P7IFG3_L                  
                                (0x0008)
   4493    001C00              #define P7IV__P7IFG4                    
                                (0x000a)        /* Interrupt Source: Port 7.4
                                interrupt; Interrupt Flag: P7IFG4 */
   4494    001C00              #define P7IV__P7IFG4_L                  
                                (0x000a)
   4495    001C00              #define P7IV__P7IFG5                    
                                (0x000c)        /* Interrupt Source: Port 7.5
                                interrupt; Interrupt Flag: P7IFG5 */
   4496    001C00              #define P7IV__P7IFG5_L                  
                                (0x000c)
   4497    001C00              #define P7IV__P7IFG6                    
                                (0x000e)        /* Interrupt Source: Port 7.6
                                interrupt; Interrupt Flag: P7IFG6 */
   4498    001C00              #define P7IV__P7IFG6_L                  
                                (0x000e)
   4499    001C00              #define P7IV__P7IFG7                    
                                (0x0010)        /* Interrupt Source: Port 7.7
                                interrupt; Interrupt Flag: P7IFG7; 
   4500    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4501    001C00              #define P7IV__P7IFG7_L                  
                                (0x0010)
   4502    001C00              
   4503    001C00              /* P8IV Control Bits */
   4504    001C00              #define P8IV0                           
                                (0x0001)        /* Port 8 interrupt vector
                                value */
   4505    001C00              #define P8IV0_L                         
                                (0x0001)
   4506    001C00              #define P8IV1                           
                                (0x0002)        /* Port 8 interrupt vector
                                value */
   4507    001C00              #define P8IV1_L                         
                                (0x0002)
   4508    001C00              #define P8IV2                           
                                (0x0004)        /* Port 8 interrupt vector
                                value */
   4509    001C00              #define P8IV2_L                         
                                (0x0004)
   4510    001C00              #define P8IV3                           
                                (0x0008)        /* Port 8 interrupt vector
                                value */
   4511    001C00              #define P8IV3_L                         
                                (0x0008)
   4512    001C00              #define P8IV4                           
                                (0x0010)        /* Port 8 interrupt vector
                                value */
   4513    001C00              #define P8IV4_L                         
                                (0x0010)
   4514    001C00              #define P8IV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   4515    001C00              #define P8IV_2                          
                                (0x0002)        /* Interrupt Source: Port 8.0
                                interrupt; Interrupt Flag: P8IFG0; 
   4516    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4517    001C00              #define P8IV_2_L                        
                                (0x0002)
   4518    001C00              #define P8IV_4                          
                                (0x0004)        /* Interrupt Source: Port 8.1
                                interrupt; Interrupt Flag: P8IFG1 */
   4519    001C00              #define P8IV_4_L                        
                                (0x0004)
   4520    001C00              #define P8IV_6                          
                                (0x0006)        /* Interrupt Source: Port 8.2
                                interrupt; Interrupt Flag: P8IFG2 */
   4521    001C00              #define P8IV_6_L                        
                                (0x0006)
   4522    001C00              #define P8IV_8                          
                                (0x0008)        /* Interrupt Source: Port 8.3
                                interrupt; Interrupt Flag: P8IFG3 */
   4523    001C00              #define P8IV_8_L                        
                                (0x0008)
   4524    001C00              #define P8IV_10                         
                                (0x000a)        /* Interrupt Source: Port 8.4
                                interrupt; Interrupt Flag: P8IFG4 */
   4525    001C00              #define P8IV_10_L                       
                                (0x000a)
   4526    001C00              #define P8IV_12                         
                                (0x000c)        /* Interrupt Source: Port 8.5
                                interrupt; Interrupt Flag: P8IFG5 */
   4527    001C00              #define P8IV_12_L                       
                                (0x000c)
   4528    001C00              #define P8IV_14                         
                                (0x000e)        /* Interrupt Source: Port 8.6
                                interrupt; Interrupt Flag: P8IFG6 */
   4529    001C00              #define P8IV_14_L                       
                                (0x000e)
   4530    001C00              #define P8IV_16                         
                                (0x0010)        /* Interrupt Source: Port 8.7
                                interrupt; Interrupt Flag: P8IFG7; 
   4531    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4532    001C00              #define P8IV_16_L                       
                                (0x0010)
   4533    001C00              #define P8IV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   4534    001C00              #define P8IV__P8IFG0                    
                                (0x0002)        /* Interrupt Source: Port 8.0
                                interrupt; Interrupt Flag: P8IFG0; 
   4535    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   4536    001C00              #define P8IV__P8IFG0_L                  
                                (0x0002)
   4537    001C00              #define P8IV__P8IFG1                    
                                (0x0004)        /* Interrupt Source: Port 8.1
                                interrupt; Interrupt Flag: P8IFG1 */
   4538    001C00              #define P8IV__P8IFG1_L                  
                                (0x0004)
   4539    001C00              #define P8IV__P8IFG2                    
                                (0x0006)        /* Interrupt Source: Port 8.2
                                interrupt; Interrupt Flag: P8IFG2 */
   4540    001C00              #define P8IV__P8IFG2_L                  
                                (0x0006)
   4541    001C00              #define P8IV__P8IFG3                    
                                (0x0008)        /* Interrupt Source: Port 8.3
                                interrupt; Interrupt Flag: P8IFG3 */
   4542    001C00              #define P8IV__P8IFG3_L                  
                                (0x0008)
   4543    001C00              #define P8IV__P8IFG4                    
                                (0x000a)        /* Interrupt Source: Port 8.4
                                interrupt; Interrupt Flag: P8IFG4 */
   4544    001C00              #define P8IV__P8IFG4_L                  
                                (0x000a)
   4545    001C00              #define P8IV__P8IFG5                    
                                (0x000c)        /* Interrupt Source: Port 8.5
                                interrupt; Interrupt Flag: P8IFG5 */
   4546    001C00              #define P8IV__P8IFG5_L                  
                                (0x000c)
   4547    001C00              #define P8IV__P8IFG6                    
                                (0x000e)        /* Interrupt Source: Port 8.6
                                interrupt; Interrupt Flag: P8IFG6 */
   4548    001C00              #define P8IV__P8IFG6_L                  
                                (0x000e)
   4549    001C00              #define P8IV__P8IFG7                    
                                (0x0010)        /* Interrupt Source: Port 8.7
                                interrupt; Interrupt Flag: P8IFG7; 
   4550    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   4551    001C00              #define P8IV__P8IFG7_L                  
                                (0x0010)
   4552    001C00              
   4553    001C00              
   4554    001C00              /***********************************************
                               ******************************
   4555    001C00               DMA Registers
   4556    001C00              ************************************************
                               *****************************/
   4557    001C00              
   4558    001C00              #define __MSP430_HAS_DMA__ 6                  /*
                                Definition to show that module is available
                                */
   4559    001C00              #define __MSP430_BASEADDRESS_DMA__ 0x0500
   4560    001C00              #define DMA_BASE               __MSP430_BASEADDR
                               ESS_DMA__
   4561    001C00              
   4562    001C00              #define  DMACTL0_                       
                                (0x500u)        /* DMA Control 0 */
   4563    001C00              DEFCW(   DMACTL0             , DMACTL0_)
   4563.1  001C00              sfrb DMACTL0_L = (0x500u);
   4563.2  001C00              sfrb DMACTL0_H = (0x500u)+1;
   4563.3  001C00              sfrw DMACTL0   = (0x500u);
   4563.4  001C00                    endm
   4564    001C00              #define  DMACTL1_                       
                                (0x502u)        /* DMA Control 1 */
   4565    001C00              DEFCW(   DMACTL1             , DMACTL1_)
   4565.1  001C00              sfrb DMACTL1_L = (0x502u);
   4565.2  001C00              sfrb DMACTL1_H = (0x502u)+1;
   4565.3  001C00              sfrw DMACTL1   = (0x502u);
   4565.4  001C00                    endm
   4566    001C00              #define  DMACTL2_                       
                                (0x504u)        /* DMA Control 2 */
   4567    001C00              DEFCW(   DMACTL2             , DMACTL2_)
   4567.1  001C00              sfrb DMACTL2_L = (0x504u);
   4567.2  001C00              sfrb DMACTL2_H = (0x504u)+1;
   4567.3  001C00              sfrw DMACTL2   = (0x504u);
   4567.4  001C00                    endm
   4568    001C00              #define  DMACTL4_                       
                                (0x508u)        /* DMA Control 4 */
   4569    001C00              DEFCW(   DMACTL4             , DMACTL4_)
   4569.1  001C00              sfrb DMACTL4_L = (0x508u);
   4569.2  001C00              sfrb DMACTL4_H = (0x508u)+1;
   4569.3  001C00              sfrw DMACTL4   = (0x508u);
   4569.4  001C00                    endm
   4570    001C00              #define  DMAIV_                         
                                (0x50Eu)        /* DMA Interrupt Vector
                                */
   4571    001C00              DEFCW(   DMAIV               , DMAIV_)
   4571.1  001C00              sfrb DMAIV_L = (0x50Eu);
   4571.2  001C00              sfrb DMAIV_H = (0x50Eu)+1;
   4571.3  001C00              sfrw DMAIV   = (0x50Eu);
   4571.4  001C00                    endm
   4572    001C00              #define  DMA0CTL_                       
                                (0x510u)        /* DMA Channel 0 Control
                                */
   4573    001C00              DEFCW(   DMA0CTL             , DMA0CTL_)
   4573.1  001C00              sfrb DMA0CTL_L = (0x510u);
   4573.2  001C00              sfrb DMA0CTL_H = (0x510u)+1;
   4573.3  001C00              sfrw DMA0CTL   = (0x510u);
   4573.4  001C00                    endm
   4574    001C00              #define  DMA0SA_                        
                                (0x512u)        /* DMA Channel 0 Source Address
                                */
   4575    001C00              DEFA(    DMA0SA              , DMA0SA_)
   4575.1  001C00              sfrb DMA0SA_L = (0x512u);
   4575.2  001C00              sfrb DMA0SA_H = (0x512u)+1;
   4575.3  001C00              sfrw DMA0SAL  = (0x512u);
   4575.4  001C00              sfrw DMA0SAH  = (0x512u)+2;
   4575.5  001C00              sfrl DMA0SA   = (0x512u);
   4575.6  001C00                    endm
   4576    001C00              #define  DMA0DA_                        
                                (0x516u)        /* DMA Channel 0 Destination
                                Address */
   4577    001C00              DEFA(    DMA0DA              , DMA0DA_)
   4577.1  001C00              sfrb DMA0DA_L = (0x516u);
   4577.2  001C00              sfrb DMA0DA_H = (0x516u)+1;
   4577.3  001C00              sfrw DMA0DAL  = (0x516u);
   4577.4  001C00              sfrw DMA0DAH  = (0x516u)+2;
   4577.5  001C00              sfrl DMA0DA   = (0x516u);
   4577.6  001C00                    endm
   4578    001C00              #define  DMA0SZ_                        
                                (0x51Au)        /* DMA Channel 0 Transfer Size
                                */
   4579    001C00              DEFCW(   DMA0SZ              , DMA0SZ_)
   4579.1  001C00              sfrb DMA0SZ_L = (0x51Au);
   4579.2  001C00              sfrb DMA0SZ_H = (0x51Au)+1;
   4579.3  001C00              sfrw DMA0SZ   = (0x51Au);
   4579.4  001C00                    endm
   4580    001C00              #define  DMA1CTL_                       
                                (0x520u)        /* DMA Channel 1 Control
                                */
   4581    001C00              DEFCW(   DMA1CTL             , DMA1CTL_)
   4581.1  001C00              sfrb DMA1CTL_L = (0x520u);
   4581.2  001C00              sfrb DMA1CTL_H = (0x520u)+1;
   4581.3  001C00              sfrw DMA1CTL   = (0x520u);
   4581.4  001C00                    endm
   4582    001C00              #define  DMA1SA_                        
                                (0x522u)        /* DMA Channel 1 Source Address
                                */
   4583    001C00              DEFA(    DMA1SA              , DMA1SA_)
   4583.1  001C00              sfrb DMA1SA_L = (0x522u);
   4583.2  001C00              sfrb DMA1SA_H = (0x522u)+1;
   4583.3  001C00              sfrw DMA1SAL  = (0x522u);
   4583.4  001C00              sfrw DMA1SAH  = (0x522u)+2;
   4583.5  001C00              sfrl DMA1SA   = (0x522u);
   4583.6  001C00                    endm
   4584    001C00              #define  DMA1DA_                        
                                (0x526u)        /* DMA Channel 1 Destination
                                Address */
   4585    001C00              DEFA(    DMA1DA              , DMA1DA_)
   4585.1  001C00              sfrb DMA1DA_L = (0x526u);
   4585.2  001C00              sfrb DMA1DA_H = (0x526u)+1;
   4585.3  001C00              sfrw DMA1DAL  = (0x526u);
   4585.4  001C00              sfrw DMA1DAH  = (0x526u)+2;
   4585.5  001C00              sfrl DMA1DA   = (0x526u);
   4585.6  001C00                    endm
   4586    001C00              #define  DMA1SZ_                        
                                (0x52Au)        /* DMA Channel 1 Transfer Size
                                */
   4587    001C00              DEFCW(   DMA1SZ              , DMA1SZ_)
   4587.1  001C00              sfrb DMA1SZ_L = (0x52Au);
   4587.2  001C00              sfrb DMA1SZ_H = (0x52Au)+1;
   4587.3  001C00              sfrw DMA1SZ   = (0x52Au);
   4587.4  001C00                    endm
   4588    001C00              #define  DMA2CTL_                       
                                (0x530u)        /* DMA Channel 2 Control
                                */
   4589    001C00              DEFCW(   DMA2CTL             , DMA2CTL_)
   4589.1  001C00              sfrb DMA2CTL_L = (0x530u);
   4589.2  001C00              sfrb DMA2CTL_H = (0x530u)+1;
   4589.3  001C00              sfrw DMA2CTL   = (0x530u);
   4589.4  001C00                    endm
   4590    001C00              #define  DMA2SA_                        
                                (0x532u)        /* DMA Channel 2 Source Address
                                */
   4591    001C00              DEFA(    DMA2SA              , DMA2SA_)
   4591.1  001C00              sfrb DMA2SA_L = (0x532u);
   4591.2  001C00              sfrb DMA2SA_H = (0x532u)+1;
   4591.3  001C00              sfrw DMA2SAL  = (0x532u);
   4591.4  001C00              sfrw DMA2SAH  = (0x532u)+2;
   4591.5  001C00              sfrl DMA2SA   = (0x532u);
   4591.6  001C00                    endm
   4592    001C00              #define  DMA2DA_                        
                                (0x536u)        /* DMA Channel 2 Destination
                                Address */
   4593    001C00              DEFA(    DMA2DA              , DMA2DA_)
   4593.1  001C00              sfrb DMA2DA_L = (0x536u);
   4593.2  001C00              sfrb DMA2DA_H = (0x536u)+1;
   4593.3  001C00              sfrw DMA2DAL  = (0x536u);
   4593.4  001C00              sfrw DMA2DAH  = (0x536u)+2;
   4593.5  001C00              sfrl DMA2DA   = (0x536u);
   4593.6  001C00                    endm
   4594    001C00              #define  DMA2SZ_                        
                                (0x53Au)        /* DMA Channel 2 Transfer Size
                                */
   4595    001C00              DEFCW(   DMA2SZ              , DMA2SZ_)
   4595.1  001C00              sfrb DMA2SZ_L = (0x53Au);
   4595.2  001C00              sfrb DMA2SZ_H = (0x53Au)+1;
   4595.3  001C00              sfrw DMA2SZ   = (0x53Au);
   4595.4  001C00                    endm
   4596    001C00              #define  DMA3CTL_                       
                                (0x540u)        /* DMA Channel 3 Control
                                */
   4597    001C00              DEFCW(   DMA3CTL             , DMA3CTL_)
   4597.1  001C00              sfrb DMA3CTL_L = (0x540u);
   4597.2  001C00              sfrb DMA3CTL_H = (0x540u)+1;
   4597.3  001C00              sfrw DMA3CTL   = (0x540u);
   4597.4  001C00                    endm
   4598    001C00              #define  DMA3SA_                        
                                (0x542u)        /* DMA Channel 3 Source Address
                                */
   4599    001C00              DEFA(    DMA3SA              , DMA3SA_)
   4599.1  001C00              sfrb DMA3SA_L = (0x542u);
   4599.2  001C00              sfrb DMA3SA_H = (0x542u)+1;
   4599.3  001C00              sfrw DMA3SAL  = (0x542u);
   4599.4  001C00              sfrw DMA3SAH  = (0x542u)+2;
   4599.5  001C00              sfrl DMA3SA   = (0x542u);
   4599.6  001C00                    endm
   4600    001C00              #define  DMA3DA_                        
                                (0x546u)        /* DMA Channel 3 Destination
                                Address */
   4601    001C00              DEFA(    DMA3DA              , DMA3DA_)
   4601.1  001C00              sfrb DMA3DA_L = (0x546u);
   4601.2  001C00              sfrb DMA3DA_H = (0x546u)+1;
   4601.3  001C00              sfrw DMA3DAL  = (0x546u);
   4601.4  001C00              sfrw DMA3DAH  = (0x546u)+2;
   4601.5  001C00              sfrl DMA3DA   = (0x546u);
   4601.6  001C00                    endm
   4602    001C00              #define  DMA3SZ_                        
                                (0x54Au)        /* DMA Channel 3 Transfer Size
                                */
   4603    001C00              DEFCW(   DMA3SZ              , DMA3SZ_)
   4603.1  001C00              sfrb DMA3SZ_L = (0x54Au);
   4603.2  001C00              sfrb DMA3SZ_H = (0x54Au)+1;
   4603.3  001C00              sfrw DMA3SZ   = (0x54Au);
   4603.4  001C00                    endm
   4604    001C00              #define  DMA4CTL_                       
                                (0x550u)        /* DMA Channel 4 Control
                                */
   4605    001C00              DEFCW(   DMA4CTL             , DMA4CTL_)
   4605.1  001C00              sfrb DMA4CTL_L = (0x550u);
   4605.2  001C00              sfrb DMA4CTL_H = (0x550u)+1;
   4605.3  001C00              sfrw DMA4CTL   = (0x550u);
   4605.4  001C00                    endm
   4606    001C00              #define  DMA4SA_                        
                                (0x552u)        /* DMA Channel 4 Source Address
                                */
   4607    001C00              DEFA(    DMA4SA              , DMA4SA_)
   4607.1  001C00              sfrb DMA4SA_L = (0x552u);
   4607.2  001C00              sfrb DMA4SA_H = (0x552u)+1;
   4607.3  001C00              sfrw DMA4SAL  = (0x552u);
   4607.4  001C00              sfrw DMA4SAH  = (0x552u)+2;
   4607.5  001C00              sfrl DMA4SA   = (0x552u);
   4607.6  001C00                    endm
   4608    001C00              #define  DMA4DA_                        
                                (0x556u)        /* DMA Channel 4 Destination
                                Address */
   4609    001C00              DEFA(    DMA4DA              , DMA4DA_)
   4609.1  001C00              sfrb DMA4DA_L = (0x556u);
   4609.2  001C00              sfrb DMA4DA_H = (0x556u)+1;
   4609.3  001C00              sfrw DMA4DAL  = (0x556u);
   4609.4  001C00              sfrw DMA4DAH  = (0x556u)+2;
   4609.5  001C00              sfrl DMA4DA   = (0x556u);
   4609.6  001C00                    endm
   4610    001C00              #define  DMA4SZ_                        
                                (0x55Au)        /* DMA Channel 4 Transfer Size
                                */
   4611    001C00              DEFCW(   DMA4SZ              , DMA4SZ_)
   4611.1  001C00              sfrb DMA4SZ_L = (0x55Au);
   4611.2  001C00              sfrb DMA4SZ_H = (0x55Au)+1;
   4611.3  001C00              sfrw DMA4SZ   = (0x55Au);
   4611.4  001C00                    endm
   4612    001C00              #define  DMA5CTL_                       
                                (0x560u)        /* DMA Channel 5 Control
                                */
   4613    001C00              DEFCW(   DMA5CTL             , DMA5CTL_)
   4613.1  001C00              sfrb DMA5CTL_L = (0x560u);
   4613.2  001C00              sfrb DMA5CTL_H = (0x560u)+1;
   4613.3  001C00              sfrw DMA5CTL   = (0x560u);
   4613.4  001C00                    endm
   4614    001C00              #define  DMA5SA_                        
                                (0x562u)        /* DMA Channel 5 Source Address
                                */
   4615    001C00              DEFA(    DMA5SA              , DMA5SA_)
   4615.1  001C00              sfrb DMA5SA_L = (0x562u);
   4615.2  001C00              sfrb DMA5SA_H = (0x562u)+1;
   4615.3  001C00              sfrw DMA5SAL  = (0x562u);
   4615.4  001C00              sfrw DMA5SAH  = (0x562u)+2;
   4615.5  001C00              sfrl DMA5SA   = (0x562u);
   4615.6  001C00                    endm
   4616    001C00              #define  DMA5DA_                        
                                (0x566u)        /* DMA Channel 5 Destination
                                Address */
   4617    001C00              DEFA(    DMA5DA              , DMA5DA_)
   4617.1  001C00              sfrb DMA5DA_L = (0x566u);
   4617.2  001C00              sfrb DMA5DA_H = (0x566u)+1;
   4617.3  001C00              sfrw DMA5DAL  = (0x566u);
   4617.4  001C00              sfrw DMA5DAH  = (0x566u)+2;
   4617.5  001C00              sfrl DMA5DA   = (0x566u);
   4617.6  001C00                    endm
   4618    001C00              #define  DMA5SZ_                        
                                (0x56Au)        /* DMA Channel 5 Transfer Size
                                */
   4619    001C00              DEFCW(   DMA5SZ              , DMA5SZ_)
   4619.1  001C00              sfrb DMA5SZ_L = (0x56Au);
   4619.2  001C00              sfrb DMA5SZ_H = (0x56Au)+1;
   4619.3  001C00              sfrw DMA5SZ   = (0x56Au);
   4619.4  001C00                    endm
   4620    001C00              
   4621    001C00              /* DMA Register Offsets */
   4622    001C00              #define OFS_DMACTL0                     
                                (0x0000u)
   4623    001C00              #define OFS_DMACTL0_L                   
                                OFS_DMACTL0
   4624    001C00              #define OFS_DMACTL0_H                   
                                OFS_DMACTL0+1
   4625    001C00              #define OFS_DMACTL1                     
                                (0x0002u)
   4626    001C00              #define OFS_DMACTL1_L                   
                                OFS_DMACTL1
   4627    001C00              #define OFS_DMACTL1_H                   
                                OFS_DMACTL1+1
   4628    001C00              #define OFS_DMACTL2                     
                                (0x0004u)
   4629    001C00              #define OFS_DMACTL2_L                   
                                OFS_DMACTL2
   4630    001C00              #define OFS_DMACTL2_H                   
                                OFS_DMACTL2+1
   4631    001C00              #define OFS_DMACTL4                     
                                (0x0008u)
   4632    001C00              #define OFS_DMACTL4_L                   
                                OFS_DMACTL4
   4633    001C00              #define OFS_DMACTL4_H                   
                                OFS_DMACTL4+1
   4634    001C00              #define OFS_DMAIV                       
                                (0x000Eu)
   4635    001C00              #define OFS_DMAIV_L                     
                                OFS_DMAIV
   4636    001C00              #define OFS_DMAIV_H                     
                                OFS_DMAIV+1
   4637    001C00              #define OFS_DMA0CTL                     
                                (0x0010u)
   4638    001C00              #define OFS_DMA0CTL_L                   
                                OFS_DMA0CTL
   4639    001C00              #define OFS_DMA0CTL_H                   
                                OFS_DMA0CTL+1
   4640    001C00              #define OFS_DMA0SA                      
                                (0x0012u)
   4641    001C00              #define OFS_DMA0SA_L                    
                                OFS_DMA0SA
   4642    001C00              #define OFS_DMA0SA_H                    
                                OFS_DMA0SA+2
   4643    001C00              #define OFS_DMA0DA                      
                                (0x0016u)
   4644    001C00              #define OFS_DMA0DA_L                    
                                OFS_DMA0DA
   4645    001C00              #define OFS_DMA0DA_H                    
                                OFS_DMA0DA+2
   4646    001C00              #define OFS_DMA0SZ                      
                                (0x001Au)
   4647    001C00              #define OFS_DMA0SZ_L                    
                                OFS_DMA0SZ
   4648    001C00              #define OFS_DMA0SZ_H                    
                                OFS_DMA0SZ+1
   4649    001C00              #define OFS_DMA1CTL                     
                                (0x0020u)
   4650    001C00              #define OFS_DMA1CTL_L                   
                                OFS_DMA1CTL
   4651    001C00              #define OFS_DMA1CTL_H                   
                                OFS_DMA1CTL+1
   4652    001C00              #define OFS_DMA1SA                      
                                (0x0022u)
   4653    001C00              #define OFS_DMA1SA_L                    
                                OFS_DMA1SA
   4654    001C00              #define OFS_DMA1SA_H                    
                                OFS_DMA1SA+2
   4655    001C00              #define OFS_DMA1DA                      
                                (0x0026u)
   4656    001C00              #define OFS_DMA1DA_L                    
                                OFS_DMA1DA
   4657    001C00              #define OFS_DMA1DA_H                    
                                OFS_DMA1DA+2
   4658    001C00              #define OFS_DMA1SZ                      
                                (0x002Au)
   4659    001C00              #define OFS_DMA1SZ_L                    
                                OFS_DMA1SZ
   4660    001C00              #define OFS_DMA1SZ_H                    
                                OFS_DMA1SZ+1
   4661    001C00              #define OFS_DMA2CTL                     
                                (0x0030u)
   4662    001C00              #define OFS_DMA2CTL_L                   
                                OFS_DMA2CTL
   4663    001C00              #define OFS_DMA2CTL_H                   
                                OFS_DMA2CTL+1
   4664    001C00              #define OFS_DMA2SA                      
                                (0x0032u)
   4665    001C00              #define OFS_DMA2SA_L                    
                                OFS_DMA2SA
   4666    001C00              #define OFS_DMA2SA_H                    
                                OFS_DMA2SA+2
   4667    001C00              #define OFS_DMA2DA                      
                                (0x0036u)
   4668    001C00              #define OFS_DMA2DA_L                    
                                OFS_DMA2DA
   4669    001C00              #define OFS_DMA2DA_H                    
                                OFS_DMA2DA+2
   4670    001C00              #define OFS_DMA2SZ                      
                                (0x003Au)
   4671    001C00              #define OFS_DMA2SZ_L                    
                                OFS_DMA2SZ
   4672    001C00              #define OFS_DMA2SZ_H                    
                                OFS_DMA2SZ+1
   4673    001C00              #define OFS_DMA3CTL                     
                                (0x0040u)
   4674    001C00              #define OFS_DMA3CTL_L                   
                                OFS_DMA3CTL
   4675    001C00              #define OFS_DMA3CTL_H                   
                                OFS_DMA3CTL+1
   4676    001C00              #define OFS_DMA3SA                      
                                (0x0042u)
   4677    001C00              #define OFS_DMA3SA_L                    
                                OFS_DMA3SA
   4678    001C00              #define OFS_DMA3SA_H                    
                                OFS_DMA3SA+2
   4679    001C00              #define OFS_DMA3DA                      
                                (0x0046u)
   4680    001C00              #define OFS_DMA3DA_L                    
                                OFS_DMA3DA
   4681    001C00              #define OFS_DMA3DA_H                    
                                OFS_DMA3DA+2
   4682    001C00              #define OFS_DMA3SZ                      
                                (0x004Au)
   4683    001C00              #define OFS_DMA3SZ_L                    
                                OFS_DMA3SZ
   4684    001C00              #define OFS_DMA3SZ_H                    
                                OFS_DMA3SZ+1
   4685    001C00              #define OFS_DMA4CTL                     
                                (0x0050u)
   4686    001C00              #define OFS_DMA4CTL_L                   
                                OFS_DMA4CTL
   4687    001C00              #define OFS_DMA4CTL_H                   
                                OFS_DMA4CTL+1
   4688    001C00              #define OFS_DMA4SA                      
                                (0x0052u)
   4689    001C00              #define OFS_DMA4SA_L                    
                                OFS_DMA4SA
   4690    001C00              #define OFS_DMA4SA_H                    
                                OFS_DMA4SA+2
   4691    001C00              #define OFS_DMA4DA                      
                                (0x0056u)
   4692    001C00              #define OFS_DMA4DA_L                    
                                OFS_DMA4DA
   4693    001C00              #define OFS_DMA4DA_H                    
                                OFS_DMA4DA+2
   4694    001C00              #define OFS_DMA4SZ                      
                                (0x005Au)
   4695    001C00              #define OFS_DMA4SZ_L                    
                                OFS_DMA4SZ
   4696    001C00              #define OFS_DMA4SZ_H                    
                                OFS_DMA4SZ+1
   4697    001C00              #define OFS_DMA5CTL                     
                                (0x0060u)
   4698    001C00              #define OFS_DMA5CTL_L                   
                                OFS_DMA5CTL
   4699    001C00              #define OFS_DMA5CTL_H                   
                                OFS_DMA5CTL+1
   4700    001C00              #define OFS_DMA5SA                      
                                (0x0062u)
   4701    001C00              #define OFS_DMA5SA_L                    
                                OFS_DMA5SA
   4702    001C00              #define OFS_DMA5SA_H                    
                                OFS_DMA5SA+2
   4703    001C00              #define OFS_DMA5DA                      
                                (0x0066u)
   4704    001C00              #define OFS_DMA5DA_L                    
                                OFS_DMA5DA
   4705    001C00              #define OFS_DMA5DA_H                    
                                OFS_DMA5DA+2
   4706    001C00              #define OFS_DMA5SZ                      
                                (0x006Au)
   4707    001C00              #define OFS_DMA5SZ_L                    
                                OFS_DMA5SZ
   4708    001C00              #define OFS_DMA5SZ_H                    
                                OFS_DMA5SZ+1
   4709    001C00              
   4710    001C00              /* DMA Control Bits */
   4711    001C00              
   4712    001C00              /* DMACTL0 Control Bits */
   4713    001C00              #define DMA0TSEL                        
                                (0x001f)        /* DMA trigger select
                                */
   4714    001C00              #define DMA0TSEL_L                      
                                (0x001f)
   4715    001C00              #define DMA0TSEL0                       
                                (0x0001)        /* DMA trigger select
                                */
   4716    001C00              #define DMA0TSEL0_L                     
                                (0x0001)
   4717    001C00              #define DMA0TSEL1                       
                                (0x0002)        /* DMA trigger select
                                */
   4718    001C00              #define DMA0TSEL1_L                     
                                (0x0002)
   4719    001C00              #define DMA0TSEL2                       
                                (0x0004)        /* DMA trigger select
                                */
   4720    001C00              #define DMA0TSEL2_L                     
                                (0x0004)
   4721    001C00              #define DMA0TSEL3                       
                                (0x0008)        /* DMA trigger select
                                */
   4722    001C00              #define DMA0TSEL3_L                     
                                (0x0008)
   4723    001C00              #define DMA0TSEL4                       
                                (0x0010)        /* DMA trigger select
                                */
   4724    001C00              #define DMA0TSEL4_L                     
                                (0x0010)
   4725    001C00              #define DMA0TSEL_0                      
                                (0x0000)        /* DMA0TRIG0 */
   4726    001C00              #define DMA0TSEL_1                      
                                (0x0001)        /* DMA0TRIG1 */
   4727    001C00              #define DMA0TSEL_1_L                    
                                (0x0001)
   4728    001C00              #define DMA0TSEL_2                      
                                (0x0002)        /* DMA0TRIG2 */
   4729    001C00              #define DMA0TSEL_2_L                    
                                (0x0002)
   4730    001C00              #define DMA0TSEL_3                      
                                (0x0003)        /* DMA0TRIG3 */
   4731    001C00              #define DMA0TSEL_3_L                    
                                (0x0003)
   4732    001C00              #define DMA0TSEL_4                      
                                (0x0004)        /* DMA0TRIG4 */
   4733    001C00              #define DMA0TSEL_4_L                    
                                (0x0004)
   4734    001C00              #define DMA0TSEL_5                      
                                (0x0005)        /* DMA0TRIG5 */
   4735    001C00              #define DMA0TSEL_5_L                    
                                (0x0005)
   4736    001C00              #define DMA0TSEL_6                      
                                (0x0006)        /* DMA0TRIG6 */
   4737    001C00              #define DMA0TSEL_6_L                    
                                (0x0006)
   4738    001C00              #define DMA0TSEL_7                      
                                (0x0007)        /* DMA0TRIG7 */
   4739    001C00              #define DMA0TSEL_7_L                    
                                (0x0007)
   4740    001C00              #define DMA0TSEL_8                      
                                (0x0008)        /* DMA0TRIG8 */
   4741    001C00              #define DMA0TSEL_8_L                    
                                (0x0008)
   4742    001C00              #define DMA0TSEL_9                      
                                (0x0009)        /* DMA0TRIG9 */
   4743    001C00              #define DMA0TSEL_9_L                    
                                (0x0009)
   4744    001C00              #define DMA0TSEL_10                     
                                (0x000a)        /* DMA0TRIG10 */
   4745    001C00              #define DMA0TSEL_10_L                   
                                (0x000a)
   4746    001C00              #define DMA0TSEL_11                     
                                (0x000b)        /* DMA0TRIG11 */
   4747    001C00              #define DMA0TSEL_11_L                   
                                (0x000b)
   4748    001C00              #define DMA0TSEL_12                     
                                (0x000c)        /* DMA0TRIG12 */
   4749    001C00              #define DMA0TSEL_12_L                   
                                (0x000c)
   4750    001C00              #define DMA0TSEL_13                     
                                (0x000d)        /* DMA0TRIG13 */
   4751    001C00              #define DMA0TSEL_13_L                   
                                (0x000d)
   4752    001C00              #define DMA0TSEL_14                     
                                (0x000e)        /* DMA0TRIG14 */
   4753    001C00              #define DMA0TSEL_14_L                   
                                (0x000e)
   4754    001C00              #define DMA0TSEL_15                     
                                (0x000f)        /* DMA0TRIG15 */
   4755    001C00              #define DMA0TSEL_15_L                   
                                (0x000f)
   4756    001C00              #define DMA0TSEL_16                     
                                (0x0010)        /* DMA0TRIG16 */
   4757    001C00              #define DMA0TSEL_16_L                   
                                (0x0010)
   4758    001C00              #define DMA0TSEL_17                     
                                (0x0011)        /* DMA0TRIG17 */
   4759    001C00              #define DMA0TSEL_17_L                   
                                (0x0011)
   4760    001C00              #define DMA0TSEL_18                     
                                (0x0012)        /* DMA0TRIG18 */
   4761    001C00              #define DMA0TSEL_18_L                   
                                (0x0012)
   4762    001C00              #define DMA0TSEL_19                     
                                (0x0013)        /* DMA0TRIG19 */
   4763    001C00              #define DMA0TSEL_19_L                   
                                (0x0013)
   4764    001C00              #define DMA0TSEL_20                     
                                (0x0014)        /* DMA0TRIG20 */
   4765    001C00              #define DMA0TSEL_20_L                   
                                (0x0014)
   4766    001C00              #define DMA0TSEL_21                     
                                (0x0015)        /* DMA0TRIG21 */
   4767    001C00              #define DMA0TSEL_21_L                   
                                (0x0015)
   4768    001C00              #define DMA0TSEL_22                     
                                (0x0016)        /* DMA0TRIG22 */
   4769    001C00              #define DMA0TSEL_22_L                   
                                (0x0016)
   4770    001C00              #define DMA0TSEL_23                     
                                (0x0017)        /* DMA0TRIG23 */
   4771    001C00              #define DMA0TSEL_23_L                   
                                (0x0017)
   4772    001C00              #define DMA0TSEL_24                     
                                (0x0018)        /* DMA0TRIG24 */
   4773    001C00              #define DMA0TSEL_24_L                   
                                (0x0018)
   4774    001C00              #define DMA0TSEL_25                     
                                (0x0019)        /* DMA0TRIG25 */
   4775    001C00              #define DMA0TSEL_25_L                   
                                (0x0019)
   4776    001C00              #define DMA0TSEL_26                     
                                (0x001a)        /* DMA0TRIG26 */
   4777    001C00              #define DMA0TSEL_26_L                   
                                (0x001a)
   4778    001C00              #define DMA0TSEL_27                     
                                (0x001b)        /* DMA0TRIG27 */
   4779    001C00              #define DMA0TSEL_27_L                   
                                (0x001b)
   4780    001C00              #define DMA0TSEL_28                     
                                (0x001c)        /* DMA0TRIG28 */
   4781    001C00              #define DMA0TSEL_28_L                   
                                (0x001c)
   4782    001C00              #define DMA0TSEL_29                     
                                (0x001d)        /* DMA0TRIG29 */
   4783    001C00              #define DMA0TSEL_29_L                   
                                (0x001d)
   4784    001C00              #define DMA0TSEL_30                     
                                (0x001e)        /* DMA0TRIG30 */
   4785    001C00              #define DMA0TSEL_30_L                   
                                (0x001e)
   4786    001C00              #define DMA0TSEL_31                     
                                (0x001f)        /* DMA0TRIG31 */
   4787    001C00              #define DMA0TSEL_31_L                   
                                (0x001f)
   4788    001C00              #define DMA0TSEL__DMAREQ                
                                DMA0TSEL_0
   4789    001C00              #define DMA0TSEL__TA0CCR0               
                                DMA0TSEL_1
   4790    001C00              #define DMA0TSEL__TA0CCR2               
                                DMA0TSEL_2
   4791    001C00              #define DMA0TSEL__TA1CCR0               
                                DMA0TSEL_3
   4792    001C00              #define DMA0TSEL__TA1CCR2               
                                DMA0TSEL_4
   4793    001C00              #define DMA0TSEL__TA2CCR0               
                                DMA0TSEL_5
   4794    001C00              #define DMA0TSEL__TA3CCR0               
                                DMA0TSEL_6
   4795    001C00              #define DMA0TSEL__TB0CCR0               
                                DMA0TSEL_7
   4796    001C00              #define DMA0TSEL__TB0CCR2               
                                DMA0TSEL_8
   4797    001C00              #define DMA0TSEL__TA4CCR0               
                                DMA0TSEL_9
   4798    001C00              #define DMA0TSEL__AES_Trigger_0         
                                DMA0TSEL_11
   4799    001C00              #define DMA0TSEL__AES_Trigger_1         
                                DMA0TSEL_12
   4800    001C00              #define DMA0TSEL__AES_Trigger_2         
                                DMA0TSEL_13
   4801    001C00              #define DMA0TSEL__UCA0RXIFG             
                                DMA0TSEL_14
   4802    001C00              #define DMA0TSEL__UCA0TXIFG             
                                DMA0TSEL_15
   4803    001C00              #define DMA0TSEL__UCA1RXIFG             
                                DMA0TSEL_16
   4804    001C00              #define DMA0TSEL__UCA1TXIFG             
                                DMA0TSEL_17
   4805    001C00              #define DMA0TSEL__UCB0RXIFG             
                                DMA0TSEL_18
   4806    001C00              #define DMA0TSEL__UCB0RXIFG0            
                                DMA0TSEL_18
   4807    001C00              #define DMA0TSEL__UCB0TXIFG             
                                DMA0TSEL_19
   4808    001C00              #define DMA0TSEL__UCB0TXIFG0            
                                DMA0TSEL_19
   4809    001C00              #define DMA0TSEL__UCB0RXIFG1            
                                DMA0TSEL_20
   4810    001C00              #define DMA0TSEL__UCB0TXIFG1            
                                DMA0TSEL_21
   4811    001C00              #define DMA0TSEL__UCB0RXIFG2            
                                DMA0TSEL_22
   4812    001C00              #define DMA0TSEL__UCB0TXIFG2            
                                DMA0TSEL_23
   4813    001C00              #define DMA0TSEL__UCB0RXIFG3            
                                DMA0TSEL_24
   4814    001C00              #define DMA0TSEL__UCB0TXIFG3            
                                DMA0TSEL_25
   4815    001C00              #define DMA0TSEL__ADC12IFG              
                                DMA0TSEL_26
   4816    001C00              #define DMA0TSEL__LEA                   
                                DMA0TSEL_27
   4817    001C00              #define DMA0TSEL__MPY                   
                                DMA0TSEL_29
   4818    001C00              #define DMA0TSEL__DMA2IFG               
                                DMA0TSEL_30
   4819    001C00              #define DMA0TSEL__DMAE0                 
                                DMA0TSEL_31
   4820    001C00              #define DMA0TSEL__DMA0TRIG0             
                                (0x0000)        /* DMA0TRIG0 */
   4821    001C00              #define DMA0TSEL__DMA0TRIG1             
                                (0x0001)        /* DMA0TRIG1 */
   4822    001C00              #define DMA0TSEL__DMA0TRIG1_L           
                                (0x0001)
   4823    001C00              #define DMA0TSEL__DMA0TRIG2             
                                (0x0002)        /* DMA0TRIG2 */
   4824    001C00              #define DMA0TSEL__DMA0TRIG2_L           
                                (0x0002)
   4825    001C00              #define DMA0TSEL__DMA0TRIG3             
                                (0x0003)        /* DMA0TRIG3 */
   4826    001C00              #define DMA0TSEL__DMA0TRIG3_L           
                                (0x0003)
   4827    001C00              #define DMA0TSEL__DMA0TRIG4             
                                (0x0004)        /* DMA0TRIG4 */
   4828    001C00              #define DMA0TSEL__DMA0TRIG4_L           
                                (0x0004)
   4829    001C00              #define DMA0TSEL__DMA0TRIG5             
                                (0x0005)        /* DMA0TRIG5 */
   4830    001C00              #define DMA0TSEL__DMA0TRIG5_L           
                                (0x0005)
   4831    001C00              #define DMA0TSEL__DMA0TRIG6             
                                (0x0006)        /* DMA0TRIG6 */
   4832    001C00              #define DMA0TSEL__DMA0TRIG6_L           
                                (0x0006)
   4833    001C00              #define DMA0TSEL__DMA0TRIG7             
                                (0x0007)        /* DMA0TRIG7 */
   4834    001C00              #define DMA0TSEL__DMA0TRIG7_L           
                                (0x0007)
   4835    001C00              #define DMA0TSEL__DMA0TRIG8             
                                (0x0008)        /* DMA0TRIG8 */
   4836    001C00              #define DMA0TSEL__DMA0TRIG8_L           
                                (0x0008)
   4837    001C00              #define DMA0TSEL__DMA0TRIG9             
                                (0x0009)        /* DMA0TRIG9 */
   4838    001C00              #define DMA0TSEL__DMA0TRIG9_L           
                                (0x0009)
   4839    001C00              #define DMA0TSEL__DMA0TRIG10            
                                (0x000a)        /* DMA0TRIG10 */
   4840    001C00              #define DMA0TSEL__DMA0TRIG10_L          
                                (0x000a)
   4841    001C00              #define DMA0TSEL__DMA0TRIG11            
                                (0x000b)        /* DMA0TRIG11 */
   4842    001C00              #define DMA0TSEL__DMA0TRIG11_L          
                                (0x000b)
   4843    001C00              #define DMA0TSEL__DMA0TRIG12            
                                (0x000c)        /* DMA0TRIG12 */
   4844    001C00              #define DMA0TSEL__DMA0TRIG12_L          
                                (0x000c)
   4845    001C00              #define DMA0TSEL__DMA0TRIG13            
                                (0x000d)        /* DMA0TRIG13 */
   4846    001C00              #define DMA0TSEL__DMA0TRIG13_L          
                                (0x000d)
   4847    001C00              #define DMA0TSEL__DMA0TRIG14            
                                (0x000e)        /* DMA0TRIG14 */
   4848    001C00              #define DMA0TSEL__DMA0TRIG14_L          
                                (0x000e)
   4849    001C00              #define DMA0TSEL__DMA0TRIG15            
                                (0x000f)        /* DMA0TRIG15 */
   4850    001C00              #define DMA0TSEL__DMA0TRIG15_L          
                                (0x000f)
   4851    001C00              #define DMA0TSEL__DMA0TRIG16            
                                (0x0010)        /* DMA0TRIG16 */
   4852    001C00              #define DMA0TSEL__DMA0TRIG16_L          
                                (0x0010)
   4853    001C00              #define DMA0TSEL__DMA0TRIG17            
                                (0x0011)        /* DMA0TRIG17 */
   4854    001C00              #define DMA0TSEL__DMA0TRIG17_L          
                                (0x0011)
   4855    001C00              #define DMA0TSEL__DMA0TRIG18            
                                (0x0012)        /* DMA0TRIG18 */
   4856    001C00              #define DMA0TSEL__DMA0TRIG18_L          
                                (0x0012)
   4857    001C00              #define DMA0TSEL__DMA0TRIG19            
                                (0x0013)        /* DMA0TRIG19 */
   4858    001C00              #define DMA0TSEL__DMA0TRIG19_L          
                                (0x0013)
   4859    001C00              #define DMA0TSEL__DMA0TRIG20            
                                (0x0014)        /* DMA0TRIG20 */
   4860    001C00              #define DMA0TSEL__DMA0TRIG20_L          
                                (0x0014)
   4861    001C00              #define DMA0TSEL__DMA0TRIG21            
                                (0x0015)        /* DMA0TRIG21 */
   4862    001C00              #define DMA0TSEL__DMA0TRIG21_L          
                                (0x0015)
   4863    001C00              #define DMA0TSEL__DMA0TRIG22            
                                (0x0016)        /* DMA0TRIG22 */
   4864    001C00              #define DMA0TSEL__DMA0TRIG22_L          
                                (0x0016)
   4865    001C00              #define DMA0TSEL__DMA0TRIG23            
                                (0x0017)        /* DMA0TRIG23 */
   4866    001C00              #define DMA0TSEL__DMA0TRIG23_L          
                                (0x0017)
   4867    001C00              #define DMA0TSEL__DMA0TRIG24            
                                (0x0018)        /* DMA0TRIG24 */
   4868    001C00              #define DMA0TSEL__DMA0TRIG24_L          
                                (0x0018)
   4869    001C00              #define DMA0TSEL__DMA0TRIG25            
                                (0x0019)        /* DMA0TRIG25 */
   4870    001C00              #define DMA0TSEL__DMA0TRIG25_L          
                                (0x0019)
   4871    001C00              #define DMA0TSEL__DMA0TRIG26            
                                (0x001a)        /* DMA0TRIG26 */
   4872    001C00              #define DMA0TSEL__DMA0TRIG26_L          
                                (0x001a)
   4873    001C00              #define DMA0TSEL__DMA0TRIG27            
                                (0x001b)        /* DMA0TRIG27 */
   4874    001C00              #define DMA0TSEL__DMA0TRIG27_L          
                                (0x001b)
   4875    001C00              #define DMA0TSEL__DMA0TRIG28            
                                (0x001c)        /* DMA0TRIG28 */
   4876    001C00              #define DMA0TSEL__DMA0TRIG28_L          
                                (0x001c)
   4877    001C00              #define DMA0TSEL__DMA0TRIG29            
                                (0x001d)        /* DMA0TRIG29 */
   4878    001C00              #define DMA0TSEL__DMA0TRIG29_L          
                                (0x001d)
   4879    001C00              #define DMA0TSEL__DMA0TRIG30            
                                (0x001e)        /* DMA0TRIG30 */
   4880    001C00              #define DMA0TSEL__DMA0TRIG30_L          
                                (0x001e)
   4881    001C00              #define DMA0TSEL__DMA0TRIG31            
                                (0x001f)        /* DMA0TRIG31 */
   4882    001C00              #define DMA0TSEL__DMA0TRIG31_L          
                                (0x001f)
   4883    001C00              #define DMA1TSEL                        
                                (0x1f00)        /* DMA trigger select
                                */
   4884    001C00              #define DMA1TSEL_H                      
                                (0x001f)
   4885    001C00              #define DMA1TSEL0                       
                                (0x0100)        /* DMA trigger select
                                */
   4886    001C00              #define DMA1TSEL0_H                     
                                (0x0001)
   4887    001C00              #define DMA1TSEL1                       
                                (0x0200)        /* DMA trigger select
                                */
   4888    001C00              #define DMA1TSEL1_H                     
                                (0x0002)
   4889    001C00              #define DMA1TSEL2                       
                                (0x0400)        /* DMA trigger select
                                */
   4890    001C00              #define DMA1TSEL2_H                     
                                (0x0004)
   4891    001C00              #define DMA1TSEL3                       
                                (0x0800)        /* DMA trigger select
                                */
   4892    001C00              #define DMA1TSEL3_H                     
                                (0x0008)
   4893    001C00              #define DMA1TSEL4                       
                                (0x1000)        /* DMA trigger select
                                */
   4894    001C00              #define DMA1TSEL4_H                     
                                (0x0010)
   4895    001C00              #define DMA1TSEL_0                      
                                (0x0000)        /* DMA1TRIG0 */
   4896    001C00              #define DMA1TSEL_1                      
                                (0x0100)        /* DMA1TRIG1 */
   4897    001C00              #define DMA1TSEL_1_H                    
                                (0x0001)
   4898    001C00              #define DMA1TSEL_2                      
                                (0x0200)        /* DMA1TRIG2 */
   4899    001C00              #define DMA1TSEL_2_H                    
                                (0x0002)
   4900    001C00              #define DMA1TSEL_3                      
                                (0x0300)        /* DMA1TRIG3 */
   4901    001C00              #define DMA1TSEL_3_H                    
                                (0x0003)
   4902    001C00              #define DMA1TSEL_4                      
                                (0x0400)        /* DMA1TRIG4 */
   4903    001C00              #define DMA1TSEL_4_H                    
                                (0x0004)
   4904    001C00              #define DMA1TSEL_5                      
                                (0x0500)        /* DMA1TRIG5 */
   4905    001C00              #define DMA1TSEL_5_H                    
                                (0x0005)
   4906    001C00              #define DMA1TSEL_6                      
                                (0x0600)        /* DMA1TRIG6 */
   4907    001C00              #define DMA1TSEL_6_H                    
                                (0x0006)
   4908    001C00              #define DMA1TSEL_7                      
                                (0x0700)        /* DMA1TRIG7 */
   4909    001C00              #define DMA1TSEL_7_H                    
                                (0x0007)
   4910    001C00              #define DMA1TSEL_8                      
                                (0x0800)        /* DMA1TRIG8 */
   4911    001C00              #define DMA1TSEL_8_H                    
                                (0x0008)
   4912    001C00              #define DMA1TSEL_9                      
                                (0x0900)        /* DMA1TRIG9 */
   4913    001C00              #define DMA1TSEL_9_H                    
                                (0x0009)
   4914    001C00              #define DMA1TSEL_10                     
                                (0x0a00)        /* DMA1TRIG10 */
   4915    001C00              #define DMA1TSEL_10_H                   
                                (0x000a)
   4916    001C00              #define DMA1TSEL_11                     
                                (0x0b00)        /* DMA1TRIG11 */
   4917    001C00              #define DMA1TSEL_11_H                   
                                (0x000b)
   4918    001C00              #define DMA1TSEL_12                     
                                (0x0c00)        /* DMA1TRIG12 */
   4919    001C00              #define DMA1TSEL_12_H                   
                                (0x000c)
   4920    001C00              #define DMA1TSEL_13                     
                                (0x0d00)        /* DMA1TRIG13 */
   4921    001C00              #define DMA1TSEL_13_H                   
                                (0x000d)
   4922    001C00              #define DMA1TSEL_14                     
                                (0x0e00)        /* DMA1TRIG14 */
   4923    001C00              #define DMA1TSEL_14_H                   
                                (0x000e)
   4924    001C00              #define DMA1TSEL_15                     
                                (0x0f00)        /* DMA1TRIG15 */
   4925    001C00              #define DMA1TSEL_15_H                   
                                (0x000f)
   4926    001C00              #define DMA1TSEL_16                     
                                (0x1000)        /* DMA1TRIG16 */
   4927    001C00              #define DMA1TSEL_16_H                   
                                (0x0010)
   4928    001C00              #define DMA1TSEL_17                     
                                (0x1100)        /* DMA1TRIG17 */
   4929    001C00              #define DMA1TSEL_17_H                   
                                (0x0011)
   4930    001C00              #define DMA1TSEL_18                     
                                (0x1200)        /* DMA1TRIG18 */
   4931    001C00              #define DMA1TSEL_18_H                   
                                (0x0012)
   4932    001C00              #define DMA1TSEL_19                     
                                (0x1300)        /* DMA1TRIG19 */
   4933    001C00              #define DMA1TSEL_19_H                   
                                (0x0013)
   4934    001C00              #define DMA1TSEL_20                     
                                (0x1400)        /* DMA1TRIG20 */
   4935    001C00              #define DMA1TSEL_20_H                   
                                (0x0014)
   4936    001C00              #define DMA1TSEL_21                     
                                (0x1500)        /* DMA1TRIG21 */
   4937    001C00              #define DMA1TSEL_21_H                   
                                (0x0015)
   4938    001C00              #define DMA1TSEL_22                     
                                (0x1600)        /* DMA1TRIG22 */
   4939    001C00              #define DMA1TSEL_22_H                   
                                (0x0016)
   4940    001C00              #define DMA1TSEL_23                     
                                (0x1700)        /* DMA1TRIG23 */
   4941    001C00              #define DMA1TSEL_23_H                   
                                (0x0017)
   4942    001C00              #define DMA1TSEL_24                     
                                (0x1800)        /* DMA1TRIG24 */
   4943    001C00              #define DMA1TSEL_24_H                   
                                (0x0018)
   4944    001C00              #define DMA1TSEL_25                     
                                (0x1900)        /* DMA1TRIG25 */
   4945    001C00              #define DMA1TSEL_25_H                   
                                (0x0019)
   4946    001C00              #define DMA1TSEL_26                     
                                (0x1a00)        /* DMA1TRIG26 */
   4947    001C00              #define DMA1TSEL_26_H                   
                                (0x001a)
   4948    001C00              #define DMA1TSEL_27                     
                                (0x1b00)        /* DMA1TRIG27 */
   4949    001C00              #define DMA1TSEL_27_H                   
                                (0x001b)
   4950    001C00              #define DMA1TSEL_28                     
                                (0x1c00)        /* DMA1TRIG28 */
   4951    001C00              #define DMA1TSEL_28_H                   
                                (0x001c)
   4952    001C00              #define DMA1TSEL_29                     
                                (0x1d00)        /* DMA1TRIG29 */
   4953    001C00              #define DMA1TSEL_29_H                   
                                (0x001d)
   4954    001C00              #define DMA1TSEL_30                     
                                (0x1e00)        /* DMA1TRIG30 */
   4955    001C00              #define DMA1TSEL_30_H                   
                                (0x001e)
   4956    001C00              #define DMA1TSEL_31                     
                                (0x1f00)        /* DMA1TRIG31 */
   4957    001C00              #define DMA1TSEL_31_H                   
                                (0x001f)
   4958    001C00              #define DMA1TSEL__DMAREQ                
                                DMA1TSEL_0
   4959    001C00              #define DMA1TSEL__TA0CCR0               
                                DMA1TSEL_1
   4960    001C00              #define DMA1TSEL__TA0CCR2               
                                DMA1TSEL_2
   4961    001C00              #define DMA1TSEL__TA1CCR0               
                                DMA1TSEL_3
   4962    001C00              #define DMA1TSEL__TA1CCR2               
                                DMA1TSEL_4
   4963    001C00              #define DMA1TSEL__TA2CCR0               
                                DMA1TSEL_5
   4964    001C00              #define DMA1TSEL__TA3CCR0               
                                DMA1TSEL_6
   4965    001C00              #define DMA1TSEL__TB0CCR0               
                                DMA1TSEL_7
   4966    001C00              #define DMA1TSEL__TB0CCR2               
                                DMA1TSEL_8
   4967    001C00              #define DMA1TSEL__TA4CCR0               
                                DMA1TSEL_9
   4968    001C00              #define DMA1TSEL__AES_Trigger_0         
                                DMA1TSEL_11
   4969    001C00              #define DMA1TSEL__AES_Trigger_1         
                                DMA1TSEL_12
   4970    001C00              #define DMA1TSEL__AES_Trigger_2         
                                DMA1TSEL_13
   4971    001C00              #define DMA1TSEL__UCA0RXIFG             
                                DMA1TSEL_14
   4972    001C00              #define DMA1TSEL__UCA0TXIFG             
                                DMA1TSEL_15
   4973    001C00              #define DMA1TSEL__UCA1RXIFG             
                                DMA1TSEL_16
   4974    001C00              #define DMA1TSEL__UCA1TXIFG             
                                DMA1TSEL_17
   4975    001C00              #define DMA1TSEL__UCB0RXIFG             
                                DMA1TSEL_18
   4976    001C00              #define DMA1TSEL__UCB0RXIFG0            
                                DMA1TSEL_18
   4977    001C00              #define DMA1TSEL__UCB0TXIFG             
                                DMA1TSEL_19
   4978    001C00              #define DMA1TSEL__UCB0TXIFG0            
                                DMA1TSEL_19
   4979    001C00              #define DMA1TSEL__UCB0RXIFG1            
                                DMA1TSEL_20
   4980    001C00              #define DMA1TSEL__UCB0TXIFG1            
                                DMA1TSEL_21
   4981    001C00              #define DMA1TSEL__UCB0RXIFG2            
                                DMA1TSEL_22
   4982    001C00              #define DMA1TSEL__UCB0TXIFG2            
                                DMA1TSEL_23
   4983    001C00              #define DMA1TSEL__UCB0RXIFG3            
                                DMA1TSEL_24
   4984    001C00              #define DMA1TSEL__UCB0TXIFG3            
                                DMA1TSEL_25
   4985    001C00              #define DMA1TSEL__ADC12IFG              
                                DMA1TSEL_26
   4986    001C00              #define DMA1TSEL__LEA                   
                                DMA1TSEL_27
   4987    001C00              #define DMA1TSEL__MPY                   
                                DMA1TSEL_29
   4988    001C00              #define DMA1TSEL__DMA0IFG               
                                DMA1TSEL_30
   4989    001C00              #define DMA1TSEL__DMAE0                 
                                DMA1TSEL_31
   4990    001C00              #define DMA1TSEL__DMA1TRIG0             
                                (0x0000)        /* DMA1TRIG0 */
   4991    001C00              #define DMA1TSEL__DMA1TRIG1             
                                (0x0100)        /* DMA1TRIG1 */
   4992    001C00              #define DMA1TSEL__DMA1TRIG1_H           
                                (0x0001)
   4993    001C00              #define DMA1TSEL__DMA1TRIG2             
                                (0x0200)        /* DMA1TRIG2 */
   4994    001C00              #define DMA1TSEL__DMA1TRIG2_H           
                                (0x0002)
   4995    001C00              #define DMA1TSEL__DMA1TRIG3             
                                (0x0300)        /* DMA1TRIG3 */
   4996    001C00              #define DMA1TSEL__DMA1TRIG3_H           
                                (0x0003)
   4997    001C00              #define DMA1TSEL__DMA1TRIG4             
                                (0x0400)        /* DMA1TRIG4 */
   4998    001C00              #define DMA1TSEL__DMA1TRIG4_H           
                                (0x0004)
   4999    001C00              #define DMA1TSEL__DMA1TRIG5             
                                (0x0500)        /* DMA1TRIG5 */
   5000    001C00              #define DMA1TSEL__DMA1TRIG5_H           
                                (0x0005)
   5001    001C00              #define DMA1TSEL__DMA1TRIG6             
                                (0x0600)        /* DMA1TRIG6 */
   5002    001C00              #define DMA1TSEL__DMA1TRIG6_H           
                                (0x0006)
   5003    001C00              #define DMA1TSEL__DMA1TRIG7             
                                (0x0700)        /* DMA1TRIG7 */
   5004    001C00              #define DMA1TSEL__DMA1TRIG7_H           
                                (0x0007)
   5005    001C00              #define DMA1TSEL__DMA1TRIG8             
                                (0x0800)        /* DMA1TRIG8 */
   5006    001C00              #define DMA1TSEL__DMA1TRIG8_H           
                                (0x0008)
   5007    001C00              #define DMA1TSEL__DMA1TRIG9             
                                (0x0900)        /* DMA1TRIG9 */
   5008    001C00              #define DMA1TSEL__DMA1TRIG9_H           
                                (0x0009)
   5009    001C00              #define DMA1TSEL__DMA1TRIG10            
                                (0x0a00)        /* DMA1TRIG10 */
   5010    001C00              #define DMA1TSEL__DMA1TRIG10_H          
                                (0x000a)
   5011    001C00              #define DMA1TSEL__DMA1TRIG11            
                                (0x0b00)        /* DMA1TRIG11 */
   5012    001C00              #define DMA1TSEL__DMA1TRIG11_H          
                                (0x000b)
   5013    001C00              #define DMA1TSEL__DMA1TRIG12            
                                (0x0c00)        /* DMA1TRIG12 */
   5014    001C00              #define DMA1TSEL__DMA1TRIG12_H          
                                (0x000c)
   5015    001C00              #define DMA1TSEL__DMA1TRIG13            
                                (0x0d00)        /* DMA1TRIG13 */
   5016    001C00              #define DMA1TSEL__DMA1TRIG13_H          
                                (0x000d)
   5017    001C00              #define DMA1TSEL__DMA1TRIG14            
                                (0x0e00)        /* DMA1TRIG14 */
   5018    001C00              #define DMA1TSEL__DMA1TRIG14_H          
                                (0x000e)
   5019    001C00              #define DMA1TSEL__DMA1TRIG15            
                                (0x0f00)        /* DMA1TRIG15 */
   5020    001C00              #define DMA1TSEL__DMA1TRIG15_H          
                                (0x000f)
   5021    001C00              #define DMA1TSEL__DMA1TRIG16            
                                (0x1000)        /* DMA1TRIG16 */
   5022    001C00              #define DMA1TSEL__DMA1TRIG16_H          
                                (0x0010)
   5023    001C00              #define DMA1TSEL__DMA1TRIG17            
                                (0x1100)        /* DMA1TRIG17 */
   5024    001C00              #define DMA1TSEL__DMA1TRIG17_H          
                                (0x0011)
   5025    001C00              #define DMA1TSEL__DMA1TRIG18            
                                (0x1200)        /* DMA1TRIG18 */
   5026    001C00              #define DMA1TSEL__DMA1TRIG18_H          
                                (0x0012)
   5027    001C00              #define DMA1TSEL__DMA1TRIG19            
                                (0x1300)        /* DMA1TRIG19 */
   5028    001C00              #define DMA1TSEL__DMA1TRIG19_H          
                                (0x0013)
   5029    001C00              #define DMA1TSEL__DMA1TRIG20            
                                (0x1400)        /* DMA1TRIG20 */
   5030    001C00              #define DMA1TSEL__DMA1TRIG20_H          
                                (0x0014)
   5031    001C00              #define DMA1TSEL__DMA1TRIG21            
                                (0x1500)        /* DMA1TRIG21 */
   5032    001C00              #define DMA1TSEL__DMA1TRIG21_H          
                                (0x0015)
   5033    001C00              #define DMA1TSEL__DMA1TRIG22            
                                (0x1600)        /* DMA1TRIG22 */
   5034    001C00              #define DMA1TSEL__DMA1TRIG22_H          
                                (0x0016)
   5035    001C00              #define DMA1TSEL__DMA1TRIG23            
                                (0x1700)        /* DMA1TRIG23 */
   5036    001C00              #define DMA1TSEL__DMA1TRIG23_H          
                                (0x0017)
   5037    001C00              #define DMA1TSEL__DMA1TRIG24            
                                (0x1800)        /* DMA1TRIG24 */
   5038    001C00              #define DMA1TSEL__DMA1TRIG24_H          
                                (0x0018)
   5039    001C00              #define DMA1TSEL__DMA1TRIG25            
                                (0x1900)        /* DMA1TRIG25 */
   5040    001C00              #define DMA1TSEL__DMA1TRIG25_H          
                                (0x0019)
   5041    001C00              #define DMA1TSEL__DMA1TRIG26            
                                (0x1a00)        /* DMA1TRIG26 */
   5042    001C00              #define DMA1TSEL__DMA1TRIG26_H          
                                (0x001a)
   5043    001C00              #define DMA1TSEL__DMA1TRIG27            
                                (0x1b00)        /* DMA1TRIG27 */
   5044    001C00              #define DMA1TSEL__DMA1TRIG27_H          
                                (0x001b)
   5045    001C00              #define DMA1TSEL__DMA1TRIG28            
                                (0x1c00)        /* DMA1TRIG28 */
   5046    001C00              #define DMA1TSEL__DMA1TRIG28_H          
                                (0x001c)
   5047    001C00              #define DMA1TSEL__DMA1TRIG29            
                                (0x1d00)        /* DMA1TRIG29 */
   5048    001C00              #define DMA1TSEL__DMA1TRIG29_H          
                                (0x001d)
   5049    001C00              #define DMA1TSEL__DMA1TRIG30            
                                (0x1e00)        /* DMA1TRIG30 */
   5050    001C00              #define DMA1TSEL__DMA1TRIG30_H          
                                (0x001e)
   5051    001C00              #define DMA1TSEL__DMA1TRIG31            
                                (0x1f00)        /* DMA1TRIG31 */
   5052    001C00              #define DMA1TSEL__DMA1TRIG31_H          
                                (0x001f)
   5053    001C00              
   5054    001C00              /* DMACTL1 Control Bits */
   5055    001C00              #define DMA2TSEL                        
                                (0x001f)        /* DMA trigger select
                                */
   5056    001C00              #define DMA2TSEL_L                      
                                (0x001f)
   5057    001C00              #define DMA2TSEL0                       
                                (0x0001)        /* DMA trigger select
                                */
   5058    001C00              #define DMA2TSEL0_L                     
                                (0x0001)
   5059    001C00              #define DMA2TSEL1                       
                                (0x0002)        /* DMA trigger select
                                */
   5060    001C00              #define DMA2TSEL1_L                     
                                (0x0002)
   5061    001C00              #define DMA2TSEL2                       
                                (0x0004)        /* DMA trigger select
                                */
   5062    001C00              #define DMA2TSEL2_L                     
                                (0x0004)
   5063    001C00              #define DMA2TSEL3                       
                                (0x0008)        /* DMA trigger select
                                */
   5064    001C00              #define DMA2TSEL3_L                     
                                (0x0008)
   5065    001C00              #define DMA2TSEL4                       
                                (0x0010)        /* DMA trigger select
                                */
   5066    001C00              #define DMA2TSEL4_L                     
                                (0x0010)
   5067    001C00              #define DMA2TSEL_0                      
                                (0x0000)        /* DMA2TRIG0 */
   5068    001C00              #define DMA2TSEL_1                      
                                (0x0001)        /* DMA2TRIG1 */
   5069    001C00              #define DMA2TSEL_1_L                    
                                (0x0001)
   5070    001C00              #define DMA2TSEL_2                      
                                (0x0002)        /* DMA2TRIG2 */
   5071    001C00              #define DMA2TSEL_2_L                    
                                (0x0002)
   5072    001C00              #define DMA2TSEL_3                      
                                (0x0003)        /* DMA2TRIG3 */
   5073    001C00              #define DMA2TSEL_3_L                    
                                (0x0003)
   5074    001C00              #define DMA2TSEL_4                      
                                (0x0004)        /* DMA2TRIG4 */
   5075    001C00              #define DMA2TSEL_4_L                    
                                (0x0004)
   5076    001C00              #define DMA2TSEL_5                      
                                (0x0005)        /* DMA2TRIG5 */
   5077    001C00              #define DMA2TSEL_5_L                    
                                (0x0005)
   5078    001C00              #define DMA2TSEL_6                      
                                (0x0006)        /* DMA2TRIG6 */
   5079    001C00              #define DMA2TSEL_6_L                    
                                (0x0006)
   5080    001C00              #define DMA2TSEL_7                      
                                (0x0007)        /* DMA2TRIG7 */
   5081    001C00              #define DMA2TSEL_7_L                    
                                (0x0007)
   5082    001C00              #define DMA2TSEL_8                      
                                (0x0008)        /* DMA2TRIG8 */
   5083    001C00              #define DMA2TSEL_8_L                    
                                (0x0008)
   5084    001C00              #define DMA2TSEL_9                      
                                (0x0009)        /* DMA2TRIG9 */
   5085    001C00              #define DMA2TSEL_9_L                    
                                (0x0009)
   5086    001C00              #define DMA2TSEL_10                     
                                (0x000a)        /* DMA2TRIG10 */
   5087    001C00              #define DMA2TSEL_10_L                   
                                (0x000a)
   5088    001C00              #define DMA2TSEL_11                     
                                (0x000b)        /* DMA2TRIG11 */
   5089    001C00              #define DMA2TSEL_11_L                   
                                (0x000b)
   5090    001C00              #define DMA2TSEL_12                     
                                (0x000c)        /* DMA2TRIG12 */
   5091    001C00              #define DMA2TSEL_12_L                   
                                (0x000c)
   5092    001C00              #define DMA2TSEL_13                     
                                (0x000d)        /* DMA2TRIG13 */
   5093    001C00              #define DMA2TSEL_13_L                   
                                (0x000d)
   5094    001C00              #define DMA2TSEL_14                     
                                (0x000e)        /* DMA2TRIG14 */
   5095    001C00              #define DMA2TSEL_14_L                   
                                (0x000e)
   5096    001C00              #define DMA2TSEL_15                     
                                (0x000f)        /* DMA2TRIG15 */
   5097    001C00              #define DMA2TSEL_15_L                   
                                (0x000f)
   5098    001C00              #define DMA2TSEL_16                     
                                (0x0010)        /* DMA2TRIG16 */
   5099    001C00              #define DMA2TSEL_16_L                   
                                (0x0010)
   5100    001C00              #define DMA2TSEL_17                     
                                (0x0011)        /* DMA2TRIG17 */
   5101    001C00              #define DMA2TSEL_17_L                   
                                (0x0011)
   5102    001C00              #define DMA2TSEL_18                     
                                (0x0012)        /* DMA2TRIG18 */
   5103    001C00              #define DMA2TSEL_18_L                   
                                (0x0012)
   5104    001C00              #define DMA2TSEL_19                     
                                (0x0013)        /* DMA2TRIG19 */
   5105    001C00              #define DMA2TSEL_19_L                   
                                (0x0013)
   5106    001C00              #define DMA2TSEL_20                     
                                (0x0014)        /* DMA2TRIG20 */
   5107    001C00              #define DMA2TSEL_20_L                   
                                (0x0014)
   5108    001C00              #define DMA2TSEL_21                     
                                (0x0015)        /* DMA2TRIG21 */
   5109    001C00              #define DMA2TSEL_21_L                   
                                (0x0015)
   5110    001C00              #define DMA2TSEL_22                     
                                (0x0016)        /* DMA2TRIG22 */
   5111    001C00              #define DMA2TSEL_22_L                   
                                (0x0016)
   5112    001C00              #define DMA2TSEL_23                     
                                (0x0017)        /* DMA2TRIG23 */
   5113    001C00              #define DMA2TSEL_23_L                   
                                (0x0017)
   5114    001C00              #define DMA2TSEL_24                     
                                (0x0018)        /* DMA2TRIG24 */
   5115    001C00              #define DMA2TSEL_24_L                   
                                (0x0018)
   5116    001C00              #define DMA2TSEL_25                     
                                (0x0019)        /* DMA2TRIG25 */
   5117    001C00              #define DMA2TSEL_25_L                   
                                (0x0019)
   5118    001C00              #define DMA2TSEL_26                     
                                (0x001a)        /* DMA2TRIG26 */
   5119    001C00              #define DMA2TSEL_26_L                   
                                (0x001a)
   5120    001C00              #define DMA2TSEL_27                     
                                (0x001b)        /* DMA2TRIG27 */
   5121    001C00              #define DMA2TSEL_27_L                   
                                (0x001b)
   5122    001C00              #define DMA2TSEL_28                     
                                (0x001c)        /* DMA2TRIG28 */
   5123    001C00              #define DMA2TSEL_28_L                   
                                (0x001c)
   5124    001C00              #define DMA2TSEL_29                     
                                (0x001d)        /* DMA2TRIG29 */
   5125    001C00              #define DMA2TSEL_29_L                   
                                (0x001d)
   5126    001C00              #define DMA2TSEL_30                     
                                (0x001e)        /* DMA2TRIG30 */
   5127    001C00              #define DMA2TSEL_30_L                   
                                (0x001e)
   5128    001C00              #define DMA2TSEL_31                     
                                (0x001f)        /* DMA2TRIG31 */
   5129    001C00              #define DMA2TSEL_31_L                   
                                (0x001f)
   5130    001C00              #define DMA2TSEL__DMAREQ                
                                DMA2TSEL_0
   5131    001C00              #define DMA2TSEL__TA0CCR0               
                                DMA2TSEL_1
   5132    001C00              #define DMA2TSEL__TA0CCR2               
                                DMA2TSEL_2
   5133    001C00              #define DMA2TSEL__TA1CCR0               
                                DMA2TSEL_3
   5134    001C00              #define DMA2TSEL__TA1CCR2               
                                DMA2TSEL_4
   5135    001C00              #define DMA2TSEL__TA2CCR0               
                                DMA2TSEL_5
   5136    001C00              #define DMA2TSEL__TA3CCR0               
                                DMA2TSEL_6
   5137    001C00              #define DMA2TSEL__TB0CCR0               
                                DMA2TSEL_7
   5138    001C00              #define DMA2TSEL__TB0CCR2               
                                DMA2TSEL_8
   5139    001C00              #define DMA2TSEL__TA4CCR0               
                                DMA2TSEL_9
   5140    001C00              #define DMA2TSEL__AES_Trigger_0         
                                DMA2TSEL_11
   5141    001C00              #define DMA2TSEL__AES_Trigger_1         
                                DMA2TSEL_12
   5142    001C00              #define DMA2TSEL__AES_Trigger_2         
                                DMA2TSEL_13
   5143    001C00              #define DMA2TSEL__UCA0RXIFG             
                                DMA2TSEL_14
   5144    001C00              #define DMA2TSEL__UCA0TXIFG             
                                DMA2TSEL_15
   5145    001C00              #define DMA2TSEL__UCA1RXIFG             
                                DMA2TSEL_16
   5146    001C00              #define DMA2TSEL__UCA1TXIFG             
                                DMA2TSEL_17
   5147    001C00              #define DMA2TSEL__UCB0RXIFG             
                                DMA2TSEL_18
   5148    001C00              #define DMA2TSEL__UCB0RXIFG0            
                                DMA2TSEL_18
   5149    001C00              #define DMA2TSEL__UCB0TXIFG             
                                DMA2TSEL_19
   5150    001C00              #define DMA2TSEL__UCB0TXIFG0            
                                DMA2TSEL_19
   5151    001C00              #define DMA2TSEL__UCB0RXIFG1            
                                DMA2TSEL_20
   5152    001C00              #define DMA2TSEL__UCB0TXIFG1            
                                DMA2TSEL_21
   5153    001C00              #define DMA2TSEL__UCB0RXIFG2            
                                DMA2TSEL_22
   5154    001C00              #define DMA2TSEL__UCB0TXIFG2            
                                DMA2TSEL_23
   5155    001C00              #define DMA2TSEL__UCB0RXIFG3            
                                DMA2TSEL_24
   5156    001C00              #define DMA2TSEL__UCB0TXIFG3            
                                DMA2TSEL_25
   5157    001C00              #define DMA2TSEL__ADC12IFG              
                                DMA2TSEL_26
   5158    001C00              #define DMA2TSEL__LEA                   
                                DMA2TSEL_27
   5159    001C00              #define DMA2TSEL__MPY                   
                                DMA2TSEL_29
   5160    001C00              #define DMA2TSEL__DMA1IFG               
                                DMA2TSEL_30
   5161    001C00              #define DMA2TSEL__DMAE0                 
                                DMA2TSEL_31
   5162    001C00              #define DMA2TSEL__DMA2TRIG0             
                                (0x0000)        /* DMA2TRIG0 */
   5163    001C00              #define DMA2TSEL__DMA2TRIG1             
                                (0x0001)        /* DMA2TRIG1 */
   5164    001C00              #define DMA2TSEL__DMA2TRIG1_L           
                                (0x0001)
   5165    001C00              #define DMA2TSEL__DMA2TRIG2             
                                (0x0002)        /* DMA2TRIG2 */
   5166    001C00              #define DMA2TSEL__DMA2TRIG2_L           
                                (0x0002)
   5167    001C00              #define DMA2TSEL__DMA2TRIG3             
                                (0x0003)        /* DMA2TRIG3 */
   5168    001C00              #define DMA2TSEL__DMA2TRIG3_L           
                                (0x0003)
   5169    001C00              #define DMA2TSEL__DMA2TRIG4             
                                (0x0004)        /* DMA2TRIG4 */
   5170    001C00              #define DMA2TSEL__DMA2TRIG4_L           
                                (0x0004)
   5171    001C00              #define DMA2TSEL__DMA2TRIG5             
                                (0x0005)        /* DMA2TRIG5 */
   5172    001C00              #define DMA2TSEL__DMA2TRIG5_L           
                                (0x0005)
   5173    001C00              #define DMA2TSEL__DMA2TRIG6             
                                (0x0006)        /* DMA2TRIG6 */
   5174    001C00              #define DMA2TSEL__DMA2TRIG6_L           
                                (0x0006)
   5175    001C00              #define DMA2TSEL__DMA2TRIG7             
                                (0x0007)        /* DMA2TRIG7 */
   5176    001C00              #define DMA2TSEL__DMA2TRIG7_L           
                                (0x0007)
   5177    001C00              #define DMA2TSEL__DMA2TRIG8             
                                (0x0008)        /* DMA2TRIG8 */
   5178    001C00              #define DMA2TSEL__DMA2TRIG8_L           
                                (0x0008)
   5179    001C00              #define DMA2TSEL__DMA2TRIG9             
                                (0x0009)        /* DMA2TRIG9 */
   5180    001C00              #define DMA2TSEL__DMA2TRIG9_L           
                                (0x0009)
   5181    001C00              #define DMA2TSEL__DMA2TRIG10            
                                (0x000a)        /* DMA2TRIG10 */
   5182    001C00              #define DMA2TSEL__DMA2TRIG10_L          
                                (0x000a)
   5183    001C00              #define DMA2TSEL__DMA2TRIG11            
                                (0x000b)        /* DMA2TRIG11 */
   5184    001C00              #define DMA2TSEL__DMA2TRIG11_L          
                                (0x000b)
   5185    001C00              #define DMA2TSEL__DMA2TRIG12            
                                (0x000c)        /* DMA2TRIG12 */
   5186    001C00              #define DMA2TSEL__DMA2TRIG12_L          
                                (0x000c)
   5187    001C00              #define DMA2TSEL__DMA2TRIG13            
                                (0x000d)        /* DMA2TRIG13 */
   5188    001C00              #define DMA2TSEL__DMA2TRIG13_L          
                                (0x000d)
   5189    001C00              #define DMA2TSEL__DMA2TRIG14            
                                (0x000e)        /* DMA2TRIG14 */
   5190    001C00              #define DMA2TSEL__DMA2TRIG14_L          
                                (0x000e)
   5191    001C00              #define DMA2TSEL__DMA2TRIG15            
                                (0x000f)        /* DMA2TRIG15 */
   5192    001C00              #define DMA2TSEL__DMA2TRIG15_L          
                                (0x000f)
   5193    001C00              #define DMA2TSEL__DMA2TRIG16            
                                (0x0010)        /* DMA2TRIG16 */
   5194    001C00              #define DMA2TSEL__DMA2TRIG16_L          
                                (0x0010)
   5195    001C00              #define DMA2TSEL__DMA2TRIG17            
                                (0x0011)        /* DMA2TRIG17 */
   5196    001C00              #define DMA2TSEL__DMA2TRIG17_L          
                                (0x0011)
   5197    001C00              #define DMA2TSEL__DMA2TRIG18            
                                (0x0012)        /* DMA2TRIG18 */
   5198    001C00              #define DMA2TSEL__DMA2TRIG18_L          
                                (0x0012)
   5199    001C00              #define DMA2TSEL__DMA2TRIG19            
                                (0x0013)        /* DMA2TRIG19 */
   5200    001C00              #define DMA2TSEL__DMA2TRIG19_L          
                                (0x0013)
   5201    001C00              #define DMA2TSEL__DMA2TRIG20            
                                (0x0014)        /* DMA2TRIG20 */
   5202    001C00              #define DMA2TSEL__DMA2TRIG20_L          
                                (0x0014)
   5203    001C00              #define DMA2TSEL__DMA2TRIG21            
                                (0x0015)        /* DMA2TRIG21 */
   5204    001C00              #define DMA2TSEL__DMA2TRIG21_L          
                                (0x0015)
   5205    001C00              #define DMA2TSEL__DMA2TRIG22            
                                (0x0016)        /* DMA2TRIG22 */
   5206    001C00              #define DMA2TSEL__DMA2TRIG22_L          
                                (0x0016)
   5207    001C00              #define DMA2TSEL__DMA2TRIG23            
                                (0x0017)        /* DMA2TRIG23 */
   5208    001C00              #define DMA2TSEL__DMA2TRIG23_L          
                                (0x0017)
   5209    001C00              #define DMA2TSEL__DMA2TRIG24            
                                (0x0018)        /* DMA2TRIG24 */
   5210    001C00              #define DMA2TSEL__DMA2TRIG24_L          
                                (0x0018)
   5211    001C00              #define DMA2TSEL__DMA2TRIG25            
                                (0x0019)        /* DMA2TRIG25 */
   5212    001C00              #define DMA2TSEL__DMA2TRIG25_L          
                                (0x0019)
   5213    001C00              #define DMA2TSEL__DMA2TRIG26            
                                (0x001a)        /* DMA2TRIG26 */
   5214    001C00              #define DMA2TSEL__DMA2TRIG26_L          
                                (0x001a)
   5215    001C00              #define DMA2TSEL__DMA2TRIG27            
                                (0x001b)        /* DMA2TRIG27 */
   5216    001C00              #define DMA2TSEL__DMA2TRIG27_L          
                                (0x001b)
   5217    001C00              #define DMA2TSEL__DMA2TRIG28            
                                (0x001c)        /* DMA2TRIG28 */
   5218    001C00              #define DMA2TSEL__DMA2TRIG28_L          
                                (0x001c)
   5219    001C00              #define DMA2TSEL__DMA2TRIG29            
                                (0x001d)        /* DMA2TRIG29 */
   5220    001C00              #define DMA2TSEL__DMA2TRIG29_L          
                                (0x001d)
   5221    001C00              #define DMA2TSEL__DMA2TRIG30            
                                (0x001e)        /* DMA2TRIG30 */
   5222    001C00              #define DMA2TSEL__DMA2TRIG30_L          
                                (0x001e)
   5223    001C00              #define DMA2TSEL__DMA2TRIG31            
                                (0x001f)        /* DMA2TRIG31 */
   5224    001C00              #define DMA2TSEL__DMA2TRIG31_L          
                                (0x001f)
   5225    001C00              #define DMA3TSEL                        
                                (0x1f00)        /* DMA trigger select
                                */
   5226    001C00              #define DMA3TSEL_H                      
                                (0x001f)
   5227    001C00              #define DMA3TSEL0                       
                                (0x0100)        /* DMA trigger select
                                */
   5228    001C00              #define DMA3TSEL0_H                     
                                (0x0001)
   5229    001C00              #define DMA3TSEL1                       
                                (0x0200)        /* DMA trigger select
                                */
   5230    001C00              #define DMA3TSEL1_H                     
                                (0x0002)
   5231    001C00              #define DMA3TSEL2                       
                                (0x0400)        /* DMA trigger select
                                */
   5232    001C00              #define DMA3TSEL2_H                     
                                (0x0004)
   5233    001C00              #define DMA3TSEL3                       
                                (0x0800)        /* DMA trigger select
                                */
   5234    001C00              #define DMA3TSEL3_H                     
                                (0x0008)
   5235    001C00              #define DMA3TSEL4                       
                                (0x1000)        /* DMA trigger select
                                */
   5236    001C00              #define DMA3TSEL4_H                     
                                (0x0010)
   5237    001C00              #define DMA3TSEL_0                      
                                (0x0000)        /* DMA3TRIG0 */
   5238    001C00              #define DMA3TSEL_1                      
                                (0x0100)        /* DMA3TRIG1 */
   5239    001C00              #define DMA3TSEL_1_H                    
                                (0x0001)
   5240    001C00              #define DMA3TSEL_2                      
                                (0x0200)        /* DMA3TRIG2 */
   5241    001C00              #define DMA3TSEL_2_H                    
                                (0x0002)
   5242    001C00              #define DMA3TSEL_3                      
                                (0x0300)        /* DMA3TRIG3 */
   5243    001C00              #define DMA3TSEL_3_H                    
                                (0x0003)
   5244    001C00              #define DMA3TSEL_4                      
                                (0x0400)        /* DMA3TRIG4 */
   5245    001C00              #define DMA3TSEL_4_H                    
                                (0x0004)
   5246    001C00              #define DMA3TSEL_5                      
                                (0x0500)        /* DMA3TRIG5 */
   5247    001C00              #define DMA3TSEL_5_H                    
                                (0x0005)
   5248    001C00              #define DMA3TSEL_6                      
                                (0x0600)        /* DMA3TRIG6 */
   5249    001C00              #define DMA3TSEL_6_H                    
                                (0x0006)
   5250    001C00              #define DMA3TSEL_7                      
                                (0x0700)        /* DMA3TRIG7 */
   5251    001C00              #define DMA3TSEL_7_H                    
                                (0x0007)
   5252    001C00              #define DMA3TSEL_8                      
                                (0x0800)        /* DMA3TRIG8 */
   5253    001C00              #define DMA3TSEL_8_H                    
                                (0x0008)
   5254    001C00              #define DMA3TSEL_9                      
                                (0x0900)        /* DMA3TRIG9 */
   5255    001C00              #define DMA3TSEL_9_H                    
                                (0x0009)
   5256    001C00              #define DMA3TSEL_10                     
                                (0x0a00)        /* DMA3TRIG10 */
   5257    001C00              #define DMA3TSEL_10_H                   
                                (0x000a)
   5258    001C00              #define DMA3TSEL_11                     
                                (0x0b00)        /* DMA3TRIG11 */
   5259    001C00              #define DMA3TSEL_11_H                   
                                (0x000b)
   5260    001C00              #define DMA3TSEL_12                     
                                (0x0c00)        /* DMA3TRIG12 */
   5261    001C00              #define DMA3TSEL_12_H                   
                                (0x000c)
   5262    001C00              #define DMA3TSEL_13                     
                                (0x0d00)        /* DMA3TRIG13 */
   5263    001C00              #define DMA3TSEL_13_H                   
                                (0x000d)
   5264    001C00              #define DMA3TSEL_14                     
                                (0x0e00)        /* DMA3TRIG14 */
   5265    001C00              #define DMA3TSEL_14_H                   
                                (0x000e)
   5266    001C00              #define DMA3TSEL_15                     
                                (0x0f00)        /* DMA3TRIG15 */
   5267    001C00              #define DMA3TSEL_15_H                   
                                (0x000f)
   5268    001C00              #define DMA3TSEL_16                     
                                (0x1000)        /* DMA3TRIG16 */
   5269    001C00              #define DMA3TSEL_16_H                   
                                (0x0010)
   5270    001C00              #define DMA3TSEL_17                     
                                (0x1100)        /* DMA3TRIG17 */
   5271    001C00              #define DMA3TSEL_17_H                   
                                (0x0011)
   5272    001C00              #define DMA3TSEL_18                     
                                (0x1200)        /* DMA3TRIG18 */
   5273    001C00              #define DMA3TSEL_18_H                   
                                (0x0012)
   5274    001C00              #define DMA3TSEL_19                     
                                (0x1300)        /* DMA3TRIG19 */
   5275    001C00              #define DMA3TSEL_19_H                   
                                (0x0013)
   5276    001C00              #define DMA3TSEL_20                     
                                (0x1400)        /* DMA3TRIG20 */
   5277    001C00              #define DMA3TSEL_20_H                   
                                (0x0014)
   5278    001C00              #define DMA3TSEL_21                     
                                (0x1500)        /* DMA3TRIG21 */
   5279    001C00              #define DMA3TSEL_21_H                   
                                (0x0015)
   5280    001C00              #define DMA3TSEL_22                     
                                (0x1600)        /* DMA3TRIG22 */
   5281    001C00              #define DMA3TSEL_22_H                   
                                (0x0016)
   5282    001C00              #define DMA3TSEL_23                     
                                (0x1700)        /* DMA3TRIG23 */
   5283    001C00              #define DMA3TSEL_23_H                   
                                (0x0017)
   5284    001C00              #define DMA3TSEL_24                     
                                (0x1800)        /* DMA3TRIG24 */
   5285    001C00              #define DMA3TSEL_24_H                   
                                (0x0018)
   5286    001C00              #define DMA3TSEL_25                     
                                (0x1900)        /* DMA3TRIG25 */
   5287    001C00              #define DMA3TSEL_25_H                   
                                (0x0019)
   5288    001C00              #define DMA3TSEL_26                     
                                (0x1a00)        /* DMA3TRIG26 */
   5289    001C00              #define DMA3TSEL_26_H                   
                                (0x001a)
   5290    001C00              #define DMA3TSEL_27                     
                                (0x1b00)        /* DMA3TRIG27 */
   5291    001C00              #define DMA3TSEL_27_H                   
                                (0x001b)
   5292    001C00              #define DMA3TSEL_28                     
                                (0x1c00)        /* DMA3TRIG28 */
   5293    001C00              #define DMA3TSEL_28_H                   
                                (0x001c)
   5294    001C00              #define DMA3TSEL_29                     
                                (0x1d00)        /* DMA3TRIG29 */
   5295    001C00              #define DMA3TSEL_29_H                   
                                (0x001d)
   5296    001C00              #define DMA3TSEL_30                     
                                (0x1e00)        /* DMA3TRIG30 */
   5297    001C00              #define DMA3TSEL_30_H                   
                                (0x001e)
   5298    001C00              #define DMA3TSEL_31                     
                                (0x1f00)        /* DMA3TRIG31 */
   5299    001C00              #define DMA3TSEL_31_H                   
                                (0x001f)
   5300    001C00              #define DMA3TSEL__DMAREQ                
                                DMA3TSEL_0
   5301    001C00              #define DMA3TSEL__TA0CCR0               
                                DMA3TSEL_1
   5302    001C00              #define DMA3TSEL__TA0CCR2               
                                DMA3TSEL_2
   5303    001C00              #define DMA3TSEL__TA1CCR0               
                                DMA3TSEL_3
   5304    001C00              #define DMA3TSEL__TA1CCR2               
                                DMA3TSEL_4
   5305    001C00              #define DMA3TSEL__TA2CCR0               
                                DMA3TSEL_5
   5306    001C00              #define DMA3TSEL__TA3CCR0               
                                DMA3TSEL_6
   5307    001C00              #define DMA3TSEL__TB0CCR0               
                                DMA3TSEL_7
   5308    001C00              #define DMA3TSEL__TB0CCR2               
                                DMA3TSEL_8
   5309    001C00              #define DMA3TSEL__TA4CCR0               
                                DMA3TSEL_9
   5310    001C00              #define DMA3TSEL__AES_Trigger_0         
                                DMA3TSEL_11
   5311    001C00              #define DMA3TSEL__AES_Trigger_1         
                                DMA3TSEL_12
   5312    001C00              #define DMA3TSEL__AES_Trigger_2         
                                DMA3TSEL_13
   5313    001C00              #define DMA3TSEL__UCA2RXIFG             
                                DMA3TSEL_14
   5314    001C00              #define DMA3TSEL__UCA2TXIFG             
                                DMA3TSEL_15
   5315    001C00              #define DMA3TSEL__UCA3RXIFG             
                                DMA3TSEL_16
   5316    001C00              #define DMA3TSEL__UCA3TXIFG             
                                DMA3TSEL_17
   5317    001C00              #define DMA3TSEL__UCB1RXIFG             
                                DMA3TSEL_18
   5318    001C00              #define DMA3TSEL__UCB1RXIFG0            
                                DMA3TSEL_18
   5319    001C00              #define DMA3TSEL__UCB1TXIFG             
                                DMA3TSEL_19
   5320    001C00              #define DMA3TSEL__UCB1TXIFG0            
                                DMA3TSEL_19
   5321    001C00              #define DMA3TSEL__UCB1RXIFG1            
                                DMA3TSEL_20
   5322    001C00              #define DMA3TSEL__UCB1TXIFG1            
                                DMA3TSEL_21
   5323    001C00              #define DMA3TSEL__UCB1RXIFG2            
                                DMA3TSEL_22
   5324    001C00              #define DMA3TSEL__UCB1TXIFG2            
                                DMA3TSEL_23
   5325    001C00              #define DMA3TSEL__UCB1RXIFG3            
                                DMA3TSEL_24
   5326    001C00              #define DMA3TSEL__UCB1TXIFG3            
                                DMA3TSEL_25
   5327    001C00              #define DMA3TSEL__ADC12IFG              
                                DMA3TSEL_26
   5328    001C00              #define DMA3TSEL__LEA                   
                                DMA3TSEL_27
   5329    001C00              #define DMA3TSEL__MPY                   
                                DMA3TSEL_29
   5330    001C00              #define DMA3TSEL__DMA5IFG               
                                DMA3TSEL_30
   5331    001C00              #define DMA3TSEL__DMAE0                 
                                DMA3TSEL_31
   5332    001C00              #define DMA3TSEL__DMA3TRIG0             
                                (0x0000)        /* DMA3TRIG0 */
   5333    001C00              #define DMA3TSEL__DMA3TRIG1             
                                (0x0100)        /* DMA3TRIG1 */
   5334    001C00              #define DMA3TSEL__DMA3TRIG1_H           
                                (0x0001)
   5335    001C00              #define DMA3TSEL__DMA3TRIG2             
                                (0x0200)        /* DMA3TRIG2 */
   5336    001C00              #define DMA3TSEL__DMA3TRIG2_H           
                                (0x0002)
   5337    001C00              #define DMA3TSEL__DMA3TRIG3             
                                (0x0300)        /* DMA3TRIG3 */
   5338    001C00              #define DMA3TSEL__DMA3TRIG3_H           
                                (0x0003)
   5339    001C00              #define DMA3TSEL__DMA3TRIG4             
                                (0x0400)        /* DMA3TRIG4 */
   5340    001C00              #define DMA3TSEL__DMA3TRIG4_H           
                                (0x0004)
   5341    001C00              #define DMA3TSEL__DMA3TRIG5             
                                (0x0500)        /* DMA3TRIG5 */
   5342    001C00              #define DMA3TSEL__DMA3TRIG5_H           
                                (0x0005)
   5343    001C00              #define DMA3TSEL__DMA3TRIG6             
                                (0x0600)        /* DMA3TRIG6 */
   5344    001C00              #define DMA3TSEL__DMA3TRIG6_H           
                                (0x0006)
   5345    001C00              #define DMA3TSEL__DMA3TRIG7             
                                (0x0700)        /* DMA3TRIG7 */
   5346    001C00              #define DMA3TSEL__DMA3TRIG7_H           
                                (0x0007)
   5347    001C00              #define DMA3TSEL__DMA3TRIG8             
                                (0x0800)        /* DMA3TRIG8 */
   5348    001C00              #define DMA3TSEL__DMA3TRIG8_H           
                                (0x0008)
   5349    001C00              #define DMA3TSEL__DMA3TRIG9             
                                (0x0900)        /* DMA3TRIG9 */
   5350    001C00              #define DMA3TSEL__DMA3TRIG9_H           
                                (0x0009)
   5351    001C00              #define DMA3TSEL__DMA3TRIG10            
                                (0x0a00)        /* DMA3TRIG10 */
   5352    001C00              #define DMA3TSEL__DMA3TRIG10_H          
                                (0x000a)
   5353    001C00              #define DMA3TSEL__DMA3TRIG11            
                                (0x0b00)        /* DMA3TRIG11 */
   5354    001C00              #define DMA3TSEL__DMA3TRIG11_H          
                                (0x000b)
   5355    001C00              #define DMA3TSEL__DMA3TRIG12            
                                (0x0c00)        /* DMA3TRIG12 */
   5356    001C00              #define DMA3TSEL__DMA3TRIG12_H          
                                (0x000c)
   5357    001C00              #define DMA3TSEL__DMA3TRIG13            
                                (0x0d00)        /* DMA3TRIG13 */
   5358    001C00              #define DMA3TSEL__DMA3TRIG13_H          
                                (0x000d)
   5359    001C00              #define DMA3TSEL__DMA3TRIG14            
                                (0x0e00)        /* DMA3TRIG14 */
   5360    001C00              #define DMA3TSEL__DMA3TRIG14_H          
                                (0x000e)
   5361    001C00              #define DMA3TSEL__DMA3TRIG15            
                                (0x0f00)        /* DMA3TRIG15 */
   5362    001C00              #define DMA3TSEL__DMA3TRIG15_H          
                                (0x000f)
   5363    001C00              #define DMA3TSEL__DMA3TRIG16            
                                (0x1000)        /* DMA3TRIG16 */
   5364    001C00              #define DMA3TSEL__DMA3TRIG16_H          
                                (0x0010)
   5365    001C00              #define DMA3TSEL__DMA3TRIG17            
                                (0x1100)        /* DMA3TRIG17 */
   5366    001C00              #define DMA3TSEL__DMA3TRIG17_H          
                                (0x0011)
   5367    001C00              #define DMA3TSEL__DMA3TRIG18            
                                (0x1200)        /* DMA3TRIG18 */
   5368    001C00              #define DMA3TSEL__DMA3TRIG18_H          
                                (0x0012)
   5369    001C00              #define DMA3TSEL__DMA3TRIG19            
                                (0x1300)        /* DMA3TRIG19 */
   5370    001C00              #define DMA3TSEL__DMA3TRIG19_H          
                                (0x0013)
   5371    001C00              #define DMA3TSEL__DMA3TRIG20            
                                (0x1400)        /* DMA3TRIG20 */
   5372    001C00              #define DMA3TSEL__DMA3TRIG20_H          
                                (0x0014)
   5373    001C00              #define DMA3TSEL__DMA3TRIG21            
                                (0x1500)        /* DMA3TRIG21 */
   5374    001C00              #define DMA3TSEL__DMA3TRIG21_H          
                                (0x0015)
   5375    001C00              #define DMA3TSEL__DMA3TRIG22            
                                (0x1600)        /* DMA3TRIG22 */
   5376    001C00              #define DMA3TSEL__DMA3TRIG22_H          
                                (0x0016)
   5377    001C00              #define DMA3TSEL__DMA3TRIG23            
                                (0x1700)        /* DMA3TRIG23 */
   5378    001C00              #define DMA3TSEL__DMA3TRIG23_H          
                                (0x0017)
   5379    001C00              #define DMA3TSEL__DMA3TRIG24            
                                (0x1800)        /* DMA3TRIG24 */
   5380    001C00              #define DMA3TSEL__DMA3TRIG24_H          
                                (0x0018)
   5381    001C00              #define DMA3TSEL__DMA3TRIG25            
                                (0x1900)        /* DMA3TRIG25 */
   5382    001C00              #define DMA3TSEL__DMA3TRIG25_H          
                                (0x0019)
   5383    001C00              #define DMA3TSEL__DMA3TRIG26            
                                (0x1a00)        /* DMA3TRIG26 */
   5384    001C00              #define DMA3TSEL__DMA3TRIG26_H          
                                (0x001a)
   5385    001C00              #define DMA3TSEL__DMA3TRIG27            
                                (0x1b00)        /* DMA3TRIG27 */
   5386    001C00              #define DMA3TSEL__DMA3TRIG27_H          
                                (0x001b)
   5387    001C00              #define DMA3TSEL__DMA3TRIG28            
                                (0x1c00)        /* DMA3TRIG28 */
   5388    001C00              #define DMA3TSEL__DMA3TRIG28_H          
                                (0x001c)
   5389    001C00              #define DMA3TSEL__DMA3TRIG29            
                                (0x1d00)        /* DMA3TRIG29 */
   5390    001C00              #define DMA3TSEL__DMA3TRIG29_H          
                                (0x001d)
   5391    001C00              #define DMA3TSEL__DMA3TRIG30            
                                (0x1e00)        /* DMA3TRIG30 */
   5392    001C00              #define DMA3TSEL__DMA3TRIG30_H          
                                (0x001e)
   5393    001C00              #define DMA3TSEL__DMA3TRIG31            
                                (0x1f00)        /* DMA3TRIG31 */
   5394    001C00              #define DMA3TSEL__DMA3TRIG31_H          
                                (0x001f)
   5395    001C00              
   5396    001C00              /* DMACTL2 Control Bits */
   5397    001C00              #define DMA4TSEL                        
                                (0x001f)        /* DMA trigger select
                                */
   5398    001C00              #define DMA4TSEL_L                      
                                (0x001f)
   5399    001C00              #define DMA4TSEL0                       
                                (0x0001)        /* DMA trigger select
                                */
   5400    001C00              #define DMA4TSEL0_L                     
                                (0x0001)
   5401    001C00              #define DMA4TSEL1                       
                                (0x0002)        /* DMA trigger select
                                */
   5402    001C00              #define DMA4TSEL1_L                     
                                (0x0002)
   5403    001C00              #define DMA4TSEL2                       
                                (0x0004)        /* DMA trigger select
                                */
   5404    001C00              #define DMA4TSEL2_L                     
                                (0x0004)
   5405    001C00              #define DMA4TSEL3                       
                                (0x0008)        /* DMA trigger select
                                */
   5406    001C00              #define DMA4TSEL3_L                     
                                (0x0008)
   5407    001C00              #define DMA4TSEL4                       
                                (0x0010)        /* DMA trigger select
                                */
   5408    001C00              #define DMA4TSEL4_L                     
                                (0x0010)
   5409    001C00              #define DMA4TSEL_0                      
                                (0x0000)        /* DMA4TRIG0 */
   5410    001C00              #define DMA4TSEL_1                      
                                (0x0001)        /* DMA4TRIG1 */
   5411    001C00              #define DMA4TSEL_1_L                    
                                (0x0001)
   5412    001C00              #define DMA4TSEL_2                      
                                (0x0002)        /* DMA4TRIG2 */
   5413    001C00              #define DMA4TSEL_2_L                    
                                (0x0002)
   5414    001C00              #define DMA4TSEL_3                      
                                (0x0003)        /* DMA4TRIG3 */
   5415    001C00              #define DMA4TSEL_3_L                    
                                (0x0003)
   5416    001C00              #define DMA4TSEL_4                      
                                (0x0004)        /* DMA4TRIG4 */
   5417    001C00              #define DMA4TSEL_4_L                    
                                (0x0004)
   5418    001C00              #define DMA4TSEL_5                      
                                (0x0005)        /* DMA4TRIG5 */
   5419    001C00              #define DMA4TSEL_5_L                    
                                (0x0005)
   5420    001C00              #define DMA4TSEL_6                      
                                (0x0006)        /* DMA4TRIG6 */
   5421    001C00              #define DMA4TSEL_6_L                    
                                (0x0006)
   5422    001C00              #define DMA4TSEL_7                      
                                (0x0007)        /* DMA4TRIG7 */
   5423    001C00              #define DMA4TSEL_7_L                    
                                (0x0007)
   5424    001C00              #define DMA4TSEL_8                      
                                (0x0008)        /* DMA4TRIG8 */
   5425    001C00              #define DMA4TSEL_8_L                    
                                (0x0008)
   5426    001C00              #define DMA4TSEL_9                      
                                (0x0009)        /* DMA4TRIG9 */
   5427    001C00              #define DMA4TSEL_9_L                    
                                (0x0009)
   5428    001C00              #define DMA4TSEL_10                     
                                (0x000a)        /* DMA4TRIG10 */
   5429    001C00              #define DMA4TSEL_10_L                   
                                (0x000a)
   5430    001C00              #define DMA4TSEL_11                     
                                (0x000b)        /* DMA4TRIG11 */
   5431    001C00              #define DMA4TSEL_11_L                   
                                (0x000b)
   5432    001C00              #define DMA4TSEL_12                     
                                (0x000c)        /* DMA4TRIG12 */
   5433    001C00              #define DMA4TSEL_12_L                   
                                (0x000c)
   5434    001C00              #define DMA4TSEL_13                     
                                (0x000d)        /* DMA4TRIG13 */
   5435    001C00              #define DMA4TSEL_13_L                   
                                (0x000d)
   5436    001C00              #define DMA4TSEL_14                     
                                (0x000e)        /* DMA4TRIG14 */
   5437    001C00              #define DMA4TSEL_14_L                   
                                (0x000e)
   5438    001C00              #define DMA4TSEL_15                     
                                (0x000f)        /* DMA4TRIG15 */
   5439    001C00              #define DMA4TSEL_15_L                   
                                (0x000f)
   5440    001C00              #define DMA4TSEL_16                     
                                (0x0010)        /* DMA4TRIG16 */
   5441    001C00              #define DMA4TSEL_16_L                   
                                (0x0010)
   5442    001C00              #define DMA4TSEL_17                     
                                (0x0011)        /* DMA4TRIG17 */
   5443    001C00              #define DMA4TSEL_17_L                   
                                (0x0011)
   5444    001C00              #define DMA4TSEL_18                     
                                (0x0012)        /* DMA4TRIG18 */
   5445    001C00              #define DMA4TSEL_18_L                   
                                (0x0012)
   5446    001C00              #define DMA4TSEL_19                     
                                (0x0013)        /* DMA4TRIG19 */
   5447    001C00              #define DMA4TSEL_19_L                   
                                (0x0013)
   5448    001C00              #define DMA4TSEL_20                     
                                (0x0014)        /* DMA4TRIG20 */
   5449    001C00              #define DMA4TSEL_20_L                   
                                (0x0014)
   5450    001C00              #define DMA4TSEL_21                     
                                (0x0015)        /* DMA4TRIG21 */
   5451    001C00              #define DMA4TSEL_21_L                   
                                (0x0015)
   5452    001C00              #define DMA4TSEL_22                     
                                (0x0016)        /* DMA4TRIG22 */
   5453    001C00              #define DMA4TSEL_22_L                   
                                (0x0016)
   5454    001C00              #define DMA4TSEL_23                     
                                (0x0017)        /* DMA4TRIG23 */
   5455    001C00              #define DMA4TSEL_23_L                   
                                (0x0017)
   5456    001C00              #define DMA4TSEL_24                     
                                (0x0018)        /* DMA4TRIG24 */
   5457    001C00              #define DMA4TSEL_24_L                   
                                (0x0018)
   5458    001C00              #define DMA4TSEL_25                     
                                (0x0019)        /* DMA4TRIG25 */
   5459    001C00              #define DMA4TSEL_25_L                   
                                (0x0019)
   5460    001C00              #define DMA4TSEL_26                     
                                (0x001a)        /* DMA4TRIG26 */
   5461    001C00              #define DMA4TSEL_26_L                   
                                (0x001a)
   5462    001C00              #define DMA4TSEL_27                     
                                (0x001b)        /* DMA4TRIG27 */
   5463    001C00              #define DMA4TSEL_27_L                   
                                (0x001b)
   5464    001C00              #define DMA4TSEL_28                     
                                (0x001c)        /* DMA4TRIG28 */
   5465    001C00              #define DMA4TSEL_28_L                   
                                (0x001c)
   5466    001C00              #define DMA4TSEL_29                     
                                (0x001d)        /* DMA4TRIG29 */
   5467    001C00              #define DMA4TSEL_29_L                   
                                (0x001d)
   5468    001C00              #define DMA4TSEL_30                     
                                (0x001e)        /* DMA4TRIG30 */
   5469    001C00              #define DMA4TSEL_30_L                   
                                (0x001e)
   5470    001C00              #define DMA4TSEL_31                     
                                (0x001f)        /* DMA4TRIG31 */
   5471    001C00              #define DMA4TSEL_31_L                   
                                (0x001f)
   5472    001C00              #define DMA4TSEL__DMAREQ                
                                DMA4TSEL_0
   5473    001C00              #define DMA4TSEL__TA0CCR0               
                                DMA4TSEL_1
   5474    001C00              #define DMA4TSEL__TA0CCR2               
                                DMA4TSEL_2
   5475    001C00              #define DMA4TSEL__TA1CCR0               
                                DMA4TSEL_3
   5476    001C00              #define DMA4TSEL__TA1CCR2               
                                DMA4TSEL_4
   5477    001C00              #define DMA4TSEL__TA2CCR0               
                                DMA4TSEL_5
   5478    001C00              #define DMA4TSEL__TA3CCR0               
                                DMA4TSEL_6
   5479    001C00              #define DMA4TSEL__TB0CCR0               
                                DMA4TSEL_7
   5480    001C00              #define DMA4TSEL__TB0CCR2               
                                DMA4TSEL_8
   5481    001C00              #define DMA4TSEL__TA4CCR0               
                                DMA4TSEL_9
   5482    001C00              #define DMA4TSEL__AES_Trigger_0         
                                DMA4TSEL_11
   5483    001C00              #define DMA4TSEL__AES_Trigger_1         
                                DMA4TSEL_12
   5484    001C00              #define DMA4TSEL__AES_Trigger_2         
                                DMA4TSEL_13
   5485    001C00              #define DMA4TSEL__UCA2RXIFG             
                                DMA4TSEL_14
   5486    001C00              #define DMA4TSEL__UCA2TXIFG             
                                DMA4TSEL_15
   5487    001C00              #define DMA4TSEL__UCA3RXIFG             
                                DMA4TSEL_16
   5488    001C00              #define DMA4TSEL__UCA3TXIFG             
                                DMA4TSEL_17
   5489    001C00              #define DMA4TSEL__UCB2RXIFG             
                                DMA4TSEL_18
   5490    001C00              #define DMA4TSEL__UCB2RXIFG0            
                                DMA4TSEL_18
   5491    001C00              #define DMA4TSEL__UCB2TXIFG             
                                DMA4TSEL_19
   5492    001C00              #define DMA4TSEL__UCB2TXIFG0            
                                DMA4TSEL_19
   5493    001C00              #define DMA4TSEL__UCB2RXIFG1            
                                DMA4TSEL_20
   5494    001C00              #define DMA4TSEL__UCB2TXIFG1            
                                DMA4TSEL_21
   5495    001C00              #define DMA4TSEL__UCB2RXIFG2            
                                DMA4TSEL_22
   5496    001C00              #define DMA4TSEL__UCB2TXIFG2            
                                DMA4TSEL_23
   5497    001C00              #define DMA4TSEL__UCB2RXIFG3            
                                DMA4TSEL_24
   5498    001C00              #define DMA4TSEL__UCB2TXIFG3            
                                DMA4TSEL_25
   5499    001C00              #define DMA4TSEL__ADC12IFG              
                                DMA4TSEL_26
   5500    001C00              #define DMA4TSEL__LEA                   
                                DMA4TSEL_27
   5501    001C00              #define DMA4TSEL__MPY                   
                                DMA4TSEL_29
   5502    001C00              #define DMA4TSEL__DMA3IFG               
                                DMA4TSEL_30
   5503    001C00              #define DMA4TSEL__DMAE0                 
                                DMA4TSEL_31
   5504    001C00              #define DMA4TSEL__DMA4TRIG0             
                                (0x0000)        /* DMA4TRIG0 */
   5505    001C00              #define DMA4TSEL__DMA4TRIG1             
                                (0x0001)        /* DMA4TRIG1 */
   5506    001C00              #define DMA4TSEL__DMA4TRIG1_L           
                                (0x0001)
   5507    001C00              #define DMA4TSEL__DMA4TRIG2             
                                (0x0002)        /* DMA4TRIG2 */
   5508    001C00              #define DMA4TSEL__DMA4TRIG2_L           
                                (0x0002)
   5509    001C00              #define DMA4TSEL__DMA4TRIG3             
                                (0x0003)        /* DMA4TRIG3 */
   5510    001C00              #define DMA4TSEL__DMA4TRIG3_L           
                                (0x0003)
   5511    001C00              #define DMA4TSEL__DMA4TRIG4             
                                (0x0004)        /* DMA4TRIG4 */
   5512    001C00              #define DMA4TSEL__DMA4TRIG4_L           
                                (0x0004)
   5513    001C00              #define DMA4TSEL__DMA4TRIG5             
                                (0x0005)        /* DMA4TRIG5 */
   5514    001C00              #define DMA4TSEL__DMA4TRIG5_L           
                                (0x0005)
   5515    001C00              #define DMA4TSEL__DMA4TRIG6             
                                (0x0006)        /* DMA4TRIG6 */
   5516    001C00              #define DMA4TSEL__DMA4TRIG6_L           
                                (0x0006)
   5517    001C00              #define DMA4TSEL__DMA4TRIG7             
                                (0x0007)        /* DMA4TRIG7 */
   5518    001C00              #define DMA4TSEL__DMA4TRIG7_L           
                                (0x0007)
   5519    001C00              #define DMA4TSEL__DMA4TRIG8             
                                (0x0008)        /* DMA4TRIG8 */
   5520    001C00              #define DMA4TSEL__DMA4TRIG8_L           
                                (0x0008)
   5521    001C00              #define DMA4TSEL__DMA4TRIG9             
                                (0x0009)        /* DMA4TRIG9 */
   5522    001C00              #define DMA4TSEL__DMA4TRIG9_L           
                                (0x0009)
   5523    001C00              #define DMA4TSEL__DMA4TRIG10            
                                (0x000a)        /* DMA4TRIG10 */
   5524    001C00              #define DMA4TSEL__DMA4TRIG10_L          
                                (0x000a)
   5525    001C00              #define DMA4TSEL__DMA4TRIG11            
                                (0x000b)        /* DMA4TRIG11 */
   5526    001C00              #define DMA4TSEL__DMA4TRIG11_L          
                                (0x000b)
   5527    001C00              #define DMA4TSEL__DMA4TRIG12            
                                (0x000c)        /* DMA4TRIG12 */
   5528    001C00              #define DMA4TSEL__DMA4TRIG12_L          
                                (0x000c)
   5529    001C00              #define DMA4TSEL__DMA4TRIG13            
                                (0x000d)        /* DMA4TRIG13 */
   5530    001C00              #define DMA4TSEL__DMA4TRIG13_L          
                                (0x000d)
   5531    001C00              #define DMA4TSEL__DMA4TRIG14            
                                (0x000e)        /* DMA4TRIG14 */
   5532    001C00              #define DMA4TSEL__DMA4TRIG14_L          
                                (0x000e)
   5533    001C00              #define DMA4TSEL__DMA4TRIG15            
                                (0x000f)        /* DMA4TRIG15 */
   5534    001C00              #define DMA4TSEL__DMA4TRIG15_L          
                                (0x000f)
   5535    001C00              #define DMA4TSEL__DMA4TRIG16            
                                (0x0010)        /* DMA4TRIG16 */
   5536    001C00              #define DMA4TSEL__DMA4TRIG16_L          
                                (0x0010)
   5537    001C00              #define DMA4TSEL__DMA4TRIG17            
                                (0x0011)        /* DMA4TRIG17 */
   5538    001C00              #define DMA4TSEL__DMA4TRIG17_L          
                                (0x0011)
   5539    001C00              #define DMA4TSEL__DMA4TRIG18            
                                (0x0012)        /* DMA4TRIG18 */
   5540    001C00              #define DMA4TSEL__DMA4TRIG18_L          
                                (0x0012)
   5541    001C00              #define DMA4TSEL__DMA4TRIG19            
                                (0x0013)        /* DMA4TRIG19 */
   5542    001C00              #define DMA4TSEL__DMA4TRIG19_L          
                                (0x0013)
   5543    001C00              #define DMA4TSEL__DMA4TRIG20            
                                (0x0014)        /* DMA4TRIG20 */
   5544    001C00              #define DMA4TSEL__DMA4TRIG20_L          
                                (0x0014)
   5545    001C00              #define DMA4TSEL__DMA4TRIG21            
                                (0x0015)        /* DMA4TRIG21 */
   5546    001C00              #define DMA4TSEL__DMA4TRIG21_L          
                                (0x0015)
   5547    001C00              #define DMA4TSEL__DMA4TRIG22            
                                (0x0016)        /* DMA4TRIG22 */
   5548    001C00              #define DMA4TSEL__DMA4TRIG22_L          
                                (0x0016)
   5549    001C00              #define DMA4TSEL__DMA4TRIG23            
                                (0x0017)        /* DMA4TRIG23 */
   5550    001C00              #define DMA4TSEL__DMA4TRIG23_L          
                                (0x0017)
   5551    001C00              #define DMA4TSEL__DMA4TRIG24            
                                (0x0018)        /* DMA4TRIG24 */
   5552    001C00              #define DMA4TSEL__DMA4TRIG24_L          
                                (0x0018)
   5553    001C00              #define DMA4TSEL__DMA4TRIG25            
                                (0x0019)        /* DMA4TRIG25 */
   5554    001C00              #define DMA4TSEL__DMA4TRIG25_L          
                                (0x0019)
   5555    001C00              #define DMA4TSEL__DMA4TRIG26            
                                (0x001a)        /* DMA4TRIG26 */
   5556    001C00              #define DMA4TSEL__DMA4TRIG26_L          
                                (0x001a)
   5557    001C00              #define DMA4TSEL__DMA4TRIG27            
                                (0x001b)        /* DMA4TRIG27 */
   5558    001C00              #define DMA4TSEL__DMA4TRIG27_L          
                                (0x001b)
   5559    001C00              #define DMA4TSEL__DMA4TRIG28            
                                (0x001c)        /* DMA4TRIG28 */
   5560    001C00              #define DMA4TSEL__DMA4TRIG28_L          
                                (0x001c)
   5561    001C00              #define DMA4TSEL__DMA4TRIG29            
                                (0x001d)        /* DMA4TRIG29 */
   5562    001C00              #define DMA4TSEL__DMA4TRIG29_L          
                                (0x001d)
   5563    001C00              #define DMA4TSEL__DMA4TRIG30            
                                (0x001e)        /* DMA4TRIG30 */
   5564    001C00              #define DMA4TSEL__DMA4TRIG30_L          
                                (0x001e)
   5565    001C00              #define DMA4TSEL__DMA4TRIG31            
                                (0x001f)        /* DMA4TRIG31 */
   5566    001C00              #define DMA4TSEL__DMA4TRIG31_L          
                                (0x001f)
   5567    001C00              #define DMA5TSEL                        
                                (0x1f00)        /* DMA trigger select
                                */
   5568    001C00              #define DMA5TSEL_H                      
                                (0x001f)
   5569    001C00              #define DMA5TSEL0                       
                                (0x0100)        /* DMA trigger select
                                */
   5570    001C00              #define DMA5TSEL0_H                     
                                (0x0001)
   5571    001C00              #define DMA5TSEL1                       
                                (0x0200)        /* DMA trigger select
                                */
   5572    001C00              #define DMA5TSEL1_H                     
                                (0x0002)
   5573    001C00              #define DMA5TSEL2                       
                                (0x0400)        /* DMA trigger select
                                */
   5574    001C00              #define DMA5TSEL2_H                     
                                (0x0004)
   5575    001C00              #define DMA5TSEL3                       
                                (0x0800)        /* DMA trigger select
                                */
   5576    001C00              #define DMA5TSEL3_H                     
                                (0x0008)
   5577    001C00              #define DMA5TSEL4                       
                                (0x1000)        /* DMA trigger select
                                */
   5578    001C00              #define DMA5TSEL4_H                     
                                (0x0010)
   5579    001C00              #define DMA5TSEL_0                      
                                (0x0000)        /* DMA5TRIG0 */
   5580    001C00              #define DMA5TSEL_1                      
                                (0x0100)        /* DMA5TRIG1 */
   5581    001C00              #define DMA5TSEL_1_H                    
                                (0x0001)
   5582    001C00              #define DMA5TSEL_2                      
                                (0x0200)        /* DMA5TRIG2 */
   5583    001C00              #define DMA5TSEL_2_H                    
                                (0x0002)
   5584    001C00              #define DMA5TSEL_3                      
                                (0x0300)        /* DMA5TRIG3 */
   5585    001C00              #define DMA5TSEL_3_H                    
                                (0x0003)
   5586    001C00              #define DMA5TSEL_4                      
                                (0x0400)        /* DMA5TRIG4 */
   5587    001C00              #define DMA5TSEL_4_H                    
                                (0x0004)
   5588    001C00              #define DMA5TSEL_5                      
                                (0x0500)        /* DMA5TRIG5 */
   5589    001C00              #define DMA5TSEL_5_H                    
                                (0x0005)
   5590    001C00              #define DMA5TSEL_6                      
                                (0x0600)        /* DMA5TRIG6 */
   5591    001C00              #define DMA5TSEL_6_H                    
                                (0x0006)
   5592    001C00              #define DMA5TSEL_7                      
                                (0x0700)        /* DMA5TRIG7 */
   5593    001C00              #define DMA5TSEL_7_H                    
                                (0x0007)
   5594    001C00              #define DMA5TSEL_8                      
                                (0x0800)        /* DMA5TRIG8 */
   5595    001C00              #define DMA5TSEL_8_H                    
                                (0x0008)
   5596    001C00              #define DMA5TSEL_9                      
                                (0x0900)        /* DMA5TRIG9 */
   5597    001C00              #define DMA5TSEL_9_H                    
                                (0x0009)
   5598    001C00              #define DMA5TSEL_10                     
                                (0x0a00)        /* DMA5TRIG10 */
   5599    001C00              #define DMA5TSEL_10_H                   
                                (0x000a)
   5600    001C00              #define DMA5TSEL_11                     
                                (0x0b00)        /* DMA5TRIG11 */
   5601    001C00              #define DMA5TSEL_11_H                   
                                (0x000b)
   5602    001C00              #define DMA5TSEL_12                     
                                (0x0c00)        /* DMA5TRIG12 */
   5603    001C00              #define DMA5TSEL_12_H                   
                                (0x000c)
   5604    001C00              #define DMA5TSEL_13                     
                                (0x0d00)        /* DMA5TRIG13 */
   5605    001C00              #define DMA5TSEL_13_H                   
                                (0x000d)
   5606    001C00              #define DMA5TSEL_14                     
                                (0x0e00)        /* DMA5TRIG14 */
   5607    001C00              #define DMA5TSEL_14_H                   
                                (0x000e)
   5608    001C00              #define DMA5TSEL_15                     
                                (0x0f00)        /* DMA5TRIG15 */
   5609    001C00              #define DMA5TSEL_15_H                   
                                (0x000f)
   5610    001C00              #define DMA5TSEL_16                     
                                (0x1000)        /* DMA5TRIG16 */
   5611    001C00              #define DMA5TSEL_16_H                   
                                (0x0010)
   5612    001C00              #define DMA5TSEL_17                     
                                (0x1100)        /* DMA5TRIG17 */
   5613    001C00              #define DMA5TSEL_17_H                   
                                (0x0011)
   5614    001C00              #define DMA5TSEL_18                     
                                (0x1200)        /* DMA5TRIG18 */
   5615    001C00              #define DMA5TSEL_18_H                   
                                (0x0012)
   5616    001C00              #define DMA5TSEL_19                     
                                (0x1300)        /* DMA5TRIG19 */
   5617    001C00              #define DMA5TSEL_19_H                   
                                (0x0013)
   5618    001C00              #define DMA5TSEL_20                     
                                (0x1400)        /* DMA5TRIG20 */
   5619    001C00              #define DMA5TSEL_20_H                   
                                (0x0014)
   5620    001C00              #define DMA5TSEL_21                     
                                (0x1500)        /* DMA5TRIG21 */
   5621    001C00              #define DMA5TSEL_21_H                   
                                (0x0015)
   5622    001C00              #define DMA5TSEL_22                     
                                (0x1600)        /* DMA5TRIG22 */
   5623    001C00              #define DMA5TSEL_22_H                   
                                (0x0016)
   5624    001C00              #define DMA5TSEL_23                     
                                (0x1700)        /* DMA5TRIG23 */
   5625    001C00              #define DMA5TSEL_23_H                   
                                (0x0017)
   5626    001C00              #define DMA5TSEL_24                     
                                (0x1800)        /* DMA5TRIG24 */
   5627    001C00              #define DMA5TSEL_24_H                   
                                (0x0018)
   5628    001C00              #define DMA5TSEL_25                     
                                (0x1900)        /* DMA5TRIG25 */
   5629    001C00              #define DMA5TSEL_25_H                   
                                (0x0019)
   5630    001C00              #define DMA5TSEL_26                     
                                (0x1a00)        /* DMA5TRIG26 */
   5631    001C00              #define DMA5TSEL_26_H                   
                                (0x001a)
   5632    001C00              #define DMA5TSEL_27                     
                                (0x1b00)        /* DMA5TRIG27 */
   5633    001C00              #define DMA5TSEL_27_H                   
                                (0x001b)
   5634    001C00              #define DMA5TSEL_28                     
                                (0x1c00)        /* DMA5TRIG28 */
   5635    001C00              #define DMA5TSEL_28_H                   
                                (0x001c)
   5636    001C00              #define DMA5TSEL_29                     
                                (0x1d00)        /* DMA5TRIG29 */
   5637    001C00              #define DMA5TSEL_29_H                   
                                (0x001d)
   5638    001C00              #define DMA5TSEL_30                     
                                (0x1e00)        /* DMA5TRIG30 */
   5639    001C00              #define DMA5TSEL_30_H                   
                                (0x001e)
   5640    001C00              #define DMA5TSEL_31                     
                                (0x1f00)        /* DMA5TRIG31 */
   5641    001C00              #define DMA5TSEL_31_H                   
                                (0x001f)
   5642    001C00              #define DMA5TSEL__DMAREQ                
                                DMA5TSEL_0
   5643    001C00              #define DMA5TSEL__TA0CCR0               
                                DMA5TSEL_1
   5644    001C00              #define DMA5TSEL__TA0CCR2               
                                DMA5TSEL_2
   5645    001C00              #define DMA5TSEL__TA1CCR0               
                                DMA5TSEL_3
   5646    001C00              #define DMA5TSEL__TA1CCR2               
                                DMA5TSEL_4
   5647    001C00              #define DMA5TSEL__TA2CCR0               
                                DMA5TSEL_5
   5648    001C00              #define DMA5TSEL__TA3CCR0               
                                DMA5TSEL_6
   5649    001C00              #define DMA5TSEL__TB0CCR0               
                                DMA5TSEL_7
   5650    001C00              #define DMA5TSEL__TB0CCR2               
                                DMA5TSEL_8
   5651    001C00              #define DMA5TSEL__TA4CCR0               
                                DMA5TSEL_9
   5652    001C00              #define DMA5TSEL__AES_Trigger_0         
                                DMA5TSEL_11
   5653    001C00              #define DMA5TSEL__AES_Trigger_1         
                                DMA5TSEL_12
   5654    001C00              #define DMA5TSEL__AES_Trigger_2         
                                DMA5TSEL_13
   5655    001C00              #define DMA5TSEL__UCA2RXIFG             
                                DMA5TSEL_14
   5656    001C00              #define DMA5TSEL__UCA2TXIFG             
                                DMA5TSEL_15
   5657    001C00              #define DMA5TSEL__UCA3RXIFG             
                                DMA5TSEL_16
   5658    001C00              #define DMA5TSEL__UCA3TXIFG             
                                DMA5TSEL_17
   5659    001C00              #define DMA5TSEL__UCB3RXIFG             
                                DMA5TSEL_18
   5660    001C00              #define DMA5TSEL__UCB3RXIFG0            
                                DMA5TSEL_18
   5661    001C00              #define DMA5TSEL__UCB3TXIFG             
                                DMA5TSEL_19
   5662    001C00              #define DMA5TSEL__UCB3TXIFG0            
                                DMA5TSEL_19
   5663    001C00              #define DMA5TSEL__UCB3RXIFG1            
                                DMA5TSEL_20
   5664    001C00              #define DMA5TSEL__UCB3TXIFG1            
                                DMA5TSEL_21
   5665    001C00              #define DMA5TSEL__UCB3RXIFG2            
                                DMA5TSEL_22
   5666    001C00              #define DMA5TSEL__UCB3TXIFG2            
                                DMA5TSEL_23
   5667    001C00              #define DMA5TSEL__UCB3RXIFG3            
                                DMA5TSEL_24
   5668    001C00              #define DMA5TSEL__UCB3TXIFG3            
                                DMA5TSEL_25
   5669    001C00              #define DMA5TSEL__ADC12IFG              
                                DMA5TSEL_26
   5670    001C00              #define DMA5TSEL__LEA                   
                                DMA5TSEL_27
   5671    001C00              #define DMA5TSEL__MPY                   
                                DMA5TSEL_29
   5672    001C00              #define DMA5TSEL__DMA4IFG               
                                DMA5TSEL_30
   5673    001C00              #define DMA5TSEL__DMAE0                 
                                DMA5TSEL_31
   5674    001C00              #define DMA5TSEL__DMA5TRIG0             
                                (0x0000)        /* DMA5TRIG0 */
   5675    001C00              #define DMA5TSEL__DMA5TRIG1             
                                (0x0100)        /* DMA5TRIG1 */
   5676    001C00              #define DMA5TSEL__DMA5TRIG1_H           
                                (0x0001)
   5677    001C00              #define DMA5TSEL__DMA5TRIG2             
                                (0x0200)        /* DMA5TRIG2 */
   5678    001C00              #define DMA5TSEL__DMA5TRIG2_H           
                                (0x0002)
   5679    001C00              #define DMA5TSEL__DMA5TRIG3             
                                (0x0300)        /* DMA5TRIG3 */
   5680    001C00              #define DMA5TSEL__DMA5TRIG3_H           
                                (0x0003)
   5681    001C00              #define DMA5TSEL__DMA5TRIG4             
                                (0x0400)        /* DMA5TRIG4 */
   5682    001C00              #define DMA5TSEL__DMA5TRIG4_H           
                                (0x0004)
   5683    001C00              #define DMA5TSEL__DMA5TRIG5             
                                (0x0500)        /* DMA5TRIG5 */
   5684    001C00              #define DMA5TSEL__DMA5TRIG5_H           
                                (0x0005)
   5685    001C00              #define DMA5TSEL__DMA5TRIG6             
                                (0x0600)        /* DMA5TRIG6 */
   5686    001C00              #define DMA5TSEL__DMA5TRIG6_H           
                                (0x0006)
   5687    001C00              #define DMA5TSEL__DMA5TRIG7             
                                (0x0700)        /* DMA5TRIG7 */
   5688    001C00              #define DMA5TSEL__DMA5TRIG7_H           
                                (0x0007)
   5689    001C00              #define DMA5TSEL__DMA5TRIG8             
                                (0x0800)        /* DMA5TRIG8 */
   5690    001C00              #define DMA5TSEL__DMA5TRIG8_H           
                                (0x0008)
   5691    001C00              #define DMA5TSEL__DMA5TRIG9             
                                (0x0900)        /* DMA5TRIG9 */
   5692    001C00              #define DMA5TSEL__DMA5TRIG9_H           
                                (0x0009)
   5693    001C00              #define DMA5TSEL__DMA5TRIG10            
                                (0x0a00)        /* DMA5TRIG10 */
   5694    001C00              #define DMA5TSEL__DMA5TRIG10_H          
                                (0x000a)
   5695    001C00              #define DMA5TSEL__DMA5TRIG11            
                                (0x0b00)        /* DMA5TRIG11 */
   5696    001C00              #define DMA5TSEL__DMA5TRIG11_H          
                                (0x000b)
   5697    001C00              #define DMA5TSEL__DMA5TRIG12            
                                (0x0c00)        /* DMA5TRIG12 */
   5698    001C00              #define DMA5TSEL__DMA5TRIG12_H          
                                (0x000c)
   5699    001C00              #define DMA5TSEL__DMA5TRIG13            
                                (0x0d00)        /* DMA5TRIG13 */
   5700    001C00              #define DMA5TSEL__DMA5TRIG13_H          
                                (0x000d)
   5701    001C00              #define DMA5TSEL__DMA5TRIG14            
                                (0x0e00)        /* DMA5TRIG14 */
   5702    001C00              #define DMA5TSEL__DMA5TRIG14_H          
                                (0x000e)
   5703    001C00              #define DMA5TSEL__DMA5TRIG15            
                                (0x0f00)        /* DMA5TRIG15 */
   5704    001C00              #define DMA5TSEL__DMA5TRIG15_H          
                                (0x000f)
   5705    001C00              #define DMA5TSEL__DMA5TRIG16            
                                (0x1000)        /* DMA5TRIG16 */
   5706    001C00              #define DMA5TSEL__DMA5TRIG16_H          
                                (0x0010)
   5707    001C00              #define DMA5TSEL__DMA5TRIG17            
                                (0x1100)        /* DMA5TRIG17 */
   5708    001C00              #define DMA5TSEL__DMA5TRIG17_H          
                                (0x0011)
   5709    001C00              #define DMA5TSEL__DMA5TRIG18            
                                (0x1200)        /* DMA5TRIG18 */
   5710    001C00              #define DMA5TSEL__DMA5TRIG18_H          
                                (0x0012)
   5711    001C00              #define DMA5TSEL__DMA5TRIG19            
                                (0x1300)        /* DMA5TRIG19 */
   5712    001C00              #define DMA5TSEL__DMA5TRIG19_H          
                                (0x0013)
   5713    001C00              #define DMA5TSEL__DMA5TRIG20            
                                (0x1400)        /* DMA5TRIG20 */
   5714    001C00              #define DMA5TSEL__DMA5TRIG20_H          
                                (0x0014)
   5715    001C00              #define DMA5TSEL__DMA5TRIG21            
                                (0x1500)        /* DMA5TRIG21 */
   5716    001C00              #define DMA5TSEL__DMA5TRIG21_H          
                                (0x0015)
   5717    001C00              #define DMA5TSEL__DMA5TRIG22            
                                (0x1600)        /* DMA5TRIG22 */
   5718    001C00              #define DMA5TSEL__DMA5TRIG22_H          
                                (0x0016)
   5719    001C00              #define DMA5TSEL__DMA5TRIG23            
                                (0x1700)        /* DMA5TRIG23 */
   5720    001C00              #define DMA5TSEL__DMA5TRIG23_H          
                                (0x0017)
   5721    001C00              #define DMA5TSEL__DMA5TRIG24            
                                (0x1800)        /* DMA5TRIG24 */
   5722    001C00              #define DMA5TSEL__DMA5TRIG24_H          
                                (0x0018)
   5723    001C00              #define DMA5TSEL__DMA5TRIG25            
                                (0x1900)        /* DMA5TRIG25 */
   5724    001C00              #define DMA5TSEL__DMA5TRIG25_H          
                                (0x0019)
   5725    001C00              #define DMA5TSEL__DMA5TRIG26            
                                (0x1a00)        /* DMA5TRIG26 */
   5726    001C00              #define DMA5TSEL__DMA5TRIG26_H          
                                (0x001a)
   5727    001C00              #define DMA5TSEL__DMA5TRIG27            
                                (0x1b00)        /* DMA5TRIG27 */
   5728    001C00              #define DMA5TSEL__DMA5TRIG27_H          
                                (0x001b)
   5729    001C00              #define DMA5TSEL__DMA5TRIG28            
                                (0x1c00)        /* DMA5TRIG28 */
   5730    001C00              #define DMA5TSEL__DMA5TRIG28_H          
                                (0x001c)
   5731    001C00              #define DMA5TSEL__DMA5TRIG29            
                                (0x1d00)        /* DMA5TRIG29 */
   5732    001C00              #define DMA5TSEL__DMA5TRIG29_H          
                                (0x001d)
   5733    001C00              #define DMA5TSEL__DMA5TRIG30            
                                (0x1e00)        /* DMA5TRIG30 */
   5734    001C00              #define DMA5TSEL__DMA5TRIG30_H          
                                (0x001e)
   5735    001C00              #define DMA5TSEL__DMA5TRIG31            
                                (0x1f00)        /* DMA5TRIG31 */
   5736    001C00              #define DMA5TSEL__DMA5TRIG31_H          
                                (0x001f)
   5737    001C00              
   5738    001C00              /* DMACTL4 Control Bits */
   5739    001C00              #define ENNMI                           
                                (0x0001)        /* Enable NMI */
   5740    001C00              #define ENNMI_L                         
                                (0x0001)
   5741    001C00              #define ENNMI_0                         
                                (0x0000)        /* NMI does not interrupt DMA
                                transfer */
   5742    001C00              #define ENNMI_1                         
                                (0x0001)        /* NMI interrupts a DMA
                                transfer */
   5743    001C00              #define ENNMI_1_L                       
                                (0x0001)
   5744    001C00              #define ROUNDROBIN                      
                                (0x0002)        /* Round robin */
   5745    001C00              #define ROUNDROBIN_L                    
                                (0x0002)
   5746    001C00              #define ROUNDROBIN_0                    
                                (0x0000)        /* DMA channel priority is
                                DMA0-DMA1-DMA2 - ... - DMA7 */
   5747    001C00              #define ROUNDROBIN_1                    
                                (0x0002)        /* DMA channel priority changes
                                with each transfer */
   5748    001C00              #define ROUNDROBIN_1_L                  
                                (0x0002)
   5749    001C00              #define DMARMWDIS                       
                                (0x0004)        /* Read-modify-write disable
                                */
   5750    001C00              #define DMARMWDIS_L                     
                                (0x0004)
   5751    001C00              #define DMARMWDIS_0                     
                                (0x0000)        /* DMA transfers can occur
                                during read-modify-write CPU 
   5752    001C00                                                              
                                           operations */
   5753    001C00              #define DMARMWDIS_1                     
                                (0x0004)        /* DMA transfers inhibited
                                during read-modify-write CPU 
   5754    001C00                                                              
                                           operations */
   5755    001C00              #define DMARMWDIS_1_L                   
                                (0x0004)
   5756    001C00              
   5757    001C00              /* DMAIV Control Bits */
   5758    001C00              #define DMAIV0                          
                                (0x0001)        /* DMA interrupt vector value
                                */
   5759    001C00              #define DMAIV0_L                        
                                (0x0001)
   5760    001C00              #define DMAIV1                          
                                (0x0002)        /* DMA interrupt vector value
                                */
   5761    001C00              #define DMAIV1_L                        
                                (0x0002)
   5762    001C00              #define DMAIV2                          
                                (0x0004)        /* DMA interrupt vector value
                                */
   5763    001C00              #define DMAIV2_L                        
                                (0x0004)
   5764    001C00              #define DMAIV3                          
                                (0x0008)        /* DMA interrupt vector value
                                */
   5765    001C00              #define DMAIV3_L                        
                                (0x0008)
   5766    001C00              #define DMAIV4                          
                                (0x0010)        /* DMA interrupt vector value
                                */
   5767    001C00              #define DMAIV4_L                        
                                (0x0010)
   5768    001C00              #define DMAIV5                          
                                (0x0020)        /* DMA interrupt vector value
                                */
   5769    001C00              #define DMAIV5_L                        
                                (0x0020)
   5770    001C00              #define DMAIV6                          
                                (0x0040)        /* DMA interrupt vector value
                                */
   5771    001C00              #define DMAIV6_L                        
                                (0x0040)
   5772    001C00              #define DMAIV7                          
                                (0x0080)        /* DMA interrupt vector value
                                */
   5773    001C00              #define DMAIV7_L                        
                                (0x0080)
   5774    001C00              #define DMAIV8                          
                                (0x0100)        /* DMA interrupt vector value
                                */
   5775    001C00              #define DMAIV8_H                        
                                (0x0001)
   5776    001C00              #define DMAIV9                          
                                (0x0200)        /* DMA interrupt vector value
                                */
   5777    001C00              #define DMAIV9_H                        
                                (0x0002)
   5778    001C00              #define DMAIV10                         
                                (0x0400)        /* DMA interrupt vector value
                                */
   5779    001C00              #define DMAIV10_H                       
                                (0x0004)
   5780    001C00              #define DMAIV11                         
                                (0x0800)        /* DMA interrupt vector value
                                */
   5781    001C00              #define DMAIV11_H                       
                                (0x0008)
   5782    001C00              #define DMAIV12                         
                                (0x1000)        /* DMA interrupt vector value
                                */
   5783    001C00              #define DMAIV12_H                       
                                (0x0010)
   5784    001C00              #define DMAIV13                         
                                (0x2000)        /* DMA interrupt vector value
                                */
   5785    001C00              #define DMAIV13_H                       
                                (0x0020)
   5786    001C00              #define DMAIV14                         
                                (0x4000)        /* DMA interrupt vector value
                                */
   5787    001C00              #define DMAIV14_H                       
                                (0x0040)
   5788    001C00              #define DMAIV15                         
                                (0x8000)        /* DMA interrupt vector value
                                */
   5789    001C00              #define DMAIV15_H                       
                                (0x0080)
   5790    001C00              #define DMAIV_0                         
                                (0x0000)        /* No interrupt pending
                                */
   5791    001C00              #define DMAIV_2                         
                                (0x0002)        /* Interrupt Source: DMA
                                channel 0; Interrupt Flag: DMA0IFG; 
   5792    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   5793    001C00              #define DMAIV_2_L                       
                                (0x0002)
   5794    001C00              #define DMAIV_4                         
                                (0x0004)        /* Interrupt Source: DMA
                                channel 1; Interrupt Flag: DMA1IFG */
   5795    001C00              #define DMAIV_4_L                       
                                (0x0004)
   5796    001C00              #define DMAIV_6                         
                                (0x0006)        /* Interrupt Source: DMA
                                channel 2; Interrupt Flag: DMA2IFG */
   5797    001C00              #define DMAIV_6_L                       
                                (0x0006)
   5798    001C00              #define DMAIV_8                         
                                (0x0008)        /* Interrupt Source: DMA
                                channel 3; Interrupt Flag: DMA3IFG */
   5799    001C00              #define DMAIV_8_L                       
                                (0x0008)
   5800    001C00              #define DMAIV_10                        
                                (0x000a)        /* Interrupt Source: DMA
                                channel 4; Interrupt Flag: DMA4IFG */
   5801    001C00              #define DMAIV_10_L                      
                                (0x000a)
   5802    001C00              #define DMAIV_12                        
                                (0x000c)        /* Interrupt Source: DMA
                                channel 5; Interrupt Flag: DMA5IFG */
   5803    001C00              #define DMAIV_12_L                      
                                (0x000c)
   5804    001C00              #define DMAIV_14                        
                                (0x000e)        /* Interrupt Source: DMA
                                channel 6; Interrupt Flag: DMA6IFG */
   5805    001C00              #define DMAIV_14_L                      
                                (0x000e)
   5806    001C00              #define DMAIV_16                        
                                (0x0010)        /* Interrupt Source: DMA
                                channel 7; Interrupt Flag: DMA7IFG; 
   5807    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   5808    001C00              #define DMAIV_16_L                      
                                (0x0010)
   5809    001C00              #define DMAIV__NONE                     
                                (0x0000)        /* No interrupt pending
                                */
   5810    001C00              #define DMAIV__DMA0IFG                  
                                (0x0002)        /* Interrupt Source: DMA
                                channel 0; Interrupt Flag: DMA0IFG; 
   5811    001C00                                                              
                                           Interrupt Priority: Highest
                                */
   5812    001C00              #define DMAIV__DMA0IFG_L                
                                (0x0002)
   5813    001C00              #define DMAIV__DMA1IFG                  
                                (0x0004)        /* Interrupt Source: DMA
                                channel 1; Interrupt Flag: DMA1IFG */
   5814    001C00              #define DMAIV__DMA1IFG_L                
                                (0x0004)
   5815    001C00              #define DMAIV__DMA2IFG                  
                                (0x0006)        /* Interrupt Source: DMA
                                channel 2; Interrupt Flag: DMA2IFG */
   5816    001C00              #define DMAIV__DMA2IFG_L                
                                (0x0006)
   5817    001C00              #define DMAIV__DMA3IFG                  
                                (0x0008)        /* Interrupt Source: DMA
                                channel 3; Interrupt Flag: DMA3IFG */
   5818    001C00              #define DMAIV__DMA3IFG_L                
                                (0x0008)
   5819    001C00              #define DMAIV__DMA4IFG                  
                                (0x000a)        /* Interrupt Source: DMA
                                channel 4; Interrupt Flag: DMA4IFG */
   5820    001C00              #define DMAIV__DMA4IFG_L                
                                (0x000a)
   5821    001C00              #define DMAIV__DMA5IFG                  
                                (0x000c)        /* Interrupt Source: DMA
                                channel 5; Interrupt Flag: DMA5IFG */
   5822    001C00              #define DMAIV__DMA5IFG_L                
                                (0x000c)
   5823    001C00              #define DMAIV__DMA6IFG                  
                                (0x000e)        /* Interrupt Source: DMA
                                channel 6; Interrupt Flag: DMA6IFG */
   5824    001C00              #define DMAIV__DMA6IFG_L                
                                (0x000e)
   5825    001C00              #define DMAIV__DMA7IFG                  
                                (0x0010)        /* Interrupt Source: DMA
                                channel 7; Interrupt Flag: DMA7IFG; 
   5826    001C00                                                              
                                           Interrupt Priority: Lowest
                                */
   5827    001C00              #define DMAIV__DMA7IFG_L                
                                (0x0010)
   5828    001C00              
   5829    001C00              /* DMA0CTL Control Bits */
   5830    001C00              #define DMAREQ                          
                                (0x0001)        /* DMA request */
   5831    001C00              #define DMAREQ_L                        
                                (0x0001)
   5832    001C00              #define DMAREQ_0                        
                                (0x0000)        /* No DMA start */
   5833    001C00              #define DMAREQ_1                        
                                (0x0001)        /* Start DMA */
   5834    001C00              #define DMAREQ_1_L                      
                                (0x0001)
   5835    001C00              #define DMAABORT                        
                                (0x0002)        /* DMA abort */
   5836    001C00              #define DMAABORT_L                      
                                (0x0002)
   5837    001C00              #define DMAABORT_0                      
                                (0x0000)        /* DMA transfer not interrupted
                                */
   5838    001C00              #define DMAABORT_1                      
                                (0x0002)        /* DMA transfer interrupted by
                                NMI */
   5839    001C00              #define DMAABORT_1_L                    
                                (0x0002)
   5840    001C00              #define DMAIE                           
                                (0x0004)        /* DMA interrupt enable
                                */
   5841    001C00              #define DMAIE_L                         
                                (0x0004)
   5842    001C00              #define DMAIE_0                         
                                (0x0000)        /* Disabled */
   5843    001C00              #define DMAIE_1                         
                                (0x0004)        /* Enabled */
   5844    001C00              #define DMAIE_1_L                       
                                (0x0004)
   5845    001C00              #define DMAIE__DISABLE                  
                                (0x0000)        /* Disabled */
   5846    001C00              #define DMAIE__ENABLE                   
                                (0x0004)        /* Enabled */
   5847    001C00              #define DMAIE__ENABLE_L                 
                                (0x0004)
   5848    001C00              #define DMAIFG                          
                                (0x0008)        /* DMA interrupt flag
                                */
   5849    001C00              #define DMAIFG_L                        
                                (0x0008)
   5850    001C00              #define DMAIFG_0                        
                                (0x0000)        /* No interrupt pending
                                */
   5851    001C00              #define DMAIFG_1                        
                                (0x0008)        /* Interrupt pending */
   5852    001C00              #define DMAIFG_1_L                      
                                (0x0008)
   5853    001C00              #define DMAEN                           
                                (0x0010)        /* DMA enable */
   5854    001C00              #define DMAEN_L                         
                                (0x0010)
   5855    001C00              #define DMAEN_0                         
                                (0x0000)        /* Disabled */
   5856    001C00              #define DMAEN_1                         
                                (0x0010)        /* Enabled */
   5857    001C00              #define DMAEN_1_L                       
                                (0x0010)
   5858    001C00              #define DMAEN__DISABLE                  
                                (0x0000)        /* Disabled */
   5859    001C00              #define DMAEN__ENABLE                   
                                (0x0010)        /* Enabled */
   5860    001C00              #define DMAEN__ENABLE_L                 
                                (0x0010)
   5861    001C00              #define DMALEVEL                        
                                (0x0020)        /* DMA level */
   5862    001C00              #define DMALEVEL_L                      
                                (0x0020)
   5863    001C00              #define DMALEVEL_0                      
                                (0x0000)        /* Edge sensitive (rising edge)
                                */
   5864    001C00              #define DMALEVEL_1                      
                                (0x0020)        /* Level sensitive (high level)
                                */
   5865    001C00              #define DMALEVEL_1_L                    
                                (0x0020)
   5866    001C00              #define DMALEVEL__EDGE                  
                                (0x0000)        /* Edge sensitive (rising edge)
                                */
   5867    001C00              #define DMALEVEL__LEVEL                 
                                (0x0020)        /* Level sensitive (high level)
                                */
   5868    001C00              #define DMALEVEL__LEVEL_L               
                                (0x0020)
   5869    001C00              #define DMASRCBYTE                      
                                (0x0040)        /* DMA source byte */
   5870    001C00              #define DMASRCBYTE_L                    
                                (0x0040)
   5871    001C00              #define DMASRCBYTE_0                    
                                (0x0000)        /* Word */
   5872    001C00              #define DMASRCBYTE_1                    
                                (0x0040)        /* Byte */
   5873    001C00              #define DMASRCBYTE_1_L                  
                                (0x0040)
   5874    001C00              #define DMASRCBYTE__WORD                
                                (0x0000)        /* Word */
   5875    001C00              #define DMASRCBYTE__BYTE                
                                (0x0040)        /* Byte */
   5876    001C00              #define DMASRCBYTE__BYTE_L              
                                (0x0040)
   5877    001C00              #define DMADSTBYTE                      
                                (0x0080)        /* DMA destination byte
                                */
   5878    001C00              #define DMADSTBYTE_L                    
                                (0x0080)
   5879    001C00              #define DMADSTBYTE_0                    
                                (0x0000)        /* Word */
   5880    001C00              #define DMADSTBYTE_1                    
                                (0x0080)        /* Byte */
   5881    001C00              #define DMADSTBYTE_1_L                  
                                (0x0080)
   5882    001C00              #define DMADSTBYTE__WORD                
                                (0x0000)        /* Word */
   5883    001C00              #define DMADSTBYTE__BYTE                
                                (0x0080)        /* Byte */
   5884    001C00              #define DMADSTBYTE__BYTE_L              
                                (0x0080)
   5885    001C00              #define DMASRCINCR                      
                                (0x0300)        /* DMA source increment
                                */
   5886    001C00              #define DMASRCINCR_H                    
                                (0x0003)
   5887    001C00              #define DMASRCINCR0                     
                                (0x0100)        /* DMA source increment
                                */
   5888    001C00              #define DMASRCINCR0_H                   
                                (0x0001)
   5889    001C00              #define DMASRCINCR1                     
                                (0x0200)        /* DMA source increment
                                */
   5890    001C00              #define DMASRCINCR1_H                   
                                (0x0002)
   5891    001C00              #define DMASRCINCR_0                    
                                (0x0000)        /* Source address is unchanged
                                */
   5892    001C00              #define DMASRCINCR_1                    
                                (0x0100)        /* Source address is unchanged
                                */
   5893    001C00              #define DMASRCINCR_1_H                  
                                (0x0001)
   5894    001C00              #define DMASRCINCR_2                    
                                (0x0200)        /* Source address is decremente
                               d */
   5895    001C00              #define DMASRCINCR_2_H                  
                                (0x0002)
   5896    001C00              #define DMASRCINCR_3                    
                                (0x0300)        /* Source address is incremente
                               d */
   5897    001C00              #define DMASRCINCR_3_H                  
                                (0x0003)
   5898    001C00              #define DMADSTINCR                      
                                (0x0c00)        /* DMA destination increment
                                */
   5899    001C00              #define DMADSTINCR_H                    
                                (0x000c)
   5900    001C00              #define DMADSTINCR0                     
                                (0x0400)        /* DMA destination increment
                                */
   5901    001C00              #define DMADSTINCR0_H                   
                                (0x0004)
   5902    001C00              #define DMADSTINCR1                     
                                (0x0800)        /* DMA destination increment
                                */
   5903    001C00              #define DMADSTINCR1_H                   
                                (0x0008)
   5904    001C00              #define DMADSTINCR_0                    
                                (0x0000)        /* Destination address is
                                unchanged */
   5905    001C00              #define DMADSTINCR_1                    
                                (0x0400)        /* Destination address is
                                unchanged */
   5906    001C00              #define DMADSTINCR_1_H                  
                                (0x0004)
   5907    001C00              #define DMADSTINCR_2                    
                                (0x0800)        /* Destination address is
                                decremented */
   5908    001C00              #define DMADSTINCR_2_H                  
                                (0x0008)
   5909    001C00              #define DMADSTINCR_3                    
                                (0x0c00)        /* Destination address is
                                incremented */
   5910    001C00              #define DMADSTINCR_3_H                  
                                (0x000c)
   5911    001C00              #define DMADT                           
                                (0x7000)        /* DMA transfer mode */
   5912    001C00              #define DMADT_H                         
                                (0x0070)
   5913    001C00              #define DMADT0                          
                                (0x1000)        /* DMA transfer mode */
   5914    001C00              #define DMADT0_H                        
                                (0x0010)
   5915    001C00              #define DMADT1                          
                                (0x2000)        /* DMA transfer mode */
   5916    001C00              #define DMADT1_H                        
                                (0x0020)
   5917    001C00              #define DMADT2                          
                                (0x4000)        /* DMA transfer mode */
   5918    001C00              #define DMADT2_H                        
                                (0x0040)
   5919    001C00              #define DMADT_0                         
                                (0x0000)        /* Single transfer */
   5920    001C00              #define DMADT_1                         
                                (0x1000)        /* Block transfer */
   5921    001C00              #define DMADT_1_H                       
                                (0x0010)
   5922    001C00              #define DMADT_2                         
                                (0x2000)        /* Burst-block transfer
                                */
   5923    001C00              #define DMADT_2_H                       
                                (0x0020)
   5924    001C00              #define DMADT_3                         
                                (0x3000)        /* Burst-block transfer
                                */
   5925    001C00              #define DMADT_3_H                       
                                (0x0030)
   5926    001C00              #define DMADT_4                         
                                (0x4000)        /* Repeated single transfer
                                */
   5927    001C00              #define DMADT_4_H                       
                                (0x0040)
   5928    001C00              #define DMADT_5                         
                                (0x5000)        /* Repeated block transfer
                                */
   5929    001C00              #define DMADT_5_H                       
                                (0x0050)
   5930    001C00              #define DMADT_6                         
                                (0x6000)        /* Repeated burst-block
                                transfer */
   5931    001C00              #define DMADT_6_H                       
                                (0x0060)
   5932    001C00              #define DMADT_7                         
                                (0x7000)        /* Repeated burst-block
                                transfer */
   5933    001C00              #define DMADT_7_H                       
                                (0x0070)
   5934    001C00              
   5935    001C00              
   5936    001C00              /***********************************************
                               ******************************
   5937    001C00               FRCTL_A Registers
   5938    001C00              ************************************************
                               *****************************/
   5939    001C00              
   5940    001C00              #define __MSP430_HAS_FRCTL_A__                /*
                                Definition to show that module is available
                                */
   5941    001C00              #define __MSP430_BASEADDRESS_FRCTL_A__
                                0x0140
   5942    001C00              #define FRCTL_A_BASE           __MSP430_BASEADDR
                               ESS_FRCTL_A__
   5943    001C00              
   5944    001C00              #define  FRCTL0_                        
                                (0x140u)        /* FRAM Controller A Control
                                Register 0 */
   5945    001C00              DEFCW(   FRCTL0              , FRCTL0_)
   5945.1  001C00              sfrb FRCTL0_L = (0x140u);
   5945.2  001C00              sfrb FRCTL0_H = (0x140u)+1;
   5945.3  001C00              sfrw FRCTL0   = (0x140u);
   5945.4  001C00                    endm
   5946    001C00              #define  GCCTL0_                        
                                (0x144u)        /* General Control Register 0
                                */
   5947    001C00              DEFCW(   GCCTL0              , GCCTL0_)
   5947.1  001C00              sfrb GCCTL0_L = (0x144u);
   5947.2  001C00              sfrb GCCTL0_H = (0x144u)+1;
   5947.3  001C00              sfrw GCCTL0   = (0x144u);
   5947.4  001C00                    endm
   5948    001C00              #define  GCCTL1_                        
                                (0x146u)        /* General Control Register 1
                                */
   5949    001C00              DEFCW(   GCCTL1              , GCCTL1_)
   5949.1  001C00              sfrb GCCTL1_L = (0x146u);
   5949.2  001C00              sfrb GCCTL1_H = (0x146u)+1;
   5949.3  001C00              sfrw GCCTL1   = (0x146u);
   5949.4  001C00                    endm
   5950    001C00              
   5951    001C00              /* FRCTL_A Register Offsets */
   5952    001C00              #define OFS_FRCTL0                      
                                (0x0000u)
   5953    001C00              #define OFS_FRCTL0_L                    
                                OFS_FRCTL0
   5954    001C00              #define OFS_FRCTL0_H                    
                                OFS_FRCTL0+1
   5955    001C00              #define OFS_GCCTL0                      
                                (0x0004u)
   5956    001C00              #define OFS_GCCTL0_L                    
                                OFS_GCCTL0
   5957    001C00              #define OFS_GCCTL0_H                    
                                OFS_GCCTL0+1
   5958    001C00              #define OFS_GCCTL1                      
                                (0x0006u)
   5959    001C00              #define OFS_GCCTL1_L                    
                                OFS_GCCTL1
   5960    001C00              #define OFS_GCCTL1_H                    
                                OFS_GCCTL1+1
   5961    001C00              
   5962    001C00              /* FRCTL_A Control Bits */
   5963    001C00              
   5964    001C00              /* FRCTL0 Control Bits */
   5965    001C00              #define NWAITS                          
                                (0x00f0)        /* Wait state numbers
                                */
   5966    001C00              #define NWAITS_L                        
                                (0x00f0)
   5967    001C00              #define NWAITS0                         
                                (0x0010)        /* Wait state numbers
                                */
   5968    001C00              #define NWAITS0_L                       
                                (0x0010)
   5969    001C00              #define NWAITS1                         
                                (0x0020)        /* Wait state numbers
                                */
   5970    001C00              #define NWAITS1_L                       
                                (0x0020)
   5971    001C00              #define NWAITS2                         
                                (0x0040)        /* Wait state numbers
                                */
   5972    001C00              #define NWAITS2_L                       
                                (0x0040)
   5973    001C00              #define NWAITS3                         
                                (0x0080)        /* Wait state numbers
                                */
   5974    001C00              #define NWAITS3_L                       
                                (0x0080)
   5975    001C00              #define NWAITS_0                        
                                (0x0000)        /* FRAM wait states: 0
                                */
   5976    001C00              #define NWAITS_1                        
                                (0x0010)        /* FRAM wait states: 1
                                */
   5977    001C00              #define NWAITS_1_L                      
                                (0x0010)
   5978    001C00              #define NWAITS_2                        
                                (0x0020)        /* FRAM wait states: 2
                                */
   5979    001C00              #define NWAITS_2_L                      
                                (0x0020)
   5980    001C00              #define NWAITS_3                        
                                (0x0030)        /* FRAM wait states: 3
                                */
   5981    001C00              #define NWAITS_3_L                      
                                (0x0030)
   5982    001C00              #define NWAITS_4                        
                                (0x0040)        /* FRAM wait states: 4
                                */
   5983    001C00              #define NWAITS_4_L                      
                                (0x0040)
   5984    001C00              #define NWAITS_5                        
                                (0x0050)        /* FRAM wait states: 5
                                */
   5985    001C00              #define NWAITS_5_L                      
                                (0x0050)
   5986    001C00              #define NWAITS_6                        
                                (0x0060)        /* FRAM wait states: 6
                                */
   5987    001C00              #define NWAITS_6_L                      
                                (0x0060)
   5988    001C00              #define NWAITS_7                        
                                (0x0070)        /* FRAM wait states: 7
                                */
   5989    001C00              #define NWAITS_7_L                      
                                (0x0070)
   5990    001C00              #define NWAITS_8                        
                                (0x0080)        /* FRAM wait states: 8
                                */
   5991    001C00              #define NWAITS_8_L                      
                                (0x0080)
   5992    001C00              #define NWAITS_9                        
                                (0x0090)        /* FRAM wait states: 9
                                */
   5993    001C00              #define NWAITS_9_L                      
                                (0x0090)
   5994    001C00              #define NWAITS_10                       
                                (0x00a0)        /* FRAM wait states: 10
                                */
   5995    001C00              #define NWAITS_10_L                     
                                (0x00a0)
   5996    001C00              #define NWAITS_11                       
                                (0x00b0)        /* FRAM wait states: 11
                                */
   5997    001C00              #define NWAITS_11_L                     
                                (0x00b0)
   5998    001C00              #define NWAITS_12                       
                                (0x00c0)        /* FRAM wait states: 12
                                */
   5999    001C00              #define NWAITS_12_L                     
                                (0x00c0)
   6000    001C00              #define NWAITS_13                       
                                (0x00d0)        /* FRAM wait states: 13
                                */
   6001    001C00              #define NWAITS_13_L                     
                                (0x00d0)
   6002    001C00              #define NWAITS_14                       
                                (0x00e0)        /* FRAM wait states: 14
                                */
   6003    001C00              #define NWAITS_14_L                     
                                (0x00e0)
   6004    001C00              #define NWAITS_15                       
                                (0x00f0)        /* FRAM wait states: 15
                                */
   6005    001C00              #define NWAITS_15_L                     
                                (0x00f0)
   6006    001C00              #define FRCTLPW                         
                                (0xa500)        /* FRCTLPW password */
   6007    001C00              #define FRCTLPW_H                       
                                (0x00a5)
   6008    001C00              #define FRCTLPW0                        
                                (0x0100)        /* FRCTLPW password */
   6009    001C00              #define FRCTLPW0_H                      
                                (0x0001)
   6010    001C00              #define FRCTLPW1                        
                                (0x0200)        /* FRCTLPW password */
   6011    001C00              #define FRCTLPW1_H                      
                                (0x0002)
   6012    001C00              #define FRCTLPW2                        
                                (0x0400)        /* FRCTLPW password */
   6013    001C00              #define FRCTLPW2_H                      
                                (0x0004)
   6014    001C00              #define FRCTLPW3                        
                                (0x0800)        /* FRCTLPW password */
   6015    001C00              #define FRCTLPW3_H                      
                                (0x0008)
   6016    001C00              #define FRCTLPW4                        
                                (0x1000)        /* FRCTLPW password */
   6017    001C00              #define FRCTLPW4_H                      
                                (0x0010)
   6018    001C00              #define FRCTLPW5                        
                                (0x2000)        /* FRCTLPW password */
   6019    001C00              #define FRCTLPW5_H                      
                                (0x0020)
   6020    001C00              #define FRCTLPW6                        
                                (0x4000)        /* FRCTLPW password */
   6021    001C00              #define FRCTLPW6_H                      
                                (0x0040)
   6022    001C00              #define FRCTLPW7                        
                                (0x8000)        /* FRCTLPW password */
   6023    001C00              #define FRCTLPW7_H                      
                                (0x0080)
   6024    001C00              #define FRPW                            
                                (0x9600)        /* Read value while locked
                                */
   6025    001C00              #define FRPW_H                          
                                (0x0096)
   6026    001C00              #define FWPW                            
                                (0xa500)        /* Must be written as A5h or a
                                PUC is generated on word write. 
   6027    001C00                                                              
                                           After a correct password is written
                                and register access is 
   6028    001C00                                                              
                                           enabled, a wrong password write in
                                byte mode disables the 
   6029    001C00                                                              
                                           access and no PUC is generated.
                                */
   6030    001C00              #define FWPW_H                          
                                (0x00a5)
   6031    001C00              #define AUTO                            
                                (0x0008)        /* Enable automatic Wait State
                                Mode */
   6032    001C00              #define AUTO_L                          
                                (0x0008)
   6033    001C00              #define AUTO_0                          
                                (0x0000)        /* User Wait State Mode. The
                                NWAITS[3:0] is used for the FRAM 
   6034    001C00                                                              
                                           wait state. */
   6035    001C00              #define AUTO_1                          
                                (0x0008)        /* Auto mode. The NWAITS[3:0]
                                is ignored. Wait states are 
   6036    001C00                                                              
                                           generated automatically by the
                                internal FRAM controller state 
   6037    001C00                                                              
                                           machine. */
   6038    001C00              #define AUTO_1_L                        
                                (0x0008)
   6039    001C00              #define WPROT                           
                                (0x0001)        /* Write Protection Enable
                                */
   6040    001C00              #define WPROT_L                         
                                (0x0001)
   6041    001C00              #define WPROT_0                         
                                (0x0000)        /* Disable Write Protection.
                                Write to FRAM memory is allowed. */
   6042    001C00              #define WPROT_1                         
                                (0x0001)        /* Enable Write Protection.
                                Write to FRAM memory is not allowed. 
   6043    001C00                                                              
                                           In case a write access is attempted,
                                the WPIFG (Write 
   6044    001C00                                                              
                                           Protection Flag) bit will be set.
                                */
   6045    001C00              #define WPROT_1_L                       
                                (0x0001)
   6046    001C00              
   6047    001C00              /* GCCTL0 Control Bits */
   6048    001C00              #define UBDRSTEN                        
                                (0x0080)        /* Enable Power Up Clear (PUC)
                                reset for the uncorrectable bit 
   6049    001C00                                                              
                                           error detection flag (UBDIFG)
                                */
   6050    001C00              #define UBDRSTEN_L                      
                                (0x0080)
   6051    001C00              #define UBDRSTEN_0                      
                                (0x0000)        /* PUC not initiated on
                                uncorrectable bit error detection flag.
                                */
   6052    001C00              #define UBDRSTEN_1                      
                                (0x0080)        /* PUC initiated on uncorrectab
                               le bit error detection flag. 
   6053    001C00                                                              
                                           Generates vector in SYSRSTIV. Clear
                                the UBDIE bit. */
   6054    001C00              #define UBDRSTEN_1_L                    
                                (0x0080)
   6055    001C00              #define UBDIE                           
                                (0x0040)        /* Enable NMI event for the
                                uncorrectable bit error detection 
   6056    001C00                                                              
                                           flag (UBDIFG) */
   6057    001C00              #define UBDIE_L                         
                                (0x0040)
   6058    001C00              #define UBDIE_0                         
                                (0x0000)        /* Disable NMI for the
                                uncorrectable bit error detection flag
                                
   6059    001C00                                                              
                                           (UBDIFG). */
   6060    001C00              #define UBDIE_1                         
                                (0x0040)        /* Enable NMI for the
                                uncorrectable bit error detection flag
                                
   6061    001C00                                                              
                                           (UBDIFG). Generates vector in
                                SYSSNIV. Clear the UBDRSTEN bit. */
   6062    001C00              #define UBDIE_1_L                       
                                (0x0040)
   6063    001C00              #define CBDIE                           
                                (0x0020)        /* Enable NMI event for the
                                correctable bit error detection flag 
   6064    001C00                                                              
                                           (CBDIFG) */
   6065    001C00              #define CBDIE_L                         
                                (0x0020)
   6066    001C00              #define CBDIE_0                         
                                (0x0000)        /* Disable NMI for the
                                correctable bit error detection flag 
   6067    001C00                                                              
                                           (CBDIFG). */
   6068    001C00              #define CBDIE_1                         
                                (0x0020)        /* Disable NMI for the
                                correctable bit error detection flag 
   6069    001C00                                                              
                                           (CBDIFG). Generates vector in
                                SYSSNIV. */
   6070    001C00              #define CBDIE_1_L                       
                                (0x0020)
   6071    001C00              #define WPIE                            
                                (0x0010)        /* Enable NMI event for the
                                Write Protection Detection flag 
   6072    001C00                                                              
                                           (WPIFG) */
   6073    001C00              #define WPIE_L                          
                                (0x0010)
   6074    001C00              #define WPIE_0                          
                                (0x0000)        /* Disable NMI for the Write
                                Protection Detection flag (WPIFG). */
   6075    001C00              #define WPIE_1                          
                                (0x0010)        /* Enable NMI for the Write
                                Protection Detection flag (WPIFG). 
   6076    001C00                                                              
                                           Generates vector in SYSSNIV.
                                */
   6077    001C00              #define WPIE_1_L                        
                                (0x0010)
   6078    001C00              #define ACCTEIE                         
                                (0x0008)        /* Enable NMI event for the
                                Access time error flag (ACCTEIFG) */
   6079    001C00              #define ACCTEIE_L                       
                                (0x0008)
   6080    001C00              #define ACCTEIE_0                       
                                (0x0000)        /* Disable NMI for the Access
                                time error flag (ACCTEIFG). */
   6081    001C00              #define ACCTEIE_1                       
                                (0x0008)        /* Enable NMI for the Access
                                time error flag (ACCTEIFG). 
   6082    001C00                                                              
                                           Generates vector in SYSSNIV.
                                */
   6083    001C00              #define ACCTEIE_1_L                     
                                (0x0008)
   6084    001C00              #define FRPWR                           
                                (0x0004)        /* FRAM Memory Power Control
                                Request */
   6085    001C00              #define FRPWR_L                         
                                (0x0004)
   6086    001C00              #define FRPWR_0                         
                                (0x0000)        /* Enable INACTIVE mode.
                                */
   6087    001C00              #define FRPWR_1                         
                                (0x0004)        /* Enable ACTIVE mode.
                                */
   6088    001C00              #define FRPWR_1_L                       
                                (0x0004)
   6089    001C00              
   6090    001C00              /* GCCTL1 Control Bits */
   6091    001C00              #define WPIFG                           
                                (0x0010)        /* Write Protection Detection
                                flag */
   6092    001C00              #define WPIFG_L                         
                                (0x0010)
   6093    001C00              #define WPIFG_0                         
                                (0x0000)        /* No interrupt pending.
                                */
   6094    001C00              #define WPIFG_1                         
                                (0x0010)        /* Interrupt pending. Can be
                                cleared by writing '0' or by reading
   6095    001C00                                                              
                                           SYSSNIV when it is the highest
                                pending interrupt. */
   6096    001C00              #define WPIFG_1_L                       
                                (0x0010)
   6097    001C00              #define ACCTEIFG                        
                                (0x0008)        /* Access time error flag
                                */
   6098    001C00              #define ACCTEIFG_L                      
                                (0x0008)
   6099    001C00              #define ACCTEIFG_0                      
                                (0x0000)        /* No interrupt pending.
                                */
   6100    001C00              #define ACCTEIFG_1                      
                                (0x0008)        /* Interrupt pending. Can be
                                cleared by writing '0' or by reading
   6101    001C00                                                              
                                           SYSSNIV when it is the highest
                                pending interrupt. */
   6102    001C00              #define ACCTEIFG_1_L                    
                                (0x0008)
   6103    001C00              #define UBDIFG                          
                                (0x0004)        /* FRAM uncorrectable bit error
                                detection flag */
   6104    001C00              #define UBDIFG_L                        
                                (0x0004)
   6105    001C00              #define UBDIFG_0                        
                                (0x0000)        /* No interrupt pending.
                                */
   6106    001C00              #define UBDIFG_1                        
                                (0x0004)        /* Interrupt pending. Can be
                                cleared by writing '0' or by reading
   6107    001C00                                                              
                                           SYSSNIV when it is the highest
                                pending interrupt. */
   6108    001C00              #define UBDIFG_1_L                      
                                (0x0004)
   6109    001C00              #define CBDIFG                          
                                (0x0002)        /* FRAM correctable bit error
                                detection flag */
   6110    001C00              #define CBDIFG_L                        
                                (0x0002)
   6111    001C00              #define CBDIFG_0                        
                                (0x0000)        /* No interrupt is pending
                                */
   6112    001C00              #define CBDIFG_1                        
                                (0x0002)        /* Interrupt pending. Can be
                                cleared by writing '0' or by reading
   6113    001C00                                                              
                                           SYSSNIV if it is the highest pending
                                interrupt. */
   6114    001C00              #define CBDIFG_1_L                      
                                (0x0002)
   6115    001C00              
   6116    001C00              
   6117    001C00              /***********************************************
                               ******************************
   6118    001C00               LEA Registers
   6119    001C00              ************************************************
                               *****************************/
   6120    001C00              
   6121    001C00              #define __MSP430_HAS_LEA__                    /*
                                Definition to show that module is available
                                */
   6122    001C00              #define __MSP430_BASEADDRESS_LEA__ 0x0A80
   6123    001C00              #define LEA_BASE               __MSP430_BASEADDR
                               ESS_LEA__
   6124    001C00              
   6125    001C00              #define  LEACAP_                        
                                (0xA80u)        /* LEA Capability Register
                                */
   6126    001C00              DEFWL(   LEACAP              , LEACAP_)
   6126.1  001C00              sfrw LEACAP_W0 = (0xA80u);
   6126.2  001C00              sfrw LEACAP_W1 = (0xA80u)+2;
   6126.3  001C00              sfrw LEACAPL  = (0xA80u);
   6126.4  001C00              sfrw LEACAPH  = (0xA80u)+2;
   6126.5  001C00              sfrl LEACAP   = (0xA80u);
   6126.6  001C00                    endm
   6127    001C00              #define  LEACNF0_                       
                                (0xA84u)        /* Configuration Register 0
                                */
   6128    001C00              DEFWL(   LEACNF0             , LEACNF0_)
   6128.1  001C00              sfrw LEACNF0_W0 = (0xA84u);
   6128.2  001C00              sfrw LEACNF0_W1 = (0xA84u)+2;
   6128.3  001C00              sfrw LEACNF0L  = (0xA84u);
   6128.4  001C00              sfrw LEACNF0H  = (0xA84u)+2;
   6128.5  001C00              sfrl LEACNF0   = (0xA84u);
   6128.6  001C00                    endm
   6129    001C00              #define  LEACNF1_                       
                                (0xA88u)        /* Configuration Register 1
                                */
   6130    001C00              DEFWL(   LEACNF1             , LEACNF1_)
   6130.1  001C00              sfrw LEACNF1_W0 = (0xA88u);
   6130.2  001C00              sfrw LEACNF1_W1 = (0xA88u)+2;
   6130.3  001C00              sfrw LEACNF1L  = (0xA88u);
   6130.4  001C00              sfrw LEACNF1H  = (0xA88u)+2;
   6130.5  001C00              sfrl LEACNF1   = (0xA88u);
   6130.6  001C00                    endm
   6131    001C00              #define  LEACNF2_                       
                                (0xA8Cu)        /* Configuration Register 2
                                */
   6132    001C00              DEFWL(   LEACNF2             , LEACNF2_)
   6132.1  001C00              sfrw LEACNF2_W0 = (0xA8Cu);
   6132.2  001C00              sfrw LEACNF2_W1 = (0xA8Cu)+2;
   6132.3  001C00              sfrw LEACNF2L  = (0xA8Cu);
   6132.4  001C00              sfrw LEACNF2H  = (0xA8Cu)+2;
   6132.5  001C00              sfrl LEACNF2   = (0xA8Cu);
   6132.6  001C00                    endm
   6133    001C00              #define  LEAMB_                         
                                (0xA90u)        /* Memory Bottom Register
                                */
   6134    001C00              DEFWL(   LEAMB               , LEAMB_)
   6134.1  001C00              sfrw LEAMB_W0 = (0xA90u);
   6134.2  001C00              sfrw LEAMB_W1 = (0xA90u)+2;
   6134.3  001C00              sfrw LEAMBL  = (0xA90u);
   6134.4  001C00              sfrw LEAMBH  = (0xA90u)+2;
   6134.5  001C00              sfrl LEAMB   = (0xA90u);
   6134.6  001C00                    endm
   6135    001C00              #define  LEAMT_                         
                                (0xA94u)        /* Memory Top Register
                                */
   6136    001C00              DEFWL(   LEAMT               , LEAMT_)
   6136.1  001C00              sfrw LEAMT_W0 = (0xA94u);
   6136.2  001C00              sfrw LEAMT_W1 = (0xA94u)+2;
   6136.3  001C00              sfrw LEAMTL  = (0xA94u);
   6136.4  001C00              sfrw LEAMTH  = (0xA94u)+2;
   6136.5  001C00              sfrl LEAMT   = (0xA94u);
   6136.6  001C00                    endm
   6137    001C00              #define  LEACMA_                        
                                (0xA98u)        /* Code Memory Access Register
                                */
   6138    001C00              DEFWL(   LEACMA              , LEACMA_)
   6138.1  001C00              sfrw LEACMA_W0 = (0xA98u);
   6138.2  001C00              sfrw LEACMA_W1 = (0xA98u)+2;
   6138.3  001C00              sfrw LEACMAL  = (0xA98u);
   6138.4  001C00              sfrw LEACMAH  = (0xA98u)+2;
   6138.5  001C00              sfrl LEACMA   = (0xA98u);
   6138.6  001C00                    endm
   6139    001C00              #define  LEACMCTL_                      
                                (0xA9Cu)        /* Code Memory Control Register
                                */
   6140    001C00              DEFWL(   LEACMCTL            , LEACMCTL_)
   6140.1  001C00              sfrw LEACMCTL_W0 = (0xA9Cu);
   6140.2  001C00              sfrw LEACMCTL_W1 = (0xA9Cu)+2;
   6140.3  001C00              sfrw LEACMCTLL  = (0xA9Cu);
   6140.4  001C00              sfrw LEACMCTLH  = (0xA9Cu)+2;
   6140.5  001C00              sfrl LEACMCTL   = (0xA9Cu);
   6140.6  001C00                    endm
   6141    001C00              #define  LEACMDSTAT_                    
                                (0xAA8u)        /* LEA Command Status Register
                                */
   6142    001C00              DEFWL(   LEACMDSTAT          , LEACMDSTAT_)
   6142.1  001C00              sfrw LEACMDSTAT_W0 = (0xAA8u);
   6142.2  001C00              sfrw LEACMDSTAT_W1 = (0xAA8u)+2;
   6142.3  001C00              sfrw LEACMDSTATL  = (0xAA8u);
   6142.4  001C00              sfrw LEACMDSTATH  = (0xAA8u)+2;
   6142.5  001C00              sfrl LEACMDSTAT   = (0xAA8u);
   6142.6  001C00                    endm
   6143    001C00              #define  LEAS1STAT_                     
                                (0xAACu)        /* LEA Source 1 Status Register
                                */
   6144    001C00              DEFWL(   LEAS1STAT           , LEAS1STAT_)
   6144.1  001C00              sfrw LEAS1STAT_W0 = (0xAACu);
   6144.2  001C00              sfrw LEAS1STAT_W1 = (0xAACu)+2;
   6144.3  001C00              sfrw LEAS1STATL  = (0xAACu);
   6144.4  001C00              sfrw LEAS1STATH  = (0xAACu)+2;
   6144.5  001C00              sfrl LEAS1STAT   = (0xAACu);
   6144.6  001C00                    endm
   6145    001C00              #define  LEAS0STAT_                     
                                (0xAB0u)        /* LEA Source 0 Status Register
                                */
   6146    001C00              DEFWL(   LEAS0STAT           , LEAS0STAT_)
   6146.1  001C00              sfrw LEAS0STAT_W0 = (0xAB0u);
   6146.2  001C00              sfrw LEAS0STAT_W1 = (0xAB0u)+2;
   6146.3  001C00              sfrw LEAS0STATL  = (0xAB0u);
   6146.4  001C00              sfrw LEAS0STATH  = (0xAB0u)+2;
   6146.5  001C00              sfrl LEAS0STAT   = (0xAB0u);
   6146.6  001C00                    endm
   6147    001C00              #define  LEADSTSTAT_                    
                                (0xAB4u)        /* LEA Result Status Register
                                */
   6148    001C00              DEFWL(   LEADSTSTAT          , LEADSTSTAT_)
   6148.1  001C00              sfrw LEADSTSTAT_W0 = (0xAB4u);
   6148.2  001C00              sfrw LEADSTSTAT_W1 = (0xAB4u)+2;
   6148.3  001C00              sfrw LEADSTSTATL  = (0xAB4u);
   6148.4  001C00              sfrw LEADSTSTATH  = (0xAB4u)+2;
   6148.5  001C00              sfrl LEADSTSTAT   = (0xAB4u);
   6148.6  001C00                    endm
   6149    001C00              #define  LEAPMCTL_                      
                                (0xAC0u)        /* PM Control Register
                                */
   6150    001C00              DEFWL(   LEAPMCTL            , LEAPMCTL_)
   6150.1  001C00              sfrw LEAPMCTL_W0 = (0xAC0u);
   6150.2  001C00              sfrw LEAPMCTL_W1 = (0xAC0u)+2;
   6150.3  001C00              sfrw LEAPMCTLL  = (0xAC0u);
   6150.4  001C00              sfrw LEAPMCTLH  = (0xAC0u)+2;
   6150.5  001C00              sfrl LEAPMCTL   = (0xAC0u);
   6150.6  001C00                    endm
   6151    001C00              #define  LEAPMDST_                      
                                (0xAC4u)        /* PM Result Register
                                */
   6152    001C00              DEFWL(   LEAPMDST            , LEAPMDST_)
   6152.1  001C00              sfrw LEAPMDST_W0 = (0xAC4u);
   6152.2  001C00              sfrw LEAPMDST_W1 = (0xAC4u)+2;
   6152.3  001C00              sfrw LEAPMDSTL  = (0xAC4u);
   6152.4  001C00              sfrw LEAPMDSTH  = (0xAC4u)+2;
   6152.5  001C00              sfrl LEAPMDST   = (0xAC4u);
   6152.6  001C00                    endm
   6153    001C00              #define  LEAPMS1_                       
                                (0xAC8u)        /* PM Source 1 Register
                                */
   6154    001C00              DEFWL(   LEAPMS1             , LEAPMS1_)
   6154.1  001C00              sfrw LEAPMS1_W0 = (0xAC8u);
   6154.2  001C00              sfrw LEAPMS1_W1 = (0xAC8u)+2;
   6154.3  001C00              sfrw LEAPMS1L  = (0xAC8u);
   6154.4  001C00              sfrw LEAPMS1H  = (0xAC8u)+2;
   6154.5  001C00              sfrl LEAPMS1   = (0xAC8u);
   6154.6  001C00                    endm
   6155    001C00              #define  LEAPMS0_                       
                                (0xACCu)        /* PM Source 0 Register
                                */
   6156    001C00              DEFWL(   LEAPMS0             , LEAPMS0_)
   6156.1  001C00              sfrw LEAPMS0_W0 = (0xACCu);
   6156.2  001C00              sfrw LEAPMS0_W1 = (0xACCu)+2;
   6156.3  001C00              sfrw LEAPMS0L  = (0xACCu);
   6156.4  001C00              sfrw LEAPMS0H  = (0xACCu)+2;
   6156.5  001C00              sfrl LEAPMS0   = (0xACCu);
   6156.6  001C00                    endm
   6157    001C00              #define  LEAPMCB_                       
                                (0xAD0u)        /* PM Command Buffer Register
                                */
   6158    001C00              DEFWL(   LEAPMCB             , LEAPMCB_)
   6158.1  001C00              sfrw LEAPMCB_W0 = (0xAD0u);
   6158.2  001C00              sfrw LEAPMCB_W1 = (0xAD0u)+2;
   6158.3  001C00              sfrw LEAPMCBL  = (0xAD0u);
   6158.4  001C00              sfrw LEAPMCBH  = (0xAD0u)+2;
   6158.5  001C00              sfrl LEAPMCB   = (0xAD0u);
   6158.6  001C00                    endm
   6159    001C00              #define  LEAIFGSET_                     
                                (0xAF0u)        /* Interrupt Flag and Set
                                Register */
   6160    001C00              DEFWL(   LEAIFGSET           , LEAIFGSET_)
   6160.1  001C00              sfrw LEAIFGSET_W0 = (0xAF0u);
   6160.2  001C00              sfrw LEAIFGSET_W1 = (0xAF0u)+2;
   6160.3  001C00              sfrw LEAIFGSETL  = (0xAF0u);
   6160.4  001C00              sfrw LEAIFGSETH  = (0xAF0u)+2;
   6160.5  001C00              sfrl LEAIFGSET   = (0xAF0u);
   6160.6  001C00                    endm
   6161    001C00              #define  LEAIE_                         
                                (0xAF4u)        /* Interrupt Enable Register
                                */
   6162    001C00              DEFWL(   LEAIE               , LEAIE_)
   6162.1  001C00              sfrw LEAIE_W0 = (0xAF4u);
   6162.2  001C00              sfrw LEAIE_W1 = (0xAF4u)+2;
   6162.3  001C00              sfrw LEAIEL  = (0xAF4u);
   6162.4  001C00              sfrw LEAIEH  = (0xAF4u)+2;
   6162.5  001C00              sfrl LEAIE   = (0xAF4u);
   6162.6  001C00                    endm
   6163    001C00              #define  LEAIFG_                        
                                (0xAF8u)        /* Interrupt Flag and Clear
                                Register */
   6164    001C00              DEFWL(   LEAIFG              , LEAIFG_)
   6164.1  001C00              sfrw LEAIFG_W0 = (0xAF8u);
   6164.2  001C00              sfrw LEAIFG_W1 = (0xAF8u)+2;
   6164.3  001C00              sfrw LEAIFGL  = (0xAF8u);
   6164.4  001C00              sfrw LEAIFGH  = (0xAF8u)+2;
   6164.5  001C00              sfrl LEAIFG   = (0xAF8u);
   6164.6  001C00                    endm
   6165    001C00              #define  LEAIV_                         
                                (0xAFCu)        /* Interrupt Vector Register
                                */
   6166    001C00              DEFWL(   LEAIV               , LEAIV_)
   6166.1  001C00              sfrw LEAIV_W0 = (0xAFCu);
   6166.2  001C00              sfrw LEAIV_W1 = (0xAFCu)+2;
   6166.3  001C00              sfrw LEAIVL  = (0xAFCu);
   6166.4  001C00              sfrw LEAIVH  = (0xAFCu)+2;
   6166.5  001C00              sfrl LEAIV   = (0xAFCu);
   6166.6  001C00                    endm
   6167    001C00              
   6168    001C00              /* LEA Register Offsets */
   6169    001C00              #define OFS_LEACAP                      
                                (0x0000u)
   6170    001C00              #define OFS_LEACAP_L                    
                                OFS_LEACAP
   6171    001C00              #define OFS_LEACAP_H                    
                                OFS_LEACAP+2
   6172    001C00              #define OFS_LEACNF0                     
                                (0x0004u)
   6173    001C00              #define OFS_LEACNF0_L                   
                                OFS_LEACNF0
   6174    001C00              #define OFS_LEACNF0_H                   
                                OFS_LEACNF0+2
   6175    001C00              #define OFS_LEACNF1                     
                                (0x0008u)
   6176    001C00              #define OFS_LEACNF1_L                   
                                OFS_LEACNF1
   6177    001C00              #define OFS_LEACNF1_H                   
                                OFS_LEACNF1+2
   6178    001C00              #define OFS_LEACNF2                     
                                (0x000Cu)
   6179    001C00              #define OFS_LEACNF2_L                   
                                OFS_LEACNF2
   6180    001C00              #define OFS_LEACNF2_H                   
                                OFS_LEACNF2+2
   6181    001C00              #define OFS_LEAMB                       
                                (0x0010u)
   6182    001C00              #define OFS_LEAMB_L                     
                                OFS_LEAMB
   6183    001C00              #define OFS_LEAMB_H                     
                                OFS_LEAMB+2
   6184    001C00              #define OFS_LEAMT                       
                                (0x0014u)
   6185    001C00              #define OFS_LEAMT_L                     
                                OFS_LEAMT
   6186    001C00              #define OFS_LEAMT_H                     
                                OFS_LEAMT+2
   6187    001C00              #define OFS_LEACMA                      
                                (0x0018u)
   6188    001C00              #define OFS_LEACMA_L                    
                                OFS_LEACMA
   6189    001C00              #define OFS_LEACMA_H                    
                                OFS_LEACMA+2
   6190    001C00              #define OFS_LEACMCTL                    
                                (0x001Cu)
   6191    001C00              #define OFS_LEACMCTL_L                  
                                OFS_LEACMCTL
   6192    001C00              #define OFS_LEACMCTL_H                  
                                OFS_LEACMCTL+2
   6193    001C00              #define OFS_LEACMDSTAT                  
                                (0x0028u)
   6194    001C00              #define OFS_LEACMDSTAT_L                
                                OFS_LEACMDSTAT
   6195    001C00              #define OFS_LEACMDSTAT_H                
                                OFS_LEACMDSTAT+2
   6196    001C00              #define OFS_LEAS1STAT                   
                                (0x002Cu)
   6197    001C00              #define OFS_LEAS1STAT_L                 
                                OFS_LEAS1STAT
   6198    001C00              #define OFS_LEAS1STAT_H                 
                                OFS_LEAS1STAT+2
   6199    001C00              #define OFS_LEAS0STAT                   
                                (0x0030u)
   6200    001C00              #define OFS_LEAS0STAT_L                 
                                OFS_LEAS0STAT
   6201    001C00              #define OFS_LEAS0STAT_H                 
                                OFS_LEAS0STAT+2
   6202    001C00              #define OFS_LEADSTSTAT                  
                                (0x0034u)
   6203    001C00              #define OFS_LEADSTSTAT_L                
                                OFS_LEADSTSTAT
   6204    001C00              #define OFS_LEADSTSTAT_H                
                                OFS_LEADSTSTAT+2
   6205    001C00              #define OFS_LEAPMCTL                    
                                (0x0040u)
   6206    001C00              #define OFS_LEAPMCTL_L                  
                                OFS_LEAPMCTL
   6207    001C00              #define OFS_LEAPMCTL_H                  
                                OFS_LEAPMCTL+2
   6208    001C00              #define OFS_LEAPMDST                    
                                (0x0044u)
   6209    001C00              #define OFS_LEAPMDST_L                  
                                OFS_LEAPMDST
   6210    001C00              #define OFS_LEAPMDST_H                  
                                OFS_LEAPMDST+2
   6211    001C00              #define OFS_LEAPMS1                     
                                (0x0048u)
   6212    001C00              #define OFS_LEAPMS1_L                   
                                OFS_LEAPMS1
   6213    001C00              #define OFS_LEAPMS1_H                   
                                OFS_LEAPMS1+2
   6214    001C00              #define OFS_LEAPMS0                     
                                (0x004Cu)
   6215    001C00              #define OFS_LEAPMS0_L                   
                                OFS_LEAPMS0
   6216    001C00              #define OFS_LEAPMS0_H                   
                                OFS_LEAPMS0+2
   6217    001C00              #define OFS_LEAPMCB                     
                                (0x0050u)
   6218    001C00              #define OFS_LEAPMCB_L                   
                                OFS_LEAPMCB
   6219    001C00              #define OFS_LEAPMCB_H                   
                                OFS_LEAPMCB+2
   6220    001C00              #define OFS_LEAIFGSET                   
                                (0x0070u)
   6221    001C00              #define OFS_LEAIFGSET_L                 
                                OFS_LEAIFGSET
   6222    001C00              #define OFS_LEAIFGSET_H                 
                                OFS_LEAIFGSET+2
   6223    001C00              #define OFS_LEAIE                       
                                (0x0074u)
   6224    001C00              #define OFS_LEAIE_L                     
                                OFS_LEAIE
   6225    001C00              #define OFS_LEAIE_H                     
                                OFS_LEAIE+2
   6226    001C00              #define OFS_LEAIFG                      
                                (0x0078u)
   6227    001C00              #define OFS_LEAIFG_L                    
                                OFS_LEAIFG
   6228    001C00              #define OFS_LEAIFG_H                    
                                OFS_LEAIFG+2
   6229    001C00              #define OFS_LEAIV                       
                                (0x007Cu)
   6230    001C00              #define OFS_LEAIV_L                     
                                OFS_LEAIV
   6231    001C00              #define OFS_LEAIV_H                     
                                OFS_LEAIV+2
   6232    001C00              
   6233    001C00              /* LEA Control Bits */
   6234    001C00              
   6235    001C00              /* LEACAP Control Bits */
   6236    001C00              #define LEAMSIZ                         
                                (0x0000000f)    /* */
   6237    001C00              #define LEAMSIZ0                        
                                (0x00000001)    /* */
   6238    001C00              #define LEAMSIZ1                        
                                (0x00000002)    /* */
   6239    001C00              #define LEAMSIZ2                        
                                (0x00000004)    /* */
   6240    001C00              #define LEAMSIZ3                        
                                (0x00000008)    /* */
   6241    001C00              #define LEAMSIZ_0                       
                                (0x00000000)    /* no code RAM */
   6242    001C00              #define LEAMSIZ_1                       
                                (0x00000001)    /* 1KB Code RAM */
   6243    001C00              
   6244    001C00              /* LEACNF0 Control Bits */
   6245    001C00              #define LEASWRST                        
                                (0x00000001)    /* */
   6246    001C00              #define LEAFTHOLD                       
                                (0x00000002)    /* */
   6247    001C00              #define LEAFTHOLD_0                     
                                (0x00000000)    /* LEA transfers continue on
                                faults/NMIs */
   6248    001C00              #define LEAFTHOLD_1                     
                                (0x00000002)    /* LEA transfers enter HOLD on
                                faults/NMIs */
   6249    001C00              #define LEALPR                          
                                (0x00000100)    /* */
   6250    001C00              #define LEALPR_0                        
                                (0x00000000)    /* LEA command execution stops
                                in deep low power modes */
   6251    001C00              #define LEALPR_1                        
                                (0x00000100)    /* LEA command execution
                                continues in deep low power modes */
   6252    001C00              #define LEAILPM                         
                                (0x00000400)    /* */
   6253    001C00              #define LEAILPM_0                       
                                (0x00000000)    /* Interrupt of LEA is
                                suppressed in LPM mode until AM is entered
   6254    001C00                                                              
                                           then the LEA interrupt is triggered
                                as well */
   6255    001C00              #define LEAILPM_1                       
                                (0x00000400)    /* Interrupt of LEA is always
                                triggered on completion of an LEA 
   6256    001C00                                                              
                                           command */
   6257    001C00              #define LEAILB                          
                                (0x00000800)    /* */
   6258    001C00              #define LEATIMFLTE                      
                                (0x00002000)    /* */
   6259    001C00              #define LEATIMFLT_0                     
                                (0x00000000)    /* LEA module timer timeout
                                will not cause a fault indication */
   6260    001C00              #define LEATIMFLTE_1                    
                                (0x00002000)    /* LEA module timer timeout
                                will cause a fault indication. LEA 
   6261    001C00                                                              
                                           stops operation and enters
                                "Ready-state". */
   6262    001C00              #define LEACFLT                         
                                (0x00004000)    /* */
   6263    001C00              #define LEACFLT_0                       
                                (0x00000000)    /* LEAHPCFLT is disabled
                                */
   6264    001C00              #define LEACFLT_1                       
                                (0x00004000)    /* LEAHPCFLT is enabled
                                */
   6265    001C00              #define LEAMEMFLTE                      
                                (0x00008000)    /* */
   6266    001C00              #define LEAMEMFLTE_0                    
                                (0x00000000)    /* LEA memory faults are
                                disabled */
   6267    001C00              #define LEAMEMFLTE_1                    
                                (0x00008000)    /* LEA memory faults are
                                enabled */
   6268    001C00              #define LEADONES                        
                                (0x00010000)    /* */
   6269    001C00              #define LEAFREES                        
                                (0x00020000)    /* */
   6270    001C00              #define LEATIMFLTS                      
                                (0x00200000)    /* */
   6271    001C00              #define LEACFLTS                        
                                (0x00400000)    /* */
   6272    001C00              #define LEACFLTS_0                      
                                (0x00000000)    /* No command fault occurred
                                since this bit was cleared */
   6273    001C00              #define LEACFLTS_1                      
                                (0x00400000)    /* At least one command fault
                                occurred since this bit was cleared */
   6274    001C00              #define LEAMEMFLTS                      
                                (0x00800000)    /* */
   6275    001C00              #define LEAMEMFLTS_0                    
                                (0x00000000)    /* No memory fault occurred
                                since this bit was cleared */
   6276    001C00              #define LEAMEMFLTS_1                    
                                (0x00800000)    /* At least one memory fault
                                since this bit was cleared */
   6277    001C00              #define LEATRST                         
                                (0x01000000)    /* */
   6278    001C00              #define LEATEN                          
                                (0x02000000)    /* */
   6279    001C00              #define LEATISEL0                       
                                (0x10000000)    /* LEATISEL Bit 0 */
   6280    001C00              #define LEATISEL1                       
                                (0x20000000)    /* LEATISEL Bit 1 */
   6281    001C00              #define LEATISEL2                       
                                (0x40000000)    /* LEATISEL Bit 2 */
   6282    001C00              #define LEATISEL3                       
                                (0x80000000)    /* LEATISEL Bit 3 */
   6283    001C00              #define LEATISEL                        
                                (0xf0000000)    /* */
   6284    001C00              #define LEATISEL_0                      
                                (0x00000000)    /* Timeout period: 128 x
                                t#sub#CLK#/sub# (16 us at 8 MHz); 
   6285    001C00                                                              
                                           Interval period: 256 x t#sub#CLK#/su
                               b# (32 us at 8 MHz) */
   6286    001C00              #define LEATISEL_1                      
                                (0x10000000)    /* Timeout period: 256 x
                                t#sub#CLK#/sub# (32 us at 8 MHz); 
   6287    001C00                                                              
                                           Interval period: 512 x t#sub#CLK#/su
                               b# (64 us at 8 MHz) */
   6288    001C00              #define LEATISEL_2                      
                                (0x20000000)    /* Timeout period: 512 x
                                t#sub#CLK#/sub# (64 us at 8 MHz); 
   6289    001C00                                                              
                                           Interval period: 1024 x t#sub#CLK#/s
                               ub# (128 us at 8 MHz) */
   6290    001C00              #define LEATISEL_3                      
                                (0x30000000)    /* Timeout period: 1024 x
                                t#sub#CLK#/sub# (128 us at 8 MHz); 
   6291    001C00                                                              
                                           Interval period: 2048 x t#sub#CLK#/s
                               ub# (256 us at 8 MHz) */
   6292    001C00              #define LEATISEL_4                      
                                (0x40000000)    /* Timeout period: 2048 x
                                t#sub#CLK#/sub# (256 us at 8 MHz); 
   6293    001C00                                                              
                                           Interval period: 4096 x t#sub#CLK#/s
                               ub# (512 us at 8 MHz) */
   6294    001C00              #define LEATISEL_5                      
                                (0x50000000)    /* Timeout period: 4096 x
                                t#sub#CLK#/sub# (512 us at 8 MHz); 
   6295    001C00                                                              
                                           Interval period: 8192 x t#sub#CLK#/s
                               ub# (1ms at 8 MHz) */
   6296    001C00              #define LEATISEL_6                      
                                (0x60000000)    /* Timeout period: 8192 x
                                t#sub#CLK#/sub# (1 ms at 8 MHz); 
   6297    001C00                                                              
                                           Interval period: 16384 x t#sub#CLK#/
                               sub# (2 ms at 8 MHz) */
   6298    001C00              #define LEATISEL_7                      
                                (0x70000000)    /* Timeout period: 16384 x
                                t#sub#CLK#/sub# (2 ms at 8 MHz); 
   6299    001C00                                                              
                                           Interval period: 32768 x t#sub#CLK#/
                               sub# (4 ms at 8 MHz) */
   6300    001C00              #define LEATISEL_8                      
                                (0x80000000)    /* Timeout period: 32768 x
                                t#sub#CLK#/sub# (4ms at 8 MHz); 
   6301    001C00                                                              
                                           Interval period: 65536 x t#sub#CLK#/
                               sub# (8 ms at 8 MHz) */
   6302    001C00              #define LEATISEL_9                      
                                (0x90000000)    /* Timeout period: 65536 x
                                t#sub#CLK#/sub# (8 ms at 8 MHz); 
   6303    001C00                                                              
                                           Interval period: 131072 x t#sub#CLK#
                               /sub# (16 ms at 8 MHz) */
   6304    001C00              #define LEATISEL_10                     
                                (0xa0000000)    /* Timeout period: 131072 x
                                t#sub#CLK#/sub# (16 ms at 8 MHz); 
   6305    001C00                                                              
                                           Interval period: 262144 x t#sub#CLK#
                               /sub# (32 ms at 8 MHz) */
   6306    001C00              #define LEATISEL_11                     
                                (0xb0000000)    /* Timeout period: 524288 x
                                t#sub#CLK#/sub# (65 ms at 8 MHz); 
   6307    001C00                                                              
                                           Interval period: 1048576 x
                                t#sub#CLK#/sub# (131 ms at 8 MHz) */
   6308    001C00              #define LEATISEL_12                     
                                (0xc0000000)    /* Timeout period: 1048576 x
                                t#sub#CLK#/sub# (131 ms at 8 MHz); 
   6309    001C00                                                              
                                           Interval period: 2097152 x
                                t#sub#CLK#/sub# (262 ms at 8 MHz) */
   6310    001C00              #define LEATISEL_13                     
                                (0xd0000000)    /* Timeout period: 2097152 x
                                t#sub#CLK#/sub# (262 ms at 8 MHz); 
   6311    001C00                                                              
                                           Interval period: 4194304 x
                                t#sub#CLK#/sub# (524 ms at 8 MHz) */
   6312    001C00              #define LEATISEL_14                     
                                (0xe0000000)    /* Timeout period: 4194304 x
                                t#sub#CLK#/sub# (524 ms at 8 MHz); 
   6313    001C00                                                              
                                           Interval period: 8388608 x
                                t#sub#CLK#/sub# (1.05 s at 8 MHz) */
   6314    001C00              #define LEATISEL_15                     
                                (0xf0000000)    /* Timeout period: 8388608 x
                                t#sub#CLK#/sub# (1.05 s at 8 MHz); 
   6315    001C00                                                              
                                           Interval period: 16777216 x
                                t#sub#CLK#/sub# (2.1 s at 8 MHz) */
   6316    001C00              
   6317    001C00              /* LEACNF1 Control Bits */
   6318    001C00              #define LEABUSY                         
                                (0x00000001)    /* */
   6319    001C00              #define LEABUSY_0                       
                                (0x00000000)    /* LEA is in Ready can accept
                                new commands */
   6320    001C00              #define LEABUSY_1                       
                                (0x00000001)    /* LEA is busy right now and
                                cannot accept any commands */
   6321    001C00              #define LEABUSY__READY                  
                                (0x00000000)    /* LEA is in Ready can accept
                                new commands */
   6322    001C00              #define LEABUSY__BUSY                   
                                (0x00000001)    /* LEA is busy right now and
                                cannot accept any commands */
   6323    001C00              #define LEAMODE                         
                                (0x000000f0)    /* */
   6324    001C00              #define LEAMODE0                        
                                (0x00000010)    /* */
   6325    001C00              #define LEAMODE1                        
                                (0x00000020)    /* */
   6326    001C00              #define LEAMODE2                        
                                (0x00000040)    /* */
   6327    001C00              #define LEAMODE3                        
                                (0x00000080)    /* */
   6328    001C00              #define LEAMODE_0                       
                                (0x00000000)    /* Off (implicit) */
   6329    001C00              #define LEAMODE_1                       
                                (0x00000010)    /* Ready */
   6330    001C00              #define LEAMODE_2                       
                                (0x00000020)    /* RunS (SUSPEND) */
   6331    001C00              #define LEAMODE_3                       
                                (0x00000030)    /* RunR (RESUME) */
   6332    001C00              #define LEAMODE_4                       
                                (0x00000040)    /* RunA (regular command
                                operation ) */
   6333    001C00              #define LEAMODE_5                       
                                (0x00000050)    /* Notify */
   6334    001C00              #define LEAMODE_6                       
                                (0x00000060)    /* Sleep */
   6335    001C00              #define LEAMODE_7                       
                                (0x00000070)    /* RunL */
   6336    001C00              #define LEAMODE__OFF                    
                                (0x00000000)    /* Off (implicit) */
   6337    001C00              #define LEAMODE__READY                  
                                (0x00000010)    /* Ready */
   6338    001C00              #define LEAMODE__RUNS                   
                                (0x00000020)    /* RunS (SUSPEND) */
   6339    001C00              #define LEAMODE__RUNR                   
                                (0x00000030)    /* RunR (RESUME) */
   6340    001C00              #define LEAMODE__RUNA                   
                                (0x00000040)    /* RunA (regular command
                                operation ) */
   6341    001C00              #define LEAMODE__NOTIFY                 
                                (0x00000050)    /* Notify */
   6342    001C00              #define LEAMODE__SLEEP                  
                                (0x00000060)    /* Sleep */
   6343    001C00              #define LEAMODE__RUNL                   
                                (0x00000070)    /* RunL */
   6344    001C00              #define LEAPWST                         
                                (0x00000f00)    /* */
   6345    001C00              #define LEAPWST0                        
                                (0x00000100)    /* */
   6346    001C00              #define LEAPWST1                        
                                (0x00000200)    /* */
   6347    001C00              #define LEAPWST2                        
                                (0x00000400)    /* */
   6348    001C00              #define LEAPWST3                        
                                (0x00000800)    /* */
   6349    001C00              #define LEAASST                         
                                (0x0000f000)    /* */
   6350    001C00              #define LEAASST0                        
                                (0x00001000)    /* */
   6351    001C00              #define LEAASST1                        
                                (0x00002000)    /* */
   6352    001C00              #define LEAASST2                        
                                (0x00004000)    /* */
   6353    001C00              #define LEAASST3                        
                                (0x00008000)    /* */
   6354    001C00              #define LEADONEC                        
                                (0x00010000)    /* */
   6355    001C00              #define LEAFREEC                        
                                (0x00020000)    /* */
   6356    001C00              #define LEATIMFLTC                      
                                (0x00200000)    /* */
   6357    001C00              #define LEACFLTC                        
                                (0x00400000)    /* LEA command fault */
   6358    001C00              #define LEACFLTC_0                      
                                (0x00000000)    /* No command fault occurred
                                since this bit was cleared */
   6359    001C00              #define LEACFLTC_1                      
                                (0x00400000)    /* At least one command fault
                                occurred since this bit was cleared */
   6360    001C00              #define LEAMEMFLTC                      
                                (0x00800000)    /* */
   6361    001C00              #define LEAMEMFLTC_0                    
                                (0x00000000)    /* No memory fault occurred
                                since this bit was cleared */
   6362    001C00              #define LEAMEMFLTC_1                    
                                (0x00800000)    /* At least one memory fault
                                since this bit was cleared */
   6363    001C00              #define LEARDSTAT                       
                                (0x0f000000)    /* */
   6364    001C00              #define LEARDSTAT0                      
                                (0x01000000)    /* */
   6365    001C00              #define LEARDSTAT1                      
                                (0x02000000)    /* */
   6366    001C00              #define LEARDSTAT2                      
                                (0x04000000)    /* */
   6367    001C00              #define LEARDSTAT3                      
                                (0x08000000)    /* */
   6368    001C00              #define LEAWRSTAT                       
                                (0xf0000000)    /* */
   6369    001C00              #define LEAWRSTAT0                      
                                (0x10000000)    /* */
   6370    001C00              #define LEAWRSTAT1                      
                                (0x20000000)    /* */
   6371    001C00              #define LEAWRSTAT2                      
                                (0x40000000)    /* */
   6372    001C00              #define LEAWRSTAT3                      
                                (0x80000000)    /* */
   6373    001C00              
   6374    001C00              /* LEACNF2 Control Bits */
   6375    001C00              #define LEASPTR                         
                                (0x0000ffff)    /* */
   6376    001C00              #define LEASPTR0                        
                                (0x00000001)    /* */
   6377    001C00              #define LEASPTR1                        
                                (0x00000002)    /* */
   6378    001C00              #define LEASPTR2                        
                                (0x00000004)    /* */
   6379    001C00              #define LEASPTR3                        
                                (0x00000008)    /* */
   6380    001C00              #define LEASPTR4                        
                                (0x00000010)    /* */
   6381    001C00              #define LEASPTR5                        
                                (0x00000020)    /* */
   6382    001C00              #define LEASPTR6                        
                                (0x00000040)    /* */
   6383    001C00              #define LEASPTR7                        
                                (0x00000080)    /* */
   6384    001C00              #define LEASPTR8                        
                                (0x00000100)    /* */
   6385    001C00              #define LEASPTR9                        
                                (0x00000200)    /* */
   6386    001C00              #define LEASPTR10                       
                                (0x00000400)    /* */
   6387    001C00              #define LEASPTR11                       
                                (0x00000800)    /* */
   6388    001C00              #define LEASPTR12                       
                                (0x00001000)    /* */
   6389    001C00              #define LEASPTR13                       
                                (0x00002000)    /* */
   6390    001C00              #define LEASPTR14                       
                                (0x00004000)    /* */
   6391    001C00              #define LEASPTR15                       
                                (0x00008000)    /* */
   6392    001C00              
   6393    001C00              /* LEAMB Control Bits */
   6394    001C00              #define LEAMB0                          
                                (0x00000001)    /* */
   6395    001C00              #define LEAMB1                          
                                (0x00000002)    /* */
   6396    001C00              #define LEAMB2                          
                                (0x00000004)    /* */
   6397    001C00              #define LEAMB3                          
                                (0x00000008)    /* */
   6398    001C00              #define LEAMB4                          
                                (0x00000010)    /* */
   6399    001C00              #define LEAMB5                          
                                (0x00000020)    /* */
   6400    001C00              #define LEAMB6                          
                                (0x00000040)    /* */
   6401    001C00              #define LEAMB7                          
                                (0x00000080)    /* */
   6402    001C00              #define LEAMB8                          
                                (0x00000100)    /* */
   6403    001C00              #define LEAMB9                          
                                (0x00000200)    /* */
   6404    001C00              #define LEAMB10                         
                                (0x00000400)    /* */
   6405    001C00              #define LEAMB11                         
                                (0x00000800)    /* */
   6406    001C00              #define LEAMB12                         
                                (0x00001000)    /* */
   6407    001C00              #define LEAMB13                         
                                (0x00002000)    /* */
   6408    001C00              #define LEAMB14                         
                                (0x00004000)    /* */
   6409    001C00              #define LEAMB15                         
                                (0x00008000)    /* */
   6410    001C00              
   6411    001C00              /* LEAMT Control Bits */
   6412    001C00              #define LEAMT0                          
                                (0x00000001)    /* */
   6413    001C00              #define LEAMT1                          
                                (0x00000002)    /* */
   6414    001C00              #define LEAMT2                          
                                (0x00000004)    /* */
   6415    001C00              #define LEAMT3                          
                                (0x00000008)    /* */
   6416    001C00              #define LEAMT4                          
                                (0x00000010)    /* */
   6417    001C00              #define LEAMT5                          
                                (0x00000020)    /* */
   6418    001C00              #define LEAMT6                          
                                (0x00000040)    /* */
   6419    001C00              #define LEAMT7                          
                                (0x00000080)    /* */
   6420    001C00              #define LEAMT8                          
                                (0x00000100)    /* */
   6421    001C00              #define LEAMT9                          
                                (0x00000200)    /* */
   6422    001C00              #define LEAMT10                         
                                (0x00000400)    /* */
   6423    001C00              #define LEAMT11                         
                                (0x00000800)    /* */
   6424    001C00              #define LEAMT12                         
                                (0x00001000)    /* */
   6425    001C00              #define LEAMT13                         
                                (0x00002000)    /* */
   6426    001C00              #define LEAMT14                         
                                (0x00004000)    /* */
   6427    001C00              #define LEAMT15                         
                                (0x00008000)    /* */
   6428    001C00              
   6429    001C00              /* LEACMA Control Bits */
   6430    001C00              #define LEACMDP                         
                                (0xffffffff)    /* */
   6431    001C00              #define LEACMDP0                        
                                (0x00000001)    /* */
   6432    001C00              #define LEACMDP1                        
                                (0x00000002)    /* */
   6433    001C00              #define LEACMDP2                        
                                (0x00000004)    /* */
   6434    001C00              #define LEACMDP3                        
                                (0x00000008)    /* */
   6435    001C00              #define LEACMDP4                        
                                (0x00000010)    /* */
   6436    001C00              #define LEACMDP5                        
                                (0x00000020)    /* */
   6437    001C00              #define LEACMDP6                        
                                (0x00000040)    /* */
   6438    001C00              #define LEACMDP7                        
                                (0x00000080)    /* */
   6439    001C00              #define LEACMDP8                        
                                (0x00000100)    /* */
   6440    001C00              #define LEACMDP9                        
                                (0x00000200)    /* */
   6441    001C00              #define LEACMDP10                       
                                (0x00000400)    /* */
   6442    001C00              #define LEACMDP11                       
                                (0x00000800)    /* */
   6443    001C00              #define LEACMDP12                       
                                (0x00001000)    /* */
   6444    001C00              #define LEACMDP13                       
                                (0x00002000)    /* */
   6445    001C00              #define LEACMDP14                       
                                (0x00004000)    /* */
   6446    001C00              #define LEACMDP15                       
                                (0x00008000)    /* */
   6447    001C00              #define LEACMDP16                       
                                (0x00010000)    /* */
   6448    001C00              #define LEACMDP17                       
                                (0x00020000)    /* */
   6449    001C00              #define LEACMDP18                       
                                (0x00040000)    /* */
   6450    001C00              #define LEACMDP19                       
                                (0x00080000)    /* */
   6451    001C00              #define LEACMDP20                       
                                (0x00100000)    /* */
   6452    001C00              #define LEACMDP21                       
                                (0x00200000)    /* */
   6453    001C00              #define LEACMDP22                       
                                (0x00400000)    /* */
   6454    001C00              #define LEACMDP23                       
                                (0x00800000)    /* */
   6455    001C00              #define LEACMDP24                       
                                (0x01000000)    /* */
   6456    001C00              #define LEACMDP25                       
                                (0x02000000)    /* */
   6457    001C00              #define LEACMDP26                       
                                (0x04000000)    /* */
   6458    001C00              #define LEACMDP27                       
                                (0x08000000)    /* */
   6459    001C00              #define LEACMDP28                       
                                (0x10000000)    /* */
   6460    001C00              #define LEACMDP29                       
                                (0x20000000)    /* */
   6461    001C00              #define LEACMDP30                       
                                (0x40000000)    /* */
   6462    001C00              #define LEACMDP31                       
                                (0x80000000)    /* */
   6463    001C00              
   6464    001C00              /* LEACMCTL Control Bits */
   6465    001C00              #define LEACMAE                         
                                (0x00000001)    /* */
   6466    001C00              #define LEACMAE_0                       
                                (0x00000000)    /* Code memory access disabled.
                                Accesses to LEA code memory are 
   6467    001C00                                                              
                                           not possible. LEA does accept
                                commands for execution. Reads to
   6468    001C00                                                              
                                           LEA code memory will return zeroes
                                and writes are ignored. */
   6469    001C00              #define LEACMAE_1                       
                                (0x00000001)    /* Code memory access enabled.
                                Accesses to LEA code memory are 
   6470    001C00                                                              
                                           possible. LEA does not accept
                                commands during this mode 
   6471    001C00                                                              
                                           (command is ignored). Coprocessor
                                interface accesses by the 
   6472    001C00                                                              
                                           CPU cause a Coprocessor not
                                available indication. */
   6473    001C00              #define LEAINC                          
                                (0x00000004)    /* */
   6474    001C00              #define LEADEC                          
                                (0x00000008)    /* */
   6475    001C00              #define LEACROFF                        
                                (0x00000030)    /* */
   6476    001C00              #define LEACROFF0                       
                                (0x00000010)    /* */
   6477    001C00              #define LEACROFF1                       
                                (0x00000020)    /* */
   6478    001C00              #define LEACROFF_0                      
                                (0x00000000)    /* Contents of LEA code RAM are
                                retained in LPM3/LPM4. */
   6479    001C00              #define LEACROFF_1                      
                                (0x00000010)    /* Turns off the LEA code RAM
                                in LPM3/LPM4, re-activates it on 
   6480    001C00                                                              
                                           wake-up. All data of the code RAM is
                                lost after wakeup from 
   6481    001C00                                                              
                                           LPM3/LPM4. See the device specific
                                data sheet for presence and
   6482    001C00                                                              
                                           size of Code RAM. */
   6483    001C00              #define LEACROFF_2                      
                                (0x00000020)    /* Turns off the code RAM
                                entering LPM3/LPM4, the code RAM sector
   6484    001C00                                                              
                                           remains off after wake-up. All data
                                of the code RAM is lost. 
   6485    001C00                                                              
                                           See the device-specific data sheet
                                for presence and size of 
   6486    001C00                                                              
                                           Code RAM. */
   6487    001C00              #define LEACROFF_3                      
                                (0x00000030)    /* Reserved (Future: Turns off
                                the code RAM immediately. All data
   6488    001C00                                                              
                                           of the Code RAM is lost. See the
                                device-specific data sheet 
   6489    001C00                                                              
                                           for presence and size of Code RAM.)
                                */
   6490    001C00              #define LEACRACTION                     
                                (0x00000040)    /* Code RAM action */
   6491    001C00              #define LEACMAP                         
                                (0xffff0000)    /* */
   6492    001C00              #define LEACMAP0                        
                                (0x00010000)    /* */
   6493    001C00              #define LEACMAP1                        
                                (0x00020000)    /* */
   6494    001C00              #define LEACMAP2                        
                                (0x00040000)    /* */
   6495    001C00              #define LEACMAP3                        
                                (0x00080000)    /* */
   6496    001C00              #define LEACMAP4                        
                                (0x00100000)    /* */
   6497    001C00              #define LEACMAP5                        
                                (0x00200000)    /* */
   6498    001C00              #define LEACMAP6                        
                                (0x00400000)    /* */
   6499    001C00              #define LEACMAP7                        
                                (0x00800000)    /* */
   6500    001C00              #define LEACMAP8                        
                                (0x01000000)    /* */
   6501    001C00              #define LEACMAP9                        
                                (0x02000000)    /* */
   6502    001C00              #define LEACMAP10                       
                                (0x04000000)    /* */
   6503    001C00              #define LEACMAP11                       
                                (0x08000000)    /* */
   6504    001C00              #define LEACMAP12                       
                                (0x10000000)    /* */
   6505    001C00              #define LEACMAP13                       
                                (0x20000000)    /* */
   6506    001C00              #define LEACMAP14                       
                                (0x40000000)    /* */
   6507    001C00              #define LEACMAP15                       
                                (0x80000000)    /* */
   6508    001C00              
   6509    001C00              /* LEACMDSTAT Control Bits */
   6510    001C00              #define LEAITFLG                        
                                (0x00000003)    /* */
   6511    001C00              #define LEAITFLG0                       
                                (0x00000001)    /* */
   6512    001C00              #define LEAITFLG1                       
                                (0x00000002)    /* */
   6513    001C00              #define LEAITFLG_0                      
                                (0x00000000)    /* LEA command without any
                                further indication */
   6514    001C00              #define LEAITFLG_1                      
                                (0x00000001)    /* LEA command with explicit
                                result update */
   6515    001C00              #define LEAITFLG_2                      
                                (0x00000002)    /* LEA command with interrupt
                                upon completion */
   6516    001C00              #define LEAITFLG_3                      
                                (0x00000003)    /* LEA command with interrupt
                                and explicit result update */
   6517    001C00              #define LEACMD                          
                                (0x000003fc)    /* */
   6518    001C00              #define LEACMD0                         
                                (0x00000004)    /* */
   6519    001C00              #define LEACMD1                         
                                (0x00000008)    /* */
   6520    001C00              #define LEACMD2                         
                                (0x00000010)    /* */
   6521    001C00              #define LEACMD3                         
                                (0x00000020)    /* */
   6522    001C00              #define LEACMD4                         
                                (0x00000040)    /* */
   6523    001C00              #define LEACMD5                         
                                (0x00000080)    /* */
   6524    001C00              #define LEACMD6                         
                                (0x00000100)    /* */
   6525    001C00              #define LEACMD7                         
                                (0x00000200)    /* */
   6526    001C00              #define LEACMD_0                        
                                (0x00000000)    /* Suspends ongoing action an
                                enters Ready */
   6527    001C00              #define LEACMD_2                        
                                (0x00000008)    /* Resumes an previously
                                suspended command execution */
   6528    001C00              #define LEACMD_4                        
                                (0x00000010)    /* Complex FFT on 16 bit
                                fractional numbers fix scaling */
   6529    001C00              #define LEACMD_6                        
                                (0x00000018)    /* Real FIR on 16 bit
                                fractional numbers */
   6530    001C00              #define LEACMD_8                        
                                (0x00000020)    /* Real vector polynomial
                                calculations 16 args all fractional */
   6531    001C00              #define LEACMD_10                       
                                (0x00000028)    /* Real FFT-extension on 16 bit
                                fractional numbers */
   6532    001C00              #define LEACMD_12                       
                                (0x00000030)    /* Real vector polynomial
                                calculations 32 bit args all fractional
                                */
   6533    001C00              #define LEACMD_13                       
                                (0x00000034)    /* Real row oriented matrix
                                multiply */
   6534    001C00              #define LEACMD_15                       
                                (0x0000003c)    /* Real matrix multiply 16 with
                                16 to 16 bit fractional */
   6535    001C00              #define LEACMD_16                       
                                (0x00000040)    /* Real point wise matrix add
                                of 16 and 16 to 16 bit number 
   6536    001C00                                                              
                                           vector */
   6537    001C00              #define LEACMD_17                       
                                (0x00000044)    /* Real maximum value and
                                position of 16 bit matrices */
   6538    001C00              #define LEACMD_18                       
                                (0x00000048)    /* Real minimum value and
                                position of 16 bit matrices */
   6539    001C00              #define LEACMD_19                       
                                (0x0000004c)    /* Real second order biquad
                                using DF1 with 16 bit fractional */
   6540    001C00              #define LEACMD_21                       
                                (0x00000054)    /* Real matrix MAC short with
                                16Bt to 16B fract */
   6541    001C00              #define LEACMD_22                       
                                (0x00000058)    /* Split 16B vector even to
                                even words */
   6542    001C00              #define LEACMD_23                       
                                (0x0000005c)    /* Split 16Bt vector even to
                                odd words */
   6543    001C00              #define LEACMD_24                       
                                (0x00000060)    /* Split 16B vector odd to even
                                words */
   6544    001C00              #define LEACMD_25                       
                                (0x00000064)    /* Split 16B vector odd to odd
                                words */
   6545    001C00              #define LEACMD_26                       
                                (0x00000068)    /* Complex Dot Product
                                */
   6546    001C00              #define LEACMD_27                       
                                (0x0000006c)    /* Complex conjugate Dot
                                Product */
   6547    001C00              #define LEACMD_28                       
                                (0x00000070)    /* Real point wise matrix
                                Subtraction of 16 and 16 to 16 bit */
   6548    001C00              #define LEACMD_29                       
                                (0x00000074)    /* Real point wise matrix
                                multiply 32 with 32 to 32 bit 
   6549    001C00                                                              
                                           fractional */
   6550    001C00              #define LEACMD_30                       
                                (0x00000078)    /* Complex point wise matrix
                                multiply complex with complex */
   6551    001C00              #define LEACMD_31                       
                                (0x0000007c)    /* Real point wise matrix add
                                of 32 and 32 to 32 bit number */
   6552    001C00              #define LEACMD_32                       
                                (0x00000080)    /* List move 32 to 32 bit
                                */
   6553    001C00              #define LEACMD_33                       
                                (0x00000084)    /* Complex bit reversal for 16
                                bit fractional numbers even */
   6554    001C00              #define LEACMD_34                       
                                (0x00000088)    /* Complex bit reversal for 16
                                bit fractional Numbers odd */
   6555    001C00              #define LEACMD_36                       
                                (0x00000090)    /* Real second order biquad
                                using DF2 with 16 bit fractional, 
   6556    001C00                                                              
                                           extended to include bias and
                                intermediate state min/max */
   6557    001C00              #define LEACMD_39                       
                                (0x0000009c)    /* Complex FFT on 32B bit
                                fractional numbers, fix scaling */
   6558    001C00              #define LEACMD_41                       
                                (0x000000a4)    /* Real FFT-extension on 32 bit
                                fractional numbers */
   6559    001C00              #define LEACMD_43                       
                                (0x000000ac)    /* Complex bit reversal for 32
                                bit fractional numbers even */
   6560    001C00              #define LEACMD_45                       
                                (0x000000b4)    /* Complex bit reversal for 16
                                bit fractional numbers odd */
   6561    001C00              #define LEACMD_47                       
                                (0x000000bc)    /* Scalar Polynomial for math
                                on 32bit fractional */
   6562    001C00              #define LEACMD_48                       
                                (0x000000c0)    /* Complex FFT on 16B bit
                                fractional numbers with auto scaling 
   6563    001C00                                                              
                                           for enhanced accuracy */
   6564    001C00              #define LEACMD_50                       
                                (0x000000c8)    /* Real FIR on 32 bit
                                fractional numbers */
   6565    001C00              #define LEACMD_52                       
                                (0x000000d0)    /* Real block MAC on 32B
                                fractional numbers */
   6566    001C00              #define LEACMD_53                       
                                (0x000000d4)    /* Real point wise matrix
                                Subtraction of 32 and 32 to 32 bit */
   6567    001C00              #define LEACMD_54                       
                                (0x000000d8)    /* Real maximum value and
                                position of signed 32B matrices */
   6568    001C00              #define LEACMD_55                       
                                (0x000000dc)    /* Real minimum value and
                                position of signed 32B matrices */
   6569    001C00              #define LEACMD_56                       
                                (0x000000e0)    /* Complex FIR on 16B
                                fractional numbers */
   6570    001C00              #define LEACMD_58                       
                                (0x000000e8)    /* Real maximum value and
                                position of unsigned 16B matrices */
   6571    001C00              #define LEACMD_59                       
                                (0x000000ec)    /* Real minimum value and
                                position of unsigned 32B matrices */
   6572    001C00              #define LEACMD_64                       
                                (0x00000100)    /* Real Matrix MAC on 16B
                                fractional */
   6573    001C00              #define LEACMD_65                       
                                (0x00000104)    /* Vector maximum on 16B signed
                                numbers */
   6574    001C00              #define LEACMD_66                       
                                (0x00000108)    /* Vector minimum on 16B signed
                                numbers */
   6575    001C00              #define LEACMD_67                       
                                (0x0000010c)    /* Vector maximum on 16B
                                unsigned numbers */
   6576    001C00              #define LEACMD_68                       
                                (0x00000110)    /* Vector minimum on 16B
                                unsigned numbers */
   6577    001C00              #define LEACMD_69                       
                                (0x00000114)    /* Matrix maximum on 32B
                                unsigned numbers */
   6578    001C00              #define LEACMD_70                       
                                (0x00000118)    /* Matrix minimum on 32B
                                unsigned numbers */
   6579    001C00              #define LEACMD_71                       
                                (0x0000011c)    /* Real second order biquad
                                using DF2 with 16 bit fractional */
   6580    001C00              #define LEACMD_73                       
                                (0x00000124)    /* Complex FIR on 32B
                                fractional numbers */
   6581    001C00              #define LEACMD_75                       
                                (0x0000012c)    /* Split Function on 32B
                                Vectors/Matrices */
   6582    001C00              #define LEACMD_76                       
                                (0x00000130)    /* In-place symmetrical window
                                on 16B fractional numbers */
   6583    001C00              #define LEACMD_77                       
                                (0x00000134)    /* Vector MAC at three points,
                                real 16-bit with 32-bit result */
   6584    001C00              #define LEACMD_78                       
                                (0x00000138)    /* Scaled vector multiply and
                                accumulate (MAC) */
   6585    001C00              #define LEACMD_79                       
                                (0x0000013c)    /* Scaled FIR, 16-bit real
                                fractional numbers */
   6586    001C00              #define LEACMD__SUSPEND                 
                                (0x00000000)    /* Suspends ongoing action an
                                enters Ready */
   6587    001C00              #define LEACMD__RESUME                  
                                (0x00000008)    /* Resumes an previously
                                suspended command execution */
   6588    001C00              #define LEACMD__FFTCOMPLEXFIXEDSCALING  
                                (0x00000010)    /* Complex FFT on 16 bit
                                fractional numbers fix scaling */
   6589    001C00              #define LEACMD__FIR                     
                                (0x00000018)    /* Real FIR on 16 bit
                                fractional numbers */
   6590    001C00              #define LEACMD__POLYNOMIAL              
                                (0x00000020)    /* Real vector polynomial
                                calculations 16 args all fractional */
   6591    001C00              #define LEACMD__FFT                     
                                (0x00000028)    /* Real FFT-extension on 16 bit
                                fractional numbers */
   6592    001C00              #define LEACMD__POLYNOMIALLONG          
                                (0x00000030)    /* Real vector polynomial
                                calculations 32 bit args all fractional
                                */
   6593    001C00              #define LEACMD__MPYMATRIXROW            
                                (0x00000034)    /* Real row oriented matrix
                                multiply */
   6594    001C00              #define LEACMD__MPYMATRIX               
                                (0x0000003c)    /* Real matrix multiply 16 with
                                16 to 16 bit fractional */
   6595    001C00              #define LEACMD__ADDMATRIX               
                                (0x00000040)    /* Real point wise matrix add
                                of 16 and 16 to 16 bit number 
   6596    001C00                                                              
                                           vector */
   6597    001C00              #define LEACMD__MAXMATRIX               
                                (0x00000044)    /* Real maximum value and
                                position of 16 bit matrices */
   6598    001C00              #define LEACMD__MINMATRIX               
                                (0x00000048)    /* Real minimum value and
                                position of 16 bit matrices */
   6599    001C00              #define LEACMD__IIRBQ1                  
                                (0x0000004c)    /* Real second order biquad
                                using DF1 with 16 bit fractional */
   6600    001C00              #define LEACMD__MAC                     
                                (0x00000054)    /* Real matrix MAC short with
                                16Bt to 16B fract */
   6601    001C00              #define LEACMD__DEINTERLEAVEEVENEVEN    
                                (0x00000058)    /* Split 16B vector even to
                                even words */
   6602    001C00              #define LEACMD__DEINTERLEAVEEVENODD     
                                (0x0000005c)    /* Split 16Bt vector even to
                                odd words */
   6603    001C00              #define LEACMD__DEINTERLEAVEODDEVEN     
                                (0x00000060)    /* Split 16B vector odd to even
                                words */
   6604    001C00              #define LEACMD__DEINTERLEAVEODDODD      
                                (0x00000064)    /* Split 16B vector odd to odd
                                words */
   6605    001C00              #define LEACMD__MACCOMPLEXMATRIX        
                                (0x00000068)    /* Complex Dot Product
                                */
   6606    001C00              #define LEACMD__MACCOMPLEXCONJUGATEMATRIX
                                (0x0000006c)    /* Complex conjugate Dot
                                Product */
   6607    001C00              #define LEACMD__SUBMATRIX               
                                (0x00000070)    /* Real point wise matrix
                                Subtraction of 16 and 16 to 16 bit */
   6608    001C00              #define LEACMD__MPYLONGMATRIX           
                                (0x00000074)    /* Real point wise matrix
                                multiply 32 with 32 to 32 bit 
   6609    001C00                                                              
                                           fractional */
   6610    001C00              #define LEACMD__MPYCOMPLEXMATRIX        
                                (0x00000078)    /* Complex point wise matrix
                                multiply complex with complex */
   6611    001C00              #define LEACMD__ADDLONGMATRIX           
                                (0x0000007c)    /* Real point wise matrix add
                                of 32 and 32 to 32 bit number */
   6612    001C00              #define LEACMD__MOVELONGLIST            
                                (0x00000080)    /* List move 32 to 32 bit
                                */
   6613    001C00              #define LEACMD__BITREVERSECOMPLEXEVEN   
                                (0x00000084)    /* Complex bit reversal for 16
                                bit fractional numbers even */
   6614    001C00              #define LEACMD__BITREVERSECOMPLEXODD    
                                (0x00000088)    /* Complex bit reversal for 16
                                bit fractional Numbers odd */
   6615    001C00              #define LEACMD__IIRBQ2EXTENDED          
                                (0x00000090)    /* Real second order biquad
                                using DF2 with 16 bit fractional, 
   6616    001C00                                                              
                                           extended to include bias and
                                intermediate state min/max */
   6617    001C00              #define LEACMD__FFTCOMPLEXLONG          
                                (0x0000009c)    /* Complex FFT on 32B bit
                                fractional numbers, fix scaling */
   6618    001C00              #define LEACMD__FFTLONG                 
                                (0x000000a4)    /* Real FFT-extension on 32 bit
                                fractional numbers */
   6619    001C00              #define LEACMD__BITREVERSECOMPLEXLONGEVEN
                                (0x000000ac)    /* Complex bit reversal for 32
                                bit fractional numbers even */
   6620    001C00              #define LEACMD__BITREVERSECOMPLEXLONGODD
                                (0x000000b4)    /* Complex bit reversal for 16
                                bit fractional numbers odd */
   6621    001C00              #define LEACMD__POLYNOMIALSCALAR        
                                (0x000000bc)    /* Scalar Polynomial for math
                                on 32bit fractional */
   6622    001C00              #define LEACMD__FFTCOMPLEXAUTOSCALING   
                                (0x000000c0)    /* Complex FFT on 16B bit
                                fractional numbers with auto scaling 
   6623    001C00                                                              
                                           for enhanced accuracy */
   6624    001C00              #define LEACMD__FIRLONG                 
                                (0x000000c8)    /* Real FIR on 32 bit
                                fractional numbers */
   6625    001C00              #define LEACMD__MACLONGMATRIX           
                                (0x000000d0)    /* Real block MAC on 32B
                                fractional numbers */
   6626    001C00              #define LEACMD__SUBLONGMATRIX           
                                (0x000000d4)    /* Real point wise matrix
                                Subtraction of 32 and 32 to 32 bit */
   6627    001C00              #define LEACMD__MAXLONGMATRIX           
                                (0x000000d8)    /* Real maximum value and
                                position of signed 32B matrices */
   6628    001C00              #define LEACMD__MINLONGMATRIX           
                                (0x000000dc)    /* Real minimum value and
                                position of signed 32B matrices */
   6629    001C00              #define LEACMD__FIRCOMPLEX              
                                (0x000000e0)    /* Complex FIR on 16B
                                fractional numbers */
   6630    001C00              #define LEACMD__MAXUNSIGNEDMATRIX       
                                (0x000000e8)    /* Real maximum value and
                                position of unsigned 16B matrices */
   6631    001C00              #define LEACMD__MINUNSIGNEDMATRIX       
                                (0x000000ec)    /* Real minimum value and
                                position of unsigned 32B matrices */
   6632    001C00              #define LEACMD__MACMATRIX               
                                (0x00000100)    /* Real Matrix MAC on 16B
                                fractional */
   6633    001C00              #define LEACMD__MAX                     
                                (0x00000104)    /* Vector maximum on 16B signed
                                numbers */
   6634    001C00              #define LEACMD__MIN                     
                                (0x00000108)    /* Vector minimum on 16B signed
                                numbers */
   6635    001C00              #define LEACMD__MAXUNSIGNED             
                                (0x0000010c)    /* Vector maximum on 16B
                                unsigned numbers */
   6636    001C00              #define LEACMD__MINUNSIGNED             
                                (0x00000110)    /* Vector minimum on 16B
                                unsigned numbers */
   6637    001C00              #define LEACMD__MAXUNSIGNEDLONGMATRIX   
                                (0x00000114)    /* Matrix maximum on 32B
                                unsigned numbers */
   6638    001C00              #define LEACMD__MINUNSIGNEDLONGMATRIX   
                                (0x00000118)    /* Matrix minimum on 32B
                                unsigned numbers */
   6639    001C00              #define LEACMD__IIRBQ2                  
                                (0x0000011c)    /* Real second order biquad
                                using DF2 with 16 bit fractional */
   6640    001C00              #define LEACMD__FIRCOMPLEXLONG          
                                (0x00000124)    /* Complex FIR on 32B
                                fractional numbers */
   6641    001C00              #define LEACMD__DEINTERLEAVELONG        
                                (0x0000012c)    /* Split Function on 32B
                                Vectors/Matrices */
   6642    001C00              #define LEACMD__WINDOW                  
                                (0x00000130)    /* In-place symmetrical window
                                on 16B fractional numbers */
   6643    001C00              #define LEACMD__MAC3                    
                                (0x00000134)    /* Vector MAC at three points,
                                real 16-bit with 32-bit result */
   6644    001C00              #define LEACMD__SCALEDMAC               
                                (0x00000138)    /* Scaled vector multiply and
                                accumulate (MAC) */
   6645    001C00              #define LEACMD__SCALEDFIR               
                                (0x0000013c)    /* Scaled FIR, 16-bit real
                                fractional numbers */
   6646    001C00              
   6647    001C00              /* LEAS1STAT Control Bits */
   6648    001C00              #define LEAS1VAL                        
                                (0xffffffff)    /* */
   6649    001C00              #define LEAS1VAL0                       
                                (0x00000001)    /* */
   6650    001C00              #define LEAS1VAL1                       
                                (0x00000002)    /* */
   6651    001C00              #define LEAS1VAL2                       
                                (0x00000004)    /* */
   6652    001C00              #define LEAS1VAL3                       
                                (0x00000008)    /* */
   6653    001C00              #define LEAS1VAL4                       
                                (0x00000010)    /* */
   6654    001C00              #define LEAS1VAL5                       
                                (0x00000020)    /* */
   6655    001C00              #define LEAS1VAL6                       
                                (0x00000040)    /* */
   6656    001C00              #define LEAS1VAL7                       
                                (0x00000080)    /* */
   6657    001C00              #define LEAS1VAL8                       
                                (0x00000100)    /* */
   6658    001C00              #define LEAS1VAL9                       
                                (0x00000200)    /* */
   6659    001C00              #define LEAS1VAL10                      
                                (0x00000400)    /* */
   6660    001C00              #define LEAS1VAL11                      
                                (0x00000800)    /* */
   6661    001C00              #define LEAS1VAL12                      
                                (0x00001000)    /* */
   6662    001C00              #define LEAS1VAL13                      
                                (0x00002000)    /* */
   6663    001C00              #define LEAS1VAL14                      
                                (0x00004000)    /* */
   6664    001C00              #define LEAS1VAL15                      
                                (0x00008000)    /* */
   6665    001C00              #define LEAS1VAL16                      
                                (0x00010000)    /* */
   6666    001C00              #define LEAS1VAL17                      
                                (0x00020000)    /* */
   6667    001C00              #define LEAS1VAL18                      
                                (0x00040000)    /* */
   6668    001C00              #define LEAS1VAL19                      
                                (0x00080000)    /* */
   6669    001C00              #define LEAS1VAL20                      
                                (0x00100000)    /* */
   6670    001C00              #define LEAS1VAL21                      
                                (0x00200000)    /* */
   6671    001C00              #define LEAS1VAL22                      
                                (0x00400000)    /* */
   6672    001C00              #define LEAS1VAL23                      
                                (0x00800000)    /* */
   6673    001C00              #define LEAS1VAL24                      
                                (0x01000000)    /* */
   6674    001C00              #define LEAS1VAL25                      
                                (0x02000000)    /* */
   6675    001C00              #define LEAS1VAL26                      
                                (0x04000000)    /* */
   6676    001C00              #define LEAS1VAL27                      
                                (0x08000000)    /* */
   6677    001C00              #define LEAS1VAL28                      
                                (0x10000000)    /* */
   6678    001C00              #define LEAS1VAL29                      
                                (0x20000000)    /* */
   6679    001C00              #define LEAS1VAL30                      
                                (0x40000000)    /* */
   6680    001C00              #define LEAS1VAL31                      
                                (0x80000000)    /* */
   6681    001C00              
   6682    001C00              /* LEAS0STAT Control Bits */
   6683    001C00              #define LEAS0VAL                        
                                (0xffffffff)    /* */
   6684    001C00              #define LEAS0VAL0                       
                                (0x00000001)    /* */
   6685    001C00              #define LEAS0VAL1                       
                                (0x00000002)    /* */
   6686    001C00              #define LEAS0VAL2                       
                                (0x00000004)    /* */
   6687    001C00              #define LEAS0VAL3                       
                                (0x00000008)    /* */
   6688    001C00              #define LEAS0VAL4                       
                                (0x00000010)    /* */
   6689    001C00              #define LEAS0VAL5                       
                                (0x00000020)    /* */
   6690    001C00              #define LEAS0VAL6                       
                                (0x00000040)    /* */
   6691    001C00              #define LEAS0VAL7                       
                                (0x00000080)    /* */
   6692    001C00              #define LEAS0VAL8                       
                                (0x00000100)    /* */
   6693    001C00              #define LEAS0VAL9                       
                                (0x00000200)    /* */
   6694    001C00              #define LEAS0VAL10                      
                                (0x00000400)    /* */
   6695    001C00              #define LEAS0VAL11                      
                                (0x00000800)    /* */
   6696    001C00              #define LEAS0VAL12                      
                                (0x00001000)    /* */
   6697    001C00              #define LEAS0VAL13                      
                                (0x00002000)    /* */
   6698    001C00              #define LEAS0VAL14                      
                                (0x00004000)    /* */
   6699    001C00              #define LEAS0VAL15                      
                                (0x00008000)    /* */
   6700    001C00              #define LEAS0VAL16                      
                                (0x00010000)    /* */
   6701    001C00              #define LEAS0VAL17                      
                                (0x00020000)    /* */
   6702    001C00              #define LEAS0VAL18                      
                                (0x00040000)    /* */
   6703    001C00              #define LEAS0VAL19                      
                                (0x00080000)    /* */
   6704    001C00              #define LEAS0VAL20                      
                                (0x00100000)    /* */
   6705    001C00              #define LEAS0VAL21                      
                                (0x00200000)    /* */
   6706    001C00              #define LEAS0VAL22                      
                                (0x00400000)    /* */
   6707    001C00              #define LEAS0VAL23                      
                                (0x00800000)    /* */
   6708    001C00              #define LEAS0VAL24                      
                                (0x01000000)    /* */
   6709    001C00              #define LEAS0VAL25                      
                                (0x02000000)    /* */
   6710    001C00              #define LEAS0VAL26                      
                                (0x04000000)    /* */
   6711    001C00              #define LEAS0VAL27                      
                                (0x08000000)    /* */
   6712    001C00              #define LEAS0VAL28                      
                                (0x10000000)    /* */
   6713    001C00              #define LEAS0VAL29                      
                                (0x20000000)    /* */
   6714    001C00              #define LEAS0VAL30                      
                                (0x40000000)    /* */
   6715    001C00              #define LEAS0VAL31                      
                                (0x80000000)    /* */
   6716    001C00              
   6717    001C00              /* LEAPMCTL Control Bits */
   6718    001C00              #define LEACMDEN                        
                                (0x00000001)    /* Command enable */
   6719    001C00              #define LEACMDEN_0                      
                                (0x00000000)    /* Command triggering by
                                writing to LEAPMCB is disabled */
   6720    001C00              #define LEACMDEN_1                      
                                (0x00000001)    /* Command triggering by
                                writing to LEAPMCB is enabled */
   6721    001C00              #define LEATRG                          
                                (0x00000080)    /* Command trigger */
   6722    001C00              
   6723    001C00              /* LEAPMCB Control Bits */
   6724    001C00              #define LEACTX                          
                                (0xfff00000)    /* */
   6725    001C00              #define LEACTX0                         
                                (0x00100000)    /* */
   6726    001C00              #define LEACTX1                         
                                (0x00200000)    /* */
   6727    001C00              #define LEACTX2                         
                                (0x00400000)    /* */
   6728    001C00              #define LEACTX3                         
                                (0x00800000)    /* */
   6729    001C00              #define LEACTX4                         
                                (0x01000000)    /* */
   6730    001C00              #define LEACTX5                         
                                (0x02000000)    /* */
   6731    001C00              #define LEACTX6                         
                                (0x04000000)    /* */
   6732    001C00              #define LEACTX7                         
                                (0x08000000)    /* */
   6733    001C00              #define LEACTX8                         
                                (0x10000000)    /* */
   6734    001C00              #define LEACTX9                         
                                (0x20000000)    /* */
   6735    001C00              #define LEACTX10                        
                                (0x40000000)    /* */
   6736    001C00              #define LEACTX11                        
                                (0x80000000)    /* */
   6737    001C00              
   6738    001C00              /* LEAIFGSET Control Bits */
   6739    001C00              #define LEACOVLIS                       
                                (0x00000001)    /* */
   6740    001C00              #define LEACOVLIS_0                     
                                (0x00000000)    /* No interrupt pending
                                */
   6741    001C00              #define LEACOVLIS_1                     
                                (0x00000001)    /* Interrupt pending */
   6742    001C00              #define LEATIS                          
                                (0x00000002)    /* */
   6743    001C00              #define LEATIS_0                        
                                (0x00000000)    /* No interrupt pending
                                */
   6744    001C00              #define LEATIS_1                        
                                (0x00000002)    /* Interrupt pending */
   6745    001C00              #define LEAOORIS                        
                                (0x00000004)    /* */
   6746    001C00              #define LEAOORIS_0                      
                                (0x00000000)    /* No interrupt pending
                                */
   6747    001C00              #define LEAOORIS_1                      
                                (0x00000004)    /* Interrupt pending */
   6748    001C00              #define LEASDIIS                        
                                (0x00000008)    /* */
   6749    001C00              #define LEASDIIS_0                      
                                (0x00000000)    /* No interrupt pending
                                */
   6750    001C00              #define LEASDIIS_1                      
                                (0x00000008)    /* Interrupt pending */
   6751    001C00              #define LEAPMCMDIS                      
                                (0x00000010)    /* */
   6752    001C00              #define LEAPMCMDIS_0                    
                                (0x00000000)    /* No interrupt pending
                                */
   6753    001C00              #define LEAPMCMDIS_1                    
                                (0x00000010)    /* Interrupt pending */
   6754    001C00              
   6755    001C00              /* LEAIE Control Bits */
   6756    001C00              #define LEACOVLIE                       
                                (0x00000001)    /* */
   6757    001C00              #define LEACOVLIE_0                     
                                (0x00000000)    /* Interrupt disabled
                                */
   6758    001C00              #define LEACOVLIE_1                     
                                (0x00000001)    /* Interrupt enabled */
   6759    001C00              #define LEATIE                          
                                (0x00000002)    /* */
   6760    001C00              #define LEATIE_0                        
                                (0x00000000)    /* Interrupt disabled
                                */
   6761    001C00              #define LEATIE_1                        
                                (0x00000002)    /* Interrupt enabled */
   6762    001C00              #define LEAOORIE                        
                                (0x00000004)    /* */
   6763    001C00              #define LEAOORIE_0                      
                                (0x00000000)    /* Interrupt disabled
                                */
   6764    001C00              #define LEAOORIE_1                      
                                (0x00000004)    /* Interrupt enabled */
   6765    001C00              #define LEASDIIE                        
                                (0x00000008)    /* */
   6766    001C00              #define LEASDIIE_0                      
                                (0x00000000)    /* Interrupt disabled
                                */
   6767    001C00              #define LEASDIIE_1                      
                                (0x00000008)    /* Interrupt enabled */
   6768    001C00              #define LEAPMCMDIE                      
                                (0x00000010)    /* */
   6769    001C00              #define LEAPMCMDIE_0                    
                                (0x00000000)    /* Interrupt disabled
                                */
   6770    001C00              #define LEAPMCMDIE_1                    
                                (0x00000010)    /* Interrupt enabled */
   6771    001C00              
   6772    001C00              /* LEAIFG Control Bits */
   6773    001C00              #define LEACOVLIFG                      
                                (0x00000001)    /* */
   6774    001C00              #define LEACOVLIFG_0                    
                                (0x00000000)    /* No interrupt pending
                                */
   6775    001C00              #define LEACOVLIFG_1                    
                                (0x00000001)    /* Interrupt pending */
   6776    001C00              #define LEATIFG                         
                                (0x00000002)    /* */
   6777    001C00              #define LEATIFG_0                       
                                (0x00000000)    /* No interrupt pending
                                */
   6778    001C00              #define LEATIFG_1                       
                                (0x00000002)    /* Interrupt pending */
   6779    001C00              #define LEAOORIFG                       
                                (0x00000004)    /* */
   6780    001C00              #define LEAOORIFG_0                     
                                (0x00000000)    /* No interrupt pending
                                */
   6781    001C00              #define LEAOORIFG_1                     
                                (0x00000004)    /* Interrupt pending */
   6782    001C00              #define LEASDIIFG                       
                                (0x00000008)    /* */
   6783    001C00              #define LEASDIIFG_0                     
                                (0x00000000)    /* No interrupt pending
                                */
   6784    001C00              #define LEASDIIFG_1                     
                                (0x00000008)    /* Interrupt pending */
   6785    001C00              #define LEAPMCMDIFG                     
                                (0x00000010)    /* */
   6786    001C00              #define LEAPMCMDIFG_0                   
                                (0x00000000)    /* No interrupt pending
                                */
   6787    001C00              #define LEAPMCMDIFG_1                   
                                (0x00000010)    /* Interrupt pending */
   6788    001C00              
   6789    001C00              /* LEAIV Control Bits */
   6790    001C00              #define LEAIV0                          
                                (0x00000001)    /* */
   6791    001C00              #define LEAIV1                          
                                (0x00000002)    /* */
   6792    001C00              #define LEAIV2                          
                                (0x00000004)    /* */
   6793    001C00              #define LEAIV3                          
                                (0x00000008)    /* */
   6794    001C00              #define LEAIV4                          
                                (0x00000010)    /* */
   6795    001C00              #define LEAIV5                          
                                (0x00000020)    /* */
   6796    001C00              #define LEAIV6                          
                                (0x00000040)    /* */
   6797    001C00              #define LEAIV7                          
                                (0x00000080)    /* */
   6798    001C00              #define LEAIV_0                         
                                (0x00000000)    /* No interrupt pending
                                */
   6799    001C00              #define LEAIV_2                         
                                (0x00000002)    /* LEA command overflow
                                */
   6800    001C00              #define LEAIV_4                         
                                (0x00000004)    /* LEA timer interrupt
                                */
   6801    001C00              #define LEAIV_6                         
                                (0x00000006)    /* LEA out of range interrupt
                                */
   6802    001C00              #define LEAIV_8                         
                                (0x00000008)    /* LEA scalar data inconsistenc
                               y */
   6803    001C00              #define LEAIV_10                        
                                (0x0000000a)    /* PMCMD complete interrupt
                                */
   6804    001C00              #define LEAIV__NONE                     
                                (0x00000000)    /* No interrupt pending
                                */
   6805    001C00              #define LEAIV__COVLIFG                  
                                (0x00000002)    /* LEA command overflow
                                */
   6806    001C00              #define LEAIV__TIFG                     
                                (0x00000004)    /* LEA timer interrupt
                                */
   6807    001C00              #define LEAIV__OORIFG                   
                                (0x00000006)    /* LEA out of range interrupt
                                */
   6808    001C00              #define LEAIV__SDIIFG                   
                                (0x00000008)    /* LEA scalar data inconsistenc
                               y */
   6809    001C00              #define LEAIV__PMCMDIFG                 
                                (0x0000000a)    /* PMCMD complete interrupt
                                */
   6810    001C00              
   6811    001C00              
   6812    001C00              /***********************************************
                               ******************************
   6813    001C00               MPU Registers
   6814    001C00              ************************************************
                               *****************************/
   6815    001C00              
   6816    001C00              #define __MSP430_HAS_MPU__                    /*
                                Definition to show that module is available
                                */
   6817    001C00              #define __MSP430_BASEADDRESS_MPU__ 0x05A0
   6818    001C00              #define MPU_BASE               __MSP430_BASEADDR
                               ESS_MPU__
   6819    001C00              
   6820    001C00              #define  MPUCTL0_                       
                                (0x5A0u)        /* Memory Protection Unit
                                Control 0 */
   6821    001C00              DEFCW(   MPUCTL0             , MPUCTL0_)
   6821.1  001C00              sfrb MPUCTL0_L = (0x5A0u);
   6821.2  001C00              sfrb MPUCTL0_H = (0x5A0u)+1;
   6821.3  001C00              sfrw MPUCTL0   = (0x5A0u);
   6821.4  001C00                    endm
   6822    001C00              #define  MPUCTL1_                       
                                (0x5A2u)        /* Memory Protection Unit
                                Control 1 */
   6823    001C00              DEFCW(   MPUCTL1             , MPUCTL1_)
   6823.1  001C00              sfrb MPUCTL1_L = (0x5A2u);
   6823.2  001C00              sfrb MPUCTL1_H = (0x5A2u)+1;
   6823.3  001C00              sfrw MPUCTL1   = (0x5A2u);
   6823.4  001C00                    endm
   6824    001C00              #define  MPUSEGB2_                      
                                (0x5A4u)        /* Memory Protection Unit
                                Segmentation Border 2 Register */
   6825    001C00              DEFCW(   MPUSEGB2            , MPUSEGB2_)
   6825.1  001C00              sfrb MPUSEGB2_L = (0x5A4u);
   6825.2  001C00              sfrb MPUSEGB2_H = (0x5A4u)+1;
   6825.3  001C00              sfrw MPUSEGB2   = (0x5A4u);
   6825.4  001C00                    endm
   6826    001C00              #define  MPUSEGB1_                      
                                (0x5A6u)        /* Memory Protection Unit
                                Segmentation Border 1 Register */
   6827    001C00              DEFCW(   MPUSEGB1            , MPUSEGB1_)
   6827.1  001C00              sfrb MPUSEGB1_L = (0x5A6u);
   6827.2  001C00              sfrb MPUSEGB1_H = (0x5A6u)+1;
   6827.3  001C00              sfrw MPUSEGB1   = (0x5A6u);
   6827.4  001C00                    endm
   6828    001C00              #define  MPUSAM_                        
                                (0x5A8u)        /* Memory Protection Unit
                                Segmentation Access Management Register
                                */
   6829    001C00              DEFCW(   MPUSAM              , MPUSAM_)
   6829.1  001C00              sfrb MPUSAM_L = (0x5A8u);
   6829.2  001C00              sfrb MPUSAM_H = (0x5A8u)+1;
   6829.3  001C00              sfrw MPUSAM   = (0x5A8u);
   6829.4  001C00                    endm
   6830    001C00              #define  MPUIPC0_                       
                                (0x5AAu)        /* Memory Protection Unit IP
                                Control 0 Register */
   6831    001C00              DEFCW(   MPUIPC0             , MPUIPC0_)
   6831.1  001C00              sfrb MPUIPC0_L = (0x5AAu);
   6831.2  001C00              sfrb MPUIPC0_H = (0x5AAu)+1;
   6831.3  001C00              sfrw MPUIPC0   = (0x5AAu);
   6831.4  001C00                    endm
   6832    001C00              #define  MPUIPSEGB2_                    
                                (0x5ACu)        /* Memory Protection Unit IP
                                Encapsulation Segment Border 2 
   6833    001C00                                                              
                                           Register */
   6834    001C00              DEFCW(   MPUIPSEGB2          , MPUIPSEGB2_)
   6834.1  001C00              sfrb MPUIPSEGB2_L = (0x5ACu);
   6834.2  001C00              sfrb MPUIPSEGB2_H = (0x5ACu)+1;
   6834.3  001C00              sfrw MPUIPSEGB2   = (0x5ACu);
   6834.4  001C00                    endm
   6835    001C00              #define  MPUIPSEGB1_                    
                                (0x5AEu)        /* Memory Protection Unit IP
                                Encapsulation Segment Border 1 
   6836    001C00                                                              
                                           Register */
   6837    001C00              DEFCW(   MPUIPSEGB1          , MPUIPSEGB1_)
   6837.1  001C00              sfrb MPUIPSEGB1_L = (0x5AEu);
   6837.2  001C00              sfrb MPUIPSEGB1_H = (0x5AEu)+1;
   6837.3  001C00              sfrw MPUIPSEGB1   = (0x5AEu);
   6837.4  001C00                    endm
   6838    001C00              
   6839    001C00              /* MPU Register Offsets */
   6840    001C00              #define OFS_MPUCTL0                     
                                (0x0000u)
   6841    001C00              #define OFS_MPUCTL0_L                   
                                OFS_MPUCTL0
   6842    001C00              #define OFS_MPUCTL0_H                   
                                OFS_MPUCTL0+1
   6843    001C00              #define OFS_MPUCTL1                     
                                (0x0002u)
   6844    001C00              #define OFS_MPUCTL1_L                   
                                OFS_MPUCTL1
   6845    001C00              #define OFS_MPUCTL1_H                   
                                OFS_MPUCTL1+1
   6846    001C00              #define OFS_MPUSEGB2                    
                                (0x0004u)
   6847    001C00              #define OFS_MPUSEGB2_L                  
                                OFS_MPUSEGB2
   6848    001C00              #define OFS_MPUSEGB2_H                  
                                OFS_MPUSEGB2+1
   6849    001C00              #define OFS_MPUSEGB1                    
                                (0x0006u)
   6850    001C00              #define OFS_MPUSEGB1_L                  
                                OFS_MPUSEGB1
   6851    001C00              #define OFS_MPUSEGB1_H                  
                                OFS_MPUSEGB1+1
   6852    001C00              #define OFS_MPUSAM                      
                                (0x0008u)
   6853    001C00              #define OFS_MPUSAM_L                    
                                OFS_MPUSAM
   6854    001C00              #define OFS_MPUSAM_H                    
                                OFS_MPUSAM+1
   6855    001C00              #define OFS_MPUIPC0                     
                                (0x000Au)
   6856    001C00              #define OFS_MPUIPC0_L                   
                                OFS_MPUIPC0
   6857    001C00              #define OFS_MPUIPC0_H                   
                                OFS_MPUIPC0+1
   6858    001C00              #define OFS_MPUIPSEGB2                  
                                (0x000Cu)
   6859    001C00              #define OFS_MPUIPSEGB2_L                
                                OFS_MPUIPSEGB2
   6860    001C00              #define OFS_MPUIPSEGB2_H                
                                OFS_MPUIPSEGB2+1
   6861    001C00              #define OFS_MPUIPSEGB1                  
                                (0x000Eu)
   6862    001C00              #define OFS_MPUIPSEGB1_L                
                                OFS_MPUIPSEGB1
   6863    001C00              #define OFS_MPUIPSEGB1_H                
                                OFS_MPUIPSEGB1+1
   6864    001C00              
   6865    001C00              /* MPU Control Bits */
   6866    001C00              
   6867    001C00              /* MPUCTL0 Control Bits */
   6868    001C00              #define MPUENA                          
                                (0x0001)        /* MPU Enable */
   6869    001C00              #define MPUENA_L                        
                                (0x0001)
   6870    001C00              #define MPUENA_0                        
                                (0x0000)        /* Disabled */
   6871    001C00              #define MPUENA_1                        
                                (0x0001)        /* Enabled */
   6872    001C00              #define MPUENA_1_L                      
                                (0x0001)
   6873    001C00              #define MPUENA__DISABLE                 
                                (0x0000)        /* Disabled */
   6874    001C00              #define MPUENA__ENABLE                  
                                (0x0001)        /* Enabled */
   6875    001C00              #define MPUENA__ENABLE_L                
                                (0x0001)
   6876    001C00              #define MPULOCK                         
                                (0x0002)        /* MPU Lock */
   6877    001C00              #define MPULOCK_L                       
                                (0x0002)
   6878    001C00              #define MPULOCK_0                       
                                (0x0000)        /* Open */
   6879    001C00              #define MPULOCK_1                       
                                (0x0002)        /* Locked */
   6880    001C00              #define MPULOCK_1_L                     
                                (0x0002)
   6881    001C00              #define MPULOCK__OPEN                   
                                (0x0000)        /* Open */
   6882    001C00              #define MPULOCK__LOCK                   
                                (0x0002)        /* Locked */
   6883    001C00              #define MPULOCK__LOCK_L                 
                                (0x0002)
   6884    001C00              #define MPUSEGIE                        
                                (0x0010)        /* Enable NMI Event if a
                                Segment violation */
   6885    001C00              #define MPUSEGIE_L                      
                                (0x0010)
   6886    001C00              #define MPUSEGIE_0                      
                                (0x0000)        /* Segment violation interrupt
                                disabled */
   6887    001C00              #define MPUSEGIE_1                      
                                (0x0010)        /* Segment violation interrupt
                                enabled */
   6888    001C00              #define MPUSEGIE_1_L                    
                                (0x0010)
   6889    001C00              #define MPUSEGIE__DISABLE               
                                (0x0000)        /* Segment violation interrupt
                                disabled */
   6890    001C00              #define MPUSEGIE__ENABLE                
                                (0x0010)        /* Segment violation interrupt
                                enabled */
   6891    001C00              #define MPUSEGIE__ENABLE_L              
                                (0x0010)
   6892    001C00              #define MPUPW                           
                                (0xa500)        /* MPU Password */
   6893    001C00              #define MPUPW_H                         
                                (0x00a5)
   6894    001C00              #define MPUPW0                          
                                (0x0100)        /* MPU Password */
   6895    001C00              #define MPUPW0_H                        
                                (0x0001)
   6896    001C00              #define MPUPW1                          
                                (0x0200)        /* MPU Password */
   6897    001C00              #define MPUPW1_H                        
                                (0x0002)
   6898    001C00              #define MPUPW2                          
                                (0x0400)        /* MPU Password */
   6899    001C00              #define MPUPW2_H                        
                                (0x0004)
   6900    001C00              #define MPUPW3                          
                                (0x0800)        /* MPU Password */
   6901    001C00              #define MPUPW3_H                        
                                (0x0008)
   6902    001C00              #define MPUPW4                          
                                (0x1000)        /* MPU Password */
   6903    001C00              #define MPUPW4_H                        
                                (0x0010)
   6904    001C00              #define MPUPW5                          
                                (0x2000)        /* MPU Password */
   6905    001C00              #define MPUPW5_H                        
                                (0x0020)
   6906    001C00              #define MPUPW6                          
                                (0x4000)        /* MPU Password */
   6907    001C00              #define MPUPW6_H                        
                                (0x0040)
   6908    001C00              #define MPUPW7                          
                                (0x8000)        /* MPU Password */
   6909    001C00              #define MPUPW7_H                        
                                (0x0080)
   6910    001C00              
   6911    001C00              /* MPUCTL1 Control Bits */
   6912    001C00              #define MPUSEG1IFG                      
                                (0x0001)        /* Main Memory Segment 1
                                Violation Interrupt Flag */
   6913    001C00              #define MPUSEG1IFG_L                    
                                (0x0001)
   6914    001C00              #define MPUSEG1IFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   6915    001C00              #define MPUSEG1IFG_1                    
                                (0x0001)        /* Interrupt pending */
   6916    001C00              #define MPUSEG1IFG_1_L                  
                                (0x0001)
   6917    001C00              #define MPUSEG2IFG                      
                                (0x0002)        /* Main Memory Segment 2
                                Violation Interrupt Flag */
   6918    001C00              #define MPUSEG2IFG_L                    
                                (0x0002)
   6919    001C00              #define MPUSEG2IFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   6920    001C00              #define MPUSEG2IFG_1                    
                                (0x0002)        /* Interrupt pending */
   6921    001C00              #define MPUSEG2IFG_1_L                  
                                (0x0002)
   6922    001C00              #define MPUSEG3IFG                      
                                (0x0004)        /* Main Memory Segment 3
                                Violation Interrupt Flag */
   6923    001C00              #define MPUSEG3IFG_L                    
                                (0x0004)
   6924    001C00              #define MPUSEGIIFG                      
                                (0x0008)        /* User Information Memory
                                Violation Interrupt Flag */
   6925    001C00              #define MPUSEGIIFG_L                    
                                (0x0008)
   6926    001C00              #define MPUSEGIIFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
   6927    001C00              #define MPUSEGIIFG_1                    
                                (0x0008)        /* Interrupt pending */
   6928    001C00              #define MPUSEGIIFG_1_L                  
                                (0x0008)
   6929    001C00              #define MPUSEGIPIFG                     
                                (0x0010)        /* IP Encapsulation Access
                                Violation Interrupt Flag */
   6930    001C00              #define MPUSEGIPIFG_L                   
                                (0x0010)
   6931    001C00              
   6932    001C00              /* MPUSAM Control Bits */
   6933    001C00              #define MPUSEG1RE                       
                                (0x0001)        /* MPU Main Memory Segment 1
                                Read Enable */
   6934    001C00              #define MPUSEG1RE_L                     
                                (0x0001)
   6935    001C00              #define MPUSEG1RE_0                     
                                (0x0000)        /* Read on Main Memory Segment
                                1 causes a violation if MPUSEG1WE 
   6936    001C00                                                              
                                           = MPUSEG1XE = 0 */
   6937    001C00              #define MPUSEG1RE_1                     
                                (0x0001)        /* Read on Main Memory Segment
                                1 is allowed */
   6938    001C00              #define MPUSEG1RE_1_L                   
                                (0x0001)
   6939    001C00              #define MPUSEG1RE__DISABLE              
                                (0x0000)        /* Read on Main Memory Segment
                                1 causes a violation if MPUSEG1WE 
   6940    001C00                                                              
                                           = MPUSEG1XE = 0 */
   6941    001C00              #define MPUSEG1RE__ENABLE               
                                (0x0001)        /* Read on Main Memory Segment
                                1 is allowed */
   6942    001C00              #define MPUSEG1RE__ENABLE_L             
                                (0x0001)
   6943    001C00              #define MPUSEG1WE                       
                                (0x0002)        /* MPU Main Memory Segment 1
                                Write Enable */
   6944    001C00              #define MPUSEG1WE_L                     
                                (0x0002)
   6945    001C00              #define MPUSEG1WE_0                     
                                (0x0000)        /* Write on Main Memory Segment
                                1 causes a violation */
   6946    001C00              #define MPUSEG1WE_1                     
                                (0x0002)        /* Write on Main Memory Segment
                                1 is allowed */
   6947    001C00              #define MPUSEG1WE_1_L                   
                                (0x0002)
   6948    001C00              #define MPUSEG1WE__DISABLE              
                                (0x0000)        /* Write on Main Memory Segment
                                1 causes a violation */
   6949    001C00              #define MPUSEG1WE__ENABLE               
                                (0x0002)        /* Write on Main Memory Segment
                                1 is allowed */
   6950    001C00              #define MPUSEG1WE__ENABLE_L             
                                (0x0002)
   6951    001C00              #define MPUSEG1XE                       
                                (0x0004)        /* MPU Main Memory Segment 1
                                Execute Enable */
   6952    001C00              #define MPUSEG1XE_L                     
                                (0x0004)
   6953    001C00              #define MPUSEG1XE_0                     
                                (0x0000)        /* Execute code on Main Memory
                                Segment 1 causes a violation */
   6954    001C00              #define MPUSEG1XE_1                     
                                (0x0004)        /* Execute code on Main Memory
                                Segment 1 is allowed */
   6955    001C00              #define MPUSEG1XE_1_L                   
                                (0x0004)
   6956    001C00              #define MPUSEG1XE__DISABLE              
                                (0x0000)        /* Execute code on Main Memory
                                Segment 1 causes a violation */
   6957    001C00              #define MPUSEG1XE__ENABLE               
                                (0x0004)        /* Execute code on Main Memory
                                Segment 1 is allowed */
   6958    001C00              #define MPUSEG1XE__ENABLE_L             
                                (0x0004)
   6959    001C00              #define MPUSEG1VS                       
                                (0x0008)        /* MPU Main Memory Segment 1
                                Violation Select */
   6960    001C00              #define MPUSEG1VS_L                     
                                (0x0008)
   6961    001C00              #define MPUSEG1VS_0                     
                                (0x0000)        /* Violation in Main Memory
                                Segment 1 asserts the MPUSEG1IFG bit 
   6962    001C00                                                              
                                           and executes a SNMI if enabled by
                                MPUSEGIE = 1 */
   6963    001C00              #define MPUSEG1VS_1                     
                                (0x0008)        /* Violation in Main Memory
                                Segment 1 asserts the MPUSEG1IFG bit 
   6964    001C00                                                              
                                           and executes a PUC */
   6965    001C00              #define MPUSEG1VS_1_L                   
                                (0x0008)
   6966    001C00              #define MPUSEG2RE                       
                                (0x0010)        /* MPU Main Memory Segment 2
                                Read Enable */
   6967    001C00              #define MPUSEG2RE_L                     
                                (0x0010)
   6968    001C00              #define MPUSEG2RE_0                     
                                (0x0000)        /* Read on Main Memory Segment
                                2 causes a violation if MPUSEG2WE 
   6969    001C00                                                              
                                           = MPUSEG2XE = 0 */
   6970    001C00              #define MPUSEG2RE_1                     
                                (0x0010)        /* Read on Main Memory Segment
                                2 is allowed */
   6971    001C00              #define MPUSEG2RE_1_L                   
                                (0x0010)
   6972    001C00              #define MPUSEG2RE__DISABLE              
                                (0x0000)        /* Read on Main Memory Segment
                                2 causes a violation if MPUSEG2WE 
   6973    001C00                                                              
                                           = MPUSEG2XE = 0 */
   6974    001C00              #define MPUSEG2RE__ENABLE               
                                (0x0010)        /* Read on Main Memory Segment
                                2 is allowed */
   6975    001C00              #define MPUSEG2RE__ENABLE_L             
                                (0x0010)
   6976    001C00              #define MPUSEG2WE                       
                                (0x0020)        /* MPU Main Memory Segment 2
                                Write Enable */
   6977    001C00              #define MPUSEG2WE_L                     
                                (0x0020)
   6978    001C00              #define MPUSEG2WE_0                     
                                (0x0000)        /* Write on Main Memory Segment
                                2 causes a violation */
   6979    001C00              #define MPUSEG2WE_1                     
                                (0x0020)        /* Write on Main Memory Segment
                                2 is allowed */
   6980    001C00              #define MPUSEG2WE_1_L                   
                                (0x0020)
   6981    001C00              #define MPUSEG2WE__DISABLE              
                                (0x0000)        /* Write on Main Memory Segment
                                2 causes a violation */
   6982    001C00              #define MPUSEG2WE__ENABLE               
                                (0x0020)        /* Write on Main Memory Segment
                                2 is allowed */
   6983    001C00              #define MPUSEG2WE__ENABLE_L             
                                (0x0020)
   6984    001C00              #define MPUSEG2XE                       
                                (0x0040)        /* MPU Main Memory Segment 2
                                Execute Enable */
   6985    001C00              #define MPUSEG2XE_L                     
                                (0x0040)
   6986    001C00              #define MPUSEG2XE_0                     
                                (0x0000)        /* Execute code on Main Memory
                                Segment 2 causes a violation */
   6987    001C00              #define MPUSEG2XE_1                     
                                (0x0040)        /* Execute code on Main Memory
                                Segment 2 is allowed */
   6988    001C00              #define MPUSEG2XE_1_L                   
                                (0x0040)
   6989    001C00              #define MPUSEG2XE__DISABLE              
                                (0x0000)        /* Execute code on Main Memory
                                Segment 2 causes a violation */
   6990    001C00              #define MPUSEG2XE__ENABLE               
                                (0x0040)        /* Execute code on Main Memory
                                Segment 2 is allowed */
   6991    001C00              #define MPUSEG2XE__ENABLE_L             
                                (0x0040)
   6992    001C00              #define MPUSEG2VS                       
                                (0x0080)        /* MPU Main Memory Segment 2
                                Violation Select */
   6993    001C00              #define MPUSEG2VS_L                     
                                (0x0080)
   6994    001C00              #define MPUSEG2VS_0                     
                                (0x0000)        /* Violation in Main Memory
                                Segment 2 asserts the MPUSEG2IFG bit 
   6995    001C00                                                              
                                           and executes a SNMI if enabled by
                                MPUSEGIE = 1 */
   6996    001C00              #define MPUSEG2VS_1                     
                                (0x0080)        /* Violation in Main Memory
                                Segment 2 asserts the MPUSEG2IFG bit 
   6997    001C00                                                              
                                           and executes a PUC */
   6998    001C00              #define MPUSEG2VS_1_L                   
                                (0x0080)
   6999    001C00              #define MPUSEG3RE                       
                                (0x0100)        /* MPU Main Memory Segment 3
                                Read Enable */
   7000    001C00              #define MPUSEG3RE_H                     
                                (0x0001)
   7001    001C00              #define MPUSEG3RE_0                     
                                (0x0000)        /* Read on Main Memory Segment
                                3 causes a violation if MPUSEG3WE 
   7002    001C00                                                              
                                           = MPUSEG3XE = 0 */
   7003    001C00              #define MPUSEG3RE_1                     
                                (0x0100)        /* Read on Main Memory Segment
                                3 is allowed */
   7004    001C00              #define MPUSEG3RE_1_H                   
                                (0x0001)
   7005    001C00              #define MPUSEG3RE__DISABLE              
                                (0x0000)        /* Read on Main Memory Segment
                                3 causes a violation if MPUSEG3WE 
   7006    001C00                                                              
                                           = MPUSEG3XE = 0 */
   7007    001C00              #define MPUSEG3RE__ENABLE               
                                (0x0100)        /* Read on Main Memory Segment
                                3 is allowed */
   7008    001C00              #define MPUSEG3RE__ENABLE_H             
                                (0x0001)
   7009    001C00              #define MPUSEG3WE                       
                                (0x0200)        /* MPU Main Memory Segment 3
                                Write Enable */
   7010    001C00              #define MPUSEG3WE_H                     
                                (0x0002)
   7011    001C00              #define MPUSEG3WE_0                     
                                (0x0000)        /* Write on Main Memory Segment
                                3 causes a violation */
   7012    001C00              #define MPUSEG3WE_1                     
                                (0x0200)        /* Write on Main Memory Segment
                                3 is allowed */
   7013    001C00              #define MPUSEG3WE_1_H                   
                                (0x0002)
   7014    001C00              #define MPUSEG3WE__DISABLE              
                                (0x0000)        /* Write on Main Memory Segment
                                3 causes a violation */
   7015    001C00              #define MPUSEG3WE__ENABLE               
                                (0x0200)        /* Write on Main Memory Segment
                                3 is allowed */
   7016    001C00              #define MPUSEG3WE__ENABLE_H             
                                (0x0002)
   7017    001C00              #define MPUSEG3XE                       
                                (0x0400)        /* MPU Main Memory Segment 3
                                Execute Enable */
   7018    001C00              #define MPUSEG3XE_H                     
                                (0x0004)
   7019    001C00              #define MPUSEG3XE_0                     
                                (0x0000)        /* Execute code on Main Memory
                                Segment 3 causes a violation */
   7020    001C00              #define MPUSEG3XE_1                     
                                (0x0400)        /* Execute code on Main Memory
                                Segment 3 is allowed */
   7021    001C00              #define MPUSEG3XE_1_H                   
                                (0x0004)
   7022    001C00              #define MPUSEG3XE__DISABLE              
                                (0x0000)        /* Execute code on Main Memory
                                Segment 3 causes a violation */
   7023    001C00              #define MPUSEG3XE__ENABLE               
                                (0x0400)        /* Execute code on Main Memory
                                Segment 3 is allowed */
   7024    001C00              #define MPUSEG3XE__ENABLE_H             
                                (0x0004)
   7025    001C00              #define MPUSEG3VS                       
                                (0x0800)        /* MPU Main Memory Segment 3
                                Violation Select */
   7026    001C00              #define MPUSEG3VS_H                     
                                (0x0008)
   7027    001C00              #define MPUSEG3VS_0                     
                                (0x0000)        /* Violation in Main Memory
                                Segment 3 asserts the MPUSEG3IFG bit 
   7028    001C00                                                              
                                           and executes a SNMI if enabled by
                                MPUSEGIE = 1 */
   7029    001C00              #define MPUSEG3VS_1                     
                                (0x0800)        /* Violation in Main Memory
                                Segment 3 asserts the MPUSEG3IFG bit 
   7030    001C00                                                              
                                           and executes a PUC */
   7031    001C00              #define MPUSEG3VS_1_H                   
                                (0x0008)
   7032    001C00              #define MPUSEGIRE                       
                                (0x1000)        /* MPU User Information Memory
                                Segment Read Enable */
   7033    001C00              #define MPUSEGIRE_H                     
                                (0x0010)
   7034    001C00              #define MPUSEGIRE_0                     
                                (0x0000)        /* Read on User Information
                                Memory causes a violation if 
   7035    001C00                                                              
                                           MPUSEGIWE=MPUSEGIXE=0 */
   7036    001C00              #define MPUSEGIRE_1                     
                                (0x1000)        /* Read on User Information
                                Memory is allowed */
   7037    001C00              #define MPUSEGIRE_1_H                   
                                (0x0010)
   7038    001C00              #define MPUSEGIRE__DISABLE              
                                (0x0000)        /* Read on User Information
                                Memory causes a violation if 
   7039    001C00                                                              
                                           MPUSEGIWE=MPUSEGIXE=0 */
   7040    001C00              #define MPUSEGIRE__ENABLE               
                                (0x1000)        /* Read on User Information
                                Memory is allowed */
   7041    001C00              #define MPUSEGIRE__ENABLE_H             
                                (0x0010)
   7042    001C00              #define MPUSEGIWE                       
                                (0x2000)        /* MPU User Information Memory
                                Segment Write Enable. */
   7043    001C00              #define MPUSEGIWE_H                     
                                (0x0020)
   7044    001C00              #define MPUSEGIWE_0                     
                                (0x0000)        /* Write on User Information
                                Memory causes a violation */
   7045    001C00              #define MPUSEGIWE_1                     
                                (0x2000)        /* Write on User Information
                                Memory is allowed */
   7046    001C00              #define MPUSEGIWE_1_H                   
                                (0x0020)
   7047    001C00              #define MPUSEGIWE__DISABLE              
                                (0x0000)        /* Write on User Information
                                Memory causes a violation */
   7048    001C00              #define MPUSEGIWE__ENABLE               
                                (0x2000)        /* Write on User Information
                                Memory is allowed */
   7049    001C00              #define MPUSEGIWE__ENABLE_H             
                                (0x0020)
   7050    001C00              #define MPUSEGIXE                       
                                (0x4000)        /* MPU User Information Memory
                                Segment Execute Enable */
   7051    001C00              #define MPUSEGIXE_H                     
                                (0x0040)
   7052    001C00              #define MPUSEGIXE_0                     
                                (0x0000)        /* Execute code on User
                                Information Memory causes a violation
                                */
   7053    001C00              #define MPUSEGIXE_1                     
                                (0x4000)        /* Execute code on User
                                Information Memory is allowed */
   7054    001C00              #define MPUSEGIXE_1_H                   
                                (0x0040)
   7055    001C00              #define MPUSEGIXE__DISABLE              
                                (0x0000)        /* Execute code on User
                                Information Memory causes a violation
                                */
   7056    001C00              #define MPUSEGIXE__ENABLE               
                                (0x4000)        /* Execute code on User
                                Information Memory is allowed */
   7057    001C00              #define MPUSEGIXE__ENABLE_H             
                                (0x0040)
   7058    001C00              #define MPUSEGIVS                       
                                (0x8000)        /* MPU User Information Memory
                                Segment Violation Select */
   7059    001C00              #define MPUSEGIVS_H                     
                                (0x0080)
   7060    001C00              #define MPUSEGIVS_0                     
                                (0x0000)        /* Violation in User Informatio
                               n Memory asserts the MPUSEGIIFG 
   7061    001C00                                                              
                                           bit and executes a SNMI if enabled
                                by MPUSEGIE =1 */
   7062    001C00              #define MPUSEGIVS_1                     
                                (0x8000)        /* Violation in User Informatio
                               n Memory asserts the MPUSEGIIFG 
   7063    001C00                                                              
                                           bit and executes a PUC */
   7064    001C00              #define MPUSEGIVS_1_H                   
                                (0x0080)
   7065    001C00              
   7066    001C00              /* MPUIPC0 Control Bits */
   7067    001C00              #define MPUIPVS                         
                                (0x0020)        /* MPU IP Encapsulation segment
                                Violation Select */
   7068    001C00              #define MPUIPVS_L                       
                                (0x0020)
   7069    001C00              #define MPUIPVS_0                       
                                (0x0000)        /* Violation in Main Memory
                                Segment 1 asserts the MPUSEGPIFG bit 
   7070    001C00                                                              
                                           and executes a SNMI if enabled by
                                MPUSEGIE = 1 */
   7071    001C00              #define MPUIPVS_1                       
                                (0x0020)        /* Violation in Main Memory
                                Segment 1 asserts the MPUSEGPIFG bit 
   7072    001C00                                                              
                                           and executes a PUC */
   7073    001C00              #define MPUIPVS_1_L                     
                                (0x0020)
   7074    001C00              #define MPUIPENA                        
                                (0x0040)        /* MPU IP Encapsulation Enable
                                */
   7075    001C00              #define MPUIPENA_L                      
                                (0x0040)
   7076    001C00              #define MPUIPENA_0                      
                                (0x0000)        /* Disabled */
   7077    001C00              #define MPUIPENA_1                      
                                (0x0040)        /* Enabled */
   7078    001C00              #define MPUIPENA_1_L                    
                                (0x0040)
   7079    001C00              #define MPUIPENA__DISABLE               
                                (0x0000)        /* Disabled */
   7080    001C00              #define MPUIPENA__ENABLE                
                                (0x0040)        /* Enabled */
   7081    001C00              #define MPUIPENA__ENABLE_L              
                                (0x0040)
   7082    001C00              #define MPUIPLOCK                       
                                (0x0080)        /* MPU IP Encapsulation Lock
                                */
   7083    001C00              #define MPUIPLOCK_L                     
                                (0x0080)
   7084    001C00              #define MPUIPLOCK_0                     
                                (0x0000)        /* Open */
   7085    001C00              #define MPUIPLOCK_1                     
                                (0x0080)        /* Locked */
   7086    001C00              #define MPUIPLOCK_1_L                   
                                (0x0080)
   7087    001C00              #define MPUIPLOCK__OPEN                 
                                (0x0000)        /* Open */
   7088    001C00              #define MPUIPLOCK__LOCK                 
                                (0x0080)        /* Locked */
   7089    001C00              #define MPUIPLOCK__LOCK_L               
                                (0x0080)
   7090    001C00              
   7091    001C00              
   7092    001C00              /***********************************************
                               ******************************
   7093    001C00               MPY32 Registers
   7094    001C00              ************************************************
                               *****************************/
   7095    001C00              
   7096    001C00              #define __MSP430_HAS_MPY32__                  /*
                                Definition to show that module is available
                                */
   7097    001C00              #define __MSP430_BASEADDRESS_MPY32__ 0x04C0
   7098    001C00              #define MPY32_BASE             __MSP430_BASEADDR
                               ESS_MPY32__
   7099    001C00              
   7100    001C00              #define  MPY_                           
                                (0x4C0u)        /* 16-bit operand one  multiply
                                */
   7101    001C00              DEFCW(   MPY                 , MPY_)
   7101.1  001C00              sfrb MPY_L = (0x4C0u);
   7101.2  001C00              sfrb MPY_H = (0x4C0u)+1;
   7101.3  001C00              sfrw MPY   = (0x4C0u);
   7101.4  001C00                    endm
   7102    001C00              #define  MPYS_                          
                                (0x4C2u)        /* 16-bit operand one  signed
                                multiply */
   7103    001C00              DEFCW(   MPYS                , MPYS_)
   7103.1  001C00              sfrb MPYS_L = (0x4C2u);
   7103.2  001C00              sfrb MPYS_H = (0x4C2u)+1;
   7103.3  001C00              sfrw MPYS   = (0x4C2u);
   7103.4  001C00                    endm
   7104    001C00              #define  MAC_                           
                                (0x4C4u)        /* 16-bit operand one  multiply
                                accumulate */
   7105    001C00              DEFCW(   MAC                 , MAC_)
   7105.1  001C00              sfrb MAC_L = (0x4C4u);
   7105.2  001C00              sfrb MAC_H = (0x4C4u)+1;
   7105.3  001C00              sfrw MAC   = (0x4C4u);
   7105.4  001C00                    endm
   7106    001C00              #define  MACS_                          
                                (0x4C6u)        /* 16-bit operand one  signed
                                multiply accumulate */
   7107    001C00              DEFCW(   MACS                , MACS_)
   7107.1  001C00              sfrb MACS_L = (0x4C6u);
   7107.2  001C00              sfrb MACS_H = (0x4C6u)+1;
   7107.3  001C00              sfrw MACS   = (0x4C6u);
   7107.4  001C00                    endm
   7108    001C00              #define  OP2_                           
                                (0x4C8u)        /* 16-bit operand two
                                */
   7109    001C00              DEFCW(   OP2                 , OP2_)
   7109.1  001C00              sfrb OP2_L = (0x4C8u);
   7109.2  001C00              sfrb OP2_H = (0x4C8u)+1;
   7109.3  001C00              sfrw OP2   = (0x4C8u);
   7109.4  001C00                    endm
   7110    001C00              #define  RESLO_                         
                                (0x4CAu)        /* 16x16-bit result low word
                                */
   7111    001C00              DEFCW(   RESLO               , RESLO_)
   7111.1  001C00              sfrb RESLO_L = (0x4CAu);
   7111.2  001C00              sfrb RESLO_H = (0x4CAu)+1;
   7111.3  001C00              sfrw RESLO   = (0x4CAu);
   7111.4  001C00                    endm
   7112    001C00              #define  RESHI_                         
                                (0x4CCu)        /* 16x16-bit result high word
                                */
   7113    001C00              DEFCW(   RESHI               , RESHI_)
   7113.1  001C00              sfrb RESHI_L = (0x4CCu);
   7113.2  001C00              sfrb RESHI_H = (0x4CCu)+1;
   7113.3  001C00              sfrw RESHI   = (0x4CCu);
   7113.4  001C00                    endm
   7114    001C00              #define  SUMEXT_                        
                                (0x4CEu)        /* 16x16-bit sum extension
                                register */
   7115    001C00              DEFCW(   SUMEXT              , SUMEXT_)
   7115.1  001C00              sfrb SUMEXT_L = (0x4CEu);
   7115.2  001C00              sfrb SUMEXT_H = (0x4CEu)+1;
   7115.3  001C00              sfrw SUMEXT   = (0x4CEu);
   7115.4  001C00                    endm
   7116    001C00              #define  MPY32L_                        
                                (0x4D0u)        /* 32-bit operand 1  multiply 
                                low word */
   7117    001C00              DEFCW(   MPY32L              , MPY32L_)
   7117.1  001C00              sfrb MPY32L_L = (0x4D0u);
   7117.2  001C00              sfrb MPY32L_H = (0x4D0u)+1;
   7117.3  001C00              sfrw MPY32L   = (0x4D0u);
   7117.4  001C00                    endm
   7118    001C00              #define  MPY32H_                        
                                (0x4D2u)        /* 32-bit operand 1  multiply 
                                high word */
   7119    001C00              DEFCW(   MPY32H              , MPY32H_)
   7119.1  001C00              sfrb MPY32H_L = (0x4D2u);
   7119.2  001C00              sfrb MPY32H_H = (0x4D2u)+1;
   7119.3  001C00              sfrw MPY32H   = (0x4D2u);
   7119.4  001C00                    endm
   7120    001C00              #define  MPYS32L_                       
                                (0x4D4u)        /* 32-bit operand 1  signed
                                multiply  low word */
   7121    001C00              DEFCW(   MPYS32L             , MPYS32L_)
   7121.1  001C00              sfrb MPYS32L_L = (0x4D4u);
   7121.2  001C00              sfrb MPYS32L_H = (0x4D4u)+1;
   7121.3  001C00              sfrw MPYS32L   = (0x4D4u);
   7121.4  001C00                    endm
   7122    001C00              #define  MPYS32H_                       
                                (0x4D6u)        /* 32-bit operand 1  signed
                                multiply  high word */
   7123    001C00              DEFCW(   MPYS32H             , MPYS32H_)
   7123.1  001C00              sfrb MPYS32H_L = (0x4D6u);
   7123.2  001C00              sfrb MPYS32H_H = (0x4D6u)+1;
   7123.3  001C00              sfrw MPYS32H   = (0x4D6u);
   7123.4  001C00                    endm
   7124    001C00              #define  MAC32L_                        
                                (0x4D8u)        /* 32-bit operand 1  multiply
                                accumulate  low word */
   7125    001C00              DEFCW(   MAC32L              , MAC32L_)
   7125.1  001C00              sfrb MAC32L_L = (0x4D8u);
   7125.2  001C00              sfrb MAC32L_H = (0x4D8u)+1;
   7125.3  001C00              sfrw MAC32L   = (0x4D8u);
   7125.4  001C00                    endm
   7126    001C00              #define  MAC32H_                        
                                (0x4DAu)        /* 32-bit operand 1  multiply
                                accumulate  high word */
   7127    001C00              DEFCW(   MAC32H              , MAC32H_)
   7127.1  001C00              sfrb MAC32H_L = (0x4DAu);
   7127.2  001C00              sfrb MAC32H_H = (0x4DAu)+1;
   7127.3  001C00              sfrw MAC32H   = (0x4DAu);
   7127.4  001C00                    endm
   7128    001C00              #define  MACS32L_                       
                                (0x4DCu)        /* 32-bit operand 1  signed
                                multiply accumulate  low word */
   7129    001C00              DEFCW(   MACS32L             , MACS32L_)
   7129.1  001C00              sfrb MACS32L_L = (0x4DCu);
   7129.2  001C00              sfrb MACS32L_H = (0x4DCu)+1;
   7129.3  001C00              sfrw MACS32L   = (0x4DCu);
   7129.4  001C00                    endm
   7130    001C00              #define  MACS32H_                       
                                (0x4DEu)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7131    001C00              DEFCW(   MACS32H             , MACS32H_)
   7131.1  001C00              sfrb MACS32H_L = (0x4DEu);
   7131.2  001C00              sfrb MACS32H_H = (0x4DEu)+1;
   7131.3  001C00              sfrw MACS32H   = (0x4DEu);
   7131.4  001C00                    endm
   7132    001C00              #define  OP2L_                          
                                (0x4E0u)        /* 32-bit operand 2  low word
                                */
   7133    001C00              DEFCW(   OP2L                , OP2L_)
   7133.1  001C00              sfrb OP2L_L = (0x4E0u);
   7133.2  001C00              sfrb OP2L_H = (0x4E0u)+1;
   7133.3  001C00              sfrw OP2L   = (0x4E0u);
   7133.4  001C00                    endm
   7134    001C00              #define  OP2H_                          
                                (0x4E2u)        /* 32-bit operand 2  high word
                                */
   7135    001C00              DEFCW(   OP2H                , OP2H_)
   7135.1  001C00              sfrb OP2H_L = (0x4E2u);
   7135.2  001C00              sfrb OP2H_H = (0x4E2u)+1;
   7135.3  001C00              sfrw OP2H   = (0x4E2u);
   7135.4  001C00                    endm
   7136    001C00              #define  RES0_                          
                                (0x4E4u)        /* 32x32-bit result 0  least
                                significant word */
   7137    001C00              DEFCW(   RES0                , RES0_)
   7137.1  001C00              sfrb RES0_L = (0x4E4u);
   7137.2  001C00              sfrb RES0_H = (0x4E4u)+1;
   7137.3  001C00              sfrw RES0   = (0x4E4u);
   7137.4  001C00                    endm
   7138    001C00              #define  RES1_                          
                                (0x4E6u)        /* 32x32-bit result 1
                                */
   7139    001C00              DEFCW(   RES1                , RES1_)
   7139.1  001C00              sfrb RES1_L = (0x4E6u);
   7139.2  001C00              sfrb RES1_H = (0x4E6u)+1;
   7139.3  001C00              sfrw RES1   = (0x4E6u);
   7139.4  001C00                    endm
   7140    001C00              #define  RES2_                          
                                (0x4E8u)        /* 32x32-bit result 2
                                */
   7141    001C00              DEFCW(   RES2                , RES2_)
   7141.1  001C00              sfrb RES2_L = (0x4E8u);
   7141.2  001C00              sfrb RES2_H = (0x4E8u)+1;
   7141.3  001C00              sfrw RES2   = (0x4E8u);
   7141.4  001C00                    endm
   7142    001C00              #define  RES3_                          
                                (0x4EAu)        /* 32x32-bit result 3  most
                                significant word */
   7143    001C00              DEFCW(   RES3                , RES3_)
   7143.1  001C00              sfrb RES3_L = (0x4EAu);
   7143.2  001C00              sfrb RES3_H = (0x4EAu)+1;
   7143.3  001C00              sfrw RES3   = (0x4EAu);
   7143.4  001C00                    endm
   7144    001C00              #define  MPY32CTL0_                     
                                (0x4ECu)        /* MPY32 control register 0
                                */
   7145    001C00              DEFCW(   MPY32CTL0           , MPY32CTL0_)
   7145.1  001C00              sfrb MPY32CTL0_L = (0x4ECu);
   7145.2  001C00              sfrb MPY32CTL0_H = (0x4ECu)+1;
   7145.3  001C00              sfrw MPY32CTL0   = (0x4ECu);
   7145.4  001C00                    endm
   7146    001C00              
   7147    001C00              /* MPY32 Register Offsets */
   7148    001C00              #define OFS_MPY                         
                                (0x0000u)
   7149    001C00              #define OFS_MPY_L                       
                                OFS_MPY
   7150    001C00              #define OFS_MPY_H                       
                                OFS_MPY+1
   7151    001C00              #define OFS_MPYS                        
                                (0x0002u)
   7152    001C00              #define OFS_MPYS_L                      
                                OFS_MPYS
   7153    001C00              #define OFS_MPYS_H                      
                                OFS_MPYS+1
   7154    001C00              #define OFS_MAC                         
                                (0x0004u)
   7155    001C00              #define OFS_MAC_L                       
                                OFS_MAC
   7156    001C00              #define OFS_MAC_H                       
                                OFS_MAC+1
   7157    001C00              #define OFS_MACS                        
                                (0x0006u)
   7158    001C00              #define OFS_MACS_L                      
                                OFS_MACS
   7159    001C00              #define OFS_MACS_H                      
                                OFS_MACS+1
   7160    001C00              #define OFS_OP2                         
                                (0x0008u)
   7161    001C00              #define OFS_OP2_L                       
                                OFS_OP2
   7162    001C00              #define OFS_OP2_H                       
                                OFS_OP2+1
   7163    001C00              #define OFS_RESLO                       
                                (0x000Au)
   7164    001C00              #define OFS_RESLO_L                     
                                OFS_RESLO
   7165    001C00              #define OFS_RESLO_H                     
                                OFS_RESLO+1
   7166    001C00              #define OFS_RESHI                       
                                (0x000Cu)
   7167    001C00              #define OFS_RESHI_L                     
                                OFS_RESHI
   7168    001C00              #define OFS_RESHI_H                     
                                OFS_RESHI+1
   7169    001C00              #define OFS_SUMEXT                      
                                (0x000Eu)
   7170    001C00              #define OFS_SUMEXT_L                    
                                OFS_SUMEXT
   7171    001C00              #define OFS_SUMEXT_H                    
                                OFS_SUMEXT+1
   7172    001C00              #define OFS_MPY32L                      
                                (0x0010u)
   7173    001C00              #define OFS_MPY32L_L                    
                                OFS_MPY32L
   7174    001C00              #define OFS_MPY32L_H                    
                                OFS_MPY32L+1
   7175    001C00              #define OFS_MPY32H                      
                                (0x0012u)
   7176    001C00              #define OFS_MPY32H_L                    
                                OFS_MPY32H
   7177    001C00              #define OFS_MPY32H_H                    
                                OFS_MPY32H+1
   7178    001C00              #define OFS_MPYS32L                     
                                (0x0014u)
   7179    001C00              #define OFS_MPYS32L_L                   
                                OFS_MPYS32L
   7180    001C00              #define OFS_MPYS32L_H                   
                                OFS_MPYS32L+1
   7181    001C00              #define OFS_MPYS32H                     
                                (0x0016u)
   7182    001C00              #define OFS_MPYS32H_L                   
                                OFS_MPYS32H
   7183    001C00              #define OFS_MPYS32H_H                   
                                OFS_MPYS32H+1
   7184    001C00              #define OFS_MAC32L                      
                                (0x0018u)
   7185    001C00              #define OFS_MAC32L_L                    
                                OFS_MAC32L
   7186    001C00              #define OFS_MAC32L_H                    
                                OFS_MAC32L+1
   7187    001C00              #define OFS_MAC32H                      
                                (0x001Au)
   7188    001C00              #define OFS_MAC32H_L                    
                                OFS_MAC32H
   7189    001C00              #define OFS_MAC32H_H                    
                                OFS_MAC32H+1
   7190    001C00              #define OFS_MACS32L                     
                                (0x001Cu)
   7191    001C00              #define OFS_MACS32L_L                   
                                OFS_MACS32L
   7192    001C00              #define OFS_MACS32L_H                   
                                OFS_MACS32L+1
   7193    001C00              #define OFS_MACS32H                     
                                (0x001Eu)
   7194    001C00              #define OFS_MACS32H_L                   
                                OFS_MACS32H
   7195    001C00              #define OFS_MACS32H_H                   
                                OFS_MACS32H+1
   7196    001C00              #define OFS_OP2L                        
                                (0x0020u)
   7197    001C00              #define OFS_OP2L_L                      
                                OFS_OP2L
   7198    001C00              #define OFS_OP2L_H                      
                                OFS_OP2L+1
   7199    001C00              #define OFS_OP2H                        
                                (0x0022u)
   7200    001C00              #define OFS_OP2H_L                      
                                OFS_OP2H
   7201    001C00              #define OFS_OP2H_H                      
                                OFS_OP2H+1
   7202    001C00              #define OFS_RES0                        
                                (0x0024u)
   7203    001C00              #define OFS_RES0_L                      
                                OFS_RES0
   7204    001C00              #define OFS_RES0_H                      
                                OFS_RES0+1
   7205    001C00              #define OFS_RES1                        
                                (0x0026u)
   7206    001C00              #define OFS_RES1_L                      
                                OFS_RES1
   7207    001C00              #define OFS_RES1_H                      
                                OFS_RES1+1
   7208    001C00              #define OFS_RES2                        
                                (0x0028u)
   7209    001C00              #define OFS_RES2_L                      
                                OFS_RES2
   7210    001C00              #define OFS_RES2_H                      
                                OFS_RES2+1
   7211    001C00              #define OFS_RES3                        
                                (0x002Au)
   7212    001C00              #define OFS_RES3_L                      
                                OFS_RES3
   7213    001C00              #define OFS_RES3_H                      
                                OFS_RES3+1
   7214    001C00              #define OFS_MPY32CTL0                   
                                (0x002Cu)
   7215    001C00              #define OFS_MPY32CTL0_L                 
                                OFS_MPY32CTL0
   7216    001C00              #define OFS_MPY32CTL0_H                 
                                OFS_MPY32CTL0+1
   7217    001C00              
   7218    001C00              /* MPY32 Control Bits */
   7219    001C00              
   7220    001C00              /* MACS32H Control Bits */
   7221    001C00              #define MACS32H0                        
                                (0x0100)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7222    001C00              #define MACS32H0_H                      
                                (0x0001)
   7223    001C00              #define MACS32H1                        
                                (0x0200)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7224    001C00              #define MACS32H1_H                      
                                (0x0002)
   7225    001C00              #define MACS32H2                        
                                (0x0400)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7226    001C00              #define MACS32H2_H                      
                                (0x0004)
   7227    001C00              #define MACS32H3                        
                                (0x0800)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7228    001C00              #define MACS32H3_H                      
                                (0x0008)
   7229    001C00              #define MACS32H4                        
                                (0x1000)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7230    001C00              #define MACS32H4_H                      
                                (0x0010)
   7231    001C00              #define MACS32H5                        
                                (0x2000)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7232    001C00              #define MACS32H5_H                      
                                (0x0020)
   7233    001C00              #define MACS32H6                        
                                (0x4000)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7234    001C00              #define MACS32H6_H                      
                                (0x0040)
   7235    001C00              #define MACS32H7                        
                                (0x8000)        /* 32-bit operand 1  signed
                                multiply accumulate  high word */
   7236    001C00              #define MACS32H7_H                      
                                (0x0080)
   7237    001C00              
   7238    001C00              /* MPY32CTL0 Control Bits */
   7239    001C00              #define MPYDLY32                        
                                (0x0200)        /* Delayed write mode.
                                */
   7240    001C00              #define MPYDLY32_H                      
                                (0x0002)
   7241    001C00              #define MPYDLY32_0                      
                                (0x0000)        /* Writes are delayed until
                                64-bit result (RES0 to RES3) is 
   7242    001C00                                                              
                                           available. */
   7243    001C00              #define MPYDLY32_1                      
                                (0x0200)        /* Writes are delayed until
                                32-bit result (RES0 to RES1) is 
   7244    001C00                                                              
                                           available. 8 MPYDLYWRTEN */
   7245    001C00              #define MPYDLY32_1_H                    
                                (0x0002)
   7246    001C00              #define MPYDLYWRTEN                     
                                (0x0100)        /* Delayed write enable.
                                */
   7247    001C00              #define MPYDLYWRTEN_H                   
                                (0x0001)
   7248    001C00              #define MPYDLYWRTEN_0                   
                                (0x0000)        /* Writes are not delayed.
                                */
   7249    001C00              #define MPYDLYWRTEN_1                   
                                (0x0100)        /* Writes are delayed.
                                */
   7250    001C00              #define MPYDLYWRTEN_1_H                 
                                (0x0001)
   7251    001C00              #define MPYOP2_32                       
                                (0x0080)        /* Multiplier bit width of
                                operand 2 */
   7252    001C00              #define MPYOP2_32_L                     
                                (0x0080)
   7253    001C00              #define MPYOP2_32_0                     
                                (0x0000)        /* 16 bits. */
   7254    001C00              #define MPYOP2_32_1                     
                                (0x0080)        /* 32 bits. */
   7255    001C00              #define MPYOP2_32_1_L                   
                                (0x0080)
   7256    001C00              #define MPYOP2_32__16                   
                                (0x0000)        /* 16 bits. */
   7257    001C00              #define MPYOP2_32__32                   
                                (0x0080)        /* 32 bits. */
   7258    001C00              #define MPYOP2_32__32_L                 
                                (0x0080)
   7259    001C00              #define MPYOP1_32                       
                                (0x0040)        /* Multiplier bit width of
                                operand 1 */
   7260    001C00              #define MPYOP1_32_L                     
                                (0x0040)
   7261    001C00              #define MPYOP1_32_0                     
                                (0x0000)        /* 16 bits. */
   7262    001C00              #define MPYOP1_32_1                     
                                (0x0040)        /* 32 bits. */
   7263    001C00              #define MPYOP1_32_1_L                   
                                (0x0040)
   7264    001C00              #define MPYOP1_32__16                   
                                (0x0000)        /* 16 bits. */
   7265    001C00              #define MPYOP1_32__32                   
                                (0x0040)        /* 32 bits. */
   7266    001C00              #define MPYOP1_32__32_L                 
                                (0x0040)
   7267    001C00              #define MPYM                            
                                (0x0030)        /* Multiplier mode */
   7268    001C00              #define MPYM_L                          
                                (0x0030)
   7269    001C00              #define MPYM0                           
                                (0x0010)        /* Multiplier mode */
   7270    001C00              #define MPYM0_L                         
                                (0x0010)
   7271    001C00              #define MPYM1                           
                                (0x0020)        /* Multiplier mode */
   7272    001C00              #define MPYM1_L                         
                                (0x0020)
   7273    001C00              #define MPYM_0                          
                                (0x0000)        /* MPY  Multiply */
   7274    001C00              #define MPYM_1                          
                                (0x0010)        /* MPYS  Signed multiply
                                */
   7275    001C00              #define MPYM_1_L                        
                                (0x0010)
   7276    001C00              #define MPYM_2                          
                                (0x0020)        /* MAC  Multiply accumulate
                                */
   7277    001C00              #define MPYM_2_L                        
                                (0x0020)
   7278    001C00              #define MPYM_3                          
                                (0x0030)        /* MACS  Signed multiply
                                accumulate */
   7279    001C00              #define MPYM_3_L                        
                                (0x0030)
   7280    001C00              #define MPYM__MPY                       
                                (0x0000)        /* MPY  Multiply */
   7281    001C00              #define MPYM__MPYS                      
                                (0x0010)        /* MPYS  Signed multiply
                                */
   7282    001C00              #define MPYM__MPYS_L                    
                                (0x0010)
   7283    001C00              #define MPYM__MAC                       
                                (0x0020)        /* MAC  Multiply accumulate
                                */
   7284    001C00              #define MPYM__MAC_L                     
                                (0x0020)
   7285    001C00              #define MPYM__MACS                      
                                (0x0030)        /* MACS  Signed multiply
                                accumulate */
   7286    001C00              #define MPYM__MACS_L                    
                                (0x0030)
   7287    001C00              #define MPYSAT                          
                                (0x0008)        /* Saturation mode */
   7288    001C00              #define MPYSAT_L                        
                                (0x0008)
   7289    001C00              #define MPYSAT_0                        
                                (0x0000)        /* Saturation mode disabled.
                                */
   7290    001C00              #define MPYSAT_1                        
                                (0x0008)        /* Saturation mode enabled.
                                */
   7291    001C00              #define MPYSAT_1_L                      
                                (0x0008)
   7292    001C00              #define MPYSAT__DISABLE                 
                                (0x0000)        /* Saturation mode disabled.
                                */
   7293    001C00              #define MPYSAT__ENABLE                  
                                (0x0008)        /* Saturation mode enabled.
                                */
   7294    001C00              #define MPYSAT__ENABLE_L                
                                (0x0008)
   7295    001C00              #define MPYFRAC                         
                                (0x0004)        /* Fractional mode. */
   7296    001C00              #define MPYFRAC_L                       
                                (0x0004)
   7297    001C00              #define MPYFRAC_0                       
                                (0x0000)        /* Fractional mode disabled.
                                */
   7298    001C00              #define MPYFRAC_1                       
                                (0x0004)        /* Fractional mode enabled.
                                */
   7299    001C00              #define MPYFRAC_1_L                     
                                (0x0004)
   7300    001C00              #define MPYFRAC__DISABLE                
                                (0x0000)        /* Fractional mode disabled.
                                */
   7301    001C00              #define MPYFRAC__ENABLE                 
                                (0x0004)        /* Fractional mode enabled.
                                */
   7302    001C00              #define MPYFRAC__ENABLE_L               
                                (0x0004)
   7303    001C00              #define MPYC                            
                                (0x0001)        /* Carry of the multiplier
                                */
   7304    001C00              #define MPYC_L                          
                                (0x0001)
   7305    001C00              #define MPYC_0                          
                                (0x0000)        /* No carry for result.
                                */
   7306    001C00              #define MPYC_1                          
                                (0x0001)        /* Result has a carry.
                                */
   7307    001C00              #define MPYC_1_L                        
                                (0x0001)
   7308    001C00              
   7309    001C00              
   7310    001C00              /***********************************************
                               ******************************
   7311    001C00               PMM Registers
   7312    001C00              ************************************************
                               *****************************/
   7313    001C00              
   7314    001C00              #define __MSP430_HAS_PMM__                    /*
                                Definition to show that module is available
                                */
   7315    001C00              #define __MSP430_BASEADDRESS_PMM__ 0x0120
   7316    001C00              #define PMM_BASE               __MSP430_BASEADDR
                               ESS_PMM__
   7317    001C00              
   7318    001C00              #define  PMMCTL0_                       
                                (0x120u)        /* PMM control register 0
                                */
   7319    001C00              DEFCW(   PMMCTL0             , PMMCTL0_)
   7319.1  001C00              sfrb PMMCTL0_L = (0x120u);
   7319.2  001C00              sfrb PMMCTL0_H = (0x120u)+1;
   7319.3  001C00              sfrw PMMCTL0   = (0x120u);
   7319.4  001C00                    endm
   7320    001C00              #define  PMMIFG_                        
                                (0x12Au)        /* PMM interrupt flag register
                                */
   7321    001C00              DEFCW(   PMMIFG              , PMMIFG_)
   7321.1  001C00              sfrb PMMIFG_L = (0x12Au);
   7321.2  001C00              sfrb PMMIFG_H = (0x12Au)+1;
   7321.3  001C00              sfrw PMMIFG   = (0x12Au);
   7321.4  001C00                    endm
   7322    001C00              #define  PM5CTL0_                       
                                (0x130u)        /* Power mode 5 control
                                register 0 */
   7323    001C00              DEFCW(   PM5CTL0             , PM5CTL0_)
   7323.1  001C00              sfrb PM5CTL0_L = (0x130u);
   7323.2  001C00              sfrb PM5CTL0_H = (0x130u)+1;
   7323.3  001C00              sfrw PM5CTL0   = (0x130u);
   7323.4  001C00                    endm
   7324    001C00              
   7325    001C00              /* PMM Register Offsets */
   7326    001C00              #define OFS_PMMCTL0                     
                                (0x0000u)
   7327    001C00              #define OFS_PMMCTL0_L                   
                                OFS_PMMCTL0
   7328    001C00              #define OFS_PMMCTL0_H                   
                                OFS_PMMCTL0+1
   7329    001C00              #define OFS_PMMIFG                      
                                (0x000Au)
   7330    001C00              #define OFS_PMMIFG_L                    
                                OFS_PMMIFG
   7331    001C00              #define OFS_PMMIFG_H                    
                                OFS_PMMIFG+1
   7332    001C00              #define OFS_PM5CTL0                     
                                (0x0010u)
   7333    001C00              #define OFS_PM5CTL0_L                   
                                OFS_PM5CTL0
   7334    001C00              #define OFS_PM5CTL0_H                   
                                OFS_PM5CTL0+1
   7335    001C00              
   7336    001C00              /* PMM Control Bits */
   7337    001C00              
   7338    001C00              /* PMMCTL0 Control Bits */
   7339    001C00              #define PMMSWBOR                        
                                (0x0004)        /* Software brownout reset.
                                */
   7340    001C00              #define PMMSWBOR_L                      
                                (0x0004)
   7341    001C00              #define PMMSWBOR_0                      
                                (0x0000)        /* Normal operation */
   7342    001C00              #define PMMSWBOR_1                      
                                (0x0004)        /* Set to 1 to trigger a BOR
                                */
   7343    001C00              #define PMMSWBOR_1_L                    
                                (0x0004)
   7344    001C00              #define PMMSWPOR                        
                                (0x0008)        /* Software POR. */
   7345    001C00              #define PMMSWPOR_L                      
                                (0x0008)
   7346    001C00              #define PMMSWPOR_0                      
                                (0x0000)        /* Normal operation */
   7347    001C00              #define PMMSWPOR_1                      
                                (0x0008)        /* Set to 1 to trigger a POR
                                */
   7348    001C00              #define PMMSWPOR_1_L                    
                                (0x0008)
   7349    001C00              #define PMMREGOFF                       
                                (0x0010)        /* Regulator off */
   7350    001C00              #define PMMREGOFF_L                     
                                (0x0010)
   7351    001C00              #define PMMREGOFF_0                     
                                (0x0000)        /* Regulator remains on when
                                going into LPM3 or LPM4 */
   7352    001C00              #define PMMREGOFF_1                     
                                (0x0010)        /* Regulator is turned off when
                                going to LPM3 or LPM4. System 
   7353    001C00                                                              
                                           enters LPM3.5 or LPM4.5, respectivel
                               y. */
   7354    001C00              #define PMMREGOFF_1_L                   
                                (0x0010)
   7355    001C00              #define SVSHE                           
                                (0x0040)        /* High-side SVS enable.
                                */
   7356    001C00              #define SVSHE_L                         
                                (0x0040)
   7357    001C00              #define SVSHE_0                         
                                (0x0000)        /* High-side SVS (SVSH) is
                                disabled in LPM2, LPM3, LPM4, LPM3.5,
                                
   7358    001C00                                                              
                                           and LPM4.5. SVSH is always enabled
                                in active mode, LPM0, and 
   7359    001C00                                                              
                                           LPM1. */
   7360    001C00              #define SVSHE_1                         
                                (0x0040)        /* SVSH is always enabled.
                                */
   7361    001C00              #define SVSHE_1_L                       
                                (0x0040)
   7362    001C00              #define PMMPW                           
                                (0xa500)        /* PMM password. */
   7363    001C00              #define PMMPW_H                         
                                (0x00a5)
   7364    001C00              #define PMMPW0                          
                                (0x0100)        /* PMM password. */
   7365    001C00              #define PMMPW0_H                        
                                (0x0001)
   7366    001C00              #define PMMPW1                          
                                (0x0200)        /* PMM password. */
   7367    001C00              #define PMMPW1_H                        
                                (0x0002)
   7368    001C00              #define PMMPW2                          
                                (0x0400)        /* PMM password. */
   7369    001C00              #define PMMPW2_H                        
                                (0x0004)
   7370    001C00              #define PMMPW3                          
                                (0x0800)        /* PMM password. */
   7371    001C00              #define PMMPW3_H                        
                                (0x0008)
   7372    001C00              #define PMMPW4                          
                                (0x1000)        /* PMM password. */
   7373    001C00              #define PMMPW4_H                        
                                (0x0010)
   7374    001C00              #define PMMPW5                          
                                (0x2000)        /* PMM password. */
   7375    001C00              #define PMMPW5_H                        
                                (0x0020)
   7376    001C00              #define PMMPW6                          
                                (0x4000)        /* PMM password. */
   7377    001C00              #define PMMPW6_H                        
                                (0x0040)
   7378    001C00              #define PMMPW7                          
                                (0x8000)        /* PMM password. */
   7379    001C00              #define PMMPW7_H                        
                                (0x0080)
   7380    001C00              
   7381    001C00              /* PMMIFG Control Bits */
   7382    001C00              #define PMMBORIFG                       
                                (0x0100)        /* PMM software brownout reset
                                interrupt flag. */
   7383    001C00              #define PMMBORIFG_H                     
                                (0x0001)
   7384    001C00              #define PMMBORIFG_0                     
                                (0x0000)        /* Reset not due to PMMSWBOR
                                */
   7385    001C00              #define PMMBORIFG_1                     
                                (0x0100)        /* Reset due to PMMSWBOR
                                */
   7386    001C00              #define PMMBORIFG_1_H                   
                                (0x0001)
   7387    001C00              #define PMMRSTIFG                       
                                (0x0200)        /* PMM reset pin interrupt
                                flag. */
   7388    001C00              #define PMMRSTIFG_H                     
                                (0x0002)
   7389    001C00              #define PMMPORIFG                       
                                (0x0400)        /* PMM software POR interrupt
                                flag. */
   7390    001C00              #define PMMPORIFG_H                     
                                (0x0004)
   7391    001C00              #define SVSHIFG                         
                                (0x2000)        /* High-side SVS interrupt
                                flag. */
   7392    001C00              #define SVSHIFG_H                       
                                (0x0020)
   7393    001C00              #define SVSHIFG_0                       
                                (0x0000)        /* Reset not due to SVSH
                                */
   7394    001C00              #define SVSHIFG_1                       
                                (0x2000)        /* Reset due to SVSH */
   7395    001C00              #define SVSHIFG_1_H                     
                                (0x0020)
   7396    001C00              #define PMMLPM5IFG                      
                                (0x8000)        /* LPMx.5 flag. */
   7397    001C00              #define PMMLPM5IFG_H                    
                                (0x0080)
   7398    001C00              #define PMMLPM5IFG_0                    
                                (0x0000)        /* Reset not due to wake-up
                                from LPMx.5 */
   7399    001C00              #define PMMLPM5IFG_1                    
                                (0x8000)        /* Reset due to wake-up from
                                LPMx.5 */
   7400    001C00              #define PMMLPM5IFG_1_H                  
                                (0x0080)
   7401    001C00              
   7402    001C00              /* PM5CTL0 Control Bits */
   7403    001C00              #define LOCKLPM5                        
                                (0x0001)        /* LPMx.5 Lock Bit */
   7404    001C00              #define LOCKLPM5_L                      
                                (0x0001)
   7405    001C00              #define LOCKLPM5_0                      
                                (0x0000)        /* LPMx.5 configuration is not
                                locked and defaults to its reset 
   7406    001C00                                                              
                                           condition. */
   7407    001C00              #define LOCKLPM5_1                      
                                (0x0001)        /* LPMx.5 configuration remains
                                locked. Pin state is held during 
   7408    001C00                                                              
                                           LPMx.5 entry and exit. */
   7409    001C00              #define LOCKLPM5_1_L                    
                                (0x0001)
   7410    001C00              
   7411    001C00              
   7412    001C00              /***********************************************
                               ******************************
   7413    001C00               RAMCTL Registers
   7414    001C00              ************************************************
                               *****************************/
   7415    001C00              
   7416    001C00              #define __MSP430_HAS_RAMCTL__                 /*
                                Definition to show that module is available
                                */
   7417    001C00              #define __MSP430_BASEADDRESS_RAMCTL__ 0x0158
   7418    001C00              #define RAMCTL_BASE            __MSP430_BASEADDR
                               ESS_RAMCTL__
   7419    001C00              #define __MSP430_HAS_RAMCTL_CONFIG__ 1         
                                /* Definition to show the Module config
                                */
   7420    001C00              
   7421    001C00              #define  RCCTL0_                        
                                (0x158u)        /* RAM Controller Control 0
                                */
   7422    001C00              DEFCW(   RCCTL0              , RCCTL0_)
   7422.1  001C00              sfrb RCCTL0_L = (0x158u);
   7422.2  001C00              sfrb RCCTL0_H = (0x158u)+1;
   7422.3  001C00              sfrw RCCTL0   = (0x158u);
   7422.4  001C00                    endm
   7423    001C00              
   7424    001C00              /* RAMCTL Register Offsets */
   7425    001C00              #define OFS_RCCTL0                      
                                (0x0000u)
   7426    001C00              #define OFS_RCCTL0_L                    
                                OFS_RCCTL0
   7427    001C00              #define OFS_RCCTL0_H                    
                                OFS_RCCTL0+1
   7428    001C00              
   7429    001C00              /* RAMCTL Control Bits */
   7430    001C00              
   7431    001C00              /* RCCTL0 Control Bits */
   7432    001C00              #define RCRS0OFF0                       
                                (0x0001)        /* RCRS0OFF Bit 0 */
   7433    001C00              #define RCRS0OFF0_L                     
                                (0x0001)
   7434    001C00              #define RCRS0OFF1                       
                                (0x0002)        /* RCRS0OFF Bit 1 */
   7435    001C00              #define RCRS0OFF1_L                     
                                (0x0002)
   7436    001C00              #define RCRS0OFF                        
                                (0x0003)        /* RAM controller RAM sector 0
                                off */
   7437    001C00              #define RCRS0OFF_L                      
                                (0x0003)
   7438    001C00              #define RCRS0OFF_0                      
                                (0x0000)        /* Contents of this RAM sector
                                are retained in LPM3 and LPM4. */
   7439    001C00              #define RCRS0OFF_1                      
                                (0x0001)        /* Turns off this RAM sector in
                                LPM3 and LPM4, re-activates it on
   7440    001C00                                                              
                                           wake-up. All data of this RAM sector
                                is lost after wakeup from
   7441    001C00                                                              
                                           LPM3 and LPM4. See the device-specif
                               ic data sheet to find the 
   7442    001C00                                                              
                                           number of available sectors, the
                                address range, and the size 
   7443    001C00                                                              
                                           of each RAM sector. */
   7444    001C00              #define RCRS0OFF_1_L                    
                                (0x0001)
   7445    001C00              #define RCRS0OFF_2                      
                                (0x0002)        /* Turns off this RAM sector
                                entering LPM3 and LPM4, the RAM 
   7446    001C00                                                              
                                           sector remains off after wake-up.
                                All data of this RAM sector 
   7447    001C00                                                              
                                           is lost. See the devicespecific data
                                sheet to find the number 
   7448    001C00                                                              
                                           of available sectors, the address
                                range, and the size of each 
   7449    001C00                                                              
                                           RAM sector. */
   7450    001C00              #define RCRS0OFF_2_L                    
                                (0x0002)
   7451    001C00              #define RCKEY                           
                                (0x5a00)        /* */
   7452    001C00              #define RCKEY_H                         
                                (0x005a)
   7453    001C00              #define RCKEY0                          
                                (0x0100)        /* */
   7454    001C00              #define RCKEY0_H                        
                                (0x0001)
   7455    001C00              #define RCKEY1                          
                                (0x0200)        /* */
   7456    001C00              #define RCKEY1_H                        
                                (0x0002)
   7457    001C00              #define RCKEY2                          
                                (0x0400)        /* */
   7458    001C00              #define RCKEY2_H                        
                                (0x0004)
   7459    001C00              #define RCKEY3                          
                                (0x0800)        /* */
   7460    001C00              #define RCKEY3_H                        
                                (0x0008)
   7461    001C00              #define RCKEY4                          
                                (0x1000)        /* */
   7462    001C00              #define RCKEY4_H                        
                                (0x0010)
   7463    001C00              #define RCKEY5                          
                                (0x2000)        /* */
   7464    001C00              #define RCKEY5_H                        
                                (0x0020)
   7465    001C00              #define RCKEY6                          
                                (0x4000)        /* */
   7466    001C00              #define RCKEY6_H                        
                                (0x0040)
   7467    001C00              #define RCKEY7                          
                                (0x8000)        /* */
   7468    001C00              #define RCKEY7_H                        
                                (0x0080)
   7469    001C00              #define RCRS1OFF0                       
                                (0x0004)        /* RCRS1OFF Bit 0 */
   7470    001C00              #define RCRS1OFF0_L                     
                                (0x0004)
   7471    001C00              #define RCRS1OFF1                       
                                (0x0008)        /* RCRS1OFF Bit 1 */
   7472    001C00              #define RCRS1OFF1_L                     
                                (0x0008)
   7473    001C00              #define RCRS1OFF                        
                                (0x000c)        /* RAM controller RAM sector 0
                                off */
   7474    001C00              #define RCRS1OFF_L                      
                                (0x000c)
   7475    001C00              #define RCRS3OFF0                       
                                (0x0040)        /* RCRS3OFF Bit 0 */
   7476    001C00              #define RCRS3OFF0_L                     
                                (0x0040)
   7477    001C00              #define RCRS3OFF1                       
                                (0x0080)        /* RCRS3OFF Bit 1 */
   7478    001C00              #define RCRS3OFF1_L                     
                                (0x0080)
   7479    001C00              #define RCRS3OFF                        
                                (0x00c0)        /* RAM controller RAM sector 3
                                off */
   7480    001C00              #define RCRS3OFF_L                      
                                (0x00c0)
   7481    001C00              #define RCRS2OFF0                       
                                (0x0010)        /* RCRS2OFF Bit 0 */
   7482    001C00              #define RCRS2OFF0_L                     
                                (0x0010)
   7483    001C00              #define RCRS2OFF1                       
                                (0x0020)        /* RCRS2OFF Bit 1 */
   7484    001C00              #define RCRS2OFF1_L                     
                                (0x0020)
   7485    001C00              #define RCRS2OFF                        
                                (0x0030)        /* RAM controller RAM sector 0
                                off */
   7486    001C00              #define RCRS2OFF_L                      
                                (0x0030)
   7487    001C00              
   7488    001C00              
   7489    001C00              /***********************************************
                               ******************************
   7490    001C00               REF_A Registers
   7491    001C00              ************************************************
                               *****************************/
   7492    001C00              
   7493    001C00              #define __MSP430_HAS_REF_A__                  /*
                                Definition to show that module is available
                                */
   7494    001C00              #define __MSP430_BASEADDRESS_REF_A__ 0x01B0
   7495    001C00              #define REF_A_BASE             __MSP430_BASEADDR
                               ESS_REF_A__
   7496    001C00              
   7497    001C00              #define  REFCTL0_                       
                                (0x1B0u)        /* REF Control Register 0
                                */
   7498    001C00              DEFCW(   REFCTL0             , REFCTL0_)
   7498.1  001C00              sfrb REFCTL0_L = (0x1B0u);
   7498.2  001C00              sfrb REFCTL0_H = (0x1B0u)+1;
   7498.3  001C00              sfrw REFCTL0   = (0x1B0u);
   7498.4  001C00                    endm
   7499    001C00              
   7500    001C00              /* REF_A Register Offsets */
   7501    001C00              #define OFS_REFCTL0                     
                                (0x0000u)
   7502    001C00              #define OFS_REFCTL0_L                   
                                OFS_REFCTL0
   7503    001C00              #define OFS_REFCTL0_H                   
                                OFS_REFCTL0+1
   7504    001C00              
   7505    001C00              /* REF_A Control Bits */
   7506    001C00              
   7507    001C00              /* REFCTL0 Control Bits */
   7508    001C00              #define REFON                           
                                (0x0001)        /* Reference enable */
   7509    001C00              #define REFON_L                         
                                (0x0001)
   7510    001C00              #define REFON_0                         
                                (0x0000)        /* Disables reference if no
                                other reference requests are pending */
   7511    001C00              #define REFON_1                         
                                (0x0001)        /* Enables reference in static
                                mode */
   7512    001C00              #define REFON_1_L                       
                                (0x0001)
   7513    001C00              #define REFOUT                          
                                (0x0002)        /* Reference output buffer
                                */
   7514    001C00              #define REFOUT_L                        
                                (0x0002)
   7515    001C00              #define REFOUT_0                        
                                (0x0000)        /* Reference output not
                                available externally */
   7516    001C00              #define REFOUT_1                        
                                (0x0002)        /* Reference output available
                                externally. If ADC14REFBURST = 0, 
   7517    001C00                                                              
                                           output is available continuously. If
                                ADC14REFBURST = 1, output
   7518    001C00                                                              
                                           is available only during an ADC14
                                conversion. */
   7519    001C00              #define REFOUT_1_L                      
                                (0x0002)
   7520    001C00              #define REFTCOFF                        
                                (0x0008)        /* Temperature sensor disabled
                                */
   7521    001C00              #define REFTCOFF_L                      
                                (0x0008)
   7522    001C00              #define REFTCOFF_0                      
                                (0x0000)        /* Temperature sensor enabled
                                */
   7523    001C00              #define REFTCOFF_1                      
                                (0x0008)        /* Temperature sensor disabled
                                to save power */
   7524    001C00              #define REFTCOFF_1_L                    
                                (0x0008)
   7525    001C00              #define REFVSEL                         
                                (0x0030)        /* Reference voltage level
                                select */
   7526    001C00              #define REFVSEL_L                       
                                (0x0030)
   7527    001C00              #define REFVSEL0                        
                                (0x0010)        /* Reference voltage level
                                select */
   7528    001C00              #define REFVSEL0_L                      
                                (0x0010)
   7529    001C00              #define REFVSEL1                        
                                (0x0020)        /* Reference voltage level
                                select */
   7530    001C00              #define REFVSEL1_L                      
                                (0x0020)
   7531    001C00              #define REFVSEL_0                       
                                (0x0000)        /* 1.2 V available when
                                reference requested or REFON = 1 */
   7532    001C00              #define REFVSEL_1                       
                                (0x0010)        /* 2.0 V available when
                                reference requested or REFON = 1 */
   7533    001C00              #define REFVSEL_1_L                     
                                (0x0010)
   7534    001C00              #define REFVSEL_2                       
                                (0x0020)        /* 2.5 V available when
                                reference requested or REFON = 1 */
   7535    001C00              #define REFVSEL_2_L                     
                                (0x0020)
   7536    001C00              #define REFVSEL_3                       
                                (0x0030)        /* 2.5 V available when
                                reference requested or REFON = 1 */
   7537    001C00              #define REFVSEL_3_L                     
                                (0x0030)
   7538    001C00              #define REFGENOT                        
                                (0x0040)        /* Reference generator one-time
                                trigger */
   7539    001C00              #define REFGENOT_L                      
                                (0x0040)
   7540    001C00              #define REFGENOT_0                      
                                (0x0000)        /* No trigger */
   7541    001C00              #define REFGENOT_1                      
                                (0x0040)        /* Generation of the reference
                                voltage is started by writing 1 or
   7542    001C00                                                              
                                           by a hardware trigger */
   7543    001C00              #define REFGENOT_1_L                    
                                (0x0040)
   7544    001C00              #define REFBGOT                         
                                (0x0080)        /* Bandgap and bandgap buffer
                                one-time trigger */
   7545    001C00              #define REFBGOT_L                       
                                (0x0080)
   7546    001C00              #define REFBGOT_0                       
                                (0x0000)        /* No trigger */
   7547    001C00              #define REFBGOT_1                       
                                (0x0080)        /* Generation of the bandgap
                                voltage is started by writing 1 or 
   7548    001C00                                                              
                                           by a hardware trigger */
   7549    001C00              #define REFBGOT_1_L                     
                                (0x0080)
   7550    001C00              #define REFGENACT                       
                                (0x0100)        /* Reference generator active
                                */
   7551    001C00              #define REFGENACT_H                     
                                (0x0001)
   7552    001C00              #define REFGENACT_0                     
                                (0x0000)        /* Reference generator not
                                active */
   7553    001C00              #define REFGENACT_1                     
                                (0x0100)        /* Reference generator active
                                */
   7554    001C00              #define REFGENACT_1_H                   
                                (0x0001)
   7555    001C00              #define REFBGACT                        
                                (0x0200)        /* Reference bandgap active
                                */
   7556    001C00              #define REFBGACT_H                      
                                (0x0002)
   7557    001C00              #define REFBGACT_0                      
                                (0x0000)        /* Reference bandgap buffer not
                                active */
   7558    001C00              #define REFBGACT_1                      
                                (0x0200)        /* Reference bandgap buffer
                                active */
   7559    001C00              #define REFBGACT_1_H                    
                                (0x0002)
   7560    001C00              #define REFGENBUSY                      
                                (0x0400)        /* Reference generator busy
                                */
   7561    001C00              #define REFGENBUSY_H                    
                                (0x0004)
   7562    001C00              #define REFGENBUSY_0                    
                                (0x0000)        /* Reference generator not busy
                                */
   7563    001C00              #define REFGENBUSY_1                    
                                (0x0400)        /* Reference generator busy
                                */
   7564    001C00              #define REFGENBUSY_1_H                  
                                (0x0004)
   7565    001C00              #define BGMODE                          
                                (0x0800)        /* Bandgap mode */
   7566    001C00              #define BGMODE_H                        
                                (0x0008)
   7567    001C00              #define BGMODE_0                        
                                (0x0000)        /* Static mode */
   7568    001C00              #define BGMODE_1                        
                                (0x0800)        /* Sampled mode */
   7569    001C00              #define BGMODE_1_H                      
                                (0x0008)
   7570    001C00              #define REFGENRDY                       
                                (0x1000)        /* Variable reference voltage
                                ready status */
   7571    001C00              #define REFGENRDY_H                     
                                (0x0010)
   7572    001C00              #define REFGENRDY_0                     
                                (0x0000)        /* Reference voltage output is
                                not ready to be used */
   7573    001C00              #define REFGENRDY_1                     
                                (0x1000)        /* Reference voltage output is
                                ready to be used */
   7574    001C00              #define REFGENRDY_1_H                   
                                (0x0010)
   7575    001C00              #define REFBGRDY                        
                                (0x2000)        /* Buffered bandgap voltage
                                ready status */
   7576    001C00              #define REFBGRDY_H                      
                                (0x0020)
   7577    001C00              #define REFBGRDY_0                      
                                (0x0000)        /* Buffered bandgap voltage is
                                not ready to be used */
   7578    001C00              #define REFBGRDY_1                      
                                (0x2000)        /* Buffered bandgap voltage is
                                ready to be used */
   7579    001C00              #define REFBGRDY_1_H                    
                                (0x0020)
   7580    001C00              
   7581    001C00              
   7582    001C00              /***********************************************
                               ******************************
   7583    001C00               RTC_C Registers
   7584    001C00              ************************************************
                               *****************************/
   7585    001C00              
   7586    001C00              #define __MSP430_HAS_RTC_C__                  /*
                                Definition to show that module is available
                                */
   7587    001C00              #define __MSP430_BASEADDRESS_RTC_C__ 0x04A0
   7588    001C00              #define RTC_C_BASE             __MSP430_BASEADDR
                               ESS_RTC_C__
   7589    001C00              
   7590    001C00              #define  RTCCTL0_                       
                                (0x4A0u)        /* RTCCTL0 Register */
   7591    001C00              DEFCW(   RTCCTL0             , RTCCTL0_)
   7591.1  001C00              sfrb RTCCTL0_L = (0x4A0u);
   7591.2  001C00              sfrb RTCCTL0_H = (0x4A0u)+1;
   7591.3  001C00              sfrw RTCCTL0   = (0x4A0u);
   7591.4  001C00                    endm
   7592    001C00              #define  RTCCTL13_                      
                                (0x4A2u)        /* RTCCTL13 Register */
   7593    001C00              DEFCW(   RTCCTL13            , RTCCTL13_)
   7593.1  001C00              sfrb RTCCTL13_L = (0x4A2u);
   7593.2  001C00              sfrb RTCCTL13_H = (0x4A2u)+1;
   7593.3  001C00              sfrw RTCCTL13   = (0x4A2u);
   7593.4  001C00                    endm
   7594    001C00              #define  RTCOCAL_                       
                                (0x4A4u)        /* RTCOCAL Register */
   7595    001C00              DEFCW(   RTCOCAL             , RTCOCAL_)
   7595.1  001C00              sfrb RTCOCAL_L = (0x4A4u);
   7595.2  001C00              sfrb RTCOCAL_H = (0x4A4u)+1;
   7595.3  001C00              sfrw RTCOCAL   = (0x4A4u);
   7595.4  001C00                    endm
   7596    001C00              #define  RTCTCMP_                       
                                (0x4A6u)        /* RTCTCMP Register */
   7597    001C00              DEFCW(   RTCTCMP             , RTCTCMP_)
   7597.1  001C00              sfrb RTCTCMP_L = (0x4A6u);
   7597.2  001C00              sfrb RTCTCMP_H = (0x4A6u)+1;
   7597.3  001C00              sfrw RTCTCMP   = (0x4A6u);
   7597.4  001C00                    endm
   7598    001C00              #define  RTCPS0CTL_                     
                                (0x4A8u)        /* Real-Time Clock Prescale
                                Timer 0 Control Register */
   7599    001C00              DEFCW(   RTCPS0CTL           , RTCPS0CTL_)
   7599.1  001C00              sfrb RTCPS0CTL_L = (0x4A8u);
   7599.2  001C00              sfrb RTCPS0CTL_H = (0x4A8u)+1;
   7599.3  001C00              sfrw RTCPS0CTL   = (0x4A8u);
   7599.4  001C00                    endm
   7600    001C00              #define  RTCPS1CTL_                     
                                (0x4AAu)        /* Real-Time Clock Prescale
                                Timer 1 Control Register */
   7601    001C00              DEFCW(   RTCPS1CTL           , RTCPS1CTL_)
   7601.1  001C00              sfrb RTCPS1CTL_L = (0x4AAu);
   7601.2  001C00              sfrb RTCPS1CTL_H = (0x4AAu)+1;
   7601.3  001C00              sfrw RTCPS1CTL   = (0x4AAu);
   7601.4  001C00                    endm
   7602    001C00              #define  RTCPS_                         
                                (0x4ACu)        /* Real-Time Clock Prescale
                                Timer Counter Register */
   7603    001C00              DEFCW(   RTCPS               , RTCPS_)
   7603.1  001C00              sfrb RTCPS_L = (0x4ACu);
   7603.2  001C00              sfrb RTCPS_H = (0x4ACu)+1;
   7603.3  001C00              sfrw RTCPS   = (0x4ACu);
   7603.4  001C00                    endm
   7604    001C00              #define  RTCIV_                         
                                (0x4AEu)        /* Real-Time Clock Interrupt
                                Vector Register */
   7605    001C00              DEFCW(   RTCIV               , RTCIV_)
   7605.1  001C00              sfrb RTCIV_L = (0x4AEu);
   7605.2  001C00              sfrb RTCIV_H = (0x4AEu)+1;
   7605.3  001C00              sfrw RTCIV   = (0x4AEu);
   7605.4  001C00                    endm
   7606    001C00              #define  RTCTIM0_                       
                                (0x4B0u)        /* RTCTIM0 Register  Hexadecima
                               l Format */
   7607    001C00              DEFCW(   RTCTIM0             , RTCTIM0_)
   7607.1  001C00              sfrb RTCTIM0_L = (0x4B0u);
   7607.2  001C00              sfrb RTCTIM0_H = (0x4B0u)+1;
   7607.3  001C00              sfrw RTCTIM0   = (0x4B0u);
   7607.4  001C00                    endm
   7608    001C00              #define  RTCCNT12_                      
                                (0x4B0u)        /* Real-Time Clock Counter 1
                                and 2  Register  Counter Mode */
   7609    001C00              DEFCW(   RTCCNT12            , RTCCNT12_)
   7609.1  001C00              sfrb RTCCNT12_L = (0x4B0u);
   7609.2  001C00              sfrb RTCCNT12_H = (0x4B0u)+1;
   7609.3  001C00              sfrw RTCCNT12   = (0x4B0u);
   7609.4  001C00                    endm
   7610    001C00              #define  RTCTIM1_                       
                                (0x4B2u)        /* Real-Time Clock Hour, Day of
                                Week */
   7611    001C00              DEFCW(   RTCTIM1             , RTCTIM1_)
   7611.1  001C00              sfrb RTCTIM1_L = (0x4B2u);
   7611.2  001C00              sfrb RTCTIM1_H = (0x4B2u)+1;
   7611.3  001C00              sfrw RTCTIM1   = (0x4B2u);
   7611.4  001C00                    endm
   7612    001C00              #define  RTCCNT34_                      
                                (0x4B2u)        /* Real-Time Clock Counter 3
                                and 4  Register  Counter Mode */
   7613    001C00              DEFCW(   RTCCNT34            , RTCCNT34_)
   7613.1  001C00              sfrb RTCCNT34_L = (0x4B2u);
   7613.2  001C00              sfrb RTCCNT34_H = (0x4B2u)+1;
   7613.3  001C00              sfrw RTCCNT34   = (0x4B2u);
   7613.4  001C00                    endm
   7614    001C00              #define  RTCDATE_                       
                                (0x4B4u)        /* RTCDATE - Hexadecimal Format
                                */
   7615    001C00              DEFCW(   RTCDATE             , RTCDATE_)
   7615.1  001C00              sfrb RTCDATE_L = (0x4B4u);
   7615.2  001C00              sfrb RTCDATE_H = (0x4B4u)+1;
   7615.3  001C00              sfrw RTCDATE   = (0x4B4u);
   7615.4  001C00                    endm
   7616    001C00              #define  RTCYEAR_                       
                                (0x4B6u)        /* RTCYEAR Register  Hexadecima
                               l Format */
   7617    001C00              DEFCW(   RTCYEAR             , RTCYEAR_)
   7617.1  001C00              sfrb RTCYEAR_L = (0x4B6u);
   7617.2  001C00              sfrb RTCYEAR_H = (0x4B6u)+1;
   7617.3  001C00              sfrw RTCYEAR   = (0x4B6u);
   7617.4  001C00                    endm
   7618    001C00              #define  RTCAMINHR_                     
                                (0x4B8u)        /* RTCMINHR - Hexadecimal
                                Format */
   7619    001C00              DEFCW(   RTCAMINHR           , RTCAMINHR_)
   7619.1  001C00              sfrb RTCAMINHR_L = (0x4B8u);
   7619.2  001C00              sfrb RTCAMINHR_H = (0x4B8u)+1;
   7619.3  001C00              sfrw RTCAMINHR   = (0x4B8u);
   7619.4  001C00                    endm
   7620    001C00              #define  RTCADOWDAY_                    
                                (0x4BAu)        /* RTCADOWDAY - Hexadecimal
                                Format */
   7621    001C00              DEFCW(   RTCADOWDAY          , RTCADOWDAY_)
   7621.1  001C00              sfrb RTCADOWDAY_L = (0x4BAu);
   7621.2  001C00              sfrb RTCADOWDAY_H = (0x4BAu)+1;
   7621.3  001C00              sfrw RTCADOWDAY   = (0x4BAu);
   7621.4  001C00                    endm
   7622    001C00              #define  BIN2BCD_                       
                                (0x4BCu)        /* Binary-to-BCD Conversion
                                Register */
   7623    001C00              DEFCW(   BIN2BCD             , BIN2BCD_)
   7623.1  001C00              sfrb BIN2BCD_L = (0x4BCu);
   7623.2  001C00              sfrb BIN2BCD_H = (0x4BCu)+1;
   7623.3  001C00              sfrw BIN2BCD   = (0x4BCu);
   7623.4  001C00                    endm
   7624    001C00              #define  BCD2BIN_                       
                                (0x4BEu)        /* BCD-to-Binary Conversion
                                Register */
   7625    001C00              DEFCW(   BCD2BIN             , BCD2BIN_)
   7625.1  001C00              sfrb BCD2BIN_L = (0x4BEu);
   7625.2  001C00              sfrb BCD2BIN_H = (0x4BEu)+1;
   7625.3  001C00              sfrw BCD2BIN   = (0x4BEu);
   7625.4  001C00                    endm
   7626    001C00              #define  RT0PS_                         
                                (0x4ACu)        /* Prescale timer 0 counter
                                value */
   7627    001C00              DEFC(    RT0PS               , RT0PS_)
   7628    001C00              #define  RT1PS_                         
                                (0x4ADu)        /* Prescale timer 1 counter
                                value */
   7629    001C00              DEFC(    RT1PS               , RT1PS_)
   7630    001C00              #define  RTCCNT1_                       
                                (0x4B0u)        /* The RTCCNT1 register is the
                                count of RTCCNT1 */
   7631    001C00              DEFC(    RTCCNT1             , RTCCNT1_)
   7632    001C00              #define  RTCCNT2_                       
                                (0x4B1u)        /* The RTCCNT2 register is the
                                count of RTCCNT2 */
   7633    001C00              DEFC(    RTCCNT2             , RTCCNT2_)
   7634    001C00              #define  RTCCNT3_                       
                                (0x4B2u)        /* The RTCCNT3 register is the
                                count of RTCCNT3 */
   7635    001C00              DEFC(    RTCCNT3             , RTCCNT3_)
   7636    001C00              #define  RTCCNT4_                       
                                (0x4B3u)        /* The RTCCNT4 register is the
                                count of RTCCNT4 */
   7637    001C00              DEFC(    RTCCNT4             , RTCCNT4_)
   7638    001C00              
   7639    001C00              /* RTC_C Register Offsets */
   7640    001C00              #define OFS_RTCCTL0                     
                                (0x0000u)
   7641    001C00              #define OFS_RTCCTL0_L                   
                                OFS_RTCCTL0
   7642    001C00              #define OFS_RTCCTL0_H                   
                                OFS_RTCCTL0+1
   7643    001C00              #define OFS_RTCCTL13                    
                                (0x0002u)
   7644    001C00              #define OFS_RTCCTL13_L                  
                                OFS_RTCCTL13
   7645    001C00              #define OFS_RTCCTL13_H                  
                                OFS_RTCCTL13+1
   7646    001C00              #define OFS_RTCOCAL                     
                                (0x0004u)
   7647    001C00              #define OFS_RTCOCAL_L                   
                                OFS_RTCOCAL
   7648    001C00              #define OFS_RTCOCAL_H                   
                                OFS_RTCOCAL+1
   7649    001C00              #define OFS_RTCTCMP                     
                                (0x0006u)
   7650    001C00              #define OFS_RTCTCMP_L                   
                                OFS_RTCTCMP
   7651    001C00              #define OFS_RTCTCMP_H                   
                                OFS_RTCTCMP+1
   7652    001C00              #define OFS_RTCPS0CTL                   
                                (0x0008u)
   7653    001C00              #define OFS_RTCPS0CTL_L                 
                                OFS_RTCPS0CTL
   7654    001C00              #define OFS_RTCPS0CTL_H                 
                                OFS_RTCPS0CTL+1
   7655    001C00              #define OFS_RTCPS1CTL                   
                                (0x000Au)
   7656    001C00              #define OFS_RTCPS1CTL_L                 
                                OFS_RTCPS1CTL
   7657    001C00              #define OFS_RTCPS1CTL_H                 
                                OFS_RTCPS1CTL+1
   7658    001C00              #define OFS_RTCPS                       
                                (0x000Cu)
   7659    001C00              #define OFS_RTCPS_L                     
                                OFS_RTCPS
   7660    001C00              #define OFS_RTCPS_H                     
                                OFS_RTCPS+1
   7661    001C00              #define OFS_RTCIV                       
                                (0x000Eu)
   7662    001C00              #define OFS_RTCIV_L                     
                                OFS_RTCIV
   7663    001C00              #define OFS_RTCIV_H                     
                                OFS_RTCIV+1
   7664    001C00              #define OFS_RTCTIM0                     
                                (0x0010u)
   7665    001C00              #define OFS_RTCTIM0_L                   
                                OFS_RTCTIM0
   7666    001C00              #define OFS_RTCTIM0_H                   
                                OFS_RTCTIM0+1
   7667    001C00              #define OFS_RTCCNT12                    
                                (0x0010u)
   7668    001C00              #define OFS_RTCCNT12_L                  
                                OFS_RTCCNT12
   7669    001C00              #define OFS_RTCCNT12_H                  
                                OFS_RTCCNT12+1
   7670    001C00              #define OFS_RTCTIM1                     
                                (0x0012u)
   7671    001C00              #define OFS_RTCTIM1_L                   
                                OFS_RTCTIM1
   7672    001C00              #define OFS_RTCTIM1_H                   
                                OFS_RTCTIM1+1
   7673    001C00              #define OFS_RTCCNT34                    
                                (0x0012u)
   7674    001C00              #define OFS_RTCCNT34_L                  
                                OFS_RTCCNT34
   7675    001C00              #define OFS_RTCCNT34_H                  
                                OFS_RTCCNT34+1
   7676    001C00              #define OFS_RTCDATE                     
                                (0x0014u)
   7677    001C00              #define OFS_RTCDATE_L                   
                                OFS_RTCDATE
   7678    001C00              #define OFS_RTCDATE_H                   
                                OFS_RTCDATE+1
   7679    001C00              #define OFS_RTCYEAR                     
                                (0x0016u)
   7680    001C00              #define OFS_RTCYEAR_L                   
                                OFS_RTCYEAR
   7681    001C00              #define OFS_RTCYEAR_H                   
                                OFS_RTCYEAR+1
   7682    001C00              #define OFS_RTCAMINHR                   
                                (0x0018u)
   7683    001C00              #define OFS_RTCAMINHR_L                 
                                OFS_RTCAMINHR
   7684    001C00              #define OFS_RTCAMINHR_H                 
                                OFS_RTCAMINHR+1
   7685    001C00              #define OFS_RTCADOWDAY                  
                                (0x001Au)
   7686    001C00              #define OFS_RTCADOWDAY_L                
                                OFS_RTCADOWDAY
   7687    001C00              #define OFS_RTCADOWDAY_H                
                                OFS_RTCADOWDAY+1
   7688    001C00              #define OFS_BIN2BCD                     
                                (0x001Cu)
   7689    001C00              #define OFS_BIN2BCD_L                   
                                OFS_BIN2BCD
   7690    001C00              #define OFS_BIN2BCD_H                   
                                OFS_BIN2BCD+1
   7691    001C00              #define OFS_BCD2BIN                     
                                (0x001Eu)
   7692    001C00              #define OFS_BCD2BIN_L                   
                                OFS_BCD2BIN
   7693    001C00              #define OFS_BCD2BIN_H                   
                                OFS_BCD2BIN+1
   7694    001C00              #define OFS_RT0PS                       
                                (0x000Cu)
   7695    001C00              #define OFS_RT1PS                       
                                (0x000Du)
   7696    001C00              #define OFS_RTCCNT1                     
                                (0x0010u)
   7697    001C00              #define OFS_RTCCNT2                     
                                (0x0011u)
   7698    001C00              #define OFS_RTCCNT3                     
                                (0x0012u)
   7699    001C00              #define OFS_RTCCNT4                     
                                (0x0013u)
   7700    001C00              
   7701    001C00              /* RTC_C Control Bits */
   7702    001C00              
   7703    001C00              /* RTCCTL0 Control Bits */
   7704    001C00              #define RTCRDYIFG                       
                                (0x0001)        /* Real-time clock ready
                                interrupt flag */
   7705    001C00              #define RTCRDYIFG_L                     
                                (0x0001)
   7706    001C00              #define RTCAIFG                         
                                (0x0002)        /* Real-time clock alarm
                                interrupt flag */
   7707    001C00              #define RTCAIFG_L                       
                                (0x0002)
   7708    001C00              #define RTCTEVIFG                       
                                (0x0004)        /* Real-time clock time event
                                interrupt flag */
   7709    001C00              #define RTCTEVIFG_L                     
                                (0x0004)
   7710    001C00              #define RTCOFIFG                        
                                (0x0008)        /* 32-kHz crystal oscillator
                                fault interrupt flag */
   7711    001C00              #define RTCOFIFG_L                      
                                (0x0008)
   7712    001C00              #define RTCRDYIE                        
                                (0x0010)        /* Real-time clock ready
                                interrupt enable */
   7713    001C00              #define RTCRDYIE_L                      
                                (0x0010)
   7714    001C00              #define RTCAIE                          
                                (0x0020)        /* Real-time clock alarm
                                interrupt enable */
   7715    001C00              #define RTCAIE_L                        
                                (0x0020)
   7716    001C00              #define RTCTEVIE                        
                                (0x0040)        /* Real-time clock time event
                                interrupt enable */
   7717    001C00              #define RTCTEVIE_L                      
                                (0x0040)
   7718    001C00              #define RTCOFIE                         
                                (0x0080)        /* 32-kHz crystal oscillator
                                fault interrupt enable */
   7719    001C00              #define RTCOFIE_L                       
                                (0x0080)
   7720    001C00              #define RTCKEY                          
                                (0xa500)        /* Real-time clock key
                                */
   7721    001C00              #define RTCKEY_H                        
                                (0x00a5)
   7722    001C00              #define RTCKEY0                         
                                (0x0100)        /* Real-time clock key
                                */
   7723    001C00              #define RTCKEY0_H                       
                                (0x0001)
   7724    001C00              #define RTCKEY1                         
                                (0x0200)        /* Real-time clock key
                                */
   7725    001C00              #define RTCKEY1_H                       
                                (0x0002)
   7726    001C00              #define RTCKEY2                         
                                (0x0400)        /* Real-time clock key
                                */
   7727    001C00              #define RTCKEY2_H                       
                                (0x0004)
   7728    001C00              #define RTCKEY3                         
                                (0x0800)        /* Real-time clock key
                                */
   7729    001C00              #define RTCKEY3_H                       
                                (0x0008)
   7730    001C00              #define RTCKEY4                         
                                (0x1000)        /* Real-time clock key
                                */
   7731    001C00              #define RTCKEY4_H                       
                                (0x0010)
   7732    001C00              #define RTCKEY5                         
                                (0x2000)        /* Real-time clock key
                                */
   7733    001C00              #define RTCKEY5_H                       
                                (0x0020)
   7734    001C00              #define RTCKEY6                         
                                (0x4000)        /* Real-time clock key
                                */
   7735    001C00              #define RTCKEY6_H                       
                                (0x0040)
   7736    001C00              #define RTCKEY7                         
                                (0x8000)        /* Real-time clock key
                                */
   7737    001C00              #define RTCKEY7_H                       
                                (0x0080)
   7738    001C00              
   7739    001C00              /* RTCCTL13 Control Bits */
   7740    001C00              #define RTCTEV                          
                                (0x0003)        /* Real-time clock time event
                                */
   7741    001C00              #define RTCTEV_L                        
                                (0x0003)
   7742    001C00              #define RTCTEV0                         
                                (0x0001)        /* Real-time clock time event
                                */
   7743    001C00              #define RTCTEV0_L                       
                                (0x0001)
   7744    001C00              #define RTCTEV1                         
                                (0x0002)        /* Real-time clock time event
                                */
   7745    001C00              #define RTCTEV1_L                       
                                (0x0002)
   7746    001C00              #define RTCTEV_0                        
                                (0x0000)        /* Minute changed */
   7747    001C00              #define RTCTEV_1                        
                                (0x0001)        /* Hour changed */
   7748    001C00              #define RTCTEV_1_L                      
                                (0x0001)
   7749    001C00              #define RTCTEV_2                        
                                (0x0002)        /* Every day at midnight
                                (00:00) */
   7750    001C00              #define RTCTEV_2_L                      
                                (0x0002)
   7751    001C00              #define RTCTEV_3                        
                                (0x0003)        /* Every day at noon (12:00)
                                */
   7752    001C00              #define RTCTEV_3_L                      
                                (0x0003)
   7753    001C00              #define RTCTEV__MIN                     
                                (0x0000)        /* Minute changed */
   7754    001C00              #define RTCTEV__HOUR                    
                                (0x0001)        /* Hour changed */
   7755    001C00              #define RTCTEV__HOUR_L                  
                                (0x0001)
   7756    001C00              #define RTCTEV__0000                    
                                (0x0002)        /* Every day at midnight
                                (00:00) */
   7757    001C00              #define RTCTEV__0000_L                  
                                (0x0002)
   7758    001C00              #define RTCTEV__1200                    
                                (0x0003)        /* Every day at noon (12:00)
                                */
   7759    001C00              #define RTCTEV__1200_L                  
                                (0x0003)
   7760    001C00              #define RTCSSEL                         
                                (0x000c)        /* Real-time clock source
                                select */
   7761    001C00              #define RTCSSEL_L                       
                                (0x000c)
   7762    001C00              #define RTCSSEL0                        
                                (0x0004)        /* Real-time clock source
                                select */
   7763    001C00              #define RTCSSEL0_L                      
                                (0x0004)
   7764    001C00              #define RTCSSEL1                        
                                (0x0008)        /* Real-time clock source
                                select */
   7765    001C00              #define RTCSSEL1_L                      
                                (0x0008)
   7766    001C00              #define RTCSSEL_0                       
                                (0x0000)        /* 32-kHz crystal oscillator
                                clock */
   7767    001C00              #define RTCSSEL_1                       
                                (0x0004)        /* 32-kHz crystal oscillator
                                clock */
   7768    001C00              #define RTCSSEL_1_L                     
                                (0x0004)
   7769    001C00              #define RTCSSEL_2                       
                                (0x0008)        /* Output from RT1PS */
   7770    001C00              #define RTCSSEL_2_L                     
                                (0x0008)
   7771    001C00              #define RTCSSEL_3                       
                                (0x000c)        /* Output from RT1PS */
   7772    001C00              #define RTCSSEL_3_L                     
                                (0x000c)
   7773    001C00              #define RTCSSEL__LFXT                   
                                (0x0000)        /* 32-kHz crystal oscillator
                                clock */
   7774    001C00              #define RTCSSEL__RT1PS                  
                                (0x0008)        /* Output from RT1PS */
   7775    001C00              #define RTCSSEL__RT1PS_L                
                                (0x0008)
   7776    001C00              #define RTCRDY                          
                                (0x0010)        /* Real-time clock ready
                                */
   7777    001C00              #define RTCRDY_L                        
                                (0x0010)
   7778    001C00              #define RTCRDY_0                        
                                (0x0000)        /* RTC time values in
                                transition */
   7779    001C00              #define RTCRDY_1                        
                                (0x0010)        /* RTC time values safe for
                                reading. This bit indicates when the 
   7780    001C00                                                              
                                           real-time clock time values are safe
                                for reading. */
   7781    001C00              #define RTCRDY_1_L                      
                                (0x0010)
   7782    001C00              #define RTCMODE                         
                                (0x0020)        /* */
   7783    001C00              #define RTCMODE_L                       
                                (0x0020)
   7784    001C00              #define RTCMODE_1                       
                                (0x0020)        /* Calendar mode. Always reads
                                a value of 1. */
   7785    001C00              #define RTCMODE_1_L                     
                                (0x0020)
   7786    001C00              #define RTCHOLD                         
                                (0x0040)        /* Real-time clock hold
                                */
   7787    001C00              #define RTCHOLD_L                       
                                (0x0040)
   7788    001C00              #define RTCHOLD_0                       
                                (0x0000)        /* Real-time clock is
                                operational */
   7789    001C00              #define RTCHOLD_1                       
                                (0x0040)        /* When set, the calendar is
                                stopped as well as the prescale 
   7790    001C00                                                              
                                           counters, RT0PS and RT1PS are don't
                                care */
   7791    001C00              #define RTCHOLD_1_L                     
                                (0x0040)
   7792    001C00              #define RTCBCD                          
                                (0x0080)        /* Real-time clock BCD select
                                */
   7793    001C00              #define RTCBCD_L                        
                                (0x0080)
   7794    001C00              #define RTCBCD_0                        
                                (0x0000)        /* Binary (hexadecimal) code
                                selected */
   7795    001C00              #define RTCBCD_1                        
                                (0x0080)        /* Binary coded decimal (BCD)
                                code selected */
   7796    001C00              #define RTCBCD_1_L                      
                                (0x0080)
   7797    001C00              #define RTCBCD__HEX                     
                                (0x0000)        /* Binary (hexadecimal) code
                                selected */
   7798    001C00              #define RTCBCD__BCD                     
                                (0x0080)        /* Binary coded decimal (BCD)
                                code selected */
   7799    001C00              #define RTCBCD__BCD_L                   
                                (0x0080)
   7800    001C00              #define RTCCALF                         
                                (0x0300)        /* Real-time clock calibration
                                frequency */
   7801    001C00              #define RTCCALF_H                       
                                (0x0003)
   7802    001C00              #define RTCCALF0                        
                                (0x0100)        /* Real-time clock calibration
                                frequency */
   7803    001C00              #define RTCCALF0_H                      
                                (0x0001)
   7804    001C00              #define RTCCALF1                        
                                (0x0200)        /* Real-time clock calibration
                                frequency */
   7805    001C00              #define RTCCALF1_H                      
                                (0x0002)
   7806    001C00              #define RTCCALF_0                       
                                (0x0000)        /* No frequency output to
                                RTCCLK pin */
   7807    001C00              #define RTCCALF_1                       
                                (0x0100)        /* 512 Hz */
   7808    001C00              #define RTCCALF_1_H                     
                                (0x0001)
   7809    001C00              #define RTCCALF_2                       
                                (0x0200)        /* 256 Hz */
   7810    001C00              #define RTCCALF_2_H                     
                                (0x0002)
   7811    001C00              #define RTCCALF_3                       
                                (0x0300)        /* 1 Hz */
   7812    001C00              #define RTCCALF_3_H                     
                                (0x0003)
   7813    001C00              #define RTCCALF__NONE                   
                                (0x0000)        /* No frequency output to
                                RTCCLK pin */
   7814    001C00              #define RTCCALF__512                    
                                (0x0100)        /* 512 Hz */
   7815    001C00              #define RTCCALF__512_H                  
                                (0x0001)
   7816    001C00              #define RTCCALF__256                    
                                (0x0200)        /* 256 Hz */
   7817    001C00              #define RTCCALF__256_H                  
                                (0x0002)
   7818    001C00              #define RTCCALF__1                      
                                (0x0300)        /* 1 Hz */
   7819    001C00              #define RTCCALF__1_H                    
                                (0x0003)
   7820    001C00              
   7821    001C00              /* RTCOCAL Control Bits */
   7822    001C00              #define RTCOCAL0                        
                                (0x0001)        /* Real-time clock offset error
                                calibration */
   7823    001C00              #define RTCOCAL0_L                      
                                (0x0001)
   7824    001C00              #define RTCOCAL1                        
                                (0x0002)        /* Real-time clock offset error
                                calibration */
   7825    001C00              #define RTCOCAL1_L                      
                                (0x0002)
   7826    001C00              #define RTCOCAL2                        
                                (0x0004)        /* Real-time clock offset error
                                calibration */
   7827    001C00              #define RTCOCAL2_L                      
                                (0x0004)
   7828    001C00              #define RTCOCAL3                        
                                (0x0008)        /* Real-time clock offset error
                                calibration */
   7829    001C00              #define RTCOCAL3_L                      
                                (0x0008)
   7830    001C00              #define RTCOCAL4                        
                                (0x0010)        /* Real-time clock offset error
                                calibration */
   7831    001C00              #define RTCOCAL4_L                      
                                (0x0010)
   7832    001C00              #define RTCOCAL5                        
                                (0x0020)        /* Real-time clock offset error
                                calibration */
   7833    001C00              #define RTCOCAL5_L                      
                                (0x0020)
   7834    001C00              #define RTCOCAL6                        
                                (0x0040)        /* Real-time clock offset error
                                calibration */
   7835    001C00              #define RTCOCAL6_L                      
                                (0x0040)
   7836    001C00              #define RTCOCAL7                        
                                (0x0080)        /* Real-time clock offset error
                                calibration */
   7837    001C00              #define RTCOCAL7_L                      
                                (0x0080)
   7838    001C00              #define RTCOCALS                        
                                (0x8000)        /* Real-time clock offset error
                                calibration sign */
   7839    001C00              #define RTCOCALS_H                      
                                (0x0080)
   7840    001C00              #define RTCOCALS_0                      
                                (0x0000)        /* Down calibration. Frequency
                                adjusted down. */
   7841    001C00              #define RTCOCALS_1                      
                                (0x8000)        /* Up calibration. Frequency
                                adjusted up. */
   7842    001C00              #define RTCOCALS_1_H                    
                                (0x0080)
   7843    001C00              #define RTCOCALS__DOWN                  
                                (0x0000)        /* Down calibration. Frequency
                                adjusted down. */
   7844    001C00              #define RTCOCALS__UP                    
                                (0x8000)        /* Up calibration. Frequency
                                adjusted up. */
   7845    001C00              #define RTCOCALS__UP_H                  
                                (0x0080)
   7846    001C00              
   7847    001C00              /* RTCTCMP Control Bits */
   7848    001C00              #define RTCTCMP0                        
                                (0x0001)        /* Real-time clock temperature
                                compensation */
   7849    001C00              #define RTCTCMP0_L                      
                                (0x0001)
   7850    001C00              #define RTCTCMP1                        
                                (0x0002)        /* Real-time clock temperature
                                compensation */
   7851    001C00              #define RTCTCMP1_L                      
                                (0x0002)
   7852    001C00              #define RTCTCMP2                        
                                (0x0004)        /* Real-time clock temperature
                                compensation */
   7853    001C00              #define RTCTCMP2_L                      
                                (0x0004)
   7854    001C00              #define RTCTCMP3                        
                                (0x0008)        /* Real-time clock temperature
                                compensation */
   7855    001C00              #define RTCTCMP3_L                      
                                (0x0008)
   7856    001C00              #define RTCTCMP4                        
                                (0x0010)        /* Real-time clock temperature
                                compensation */
   7857    001C00              #define RTCTCMP4_L                      
                                (0x0010)
   7858    001C00              #define RTCTCMP5                        
                                (0x0020)        /* Real-time clock temperature
                                compensation */
   7859    001C00              #define RTCTCMP5_L                      
                                (0x0020)
   7860    001C00              #define RTCTCMP6                        
                                (0x0040)        /* Real-time clock temperature
                                compensation */
   7861    001C00              #define RTCTCMP6_L                      
                                (0x0040)
   7862    001C00              #define RTCTCMP7                        
                                (0x0080)        /* Real-time clock temperature
                                compensation */
   7863    001C00              #define RTCTCMP7_L                      
                                (0x0080)
   7864    001C00              #define RTCTCOK                         
                                (0x2000)        /* Real-time clock temperature
                                compensation write OK */
   7865    001C00              #define RTCTCOK_H                       
                                (0x0020)
   7866    001C00              #define RTCTCOK_0                       
                                (0x0000)        /* Write to RTCTCMPx is
                                unsuccessful */
   7867    001C00              #define RTCTCOK_1                       
                                (0x2000)        /* Write to RTCTCMPx is
                                successful */
   7868    001C00              #define RTCTCOK_1_H                     
                                (0x0020)
   7869    001C00              #define RTCTCRDY                        
                                (0x4000)        /* Real-time clock temperature
                                compensation ready */
   7870    001C00              #define RTCTCRDY_H                      
                                (0x0040)
   7871    001C00              #define RTCTCMPS                        
                                (0x8000)        /* Real-time clock temperature
                                compensation sign */
   7872    001C00              #define RTCTCMPS_H                      
                                (0x0080)
   7873    001C00              #define RTCTCMPS_0                      
                                (0x0000)        /* Down calibration. Frequency
                                adjusted down */
   7874    001C00              #define RTCTCMPS_1                      
                                (0x8000)        /* Up calibration. Frequency
                                adjusted up */
   7875    001C00              #define RTCTCMPS_1_H                    
                                (0x0080)
   7876    001C00              #define RTCTCMPS__DOWN                  
                                (0x0000)        /* Down calibration. Frequency
                                adjusted down */
   7877    001C00              #define RTCTCMPS__UP                    
                                (0x8000)        /* Up calibration. Frequency
                                adjusted up */
   7878    001C00              #define RTCTCMPS__UP_H                  
                                (0x0080)
   7879    001C00              
   7880    001C00              /* RTCPS0CTL Control Bits */
   7881    001C00              #define RT0PSIFG                        
                                (0x0001)        /* Prescale timer 0 interrupt
                                flag */
   7882    001C00              #define RT0PSIFG_L                      
                                (0x0001)
   7883    001C00              #define RT0PSIFG_0                      
                                (0x0000)        /* No time event occurred
                                */
   7884    001C00              #define RT0PSIFG_1                      
                                (0x0001)        /* Time event occurred
                                */
   7885    001C00              #define RT0PSIFG_1_L                    
                                (0x0001)
   7886    001C00              #define RT0PSIE                         
                                (0x0002)        /* Prescale timer 0 interrupt
                                enable */
   7887    001C00              #define RT0PSIE_L                       
                                (0x0002)
   7888    001C00              #define RT0PSIE_0                       
                                (0x0000)        /* Interrupt not enabled
                                */
   7889    001C00              #define RT0PSIE_1                       
                                (0x0002)        /* Interrupt enabled */
   7890    001C00              #define RT0PSIE_1_L                     
                                (0x0002)
   7891    001C00              #define RT0PSIE__DISABLE                
                                (0x0000)        /* Interrupt not enabled
                                */
   7892    001C00              #define RT0PSIE__ENABLE                 
                                (0x0002)        /* Interrupt enabled */
   7893    001C00              #define RT0PSIE__ENABLE_L               
                                (0x0002)
   7894    001C00              #define RT0IP                           
                                (0x001c)        /* Prescale timer 0 interrupt
                                interval */
   7895    001C00              #define RT0IP_L                         
                                (0x001c)
   7896    001C00              #define RT0IP0                          
                                (0x0004)        /* Prescale timer 0 interrupt
                                interval */
   7897    001C00              #define RT0IP0_L                        
                                (0x0004)
   7898    001C00              #define RT0IP1                          
                                (0x0008)        /* Prescale timer 0 interrupt
                                interval */
   7899    001C00              #define RT0IP1_L                        
                                (0x0008)
   7900    001C00              #define RT0IP2                          
                                (0x0010)        /* Prescale timer 0 interrupt
                                interval */
   7901    001C00              #define RT0IP2_L                        
                                (0x0010)
   7902    001C00              #define RT0IP_0                         
                                (0x0000)        /* Divide by 2 */
   7903    001C00              #define RT0IP_1                         
                                (0x0004)        /* Divide by 4 */
   7904    001C00              #define RT0IP_1_L                       
                                (0x0004)
   7905    001C00              #define RT0IP_2                         
                                (0x0008)        /* Divide by 8 */
   7906    001C00              #define RT0IP_2_L                       
                                (0x0008)
   7907    001C00              #define RT0IP_3                         
                                (0x000c)        /* Divide by 16 */
   7908    001C00              #define RT0IP_3_L                       
                                (0x000c)
   7909    001C00              #define RT0IP_4                         
                                (0x0010)        /* Divide by 32 */
   7910    001C00              #define RT0IP_4_L                       
                                (0x0010)
   7911    001C00              #define RT0IP_5                         
                                (0x0014)        /* Divide by 64 */
   7912    001C00              #define RT0IP_5_L                       
                                (0x0014)
   7913    001C00              #define RT0IP_6                         
                                (0x0018)        /* Divide by 128 */
   7914    001C00              #define RT0IP_6_L                       
                                (0x0018)
   7915    001C00              #define RT0IP_7                         
                                (0x001c)        /* Divide by 256 */
   7916    001C00              #define RT0IP_7_L                       
                                (0x001c)
   7917    001C00              #define RT0IP__2                        
                                (0x0000)        /* Divide by 2 */
   7918    001C00              #define RT0IP__4                        
                                (0x0004)        /* Divide by 4 */
   7919    001C00              #define RT0IP__4_L                      
                                (0x0004)
   7920    001C00              #define RT0IP__8                        
                                (0x0008)        /* Divide by 8 */
   7921    001C00              #define RT0IP__8_L                      
                                (0x0008)
   7922    001C00              #define RT0IP__16                       
                                (0x000c)        /* Divide by 16 */
   7923    001C00              #define RT0IP__16_L                     
                                (0x000c)
   7924    001C00              #define RT0IP__32                       
                                (0x0010)        /* Divide by 32 */
   7925    001C00              #define RT0IP__32_L                     
                                (0x0010)
   7926    001C00              #define RT0IP__64                       
                                (0x0014)        /* Divide by 64 */
   7927    001C00              #define RT0IP__64_L                     
                                (0x0014)
   7928    001C00              #define RT0IP__128                      
                                (0x0018)        /* Divide by 128 */
   7929    001C00              #define RT0IP__128_L                    
                                (0x0018)
   7930    001C00              #define RT0IP__256                      
                                (0x001c)        /* Divide by 256 */
   7931    001C00              #define RT0IP__256_L                    
                                (0x001c)
   7932    001C00              #define RT0PSHOLD                       
                                (0x0100)        /* Prescale timer 0 hold
                                */
   7933    001C00              #define RT0PSHOLD_H                     
                                (0x0001)
   7934    001C00              #define RT0PSHOLD_0                     
                                (0x0000)        /* RT0PS is operational
                                */
   7935    001C00              #define RT0PSHOLD_1                     
                                (0x0100)        /* RT0PS is held */
   7936    001C00              #define RT0PSHOLD_1_H                   
                                (0x0001)
   7937    001C00              #define RT0PSDIV                        
                                (0x3800)        /* Prescale timer 0 clock
                                divide */
   7938    001C00              #define RT0PSDIV_H                      
                                (0x0038)
   7939    001C00              #define RT0PSDIV0                       
                                (0x0800)        /* Prescale timer 0 clock
                                divide */
   7940    001C00              #define RT0PSDIV0_H                     
                                (0x0008)
   7941    001C00              #define RT0PSDIV1                       
                                (0x1000)        /* Prescale timer 0 clock
                                divide */
   7942    001C00              #define RT0PSDIV1_H                     
                                (0x0010)
   7943    001C00              #define RT0PSDIV2                       
                                (0x2000)        /* Prescale timer 0 clock
                                divide */
   7944    001C00              #define RT0PSDIV2_H                     
                                (0x0020)
   7945    001C00              #define RT0PSDIV_0                      
                                (0x0000)        /* Divide by 2 */
   7946    001C00              #define RT0PSDIV_1                      
                                (0x0800)        /* Divide by 4 */
   7947    001C00              #define RT0PSDIV_1_H                    
                                (0x0008)
   7948    001C00              #define RT0PSDIV_2                      
                                (0x1000)        /* Divide by 8 */
   7949    001C00              #define RT0PSDIV_2_H                    
                                (0x0010)
   7950    001C00              #define RT0PSDIV_3                      
                                (0x1800)        /* Divide by 16 */
   7951    001C00              #define RT0PSDIV_3_H                    
                                (0x0018)
   7952    001C00              #define RT0PSDIV_4                      
                                (0x2000)        /* Divide by 32 */
   7953    001C00              #define RT0PSDIV_4_H                    
                                (0x0020)
   7954    001C00              #define RT0PSDIV_5                      
                                (0x2800)        /* Divide by 64 */
   7955    001C00              #define RT0PSDIV_5_H                    
                                (0x0028)
   7956    001C00              #define RT0PSDIV_6                      
                                (0x3000)        /* Divide by 128 */
   7957    001C00              #define RT0PSDIV_6_H                    
                                (0x0030)
   7958    001C00              #define RT0PSDIV_7                      
                                (0x3800)        /* Divide by 256 */
   7959    001C00              #define RT0PSDIV_7_H                    
                                (0x0038)
   7960    001C00              #define RT0PSDIV__2                     
                                (0x0000)        /* Divide by 2 */
   7961    001C00              #define RT0PSDIV__4                     
                                (0x0800)        /* Divide by 4 */
   7962    001C00              #define RT0PSDIV__4_H                   
                                (0x0008)
   7963    001C00              #define RT0PSDIV__8                     
                                (0x1000)        /* Divide by 8 */
   7964    001C00              #define RT0PSDIV__8_H                   
                                (0x0010)
   7965    001C00              #define RT0PSDIV__16                    
                                (0x1800)        /* Divide by 16 */
   7966    001C00              #define RT0PSDIV__16_H                  
                                (0x0018)
   7967    001C00              #define RT0PSDIV__32                    
                                (0x2000)        /* Divide by 32 */
   7968    001C00              #define RT0PSDIV__32_H                  
                                (0x0020)
   7969    001C00              #define RT0PSDIV__64                    
                                (0x2800)        /* Divide by 64 */
   7970    001C00              #define RT0PSDIV__64_H                  
                                (0x0028)
   7971    001C00              #define RT0PSDIV__128                   
                                (0x3000)        /* Divide by 128 */
   7972    001C00              #define RT0PSDIV__128_H                 
                                (0x0030)
   7973    001C00              #define RT0PSDIV__256                   
                                (0x3800)        /* Divide by 256 */
   7974    001C00              #define RT0PSDIV__256_H                 
                                (0x0038)
   7975    001C00              
   7976    001C00              /* RTCPS1CTL Control Bits */
   7977    001C00              #define RT1PSIFG                        
                                (0x0001)        /* Prescale timer 1 interrupt
                                flag */
   7978    001C00              #define RT1PSIFG_L                      
                                (0x0001)
   7979    001C00              #define RT1PSIFG_0                      
                                (0x0000)        /* No time event occurred
                                */
   7980    001C00              #define RT1PSIFG_1                      
                                (0x0001)        /* Time event occurred
                                */
   7981    001C00              #define RT1PSIFG_1_L                    
                                (0x0001)
   7982    001C00              #define RT1PSIE                         
                                (0x0002)        /* Prescale timer 1 interrupt
                                enable */
   7983    001C00              #define RT1PSIE_L                       
                                (0x0002)
   7984    001C00              #define RT1PSIE_0                       
                                (0x0000)        /* Interrupt not enabled
                                */
   7985    001C00              #define RT1PSIE_1                       
                                (0x0002)        /* Interrupt enabled (LPM3/LPM3
                               .5 wake-up enabled) */
   7986    001C00              #define RT1PSIE_1_L                     
                                (0x0002)
   7987    001C00              #define RT1PSIE__DISABLE                
                                (0x0000)        /* Interrupt not enabled
                                */
   7988    001C00              #define RT1PSIE__ENABLE                 
                                (0x0002)        /* Interrupt enabled (LPM3/LPM3
                               .5 wake-up enabled) */
   7989    001C00              #define RT1PSIE__ENABLE_L               
                                (0x0002)
   7990    001C00              #define RT1IP                           
                                (0x001c)        /* Prescale timer 1 interrupt
                                interval */
   7991    001C00              #define RT1IP_L                         
                                (0x001c)
   7992    001C00              #define RT1IP0                          
                                (0x0004)        /* Prescale timer 1 interrupt
                                interval */
   7993    001C00              #define RT1IP0_L                        
                                (0x0004)
   7994    001C00              #define RT1IP1                          
                                (0x0008)        /* Prescale timer 1 interrupt
                                interval */
   7995    001C00              #define RT1IP1_L                        
                                (0x0008)
   7996    001C00              #define RT1IP2                          
                                (0x0010)        /* Prescale timer 1 interrupt
                                interval */
   7997    001C00              #define RT1IP2_L                        
                                (0x0010)
   7998    001C00              #define RT1IP_0                         
                                (0x0000)        /* Divide by 2 */
   7999    001C00              #define RT1IP_1                         
                                (0x0004)        /* Divide by 4 */
   8000    001C00              #define RT1IP_1_L                       
                                (0x0004)
   8001    001C00              #define RT1IP_2                         
                                (0x0008)        /* Divide by 8 */
   8002    001C00              #define RT1IP_2_L                       
                                (0x0008)
   8003    001C00              #define RT1IP_3                         
                                (0x000c)        /* Divide by 16 */
   8004    001C00              #define RT1IP_3_L                       
                                (0x000c)
   8005    001C00              #define RT1IP_4                         
                                (0x0010)        /* Divide by 32 */
   8006    001C00              #define RT1IP_4_L                       
                                (0x0010)
   8007    001C00              #define RT1IP_5                         
                                (0x0014)        /* Divide by 64 */
   8008    001C00              #define RT1IP_5_L                       
                                (0x0014)
   8009    001C00              #define RT1IP_6                         
                                (0x0018)        /* Divide by 128 */
   8010    001C00              #define RT1IP_6_L                       
                                (0x0018)
   8011    001C00              #define RT1IP_7                         
                                (0x001c)        /* Divide by 256 */
   8012    001C00              #define RT1IP_7_L                       
                                (0x001c)
   8013    001C00              #define RT1IP__2                        
                                (0x0000)        /* Divide by 2 */
   8014    001C00              #define RT1IP__4                        
                                (0x0004)        /* Divide by 4 */
   8015    001C00              #define RT1IP__4_L                      
                                (0x0004)
   8016    001C00              #define RT1IP__8                        
                                (0x0008)        /* Divide by 8 */
   8017    001C00              #define RT1IP__8_L                      
                                (0x0008)
   8018    001C00              #define RT1IP__16                       
                                (0x000c)        /* Divide by 16 */
   8019    001C00              #define RT1IP__16_L                     
                                (0x000c)
   8020    001C00              #define RT1IP__32                       
                                (0x0010)        /* Divide by 32 */
   8021    001C00              #define RT1IP__32_L                     
                                (0x0010)
   8022    001C00              #define RT1IP__64                       
                                (0x0014)        /* Divide by 64 */
   8023    001C00              #define RT1IP__64_L                     
                                (0x0014)
   8024    001C00              #define RT1IP__128                      
                                (0x0018)        /* Divide by 128 */
   8025    001C00              #define RT1IP__128_L                    
                                (0x0018)
   8026    001C00              #define RT1IP__256                      
                                (0x001c)        /* Divide by 256 */
   8027    001C00              #define RT1IP__256_L                    
                                (0x001c)
   8028    001C00              #define RT1PSHOLD                       
                                (0x0100)        /* Prescale timer 1 hold
                                */
   8029    001C00              #define RT1PSHOLD_H                     
                                (0x0001)
   8030    001C00              #define RT1PSHOLD_0                     
                                (0x0000)        /* RT1PS is operational
                                */
   8031    001C00              #define RT1PSHOLD_1                     
                                (0x0100)        /* RT1PS is held */
   8032    001C00              #define RT1PSHOLD_1_H                   
                                (0x0001)
   8033    001C00              #define RT1PSDIV                        
                                (0x3800)        /* Prescale timer 1 clock
                                divide */
   8034    001C00              #define RT1PSDIV_H                      
                                (0x0038)
   8035    001C00              #define RT1PSDIV0                       
                                (0x0800)        /* Prescale timer 1 clock
                                divide */
   8036    001C00              #define RT1PSDIV0_H                     
                                (0x0008)
   8037    001C00              #define RT1PSDIV1                       
                                (0x1000)        /* Prescale timer 1 clock
                                divide */
   8038    001C00              #define RT1PSDIV1_H                     
                                (0x0010)
   8039    001C00              #define RT1PSDIV2                       
                                (0x2000)        /* Prescale timer 1 clock
                                divide */
   8040    001C00              #define RT1PSDIV2_H                     
                                (0x0020)
   8041    001C00              #define RT1PSDIV_0                      
                                (0x0000)        /* Divide by 2 */
   8042    001C00              #define RT1PSDIV_1                      
                                (0x0800)        /* Divide by 4 */
   8043    001C00              #define RT1PSDIV_1_H                    
                                (0x0008)
   8044    001C00              #define RT1PSDIV_2                      
                                (0x1000)        /* Divide by 8 */
   8045    001C00              #define RT1PSDIV_2_H                    
                                (0x0010)
   8046    001C00              #define RT1PSDIV_3                      
                                (0x1800)        /* Divide by 16 */
   8047    001C00              #define RT1PSDIV_3_H                    
                                (0x0018)
   8048    001C00              #define RT1PSDIV_4                      
                                (0x2000)        /* Divide by 32 */
   8049    001C00              #define RT1PSDIV_4_H                    
                                (0x0020)
   8050    001C00              #define RT1PSDIV_5                      
                                (0x2800)        /* Divide by 64 */
   8051    001C00              #define RT1PSDIV_5_H                    
                                (0x0028)
   8052    001C00              #define RT1PSDIV_6                      
                                (0x3000)        /* Divide by 128 */
   8053    001C00              #define RT1PSDIV_6_H                    
                                (0x0030)
   8054    001C00              #define RT1PSDIV_7                      
                                (0x3800)        /* Divide by 256 */
   8055    001C00              #define RT1PSDIV_7_H                    
                                (0x0038)
   8056    001C00              #define RT1PSDIV__2                     
                                (0x0000)        /* Divide by 2 */
   8057    001C00              #define RT1PSDIV__4                     
                                (0x0800)        /* Divide by 4 */
   8058    001C00              #define RT1PSDIV__4_H                   
                                (0x0008)
   8059    001C00              #define RT1PSDIV__8                     
                                (0x1000)        /* Divide by 8 */
   8060    001C00              #define RT1PSDIV__8_H                   
                                (0x0010)
   8061    001C00              #define RT1PSDIV__16                    
                                (0x1800)        /* Divide by 16 */
   8062    001C00              #define RT1PSDIV__16_H                  
                                (0x0018)
   8063    001C00              #define RT1PSDIV__32                    
                                (0x2000)        /* Divide by 32 */
   8064    001C00              #define RT1PSDIV__32_H                  
                                (0x0020)
   8065    001C00              #define RT1PSDIV__64                    
                                (0x2800)        /* Divide by 64 */
   8066    001C00              #define RT1PSDIV__64_H                  
                                (0x0028)
   8067    001C00              #define RT1PSDIV__128                   
                                (0x3000)        /* Divide by 128 */
   8068    001C00              #define RT1PSDIV__128_H                 
                                (0x0030)
   8069    001C00              #define RT1PSDIV__256                   
                                (0x3800)        /* Divide by 256 */
   8070    001C00              #define RT1PSDIV__256_H                 
                                (0x0038)
   8071    001C00              #define RT1SSEL                         
                                (0xc000)        /* Prescale timer 1 clock
                                source select */
   8072    001C00              #define RT1SSEL_H                       
                                (0x00c0)
   8073    001C00              #define RT1SSEL0                        
                                (0x4000)        /* Prescale timer 1 clock
                                source select */
   8074    001C00              #define RT1SSEL0_H                      
                                (0x0040)
   8075    001C00              #define RT1SSEL1                        
                                (0x8000)        /* Prescale timer 1 clock
                                source select */
   8076    001C00              #define RT1SSEL1_H                      
                                (0x0080)
   8077    001C00              #define RT1SSEL_0                       
                                (0x0000)        /* 32-kHz crystal oscillator
                                clock */
   8078    001C00              #define RT1SSEL_1                       
                                (0x4000)        /* 32-kHz crystal oscillator
                                clock */
   8079    001C00              #define RT1SSEL_1_H                     
                                (0x0040)
   8080    001C00              #define RT1SSEL_2                       
                                (0x8000)        /* Output from RT0PS */
   8081    001C00              #define RT1SSEL_2_H                     
                                (0x0080)
   8082    001C00              #define RT1SSEL_3                       
                                (0xc000)        /* Output from RT0PS */
   8083    001C00              #define RT1SSEL_3_H                     
                                (0x00c0)
   8084    001C00              #define RT1SSEL__RT0PS                  
                                (0x8000)        /* Output from RT0PS */
   8085    001C00              #define RT1SSEL__RT0PS_H                
                                (0x0080)
   8086    001C00              
   8087    001C00              /* RTCIV Control Bits */
   8088    001C00              #define RTCIV0                          
                                (0x0001)        /* Real-time clock interrupt
                                vector value */
   8089    001C00              #define RTCIV0_L                        
                                (0x0001)
   8090    001C00              #define RTCIV1                          
                                (0x0002)        /* Real-time clock interrupt
                                vector value */
   8091    001C00              #define RTCIV1_L                        
                                (0x0002)
   8092    001C00              #define RTCIV2                          
                                (0x0004)        /* Real-time clock interrupt
                                vector value */
   8093    001C00              #define RTCIV2_L                        
                                (0x0004)
   8094    001C00              #define RTCIV3                          
                                (0x0008)        /* Real-time clock interrupt
                                vector value */
   8095    001C00              #define RTCIV3_L                        
                                (0x0008)
   8096    001C00              #define RTCIV4                          
                                (0x0010)        /* Real-time clock interrupt
                                vector value */
   8097    001C00              #define RTCIV4_L                        
                                (0x0010)
   8098    001C00              #define RTCIV5                          
                                (0x0020)        /* Real-time clock interrupt
                                vector value */
   8099    001C00              #define RTCIV5_L                        
                                (0x0020)
   8100    001C00              #define RTCIV6                          
                                (0x0040)        /* Real-time clock interrupt
                                vector value */
   8101    001C00              #define RTCIV6_L                        
                                (0x0040)
   8102    001C00              #define RTCIV7                          
                                (0x0080)        /* Real-time clock interrupt
                                vector value */
   8103    001C00              #define RTCIV7_L                        
                                (0x0080)
   8104    001C00              #define RTCIV8                          
                                (0x0100)        /* Real-time clock interrupt
                                vector value */
   8105    001C00              #define RTCIV8_H                        
                                (0x0001)
   8106    001C00              #define RTCIV9                          
                                (0x0200)        /* Real-time clock interrupt
                                vector value */
   8107    001C00              #define RTCIV9_H                        
                                (0x0002)
   8108    001C00              #define RTCIV10                         
                                (0x0400)        /* Real-time clock interrupt
                                vector value */
   8109    001C00              #define RTCIV10_H                       
                                (0x0004)
   8110    001C00              #define RTCIV11                         
                                (0x0800)        /* Real-time clock interrupt
                                vector value */
   8111    001C00              #define RTCIV11_H                       
                                (0x0008)
   8112    001C00              #define RTCIV12                         
                                (0x1000)        /* Real-time clock interrupt
                                vector value */
   8113    001C00              #define RTCIV12_H                       
                                (0x0010)
   8114    001C00              #define RTCIV13                         
                                (0x2000)        /* Real-time clock interrupt
                                vector value */
   8115    001C00              #define RTCIV13_H                       
                                (0x0020)
   8116    001C00              #define RTCIV14                         
                                (0x4000)        /* Real-time clock interrupt
                                vector value */
   8117    001C00              #define RTCIV14_H                       
                                (0x0040)
   8118    001C00              #define RTCIV15                         
                                (0x8000)        /* Real-time clock interrupt
                                vector value */
   8119    001C00              #define RTCIV15_H                       
                                (0x0080)
   8120    001C00              #define RTCIV_0                         
                                (0x0000)        /* No interrupt pending
                                */
   8121    001C00              #define RTCIV_2                         
                                (0x0002)        /* Interrupt Source: RTC
                                oscillator failure; Interrupt Flag: 
   8122    001C00                                                              
                                           RTCOFIFG; Interrupt Priority:
                                Highest */
   8123    001C00              #define RTCIV_2_L                       
                                (0x0002)
   8124    001C00              #define RTCIV_4                         
                                (0x0004)        /* Interrupt Source: RTC ready;
                                Interrupt Flag: RTCRDYIFG */
   8125    001C00              #define RTCIV_4_L                       
                                (0x0004)
   8126    001C00              #define RTCIV_6                         
                                (0x0006)        /* Interrupt Source: RTC
                                interval timer; Interrupt Flag: 
   8127    001C00                                                              
                                           RTCTEVIFG */
   8128    001C00              #define RTCIV_6_L                       
                                (0x0006)
   8129    001C00              #define RTCIV_8                         
                                (0x0008)        /* Interrupt Source: RTC user
                                alarm; Interrupt Flag: RTCAIFG */
   8130    001C00              #define RTCIV_8_L                       
                                (0x0008)
   8131    001C00              #define RTCIV_10                        
                                (0x000a)        /* Interrupt Source: RTC
                                prescaler 0; Interrupt Flag: RT0PSIFG
                                */
   8132    001C00              #define RTCIV_10_L                      
                                (0x000a)
   8133    001C00              #define RTCIV_12                        
                                (0x000c)        /* Interrupt Source: RTC
                                prescaler 1; Interrupt Flag: RT1PSIFG
                                */
   8134    001C00              #define RTCIV_12_L                      
                                (0x000c)
   8135    001C00              #define RTCIV__NONE                     
                                (0x0000)        /* No interrupt pending
                                */
   8136    001C00              #define RTCIV__RTCOFIFG                 
                                (0x0002)        /* Interrupt Source: RTC
                                oscillator failure; Interrupt Flag: 
   8137    001C00                                                              
                                           RTCOFIFG; Interrupt Priority:
                                Highest */
   8138    001C00              #define RTCIV__RTCOFIFG_L               
                                (0x0002)
   8139    001C00              #define RTCIV__RTCRDYIFG                
                                (0x0004)        /* Interrupt Source: RTC ready;
                                Interrupt Flag: RTCRDYIFG */
   8140    001C00              #define RTCIV__RTCRDYIFG_L              
                                (0x0004)
   8141    001C00              #define RTCIV__RTCTEVIFG                
                                (0x0006)        /* Interrupt Source: RTC
                                interval timer; Interrupt Flag: 
   8142    001C00                                                              
                                           RTCTEVIFG */
   8143    001C00              #define RTCIV__RTCTEVIFG_L              
                                (0x0006)
   8144    001C00              #define RTCIV__RTCAIFG                  
                                (0x0008)        /* Interrupt Source: RTC user
                                alarm; Interrupt Flag: RTCAIFG */
   8145    001C00              #define RTCIV__RTCAIFG_L                
                                (0x0008)
   8146    001C00              #define RTCIV__RT0PSIFG                 
                                (0x000a)        /* Interrupt Source: RTC
                                prescaler 0; Interrupt Flag: RT0PSIFG
                                */
   8147    001C00              #define RTCIV__RT0PSIFG_L               
                                (0x000a)
   8148    001C00              #define RTCIV__RT1PSIFG                 
                                (0x000c)        /* Interrupt Source: RTC
                                prescaler 1; Interrupt Flag: RT1PSIFG
                                */
   8149    001C00              #define RTCIV__RT1PSIFG_L               
                                (0x000c)
   8150    001C00              
   8151    001C00              /* RTCTIM0 Control Bits */
   8152    001C00              #define SECONDS                         
                                (0x003f)        /* Seconds (0 to 59) */
   8153    001C00              #define SECONDS_L                       
                                (0x003f)
   8154    001C00              #define SECONDS0                        
                                (0x0001)        /* Seconds (0 to 59) */
   8155    001C00              #define SECONDS0_L                      
                                (0x0001)
   8156    001C00              #define SECONDS1                        
                                (0x0002)        /* Seconds (0 to 59) */
   8157    001C00              #define SECONDS1_L                      
                                (0x0002)
   8158    001C00              #define SECONDS2                        
                                (0x0004)        /* Seconds (0 to 59) */
   8159    001C00              #define SECONDS2_L                      
                                (0x0004)
   8160    001C00              #define SECONDS3                        
                                (0x0008)        /* Seconds (0 to 59) */
   8161    001C00              #define SECONDS3_L                      
                                (0x0008)
   8162    001C00              #define SECONDS4                        
                                (0x0010)        /* Seconds (0 to 59) */
   8163    001C00              #define SECONDS4_L                      
                                (0x0010)
   8164    001C00              #define SECONDS5                        
                                (0x0020)        /* Seconds (0 to 59) */
   8165    001C00              #define SECONDS5_L                      
                                (0x0020)
   8166    001C00              #define MINUTES                         
                                (0x3f00)        /* Minutes (0 to 59) */
   8167    001C00              #define MINUTES_H                       
                                (0x003f)
   8168    001C00              #define MINUTES0                        
                                (0x0100)        /* Minutes (0 to 59) */
   8169    001C00              #define MINUTES0_H                      
                                (0x0001)
   8170    001C00              #define MINUTES1                        
                                (0x0200)        /* Minutes (0 to 59) */
   8171    001C00              #define MINUTES1_H                      
                                (0x0002)
   8172    001C00              #define MINUTES2                        
                                (0x0400)        /* Minutes (0 to 59) */
   8173    001C00              #define MINUTES2_H                      
                                (0x0004)
   8174    001C00              #define MINUTES3                        
                                (0x0800)        /* Minutes (0 to 59) */
   8175    001C00              #define MINUTES3_H                      
                                (0x0008)
   8176    001C00              #define MINUTES4                        
                                (0x1000)        /* Minutes (0 to 59) */
   8177    001C00              #define MINUTES4_H                      
                                (0x0010)
   8178    001C00              #define MINUTES5                        
                                (0x2000)        /* Minutes (0 to 59) */
   8179    001C00              #define MINUTES5_H                      
                                (0x0020)
   8180    001C00              
   8181    001C00              /* RTCTIM0_BCD Control Bits */
   8182    001C00              #define SECONDSLOWDIGIT                 
                                (0x000f)        /* Seconds  low digit (0 to 9)
                                */
   8183    001C00              #define SECONDSLOWDIGIT_L               
                                (0x000f)
   8184    001C00              #define SECONDSLOWDIGIT0                
                                (0x0001)        /* Seconds  low digit (0 to 9)
                                */
   8185    001C00              #define SECONDSLOWDIGIT0_L              
                                (0x0001)
   8186    001C00              #define SECONDSLOWDIGIT1                
                                (0x0002)        /* Seconds  low digit (0 to 9)
                                */
   8187    001C00              #define SECONDSLOWDIGIT1_L              
                                (0x0002)
   8188    001C00              #define SECONDSLOWDIGIT2                
                                (0x0004)        /* Seconds  low digit (0 to 9)
                                */
   8189    001C00              #define SECONDSLOWDIGIT2_L              
                                (0x0004)
   8190    001C00              #define SECONDSLOWDIGIT3                
                                (0x0008)        /* Seconds  low digit (0 to 9)
                                */
   8191    001C00              #define SECONDSLOWDIGIT3_L              
                                (0x0008)
   8192    001C00              #define SECONDSHIGHDIGIT                
                                (0x0070)        /* Seconds  high digit (0 to 5)
                                */
   8193    001C00              #define SECONDSHIGHDIGIT_L              
                                (0x0070)
   8194    001C00              #define SECONDSHIGHDIGIT0               
                                (0x0010)        /* Seconds  high digit (0 to 5)
                                */
   8195    001C00              #define SECONDSHIGHDIGIT0_L             
                                (0x0010)
   8196    001C00              #define SECONDSHIGHDIGIT1               
                                (0x0020)        /* Seconds  high digit (0 to 5)
                                */
   8197    001C00              #define SECONDSHIGHDIGIT1_L             
                                (0x0020)
   8198    001C00              #define SECONDSHIGHDIGIT2               
                                (0x0040)        /* Seconds  high digit (0 to 5)
                                */
   8199    001C00              #define SECONDSHIGHDIGIT2_L             
                                (0x0040)
   8200    001C00              #define MINUTESLOWDIGIT                 
                                (0x0f00)        /* Minutes  low digit (0 to 9)
                                */
   8201    001C00              #define MINUTESLOWDIGIT_H               
                                (0x000f)
   8202    001C00              #define MINUTESLOWDIGIT0                
                                (0x0100)        /* Minutes  low digit (0 to 9)
                                */
   8203    001C00              #define MINUTESLOWDIGIT0_H              
                                (0x0001)
   8204    001C00              #define MINUTESLOWDIGIT1                
                                (0x0200)        /* Minutes  low digit (0 to 9)
                                */
   8205    001C00              #define MINUTESLOWDIGIT1_H              
                                (0x0002)
   8206    001C00              #define MINUTESLOWDIGIT2                
                                (0x0400)        /* Minutes  low digit (0 to 9)
                                */
   8207    001C00              #define MINUTESLOWDIGIT2_H              
                                (0x0004)
   8208    001C00              #define MINUTESLOWDIGIT3                
                                (0x0800)        /* Minutes  low digit (0 to 9)
                                */
   8209    001C00              #define MINUTESLOWDIGIT3_H              
                                (0x0008)
   8210    001C00              #define MINUTESHIGHDIGIT                
                                (0x7000)        /* Minutes  high digit (0 to 5)
                                */
   8211    001C00              #define MINUTESHIGHDIGIT_H              
                                (0x0070)
   8212    001C00              #define MINUTESHIGHDIGIT0               
                                (0x1000)        /* Minutes  high digit (0 to 5)
                                */
   8213    001C00              #define MINUTESHIGHDIGIT0_H             
                                (0x0010)
   8214    001C00              #define MINUTESHIGHDIGIT1               
                                (0x2000)        /* Minutes  high digit (0 to 5)
                                */
   8215    001C00              #define MINUTESHIGHDIGIT1_H             
                                (0x0020)
   8216    001C00              #define MINUTESHIGHDIGIT2               
                                (0x4000)        /* Minutes  high digit (0 to 5)
                                */
   8217    001C00              #define MINUTESHIGHDIGIT2_H             
                                (0x0040)
   8218    001C00              
   8219    001C00              /* RTCTIM1 Control Bits */
   8220    001C00              #define HOURS                           
                                (0x001f)        /* Hours (0 to 23) */
   8221    001C00              #define HOURS_L                         
                                (0x001f)
   8222    001C00              #define HOURS0                          
                                (0x0001)        /* Hours (0 to 23) */
   8223    001C00              #define HOURS0_L                        
                                (0x0001)
   8224    001C00              #define HOURS1                          
                                (0x0002)        /* Hours (0 to 23) */
   8225    001C00              #define HOURS1_L                        
                                (0x0002)
   8226    001C00              #define HOURS2                          
                                (0x0004)        /* Hours (0 to 23) */
   8227    001C00              #define HOURS2_L                        
                                (0x0004)
   8228    001C00              #define HOURS3                          
                                (0x0008)        /* Hours (0 to 23) */
   8229    001C00              #define HOURS3_L                        
                                (0x0008)
   8230    001C00              #define HOURS4                          
                                (0x0010)        /* Hours (0 to 23) */
   8231    001C00              #define HOURS4_L                        
                                (0x0010)
   8232    001C00              #define DAYOFWEEK                       
                                (0x0700)        /* Day of week (0 to 6)
                                */
   8233    001C00              #define DAYOFWEEK_H                     
                                (0x0007)
   8234    001C00              #define DAYOFWEEK0                      
                                (0x0100)        /* Day of week (0 to 6)
                                */
   8235    001C00              #define DAYOFWEEK0_H                    
                                (0x0001)
   8236    001C00              #define DAYOFWEEK1                      
                                (0x0200)        /* Day of week (0 to 6)
                                */
   8237    001C00              #define DAYOFWEEK1_H                    
                                (0x0002)
   8238    001C00              #define DAYOFWEEK2                      
                                (0x0400)        /* Day of week (0 to 6)
                                */
   8239    001C00              #define DAYOFWEEK2_H                    
                                (0x0004)
   8240    001C00              
   8241    001C00              /* RTCTIM1_BCD Control Bits */
   8242    001C00              #define HOURSLOWDIGIT                   
                                (0x000f)        /* Hours  low digit (0 to 9)
                                */
   8243    001C00              #define HOURSLOWDIGIT_L                 
                                (0x000f)
   8244    001C00              #define HOURSLOWDIGIT0                  
                                (0x0001)        /* Hours  low digit (0 to 9)
                                */
   8245    001C00              #define HOURSLOWDIGIT0_L                
                                (0x0001)
   8246    001C00              #define HOURSLOWDIGIT1                  
                                (0x0002)        /* Hours  low digit (0 to 9)
                                */
   8247    001C00              #define HOURSLOWDIGIT1_L                
                                (0x0002)
   8248    001C00              #define HOURSLOWDIGIT2                  
                                (0x0004)        /* Hours  low digit (0 to 9)
                                */
   8249    001C00              #define HOURSLOWDIGIT2_L                
                                (0x0004)
   8250    001C00              #define HOURSLOWDIGIT3                  
                                (0x0008)        /* Hours  low digit (0 to 9)
                                */
   8251    001C00              #define HOURSLOWDIGIT3_L                
                                (0x0008)
   8252    001C00              #define HOURSHIGHDIGIT                  
                                (0x0030)        /* Hours  high digit (0 to 2)
                                */
   8253    001C00              #define HOURSHIGHDIGIT_L                
                                (0x0030)
   8254    001C00              #define HOURSHIGHDIGIT0                 
                                (0x0010)        /* Hours  high digit (0 to 2)
                                */
   8255    001C00              #define HOURSHIGHDIGIT0_L               
                                (0x0010)
   8256    001C00              #define HOURSHIGHDIGIT1                 
                                (0x0020)        /* Hours  high digit (0 to 2)
                                */
   8257    001C00              #define HOURSHIGHDIGIT1_L               
                                (0x0020)
   8258    001C00              
   8259    001C00              /* RTCDATE Control Bits */
   8260    001C00              #define DAY                             
                                (0x001f)        /* Day of month (1 to 28, 29,
                                30, 31) */
   8261    001C00              #define DAY_L                           
                                (0x001f)
   8262    001C00              #define DAY0                            
                                (0x0001)        /* Day of month (1 to 28, 29,
                                30, 31) */
   8263    001C00              #define DAY0_L                          
                                (0x0001)
   8264    001C00              #define DAY1                            
                                (0x0002)        /* Day of month (1 to 28, 29,
                                30, 31) */
   8265    001C00              #define DAY1_L                          
                                (0x0002)
   8266    001C00              #define DAY2                            
                                (0x0004)        /* Day of month (1 to 28, 29,
                                30, 31) */
   8267    001C00              #define DAY2_L                          
                                (0x0004)
   8268    001C00              #define DAY3                            
                                (0x0008)        /* Day of month (1 to 28, 29,
                                30, 31) */
   8269    001C00              #define DAY3_L                          
                                (0x0008)
   8270    001C00              #define DAY4                            
                                (0x0010)        /* Day of month (1 to 28, 29,
                                30, 31) */
   8271    001C00              #define DAY4_L                          
                                (0x0010)
   8272    001C00              #define MONTH                           
                                (0x0f00)        /* Month (1 to 12) */
   8273    001C00              #define MONTH_H                         
                                (0x000f)
   8274    001C00              #define MONTH0                          
                                (0x0100)        /* Month (1 to 12) */
   8275    001C00              #define MONTH0_H                        
                                (0x0001)
   8276    001C00              #define MONTH1                          
                                (0x0200)        /* Month (1 to 12) */
   8277    001C00              #define MONTH1_H                        
                                (0x0002)
   8278    001C00              #define MONTH2                          
                                (0x0400)        /* Month (1 to 12) */
   8279    001C00              #define MONTH2_H                        
                                (0x0004)
   8280    001C00              #define MONTH3                          
                                (0x0800)        /* Month (1 to 12) */
   8281    001C00              #define MONTH3_H                        
                                (0x0008)
   8282    001C00              
   8283    001C00              /* RTCDATE_BCD Control Bits */
   8284    001C00              #define DAYLOWDIGIT                     
                                (0x000f)        /* Day of month  low digit (0
                                to 9) */
   8285    001C00              #define DAYLOWDIGIT_L                   
                                (0x000f)
   8286    001C00              #define DAYLOWDIGIT0                    
                                (0x0001)        /* Day of month  low digit (0
                                to 9) */
   8287    001C00              #define DAYLOWDIGIT0_L                  
                                (0x0001)
   8288    001C00              #define DAYLOWDIGIT1                    
                                (0x0002)        /* Day of month  low digit (0
                                to 9) */
   8289    001C00              #define DAYLOWDIGIT1_L                  
                                (0x0002)
   8290    001C00              #define DAYLOWDIGIT2                    
                                (0x0004)        /* Day of month  low digit (0
                                to 9) */
   8291    001C00              #define DAYLOWDIGIT2_L                  
                                (0x0004)
   8292    001C00              #define DAYLOWDIGIT3                    
                                (0x0008)        /* Day of month  low digit (0
                                to 9) */
   8293    001C00              #define DAYLOWDIGIT3_L                  
                                (0x0008)
   8294    001C00              #define DAYHIGHDIGIT                    
                                (0x0030)        /* Day of month  high digit (0
                                to 3) */
   8295    001C00              #define DAYHIGHDIGIT_L                  
                                (0x0030)
   8296    001C00              #define DAYHIGHDIGIT0                   
                                (0x0010)        /* Day of month  high digit (0
                                to 3) */
   8297    001C00              #define DAYHIGHDIGIT0_L                 
                                (0x0010)
   8298    001C00              #define DAYHIGHDIGIT1                   
                                (0x0020)        /* Day of month  high digit (0
                                to 3) */
   8299    001C00              #define DAYHIGHDIGIT1_L                 
                                (0x0020)
   8300    001C00              #define MONTHLOWDIGIT                   
                                (0x0f00)        /* Month  low digit (0 to 9)
                                */
   8301    001C00              #define MONTHLOWDIGIT_H                 
                                (0x000f)
   8302    001C00              #define MONTHLOWDIGIT0                  
                                (0x0100)        /* Month  low digit (0 to 9)
                                */
   8303    001C00              #define MONTHLOWDIGIT0_H                
                                (0x0001)
   8304    001C00              #define MONTHLOWDIGIT1                  
                                (0x0200)        /* Month  low digit (0 to 9)
                                */
   8305    001C00              #define MONTHLOWDIGIT1_H                
                                (0x0002)
   8306    001C00              #define MONTHLOWDIGIT2                  
                                (0x0400)        /* Month  low digit (0 to 9)
                                */
   8307    001C00              #define MONTHLOWDIGIT2_H                
                                (0x0004)
   8308    001C00              #define MONTHLOWDIGIT3                  
                                (0x0800)        /* Month  low digit (0 to 9)
                                */
   8309    001C00              #define MONTHLOWDIGIT3_H                
                                (0x0008)
   8310    001C00              #define MONTHHIGHDIGIT                  
                                (0x1000)        /* Month  high digit (0 or 1)
                                */
   8311    001C00              #define MONTHHIGHDIGIT_H                
                                (0x0010)
   8312    001C00              
   8313    001C00              /* RTCYEAR Control Bits */
   8314    001C00              #define YEARLOWBYTE                     
                                (0x00ff)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8315    001C00              #define YEARLOWBYTE_L                   
                                (0x00ff)
   8316    001C00              #define YEARLOWBYTE0                    
                                (0x0001)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8317    001C00              #define YEARLOWBYTE0_L                  
                                (0x0001)
   8318    001C00              #define YEARLOWBYTE1                    
                                (0x0002)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8319    001C00              #define YEARLOWBYTE1_L                  
                                (0x0002)
   8320    001C00              #define YEARLOWBYTE2                    
                                (0x0004)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8321    001C00              #define YEARLOWBYTE2_L                  
                                (0x0004)
   8322    001C00              #define YEARLOWBYTE3                    
                                (0x0008)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8323    001C00              #define YEARLOWBYTE3_L                  
                                (0x0008)
   8324    001C00              #define YEARLOWBYTE4                    
                                (0x0010)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8325    001C00              #define YEARLOWBYTE4_L                  
                                (0x0010)
   8326    001C00              #define YEARLOWBYTE5                    
                                (0x0020)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8327    001C00              #define YEARLOWBYTE5_L                  
                                (0x0020)
   8328    001C00              #define YEARLOWBYTE6                    
                                (0x0040)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8329    001C00              #define YEARLOWBYTE6_L                  
                                (0x0040)
   8330    001C00              #define YEARLOWBYTE7                    
                                (0x0080)        /* Year  low byte. Valid values
                                for Year are 0 to 4095. */
   8331    001C00              #define YEARLOWBYTE7_L                  
                                (0x0080)
   8332    001C00              #define YEARHIGHBYTE                    
                                (0x0f00)        /* Year  high byte. Valid
                                values for Year are 0 to 4095. */
   8333    001C00              #define YEARHIGHBYTE_H                  
                                (0x000f)
   8334    001C00              #define YEARHIGHBYTE0                   
                                (0x0100)        /* Year  high byte. Valid
                                values for Year are 0 to 4095. */
   8335    001C00              #define YEARHIGHBYTE0_H                 
                                (0x0001)
   8336    001C00              #define YEARHIGHBYTE1                   
                                (0x0200)        /* Year  high byte. Valid
                                values for Year are 0 to 4095. */
   8337    001C00              #define YEARHIGHBYTE1_H                 
                                (0x0002)
   8338    001C00              #define YEARHIGHBYTE2                   
                                (0x0400)        /* Year  high byte. Valid
                                values for Year are 0 to 4095. */
   8339    001C00              #define YEARHIGHBYTE2_H                 
                                (0x0004)
   8340    001C00              #define YEARHIGHBYTE3                   
                                (0x0800)        /* Year  high byte. Valid
                                values for Year are 0 to 4095. */
   8341    001C00              #define YEARHIGHBYTE3_H                 
                                (0x0008)
   8342    001C00              
   8343    001C00              /* RTCYEAR_BCD Control Bits */
   8344    001C00              #define YEAR                            
                                (0x000f)        /* Year  lowest digit (0 to 9)
                                */
   8345    001C00              #define YEAR_L                          
                                (0x000f)
   8346    001C00              #define YEAR0                           
                                (0x0001)        /* Year  lowest digit (0 to 9)
                                */
   8347    001C00              #define YEAR0_L                         
                                (0x0001)
   8348    001C00              #define YEAR1                           
                                (0x0002)        /* Year  lowest digit (0 to 9)
                                */
   8349    001C00              #define YEAR1_L                         
                                (0x0002)
   8350    001C00              #define YEAR2                           
                                (0x0004)        /* Year  lowest digit (0 to 9)
                                */
   8351    001C00              #define YEAR2_L                         
                                (0x0004)
   8352    001C00              #define YEAR3                           
                                (0x0008)        /* Year  lowest digit (0 to 9)
                                */
   8353    001C00              #define YEAR3_L                         
                                (0x0008)
   8354    001C00              #define DECADE                          
                                (0x00f0)        /* Decade (0 to 9) */
   8355    001C00              #define DECADE_L                        
                                (0x00f0)
   8356    001C00              #define DECADE0                         
                                (0x0010)        /* Decade (0 to 9) */
   8357    001C00              #define DECADE0_L                       
                                (0x0010)
   8358    001C00              #define DECADE1                         
                                (0x0020)        /* Decade (0 to 9) */
   8359    001C00              #define DECADE1_L                       
                                (0x0020)
   8360    001C00              #define DECADE2                         
                                (0x0040)        /* Decade (0 to 9) */
   8361    001C00              #define DECADE2_L                       
                                (0x0040)
   8362    001C00              #define DECADE3                         
                                (0x0080)        /* Decade (0 to 9) */
   8363    001C00              #define DECADE3_L                       
                                (0x0080)
   8364    001C00              #define CENTURYLOWDIGIT                 
                                (0x0f00)        /* Century  low digit (0 to 9)
                                */
   8365    001C00              #define CENTURYLOWDIGIT_H               
                                (0x000f)
   8366    001C00              #define CENTURYLOWDIGIT0                
                                (0x0100)        /* Century  low digit (0 to 9)
                                */
   8367    001C00              #define CENTURYLOWDIGIT0_H              
                                (0x0001)
   8368    001C00              #define CENTURYLOWDIGIT1                
                                (0x0200)        /* Century  low digit (0 to 9)
                                */
   8369    001C00              #define CENTURYLOWDIGIT1_H              
                                (0x0002)
   8370    001C00              #define CENTURYLOWDIGIT2                
                                (0x0400)        /* Century  low digit (0 to 9)
                                */
   8371    001C00              #define CENTURYLOWDIGIT2_H              
                                (0x0004)
   8372    001C00              #define CENTURYLOWDIGIT3                
                                (0x0800)        /* Century  low digit (0 to 9)
                                */
   8373    001C00              #define CENTURYLOWDIGIT3_H              
                                (0x0008)
   8374    001C00              #define CENTURYHIGHDIGIT                
                                (0x7000)        /* Century  high digit (0 to 4)
                                */
   8375    001C00              #define CENTURYHIGHDIGIT_H              
                                (0x0070)
   8376    001C00              #define CENTURYHIGHDIGIT0               
                                (0x1000)        /* Century  high digit (0 to 4)
                                */
   8377    001C00              #define CENTURYHIGHDIGIT0_H             
                                (0x0010)
   8378    001C00              #define CENTURYHIGHDIGIT1               
                                (0x2000)        /* Century  high digit (0 to 4)
                                */
   8379    001C00              #define CENTURYHIGHDIGIT1_H             
                                (0x0020)
   8380    001C00              #define CENTURYHIGHDIGIT2               
                                (0x4000)        /* Century  high digit (0 to 4)
                                */
   8381    001C00              #define CENTURYHIGHDIGIT2_H             
                                (0x0040)
   8382    001C00              
   8383    001C00              /* RTCAMINHR Control Bits */
   8384    001C00              #define MIN                             
                                (0x003f)        /* Minutes (0 to 59) */
   8385    001C00              #define MIN_L                           
                                (0x003f)
   8386    001C00              #define MIN0                            
                                (0x0001)        /* Minutes (0 to 59) */
   8387    001C00              #define MIN0_L                          
                                (0x0001)
   8388    001C00              #define MIN1                            
                                (0x0002)        /* Minutes (0 to 59) */
   8389    001C00              #define MIN1_L                          
                                (0x0002)
   8390    001C00              #define MIN2                            
                                (0x0004)        /* Minutes (0 to 59) */
   8391    001C00              #define MIN2_L                          
                                (0x0004)
   8392    001C00              #define MIN3                            
                                (0x0008)        /* Minutes (0 to 59) */
   8393    001C00              #define MIN3_L                          
                                (0x0008)
   8394    001C00              #define MIN4                            
                                (0x0010)        /* Minutes (0 to 59) */
   8395    001C00              #define MIN4_L                          
                                (0x0010)
   8396    001C00              #define MIN5                            
                                (0x0020)        /* Minutes (0 to 59) */
   8397    001C00              #define MIN5_L                          
                                (0x0020)
   8398    001C00              #define MINAE                           
                                (0x0080)        /* Alarm enable */
   8399    001C00              #define MINAE_L                         
                                (0x0080)
   8400    001C00              #define HOUR                            
                                (0x1f00)        /* Hours (0 to 23) */
   8401    001C00              #define HOUR_H                          
                                (0x001f)
   8402    001C00              #define HOUR0                           
                                (0x0100)        /* Hours (0 to 23) */
   8403    001C00              #define HOUR0_H                         
                                (0x0001)
   8404    001C00              #define HOUR1                           
                                (0x0200)        /* Hours (0 to 23) */
   8405    001C00              #define HOUR1_H                         
                                (0x0002)
   8406    001C00              #define HOUR2                           
                                (0x0400)        /* Hours (0 to 23) */
   8407    001C00              #define HOUR2_H                         
                                (0x0004)
   8408    001C00              #define HOUR3                           
                                (0x0800)        /* Hours (0 to 23) */
   8409    001C00              #define HOUR3_H                         
                                (0x0008)
   8410    001C00              #define HOUR4                           
                                (0x1000)        /* Hours (0 to 23) */
   8411    001C00              #define HOUR4_H                         
                                (0x0010)
   8412    001C00              #define HOURAE                          
                                (0x8000)        /* Alarm enable */
   8413    001C00              #define HOURAE_H                        
                                (0x0080)
   8414    001C00              
   8415    001C00              /* RTCADOWDAY Control Bits */
   8416    001C00              #define DOW                             
                                (0x0007)        /* Day of week (0 to 6)
                                */
   8417    001C00              #define DOW_L                           
                                (0x0007)
   8418    001C00              #define DOW0                            
                                (0x0001)        /* Day of week (0 to 6)
                                */
   8419    001C00              #define DOW0_L                          
                                (0x0001)
   8420    001C00              #define DOW1                            
                                (0x0002)        /* Day of week (0 to 6)
                                */
   8421    001C00              #define DOW1_L                          
                                (0x0002)
   8422    001C00              #define DOW2                            
                                (0x0004)        /* Day of week (0 to 6)
                                */
   8423    001C00              #define DOW2_L                          
                                (0x0004)
   8424    001C00              #define DOWAE                           
                                (0x0080)        /* Alarm enable */
   8425    001C00              #define DOWAE_L                         
                                (0x0080)
   8426    001C00              #define DAYAE                           
                                (0x8000)        /* Alarm enable */
   8427    001C00              #define DAYAE_H                         
                                (0x0080)
   8428    001C00              
   8429    001C00              /* RTCADOWDAY_BCD Control Bits */
   8430    001C00              #define DAY_LD                          
                                (0x0f00)        /* Day of month  low digit (0
                                to 9) */
   8431    001C00              #define DAY_LD_H                        
                                (0x000f)
   8432    001C00              #define DAY_LD0                         
                                (0x0100)        /* Day of month  low digit (0
                                to 9) */
   8433    001C00              #define DAY_LD0_H                       
                                (0x0001)
   8434    001C00              #define DAY_LD1                         
                                (0x0200)        /* Day of month  low digit (0
                                to 9) */
   8435    001C00              #define DAY_LD1_H                       
                                (0x0002)
   8436    001C00              #define DAY_LD2                         
                                (0x0400)        /* Day of month  low digit (0
                                to 9) */
   8437    001C00              #define DAY_LD2_H                       
                                (0x0004)
   8438    001C00              #define DAY_LD3                         
                                (0x0800)        /* Day of month  low digit (0
                                to 9) */
   8439    001C00              #define DAY_LD3_H                       
                                (0x0008)
   8440    001C00              #define DAY_HD                          
                                (0x3000)        /* Day of month  high digit (0
                                to 3) */
   8441    001C00              #define DAY_HD_H                        
                                (0x0030)
   8442    001C00              #define DAY_HD0                         
                                (0x1000)        /* Day of month  high digit (0
                                to 3) */
   8443    001C00              #define DAY_HD0_H                       
                                (0x0010)
   8444    001C00              #define DAY_HD1                         
                                (0x2000)        /* Day of month  high digit (0
                                to 3) */
   8445    001C00              #define DAY_HD1_H                       
                                (0x0020)
   8446    001C00              
   8447    001C00              
   8448    001C00              /***********************************************
                               ******************************
   8449    001C00               SFR Registers
   8450    001C00              ************************************************
                               *****************************/
   8451    001C00              
   8452    001C00              #define __MSP430_HAS_SFR__                    /*
                                Definition to show that module is available
                                */
   8453    001C00              #define __MSP430_BASEADDRESS_SFR__ 0x0100
   8454    001C00              #define SFR_BASE               __MSP430_BASEADDR
                               ESS_SFR__
   8455    001C00              
   8456    001C00              #define  SFRIE1_                        
                                (0x100u)        /* Interrupt Enable */
   8457    001C00              DEFCW(   SFRIE1              , SFRIE1_)
   8457.1  001C00              sfrb SFRIE1_L = (0x100u);
   8457.2  001C00              sfrb SFRIE1_H = (0x100u)+1;
   8457.3  001C00              sfrw SFRIE1   = (0x100u);
   8457.4  001C00                    endm
   8458    001C00              #define  SFRIFG1_                       
                                (0x102u)        /* Interrupt Flag */
   8459    001C00              DEFCW(   SFRIFG1             , SFRIFG1_)
   8459.1  001C00              sfrb SFRIFG1_L = (0x102u);
   8459.2  001C00              sfrb SFRIFG1_H = (0x102u)+1;
   8459.3  001C00              sfrw SFRIFG1   = (0x102u);
   8459.4  001C00                    endm
   8460    001C00              #define  SFRRPCR_                       
                                (0x104u)        /* Reset Pin Control */
   8461    001C00              DEFCW(   SFRRPCR             , SFRRPCR_)
   8461.1  001C00              sfrb SFRRPCR_L = (0x104u);
   8461.2  001C00              sfrb SFRRPCR_H = (0x104u)+1;
   8461.3  001C00              sfrw SFRRPCR   = (0x104u);
   8461.4  001C00                    endm
   8462    001C00              
   8463    001C00              /* SFR Register Offsets */
   8464    001C00              #define OFS_SFRIE1                      
                                (0x0000u)
   8465    001C00              #define OFS_SFRIE1_L                    
                                OFS_SFRIE1
   8466    001C00              #define OFS_SFRIE1_H                    
                                OFS_SFRIE1+1
   8467    001C00              #define OFS_SFRIFG1                     
                                (0x0002u)
   8468    001C00              #define OFS_SFRIFG1_L                   
                                OFS_SFRIFG1
   8469    001C00              #define OFS_SFRIFG1_H                   
                                OFS_SFRIFG1+1
   8470    001C00              #define OFS_SFRRPCR                     
                                (0x0004u)
   8471    001C00              #define OFS_SFRRPCR_L                   
                                OFS_SFRRPCR
   8472    001C00              #define OFS_SFRRPCR_H                   
                                OFS_SFRRPCR+1
   8473    001C00              
   8474    001C00              /* SFR Control Bits */
   8475    001C00              
   8476    001C00              /* SFRIE1 Control Bits */
   8477    001C00              #define WDTIE                           
                                (0x0001)        /* Watchdog timer interrupt
                                enable */
   8478    001C00              #define WDTIE_L                         
                                (0x0001)
   8479    001C00              #define WDTIE_0                         
                                (0x0000)        /* Interrupts disabled
                                */
   8480    001C00              #define WDTIE_1                         
                                (0x0001)        /* Interrupts enabled
                                */
   8481    001C00              #define WDTIE_1_L                       
                                (0x0001)
   8482    001C00              #define WDTIE__DISABLE                  
                                (0x0000)        /* Interrupts disabled
                                */
   8483    001C00              #define WDTIE__ENABLE                   
                                (0x0001)        /* Interrupts enabled
                                */
   8484    001C00              #define WDTIE__ENABLE_L                 
                                (0x0001)
   8485    001C00              #define OFIE                            
                                (0x0002)        /* Oscillator fault interrupt
                                enable */
   8486    001C00              #define OFIE_L                          
                                (0x0002)
   8487    001C00              #define OFIE_0                          
                                (0x0000)        /* Interrupts disabled
                                */
   8488    001C00              #define OFIE_1                          
                                (0x0002)        /* Interrupts enabled
                                */
   8489    001C00              #define OFIE_1_L                        
                                (0x0002)
   8490    001C00              #define OFIE__DISABLE                   
                                (0x0000)        /* Interrupts disabled
                                */
   8491    001C00              #define OFIE__ENABLE                    
                                (0x0002)        /* Interrupts enabled
                                */
   8492    001C00              #define OFIE__ENABLE_L                  
                                (0x0002)
   8493    001C00              #define VMAIE                           
                                (0x0008)        /* Vacant memory access
                                interrupt enable */
   8494    001C00              #define VMAIE_L                         
                                (0x0008)
   8495    001C00              #define VMAIE_0                         
                                (0x0000)        /* Interrupts disabled
                                */
   8496    001C00              #define VMAIE_1                         
                                (0x0008)        /* Interrupts enabled
                                */
   8497    001C00              #define VMAIE_1_L                       
                                (0x0008)
   8498    001C00              #define VMAIE__DISABLE                  
                                (0x0000)        /* Interrupts disabled
                                */
   8499    001C00              #define VMAIE__ENABLE                   
                                (0x0008)        /* Interrupts enabled
                                */
   8500    001C00              #define VMAIE__ENABLE_L                 
                                (0x0008)
   8501    001C00              #define NMIIE                           
                                (0x0010)        /* NMI pin interrupt enable
                                */
   8502    001C00              #define NMIIE_L                         
                                (0x0010)
   8503    001C00              #define NMIIE_0                         
                                (0x0000)        /* Interrupts disabled
                                */
   8504    001C00              #define NMIIE_1                         
                                (0x0010)        /* Interrupts enabled
                                */
   8505    001C00              #define NMIIE_1_L                       
                                (0x0010)
   8506    001C00              #define NMIIE__DISABLE                  
                                (0x0000)        /* Interrupts disabled
                                */
   8507    001C00              #define NMIIE__ENABLE                   
                                (0x0010)        /* Interrupts enabled
                                */
   8508    001C00              #define NMIIE__ENABLE_L                 
                                (0x0010)
   8509    001C00              #define JMBINIE                         
                                (0x0040)        /* JTAG mailbox input interrupt
                                enable */
   8510    001C00              #define JMBINIE_L                       
                                (0x0040)
   8511    001C00              #define JMBINIE_0                       
                                (0x0000)        /* Interrupts disabled
                                */
   8512    001C00              #define JMBINIE_1                       
                                (0x0040)        /* Interrupts enabled
                                */
   8513    001C00              #define JMBINIE_1_L                     
                                (0x0040)
   8514    001C00              #define JMBINIE__DISABLE                
                                (0x0000)        /* Interrupts disabled
                                */
   8515    001C00              #define JMBINIE__ENABLE                 
                                (0x0040)        /* Interrupts enabled
                                */
   8516    001C00              #define JMBINIE__ENABLE_L               
                                (0x0040)
   8517    001C00              #define JMBOUTIE                        
                                (0x0080)        /* JTAG mailbox output
                                interrupt enable */
   8518    001C00              #define JMBOUTIE_L                      
                                (0x0080)
   8519    001C00              #define JMBOUTIE_0                      
                                (0x0000)        /* Interrupts disabled
                                */
   8520    001C00              #define JMBOUTIE_1                      
                                (0x0080)        /* Interrupts enabled
                                */
   8521    001C00              #define JMBOUTIE_1_L                    
                                (0x0080)
   8522    001C00              #define JMBOUTIE__DISABLE               
                                (0x0000)        /* Interrupts disabled
                                */
   8523    001C00              #define JMBOUTIE__ENABLE                
                                (0x0080)        /* Interrupts enabled
                                */
   8524    001C00              #define JMBOUTIE__ENABLE_L              
                                (0x0080)
   8525    001C00              
   8526    001C00              /* SFRIFG1 Control Bits */
   8527    001C00              #define OFIFG                           
                                (0x0002)        /* Oscillator fault interrupt
                                flag */
   8528    001C00              #define OFIFG_L                         
                                (0x0002)
   8529    001C00              #define OFIFG_0                         
                                (0x0000)        /* No interrupt pending
                                */
   8530    001C00              #define OFIFG_1                         
                                (0x0002)        /* Interrupt pending */
   8531    001C00              #define OFIFG_1_L                       
                                (0x0002)
   8532    001C00              #define VMAIFG                          
                                (0x0008)        /* Vacant memory access
                                interrupt flag */
   8533    001C00              #define VMAIFG_L                        
                                (0x0008)
   8534    001C00              #define VMAIFG_0                        
                                (0x0000)        /* No interrupt pending
                                */
   8535    001C00              #define VMAIFG_1                        
                                (0x0008)        /* Interrupt pending */
   8536    001C00              #define VMAIFG_1_L                      
                                (0x0008)
   8537    001C00              #define NMIIFG                          
                                (0x0010)        /* NMI pin interrupt flag
                                */
   8538    001C00              #define NMIIFG_L                        
                                (0x0010)
   8539    001C00              #define NMIIFG_0                        
                                (0x0000)        /* No interrupt pending
                                */
   8540    001C00              #define NMIIFG_1                        
                                (0x0010)        /* Interrupt pending */
   8541    001C00              #define NMIIFG_1_L                      
                                (0x0010)
   8542    001C00              #define WDTIFG                          
                                (0x0001)        /* Watchdog timer interrupt
                                flag */
   8543    001C00              #define WDTIFG_L                        
                                (0x0001)
   8544    001C00              #define WDTIFG_0                        
                                (0x0000)        /* No interrupt pending
                                */
   8545    001C00              #define WDTIFG_1                        
                                (0x0001)        /* Interrupt pending */
   8546    001C00              #define WDTIFG_1_L                      
                                (0x0001)
   8547    001C00              #define JMBINIFG                        
                                (0x0040)        /* JTAG mailbox input interrupt
                                flag */
   8548    001C00              #define JMBINIFG_L                      
                                (0x0040)
   8549    001C00              #define JMBINIFG_0                      
                                (0x0000)        /* No interrupt pending. When
                                in 16-bit mode (JMBMODE = 0), this 
   8550    001C00                                                              
                                           bit is cleared automatically when
                                JMBI0 is read by the CPU. 
   8551    001C00                                                              
                                           When in 32-bit mode (JMBMODE = 1),
                                this bit is cleared 
   8552    001C00                                                              
                                           automatically when both JMBI0 and
                                JMBI1 have been read by the 
   8553    001C00                                                              
                                           CPU. This bit is also cleared when
                                the associated vector in 
   8554    001C00                                                              
                                           SYSUNIV has been read */
   8555    001C00              #define JMBINIFG_1                      
                                (0x0040)        /* Interrupt pending. A message
                                is waiting in the JMBIN 
   8556    001C00                                                              
                                           registers. In 16-bit mode (JMBMODE =
                                0) when JMBI0 has been 
   8557    001C00                                                              
                                           written by the JTAG module. In
                                32-bit mode (JMBMODE = 1) when 
   8558    001C00                                                              
                                           JMBI0 and JMBI1 have been written by
                                the JTAG module. */
   8559    001C00              #define JMBINIFG_1_L                    
                                (0x0040)
   8560    001C00              #define JMBOUTIFG                       
                                (0x0080)        /* JTAG mailbox output
                                interrupt flag */
   8561    001C00              #define JMBOUTIFG_L                     
                                (0x0080)
   8562    001C00              #define JMBOUTIFG_0                     
                                (0x0000)        /* No interrupt pending. When
                                in 16-bit mode (JMBMODE = 0), this 
   8563    001C00                                                              
                                           bit is cleared automatically when
                                JMBO0 has been written with 
   8564    001C00                                                              
                                           a new message to the JTAG module by
                                the CPU. When in 32-bit 
   8565    001C00                                                              
                                           mode (JMBMODE = 1), this bit is
                                cleared automatically when 
   8566    001C00                                                              
                                           both JMBO0 and JMBO1 have been
                                written with new messages to 
   8567    001C00                                                              
                                           the JTAG module by the CPU. This bit
                                is also cleared when the 
   8568    001C00                                                              
                                           associated vector in SYSUNIV has
                                been read. */
   8569    001C00              #define JMBOUTIFG_1                     
                                (0x0080)        /* Interrupt pending. JMBO
                                registers are ready for new messages.
                                
   8570    001C00                                                              
                                           In 16-bit mode (JMBMODE = 0), JMBO0
                                has been received by the 
   8571    001C00                                                              
                                           JTAG module and is ready for a new
                                message from the CPU. In 
   8572    001C00                                                              
                                           32-bit mode (JMBMODE = 1), JMBO0 and
                                JMBO1 have been received 
   8573    001C00                                                              
                                           by the JTAG module and are ready for
                                new messages from the 
   8574    001C00                                                              
                                           CPU. */
   8575    001C00              #define JMBOUTIFG_1_L                   
                                (0x0080)
   8576    001C00              
   8577    001C00              /* SFRRPCR Control Bits */
   8578    001C00              #define SYSNMI                          
                                (0x0001)        /* NMI select */
   8579    001C00              #define SYSNMI_L                        
                                (0x0001)
   8580    001C00              #define SYSNMI_0                        
                                (0x0000)        /* Reset function */
   8581    001C00              #define SYSNMI_1                        
                                (0x0001)        /* NMI function */
   8582    001C00              #define SYSNMI_1_L                      
                                (0x0001)
   8583    001C00              #define SYSNMI__RESET                   
                                (0x0000)        /* Reset function */
   8584    001C00              #define SYSNMI__NMI                     
                                (0x0001)        /* NMI function */
   8585    001C00              #define SYSNMI__NMI_L                   
                                (0x0001)
   8586    001C00              #define SYSNMIIES                       
                                (0x0002)        /* NMI edge select */
   8587    001C00              #define SYSNMIIES_L                     
                                (0x0002)
   8588    001C00              #define SYSNMIIES_0                     
                                (0x0000)        /* NMI on rising edge
                                */
   8589    001C00              #define SYSNMIIES_1                     
                                (0x0002)        /* NMI on falling edge
                                */
   8590    001C00              #define SYSNMIIES_1_L                   
                                (0x0002)
   8591    001C00              #define SYSNMIIES__RISING               
                                (0x0000)        /* NMI on rising edge
                                */
   8592    001C00              #define SYSNMIIES__FALLING              
                                (0x0002)        /* NMI on falling edge
                                */
   8593    001C00              #define SYSNMIIES__FALLING_L            
                                (0x0002)
   8594    001C00              #define SYSRSTUP                        
                                (0x0004)        /* Reset resistor pin pullup or
                                pulldown */
   8595    001C00              #define SYSRSTUP_L                      
                                (0x0004)
   8596    001C00              #define SYSRSTUP_0                      
                                (0x0000)        /* Pulldown is selected
                                */
   8597    001C00              #define SYSRSTUP_1                      
                                (0x0004)        /* Pullup is selected
                                */
   8598    001C00              #define SYSRSTUP_1_L                    
                                (0x0004)
   8599    001C00              #define SYSRSTUP__PULLDOWN              
                                (0x0000)        /* Pulldown is selected
                                */
   8600    001C00              #define SYSRSTUP__PULLUP                
                                (0x0004)        /* Pullup is selected
                                */
   8601    001C00              #define SYSRSTUP__PULLUP_L              
                                (0x0004)
   8602    001C00              #define SYSRSTRE                        
                                (0x0008)        /* Reset pin resistor enable
                                */
   8603    001C00              #define SYSRSTRE_L                      
                                (0x0008)
   8604    001C00              #define SYSRSTRE_0                      
                                (0x0000)        /* Pullup or pulldown resistor
                                at the RST/NMI pin is disabled */
   8605    001C00              #define SYSRSTRE_1                      
                                (0x0008)        /* Pullup or pulldown resistor
                                at the RST/NMI pin is enabled */
   8606    001C00              #define SYSRSTRE_1_L                    
                                (0x0008)
   8607    001C00              #define SYSRSTRE__DISABLE               
                                (0x0000)        /* Pullup or pulldown resistor
                                at the RST/NMI pin is disabled */
   8608    001C00              #define SYSRSTRE__ENABLE                
                                (0x0008)        /* Pullup or pulldown resistor
                                at the RST/NMI pin is enabled */
   8609    001C00              #define SYSRSTRE__ENABLE_L              
                                (0x0008)
   8610    001C00              
   8611    001C00              
   8612    001C00              /***********************************************
                               ******************************
   8613    001C00               SYS Registers
   8614    001C00              ************************************************
                               *****************************/
   8615    001C00              
   8616    001C00              #define __MSP430_HAS_SYS__                    /*
                                Definition to show that module is available
                                */
   8617    001C00              #define __MSP430_BASEADDRESS_SYS__ 0x0180
   8618    001C00              #define SYS_BASE               __MSP430_BASEADDR
                               ESS_SYS__
   8619    001C00              
   8620    001C00              #define  SYSCTL_                        
                                (0x180u)        /* System Control */
   8621    001C00              DEFCW(   SYSCTL              , SYSCTL_)
   8621.1  001C00              sfrb SYSCTL_L = (0x180u);
   8621.2  001C00              sfrb SYSCTL_H = (0x180u)+1;
   8621.3  001C00              sfrw SYSCTL   = (0x180u);
   8621.4  001C00                    endm
   8622    001C00              #define  SYSJMBC_                       
                                (0x186u)        /* JTAG Mailbox Control
                                */
   8623    001C00              DEFCW(   SYSJMBC             , SYSJMBC_)
   8623.1  001C00              sfrb SYSJMBC_L = (0x186u);
   8623.2  001C00              sfrb SYSJMBC_H = (0x186u)+1;
   8623.3  001C00              sfrw SYSJMBC   = (0x186u);
   8623.4  001C00                    endm
   8624    001C00              #define  SYSJMBI0_                      
                                (0x188u)        /* JTAG Mailbox Input
                                */
   8625    001C00              DEFCW(   SYSJMBI0            , SYSJMBI0_)
   8625.1  001C00              sfrb SYSJMBI0_L = (0x188u);
   8625.2  001C00              sfrb SYSJMBI0_H = (0x188u)+1;
   8625.3  001C00              sfrw SYSJMBI0   = (0x188u);
   8625.4  001C00                    endm
   8626    001C00              #define  SYSJMBI1_                      
                                (0x18Au)        /* JTAG Mailbox Input
                                */
   8627    001C00              DEFCW(   SYSJMBI1            , SYSJMBI1_)
   8627.1  001C00              sfrb SYSJMBI1_L = (0x18Au);
   8627.2  001C00              sfrb SYSJMBI1_H = (0x18Au)+1;
   8627.3  001C00              sfrw SYSJMBI1   = (0x18Au);
   8627.4  001C00                    endm
   8628    001C00              #define  SYSJMBO0_                      
                                (0x18Cu)        /* JTAG Mailbox Output
                                */
   8629    001C00              DEFCW(   SYSJMBO0            , SYSJMBO0_)
   8629.1  001C00              sfrb SYSJMBO0_L = (0x18Cu);
   8629.2  001C00              sfrb SYSJMBO0_H = (0x18Cu)+1;
   8629.3  001C00              sfrw SYSJMBO0   = (0x18Cu);
   8629.4  001C00                    endm
   8630    001C00              #define  SYSJMBO1_                      
                                (0x18Eu)        /* JTAG Mailbox Output
                                */
   8631    001C00              DEFCW(   SYSJMBO1            , SYSJMBO1_)
   8631.1  001C00              sfrb SYSJMBO1_L = (0x18Eu);
   8631.2  001C00              sfrb SYSJMBO1_H = (0x18Eu)+1;
   8631.3  001C00              sfrw SYSJMBO1   = (0x18Eu);
   8631.4  001C00                    endm
   8632    001C00              #define  SYSUNIV_                       
                                (0x19Au)        /* User NMI Vector Generator
                                */
   8633    001C00              DEFCW(   SYSUNIV             , SYSUNIV_)
   8633.1  001C00              sfrb SYSUNIV_L = (0x19Au);
   8633.2  001C00              sfrb SYSUNIV_H = (0x19Au)+1;
   8633.3  001C00              sfrw SYSUNIV   = (0x19Au);
   8633.4  001C00                    endm
   8634    001C00              #define  SYSSNIV_                       
                                (0x19Cu)        /* System NMI Vector Generator
                                */
   8635    001C00              DEFCW(   SYSSNIV             , SYSSNIV_)
   8635.1  001C00              sfrb SYSSNIV_L = (0x19Cu);
   8635.2  001C00              sfrb SYSSNIV_H = (0x19Cu)+1;
   8635.3  001C00              sfrw SYSSNIV   = (0x19Cu);
   8635.4  001C00                    endm
   8636    001C00              #define  SYSRSTIV_                      
                                (0x19Eu)        /* Reset Vector Generator
                                */
   8637    001C00              DEFCW(   SYSRSTIV            , SYSRSTIV_)
   8637.1  001C00              sfrb SYSRSTIV_L = (0x19Eu);
   8637.2  001C00              sfrb SYSRSTIV_H = (0x19Eu)+1;
   8637.3  001C00              sfrw SYSRSTIV   = (0x19Eu);
   8637.4  001C00                    endm
   8638    001C00              
   8639    001C00              /* SYS Register Offsets */
   8640    001C00              #define OFS_SYSCTL                      
                                (0x0000u)
   8641    001C00              #define OFS_SYSCTL_L                    
                                OFS_SYSCTL
   8642    001C00              #define OFS_SYSCTL_H                    
                                OFS_SYSCTL+1
   8643    001C00              #define OFS_SYSJMBC                     
                                (0x0006u)
   8644    001C00              #define OFS_SYSJMBC_L                   
                                OFS_SYSJMBC
   8645    001C00              #define OFS_SYSJMBC_H                   
                                OFS_SYSJMBC+1
   8646    001C00              #define OFS_SYSJMBI0                    
                                (0x0008u)
   8647    001C00              #define OFS_SYSJMBI0_L                  
                                OFS_SYSJMBI0
   8648    001C00              #define OFS_SYSJMBI0_H                  
                                OFS_SYSJMBI0+1
   8649    001C00              #define OFS_SYSJMBI1                    
                                (0x000Au)
   8650    001C00              #define OFS_SYSJMBI1_L                  
                                OFS_SYSJMBI1
   8651    001C00              #define OFS_SYSJMBI1_H                  
                                OFS_SYSJMBI1+1
   8652    001C00              #define OFS_SYSJMBO0                    
                                (0x000Cu)
   8653    001C00              #define OFS_SYSJMBO0_L                  
                                OFS_SYSJMBO0
   8654    001C00              #define OFS_SYSJMBO0_H                  
                                OFS_SYSJMBO0+1
   8655    001C00              #define OFS_SYSJMBO1                    
                                (0x000Eu)
   8656    001C00              #define OFS_SYSJMBO1_L                  
                                OFS_SYSJMBO1
   8657    001C00              #define OFS_SYSJMBO1_H                  
                                OFS_SYSJMBO1+1
   8658    001C00              #define OFS_SYSUNIV                     
                                (0x001Au)
   8659    001C00              #define OFS_SYSUNIV_L                   
                                OFS_SYSUNIV
   8660    001C00              #define OFS_SYSUNIV_H                   
                                OFS_SYSUNIV+1
   8661    001C00              #define OFS_SYSSNIV                     
                                (0x001Cu)
   8662    001C00              #define OFS_SYSSNIV_L                   
                                OFS_SYSSNIV
   8663    001C00              #define OFS_SYSSNIV_H                   
                                OFS_SYSSNIV+1
   8664    001C00              #define OFS_SYSRSTIV                    
                                (0x001Eu)
   8665    001C00              #define OFS_SYSRSTIV_L                  
                                OFS_SYSRSTIV
   8666    001C00              #define OFS_SYSRSTIV_H                  
                                OFS_SYSRSTIV+1
   8667    001C00              
   8668    001C00              /* SYS Control Bits */
   8669    001C00              
   8670    001C00              /* SYSCTL Control Bits */
   8671    001C00              #define SYSRIVECT                       
                                (0x0001)        /* RAM-based interrupt vectors
                                */
   8672    001C00              #define SYSRIVECT_L                     
                                (0x0001)
   8673    001C00              #define SYSRIVECT_0                     
                                (0x0000)        /* Interrupt vectors generated
                                with end address TOP of lower 64K 
   8674    001C00                                                              
                                           FRAM FFFFh */
   8675    001C00              #define SYSRIVECT_1                     
                                (0x0001)        /* Interrupt vectors generated
                                with end address TOP of RAM, when 
   8676    001C00                                                              
                                           RAM available */
   8677    001C00              #define SYSRIVECT_1_L                   
                                (0x0001)
   8678    001C00              #define SYSRIVECT__FRAM                 
                                (0x0000)        /* Interrupt vectors generated
                                with end address TOP of lower 64K 
   8679    001C00                                                              
                                           FRAM FFFFh */
   8680    001C00              #define SYSRIVECT__RAM                  
                                (0x0001)        /* Interrupt vectors generated
                                with end address TOP of RAM, when 
   8681    001C00                                                              
                                           RAM available */
   8682    001C00              #define SYSRIVECT__RAM_L                
                                (0x0001)
   8683    001C00              #define SYSPMMPE                        
                                (0x0004)        /* PMM access protect
                                */
   8684    001C00              #define SYSPMMPE_L                      
                                (0x0004)
   8685    001C00              #define SYSPMMPE_0                      
                                (0x0000)        /* Access from anywhere in
                                memory */
   8686    001C00              #define SYSPMMPE_1                      
                                (0x0004)        /* Access only from the BSL
                                segments */
   8687    001C00              #define SYSPMMPE_1_L                    
                                (0x0004)
   8688    001C00              #define SYSBSLIND                       
                                (0x0010)        /* BSL entry indication
                                */
   8689    001C00              #define SYSBSLIND_L                     
                                (0x0010)
   8690    001C00              #define SYSBSLIND_0                     
                                (0x0000)        /* No BSL entry sequence
                                detected */
   8691    001C00              #define SYSBSLIND_1                     
                                (0x0010)        /* BSL entry sequence detected
                                */
   8692    001C00              #define SYSBSLIND_1_L                   
                                (0x0010)
   8693    001C00              #define SYSJTAGPIN                      
                                (0x0020)        /* Dedicated JTAG pins enable
                                */
   8694    001C00              #define SYSJTAGPIN_L                    
                                (0x0020)
   8695    001C00              #define SYSJTAGPIN_0                    
                                (0x0000)        /* Shared JTAG pins (JTAG mode
                                selectable using SBW sequence) */
   8696    001C00              #define SYSJTAGPIN_1                    
                                (0x0020)        /* Dedicated JTAG pins
                                (explicit 4-wire JTAG mode selection)
                                */
   8697    001C00              #define SYSJTAGPIN_1_L                  
                                (0x0020)
   8698    001C00              #define SYSJTAGPIN__SHARED              
                                (0x0000)        /* Shared JTAG pins (JTAG mode
                                selectable using SBW sequence) */
   8699    001C00              #define SYSJTAGPIN__DEDICATED           
                                (0x0020)        /* Dedicated JTAG pins
                                (explicit 4-wire JTAG mode selection)
                                */
   8700    001C00              #define SYSJTAGPIN__DEDICATED_L         
                                (0x0020)
   8701    001C00              
   8702    001C00              /* SYSJMBC Control Bits */
   8703    001C00              #define JMBIN0FG                        
                                (0x0001)        /* Incoming JTAG Mailbox 0 flag
                                */
   8704    001C00              #define JMBIN0FG_L                      
                                (0x0001)
   8705    001C00              #define JMBIN0FG_0                      
                                (0x0000)        /* JMBI0 has no new data
                                */
   8706    001C00              #define JMBIN0FG_1                      
                                (0x0001)        /* JMBI0 has new data available
                                */
   8707    001C00              #define JMBIN0FG_1_L                    
                                (0x0001)
   8708    001C00              #define JMBIN1FG                        
                                (0x0002)        /* Incoming JTAG Mailbox 1 flag
                                */
   8709    001C00              #define JMBIN1FG_L                      
                                (0x0002)
   8710    001C00              #define JMBIN1FG_0                      
                                (0x0000)        /* JMBI1 has no new data
                                */
   8711    001C00              #define JMBIN1FG_1                      
                                (0x0002)        /* JMBI1 has new data available
                                */
   8712    001C00              #define JMBIN1FG_1_L                    
                                (0x0002)
   8713    001C00              #define JMBOUT0FG                       
                                (0x0004)        /* Outgoing JTAG Mailbox 0 flag
                                */
   8714    001C00              #define JMBOUT0FG_L                     
                                (0x0004)
   8715    001C00              #define JMBOUT0FG_0                     
                                (0x0000)        /* JMBO0 is not ready to
                                receive new data */
   8716    001C00              #define JMBOUT0FG_1                     
                                (0x0004)        /* JMBO0 is ready to receive
                                new data */
   8717    001C00              #define JMBOUT0FG_1_L                   
                                (0x0004)
   8718    001C00              #define JMBOUT1FG                       
                                (0x0008)        /* Outgoing JTAG Mailbox 1 flag
                                */
   8719    001C00              #define JMBOUT1FG_L                     
                                (0x0008)
   8720    001C00              #define JMBOUT1FG_0                     
                                (0x0000)        /* JMBO1 is not ready to
                                receive new data */
   8721    001C00              #define JMBOUT1FG_1                     
                                (0x0008)        /* JMBO1 is ready to receive
                                new data */
   8722    001C00              #define JMBOUT1FG_1_L                   
                                (0x0008)
   8723    001C00              #define JMBMODE                         
                                (0x0010)        /* Operation mode of JMB
                                */
   8724    001C00              #define JMBMODE_L                       
                                (0x0010)
   8725    001C00              #define JMBMODE_0                       
                                (0x0000)        /* 16-bit transfers using JMBO0
                                and JMBI0 only */
   8726    001C00              #define JMBMODE_1                       
                                (0x0010)        /* 32-bit transfers using JMBO0
                                with JMBO1 and JMBI0 with JMBI1 */
   8727    001C00              #define JMBMODE_1_L                     
                                (0x0010)
   8728    001C00              #define JMBMODE__16BIT                  
                                (0x0000)        /* 16-bit transfers using JMBO0
                                and JMBI0 only */
   8729    001C00              #define JMBMODE__32BIT                  
                                (0x0010)        /* 32-bit transfers using JMBO0
                                with JMBO1 and JMBI0 with JMBI1 */
   8730    001C00              #define JMBMODE__32BIT_L                
                                (0x0010)
   8731    001C00              #define JMBCLR0OFF                      
                                (0x0040)        /* Incoming JTAG Mailbox 0 flag
                                auto-clear disable */
   8732    001C00              #define JMBCLR0OFF_L                    
                                (0x0040)
   8733    001C00              #define JMBCLR0OFF_0                    
                                (0x0000)        /* JMBIN0FG cleared on read of
                                JMB0IN register */
   8734    001C00              #define JMBCLR0OFF_1                    
                                (0x0040)        /* JMBIN0FG cleared by software
                                */
   8735    001C00              #define JMBCLR0OFF_1_L                  
                                (0x0040)
   8736    001C00              #define JMBCLR1OFF                      
                                (0x0080)        /* Incoming JTAG Mailbox 1 flag
                                auto-clear disable */
   8737    001C00              #define JMBCLR1OFF_L                    
                                (0x0080)
   8738    001C00              #define JMBCLR1OFF_0                    
                                (0x0000)        /* JMBIN1FG cleared on read of
                                JMB1IN register */
   8739    001C00              #define JMBCLR1OFF_1                    
                                (0x0080)        /* JMBIN1FG cleared by software
                                */
   8740    001C00              #define JMBCLR1OFF_1_L                  
                                (0x0080)
   8741    001C00              
   8742    001C00              /* SYSJMBI Control Bits */
   8743    001C00              #define MSGLO                           
                                (0x00ff)        /* JTAG mailbox incoming
                                message low byte */
   8744    001C00              #define MSGLO_L                         
                                (0x00ff)
   8745    001C00              #define MSGLO0                          
                                (0x0001)        /* JTAG mailbox incoming
                                message low byte */
   8746    001C00              #define MSGLO0_L                        
                                (0x0001)
   8747    001C00              #define MSGLO1                          
                                (0x0002)        /* JTAG mailbox incoming
                                message low byte */
   8748    001C00              #define MSGLO1_L                        
                                (0x0002)
   8749    001C00              #define MSGLO2                          
                                (0x0004)        /* JTAG mailbox incoming
                                message low byte */
   8750    001C00              #define MSGLO2_L                        
                                (0x0004)
   8751    001C00              #define MSGLO3                          
                                (0x0008)        /* JTAG mailbox incoming
                                message low byte */
   8752    001C00              #define MSGLO3_L                        
                                (0x0008)
   8753    001C00              #define MSGLO4                          
                                (0x0010)        /* JTAG mailbox incoming
                                message low byte */
   8754    001C00              #define MSGLO4_L                        
                                (0x0010)
   8755    001C00              #define MSGLO5                          
                                (0x0020)        /* JTAG mailbox incoming
                                message low byte */
   8756    001C00              #define MSGLO5_L                        
                                (0x0020)
   8757    001C00              #define MSGLO6                          
                                (0x0040)        /* JTAG mailbox incoming
                                message low byte */
   8758    001C00              #define MSGLO6_L                        
                                (0x0040)
   8759    001C00              #define MSGLO7                          
                                (0x0080)        /* JTAG mailbox incoming
                                message low byte */
   8760    001C00              #define MSGLO7_L                        
                                (0x0080)
   8761    001C00              #define MSGHI                           
                                (0xff00)        /* JTAG mailbox incoming
                                message high byte */
   8762    001C00              #define MSGHI_H                         
                                (0x00ff)
   8763    001C00              #define MSGHI0                          
                                (0x0100)        /* JTAG mailbox incoming
                                message high byte */
   8764    001C00              #define MSGHI0_H                        
                                (0x0001)
   8765    001C00              #define MSGHI1                          
                                (0x0200)        /* JTAG mailbox incoming
                                message high byte */
   8766    001C00              #define MSGHI1_H                        
                                (0x0002)
   8767    001C00              #define MSGHI2                          
                                (0x0400)        /* JTAG mailbox incoming
                                message high byte */
   8768    001C00              #define MSGHI2_H                        
                                (0x0004)
   8769    001C00              #define MSGHI3                          
                                (0x0800)        /* JTAG mailbox incoming
                                message high byte */
   8770    001C00              #define MSGHI3_H                        
                                (0x0008)
   8771    001C00              #define MSGHI4                          
                                (0x1000)        /* JTAG mailbox incoming
                                message high byte */
   8772    001C00              #define MSGHI4_H                        
                                (0x0010)
   8773    001C00              #define MSGHI5                          
                                (0x2000)        /* JTAG mailbox incoming
                                message high byte */
   8774    001C00              #define MSGHI5_H                        
                                (0x0020)
   8775    001C00              #define MSGHI6                          
                                (0x4000)        /* JTAG mailbox incoming
                                message high byte */
   8776    001C00              #define MSGHI6_H                        
                                (0x0040)
   8777    001C00              #define MSGHI7                          
                                (0x8000)        /* JTAG mailbox incoming
                                message high byte */
   8778    001C00              #define MSGHI7_H                        
                                (0x0080)
   8779    001C00              
   8780    001C00              /* SYSUNIV Control Bits */
   8781    001C00              #define SYSUNIV0                        
                                (0x0001)        /* User NMI vector */
   8782    001C00              #define SYSUNIV0_L                      
                                (0x0001)
   8783    001C00              #define SYSUNIV1                        
                                (0x0002)        /* User NMI vector */
   8784    001C00              #define SYSUNIV1_L                      
                                (0x0002)
   8785    001C00              #define SYSUNIV2                        
                                (0x0004)        /* User NMI vector */
   8786    001C00              #define SYSUNIV2_L                      
                                (0x0004)
   8787    001C00              #define SYSUNIV3                        
                                (0x0008)        /* User NMI vector */
   8788    001C00              #define SYSUNIV3_L                      
                                (0x0008)
   8789    001C00              #define SYSUNIV4                        
                                (0x0010)        /* User NMI vector */
   8790    001C00              #define SYSUNIV4_L                      
                                (0x0010)
   8791    001C00              #define SYSUNIV5                        
                                (0x0020)        /* User NMI vector */
   8792    001C00              #define SYSUNIV5_L                      
                                (0x0020)
   8793    001C00              #define SYSUNIV6                        
                                (0x0040)        /* User NMI vector */
   8794    001C00              #define SYSUNIV6_L                      
                                (0x0040)
   8795    001C00              #define SYSUNIV7                        
                                (0x0080)        /* User NMI vector */
   8796    001C00              #define SYSUNIV7_L                      
                                (0x0080)
   8797    001C00              #define SYSUNIV8                        
                                (0x0100)        /* User NMI vector */
   8798    001C00              #define SYSUNIV8_H                      
                                (0x0001)
   8799    001C00              #define SYSUNIV9                        
                                (0x0200)        /* User NMI vector */
   8800    001C00              #define SYSUNIV9_H                      
                                (0x0002)
   8801    001C00              #define SYSUNIV10                       
                                (0x0400)        /* User NMI vector */
   8802    001C00              #define SYSUNIV10_H                     
                                (0x0004)
   8803    001C00              #define SYSUNIV11                       
                                (0x0800)        /* User NMI vector */
   8804    001C00              #define SYSUNIV11_H                     
                                (0x0008)
   8805    001C00              #define SYSUNIV12                       
                                (0x1000)        /* User NMI vector */
   8806    001C00              #define SYSUNIV12_H                     
                                (0x0010)
   8807    001C00              #define SYSUNIV13                       
                                (0x2000)        /* User NMI vector */
   8808    001C00              #define SYSUNIV13_H                     
                                (0x0020)
   8809    001C00              #define SYSUNIV14                       
                                (0x4000)        /* User NMI vector */
   8810    001C00              #define SYSUNIV14_H                     
                                (0x0040)
   8811    001C00              #define SYSUNIV15                       
                                (0x8000)        /* User NMI vector */
   8812    001C00              #define SYSUNIV15_H                     
                                (0x0080)
   8813    001C00              #define SYSUNIV_0                       
                                (0x0000)        /* No interrupt pending
                                */
   8814    001C00              #define SYSUNIV_2                       
                                (0x0002)        /* NMIIFG NMI pin */
   8815    001C00              #define SYSUNIV_2_L                     
                                (0x0002)
   8816    001C00              #define SYSUNIV_4                       
                                (0x0004)        /* OFIFG oscillator fault
                                */
   8817    001C00              #define SYSUNIV_4_L                     
                                (0x0004)
   8818    001C00              #define SYSUNIV__NONE                   
                                (0x0000)        /* No interrupt pending
                                */
   8819    001C00              #define SYSUNIV__NMIIFG                 
                                (0x0002)        /* NMIIFG NMI pin */
   8820    001C00              #define SYSUNIV__NMIIFG_L               
                                (0x0002)
   8821    001C00              #define SYSUNIV__OFIFG                  
                                (0x0004)        /* OFIFG oscillator fault
                                */
   8822    001C00              #define SYSUNIV__OFIFG_L                
                                (0x0004)
   8823    001C00              
   8824    001C00              /* SYSSNIV Control Bits */
   8825    001C00              #define SYSSNIV0                        
                                (0x0001)        /* System NMI vector */
   8826    001C00              #define SYSSNIV0_L                      
                                (0x0001)
   8827    001C00              #define SYSSNIV1                        
                                (0x0002)        /* System NMI vector */
   8828    001C00              #define SYSSNIV1_L                      
                                (0x0002)
   8829    001C00              #define SYSSNIV2                        
                                (0x0004)        /* System NMI vector */
   8830    001C00              #define SYSSNIV2_L                      
                                (0x0004)
   8831    001C00              #define SYSSNIV3                        
                                (0x0008)        /* System NMI vector */
   8832    001C00              #define SYSSNIV3_L                      
                                (0x0008)
   8833    001C00              #define SYSSNIV4                        
                                (0x0010)        /* System NMI vector */
   8834    001C00              #define SYSSNIV4_L                      
                                (0x0010)
   8835    001C00              #define SYSSNIV5                        
                                (0x0020)        /* System NMI vector */
   8836    001C00              #define SYSSNIV5_L                      
                                (0x0020)
   8837    001C00              #define SYSSNIV6                        
                                (0x0040)        /* System NMI vector */
   8838    001C00              #define SYSSNIV6_L                      
                                (0x0040)
   8839    001C00              #define SYSSNIV7                        
                                (0x0080)        /* System NMI vector */
   8840    001C00              #define SYSSNIV7_L                      
                                (0x0080)
   8841    001C00              #define SYSSNIV8                        
                                (0x0100)        /* System NMI vector */
   8842    001C00              #define SYSSNIV8_H                      
                                (0x0001)
   8843    001C00              #define SYSSNIV9                        
                                (0x0200)        /* System NMI vector */
   8844    001C00              #define SYSSNIV9_H                      
                                (0x0002)
   8845    001C00              #define SYSSNIV10                       
                                (0x0400)        /* System NMI vector */
   8846    001C00              #define SYSSNIV10_H                     
                                (0x0004)
   8847    001C00              #define SYSSNIV11                       
                                (0x0800)        /* System NMI vector */
   8848    001C00              #define SYSSNIV11_H                     
                                (0x0008)
   8849    001C00              #define SYSSNIV12                       
                                (0x1000)        /* System NMI vector */
   8850    001C00              #define SYSSNIV12_H                     
                                (0x0010)
   8851    001C00              #define SYSSNIV13                       
                                (0x2000)        /* System NMI vector */
   8852    001C00              #define SYSSNIV13_H                     
                                (0x0020)
   8853    001C00              #define SYSSNIV14                       
                                (0x4000)        /* System NMI vector */
   8854    001C00              #define SYSSNIV14_H                     
                                (0x0040)
   8855    001C00              #define SYSSNIV15                       
                                (0x8000)        /* System NMI vector */
   8856    001C00              #define SYSSNIV15_H                     
                                (0x0080)
   8857    001C00              #define SYSSNIV_0                       
                                (0x0000)        /* No interrupt pending
                                */
   8858    001C00              #define SYSSNIV_2                       
                                (0x0002)        /* Reserved */
   8859    001C00              #define SYSSNIV_2_L                     
                                (0x0002)
   8860    001C00              #define SYSSNIV_4                       
                                (0x0004)        /* Uncorrectable FRAM bit error
                                detection */
   8861    001C00              #define SYSSNIV_4_L                     
                                (0x0004)
   8862    001C00              #define SYSSNIV_6                       
                                (0x0006)        /* FRAM Access Time Error
                                */
   8863    001C00              #define SYSSNIV_6_L                     
                                (0x0006)
   8864    001C00              #define SYSSNIV_8                       
                                (0x0008)        /* MPUSEGPIFG encapsulated IP
                                memory segment violation */
   8865    001C00              #define SYSSNIV_8_L                     
                                (0x0008)
   8866    001C00              #define SYSSNIV_10                      
                                (0x000a)        /* MPUSEGIIFG information
                                memory segment violation */
   8867    001C00              #define SYSSNIV_10_L                    
                                (0x000a)
   8868    001C00              #define SYSSNIV_12                      
                                (0x000c)        /* MPUSEG1IFG segment 1 memory
                                violation */
   8869    001C00              #define SYSSNIV_12_L                    
                                (0x000c)
   8870    001C00              #define SYSSNIV_14                      
                                (0x000e)        /* MPUSEG2IFG segment 2 memory
                                violation */
   8871    001C00              #define SYSSNIV_14_L                    
                                (0x000e)
   8872    001C00              #define SYSSNIV_16                      
                                (0x0010)        /* MPUSEG3IFG segment 3 memory
                                violation */
   8873    001C00              #define SYSSNIV_16_L                    
                                (0x0010)
   8874    001C00              #define SYSSNIV_18                      
                                (0x0012)        /* VMAIFG Vacant memory access
                                */
   8875    001C00              #define SYSSNIV_18_L                    
                                (0x0012)
   8876    001C00              #define SYSSNIV_20                      
                                (0x0014)        /* JMBINIFG JTAG mailbox input
                                */
   8877    001C00              #define SYSSNIV_20_L                    
                                (0x0014)
   8878    001C00              #define SYSSNIV_22                      
                                (0x0016)        /* JMBOUTIFG JTAG mailbox
                                output */
   8879    001C00              #define SYSSNIV_22_L                    
                                (0x0016)
   8880    001C00              #define SYSSNIV_24                      
                                (0x0018)        /* Correctable FRAM bit error
                                detection */
   8881    001C00              #define SYSSNIV_24_L                    
                                (0x0018)
   8882    001C00              #define SYSSNIV_26                      
                                (0x001a)        /* FRAM write protection
                                detection */
   8883    001C00              #define SYSSNIV_26_L                    
                                (0x001a)
   8884    001C00              #define SYSSNIV_28                      
                                (0x001c)        /* LEA time-out fault
                                */
   8885    001C00              #define SYSSNIV_28_L                    
                                (0x001c)
   8886    001C00              #define SYSSNIV_30                      
                                (0x001e)        /* LEA command fault */
   8887    001C00              #define SYSSNIV_30_L                    
                                (0x001e)
   8888    001C00              #define SYSSNIV__NONE                   
                                (0x0000)        /* No interrupt pending
                                */
   8889    001C00              #define SYSSNIV__UBDIFG                 
                                (0x0004)        /* Uncorrectable FRAM bit error
                                detection */
   8890    001C00              #define SYSSNIV__UBDIFG_L               
                                (0x0004)
   8891    001C00              #define SYSSNIV__ACCTEIFG               
                                (0x0006)        /* FRAM Access Time Error
                                */
   8892    001C00              #define SYSSNIV__ACCTEIFG_L             
                                (0x0006)
   8893    001C00              #define SYSSNIV__MPUSEGPIFG             
                                (0x0008)        /* MPUSEGPIFG encapsulated IP
                                memory segment violation */
   8894    001C00              #define SYSSNIV__MPUSEGPIFG_L           
                                (0x0008)
   8895    001C00              #define SYSSNIV__MPUSEGIIFG             
                                (0x000a)        /* MPUSEGIIFG information
                                memory segment violation */
   8896    001C00              #define SYSSNIV__MPUSEGIIFG_L           
                                (0x000a)
   8897    001C00              #define SYSSNIV__MPUSEG1IFG             
                                (0x000c)        /* MPUSEG1IFG segment 1 memory
                                violation */
   8898    001C00              #define SYSSNIV__MPUSEG1IFG_L           
                                (0x000c)
   8899    001C00              #define SYSSNIV__MPUSEG2IFG             
                                (0x000e)        /* MPUSEG2IFG segment 2 memory
                                violation */
   8900    001C00              #define SYSSNIV__MPUSEG2IFG_L           
                                (0x000e)
   8901    001C00              #define SYSSNIV__MPUSEG3IFG             
                                (0x0010)        /* MPUSEG3IFG segment 3 memory
                                violation */
   8902    001C00              #define SYSSNIV__MPUSEG3IFG_L           
                                (0x0010)
   8903    001C00              #define SYSSNIV__VMAIFG                 
                                (0x0012)        /* VMAIFG Vacant memory access
                                */
   8904    001C00              #define SYSSNIV__VMAIFG_L               
                                (0x0012)
   8905    001C00              #define SYSSNIV__JMBINIFG               
                                (0x0014)        /* JMBINIFG JTAG mailbox input
                                */
   8906    001C00              #define SYSSNIV__JMBINIFG_L             
                                (0x0014)
   8907    001C00              #define SYSSNIV__JMBOUTIFG              
                                (0x0016)        /* JMBOUTIFG JTAG mailbox
                                output */
   8908    001C00              #define SYSSNIV__JMBOUTIFG_L            
                                (0x0016)
   8909    001C00              #define SYSSNIV__CBDIFG                 
                                (0x0018)        /* Correctable FRAM bit error
                                detection */
   8910    001C00              #define SYSSNIV__CBDIFG_L               
                                (0x0018)
   8911    001C00              #define SYSSNIV__WPROT                  
                                (0x001a)        /* FRAM write protection
                                detection */
   8912    001C00              #define SYSSNIV__WPROT_L                
                                (0x001a)
   8913    001C00              #define SYSSNIV__LEATO                  
                                (0x001c)        /* LEA time-out fault
                                */
   8914    001C00              #define SYSSNIV__LEATO_L                
                                (0x001c)
   8915    001C00              #define SYSSNIV__LEACMD                 
                                (0x001e)        /* LEA command fault */
   8916    001C00              #define SYSSNIV__LEACMD_L               
                                (0x001e)
   8917    001C00              
   8918    001C00              /* SYSRSTIV Control Bits */
   8919    001C00              #define SYSRSTIV0                       
                                (0x0001)        /* Reset interrupt vector
                                */
   8920    001C00              #define SYSRSTIV0_L                     
                                (0x0001)
   8921    001C00              #define SYSRSTIV1                       
                                (0x0002)        /* Reset interrupt vector
                                */
   8922    001C00              #define SYSRSTIV1_L                     
                                (0x0002)
   8923    001C00              #define SYSRSTIV2                       
                                (0x0004)        /* Reset interrupt vector
                                */
   8924    001C00              #define SYSRSTIV2_L                     
                                (0x0004)
   8925    001C00              #define SYSRSTIV3                       
                                (0x0008)        /* Reset interrupt vector
                                */
   8926    001C00              #define SYSRSTIV3_L                     
                                (0x0008)
   8927    001C00              #define SYSRSTIV4                       
                                (0x0010)        /* Reset interrupt vector
                                */
   8928    001C00              #define SYSRSTIV4_L                     
                                (0x0010)
   8929    001C00              #define SYSRSTIV5                       
                                (0x0020)        /* Reset interrupt vector
                                */
   8930    001C00              #define SYSRSTIV5_L                     
                                (0x0020)
   8931    001C00              #define SYSRSTIV6                       
                                (0x0040)        /* Reset interrupt vector
                                */
   8932    001C00              #define SYSRSTIV6_L                     
                                (0x0040)
   8933    001C00              #define SYSRSTIV7                       
                                (0x0080)        /* Reset interrupt vector
                                */
   8934    001C00              #define SYSRSTIV7_L                     
                                (0x0080)
   8935    001C00              #define SYSRSTIV8                       
                                (0x0100)        /* Reset interrupt vector
                                */
   8936    001C00              #define SYSRSTIV8_H                     
                                (0x0001)
   8937    001C00              #define SYSRSTIV9                       
                                (0x0200)        /* Reset interrupt vector
                                */
   8938    001C00              #define SYSRSTIV9_H                     
                                (0x0002)
   8939    001C00              #define SYSRSTIV10                      
                                (0x0400)        /* Reset interrupt vector
                                */
   8940    001C00              #define SYSRSTIV10_H                    
                                (0x0004)
   8941    001C00              #define SYSRSTIV11                      
                                (0x0800)        /* Reset interrupt vector
                                */
   8942    001C00              #define SYSRSTIV11_H                    
                                (0x0008)
   8943    001C00              #define SYSRSTIV12                      
                                (0x1000)        /* Reset interrupt vector
                                */
   8944    001C00              #define SYSRSTIV12_H                    
                                (0x0010)
   8945    001C00              #define SYSRSTIV13                      
                                (0x2000)        /* Reset interrupt vector
                                */
   8946    001C00              #define SYSRSTIV13_H                    
                                (0x0020)
   8947    001C00              #define SYSRSTIV14                      
                                (0x4000)        /* Reset interrupt vector
                                */
   8948    001C00              #define SYSRSTIV14_H                    
                                (0x0040)
   8949    001C00              #define SYSRSTIV15                      
                                (0x8000)        /* Reset interrupt vector
                                */
   8950    001C00              #define SYSRSTIV15_H                    
                                (0x0080)
   8951    001C00              #define SYSRSTIV_0                      
                                (0x0000)        /* No interrupt pending
                                */
   8952    001C00              #define SYSRSTIV_2                      
                                (0x0002)        /* Brownout */
   8953    001C00              #define SYSRSTIV_2_L                    
                                (0x0002)
   8954    001C00              #define SYSRSTIV_4                      
                                (0x0004)        /* RSTIFG RST/NMI */
   8955    001C00              #define SYSRSTIV_4_L                    
                                (0x0004)
   8956    001C00              #define SYSRSTIV_6                      
                                (0x0006)        /* PMMSWBOR software BOR
                                */
   8957    001C00              #define SYSRSTIV_6_L                    
                                (0x0006)
   8958    001C00              #define SYSRSTIV_8                      
                                (0x0008)        /* LPMx.5 wakeup */
   8959    001C00              #define SYSRSTIV_8_L                    
                                (0x0008)
   8960    001C00              #define SYSRSTIV_10                     
                                (0x000a)        /* Security violation
                                */
   8961    001C00              #define SYSRSTIV_10_L                   
                                (0x000a)
   8962    001C00              #define SYSRSTIV_12                     
                                (0x000c)        /* Reserved */
   8963    001C00              #define SYSRSTIV_12_L                   
                                (0x000c)
   8964    001C00              #define SYSRSTIV_14                     
                                (0x000e)        /* SVSHIFG SVSH event
                                */
   8965    001C00              #define SYSRSTIV_14_L                   
                                (0x000e)
   8966    001C00              #define SYSRSTIV_16                     
                                (0x0010)        /* Reserved */
   8967    001C00              #define SYSRSTIV_16_L                   
                                (0x0010)
   8968    001C00              #define SYSRSTIV_18                     
                                (0x0012)        /* Reserved */
   8969    001C00              #define SYSRSTIV_18_L                   
                                (0x0012)
   8970    001C00              #define SYSRSTIV_20                     
                                (0x0014)        /* PMMSWPOR software POR
                                */
   8971    001C00              #define SYSRSTIV_20_L                   
                                (0x0014)
   8972    001C00              #define SYSRSTIV_22                     
                                (0x0016)        /* WDTIFG watchdog timeout
                                */
   8973    001C00              #define SYSRSTIV_22_L                   
                                (0x0016)
   8974    001C00              #define SYSRSTIV_24                     
                                (0x0018)        /* WDTPW watchdog password
                                violation */
   8975    001C00              #define SYSRSTIV_24_L                   
                                (0x0018)
   8976    001C00              #define SYSRSTIV_26                     
                                (0x001a)        /* FRCTLPW password violation
                                */
   8977    001C00              #define SYSRSTIV_26_L                   
                                (0x001a)
   8978    001C00              #define SYSRSTIV_28                     
                                (0x001c)        /* Uncorrectable FRAM bit error
                                detection */
   8979    001C00              #define SYSRSTIV_28_L                   
                                (0x001c)
   8980    001C00              #define SYSRSTIV_30                     
                                (0x001e)        /* Peripheral area fetch
                                */
   8981    001C00              #define SYSRSTIV_30_L                   
                                (0x001e)
   8982    001C00              #define SYSRSTIV_32                     
                                (0x0020)        /* PMM password violation
                                */
   8983    001C00              #define SYSRSTIV_32_L                   
                                (0x0020)
   8984    001C00              #define SYSRSTIV_34                     
                                (0x0022)        /* MPU password violation
                                */
   8985    001C00              #define SYSRSTIV_34_L                   
                                (0x0022)
   8986    001C00              #define SYSRSTIV_36                     
                                (0x0024)        /* CS password violation
                                */
   8987    001C00              #define SYSRSTIV_36_L                   
                                (0x0024)
   8988    001C00              #define SYSRSTIV_38                     
                                (0x0026)        /* MPUSEGPIFG encapsulated IP
                                memory segment violation */
   8989    001C00              #define SYSRSTIV_38_L                   
                                (0x0026)
   8990    001C00              #define SYSRSTIV_40                     
                                (0x0028)        /* MPUSEGIIFG information
                                memory segment violation */
   8991    001C00              #define SYSRSTIV_40_L                   
                                (0x0028)
   8992    001C00              #define SYSRSTIV_42                     
                                (0x002a)        /* MPUSEG1IFG segment 1 memory
                                violation */
   8993    001C00              #define SYSRSTIV_42_L                   
                                (0x002a)
   8994    001C00              #define SYSRSTIV_44                     
                                (0x002c)        /* MPUSEG2IFG segment 2 memory
                                violation */
   8995    001C00              #define SYSRSTIV_44_L                   
                                (0x002c)
   8996    001C00              #define SYSRSTIV_46                     
                                (0x002e)        /* MPUSEG3IFG segment 3 memory
                                violation */
   8997    001C00              #define SYSRSTIV_46_L                   
                                (0x002e)
   8998    001C00              #define SYSRSTIV__NONE                  
                                (0x0000)        /* No interrupt pending
                                */
   8999    001C00              #define SYSRSTIV__BOR                   
                                (0x0002)        /* Brownout */
   9000    001C00              #define SYSRSTIV__BOR_L                 
                                (0x0002)
   9001    001C00              #define SYSRSTIV__RSTNMI                
                                (0x0004)        /* RSTIFG RST/NMI */
   9002    001C00              #define SYSRSTIV__RSTNMI_L              
                                (0x0004)
   9003    001C00              #define SYSRSTIV__PMMSWBOR              
                                (0x0006)        /* PMMSWBOR software BOR
                                */
   9004    001C00              #define SYSRSTIV__PMMSWBOR_L            
                                (0x0006)
   9005    001C00              #define SYSRSTIV__LPM5WU                
                                (0x0008)        /* LPMx.5 wakeup */
   9006    001C00              #define SYSRSTIV__LPM5WU_L              
                                (0x0008)
   9007    001C00              #define SYSRSTIV__SECYV                 
                                (0x000a)        /* Security violation
                                */
   9008    001C00              #define SYSRSTIV__SECYV_L               
                                (0x000a)
   9009    001C00              #define SYSRSTIV__SVSHIFG               
                                (0x000e)        /* SVSHIFG SVSH event
                                */
   9010    001C00              #define SYSRSTIV__SVSHIFG_L             
                                (0x000e)
   9011    001C00              #define SYSRSTIV__PMMSWPOR              
                                (0x0014)        /* PMMSWPOR software POR
                                */
   9012    001C00              #define SYSRSTIV__PMMSWPOR_L            
                                (0x0014)
   9013    001C00              #define SYSRSTIV__WDTIFG                
                                (0x0016)        /* WDTIFG watchdog timeout
                                */
   9014    001C00              #define SYSRSTIV__WDTIFG_L              
                                (0x0016)
   9015    001C00              #define SYSRSTIV__WDTPW                 
                                (0x0018)        /* WDTPW watchdog password
                                violation */
   9016    001C00              #define SYSRSTIV__WDTPW_L               
                                (0x0018)
   9017    001C00              #define SYSRSTIV__FRCTLPW               
                                (0x001a)        /* FRCTLPW password violation
                                */
   9018    001C00              #define SYSRSTIV__FRCTLPW_L             
                                (0x001a)
   9019    001C00              #define SYSRSTIV__UBDIFG                
                                (0x001c)        /* Uncorrectable FRAM bit error
                                detection */
   9020    001C00              #define SYSRSTIV__UBDIFG_L              
                                (0x001c)
   9021    001C00              #define SYSRSTIV__PERF                  
                                (0x001e)        /* Peripheral area fetch
                                */
   9022    001C00              #define SYSRSTIV__PERF_L                
                                (0x001e)
   9023    001C00              #define SYSRSTIV__PMMPW                 
                                (0x0020)        /* PMM password violation
                                */
   9024    001C00              #define SYSRSTIV__PMMPW_L               
                                (0x0020)
   9025    001C00              #define SYSRSTIV__MPUPW                 
                                (0x0022)        /* MPU password violation
                                */
   9026    001C00              #define SYSRSTIV__MPUPW_L               
                                (0x0022)
   9027    001C00              #define SYSRSTIV__CSPW                  
                                (0x0024)        /* CS password violation
                                */
   9028    001C00              #define SYSRSTIV__CSPW_L                
                                (0x0024)
   9029    001C00              #define SYSRSTIV__MPUSEGPIFG            
                                (0x0026)        /* MPUSEGPIFG encapsulated IP
                                memory segment violation */
   9030    001C00              #define SYSRSTIV__MPUSEGPIFG_L          
                                (0x0026)
   9031    001C00              #define SYSRSTIV__MPUSEGIIFG            
                                (0x0028)        /* MPUSEGIIFG information
                                memory segment violation */
   9032    001C00              #define SYSRSTIV__MPUSEGIIFG_L          
                                (0x0028)
   9033    001C00              #define SYSRSTIV__MPUSEG1IFG            
                                (0x002a)        /* MPUSEG1IFG segment 1 memory
                                violation */
   9034    001C00              #define SYSRSTIV__MPUSEG1IFG_L          
                                (0x002a)
   9035    001C00              #define SYSRSTIV__MPUSEG2IFG            
                                (0x002c)        /* MPUSEG2IFG segment 2 memory
                                violation */
   9036    001C00              #define SYSRSTIV__MPUSEG2IFG_L          
                                (0x002c)
   9037    001C00              #define SYSRSTIV__MPUSEG3IFG            
                                (0x002e)        /* MPUSEG3IFG segment 3 memory
                                violation */
   9038    001C00              #define SYSRSTIV__MPUSEG3IFG_L          
                                (0x002e)
   9039    001C00              
   9040    001C00              
   9041    001C00              /***********************************************
                               ******************************
   9042    001C00               TA0 Registers
   9043    001C00              ************************************************
                               *****************************/
   9044    001C00              
   9045    001C00              #define __MSP430_HAS_TA0__ 3                  /*
                                Definition to show that module is available
                                */
   9046    001C00              #ifndef __MSP430_HAS_TAx__
   9047    001C00              #define __MSP430_HAS_TAx__
   9048    001C00              #endif
   9049    001C00              #define __MSP430_BASEADDRESS_TA0__ 0x0340
   9050    001C00              #define TA0_BASE               __MSP430_BASEADDR
                               ESS_TA0__
   9051    001C00              
   9052    001C00              #define  TA0CTL_                        
                                (0x340u)        /* TimerAx Control Register
                                */
   9053    001C00              DEFCW(   TA0CTL              , TA0CTL_)
   9053.1  001C00              sfrb TA0CTL_L = (0x340u);
   9053.2  001C00              sfrb TA0CTL_H = (0x340u)+1;
   9053.3  001C00              sfrw TA0CTL   = (0x340u);
   9053.4  001C00                    endm
   9054    001C00              #define  TA0CCTL0_                      
                                (0x342u)        /* Timer_A Capture/Compare
                                Control Register */
   9055    001C00              DEFCW(   TA0CCTL0            , TA0CCTL0_)
   9055.1  001C00              sfrb TA0CCTL0_L = (0x342u);
   9055.2  001C00              sfrb TA0CCTL0_H = (0x342u)+1;
   9055.3  001C00              sfrw TA0CCTL0   = (0x342u);
   9055.4  001C00                    endm
   9056    001C00              #define  TA0CCTL1_                      
                                (0x344u)        /* Timer_A Capture/Compare
                                Control Register */
   9057    001C00              DEFCW(   TA0CCTL1            , TA0CCTL1_)
   9057.1  001C00              sfrb TA0CCTL1_L = (0x344u);
   9057.2  001C00              sfrb TA0CCTL1_H = (0x344u)+1;
   9057.3  001C00              sfrw TA0CCTL1   = (0x344u);
   9057.4  001C00                    endm
   9058    001C00              #define  TA0CCTL2_                      
                                (0x346u)        /* Timer_A Capture/Compare
                                Control Register */
   9059    001C00              DEFCW(   TA0CCTL2            , TA0CCTL2_)
   9059.1  001C00              sfrb TA0CCTL2_L = (0x346u);
   9059.2  001C00              sfrb TA0CCTL2_H = (0x346u)+1;
   9059.3  001C00              sfrw TA0CCTL2   = (0x346u);
   9059.4  001C00                    endm
   9060    001C00              #define  TA0R_                          
                                (0x350u)        /* TimerA register */
   9061    001C00              DEFCW(   TA0R                , TA0R_)
   9061.1  001C00              sfrb TA0R_L = (0x350u);
   9061.2  001C00              sfrb TA0R_H = (0x350u)+1;
   9061.3  001C00              sfrw TA0R   = (0x350u);
   9061.4  001C00                    endm
   9062    001C00              #define  TA0CCR0_                       
                                (0x352u)        /* Timer_A Capture/Compare 
                                Register */
   9063    001C00              DEFCW(   TA0CCR0             , TA0CCR0_)
   9063.1  001C00              sfrb TA0CCR0_L = (0x352u);
   9063.2  001C00              sfrb TA0CCR0_H = (0x352u)+1;
   9063.3  001C00              sfrw TA0CCR0   = (0x352u);
   9063.4  001C00                    endm
   9064    001C00              #define  TA0CCR1_                       
                                (0x354u)        /* Timer_A Capture/Compare 
                                Register */
   9065    001C00              DEFCW(   TA0CCR1             , TA0CCR1_)
   9065.1  001C00              sfrb TA0CCR1_L = (0x354u);
   9065.2  001C00              sfrb TA0CCR1_H = (0x354u)+1;
   9065.3  001C00              sfrw TA0CCR1   = (0x354u);
   9065.4  001C00                    endm
   9066    001C00              #define  TA0CCR2_                       
                                (0x356u)        /* Timer_A Capture/Compare 
                                Register */
   9067    001C00              DEFCW(   TA0CCR2             , TA0CCR2_)
   9067.1  001C00              sfrb TA0CCR2_L = (0x356u);
   9067.2  001C00              sfrb TA0CCR2_H = (0x356u)+1;
   9067.3  001C00              sfrw TA0CCR2   = (0x356u);
   9067.4  001C00                    endm
   9068    001C00              #define  TA0EX0_                        
                                (0x360u)        /* TimerAx Expansion 0 Register
                                */
   9069    001C00              DEFCW(   TA0EX0              , TA0EX0_)
   9069.1  001C00              sfrb TA0EX0_L = (0x360u);
   9069.2  001C00              sfrb TA0EX0_H = (0x360u)+1;
   9069.3  001C00              sfrw TA0EX0   = (0x360u);
   9069.4  001C00                    endm
   9070    001C00              #define  TA0IV_                         
                                (0x36Eu)        /* TimerAx Interrupt Vector
                                Register */
   9071    001C00              DEFCW(   TA0IV               , TA0IV_)
   9071.1  001C00              sfrb TA0IV_L = (0x36Eu);
   9071.2  001C00              sfrb TA0IV_H = (0x36Eu)+1;
   9071.3  001C00              sfrw TA0IV   = (0x36Eu);
   9071.4  001C00                    endm
   9072    001C00              
   9073    001C00              /* TA0 Register Offsets */
   9074    001C00              #define OFS_TA0CTL                      
                                (0x0000u)
   9075    001C00              #define OFS_TA0CTL_L                    
                                OFS_TA0CTL
   9076    001C00              #define OFS_TA0CTL_H                    
                                OFS_TA0CTL+1
   9077    001C00              #define OFS_TA0CCTL0                    
                                (0x0002u)
   9078    001C00              #define OFS_TA0CCTL0_L                  
                                OFS_TA0CCTL0
   9079    001C00              #define OFS_TA0CCTL0_H                  
                                OFS_TA0CCTL0+1
   9080    001C00              #define OFS_TA0CCTL1                    
                                (0x0004u)
   9081    001C00              #define OFS_TA0CCTL1_L                  
                                OFS_TA0CCTL1
   9082    001C00              #define OFS_TA0CCTL1_H                  
                                OFS_TA0CCTL1+1
   9083    001C00              #define OFS_TA0CCTL2                    
                                (0x0006u)
   9084    001C00              #define OFS_TA0CCTL2_L                  
                                OFS_TA0CCTL2
   9085    001C00              #define OFS_TA0CCTL2_H                  
                                OFS_TA0CCTL2+1
   9086    001C00              #define OFS_TA0R                        
                                (0x0010u)
   9087    001C00              #define OFS_TA0R_L                      
                                OFS_TA0R
   9088    001C00              #define OFS_TA0R_H                      
                                OFS_TA0R+1
   9089    001C00              #define OFS_TA0CCR0                     
                                (0x0012u)
   9090    001C00              #define OFS_TA0CCR0_L                   
                                OFS_TA0CCR0
   9091    001C00              #define OFS_TA0CCR0_H                   
                                OFS_TA0CCR0+1
   9092    001C00              #define OFS_TA0CCR1                     
                                (0x0014u)
   9093    001C00              #define OFS_TA0CCR1_L                   
                                OFS_TA0CCR1
   9094    001C00              #define OFS_TA0CCR1_H                   
                                OFS_TA0CCR1+1
   9095    001C00              #define OFS_TA0CCR2                     
                                (0x0016u)
   9096    001C00              #define OFS_TA0CCR2_L                   
                                OFS_TA0CCR2
   9097    001C00              #define OFS_TA0CCR2_H                   
                                OFS_TA0CCR2+1
   9098    001C00              #define OFS_TA0EX0                      
                                (0x0020u)
   9099    001C00              #define OFS_TA0EX0_L                    
                                OFS_TA0EX0
   9100    001C00              #define OFS_TA0EX0_H                    
                                OFS_TA0EX0+1
   9101    001C00              #define OFS_TA0IV                       
                                (0x002Eu)
   9102    001C00              #define OFS_TA0IV_L                     
                                OFS_TA0IV
   9103    001C00              #define OFS_TA0IV_H                     
                                OFS_TA0IV+1
   9104    001C00              
   9105    001C00              /* TA0 Control Bits */
   9106    001C00              
   9107    001C00              /* TA0CTL Control Bits */
   9108    001C00              #define TAIFG                           
                                (0x0001)        /* TimerA interrupt flag
                                */
   9109    001C00              #define TAIFG_L                         
                                (0x0001)
   9110    001C00              #define TAIFG_0                         
                                (0x0000)        /* No interrupt pending
                                */
   9111    001C00              #define TAIFG_1                         
                                (0x0001)        /* Interrupt pending */
   9112    001C00              #define TAIFG_1_L                       
                                (0x0001)
   9113    001C00              #define TAIE                            
                                (0x0002)        /* TimerA interrupt enable
                                */
   9114    001C00              #define TAIE_L                          
                                (0x0002)
   9115    001C00              #define TAIE_0                          
                                (0x0000)        /* Interrupt disabled
                                */
   9116    001C00              #define TAIE_1                          
                                (0x0002)        /* Interrupt enabled */
   9117    001C00              #define TAIE_1_L                        
                                (0x0002)
   9118    001C00              #define TACLR                           
                                (0x0004)        /* TimerA clear */
   9119    001C00              #define TACLR_L                         
                                (0x0004)
   9120    001C00              #define MC                              
                                (0x0030)        /* Mode control */
   9121    001C00              #define MC_L                            
                                (0x0030)
   9122    001C00              #define MC0                             
                                (0x0010)        /* Mode control */
   9123    001C00              #define MC0_L                           
                                (0x0010)
   9124    001C00              #define MC1                             
                                (0x0020)        /* Mode control */
   9125    001C00              #define MC1_L                           
                                (0x0020)
   9126    001C00              #define MC_0                            
                                (0x0000)        /* Stop mode: Timer is halted
                                */
   9127    001C00              #define MC_1                            
                                (0x0010)        /* Up mode: Timer counts up to
                                TAxCCR0 */
   9128    001C00              #define MC_1_L                          
                                (0x0010)
   9129    001C00              #define MC_2                            
                                (0x0020)        /* Continuous mode: Timer
                                counts up to 0FFFFh */
   9130    001C00              #define MC_2_L                          
                                (0x0020)
   9131    001C00              #define MC_3                            
                                (0x0030)        /* Up/down mode: Timer counts
                                up to TAxCCR0 then down to 0000h */
   9132    001C00              #define MC_3_L                          
                                (0x0030)
   9133    001C00              #define MC__STOP                        
                                (0x0000)        /* Stop mode: Timer is halted
                                */
   9134    001C00              #define MC__UP                          
                                (0x0010)        /* Up mode: Timer counts up to
                                TAxCCR0 */
   9135    001C00              #define MC__UP_L                        
                                (0x0010)
   9136    001C00              #define MC__CONTINUOUS                  
                                (0x0020)        /* Continuous mode: Timer
                                counts up to 0FFFFh */
   9137    001C00              #define MC__CONTINUOUS_L                
                                (0x0020)
   9138    001C00              #define MC__UPDOWN                      
                                (0x0030)        /* Up/down mode: Timer counts
                                up to TAxCCR0 then down to 0000h */
   9139    001C00              #define MC__UPDOWN_L                    
                                (0x0030)
   9140    001C00              #define ID                              
                                (0x00c0)        /* Input divider */
   9141    001C00              #define ID_L                            
                                (0x00c0)
   9142    001C00              #define ID0                             
                                (0x0040)        /* Input divider */
   9143    001C00              #define ID0_L                           
                                (0x0040)
   9144    001C00              #define ID1                             
                                (0x0080)        /* Input divider */
   9145    001C00              #define ID1_L                           
                                (0x0080)
   9146    001C00              #define ID_0                            
                                (0x0000)        /* /1 */
   9147    001C00              #define ID_1                            
                                (0x0040)        /* /2 */
   9148    001C00              #define ID_1_L                          
                                (0x0040)
   9149    001C00              #define ID_2                            
                                (0x0080)        /* /4 */
   9150    001C00              #define ID_2_L                          
                                (0x0080)
   9151    001C00              #define ID_3                            
                                (0x00c0)        /* /8 */
   9152    001C00              #define ID_3_L                          
                                (0x00c0)
   9153    001C00              #define ID__1                           
                                (0x0000)        /* /1 */
   9154    001C00              #define ID__2                           
                                (0x0040)        /* /2 */
   9155    001C00              #define ID__2_L                         
                                (0x0040)
   9156    001C00              #define ID__4                           
                                (0x0080)        /* /4 */
   9157    001C00              #define ID__4_L                         
                                (0x0080)
   9158    001C00              #define ID__8                           
                                (0x00c0)        /* /8 */
   9159    001C00              #define ID__8_L                         
                                (0x00c0)
   9160    001C00              #define TASSEL                          
                                (0x0300)        /* TimerA clock source select
                                */
   9161    001C00              #define TASSEL_H                        
                                (0x0003)
   9162    001C00              #define TASSEL0                         
                                (0x0100)        /* TimerA clock source select
                                */
   9163    001C00              #define TASSEL0_H                       
                                (0x0001)
   9164    001C00              #define TASSEL1                         
                                (0x0200)        /* TimerA clock source select
                                */
   9165    001C00              #define TASSEL1_H                       
                                (0x0002)
   9166    001C00              #define TASSEL_0                        
                                (0x0000)        /* TAxCLK */
   9167    001C00              #define TASSEL_1                        
                                (0x0100)        /* ACLK */
   9168    001C00              #define TASSEL_1_H                      
                                (0x0001)
   9169    001C00              #define TASSEL_2                        
                                (0x0200)        /* SMCLK */
   9170    001C00              #define TASSEL_2_H                      
                                (0x0002)
   9171    001C00              #define TASSEL_3                        
                                (0x0300)        /* INCLK */
   9172    001C00              #define TASSEL_3_H                      
                                (0x0003)
   9173    001C00              #define TASSEL__TACLK                   
                                (0x0000)        /* TAxCLK */
   9174    001C00              #define TASSEL__ACLK                    
                                (0x0100)        /* ACLK */
   9175    001C00              #define TASSEL__ACLK_H                  
                                (0x0001)
   9176    001C00              #define TASSEL__SMCLK                   
                                (0x0200)        /* SMCLK */
   9177    001C00              #define TASSEL__SMCLK_H                 
                                (0x0002)
   9178    001C00              #define TASSEL__INCLK                   
                                (0x0300)        /* INCLK */
   9179    001C00              #define TASSEL__INCLK_H                 
                                (0x0003)
   9180    001C00              
   9181    001C00              /* TA0CCTL Control Bits */
   9182    001C00              #define CCIFG                           
                                (0x0001)        /* Capture/compare interrupt
                                flag */
   9183    001C00              #define CCIFG_L                         
                                (0x0001)
   9184    001C00              #define CCIFG_0                         
                                (0x0000)        /* No interrupt pending
                                */
   9185    001C00              #define CCIFG_1                         
                                (0x0001)        /* Interrupt pending */
   9186    001C00              #define CCIFG_1_L                       
                                (0x0001)
   9187    001C00              #define COV                             
                                (0x0002)        /* Capture overflow */
   9188    001C00              #define COV_L                           
                                (0x0002)
   9189    001C00              #define COV_0                           
                                (0x0000)        /* No capture overflow occurred
                                */
   9190    001C00              #define COV_1                           
                                (0x0002)        /* Capture overflow occurred
                                */
   9191    001C00              #define COV_1_L                         
                                (0x0002)
   9192    001C00              #define OUT                             
                                (0x0004)        /* Output */
   9193    001C00              #define OUT_L                           
                                (0x0004)
   9194    001C00              #define OUT_0                           
                                (0x0000)        /* Output low */
   9195    001C00              #define OUT_1                           
                                (0x0004)        /* Output high */
   9196    001C00              #define OUT_1_L                         
                                (0x0004)
   9197    001C00              #define OUT__LOW                        
                                (0x0000)        /* Output low */
   9198    001C00              #define OUT__HIGH                       
                                (0x0004)        /* Output high */
   9199    001C00              #define OUT__HIGH_L                     
                                (0x0004)
   9200    001C00              #define CCI                             
                                (0x0008)        /* Capture/compare input
                                */
   9201    001C00              #define CCI_L                           
                                (0x0008)
   9202    001C00              #define CCIE                            
                                (0x0010)        /* Capture/compare interrupt
                                enable */
   9203    001C00              #define CCIE_L                          
                                (0x0010)
   9204    001C00              #define CCIE_0                          
                                (0x0000)        /* Interrupt disabled
                                */
   9205    001C00              #define CCIE_1                          
                                (0x0010)        /* Interrupt enabled */
   9206    001C00              #define CCIE_1_L                        
                                (0x0010)
   9207    001C00              #define OUTMOD                          
                                (0x00e0)        /* Output mode */
   9208    001C00              #define OUTMOD_L                        
                                (0x00e0)
   9209    001C00              #define OUTMOD0                         
                                (0x0020)        /* Output mode */
   9210    001C00              #define OUTMOD0_L                       
                                (0x0020)
   9211    001C00              #define OUTMOD1                         
                                (0x0040)        /* Output mode */
   9212    001C00              #define OUTMOD1_L                       
                                (0x0040)
   9213    001C00              #define OUTMOD2                         
                                (0x0080)        /* Output mode */
   9214    001C00              #define OUTMOD2_L                       
                                (0x0080)
   9215    001C00              #define OUTMOD_0                        
                                (0x0000)        /* OUT bit value */
   9216    001C00              #define OUTMOD_1                        
                                (0x0020)        /* Set */
   9217    001C00              #define OUTMOD_1_L                      
                                (0x0020)
   9218    001C00              #define OUTMOD_2                        
                                (0x0040)        /* Toggle/reset */
   9219    001C00              #define OUTMOD_2_L                      
                                (0x0040)
   9220    001C00              #define OUTMOD_3                        
                                (0x0060)        /* Set/reset */
   9221    001C00              #define OUTMOD_3_L                      
                                (0x0060)
   9222    001C00              #define OUTMOD_4                        
                                (0x0080)        /* Toggle */
   9223    001C00              #define OUTMOD_4_L                      
                                (0x0080)
   9224    001C00              #define OUTMOD_5                        
                                (0x00a0)        /* Reset */
   9225    001C00              #define OUTMOD_5_L                      
                                (0x00a0)
   9226    001C00              #define OUTMOD_6                        
                                (0x00c0)        /* Toggle/set */
   9227    001C00              #define OUTMOD_6_L                      
                                (0x00c0)
   9228    001C00              #define OUTMOD_7                        
                                (0x00e0)        /* Reset/set */
   9229    001C00              #define OUTMOD_7_L                      
                                (0x00e0)
   9230    001C00              #define CAP                             
                                (0x0100)        /* Capture mode */
   9231    001C00              #define CAP_H                           
                                (0x0001)
   9232    001C00              #define CAP_0                           
                                (0x0000)        /* Compare mode */
   9233    001C00              #define CAP_1                           
                                (0x0100)        /* Capture mode */
   9234    001C00              #define CAP_1_H                         
                                (0x0001)
   9235    001C00              #define CAP__COMPARE                    
                                (0x0000)        /* Compare mode */
   9236    001C00              #define CAP__CAPTURE                    
                                (0x0100)        /* Capture mode */
   9237    001C00              #define CAP__CAPTURE_H                  
                                (0x0001)
   9238    001C00              #define SCCI                            
                                (0x0400)        /* Synchronized capture/compare
                                input */
   9239    001C00              #define SCCI_H                          
                                (0x0004)
   9240    001C00              #define SCS                             
                                (0x0800)        /* Synchronize capture source
                                */
   9241    001C00              #define SCS_H                           
                                (0x0008)
   9242    001C00              #define SCS_0                           
                                (0x0000)        /* Asynchronous capture
                                */
   9243    001C00              #define SCS_1                           
                                (0x0800)        /* Synchronous capture
                                */
   9244    001C00              #define SCS_1_H                         
                                (0x0008)
   9245    001C00              #define SCS__ASYNC                      
                                (0x0000)        /* Asynchronous capture
                                */
   9246    001C00              #define SCS__SYNC                       
                                (0x0800)        /* Synchronous capture
                                */
   9247    001C00              #define SCS__SYNC_H                     
                                (0x0008)
   9248    001C00              #define CCIS                            
                                (0x3000)        /* Capture/compare input select
                                */
   9249    001C00              #define CCIS_H                          
                                (0x0030)
   9250    001C00              #define CCIS0                           
                                (0x1000)        /* Capture/compare input select
                                */
   9251    001C00              #define CCIS0_H                         
                                (0x0010)
   9252    001C00              #define CCIS1                           
                                (0x2000)        /* Capture/compare input select
                                */
   9253    001C00              #define CCIS1_H                         
                                (0x0020)
   9254    001C00              #define CCIS_0                          
                                (0x0000)        /* CCIxA */
   9255    001C00              #define CCIS_1                          
                                (0x1000)        /* CCIxB */
   9256    001C00              #define CCIS_1_H                        
                                (0x0010)
   9257    001C00              #define CCIS_2                          
                                (0x2000)        /* GND */
   9258    001C00              #define CCIS_2_H                        
                                (0x0020)
   9259    001C00              #define CCIS_3                          
                                (0x3000)        /* VCC */
   9260    001C00              #define CCIS_3_H                        
                                (0x0030)
   9261    001C00              #define CCIS__CCIA                      
                                (0x0000)        /* CCIxA */
   9262    001C00              #define CCIS__CCIB                      
                                (0x1000)        /* CCIxB */
   9263    001C00              #define CCIS__CCIB_H                    
                                (0x0010)
   9264    001C00              #define CCIS__GND                       
                                (0x2000)        /* GND */
   9265    001C00              #define CCIS__GND_H                     
                                (0x0020)
   9266    001C00              #define CCIS__VCC                       
                                (0x3000)        /* VCC */
   9267    001C00              #define CCIS__VCC_H                     
                                (0x0030)
   9268    001C00              #define CM                              
                                (0xc000)        /* Capture mode */
   9269    001C00              #define CM_H                            
                                (0x00c0)
   9270    001C00              #define CM0                             
                                (0x4000)        /* Capture mode */
   9271    001C00              #define CM0_H                           
                                (0x0040)
   9272    001C00              #define CM1                             
                                (0x8000)        /* Capture mode */
   9273    001C00              #define CM1_H                           
                                (0x0080)
   9274    001C00              #define CM_0                            
                                (0x0000)        /* No capture */
   9275    001C00              #define CM_1                            
                                (0x4000)        /* Capture on rising edge
                                */
   9276    001C00              #define CM_1_H                          
                                (0x0040)
   9277    001C00              #define CM_2                            
                                (0x8000)        /* Capture on falling edge
                                */
   9278    001C00              #define CM_2_H                          
                                (0x0080)
   9279    001C00              #define CM_3                            
                                (0xc000)        /* Capture on both rising and
                                falling edges */
   9280    001C00              #define CM_3_H                          
                                (0x00c0)
   9281    001C00              #define CM__NONE                        
                                (0x0000)        /* No capture */
   9282    001C00              #define CM__RISING                      
                                (0x4000)        /* Capture on rising edge
                                */
   9283    001C00              #define CM__RISING_H                    
                                (0x0040)
   9284    001C00              #define CM__FALLING                     
                                (0x8000)        /* Capture on falling edge
                                */
   9285    001C00              #define CM__FALLING_H                   
                                (0x0080)
   9286    001C00              #define CM__BOTH                        
                                (0xc000)        /* Capture on both rising and
                                falling edges */
   9287    001C00              #define CM__BOTH_H                      
                                (0x00c0)
   9288    001C00              
   9289    001C00              /* TA0EX0 Control Bits */
   9290    001C00              #define TAIDEX                          
                                (0x0007)        /* Input divider expansion
                                */
   9291    001C00              #define TAIDEX_L                        
                                (0x0007)
   9292    001C00              #define TAIDEX0                         
                                (0x0001)        /* Input divider expansion
                                */
   9293    001C00              #define TAIDEX0_L                       
                                (0x0001)
   9294    001C00              #define TAIDEX1                         
                                (0x0002)        /* Input divider expansion
                                */
   9295    001C00              #define TAIDEX1_L                       
                                (0x0002)
   9296    001C00              #define TAIDEX2                         
                                (0x0004)        /* Input divider expansion
                                */
   9297    001C00              #define TAIDEX2_L                       
                                (0x0004)
   9298    001C00              #define TAIDEX_0                        
                                (0x0000)        /* Divide by 1 */
   9299    001C00              #define TAIDEX_1                        
                                (0x0001)        /* Divide by 2 */
   9300    001C00              #define TAIDEX_1_L                      
                                (0x0001)
   9301    001C00              #define TAIDEX_2                        
                                (0x0002)        /* Divide by 3 */
   9302    001C00              #define TAIDEX_2_L                      
                                (0x0002)
   9303    001C00              #define TAIDEX_3                        
                                (0x0003)        /* Divide by 4 */
   9304    001C00              #define TAIDEX_3_L                      
                                (0x0003)
   9305    001C00              #define TAIDEX_4                        
                                (0x0004)        /* Divide by 5 */
   9306    001C00              #define TAIDEX_4_L                      
                                (0x0004)
   9307    001C00              #define TAIDEX_5                        
                                (0x0005)        /* Divide by 6 */
   9308    001C00              #define TAIDEX_5_L                      
                                (0x0005)
   9309    001C00              #define TAIDEX_6                        
                                (0x0006)        /* Divide by 7 */
   9310    001C00              #define TAIDEX_6_L                      
                                (0x0006)
   9311    001C00              #define TAIDEX_7                        
                                (0x0007)        /* Divide by 8 */
   9312    001C00              #define TAIDEX_7_L                      
                                (0x0007)
   9313    001C00              #define TAIDEX__1                       
                                (0x0000)        /* Divide by 1 */
   9314    001C00              #define TAIDEX__2                       
                                (0x0001)        /* Divide by 2 */
   9315    001C00              #define TAIDEX__2_L                     
                                (0x0001)
   9316    001C00              #define TAIDEX__3                       
                                (0x0002)        /* Divide by 3 */
   9317    001C00              #define TAIDEX__3_L                     
                                (0x0002)
   9318    001C00              #define TAIDEX__4                       
                                (0x0003)        /* Divide by 4 */
   9319    001C00              #define TAIDEX__4_L                     
                                (0x0003)
   9320    001C00              #define TAIDEX__5                       
                                (0x0004)        /* Divide by 5 */
   9321    001C00              #define TAIDEX__5_L                     
                                (0x0004)
   9322    001C00              #define TAIDEX__6                       
                                (0x0005)        /* Divide by 6 */
   9323    001C00              #define TAIDEX__6_L                     
                                (0x0005)
   9324    001C00              #define TAIDEX__7                       
                                (0x0006)        /* Divide by 7 */
   9325    001C00              #define TAIDEX__7_L                     
                                (0x0006)
   9326    001C00              #define TAIDEX__8                       
                                (0x0007)        /* Divide by 8 */
   9327    001C00              #define TAIDEX__8_L                     
                                (0x0007)
   9328    001C00              
   9329    001C00              /* TA0IV Control Bits */
   9330    001C00              #define TAIV                            
                                (0xffff)        /* TimerA interrupt vector
                                value */
   9331    001C00              #define TAIV_L                          
                                (0x00ff)
   9332    001C00              #define TAIV_H                          
                                (0x00ff)
   9333    001C00              #define TAIV0                           
                                (0x0001)        /* TimerA interrupt vector
                                value */
   9334    001C00              #define TAIV0_L                         
                                (0x0001)
   9335    001C00              #define TAIV1                           
                                (0x0002)        /* TimerA interrupt vector
                                value */
   9336    001C00              #define TAIV1_L                         
                                (0x0002)
   9337    001C00              #define TAIV2                           
                                (0x0004)        /* TimerA interrupt vector
                                value */
   9338    001C00              #define TAIV2_L                         
                                (0x0004)
   9339    001C00              #define TAIV3                           
                                (0x0008)        /* TimerA interrupt vector
                                value */
   9340    001C00              #define TAIV3_L                         
                                (0x0008)
   9341    001C00              #define TAIV4                           
                                (0x0010)        /* TimerA interrupt vector
                                value */
   9342    001C00              #define TAIV4_L                         
                                (0x0010)
   9343    001C00              #define TAIV5                           
                                (0x0020)        /* TimerA interrupt vector
                                value */
   9344    001C00              #define TAIV5_L                         
                                (0x0020)
   9345    001C00              #define TAIV6                           
                                (0x0040)        /* TimerA interrupt vector
                                value */
   9346    001C00              #define TAIV6_L                         
                                (0x0040)
   9347    001C00              #define TAIV7                           
                                (0x0080)        /* TimerA interrupt vector
                                value */
   9348    001C00              #define TAIV7_L                         
                                (0x0080)
   9349    001C00              #define TAIV8                           
                                (0x0100)        /* TimerA interrupt vector
                                value */
   9350    001C00              #define TAIV8_H                         
                                (0x0001)
   9351    001C00              #define TAIV9                           
                                (0x0200)        /* TimerA interrupt vector
                                value */
   9352    001C00              #define TAIV9_H                         
                                (0x0002)
   9353    001C00              #define TAIV10                          
                                (0x0400)        /* TimerA interrupt vector
                                value */
   9354    001C00              #define TAIV10_H                        
                                (0x0004)
   9355    001C00              #define TAIV11                          
                                (0x0800)        /* TimerA interrupt vector
                                value */
   9356    001C00              #define TAIV11_H                        
                                (0x0008)
   9357    001C00              #define TAIV12                          
                                (0x1000)        /* TimerA interrupt vector
                                value */
   9358    001C00              #define TAIV12_H                        
                                (0x0010)
   9359    001C00              #define TAIV13                          
                                (0x2000)        /* TimerA interrupt vector
                                value */
   9360    001C00              #define TAIV13_H                        
                                (0x0020)
   9361    001C00              #define TAIV14                          
                                (0x4000)        /* TimerA interrupt vector
                                value */
   9362    001C00              #define TAIV14_H                        
                                (0x0040)
   9363    001C00              #define TAIV15                          
                                (0x8000)        /* TimerA interrupt vector
                                value */
   9364    001C00              #define TAIV15_H                        
                                (0x0080)
   9365    001C00              #define TAIV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   9366    001C00              #define TAIV_2                          
                                (0x0002)        /* Interrupt Source: Capture/co
                               mpare 1; Interrupt Flag: TAxCCR1 
   9367    001C00                                                              
                                           CCIFG; Interrupt Priority: Highest
                                */
   9368    001C00              #define TAIV_2_L                        
                                (0x0002)
   9369    001C00              #define TAIV_4                          
                                (0x0004)        /* Interrupt Source: Capture/co
                               mpare 2; Interrupt Flag: TAxCCR2 
   9370    001C00                                                              
                                           CCIFG */
   9371    001C00              #define TAIV_4_L                        
                                (0x0004)
   9372    001C00              #define TAIV_6                          
                                (0x0006)        /* Interrupt Source: Capture/co
                               mpare 3; Interrupt Flag: TAxCCR3 
   9373    001C00                                                              
                                           CCIFG */
   9374    001C00              #define TAIV_6_L                        
                                (0x0006)
   9375    001C00              #define TAIV_8                          
                                (0x0008)        /* Interrupt Source: Capture/co
                               mpare 4; Interrupt Flag: TAxCCR4 
   9376    001C00                                                              
                                           CCIFG */
   9377    001C00              #define TAIV_8_L                        
                                (0x0008)
   9378    001C00              #define TAIV_10                         
                                (0x000a)        /* Interrupt Source: Capture/co
                               mpare 5; Interrupt Flag: TAxCCR5 
   9379    001C00                                                              
                                           CCIFG */
   9380    001C00              #define TAIV_10_L                       
                                (0x000a)
   9381    001C00              #define TAIV_12                         
                                (0x000c)        /* Interrupt Source: Capture/co
                               mpare 6; Interrupt Flag: TAxCCR6 
   9382    001C00                                                              
                                           CCIFG */
   9383    001C00              #define TAIV_12_L                       
                                (0x000c)
   9384    001C00              #define TAIV_14                         
                                (0x000e)        /* Interrupt Source: Timer
                                overflow; Interrupt Flag: TAxCTL 
   9385    001C00                                                              
                                           TAIFG; Interrupt Priority: Lowest
                                */
   9386    001C00              #define TAIV_14_L                       
                                (0x000e)
   9387    001C00              #define TAIV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   9388    001C00              #define TAIV__TACCR1                    
                                (0x0002)        /* Interrupt Source: Capture/co
                               mpare 1; Interrupt Flag: TAxCCR1 
   9389    001C00                                                              
                                           CCIFG; Interrupt Priority: Highest
                                */
   9390    001C00              #define TAIV__TACCR1_L                  
                                (0x0002)
   9391    001C00              #define TAIV__TACCR2                    
                                (0x0004)        /* Interrupt Source: Capture/co
                               mpare 2; Interrupt Flag: TAxCCR2 
   9392    001C00                                                              
                                           CCIFG */
   9393    001C00              #define TAIV__TACCR2_L                  
                                (0x0004)
   9394    001C00              #define TAIV__TACCR3                    
                                (0x0006)        /* Interrupt Source: Capture/co
                               mpare 3; Interrupt Flag: TAxCCR3 
   9395    001C00                                                              
                                           CCIFG */
   9396    001C00              #define TAIV__TACCR3_L                  
                                (0x0006)
   9397    001C00              #define TAIV__TACCR4                    
                                (0x0008)        /* Interrupt Source: Capture/co
                               mpare 4; Interrupt Flag: TAxCCR4 
   9398    001C00                                                              
                                           CCIFG */
   9399    001C00              #define TAIV__TACCR4_L                  
                                (0x0008)
   9400    001C00              #define TAIV__TACCR5                    
                                (0x000a)        /* Interrupt Source: Capture/co
                               mpare 5; Interrupt Flag: TAxCCR5 
   9401    001C00                                                              
                                           CCIFG */
   9402    001C00              #define TAIV__TACCR5_L                  
                                (0x000a)
   9403    001C00              #define TAIV__TACCR6                    
                                (0x000c)        /* Interrupt Source: Capture/co
                               mpare 6; Interrupt Flag: TAxCCR6 
   9404    001C00                                                              
                                           CCIFG */
   9405    001C00              #define TAIV__TACCR6_L                  
                                (0x000c)
   9406    001C00              #define TAIV__TAIFG                     
                                (0x000e)        /* Interrupt Source: Timer
                                overflow; Interrupt Flag: TAxCTL 
   9407    001C00                                                              
                                           TAIFG; Interrupt Priority: Lowest
                                */
   9408    001C00              #define TAIV__TAIFG_L                   
                                (0x000e)
   9409    001C00              
   9410    001C00              
   9411    001C00              /***********************************************
                               ******************************
   9412    001C00               TA1 Registers
   9413    001C00              ************************************************
                               *****************************/
   9414    001C00              
   9415    001C00              #define __MSP430_HAS_TA1__ 3                  /*
                                Definition to show that module is available
                                */
   9416    001C00              #ifndef __MSP430_HAS_TAx__
   9417    001C00              #define __MSP430_HAS_TAx__
   9418    001C00              #endif
   9419    001C00              #define __MSP430_BASEADDRESS_TA1__ 0x0380
   9420    001C00              #define TA1_BASE               __MSP430_BASEADDR
                               ESS_TA1__
   9421    001C00              
   9422    001C00              #define  TA1CTL_                        
                                (0x380u)        /* TimerAx Control Register
                                */
   9423    001C00              DEFCW(   TA1CTL              , TA1CTL_)
   9423.1  001C00              sfrb TA1CTL_L = (0x380u);
   9423.2  001C00              sfrb TA1CTL_H = (0x380u)+1;
   9423.3  001C00              sfrw TA1CTL   = (0x380u);
   9423.4  001C00                    endm
   9424    001C00              #define  TA1CCTL0_                      
                                (0x382u)        /* Timer_A Capture/Compare
                                Control Register */
   9425    001C00              DEFCW(   TA1CCTL0            , TA1CCTL0_)
   9425.1  001C00              sfrb TA1CCTL0_L = (0x382u);
   9425.2  001C00              sfrb TA1CCTL0_H = (0x382u)+1;
   9425.3  001C00              sfrw TA1CCTL0   = (0x382u);
   9425.4  001C00                    endm
   9426    001C00              #define  TA1CCTL1_                      
                                (0x384u)        /* Timer_A Capture/Compare
                                Control Register */
   9427    001C00              DEFCW(   TA1CCTL1            , TA1CCTL1_)
   9427.1  001C00              sfrb TA1CCTL1_L = (0x384u);
   9427.2  001C00              sfrb TA1CCTL1_H = (0x384u)+1;
   9427.3  001C00              sfrw TA1CCTL1   = (0x384u);
   9427.4  001C00                    endm
   9428    001C00              #define  TA1CCTL2_                      
                                (0x386u)        /* Timer_A Capture/Compare
                                Control Register */
   9429    001C00              DEFCW(   TA1CCTL2            , TA1CCTL2_)
   9429.1  001C00              sfrb TA1CCTL2_L = (0x386u);
   9429.2  001C00              sfrb TA1CCTL2_H = (0x386u)+1;
   9429.3  001C00              sfrw TA1CCTL2   = (0x386u);
   9429.4  001C00                    endm
   9430    001C00              #define  TA1R_                          
                                (0x390u)        /* TimerA register */
   9431    001C00              DEFCW(   TA1R                , TA1R_)
   9431.1  001C00              sfrb TA1R_L = (0x390u);
   9431.2  001C00              sfrb TA1R_H = (0x390u)+1;
   9431.3  001C00              sfrw TA1R   = (0x390u);
   9431.4  001C00                    endm
   9432    001C00              #define  TA1CCR0_                       
                                (0x392u)        /* Timer_A Capture/Compare 
                                Register */
   9433    001C00              DEFCW(   TA1CCR0             , TA1CCR0_)
   9433.1  001C00              sfrb TA1CCR0_L = (0x392u);
   9433.2  001C00              sfrb TA1CCR0_H = (0x392u)+1;
   9433.3  001C00              sfrw TA1CCR0   = (0x392u);
   9433.4  001C00                    endm
   9434    001C00              #define  TA1CCR1_                       
                                (0x394u)        /* Timer_A Capture/Compare 
                                Register */
   9435    001C00              DEFCW(   TA1CCR1             , TA1CCR1_)
   9435.1  001C00              sfrb TA1CCR1_L = (0x394u);
   9435.2  001C00              sfrb TA1CCR1_H = (0x394u)+1;
   9435.3  001C00              sfrw TA1CCR1   = (0x394u);
   9435.4  001C00                    endm
   9436    001C00              #define  TA1CCR2_                       
                                (0x396u)        /* Timer_A Capture/Compare 
                                Register */
   9437    001C00              DEFCW(   TA1CCR2             , TA1CCR2_)
   9437.1  001C00              sfrb TA1CCR2_L = (0x396u);
   9437.2  001C00              sfrb TA1CCR2_H = (0x396u)+1;
   9437.3  001C00              sfrw TA1CCR2   = (0x396u);
   9437.4  001C00                    endm
   9438    001C00              #define  TA1EX0_                        
                                (0x3A0u)        /* TimerAx Expansion 0 Register
                                */
   9439    001C00              DEFCW(   TA1EX0              , TA1EX0_)
   9439.1  001C00              sfrb TA1EX0_L = (0x3A0u);
   9439.2  001C00              sfrb TA1EX0_H = (0x3A0u)+1;
   9439.3  001C00              sfrw TA1EX0   = (0x3A0u);
   9439.4  001C00                    endm
   9440    001C00              #define  TA1IV_                         
                                (0x3AEu)        /* TimerAx Interrupt Vector
                                Register */
   9441    001C00              DEFCW(   TA1IV               , TA1IV_)
   9441.1  001C00              sfrb TA1IV_L = (0x3AEu);
   9441.2  001C00              sfrb TA1IV_H = (0x3AEu)+1;
   9441.3  001C00              sfrw TA1IV   = (0x3AEu);
   9441.4  001C00                    endm
   9442    001C00              
   9443    001C00              /* TA1 Register Offsets */
   9444    001C00              #define OFS_TA1CTL                      
                                (0x0000u)
   9445    001C00              #define OFS_TA1CTL_L                    
                                OFS_TA1CTL
   9446    001C00              #define OFS_TA1CTL_H                    
                                OFS_TA1CTL+1
   9447    001C00              #define OFS_TA1CCTL0                    
                                (0x0002u)
   9448    001C00              #define OFS_TA1CCTL0_L                  
                                OFS_TA1CCTL0
   9449    001C00              #define OFS_TA1CCTL0_H                  
                                OFS_TA1CCTL0+1
   9450    001C00              #define OFS_TA1CCTL1                    
                                (0x0004u)
   9451    001C00              #define OFS_TA1CCTL1_L                  
                                OFS_TA1CCTL1
   9452    001C00              #define OFS_TA1CCTL1_H                  
                                OFS_TA1CCTL1+1
   9453    001C00              #define OFS_TA1CCTL2                    
                                (0x0006u)
   9454    001C00              #define OFS_TA1CCTL2_L                  
                                OFS_TA1CCTL2
   9455    001C00              #define OFS_TA1CCTL2_H                  
                                OFS_TA1CCTL2+1
   9456    001C00              #define OFS_TA1R                        
                                (0x0010u)
   9457    001C00              #define OFS_TA1R_L                      
                                OFS_TA1R
   9458    001C00              #define OFS_TA1R_H                      
                                OFS_TA1R+1
   9459    001C00              #define OFS_TA1CCR0                     
                                (0x0012u)
   9460    001C00              #define OFS_TA1CCR0_L                   
                                OFS_TA1CCR0
   9461    001C00              #define OFS_TA1CCR0_H                   
                                OFS_TA1CCR0+1
   9462    001C00              #define OFS_TA1CCR1                     
                                (0x0014u)
   9463    001C00              #define OFS_TA1CCR1_L                   
                                OFS_TA1CCR1
   9464    001C00              #define OFS_TA1CCR1_H                   
                                OFS_TA1CCR1+1
   9465    001C00              #define OFS_TA1CCR2                     
                                (0x0016u)
   9466    001C00              #define OFS_TA1CCR2_L                   
                                OFS_TA1CCR2
   9467    001C00              #define OFS_TA1CCR2_H                   
                                OFS_TA1CCR2+1
   9468    001C00              #define OFS_TA1EX0                      
                                (0x0020u)
   9469    001C00              #define OFS_TA1EX0_L                    
                                OFS_TA1EX0
   9470    001C00              #define OFS_TA1EX0_H                    
                                OFS_TA1EX0+1
   9471    001C00              #define OFS_TA1IV                       
                                (0x002Eu)
   9472    001C00              #define OFS_TA1IV_L                     
                                OFS_TA1IV
   9473    001C00              #define OFS_TA1IV_H                     
                                OFS_TA1IV+1
   9474    001C00              
   9475    001C00              /* No control bits available or already defined
                                for another module */
   9476    001C00              
   9477    001C00              /***********************************************
                               ******************************
   9478    001C00               TA2 Registers
   9479    001C00              ************************************************
                               *****************************/
   9480    001C00              
   9481    001C00              #define __MSP430_HAS_TA2__ 2                  /*
                                Definition to show that module is available
                                */
   9482    001C00              #ifndef __MSP430_HAS_TAx__
   9483    001C00              #define __MSP430_HAS_TAx__
   9484    001C00              #endif
   9485    001C00              #define __MSP430_BASEADDRESS_TA2__ 0x0400
   9486    001C00              #define TA2_BASE               __MSP430_BASEADDR
                               ESS_TA2__
   9487    001C00              
   9488    001C00              #define  TA2CTL_                        
                                (0x400u)        /* TimerAx Control Register
                                */
   9489    001C00              DEFCW(   TA2CTL              , TA2CTL_)
   9489.1  001C00              sfrb TA2CTL_L = (0x400u);
   9489.2  001C00              sfrb TA2CTL_H = (0x400u)+1;
   9489.3  001C00              sfrw TA2CTL   = (0x400u);
   9489.4  001C00                    endm
   9490    001C00              #define  TA2CCTL0_                      
                                (0x402u)        /* Timer_A Capture/Compare
                                Control Register */
   9491    001C00              DEFCW(   TA2CCTL0            , TA2CCTL0_)
   9491.1  001C00              sfrb TA2CCTL0_L = (0x402u);
   9491.2  001C00              sfrb TA2CCTL0_H = (0x402u)+1;
   9491.3  001C00              sfrw TA2CCTL0   = (0x402u);
   9491.4  001C00                    endm
   9492    001C00              #define  TA2CCTL1_                      
                                (0x404u)        /* Timer_A Capture/Compare
                                Control Register */
   9493    001C00              DEFCW(   TA2CCTL1            , TA2CCTL1_)
   9493.1  001C00              sfrb TA2CCTL1_L = (0x404u);
   9493.2  001C00              sfrb TA2CCTL1_H = (0x404u)+1;
   9493.3  001C00              sfrw TA2CCTL1   = (0x404u);
   9493.4  001C00                    endm
   9494    001C00              #define  TA2R_                          
                                (0x410u)        /* TimerA register */
   9495    001C00              DEFCW(   TA2R                , TA2R_)
   9495.1  001C00              sfrb TA2R_L = (0x410u);
   9495.2  001C00              sfrb TA2R_H = (0x410u)+1;
   9495.3  001C00              sfrw TA2R   = (0x410u);
   9495.4  001C00                    endm
   9496    001C00              #define  TA2CCR0_                       
                                (0x412u)        /* Timer_A Capture/Compare 
                                Register */
   9497    001C00              DEFCW(   TA2CCR0             , TA2CCR0_)
   9497.1  001C00              sfrb TA2CCR0_L = (0x412u);
   9497.2  001C00              sfrb TA2CCR0_H = (0x412u)+1;
   9497.3  001C00              sfrw TA2CCR0   = (0x412u);
   9497.4  001C00                    endm
   9498    001C00              #define  TA2CCR1_                       
                                (0x414u)        /* Timer_A Capture/Compare 
                                Register */
   9499    001C00              DEFCW(   TA2CCR1             , TA2CCR1_)
   9499.1  001C00              sfrb TA2CCR1_L = (0x414u);
   9499.2  001C00              sfrb TA2CCR1_H = (0x414u)+1;
   9499.3  001C00              sfrw TA2CCR1   = (0x414u);
   9499.4  001C00                    endm
   9500    001C00              #define  TA2EX0_                        
                                (0x420u)        /* TimerAx Expansion 0 Register
                                */
   9501    001C00              DEFCW(   TA2EX0              , TA2EX0_)
   9501.1  001C00              sfrb TA2EX0_L = (0x420u);
   9501.2  001C00              sfrb TA2EX0_H = (0x420u)+1;
   9501.3  001C00              sfrw TA2EX0   = (0x420u);
   9501.4  001C00                    endm
   9502    001C00              #define  TA2IV_                         
                                (0x42Eu)        /* TimerAx Interrupt Vector
                                Register */
   9503    001C00              DEFCW(   TA2IV               , TA2IV_)
   9503.1  001C00              sfrb TA2IV_L = (0x42Eu);
   9503.2  001C00              sfrb TA2IV_H = (0x42Eu)+1;
   9503.3  001C00              sfrw TA2IV   = (0x42Eu);
   9503.4  001C00                    endm
   9504    001C00              
   9505    001C00              /* TA2 Register Offsets */
   9506    001C00              #define OFS_TA2CTL                      
                                (0x0000u)
   9507    001C00              #define OFS_TA2CTL_L                    
                                OFS_TA2CTL
   9508    001C00              #define OFS_TA2CTL_H                    
                                OFS_TA2CTL+1
   9509    001C00              #define OFS_TA2CCTL0                    
                                (0x0002u)
   9510    001C00              #define OFS_TA2CCTL0_L                  
                                OFS_TA2CCTL0
   9511    001C00              #define OFS_TA2CCTL0_H                  
                                OFS_TA2CCTL0+1
   9512    001C00              #define OFS_TA2CCTL1                    
                                (0x0004u)
   9513    001C00              #define OFS_TA2CCTL1_L                  
                                OFS_TA2CCTL1
   9514    001C00              #define OFS_TA2CCTL1_H                  
                                OFS_TA2CCTL1+1
   9515    001C00              #define OFS_TA2R                        
                                (0x0010u)
   9516    001C00              #define OFS_TA2R_L                      
                                OFS_TA2R
   9517    001C00              #define OFS_TA2R_H                      
                                OFS_TA2R+1
   9518    001C00              #define OFS_TA2CCR0                     
                                (0x0012u)
   9519    001C00              #define OFS_TA2CCR0_L                   
                                OFS_TA2CCR0
   9520    001C00              #define OFS_TA2CCR0_H                   
                                OFS_TA2CCR0+1
   9521    001C00              #define OFS_TA2CCR1                     
                                (0x0014u)
   9522    001C00              #define OFS_TA2CCR1_L                   
                                OFS_TA2CCR1
   9523    001C00              #define OFS_TA2CCR1_H                   
                                OFS_TA2CCR1+1
   9524    001C00              #define OFS_TA2EX0                      
                                (0x0020u)
   9525    001C00              #define OFS_TA2EX0_L                    
                                OFS_TA2EX0
   9526    001C00              #define OFS_TA2EX0_H                    
                                OFS_TA2EX0+1
   9527    001C00              #define OFS_TA2IV                       
                                (0x002Eu)
   9528    001C00              #define OFS_TA2IV_L                     
                                OFS_TA2IV
   9529    001C00              #define OFS_TA2IV_H                     
                                OFS_TA2IV+1
   9530    001C00              
   9531    001C00              /* No control bits available or already defined
                                for another module */
   9532    001C00              
   9533    001C00              /***********************************************
                               ******************************
   9534    001C00               TA3 Registers
   9535    001C00              ************************************************
                               *****************************/
   9536    001C00              
   9537    001C00              #define __MSP430_HAS_TA3__ 2                  /*
                                Definition to show that module is available
                                */
   9538    001C00              #ifndef __MSP430_HAS_TAx__
   9539    001C00              #define __MSP430_HAS_TAx__
   9540    001C00              #endif
   9541    001C00              #define __MSP430_BASEADDRESS_TA3__ 0x0440
   9542    001C00              #define TA3_BASE               __MSP430_BASEADDR
                               ESS_TA3__
   9543    001C00              
   9544    001C00              #define  TA3CTL_                        
                                (0x440u)        /* TimerAx Control Register
                                */
   9545    001C00              DEFCW(   TA3CTL              , TA3CTL_)
   9545.1  001C00              sfrb TA3CTL_L = (0x440u);
   9545.2  001C00              sfrb TA3CTL_H = (0x440u)+1;
   9545.3  001C00              sfrw TA3CTL   = (0x440u);
   9545.4  001C00                    endm
   9546    001C00              #define  TA3CCTL0_                      
                                (0x442u)        /* Timer_A Capture/Compare
                                Control Register */
   9547    001C00              DEFCW(   TA3CCTL0            , TA3CCTL0_)
   9547.1  001C00              sfrb TA3CCTL0_L = (0x442u);
   9547.2  001C00              sfrb TA3CCTL0_H = (0x442u)+1;
   9547.3  001C00              sfrw TA3CCTL0   = (0x442u);
   9547.4  001C00                    endm
   9548    001C00              #define  TA3CCTL1_                      
                                (0x444u)        /* Timer_A Capture/Compare
                                Control Register */
   9549    001C00              DEFCW(   TA3CCTL1            , TA3CCTL1_)
   9549.1  001C00              sfrb TA3CCTL1_L = (0x444u);
   9549.2  001C00              sfrb TA3CCTL1_H = (0x444u)+1;
   9549.3  001C00              sfrw TA3CCTL1   = (0x444u);
   9549.4  001C00                    endm
   9550    001C00              #define  TA3R_                          
                                (0x450u)        /* TimerA register */
   9551    001C00              DEFCW(   TA3R                , TA3R_)
   9551.1  001C00              sfrb TA3R_L = (0x450u);
   9551.2  001C00              sfrb TA3R_H = (0x450u)+1;
   9551.3  001C00              sfrw TA3R   = (0x450u);
   9551.4  001C00                    endm
   9552    001C00              #define  TA3CCR0_                       
                                (0x452u)        /* Timer_A Capture/Compare 
                                Register */
   9553    001C00              DEFCW(   TA3CCR0             , TA3CCR0_)
   9553.1  001C00              sfrb TA3CCR0_L = (0x452u);
   9553.2  001C00              sfrb TA3CCR0_H = (0x452u)+1;
   9553.3  001C00              sfrw TA3CCR0   = (0x452u);
   9553.4  001C00                    endm
   9554    001C00              #define  TA3CCR1_                       
                                (0x454u)        /* Timer_A Capture/Compare 
                                Register */
   9555    001C00              DEFCW(   TA3CCR1             , TA3CCR1_)
   9555.1  001C00              sfrb TA3CCR1_L = (0x454u);
   9555.2  001C00              sfrb TA3CCR1_H = (0x454u)+1;
   9555.3  001C00              sfrw TA3CCR1   = (0x454u);
   9555.4  001C00                    endm
   9556    001C00              #define  TA3EX0_                        
                                (0x460u)        /* TimerAx Expansion 0 Register
                                */
   9557    001C00              DEFCW(   TA3EX0              , TA3EX0_)
   9557.1  001C00              sfrb TA3EX0_L = (0x460u);
   9557.2  001C00              sfrb TA3EX0_H = (0x460u)+1;
   9557.3  001C00              sfrw TA3EX0   = (0x460u);
   9557.4  001C00                    endm
   9558    001C00              #define  TA3IV_                         
                                (0x46Eu)        /* TimerAx Interrupt Vector
                                Register */
   9559    001C00              DEFCW(   TA3IV               , TA3IV_)
   9559.1  001C00              sfrb TA3IV_L = (0x46Eu);
   9559.2  001C00              sfrb TA3IV_H = (0x46Eu)+1;
   9559.3  001C00              sfrw TA3IV   = (0x46Eu);
   9559.4  001C00                    endm
   9560    001C00              
   9561    001C00              /* TA3 Register Offsets */
   9562    001C00              #define OFS_TA3CTL                      
                                (0x0000u)
   9563    001C00              #define OFS_TA3CTL_L                    
                                OFS_TA3CTL
   9564    001C00              #define OFS_TA3CTL_H                    
                                OFS_TA3CTL+1
   9565    001C00              #define OFS_TA3CCTL0                    
                                (0x0002u)
   9566    001C00              #define OFS_TA3CCTL0_L                  
                                OFS_TA3CCTL0
   9567    001C00              #define OFS_TA3CCTL0_H                  
                                OFS_TA3CCTL0+1
   9568    001C00              #define OFS_TA3CCTL1                    
                                (0x0004u)
   9569    001C00              #define OFS_TA3CCTL1_L                  
                                OFS_TA3CCTL1
   9570    001C00              #define OFS_TA3CCTL1_H                  
                                OFS_TA3CCTL1+1
   9571    001C00              #define OFS_TA3R                        
                                (0x0010u)
   9572    001C00              #define OFS_TA3R_L                      
                                OFS_TA3R
   9573    001C00              #define OFS_TA3R_H                      
                                OFS_TA3R+1
   9574    001C00              #define OFS_TA3CCR0                     
                                (0x0012u)
   9575    001C00              #define OFS_TA3CCR0_L                   
                                OFS_TA3CCR0
   9576    001C00              #define OFS_TA3CCR0_H                   
                                OFS_TA3CCR0+1
   9577    001C00              #define OFS_TA3CCR1                     
                                (0x0014u)
   9578    001C00              #define OFS_TA3CCR1_L                   
                                OFS_TA3CCR1
   9579    001C00              #define OFS_TA3CCR1_H                   
                                OFS_TA3CCR1+1
   9580    001C00              #define OFS_TA3EX0                      
                                (0x0020u)
   9581    001C00              #define OFS_TA3EX0_L                    
                                OFS_TA3EX0
   9582    001C00              #define OFS_TA3EX0_H                    
                                OFS_TA3EX0+1
   9583    001C00              #define OFS_TA3IV                       
                                (0x002Eu)
   9584    001C00              #define OFS_TA3IV_L                     
                                OFS_TA3IV
   9585    001C00              #define OFS_TA3IV_H                     
                                OFS_TA3IV+1
   9586    001C00              
   9587    001C00              /* No control bits available or already defined
                                for another module */
   9588    001C00              
   9589    001C00              /***********************************************
                               ******************************
   9590    001C00               TA4 Registers
   9591    001C00              ************************************************
                               *****************************/
   9592    001C00              
   9593    001C00              #define __MSP430_HAS_TA4__ 3                  /*
                                Definition to show that module is available
                                */
   9594    001C00              #ifndef __MSP430_HAS_TAx__
   9595    001C00              #define __MSP430_HAS_TAx__
   9596    001C00              #endif
   9597    001C00              #define __MSP430_BASEADDRESS_TA4__ 0x07C0
   9598    001C00              #define TA4_BASE               __MSP430_BASEADDR
                               ESS_TA4__
   9599    001C00              
   9600    001C00              #define  TA4CTL_                        
                                (0x7C0u)        /* TimerAx Control Register
                                */
   9601    001C00              DEFCW(   TA4CTL              , TA4CTL_)
   9601.1  001C00              sfrb TA4CTL_L = (0x7C0u);
   9601.2  001C00              sfrb TA4CTL_H = (0x7C0u)+1;
   9601.3  001C00              sfrw TA4CTL   = (0x7C0u);
   9601.4  001C00                    endm
   9602    001C00              #define  TA4CCTL0_                      
                                (0x7C2u)        /* Timer_A Capture/Compare
                                Control Register */
   9603    001C00              DEFCW(   TA4CCTL0            , TA4CCTL0_)
   9603.1  001C00              sfrb TA4CCTL0_L = (0x7C2u);
   9603.2  001C00              sfrb TA4CCTL0_H = (0x7C2u)+1;
   9603.3  001C00              sfrw TA4CCTL0   = (0x7C2u);
   9603.4  001C00                    endm
   9604    001C00              #define  TA4CCTL1_                      
                                (0x7C4u)        /* Timer_A Capture/Compare
                                Control Register */
   9605    001C00              DEFCW(   TA4CCTL1            , TA4CCTL1_)
   9605.1  001C00              sfrb TA4CCTL1_L = (0x7C4u);
   9605.2  001C00              sfrb TA4CCTL1_H = (0x7C4u)+1;
   9605.3  001C00              sfrw TA4CCTL1   = (0x7C4u);
   9605.4  001C00                    endm
   9606    001C00              #define  TA4CCTL2_                      
                                (0x7C6u)        /* Timer_A Capture/Compare
                                Control Register */
   9607    001C00              DEFCW(   TA4CCTL2            , TA4CCTL2_)
   9607.1  001C00              sfrb TA4CCTL2_L = (0x7C6u);
   9607.2  001C00              sfrb TA4CCTL2_H = (0x7C6u)+1;
   9607.3  001C00              sfrw TA4CCTL2   = (0x7C6u);
   9607.4  001C00                    endm
   9608    001C00              #define  TA4R_                          
                                (0x7D0u)        /* TimerA register */
   9609    001C00              DEFCW(   TA4R                , TA4R_)
   9609.1  001C00              sfrb TA4R_L = (0x7D0u);
   9609.2  001C00              sfrb TA4R_H = (0x7D0u)+1;
   9609.3  001C00              sfrw TA4R   = (0x7D0u);
   9609.4  001C00                    endm
   9610    001C00              #define  TA4CCR0_                       
                                (0x7D2u)        /* Timer_A Capture/Compare 
                                Register */
   9611    001C00              DEFCW(   TA4CCR0             , TA4CCR0_)
   9611.1  001C00              sfrb TA4CCR0_L = (0x7D2u);
   9611.2  001C00              sfrb TA4CCR0_H = (0x7D2u)+1;
   9611.3  001C00              sfrw TA4CCR0   = (0x7D2u);
   9611.4  001C00                    endm
   9612    001C00              #define  TA4CCR1_                       
                                (0x7D4u)        /* Timer_A Capture/Compare 
                                Register */
   9613    001C00              DEFCW(   TA4CCR1             , TA4CCR1_)
   9613.1  001C00              sfrb TA4CCR1_L = (0x7D4u);
   9613.2  001C00              sfrb TA4CCR1_H = (0x7D4u)+1;
   9613.3  001C00              sfrw TA4CCR1   = (0x7D4u);
   9613.4  001C00                    endm
   9614    001C00              #define  TA4CCR2_                       
                                (0x7D6u)        /* Timer_A Capture/Compare 
                                Register */
   9615    001C00              DEFCW(   TA4CCR2             , TA4CCR2_)
   9615.1  001C00              sfrb TA4CCR2_L = (0x7D6u);
   9615.2  001C00              sfrb TA4CCR2_H = (0x7D6u)+1;
   9615.3  001C00              sfrw TA4CCR2   = (0x7D6u);
   9615.4  001C00                    endm
   9616    001C00              #define  TA4EX0_                        
                                (0x7E0u)        /* TimerAx Expansion 0 Register
                                */
   9617    001C00              DEFCW(   TA4EX0              , TA4EX0_)
   9617.1  001C00              sfrb TA4EX0_L = (0x7E0u);
   9617.2  001C00              sfrb TA4EX0_H = (0x7E0u)+1;
   9617.3  001C00              sfrw TA4EX0   = (0x7E0u);
   9617.4  001C00                    endm
   9618    001C00              #define  TA4IV_                         
                                (0x7EEu)        /* TimerAx Interrupt Vector
                                Register */
   9619    001C00              DEFCW(   TA4IV               , TA4IV_)
   9619.1  001C00              sfrb TA4IV_L = (0x7EEu);
   9619.2  001C00              sfrb TA4IV_H = (0x7EEu)+1;
   9619.3  001C00              sfrw TA4IV   = (0x7EEu);
   9619.4  001C00                    endm
   9620    001C00              
   9621    001C00              /* TA4 Register Offsets */
   9622    001C00              #define OFS_TA4CTL                      
                                (0x0000u)
   9623    001C00              #define OFS_TA4CTL_L                    
                                OFS_TA4CTL
   9624    001C00              #define OFS_TA4CTL_H                    
                                OFS_TA4CTL+1
   9625    001C00              #define OFS_TA4CCTL0                    
                                (0x0002u)
   9626    001C00              #define OFS_TA4CCTL0_L                  
                                OFS_TA4CCTL0
   9627    001C00              #define OFS_TA4CCTL0_H                  
                                OFS_TA4CCTL0+1
   9628    001C00              #define OFS_TA4CCTL1                    
                                (0x0004u)
   9629    001C00              #define OFS_TA4CCTL1_L                  
                                OFS_TA4CCTL1
   9630    001C00              #define OFS_TA4CCTL1_H                  
                                OFS_TA4CCTL1+1
   9631    001C00              #define OFS_TA4CCTL2                    
                                (0x0006u)
   9632    001C00              #define OFS_TA4CCTL2_L                  
                                OFS_TA4CCTL2
   9633    001C00              #define OFS_TA4CCTL2_H                  
                                OFS_TA4CCTL2+1
   9634    001C00              #define OFS_TA4R                        
                                (0x0010u)
   9635    001C00              #define OFS_TA4R_L                      
                                OFS_TA4R
   9636    001C00              #define OFS_TA4R_H                      
                                OFS_TA4R+1
   9637    001C00              #define OFS_TA4CCR0                     
                                (0x0012u)
   9638    001C00              #define OFS_TA4CCR0_L                   
                                OFS_TA4CCR0
   9639    001C00              #define OFS_TA4CCR0_H                   
                                OFS_TA4CCR0+1
   9640    001C00              #define OFS_TA4CCR1                     
                                (0x0014u)
   9641    001C00              #define OFS_TA4CCR1_L                   
                                OFS_TA4CCR1
   9642    001C00              #define OFS_TA4CCR1_H                   
                                OFS_TA4CCR1+1
   9643    001C00              #define OFS_TA4CCR2                     
                                (0x0016u)
   9644    001C00              #define OFS_TA4CCR2_L                   
                                OFS_TA4CCR2
   9645    001C00              #define OFS_TA4CCR2_H                   
                                OFS_TA4CCR2+1
   9646    001C00              #define OFS_TA4EX0                      
                                (0x0020u)
   9647    001C00              #define OFS_TA4EX0_L                    
                                OFS_TA4EX0
   9648    001C00              #define OFS_TA4EX0_H                    
                                OFS_TA4EX0+1
   9649    001C00              #define OFS_TA4IV                       
                                (0x002Eu)
   9650    001C00              #define OFS_TA4IV_L                     
                                OFS_TA4IV
   9651    001C00              #define OFS_TA4IV_H                     
                                OFS_TA4IV+1
   9652    001C00              
   9653    001C00              /* No control bits available or already defined
                                for another module */
   9654    001C00              
   9655    001C00              /***********************************************
                               ******************************
   9656    001C00               TB0 Registers
   9657    001C00              ************************************************
                               *****************************/
   9658    001C00              
   9659    001C00              #define __MSP430_HAS_TB0__ 7                  /*
                                Definition to show that module is available
                                */
   9660    001C00              #ifndef __MSP430_HAS_TBx__
   9661    001C00              #define __MSP430_HAS_TBx__
   9662    001C00              #endif
   9663    001C00              #define __MSP430_BASEADDRESS_TB0__ 0x03C0
   9664    001C00              #define TB0_BASE               __MSP430_BASEADDR
                               ESS_TB0__
   9665    001C00              
   9666    001C00              #define  TB0CTL_                        
                                (0x3C0u)        /* Timer_B Control Register
                                */
   9667    001C00              DEFCW(   TB0CTL              , TB0CTL_)
   9667.1  001C00              sfrb TB0CTL_L = (0x3C0u);
   9667.2  001C00              sfrb TB0CTL_H = (0x3C0u)+1;
   9667.3  001C00              sfrw TB0CTL   = (0x3C0u);
   9667.4  001C00                    endm
   9668    001C00              #define  TB0CCTL0_                      
                                (0x3C2u)        /* Timer_B Capture/Compare
                                Control Register */
   9669    001C00              DEFCW(   TB0CCTL0            , TB0CCTL0_)
   9669.1  001C00              sfrb TB0CCTL0_L = (0x3C2u);
   9669.2  001C00              sfrb TB0CCTL0_H = (0x3C2u)+1;
   9669.3  001C00              sfrw TB0CCTL0   = (0x3C2u);
   9669.4  001C00                    endm
   9670    001C00              #define  TB0CCTL1_                      
                                (0x3C4u)        /* Timer_B Capture/Compare
                                Control Register */
   9671    001C00              DEFCW(   TB0CCTL1            , TB0CCTL1_)
   9671.1  001C00              sfrb TB0CCTL1_L = (0x3C4u);
   9671.2  001C00              sfrb TB0CCTL1_H = (0x3C4u)+1;
   9671.3  001C00              sfrw TB0CCTL1   = (0x3C4u);
   9671.4  001C00                    endm
   9672    001C00              #define  TB0CCTL2_                      
                                (0x3C6u)        /* Timer_B Capture/Compare
                                Control Register */
   9673    001C00              DEFCW(   TB0CCTL2            , TB0CCTL2_)
   9673.1  001C00              sfrb TB0CCTL2_L = (0x3C6u);
   9673.2  001C00              sfrb TB0CCTL2_H = (0x3C6u)+1;
   9673.3  001C00              sfrw TB0CCTL2   = (0x3C6u);
   9673.4  001C00                    endm
   9674    001C00              #define  TB0CCTL3_                      
                                (0x3C8u)        /* Timer_B Capture/Compare
                                Control Register */
   9675    001C00              DEFCW(   TB0CCTL3            , TB0CCTL3_)
   9675.1  001C00              sfrb TB0CCTL3_L = (0x3C8u);
   9675.2  001C00              sfrb TB0CCTL3_H = (0x3C8u)+1;
   9675.3  001C00              sfrw TB0CCTL3   = (0x3C8u);
   9675.4  001C00                    endm
   9676    001C00              #define  TB0CCTL4_                      
                                (0x3CAu)        /* Timer_B Capture/Compare
                                Control Register */
   9677    001C00              DEFCW(   TB0CCTL4            , TB0CCTL4_)
   9677.1  001C00              sfrb TB0CCTL4_L = (0x3CAu);
   9677.2  001C00              sfrb TB0CCTL4_H = (0x3CAu)+1;
   9677.3  001C00              sfrw TB0CCTL4   = (0x3CAu);
   9677.4  001C00                    endm
   9678    001C00              #define  TB0CCTL5_                      
                                (0x3CCu)        /* Timer_B Capture/Compare
                                Control Register */
   9679    001C00              DEFCW(   TB0CCTL5            , TB0CCTL5_)
   9679.1  001C00              sfrb TB0CCTL5_L = (0x3CCu);
   9679.2  001C00              sfrb TB0CCTL5_H = (0x3CCu)+1;
   9679.3  001C00              sfrw TB0CCTL5   = (0x3CCu);
   9679.4  001C00                    endm
   9680    001C00              #define  TB0CCTL6_                      
                                (0x3CEu)        /* Timer_B Capture/Compare
                                Control Register */
   9681    001C00              DEFCW(   TB0CCTL6            , TB0CCTL6_)
   9681.1  001C00              sfrb TB0CCTL6_L = (0x3CEu);
   9681.2  001C00              sfrb TB0CCTL6_H = (0x3CEu)+1;
   9681.3  001C00              sfrw TB0CCTL6   = (0x3CEu);
   9681.4  001C00                    endm
   9682    001C00              #define  TB0R_                          
                                (0x3D0u)        /* Timer_B count register
                                */
   9683    001C00              DEFCW(   TB0R                , TB0R_)
   9683.1  001C00              sfrb TB0R_L = (0x3D0u);
   9683.2  001C00              sfrb TB0R_H = (0x3D0u)+1;
   9683.3  001C00              sfrw TB0R   = (0x3D0u);
   9683.4  001C00                    endm
   9684    001C00              #define  TB0CCR0_                       
                                (0x3D2u)        /* Timer_B Capture/Compare 
                                Register */
   9685    001C00              DEFCW(   TB0CCR0             , TB0CCR0_)
   9685.1  001C00              sfrb TB0CCR0_L = (0x3D2u);
   9685.2  001C00              sfrb TB0CCR0_H = (0x3D2u)+1;
   9685.3  001C00              sfrw TB0CCR0   = (0x3D2u);
   9685.4  001C00                    endm
   9686    001C00              #define  TB0CCR1_                       
                                (0x3D4u)        /* Timer_B Capture/Compare 
                                Register */
   9687    001C00              DEFCW(   TB0CCR1             , TB0CCR1_)
   9687.1  001C00              sfrb TB0CCR1_L = (0x3D4u);
   9687.2  001C00              sfrb TB0CCR1_H = (0x3D4u)+1;
   9687.3  001C00              sfrw TB0CCR1   = (0x3D4u);
   9687.4  001C00                    endm
   9688    001C00              #define  TB0CCR2_                       
                                (0x3D6u)        /* Timer_B Capture/Compare 
                                Register */
   9689    001C00              DEFCW(   TB0CCR2             , TB0CCR2_)
   9689.1  001C00              sfrb TB0CCR2_L = (0x3D6u);
   9689.2  001C00              sfrb TB0CCR2_H = (0x3D6u)+1;
   9689.3  001C00              sfrw TB0CCR2   = (0x3D6u);
   9689.4  001C00                    endm
   9690    001C00              #define  TB0CCR3_                       
                                (0x3D8u)        /* Timer_B Capture/Compare 
                                Register */
   9691    001C00              DEFCW(   TB0CCR3             , TB0CCR3_)
   9691.1  001C00              sfrb TB0CCR3_L = (0x3D8u);
   9691.2  001C00              sfrb TB0CCR3_H = (0x3D8u)+1;
   9691.3  001C00              sfrw TB0CCR3   = (0x3D8u);
   9691.4  001C00                    endm
   9692    001C00              #define  TB0CCR4_                       
                                (0x3DAu)        /* Timer_B Capture/Compare 
                                Register */
   9693    001C00              DEFCW(   TB0CCR4             , TB0CCR4_)
   9693.1  001C00              sfrb TB0CCR4_L = (0x3DAu);
   9693.2  001C00              sfrb TB0CCR4_H = (0x3DAu)+1;
   9693.3  001C00              sfrw TB0CCR4   = (0x3DAu);
   9693.4  001C00                    endm
   9694    001C00              #define  TB0CCR5_                       
                                (0x3DCu)        /* Timer_B Capture/Compare 
                                Register */
   9695    001C00              DEFCW(   TB0CCR5             , TB0CCR5_)
   9695.1  001C00              sfrb TB0CCR5_L = (0x3DCu);
   9695.2  001C00              sfrb TB0CCR5_H = (0x3DCu)+1;
   9695.3  001C00              sfrw TB0CCR5   = (0x3DCu);
   9695.4  001C00                    endm
   9696    001C00              #define  TB0CCR6_                       
                                (0x3DEu)        /* Timer_B Capture/Compare 
                                Register */
   9697    001C00              DEFCW(   TB0CCR6             , TB0CCR6_)
   9697.1  001C00              sfrb TB0CCR6_L = (0x3DEu);
   9697.2  001C00              sfrb TB0CCR6_H = (0x3DEu)+1;
   9697.3  001C00              sfrw TB0CCR6   = (0x3DEu);
   9697.4  001C00                    endm
   9698    001C00              #define  TB0EX0_                        
                                (0x3E0u)        /* Timer_Bx Expansion Register
                                0 */
   9699    001C00              DEFCW(   TB0EX0              , TB0EX0_)
   9699.1  001C00              sfrb TB0EX0_L = (0x3E0u);
   9699.2  001C00              sfrb TB0EX0_H = (0x3E0u)+1;
   9699.3  001C00              sfrw TB0EX0   = (0x3E0u);
   9699.4  001C00                    endm
   9700    001C00              #define  TB0IV_                         
                                (0x3EEu)        /* Timer_Bx Interrupt Vector
                                Register */
   9701    001C00              DEFCW(   TB0IV               , TB0IV_)
   9701.1  001C00              sfrb TB0IV_L = (0x3EEu);
   9701.2  001C00              sfrb TB0IV_H = (0x3EEu)+1;
   9701.3  001C00              sfrw TB0IV   = (0x3EEu);
   9701.4  001C00                    endm
   9702    001C00              
   9703    001C00              /* TB0 Register Offsets */
   9704    001C00              #define OFS_TB0CTL                      
                                (0x0000u)
   9705    001C00              #define OFS_TB0CTL_L                    
                                OFS_TB0CTL
   9706    001C00              #define OFS_TB0CTL_H                    
                                OFS_TB0CTL+1
   9707    001C00              #define OFS_TB0CCTL0                    
                                (0x0002u)
   9708    001C00              #define OFS_TB0CCTL0_L                  
                                OFS_TB0CCTL0
   9709    001C00              #define OFS_TB0CCTL0_H                  
                                OFS_TB0CCTL0+1
   9710    001C00              #define OFS_TB0CCTL1                    
                                (0x0004u)
   9711    001C00              #define OFS_TB0CCTL1_L                  
                                OFS_TB0CCTL1
   9712    001C00              #define OFS_TB0CCTL1_H                  
                                OFS_TB0CCTL1+1
   9713    001C00              #define OFS_TB0CCTL2                    
                                (0x0006u)
   9714    001C00              #define OFS_TB0CCTL2_L                  
                                OFS_TB0CCTL2
   9715    001C00              #define OFS_TB0CCTL2_H                  
                                OFS_TB0CCTL2+1
   9716    001C00              #define OFS_TB0CCTL3                    
                                (0x0008u)
   9717    001C00              #define OFS_TB0CCTL3_L                  
                                OFS_TB0CCTL3
   9718    001C00              #define OFS_TB0CCTL3_H                  
                                OFS_TB0CCTL3+1
   9719    001C00              #define OFS_TB0CCTL4                    
                                (0x000Au)
   9720    001C00              #define OFS_TB0CCTL4_L                  
                                OFS_TB0CCTL4
   9721    001C00              #define OFS_TB0CCTL4_H                  
                                OFS_TB0CCTL4+1
   9722    001C00              #define OFS_TB0CCTL5                    
                                (0x000Cu)
   9723    001C00              #define OFS_TB0CCTL5_L                  
                                OFS_TB0CCTL5
   9724    001C00              #define OFS_TB0CCTL5_H                  
                                OFS_TB0CCTL5+1
   9725    001C00              #define OFS_TB0CCTL6                    
                                (0x000Eu)
   9726    001C00              #define OFS_TB0CCTL6_L                  
                                OFS_TB0CCTL6
   9727    001C00              #define OFS_TB0CCTL6_H                  
                                OFS_TB0CCTL6+1
   9728    001C00              #define OFS_TB0R                        
                                (0x0010u)
   9729    001C00              #define OFS_TB0R_L                      
                                OFS_TB0R
   9730    001C00              #define OFS_TB0R_H                      
                                OFS_TB0R+1
   9731    001C00              #define OFS_TB0CCR0                     
                                (0x0012u)
   9732    001C00              #define OFS_TB0CCR0_L                   
                                OFS_TB0CCR0
   9733    001C00              #define OFS_TB0CCR0_H                   
                                OFS_TB0CCR0+1
   9734    001C00              #define OFS_TB0CCR1                     
                                (0x0014u)
   9735    001C00              #define OFS_TB0CCR1_L                   
                                OFS_TB0CCR1
   9736    001C00              #define OFS_TB0CCR1_H                   
                                OFS_TB0CCR1+1
   9737    001C00              #define OFS_TB0CCR2                     
                                (0x0016u)
   9738    001C00              #define OFS_TB0CCR2_L                   
                                OFS_TB0CCR2
   9739    001C00              #define OFS_TB0CCR2_H                   
                                OFS_TB0CCR2+1
   9740    001C00              #define OFS_TB0CCR3                     
                                (0x0018u)
   9741    001C00              #define OFS_TB0CCR3_L                   
                                OFS_TB0CCR3
   9742    001C00              #define OFS_TB0CCR3_H                   
                                OFS_TB0CCR3+1
   9743    001C00              #define OFS_TB0CCR4                     
                                (0x001Au)
   9744    001C00              #define OFS_TB0CCR4_L                   
                                OFS_TB0CCR4
   9745    001C00              #define OFS_TB0CCR4_H                   
                                OFS_TB0CCR4+1
   9746    001C00              #define OFS_TB0CCR5                     
                                (0x001Cu)
   9747    001C00              #define OFS_TB0CCR5_L                   
                                OFS_TB0CCR5
   9748    001C00              #define OFS_TB0CCR5_H                   
                                OFS_TB0CCR5+1
   9749    001C00              #define OFS_TB0CCR6                     
                                (0x001Eu)
   9750    001C00              #define OFS_TB0CCR6_L                   
                                OFS_TB0CCR6
   9751    001C00              #define OFS_TB0CCR6_H                   
                                OFS_TB0CCR6+1
   9752    001C00              #define OFS_TB0EX0                      
                                (0x0020u)
   9753    001C00              #define OFS_TB0EX0_L                    
                                OFS_TB0EX0
   9754    001C00              #define OFS_TB0EX0_H                    
                                OFS_TB0EX0+1
   9755    001C00              #define OFS_TB0IV                       
                                (0x002Eu)
   9756    001C00              #define OFS_TB0IV_L                     
                                OFS_TB0IV
   9757    001C00              #define OFS_TB0IV_H                     
                                OFS_TB0IV+1
   9758    001C00              
   9759    001C00              /* TB0 Control Bits */
   9760    001C00              
   9761    001C00              /* TB0CTL Control Bits */
   9762    001C00              #define TBIFG                           
                                (0x0001)        /* TimerB interrupt flag
                                */
   9763    001C00              #define TBIFG_L                         
                                (0x0001)
   9764    001C00              #define TBIFG_0                         
                                (0x0000)        /* No interrupt pending
                                */
   9765    001C00              #define TBIFG_1                         
                                (0x0001)        /* Interrupt pending */
   9766    001C00              #define TBIFG_1_L                       
                                (0x0001)
   9767    001C00              #define TBIE                            
                                (0x0002)        /* TimerB interrupt enable
                                */
   9768    001C00              #define TBIE_L                          
                                (0x0002)
   9769    001C00              #define TBIE_0                          
                                (0x0000)        /* Interrupt disabled
                                */
   9770    001C00              #define TBIE_1                          
                                (0x0002)        /* Interrupt enabled */
   9771    001C00              #define TBIE_1_L                        
                                (0x0002)
   9772    001C00              #define TBCLR                           
                                (0x0004)        /* TimerB clear */
   9773    001C00              #define TBCLR_L                         
                                (0x0004)
   9774    001C00              #define TBSSEL                          
                                (0x0300)        /* TimerB clock source select
                                */
   9775    001C00              #define TBSSEL_H                        
                                (0x0003)
   9776    001C00              #define TBSSEL0                         
                                (0x0100)        /* TimerB clock source select
                                */
   9777    001C00              #define TBSSEL0_H                       
                                (0x0001)
   9778    001C00              #define TBSSEL1                         
                                (0x0200)        /* TimerB clock source select
                                */
   9779    001C00              #define TBSSEL1_H                       
                                (0x0002)
   9780    001C00              #define TBSSEL_0                        
                                (0x0000)        /* TBxCLK */
   9781    001C00              #define TBSSEL_1                        
                                (0x0100)        /* ACLK */
   9782    001C00              #define TBSSEL_1_H                      
                                (0x0001)
   9783    001C00              #define TBSSEL_2                        
                                (0x0200)        /* SMCLK */
   9784    001C00              #define TBSSEL_2_H                      
                                (0x0002)
   9785    001C00              #define TBSSEL_3                        
                                (0x0300)        /* INCLK */
   9786    001C00              #define TBSSEL_3_H                      
                                (0x0003)
   9787    001C00              #define TBSSEL__TBCLK                   
                                (0x0000)        /* TBxCLK */
   9788    001C00              #define TBSSEL__ACLK                    
                                (0x0100)        /* ACLK */
   9789    001C00              #define TBSSEL__ACLK_H                  
                                (0x0001)
   9790    001C00              #define TBSSEL__SMCLK                   
                                (0x0200)        /* SMCLK */
   9791    001C00              #define TBSSEL__SMCLK_H                 
                                (0x0002)
   9792    001C00              #define TBSSEL__INCLK                   
                                (0x0300)        /* INCLK */
   9793    001C00              #define TBSSEL__INCLK_H                 
                                (0x0003)
   9794    001C00              #define CNTL                            
                                (0x1800)        /* Counter length */
   9795    001C00              #define CNTL_H                          
                                (0x0018)
   9796    001C00              #define CNTL0                           
                                (0x0800)        /* Counter length */
   9797    001C00              #define CNTL0_H                         
                                (0x0008)
   9798    001C00              #define CNTL1                           
                                (0x1000)        /* Counter length */
   9799    001C00              #define CNTL1_H                         
                                (0x0010)
   9800    001C00              #define CNTL_0                          
                                (0x0000)        /* 16-bit, TBxR(max) = 0FFFFh
                                */
   9801    001C00              #define CNTL_1                          
                                (0x0800)        /* 12-bit, TBxR(max) = 0FFFh
                                */
   9802    001C00              #define CNTL_1_H                        
                                (0x0008)
   9803    001C00              #define CNTL_2                          
                                (0x1000)        /* 10-bit, TBxR(max) = 03FFh
                                */
   9804    001C00              #define CNTL_2_H                        
                                (0x0010)
   9805    001C00              #define CNTL_3                          
                                (0x1800)        /* 8-bit, TBxR(max) = 0FFh
                                */
   9806    001C00              #define CNTL_3_H                        
                                (0x0018)
   9807    001C00              #define CNTL__16                        
                                (0x0000)        /* 16-bit, TBxR(max) = 0FFFFh
                                */
   9808    001C00              #define CNTL__12                        
                                (0x0800)        /* 12-bit, TBxR(max) = 0FFFh
                                */
   9809    001C00              #define CNTL__12_H                      
                                (0x0008)
   9810    001C00              #define CNTL__10                        
                                (0x1000)        /* 10-bit, TBxR(max) = 03FFh
                                */
   9811    001C00              #define CNTL__10_H                      
                                (0x0010)
   9812    001C00              #define CNTL__8                         
                                (0x1800)        /* 8-bit, TBxR(max) = 0FFh
                                */
   9813    001C00              #define CNTL__8_H                       
                                (0x0018)
   9814    001C00              #define TBCLGRP                         
                                (0x6000)        /* TBxCLn group */
   9815    001C00              #define TBCLGRP_H                       
                                (0x0060)
   9816    001C00              #define TBCLGRP0                        
                                (0x2000)        /* TBxCLn group */
   9817    001C00              #define TBCLGRP0_H                      
                                (0x0020)
   9818    001C00              #define TBCLGRP1                        
                                (0x4000)        /* TBxCLn group */
   9819    001C00              #define TBCLGRP1_H                      
                                (0x0040)
   9820    001C00              #define TBCLGRP_0                       
                                (0x0000)        /* Each TBxCLn latch loads
                                independently */
   9821    001C00              #define TBCLGRP_1                       
                                (0x2000)        /* TBxCL1+TBxCL2 (TBxCCR1 CLLD
                                bits control the update); 
   9822    001C00                                                              
                                           TBxCL3+TBxCL4 (TBxCCR3 CLLD bits
                                control the update); 
   9823    001C00                                                              
                                           TBxCL5+TBxCL6 (TBxCCR5 CLLD bits
                                control the update); TBxCL0 
   9824    001C00                                                              
                                           independent */
   9825    001C00              #define TBCLGRP_1_H                     
                                (0x0020)
   9826    001C00              #define TBCLGRP_2                       
                                (0x4000)        /* TBxCL1+TBxCL2+TBxCL3
                                (TBxCCR1 CLLD bits control the update);
                                
   9827    001C00                                                              
                                           TBxCL4+TBxCL5+TBxCL6 (TBxCCR4 CLLD
                                bits control the update); 
   9828    001C00                                                              
                                           TBxCL0 independent */
   9829    001C00              #define TBCLGRP_2_H                     
                                (0x0040)
   9830    001C00              #define TBCLGRP_3                       
                                (0x6000)        /* TBxCL0+TBxCL1+TBxCL2+TBxCL3+
                               TBxCL4+TBxCL5+TBxCL6 (TBxCCR1 CLLD
   9831    001C00                                                              
                                           bits control the update) */
   9832    001C00              #define TBCLGRP_3_H                     
                                (0x0060)
   9833    001C00              
   9834    001C00              /* TB0CCTL Control Bits */
   9835    001C00              #define CLLD                            
                                (0x0600)        /* Compare latch load
                                */
   9836    001C00              #define CLLD_H                          
                                (0x0006)
   9837    001C00              #define CLLD0                           
                                (0x0200)        /* Compare latch load
                                */
   9838    001C00              #define CLLD0_H                         
                                (0x0002)
   9839    001C00              #define CLLD1                           
                                (0x0400)        /* Compare latch load
                                */
   9840    001C00              #define CLLD1_H                         
                                (0x0004)
   9841    001C00              #define CLLD_0                          
                                (0x0000)        /* TBxCLn loads on write to
                                TBxCCRn */
   9842    001C00              #define CLLD_1                          
                                (0x0200)        /* TBxCLn loads when TBxR
                                counts to 0 */
   9843    001C00              #define CLLD_1_H                        
                                (0x0002)
   9844    001C00              #define CLLD_2                          
                                (0x0400)        /* TBxCLn loads when TBxR
                                counts to 0 (up or continuous mode). 
   9845    001C00                                                              
                                           TBxCLn loads when TBxR counts to
                                TBxCL0 or to 0 (up/down 
   9846    001C00                                                              
                                           mode). */
   9847    001C00              #define CLLD_2_H                        
                                (0x0004)
   9848    001C00              #define CLLD_3                          
                                (0x0600)        /* TBxCLn loads when TBxR
                                counts to TBxCLn */
   9849    001C00              #define CLLD_3_H                        
                                (0x0006)
   9850    001C00              
   9851    001C00              /* TB0EX0 Control Bits */
   9852    001C00              #define TBIDEX                          
                                (0x0007)        /* Input divider expansion
                                */
   9853    001C00              #define TBIDEX_L                        
                                (0x0007)
   9854    001C00              #define TBIDEX0                         
                                (0x0001)        /* Input divider expansion
                                */
   9855    001C00              #define TBIDEX0_L                       
                                (0x0001)
   9856    001C00              #define TBIDEX1                         
                                (0x0002)        /* Input divider expansion
                                */
   9857    001C00              #define TBIDEX1_L                       
                                (0x0002)
   9858    001C00              #define TBIDEX2                         
                                (0x0004)        /* Input divider expansion
                                */
   9859    001C00              #define TBIDEX2_L                       
                                (0x0004)
   9860    001C00              #define TBIDEX_0                        
                                (0x0000)        /* Divide by 1 */
   9861    001C00              #define TBIDEX_1                        
                                (0x0001)        /* Divide by 2 */
   9862    001C00              #define TBIDEX_1_L                      
                                (0x0001)
   9863    001C00              #define TBIDEX_2                        
                                (0x0002)        /* Divide by 3 */
   9864    001C00              #define TBIDEX_2_L                      
                                (0x0002)
   9865    001C00              #define TBIDEX_3                        
                                (0x0003)        /* Divide by 4 */
   9866    001C00              #define TBIDEX_3_L                      
                                (0x0003)
   9867    001C00              #define TBIDEX_4                        
                                (0x0004)        /* Divide by 5 */
   9868    001C00              #define TBIDEX_4_L                      
                                (0x0004)
   9869    001C00              #define TBIDEX_5                        
                                (0x0005)        /* Divide by 6 */
   9870    001C00              #define TBIDEX_5_L                      
                                (0x0005)
   9871    001C00              #define TBIDEX_6                        
                                (0x0006)        /* Divide by 7 */
   9872    001C00              #define TBIDEX_6_L                      
                                (0x0006)
   9873    001C00              #define TBIDEX_7                        
                                (0x0007)        /* Divide by 8 */
   9874    001C00              #define TBIDEX_7_L                      
                                (0x0007)
   9875    001C00              #define TBIDEX__1                       
                                (0x0000)        /* Divide by 1 */
   9876    001C00              #define TBIDEX__2                       
                                (0x0001)        /* Divide by 2 */
   9877    001C00              #define TBIDEX__2_L                     
                                (0x0001)
   9878    001C00              #define TBIDEX__3                       
                                (0x0002)        /* Divide by 3 */
   9879    001C00              #define TBIDEX__3_L                     
                                (0x0002)
   9880    001C00              #define TBIDEX__4                       
                                (0x0003)        /* Divide by 4 */
   9881    001C00              #define TBIDEX__4_L                     
                                (0x0003)
   9882    001C00              #define TBIDEX__5                       
                                (0x0004)        /* Divide by 5 */
   9883    001C00              #define TBIDEX__5_L                     
                                (0x0004)
   9884    001C00              #define TBIDEX__6                       
                                (0x0005)        /* Divide by 6 */
   9885    001C00              #define TBIDEX__6_L                     
                                (0x0005)
   9886    001C00              #define TBIDEX__7                       
                                (0x0006)        /* Divide by 7 */
   9887    001C00              #define TBIDEX__7_L                     
                                (0x0006)
   9888    001C00              #define TBIDEX__8                       
                                (0x0007)        /* Divide by 8 */
   9889    001C00              #define TBIDEX__8_L                     
                                (0x0007)
   9890    001C00              
   9891    001C00              /* TB0IV Control Bits */
   9892    001C00              #define TBIV                            
                                (0xffff)        /* Timer_B interrupt vector
                                value */
   9893    001C00              #define TBIV_L                          
                                (0x00ff)
   9894    001C00              #define TBIV_H                          
                                (0x00ff)
   9895    001C00              #define TBIV0                           
                                (0x0001)        /* Timer_B interrupt vector
                                value */
   9896    001C00              #define TBIV0_L                         
                                (0x0001)
   9897    001C00              #define TBIV1                           
                                (0x0002)        /* Timer_B interrupt vector
                                value */
   9898    001C00              #define TBIV1_L                         
                                (0x0002)
   9899    001C00              #define TBIV2                           
                                (0x0004)        /* Timer_B interrupt vector
                                value */
   9900    001C00              #define TBIV2_L                         
                                (0x0004)
   9901    001C00              #define TBIV3                           
                                (0x0008)        /* Timer_B interrupt vector
                                value */
   9902    001C00              #define TBIV3_L                         
                                (0x0008)
   9903    001C00              #define TBIV4                           
                                (0x0010)        /* Timer_B interrupt vector
                                value */
   9904    001C00              #define TBIV4_L                         
                                (0x0010)
   9905    001C00              #define TBIV5                           
                                (0x0020)        /* Timer_B interrupt vector
                                value */
   9906    001C00              #define TBIV5_L                         
                                (0x0020)
   9907    001C00              #define TBIV6                           
                                (0x0040)        /* Timer_B interrupt vector
                                value */
   9908    001C00              #define TBIV6_L                         
                                (0x0040)
   9909    001C00              #define TBIV7                           
                                (0x0080)        /* Timer_B interrupt vector
                                value */
   9910    001C00              #define TBIV7_L                         
                                (0x0080)
   9911    001C00              #define TBIV8                           
                                (0x0100)        /* Timer_B interrupt vector
                                value */
   9912    001C00              #define TBIV8_H                         
                                (0x0001)
   9913    001C00              #define TBIV9                           
                                (0x0200)        /* Timer_B interrupt vector
                                value */
   9914    001C00              #define TBIV9_H                         
                                (0x0002)
   9915    001C00              #define TBIV10                          
                                (0x0400)        /* Timer_B interrupt vector
                                value */
   9916    001C00              #define TBIV10_H                        
                                (0x0004)
   9917    001C00              #define TBIV11                          
                                (0x0800)        /* Timer_B interrupt vector
                                value */
   9918    001C00              #define TBIV11_H                        
                                (0x0008)
   9919    001C00              #define TBIV12                          
                                (0x1000)        /* Timer_B interrupt vector
                                value */
   9920    001C00              #define TBIV12_H                        
                                (0x0010)
   9921    001C00              #define TBIV13                          
                                (0x2000)        /* Timer_B interrupt vector
                                value */
   9922    001C00              #define TBIV13_H                        
                                (0x0020)
   9923    001C00              #define TBIV14                          
                                (0x4000)        /* Timer_B interrupt vector
                                value */
   9924    001C00              #define TBIV14_H                        
                                (0x0040)
   9925    001C00              #define TBIV15                          
                                (0x8000)        /* Timer_B interrupt vector
                                value */
   9926    001C00              #define TBIV15_H                        
                                (0x0080)
   9927    001C00              #define TBIV_0                          
                                (0x0000)        /* No interrupt pending
                                */
   9928    001C00              #define TBIV_2                          
                                (0x0002)        /* Interrupt Source: Capture/co
                               mpare 1; Interrupt Flag: TBxCCR1 
   9929    001C00                                                              
                                           CCIFG; Interrupt Priority: Highest
                                */
   9930    001C00              #define TBIV_2_L                        
                                (0x0002)
   9931    001C00              #define TBIV_4                          
                                (0x0004)        /* Interrupt Source: Capture/co
                               mpare 2; Interrupt Flag: TBxCCR2 
   9932    001C00                                                              
                                           CCIFG */
   9933    001C00              #define TBIV_4_L                        
                                (0x0004)
   9934    001C00              #define TBIV_6                          
                                (0x0006)        /* Interrupt Source: Capture/co
                               mpare 3; Interrupt Flag: TBxCCR3 
   9935    001C00                                                              
                                           CCIFG */
   9936    001C00              #define TBIV_6_L                        
                                (0x0006)
   9937    001C00              #define TBIV_8                          
                                (0x0008)        /* Interrupt Source: Capture/co
                               mpare 4; Interrupt Flag: TBxCCR4 
   9938    001C00                                                              
                                           CCIFG */
   9939    001C00              #define TBIV_8_L                        
                                (0x0008)
   9940    001C00              #define TBIV_10                         
                                (0x000a)        /* Interrupt Source: Capture/co
                               mpare 5; Interrupt Flag: TBxCCR5 
   9941    001C00                                                              
                                           CCIFG */
   9942    001C00              #define TBIV_10_L                       
                                (0x000a)
   9943    001C00              #define TBIV_12                         
                                (0x000c)        /* Interrupt Source: Capture/co
                               mpare 6; Interrupt Flag: TBxCCR6 
   9944    001C00                                                              
                                           CCIFG */
   9945    001C00              #define TBIV_12_L                       
                                (0x000c)
   9946    001C00              #define TBIV_14                         
                                (0x000e)        /* Interrupt Source: Timer
                                overflow; Interrupt Flag: TBxCTL 
   9947    001C00                                                              
                                           TBIFG; Interrupt Priority: Lowest
                                */
   9948    001C00              #define TBIV_14_L                       
                                (0x000e)
   9949    001C00              #define TBIV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
   9950    001C00              #define TBIV__TBCCR1                    
                                (0x0002)        /* Interrupt Source: Capture/co
                               mpare 1; Interrupt Flag: TBxCCR1 
   9951    001C00                                                              
                                           CCIFG; Interrupt Priority: Highest
                                */
   9952    001C00              #define TBIV__TBCCR1_L                  
                                (0x0002)
   9953    001C00              #define TBIV__TBCCR2                    
                                (0x0004)        /* Interrupt Source: Capture/co
                               mpare 2; Interrupt Flag: TBxCCR2 
   9954    001C00                                                              
                                           CCIFG */
   9955    001C00              #define TBIV__TBCCR2_L                  
                                (0x0004)
   9956    001C00              #define TBIV__TBCCR3                    
                                (0x0006)        /* Interrupt Source: Capture/co
                               mpare 3; Interrupt Flag: TBxCCR3 
   9957    001C00                                                              
                                           CCIFG */
   9958    001C00              #define TBIV__TBCCR3_L                  
                                (0x0006)
   9959    001C00              #define TBIV__TBCCR4                    
                                (0x0008)        /* Interrupt Source: Capture/co
                               mpare 4; Interrupt Flag: TBxCCR4 
   9960    001C00                                                              
                                           CCIFG */
   9961    001C00              #define TBIV__TBCCR4_L                  
                                (0x0008)
   9962    001C00              #define TBIV__TBCCR5                    
                                (0x000a)        /* Interrupt Source: Capture/co
                               mpare 5; Interrupt Flag: TBxCCR5 
   9963    001C00                                                              
                                           CCIFG */
   9964    001C00              #define TBIV__TBCCR5_L                  
                                (0x000a)
   9965    001C00              #define TBIV__TBCCR6                    
                                (0x000c)        /* Interrupt Source: Capture/co
                               mpare 6; Interrupt Flag: TBxCCR6 
   9966    001C00                                                              
                                           CCIFG */
   9967    001C00              #define TBIV__TBCCR6_L                  
                                (0x000c)
   9968    001C00              #define TBIV__TBIFG                     
                                (0x000e)        /* Interrupt Source: Timer
                                overflow; Interrupt Flag: TBxCTL 
   9969    001C00                                                              
                                           TBIFG; Interrupt Priority: Lowest
                                */
   9970    001C00              #define TBIV__TBIFG_L                   
                                (0x000e)
   9971    001C00              
   9972    001C00              
   9973    001C00              /***********************************************
                               ******************************
   9974    001C00               WDT_A Registers
   9975    001C00              ************************************************
                               *****************************/
   9976    001C00              
   9977    001C00              #define __MSP430_HAS_WDT_A__                  /*
                                Definition to show that module is available
                                */
   9978    001C00              #define __MSP430_BASEADDRESS_WDT_A__ 0x015C
   9979    001C00              #define WDT_A_BASE             __MSP430_BASEADDR
                               ESS_WDT_A__
   9980    001C00              
   9981    001C00              #define  WDTCTL_                        
                                (0x15Cu)        /* Watchdog Timer Control
                                Register */
   9982    001C00              DEFCW(   WDTCTL              , WDTCTL_)
   9982.1  001C00              sfrb WDTCTL_L = (0x15Cu);
   9982.2  001C00              sfrb WDTCTL_H = (0x15Cu)+1;
   9982.3  001C00              sfrw WDTCTL   = (0x15Cu);
   9982.4  001C00                    endm
   9983    001C00              
   9984    001C00              /* WDT_A Register Offsets */
   9985    001C00              #define OFS_WDTCTL                      
                                (0x0000u)
   9986    001C00              #define OFS_WDTCTL_L                    
                                OFS_WDTCTL
   9987    001C00              #define OFS_WDTCTL_H                    
                                OFS_WDTCTL+1
   9988    001C00              
   9989    001C00              /* WDT_A Control Bits */
   9990    001C00              
   9991    001C00              /* WDTCTL Control Bits */
   9992    001C00              #define WDTIS                           
                                (0x0007)        /* Watchdog timer interval
                                select */
   9993    001C00              #define WDTIS_L                         
                                (0x0007)
   9994    001C00              #define WDTIS0                          
                                (0x0001)        /* Watchdog timer interval
                                select */
   9995    001C00              #define WDTIS0_L                        
                                (0x0001)
   9996    001C00              #define WDTIS1                          
                                (0x0002)        /* Watchdog timer interval
                                select */
   9997    001C00              #define WDTIS1_L                        
                                (0x0002)
   9998    001C00              #define WDTIS2                          
                                (0x0004)        /* Watchdog timer interval
                                select */
   9999    001C00              #define WDTIS2_L                        
                                (0x0004)
  10000    001C00              #define WDTIS_0                         
                                (0x0000)        /* Watchdog clock source /
                                (2^(31)) (18:12:16 at 32.768 kHz) */
  10001    001C00              #define WDTIS_1                         
                                (0x0001)        /* Watchdog clock source
                                /(2^(27)) (01:08:16 at 32.768 kHz) */
  10002    001C00              #define WDTIS_1_L                       
                                (0x0001)
  10003    001C00              #define WDTIS_2                         
                                (0x0002)        /* Watchdog clock source
                                /(2^(23)) (00:04:16 at 32.768 kHz) */
  10004    001C00              #define WDTIS_2_L                       
                                (0x0002)
  10005    001C00              #define WDTIS_3                         
                                (0x0003)        /* Watchdog clock source
                                /(2^(19)) (00:00:16 at 32.768 kHz) */
  10006    001C00              #define WDTIS_3_L                       
                                (0x0003)
  10007    001C00              #define WDTIS_4                         
                                (0x0004)        /* Watchdog clock source
                                /(2^(15)) (1 s at 32.768 kHz) */
  10008    001C00              #define WDTIS_4_L                       
                                (0x0004)
  10009    001C00              #define WDTIS_5                         
                                (0x0005)        /* Watchdog clock source /
                                (2^(13)) (250 ms at 32.768 kHz) */
  10010    001C00              #define WDTIS_5_L                       
                                (0x0005)
  10011    001C00              #define WDTIS_6                         
                                (0x0006)        /* Watchdog clock source /
                                (2^(9)) (15.625 ms at 32.768 kHz) */
  10012    001C00              #define WDTIS_6_L                       
                                (0x0006)
  10013    001C00              #define WDTIS_7                         
                                (0x0007)        /* Watchdog clock source /
                                (2^(6)) (1.95 ms at 32.768 kHz) */
  10014    001C00              #define WDTIS_7_L                       
                                (0x0007)
  10015    001C00              #define WDTIS__2G                       
                                (0x0000)        /* Watchdog clock source /
                                (2^(31)) (18:12:16 at 32.768 kHz) */
  10016    001C00              #define WDTIS__128M                     
                                (0x0001)        /* Watchdog clock source
                                /(2^(27)) (01:08:16 at 32.768 kHz) */
  10017    001C00              #define WDTIS__128M_L                   
                                (0x0001)
  10018    001C00              #define WDTIS__8192K                    
                                (0x0002)        /* Watchdog clock source
                                /(2^(23)) (00:04:16 at 32.768 kHz) */
  10019    001C00              #define WDTIS__8192K_L                  
                                (0x0002)
  10020    001C00              #define WDTIS__512K                     
                                (0x0003)        /* Watchdog clock source
                                /(2^(19)) (00:00:16 at 32.768 kHz) */
  10021    001C00              #define WDTIS__512K_L                   
                                (0x0003)
  10022    001C00              #define WDTIS__32K                      
                                (0x0004)        /* Watchdog clock source
                                /(2^(15)) (1 s at 32.768 kHz) */
  10023    001C00              #define WDTIS__32K_L                    
                                (0x0004)
  10024    001C00              #define WDTIS__8192                     
                                (0x0005)        /* Watchdog clock source /
                                (2^(13)) (250 ms at 32.768 kHz) */
  10025    001C00              #define WDTIS__8192_L                   
                                (0x0005)
  10026    001C00              #define WDTIS__512                      
                                (0x0006)        /* Watchdog clock source /
                                (2^(9)) (15.625 ms at 32.768 kHz) */
  10027    001C00              #define WDTIS__512_L                    
                                (0x0006)
  10028    001C00              #define WDTIS__64                       
                                (0x0007)        /* Watchdog clock source /
                                (2^(6)) (1.95 ms at 32.768 kHz) */
  10029    001C00              #define WDTIS__64_L                     
                                (0x0007)
  10030    001C00              #define WDTCNTCL                        
                                (0x0008)        /* Watchdog timer counter clear
                                */
  10031    001C00              #define WDTCNTCL_L                      
                                (0x0008)
  10032    001C00              #define WDTCNTCL_0                      
                                (0x0000)        /* No action */
  10033    001C00              #define WDTCNTCL_1                      
                                (0x0008)        /* WDTCNT = 0000h */
  10034    001C00              #define WDTCNTCL_1_L                    
                                (0x0008)
  10035    001C00              #define WDTTMSEL                        
                                (0x0010)        /* Watchdog timer mode select
                                */
  10036    001C00              #define WDTTMSEL_L                      
                                (0x0010)
  10037    001C00              #define WDTTMSEL_0                      
                                (0x0000)        /* Watchdog mode */
  10038    001C00              #define WDTTMSEL_1                      
                                (0x0010)        /* Interval timer mode
                                */
  10039    001C00              #define WDTTMSEL_1_L                    
                                (0x0010)
  10040    001C00              #define WDTSSEL                         
                                (0x0060)        /* Watchdog timer clock source
                                select */
  10041    001C00              #define WDTSSEL_L                       
                                (0x0060)
  10042    001C00              #define WDTSSEL0                        
                                (0x0020)        /* Watchdog timer clock source
                                select */
  10043    001C00              #define WDTSSEL0_L                      
                                (0x0020)
  10044    001C00              #define WDTSSEL1                        
                                (0x0040)        /* Watchdog timer clock source
                                select */
  10045    001C00              #define WDTSSEL1_L                      
                                (0x0040)
  10046    001C00              #define WDTSSEL_0                       
                                (0x0000)        /* SMCLK */
  10047    001C00              #define WDTSSEL_1                       
                                (0x0020)        /* ACLK */
  10048    001C00              #define WDTSSEL_1_L                     
                                (0x0020)
  10049    001C00              #define WDTSSEL_2                       
                                (0x0040)        /* VLOCLK */
  10050    001C00              #define WDTSSEL_2_L                     
                                (0x0040)
  10051    001C00              #define WDTSSEL_3                       
                                (0x0060)        /* BCLK */
  10052    001C00              #define WDTSSEL_3_L                     
                                (0x0060)
  10053    001C00              #define WDTSSEL__SMCLK                  
                                (0x0000)        /* SMCLK */
  10054    001C00              #define WDTSSEL__ACLK                   
                                (0x0020)        /* ACLK */
  10055    001C00              #define WDTSSEL__ACLK_L                 
                                (0x0020)
  10056    001C00              #define WDTSSEL__VLOCLK                 
                                (0x0040)        /* VLOCLK */
  10057    001C00              #define WDTSSEL__VLOCLK_L               
                                (0x0040)
  10058    001C00              #define WDTSSEL__BCLK                   
                                (0x0060)        /* BCLK */
  10059    001C00              #define WDTSSEL__BCLK_L                 
                                (0x0060)
  10060    001C00              #define WDTHOLD                         
                                (0x0080)        /* Watchdog timer hold
                                */
  10061    001C00              #define WDTHOLD_L                       
                                (0x0080)
  10062    001C00              #define WDTHOLD_0                       
                                (0x0000)        /* Watchdog timer is not
                                stopped */
  10063    001C00              #define WDTHOLD_1                       
                                (0x0080)        /* Watchdog timer is stopped
                                */
  10064    001C00              #define WDTHOLD_1_L                     
                                (0x0080)
  10065    001C00              #define WDTHOLD__UNHOLD                 
                                (0x0000)        /* Watchdog timer is not
                                stopped */
  10066    001C00              #define WDTHOLD__HOLD                   
                                (0x0080)        /* Watchdog timer is stopped
                                */
  10067    001C00              #define WDTHOLD__HOLD_L                 
                                (0x0080)
  10068    001C00              #define WDTPW                           
                                (0x5a00)        /* Watchdog timer password
                                */
  10069    001C00              #define WDTPW_H                         
                                (0x005a)
  10070    001C00              #define WDTPW0                          
                                (0x0100)        /* Watchdog timer password
                                */
  10071    001C00              #define WDTPW0_H                        
                                (0x0001)
  10072    001C00              #define WDTPW1                          
                                (0x0200)        /* Watchdog timer password
                                */
  10073    001C00              #define WDTPW1_H                        
                                (0x0002)
  10074    001C00              #define WDTPW2                          
                                (0x0400)        /* Watchdog timer password
                                */
  10075    001C00              #define WDTPW2_H                        
                                (0x0004)
  10076    001C00              #define WDTPW3                          
                                (0x0800)        /* Watchdog timer password
                                */
  10077    001C00              #define WDTPW3_H                        
                                (0x0008)
  10078    001C00              #define WDTPW4                          
                                (0x1000)        /* Watchdog timer password
                                */
  10079    001C00              #define WDTPW4_H                        
                                (0x0010)
  10080    001C00              #define WDTPW5                          
                                (0x2000)        /* Watchdog timer password
                                */
  10081    001C00              #define WDTPW5_H                        
                                (0x0020)
  10082    001C00              #define WDTPW6                          
                                (0x4000)        /* Watchdog timer password
                                */
  10083    001C00              #define WDTPW6_H                        
                                (0x0040)
  10084    001C00              #define WDTPW7                          
                                (0x8000)        /* Watchdog timer password
                                */
  10085    001C00              #define WDTPW7_H                        
                                (0x0080)
  10086    001C00              
  10087    001C00              
  10088    001C00              /***********************************************
                               ******************************
  10089    001C00               eUSCI_A0 Registers
  10090    001C00              ************************************************
                               *****************************/
  10091    001C00              
  10092    001C00              #define __MSP430_HAS_EUSCI_A0__               /*
                                Definition to show that module is available
                                */
  10093    001C00              #ifndef __MSP430_HAS_EUSCI_Ax__
  10094    001C00              #define __MSP430_HAS_EUSCI_Ax__
  10095    001C00              #endif
  10096    001C00              #define __MSP430_BASEADDRESS_EUSCI_A0__
                                0x05C0
  10097    001C00              #define EUSCI_A0_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_A0__
  10098    001C00              
  10099    001C00              #define  UCA0CTLW0_                     
                                (0x5C0u)        /* eUSCI_Ax Control Word
                                Register 0 */
  10100    001C00              DEFCW(   UCA0CTLW0           , UCA0CTLW0_)
  10100.1  001C00              sfrb UCA0CTLW0_L = (0x5C0u);
  10100.2  001C00              sfrb UCA0CTLW0_H = (0x5C0u)+1;
  10100.3  001C00              sfrw UCA0CTLW0   = (0x5C0u);
  10100.4  001C00                    endm
  10101    001C00              #define  UCA0CTLW1_                     
                                (0x5C2u)        /* eUSCI_Ax Control Word
                                Register 1 */
  10102    001C00              DEFCW(   UCA0CTLW1           , UCA0CTLW1_)
  10102.1  001C00              sfrb UCA0CTLW1_L = (0x5C2u);
  10102.2  001C00              sfrb UCA0CTLW1_H = (0x5C2u)+1;
  10102.3  001C00              sfrw UCA0CTLW1   = (0x5C2u);
  10102.4  001C00                    endm
  10103    001C00              #define  UCA0BRW_                       
                                (0x5C6u)        /* eUSCI_Ax Baud Rate Control
                                Word Register */
  10104    001C00              DEFCW(   UCA0BRW             , UCA0BRW_)
  10104.1  001C00              sfrb UCA0BRW_L = (0x5C6u);
  10104.2  001C00              sfrb UCA0BRW_H = (0x5C6u)+1;
  10104.3  001C00              sfrw UCA0BRW   = (0x5C6u);
  10104.4  001C00                    endm
  10105    001C00              #define  UCA0MCTLW_                     
                                (0x5C8u)        /* eUSCI_Ax Modulation Control
                                Word Register */
  10106    001C00              DEFCW(   UCA0MCTLW           , UCA0MCTLW_)
  10106.1  001C00              sfrb UCA0MCTLW_L = (0x5C8u);
  10106.2  001C00              sfrb UCA0MCTLW_H = (0x5C8u)+1;
  10106.3  001C00              sfrw UCA0MCTLW   = (0x5C8u);
  10106.4  001C00                    endm
  10107    001C00              #define  UCA0STATW_                     
                                (0x5CAu)        /* eUSCI_Ax Status Register
                                */
  10108    001C00              DEFCW(   UCA0STATW           , UCA0STATW_)
  10108.1  001C00              sfrb UCA0STATW_L = (0x5CAu);
  10108.2  001C00              sfrb UCA0STATW_H = (0x5CAu)+1;
  10108.3  001C00              sfrw UCA0STATW   = (0x5CAu);
  10108.4  001C00                    endm
  10109    001C00              #define  UCA0RXBUF_                     
                                (0x5CCu)        /* eUSCI_Ax Receive Buffer
                                Register */
  10110    001C00              DEFCW(   UCA0RXBUF           , UCA0RXBUF_)
  10110.1  001C00              sfrb UCA0RXBUF_L = (0x5CCu);
  10110.2  001C00              sfrb UCA0RXBUF_H = (0x5CCu)+1;
  10110.3  001C00              sfrw UCA0RXBUF   = (0x5CCu);
  10110.4  001C00                    endm
  10111    001C00              #define  UCA0TXBUF_                     
                                (0x5CEu)        /* eUSCI_Ax Transmit Buffer
                                Register */
  10112    001C00              DEFCW(   UCA0TXBUF           , UCA0TXBUF_)
  10112.1  001C00              sfrb UCA0TXBUF_L = (0x5CEu);
  10112.2  001C00              sfrb UCA0TXBUF_H = (0x5CEu)+1;
  10112.3  001C00              sfrw UCA0TXBUF   = (0x5CEu);
  10112.4  001C00                    endm
  10113    001C00              #define  UCA0ABCTL_                     
                                (0x5D0u)        /* eUSCI_Ax Auto Baud Rate
                                Control Register */
  10114    001C00              DEFCW(   UCA0ABCTL           , UCA0ABCTL_)
  10114.1  001C00              sfrb UCA0ABCTL_L = (0x5D0u);
  10114.2  001C00              sfrb UCA0ABCTL_H = (0x5D0u)+1;
  10114.3  001C00              sfrw UCA0ABCTL   = (0x5D0u);
  10114.4  001C00                    endm
  10115    001C00              #define  UCA0IRCTL_                     
                                (0x5D2u)        /* eUSCI_Ax IrDA Control Word
                                Register */
  10116    001C00              DEFCW(   UCA0IRCTL           , UCA0IRCTL_)
  10116.1  001C00              sfrb UCA0IRCTL_L = (0x5D2u);
  10116.2  001C00              sfrb UCA0IRCTL_H = (0x5D2u)+1;
  10116.3  001C00              sfrw UCA0IRCTL   = (0x5D2u);
  10116.4  001C00                    endm
  10117    001C00              #define  UCA0IE_                        
                                (0x5DAu)        /* eUSCI_Ax Interrupt Enable
                                Register */
  10118    001C00              DEFCW(   UCA0IE              , UCA0IE_)
  10118.1  001C00              sfrb UCA0IE_L = (0x5DAu);
  10118.2  001C00              sfrb UCA0IE_H = (0x5DAu)+1;
  10118.3  001C00              sfrw UCA0IE   = (0x5DAu);
  10118.4  001C00                    endm
  10119    001C00              #define  UCA0IFG_                       
                                (0x5DCu)        /* eUSCI_Ax Interrupt Flag
                                Register */
  10120    001C00              DEFCW(   UCA0IFG             , UCA0IFG_)
  10120.1  001C00              sfrb UCA0IFG_L = (0x5DCu);
  10120.2  001C00              sfrb UCA0IFG_H = (0x5DCu)+1;
  10120.3  001C00              sfrw UCA0IFG   = (0x5DCu);
  10120.4  001C00                    endm
  10121    001C00              #define  UCA0IV_                        
                                (0x5DEu)        /* eUSCI_Ax Interrupt Vector
                                Register */
  10122    001C00              DEFCW(   UCA0IV              , UCA0IV_)
  10122.1  001C00              sfrb UCA0IV_L = (0x5DEu);
  10122.2  001C00              sfrb UCA0IV_H = (0x5DEu)+1;
  10122.3  001C00              sfrw UCA0IV   = (0x5DEu);
  10122.4  001C00                    endm
  10123    001C00              
  10124    001C00              /* eUSCI_A0 Register Offsets */
  10125    001C00              #define OFS_UCA0CTLW0                   
                                (0x0000u)
  10126    001C00              #define OFS_UCA0CTLW0_L                 
                                OFS_UCA0CTLW0
  10127    001C00              #define OFS_UCA0CTLW0_H                 
                                OFS_UCA0CTLW0+1
  10128    001C00              #define OFS_UCA0CTLW1                   
                                (0x0002u)
  10129    001C00              #define OFS_UCA0CTLW1_L                 
                                OFS_UCA0CTLW1
  10130    001C00              #define OFS_UCA0CTLW1_H                 
                                OFS_UCA0CTLW1+1
  10131    001C00              #define OFS_UCA0BRW                     
                                (0x0006u)
  10132    001C00              #define OFS_UCA0BRW_L                   
                                OFS_UCA0BRW
  10133    001C00              #define OFS_UCA0BRW_H                   
                                OFS_UCA0BRW+1
  10134    001C00              #define OFS_UCA0MCTLW                   
                                (0x0008u)
  10135    001C00              #define OFS_UCA0MCTLW_L                 
                                OFS_UCA0MCTLW
  10136    001C00              #define OFS_UCA0MCTLW_H                 
                                OFS_UCA0MCTLW+1
  10137    001C00              #define OFS_UCA0STATW                   
                                (0x000Au)
  10138    001C00              #define OFS_UCA0STATW_L                 
                                OFS_UCA0STATW
  10139    001C00              #define OFS_UCA0STATW_H                 
                                OFS_UCA0STATW+1
  10140    001C00              #define OFS_UCA0RXBUF                   
                                (0x000Cu)
  10141    001C00              #define OFS_UCA0RXBUF_L                 
                                OFS_UCA0RXBUF
  10142    001C00              #define OFS_UCA0RXBUF_H                 
                                OFS_UCA0RXBUF+1
  10143    001C00              #define OFS_UCA0TXBUF                   
                                (0x000Eu)
  10144    001C00              #define OFS_UCA0TXBUF_L                 
                                OFS_UCA0TXBUF
  10145    001C00              #define OFS_UCA0TXBUF_H                 
                                OFS_UCA0TXBUF+1
  10146    001C00              #define OFS_UCA0ABCTL                   
                                (0x0010u)
  10147    001C00              #define OFS_UCA0ABCTL_L                 
                                OFS_UCA0ABCTL
  10148    001C00              #define OFS_UCA0ABCTL_H                 
                                OFS_UCA0ABCTL+1
  10149    001C00              #define OFS_UCA0IRCTL                   
                                (0x0012u)
  10150    001C00              #define OFS_UCA0IRCTL_L                 
                                OFS_UCA0IRCTL
  10151    001C00              #define OFS_UCA0IRCTL_H                 
                                OFS_UCA0IRCTL+1
  10152    001C00              #define OFS_UCA0IE                      
                                (0x001Au)
  10153    001C00              #define OFS_UCA0IE_L                    
                                OFS_UCA0IE
  10154    001C00              #define OFS_UCA0IE_H                    
                                OFS_UCA0IE+1
  10155    001C00              #define OFS_UCA0IFG                     
                                (0x001Cu)
  10156    001C00              #define OFS_UCA0IFG_L                   
                                OFS_UCA0IFG
  10157    001C00              #define OFS_UCA0IFG_H                   
                                OFS_UCA0IFG+1
  10158    001C00              #define OFS_UCA0IV                      
                                (0x001Eu)
  10159    001C00              #define OFS_UCA0IV_L                    
                                OFS_UCA0IV
  10160    001C00              #define OFS_UCA0IV_H                    
                                OFS_UCA0IV+1
  10161    001C00              
  10162    001C00              /* eUSCI_A0 Control Bits */
  10163    001C00              
  10164    001C00              /* UCA0CTLW0 Control Bits */
  10165    001C00              #define UCSWRST                         
                                (0x0001)        /* Software reset enable
                                */
  10166    001C00              #define UCSWRST_L                       
                                (0x0001)
  10167    001C00              #define UCSWRST_0                       
                                (0x0000)        /* Disabled. eUSCI_A reset
                                released for operation */
  10168    001C00              #define UCSWRST_1                       
                                (0x0001)        /* Enabled. eUSCI_A logic held
                                in reset state */
  10169    001C00              #define UCSWRST_1_L                     
                                (0x0001)
  10170    001C00              #define UCSWRST__DISABLE                
                                (0x0000)        /* Disabled. eUSCI_A reset
                                released for operation */
  10171    001C00              #define UCSWRST__ENABLE                 
                                (0x0001)        /* Enabled. eUSCI_A logic held
                                in reset state */
  10172    001C00              #define UCSWRST__ENABLE_L               
                                (0x0001)
  10173    001C00              #define UCTXBRK                         
                                (0x0002)        /* Transmit break */
  10174    001C00              #define UCTXBRK_L                       
                                (0x0002)
  10175    001C00              #define UCTXBRK_0                       
                                (0x0000)        /* Next frame transmitted is
                                not a break */
  10176    001C00              #define UCTXBRK_1                       
                                (0x0002)        /* Next frame transmitted is a
                                break or a break/synch */
  10177    001C00              #define UCTXBRK_1_L                     
                                (0x0002)
  10178    001C00              #define UCTXADDR                        
                                (0x0004)        /* Transmit address */
  10179    001C00              #define UCTXADDR_L                      
                                (0x0004)
  10180    001C00              #define UCTXADDR_0                      
                                (0x0000)        /* Next frame transmitted is
                                data */
  10181    001C00              #define UCTXADDR_1                      
                                (0x0004)        /* Next frame transmitted is an
                                address */
  10182    001C00              #define UCTXADDR_1_L                    
                                (0x0004)
  10183    001C00              #define UCDORM                          
                                (0x0008)        /* Dormant */
  10184    001C00              #define UCDORM_L                        
                                (0x0008)
  10185    001C00              #define UCDORM_0                        
                                (0x0000)        /* Not dormant. All received
                                characters set UCRXIFG. */
  10186    001C00              #define UCDORM_1                        
                                (0x0008)        /* Dormant. Only characters
                                that are preceded by an idle-line or 
  10187    001C00                                                              
                                           with address bit set UCRXIFG. In
                                UART mode with automatic 
  10188    001C00                                                              
                                           baud-rate detection, only the
                                combination of a break and synch
  10189    001C00                                                              
                                           field sets UCRXIFG. */
  10190    001C00              #define UCDORM_1_L                      
                                (0x0008)
  10191    001C00              #define UCBRKIE                         
                                (0x0010)        /* Receive break character
                                interrupt enable */
  10192    001C00              #define UCBRKIE_L                       
                                (0x0010)
  10193    001C00              #define UCBRKIE_0                       
                                (0x0000)        /* Received break characters do
                                not set UCRXIFG */
  10194    001C00              #define UCBRKIE_1                       
                                (0x0010)        /* Received break characters
                                set UCRXIFG */
  10195    001C00              #define UCBRKIE_1_L                     
                                (0x0010)
  10196    001C00              #define UCRXEIE                         
                                (0x0020)        /* Receive erroneous-character
                                interrupt enable */
  10197    001C00              #define UCRXEIE_L                       
                                (0x0020)
  10198    001C00              #define UCRXEIE_0                       
                                (0x0000)        /* Erroneous characters
                                rejected and UCRXIFG is not set */
  10199    001C00              #define UCRXEIE_1                       
                                (0x0020)        /* Erroneous characters
                                received set UCRXIFG */
  10200    001C00              #define UCRXEIE_1_L                     
                                (0x0020)
  10201    001C00              #define UCSSEL                          
                                (0x00c0)        /* eUSCI_A clock source select
                                */
  10202    001C00              #define UCSSEL_L                        
                                (0x00c0)
  10203    001C00              #define UCSSEL0                         
                                (0x0040)        /* eUSCI_A clock source select
                                */
  10204    001C00              #define UCSSEL0_L                       
                                (0x0040)
  10205    001C00              #define UCSSEL1                         
                                (0x0080)        /* eUSCI_A clock source select
                                */
  10206    001C00              #define UCSSEL1_L                       
                                (0x0080)
  10207    001C00              #define UCSSEL_0                        
                                (0x0000)        /* UCLK */
  10208    001C00              #define UCSSEL_1                        
                                (0x0040)        /* ACLK */
  10209    001C00              #define UCSSEL_1_L                      
                                (0x0040)
  10210    001C00              #define UCSSEL_2                        
                                (0x0080)        /* SMCLK */
  10211    001C00              #define UCSSEL_2_L                      
                                (0x0080)
  10212    001C00              #define UCSSEL__UCLK                    
                                (0x0000)        /* UCLK */
  10213    001C00              #define UCSSEL__ACLK                    
                                (0x0040)        /* ACLK */
  10214    001C00              #define UCSSEL__ACLK_L                  
                                (0x0040)
  10215    001C00              #define UCSSEL__SMCLK                   
                                (0x0080)        /* SMCLK */
  10216    001C00              #define UCSSEL__SMCLK_L                 
                                (0x0080)
  10217    001C00              #define UCSYNC                          
                                (0x0100)        /* Synchronous mode enable
                                */
  10218    001C00              #define UCSYNC_H                        
                                (0x0001)
  10219    001C00              #define UCSYNC_0                        
                                (0x0000)        /* Asynchronous mode */
  10220    001C00              #define UCSYNC_1                        
                                (0x0100)        /* Synchronous mode */
  10221    001C00              #define UCSYNC_1_H                      
                                (0x0001)
  10222    001C00              #define UCSYNC__ASYNC                   
                                (0x0000)        /* Asynchronous mode */
  10223    001C00              #define UCSYNC__SYNC                    
                                (0x0100)        /* Synchronous mode */
  10224    001C00              #define UCSYNC__SYNC_H                  
                                (0x0001)
  10225    001C00              #define UCMODE                          
                                (0x0600)        /* eUSCI_A mode */
  10226    001C00              #define UCMODE_H                        
                                (0x0006)
  10227    001C00              #define UCMODE0                         
                                (0x0200)        /* eUSCI_A mode */
  10228    001C00              #define UCMODE0_H                       
                                (0x0002)
  10229    001C00              #define UCMODE1                         
                                (0x0400)        /* eUSCI_A mode */
  10230    001C00              #define UCMODE1_H                       
                                (0x0004)
  10231    001C00              #define UCMODE_0                        
                                (0x0000)        /* UART mode */
  10232    001C00              #define UCMODE_1                        
                                (0x0200)        /* Idle-line multiprocessor
                                mode */
  10233    001C00              #define UCMODE_1_H                      
                                (0x0002)
  10234    001C00              #define UCMODE_2                        
                                (0x0400)        /* Address-bit multiprocessor
                                mode */
  10235    001C00              #define UCMODE_2_H                      
                                (0x0004)
  10236    001C00              #define UCMODE_3                        
                                (0x0600)        /* UART mode with automatic
                                baud-rate detection */
  10237    001C00              #define UCMODE_3_H                      
                                (0x0006)
  10238    001C00              #define UCSPB                           
                                (0x0800)        /* Stop bit select */
  10239    001C00              #define UCSPB_H                         
                                (0x0008)
  10240    001C00              #define UCSPB_0                         
                                (0x0000)        /* One stop bit */
  10241    001C00              #define UCSPB_1                         
                                (0x0800)        /* Two stop bits */
  10242    001C00              #define UCSPB_1_H                       
                                (0x0008)
  10243    001C00              #define UC7BIT                          
                                (0x1000)        /* Character length */
  10244    001C00              #define UC7BIT_H                        
                                (0x0010)
  10245    001C00              #define UC7BIT_0                        
                                (0x0000)        /* 8-bit data */
  10246    001C00              #define UC7BIT_1                        
                                (0x1000)        /* 7-bit data */
  10247    001C00              #define UC7BIT_1_H                      
                                (0x0010)
  10248    001C00              #define UC7BIT__8BIT                    
                                (0x0000)        /* 8-bit data */
  10249    001C00              #define UC7BIT__7BIT                    
                                (0x1000)        /* 7-bit data */
  10250    001C00              #define UC7BIT__7BIT_H                  
                                (0x0010)
  10251    001C00              #define UCMSB                           
                                (0x2000)        /* MSB first select */
  10252    001C00              #define UCMSB_H                         
                                (0x0020)
  10253    001C00              #define UCMSB_0                         
                                (0x0000)        /* LSB first */
  10254    001C00              #define UCMSB_1                         
                                (0x2000)        /* MSB first */
  10255    001C00              #define UCMSB_1_H                       
                                (0x0020)
  10256    001C00              #define UCPAR                           
                                (0x4000)        /* Parity select */
  10257    001C00              #define UCPAR_H                         
                                (0x0040)
  10258    001C00              #define UCPAR_0                         
                                (0x0000)        /* Odd parity */
  10259    001C00              #define UCPAR_1                         
                                (0x4000)        /* Even parity */
  10260    001C00              #define UCPAR_1_H                       
                                (0x0040)
  10261    001C00              #define UCPAR__ODD                      
                                (0x0000)        /* Odd parity */
  10262    001C00              #define UCPAR__EVEN                     
                                (0x4000)        /* Even parity */
  10263    001C00              #define UCPAR__EVEN_H                   
                                (0x0040)
  10264    001C00              #define UCPEN                           
                                (0x8000)        /* Parity enable */
  10265    001C00              #define UCPEN_H                         
                                (0x0080)
  10266    001C00              #define UCPEN_0                         
                                (0x0000)        /* Parity disabled */
  10267    001C00              #define UCPEN_1                         
                                (0x8000)        /* Parity enabled. Parity bit
                                is generated (UCAxTXD) and expected
  10268    001C00                                                              
                                           (UCAxRXD). In address-bit multiproce
                               ssor mode, the address bit
  10269    001C00                                                              
                                           is included in the parity calculatio
                               n. */
  10270    001C00              #define UCPEN_1_H                       
                                (0x0080)
  10271    001C00              
  10272    001C00              /* UCA0CTLW0_SPI Control Bits */
  10273    001C00              #define UCSTEM                          
                                (0x0002)        /* STE mode select in master
                                mode. */
  10274    001C00              #define UCSTEM_L                        
                                (0x0002)
  10275    001C00              #define UCSTEM_0                        
                                (0x0000)        /* STE pin is used to prevent
                                conflicts with other masters */
  10276    001C00              #define UCSTEM_1                        
                                (0x0002)        /* STE pin is used to generate
                                the enable signal for a 4-wire 
  10277    001C00                                                              
                                           slave */
  10278    001C00              #define UCSTEM_1_L                      
                                (0x0002)
  10279    001C00              #define UCMST                           
                                (0x0800)        /* Master mode select
                                */
  10280    001C00              #define UCMST_H                         
                                (0x0008)
  10281    001C00              #define UCMST_0                         
                                (0x0000)        /* Slave mode */
  10282    001C00              #define UCMST_1                         
                                (0x0800)        /* Master mode */
  10283    001C00              #define UCMST_1_H                       
                                (0x0008)
  10284    001C00              #define UCMST__SLAVE                    
                                (0x0000)        /* Slave mode */
  10285    001C00              #define UCMST__MASTER                   
                                (0x0800)        /* Master mode */
  10286    001C00              #define UCMST__MASTER_H                 
                                (0x0008)
  10287    001C00              #define UCCKPL                          
                                (0x4000)        /* Clock polarity select
                                */
  10288    001C00              #define UCCKPL_H                        
                                (0x0040)
  10289    001C00              #define UCCKPL_0                        
                                (0x0000)        /* The inactive state is low
                                */
  10290    001C00              #define UCCKPL_1                        
                                (0x4000)        /* The inactive state is high
                                */
  10291    001C00              #define UCCKPL_1_H                      
                                (0x0040)
  10292    001C00              #define UCCKPL__LOW                     
                                (0x0000)        /* The inactive state is low
                                */
  10293    001C00              #define UCCKPL__HIGH                    
                                (0x4000)        /* The inactive state is high
                                */
  10294    001C00              #define UCCKPL__HIGH_H                  
                                (0x0040)
  10295    001C00              #define UCCKPH                          
                                (0x8000)        /* Clock phase select
                                */
  10296    001C00              #define UCCKPH_H                        
                                (0x0080)
  10297    001C00              #define UCCKPH_0                        
                                (0x0000)        /* Data is changed on the first
                                UCLK edge and captured on the 
  10298    001C00                                                              
                                           following edge. */
  10299    001C00              #define UCCKPH_1                        
                                (0x8000)        /* Data is captured on the
                                first UCLK edge and changed on the 
  10300    001C00                                                              
                                           following edge. */
  10301    001C00              #define UCCKPH_1_H                      
                                (0x0080)
  10302    001C00              
  10303    001C00              /* UCA0CTLW1 Control Bits */
  10304    001C00              #define UCGLIT                          
                                (0x0003)        /* Deglitch time */
  10305    001C00              #define UCGLIT_L                        
                                (0x0003)
  10306    001C00              #define UCGLIT0                         
                                (0x0001)        /* Deglitch time */
  10307    001C00              #define UCGLIT0_L                       
                                (0x0001)
  10308    001C00              #define UCGLIT1                         
                                (0x0002)        /* Deglitch time */
  10309    001C00              #define UCGLIT1_L                       
                                (0x0002)
  10310    001C00              #define UCGLIT_0                        
                                (0x0000)        /* Approximately 2 ns
                                (equivalent of 1 delay element) */
  10311    001C00              #define UCGLIT_1                        
                                (0x0001)        /* Approximately 50 ns
                                */
  10312    001C00              #define UCGLIT_1_L                      
                                (0x0001)
  10313    001C00              #define UCGLIT_2                        
                                (0x0002)        /* Approximately 100 ns
                                */
  10314    001C00              #define UCGLIT_2_L                      
                                (0x0002)
  10315    001C00              #define UCGLIT_3                        
                                (0x0003)        /* Approximately 200 ns
                                */
  10316    001C00              #define UCGLIT_3_L                      
                                (0x0003)
  10317    001C00              
  10318    001C00              /* UCA0BRW Control Bits */
  10319    001C00              #define UCBR                            
                                (0xffff)        /* Clock prescaler setting of
                                the Baud rate generator */
  10320    001C00              #define UCBR_L                          
                                (0x00ff)
  10321    001C00              #define UCBR_H                          
                                (0x00ff)
  10322    001C00              #define UCBR0                           
                                (0x0001)        /* Clock prescaler setting of
                                the Baud rate generator */
  10323    001C00              #define UCBR0_L                         
                                (0x0001)
  10324    001C00              #define UCBR1                           
                                (0x0002)        /* Clock prescaler setting of
                                the Baud rate generator */
  10325    001C00              #define UCBR1_L                         
                                (0x0002)
  10326    001C00              #define UCBR2                           
                                (0x0004)        /* Clock prescaler setting of
                                the Baud rate generator */
  10327    001C00              #define UCBR2_L                         
                                (0x0004)
  10328    001C00              #define UCBR3                           
                                (0x0008)        /* Clock prescaler setting of
                                the Baud rate generator */
  10329    001C00              #define UCBR3_L                         
                                (0x0008)
  10330    001C00              #define UCBR4                           
                                (0x0010)        /* Clock prescaler setting of
                                the Baud rate generator */
  10331    001C00              #define UCBR4_L                         
                                (0x0010)
  10332    001C00              #define UCBR5                           
                                (0x0020)        /* Clock prescaler setting of
                                the Baud rate generator */
  10333    001C00              #define UCBR5_L                         
                                (0x0020)
  10334    001C00              #define UCBR6                           
                                (0x0040)        /* Clock prescaler setting of
                                the Baud rate generator */
  10335    001C00              #define UCBR6_L                         
                                (0x0040)
  10336    001C00              #define UCBR7                           
                                (0x0080)        /* Clock prescaler setting of
                                the Baud rate generator */
  10337    001C00              #define UCBR7_L                         
                                (0x0080)
  10338    001C00              #define UCBR8                           
                                (0x0100)        /* Clock prescaler setting of
                                the Baud rate generator */
  10339    001C00              #define UCBR8_H                         
                                (0x0001)
  10340    001C00              #define UCBR9                           
                                (0x0200)        /* Clock prescaler setting of
                                the Baud rate generator */
  10341    001C00              #define UCBR9_H                         
                                (0x0002)
  10342    001C00              #define UCBR10                          
                                (0x0400)        /* Clock prescaler setting of
                                the Baud rate generator */
  10343    001C00              #define UCBR10_H                        
                                (0x0004)
  10344    001C00              #define UCBR11                          
                                (0x0800)        /* Clock prescaler setting of
                                the Baud rate generator */
  10345    001C00              #define UCBR11_H                        
                                (0x0008)
  10346    001C00              #define UCBR12                          
                                (0x1000)        /* Clock prescaler setting of
                                the Baud rate generator */
  10347    001C00              #define UCBR12_H                        
                                (0x0010)
  10348    001C00              #define UCBR13                          
                                (0x2000)        /* Clock prescaler setting of
                                the Baud rate generator */
  10349    001C00              #define UCBR13_H                        
                                (0x0020)
  10350    001C00              #define UCBR14                          
                                (0x4000)        /* Clock prescaler setting of
                                the Baud rate generator */
  10351    001C00              #define UCBR14_H                        
                                (0x0040)
  10352    001C00              #define UCBR15                          
                                (0x8000)        /* Clock prescaler setting of
                                the Baud rate generator */
  10353    001C00              #define UCBR15_H                        
                                (0x0080)
  10354    001C00              
  10355    001C00              /* UCA0MCTLW Control Bits */
  10356    001C00              #define UCOS16                          
                                (0x0001)        /* Oversampling mode enabled
                                */
  10357    001C00              #define UCOS16_L                        
                                (0x0001)
  10358    001C00              #define UCOS16_0                        
                                (0x0000)        /* Disabled */
  10359    001C00              #define UCOS16_1                        
                                (0x0001)        /* Enabled */
  10360    001C00              #define UCOS16_1_L                      
                                (0x0001)
  10361    001C00              #define UCBRF                           
                                (0x00f0)        /* First modulation stage
                                select */
  10362    001C00              #define UCBRF_L                         
                                (0x00f0)
  10363    001C00              #define UCBRF0                          
                                (0x0010)        /* First modulation stage
                                select */
  10364    001C00              #define UCBRF0_L                        
                                (0x0010)
  10365    001C00              #define UCBRF1                          
                                (0x0020)        /* First modulation stage
                                select */
  10366    001C00              #define UCBRF1_L                        
                                (0x0020)
  10367    001C00              #define UCBRF2                          
                                (0x0040)        /* First modulation stage
                                select */
  10368    001C00              #define UCBRF2_L                        
                                (0x0040)
  10369    001C00              #define UCBRF3                          
                                (0x0080)        /* First modulation stage
                                select */
  10370    001C00              #define UCBRF3_L                        
                                (0x0080)
  10371    001C00              #define UCBRS                           
                                (0xff00)        /* Second modulation stage
                                select */
  10372    001C00              #define UCBRS_H                         
                                (0x00ff)
  10373    001C00              #define UCBRS0                          
                                (0x0100)        /* Second modulation stage
                                select */
  10374    001C00              #define UCBRS0_H                        
                                (0x0001)
  10375    001C00              #define UCBRS1                          
                                (0x0200)        /* Second modulation stage
                                select */
  10376    001C00              #define UCBRS1_H                        
                                (0x0002)
  10377    001C00              #define UCBRS2                          
                                (0x0400)        /* Second modulation stage
                                select */
  10378    001C00              #define UCBRS2_H                        
                                (0x0004)
  10379    001C00              #define UCBRS3                          
                                (0x0800)        /* Second modulation stage
                                select */
  10380    001C00              #define UCBRS3_H                        
                                (0x0008)
  10381    001C00              #define UCBRS4                          
                                (0x1000)        /* Second modulation stage
                                select */
  10382    001C00              #define UCBRS4_H                        
                                (0x0010)
  10383    001C00              #define UCBRS5                          
                                (0x2000)        /* Second modulation stage
                                select */
  10384    001C00              #define UCBRS5_H                        
                                (0x0020)
  10385    001C00              #define UCBRS6                          
                                (0x4000)        /* Second modulation stage
                                select */
  10386    001C00              #define UCBRS6_H                        
                                (0x0040)
  10387    001C00              #define UCBRS7                          
                                (0x8000)        /* Second modulation stage
                                select */
  10388    001C00              #define UCBRS7_H                        
                                (0x0080)
  10389    001C00              
  10390    001C00              /* UCA0STATW Control Bits */
  10391    001C00              #define UCBUSY                          
                                (0x0001)        /* eUSCI_A busy */
  10392    001C00              #define UCBUSY_L                        
                                (0x0001)
  10393    001C00              #define UCBUSY_0                        
                                (0x0000)        /* eUSCI_A inactive */
  10394    001C00              #define UCBUSY_1                        
                                (0x0001)        /* eUSCI_A transmitting or
                                receiving */
  10395    001C00              #define UCBUSY_1_L                      
                                (0x0001)
  10396    001C00              #define UCBUSY__IDLE                    
                                (0x0000)        /* eUSCI_A inactive */
  10397    001C00              #define UCBUSY__BUSY                    
                                (0x0001)        /* eUSCI_A transmitting or
                                receiving */
  10398    001C00              #define UCBUSY__BUSY_L                  
                                (0x0001)
  10399    001C00              #define UCADDR_UCIDLE                   
                                (0x0002)        /* Address received / Idle line
                                detected */
  10400    001C00              #define UCADDR_UCIDLE_L                 
                                (0x0002)
  10401    001C00              #define UCRXERR                         
                                (0x0004)        /* Receive error flag
                                */
  10402    001C00              #define UCRXERR_L                       
                                (0x0004)
  10403    001C00              #define UCRXERR_0                       
                                (0x0000)        /* No receive errors detected
                                */
  10404    001C00              #define UCRXERR_1                       
                                (0x0004)        /* Receive error detected
                                */
  10405    001C00              #define UCRXERR_1_L                     
                                (0x0004)
  10406    001C00              #define UCBRK                           
                                (0x0008)        /* Break detect flag */
  10407    001C00              #define UCBRK_L                         
                                (0x0008)
  10408    001C00              #define UCBRK_0                         
                                (0x0000)        /* No break condition
                                */
  10409    001C00              #define UCBRK_1                         
                                (0x0008)        /* Break condition occurred
                                */
  10410    001C00              #define UCBRK_1_L                       
                                (0x0008)
  10411    001C00              #define UCPE                            
                                (0x0010)        /* */
  10412    001C00              #define UCPE_L                          
                                (0x0010)
  10413    001C00              #define UCPE_0                          
                                (0x0000)        /* No error */
  10414    001C00              #define UCPE_1                          
                                (0x0010)        /* Character received with
                                parity error */
  10415    001C00              #define UCPE_1_L                        
                                (0x0010)
  10416    001C00              #define UCOE                            
                                (0x0020)        /* Overrun error flag
                                */
  10417    001C00              #define UCOE_L                          
                                (0x0020)
  10418    001C00              #define UCOE_0                          
                                (0x0000)        /* No error */
  10419    001C00              #define UCOE_1                          
                                (0x0020)        /* Overrun error occurred
                                */
  10420    001C00              #define UCOE_1_L                        
                                (0x0020)
  10421    001C00              #define UCFE                            
                                (0x0040)        /* Framing error flag
                                */
  10422    001C00              #define UCFE_L                          
                                (0x0040)
  10423    001C00              #define UCFE_0                          
                                (0x0000)        /* No error */
  10424    001C00              #define UCFE_1                          
                                (0x0040)        /* Character received with low
                                stop bit */
  10425    001C00              #define UCFE_1_L                        
                                (0x0040)
  10426    001C00              #define UCLISTEN                        
                                (0x0080)        /* Listen enable */
  10427    001C00              #define UCLISTEN_L                      
                                (0x0080)
  10428    001C00              #define UCLISTEN_0                      
                                (0x0000)        /* Disabled */
  10429    001C00              #define UCLISTEN_1                      
                                (0x0080)        /* Enabled. UCAxTXD is
                                internally fed back to the receiver */
  10430    001C00              #define UCLISTEN_1_L                    
                                (0x0080)
  10431    001C00              
  10432    001C00              /* UCA0RXBUF Control Bits */
  10433    001C00              #define UCRXBUF                         
                                (0x00ff)        /* Receive data buffer
                                */
  10434    001C00              #define UCRXBUF_L                       
                                (0x00ff)
  10435    001C00              #define UCRXBUF0                        
                                (0x0001)        /* Receive data buffer
                                */
  10436    001C00              #define UCRXBUF0_L                      
                                (0x0001)
  10437    001C00              #define UCRXBUF1                        
                                (0x0002)        /* Receive data buffer
                                */
  10438    001C00              #define UCRXBUF1_L                      
                                (0x0002)
  10439    001C00              #define UCRXBUF2                        
                                (0x0004)        /* Receive data buffer
                                */
  10440    001C00              #define UCRXBUF2_L                      
                                (0x0004)
  10441    001C00              #define UCRXBUF3                        
                                (0x0008)        /* Receive data buffer
                                */
  10442    001C00              #define UCRXBUF3_L                      
                                (0x0008)
  10443    001C00              #define UCRXBUF4                        
                                (0x0010)        /* Receive data buffer
                                */
  10444    001C00              #define UCRXBUF4_L                      
                                (0x0010)
  10445    001C00              #define UCRXBUF5                        
                                (0x0020)        /* Receive data buffer
                                */
  10446    001C00              #define UCRXBUF5_L                      
                                (0x0020)
  10447    001C00              #define UCRXBUF6                        
                                (0x0040)        /* Receive data buffer
                                */
  10448    001C00              #define UCRXBUF6_L                      
                                (0x0040)
  10449    001C00              #define UCRXBUF7                        
                                (0x0080)        /* Receive data buffer
                                */
  10450    001C00              #define UCRXBUF7_L                      
                                (0x0080)
  10451    001C00              
  10452    001C00              /* UCA0TXBUF Control Bits */
  10453    001C00              #define UCTXBUF                         
                                (0x00ff)        /* Transmit data buffer
                                */
  10454    001C00              #define UCTXBUF_L                       
                                (0x00ff)
  10455    001C00              #define UCTXBUF0                        
                                (0x0001)        /* Transmit data buffer
                                */
  10456    001C00              #define UCTXBUF0_L                      
                                (0x0001)
  10457    001C00              #define UCTXBUF1                        
                                (0x0002)        /* Transmit data buffer
                                */
  10458    001C00              #define UCTXBUF1_L                      
                                (0x0002)
  10459    001C00              #define UCTXBUF2                        
                                (0x0004)        /* Transmit data buffer
                                */
  10460    001C00              #define UCTXBUF2_L                      
                                (0x0004)
  10461    001C00              #define UCTXBUF3                        
                                (0x0008)        /* Transmit data buffer
                                */
  10462    001C00              #define UCTXBUF3_L                      
                                (0x0008)
  10463    001C00              #define UCTXBUF4                        
                                (0x0010)        /* Transmit data buffer
                                */
  10464    001C00              #define UCTXBUF4_L                      
                                (0x0010)
  10465    001C00              #define UCTXBUF5                        
                                (0x0020)        /* Transmit data buffer
                                */
  10466    001C00              #define UCTXBUF5_L                      
                                (0x0020)
  10467    001C00              #define UCTXBUF6                        
                                (0x0040)        /* Transmit data buffer
                                */
  10468    001C00              #define UCTXBUF6_L                      
                                (0x0040)
  10469    001C00              #define UCTXBUF7                        
                                (0x0080)        /* Transmit data buffer
                                */
  10470    001C00              #define UCTXBUF7_L                      
                                (0x0080)
  10471    001C00              
  10472    001C00              /* UCA0ABCTL Control Bits */
  10473    001C00              #define UCABDEN                         
                                (0x0001)        /* Automatic baud-rate detect
                                enable */
  10474    001C00              #define UCABDEN_L                       
                                (0x0001)
  10475    001C00              #define UCABDEN_0                       
                                (0x0000)        /* Baud-rate detection
                                disabled. Length of break and synch field
                                
  10476    001C00                                                              
                                           is not measured. */
  10477    001C00              #define UCABDEN_1                       
                                (0x0001)        /* Baud-rate detection enabled.
                                Length of break and synch field 
  10478    001C00                                                              
                                           is measured and baud-rate settings
                                are changed accordingly. */
  10479    001C00              #define UCABDEN_1_L                     
                                (0x0001)
  10480    001C00              #define UCBTOE                          
                                (0x0004)        /* Break time out error
                                */
  10481    001C00              #define UCBTOE_L                        
                                (0x0004)
  10482    001C00              #define UCBTOE_0                        
                                (0x0000)        /* No error */
  10483    001C00              #define UCBTOE_1                        
                                (0x0004)        /* Length of break field
                                exceeded 22 bit times */
  10484    001C00              #define UCBTOE_1_L                      
                                (0x0004)
  10485    001C00              #define UCSTOE                          
                                (0x0008)        /* Synch field time out error
                                */
  10486    001C00              #define UCSTOE_L                        
                                (0x0008)
  10487    001C00              #define UCSTOE_0                        
                                (0x0000)        /* No error */
  10488    001C00              #define UCSTOE_1                        
                                (0x0008)        /* Length of synch field
                                exceeded measurable time */
  10489    001C00              #define UCSTOE_1_L                      
                                (0x0008)
  10490    001C00              #define UCDELIM                         
                                (0x0030)        /* Break/synch delimiter length
                                */
  10491    001C00              #define UCDELIM_L                       
                                (0x0030)
  10492    001C00              #define UCDELIM0                        
                                (0x0010)        /* Break/synch delimiter length
                                */
  10493    001C00              #define UCDELIM0_L                      
                                (0x0010)
  10494    001C00              #define UCDELIM1                        
                                (0x0020)        /* Break/synch delimiter length
                                */
  10495    001C00              #define UCDELIM1_L                      
                                (0x0020)
  10496    001C00              #define UCDELIM_0                       
                                (0x0000)        /* 1 bit time */
  10497    001C00              #define UCDELIM_1                       
                                (0x0010)        /* 2 bit times */
  10498    001C00              #define UCDELIM_1_L                     
                                (0x0010)
  10499    001C00              #define UCDELIM_2                       
                                (0x0020)        /* 3 bit times */
  10500    001C00              #define UCDELIM_2_L                     
                                (0x0020)
  10501    001C00              #define UCDELIM_3                       
                                (0x0030)        /* 4 bit times */
  10502    001C00              #define UCDELIM_3_L                     
                                (0x0030)
  10503    001C00              
  10504    001C00              /* UCA0IRCTL Control Bits */
  10505    001C00              #define UCIREN                          
                                (0x0001)        /* IrDA encoder/decoder enable
                                */
  10506    001C00              #define UCIREN_L                        
                                (0x0001)
  10507    001C00              #define UCIREN_0                        
                                (0x0000)        /* IrDA encoder/decoder
                                disabled */
  10508    001C00              #define UCIREN_1                        
                                (0x0001)        /* IrDA encoder/decoder enabled
                                */
  10509    001C00              #define UCIREN_1_L                      
                                (0x0001)
  10510    001C00              #define UCIRTXCLK                       
                                (0x0002)        /* IrDA transmit pulse clock
                                select */
  10511    001C00              #define UCIRTXCLK_L                     
                                (0x0002)
  10512    001C00              #define UCIRTXCLK_0                     
                                (0x0000)        /* BRCLK */
  10513    001C00              #define UCIRTXCLK_1                     
                                (0x0002)        /* BITCLK16 when UCOS16 = 1.
                                Otherwise, BRCLK. */
  10514    001C00              #define UCIRTXCLK_1_L                   
                                (0x0002)
  10515    001C00              #define UCIRTXPL                        
                                (0x00fc)        /* Transmit pulse length
                                */
  10516    001C00              #define UCIRTXPL_L                      
                                (0x00fc)
  10517    001C00              #define UCIRTXPL0                       
                                (0x0004)        /* Transmit pulse length
                                */
  10518    001C00              #define UCIRTXPL0_L                     
                                (0x0004)
  10519    001C00              #define UCIRTXPL1                       
                                (0x0008)        /* Transmit pulse length
                                */
  10520    001C00              #define UCIRTXPL1_L                     
                                (0x0008)
  10521    001C00              #define UCIRTXPL2                       
                                (0x0010)        /* Transmit pulse length
                                */
  10522    001C00              #define UCIRTXPL2_L                     
                                (0x0010)
  10523    001C00              #define UCIRTXPL3                       
                                (0x0020)        /* Transmit pulse length
                                */
  10524    001C00              #define UCIRTXPL3_L                     
                                (0x0020)
  10525    001C00              #define UCIRTXPL4                       
                                (0x0040)        /* Transmit pulse length
                                */
  10526    001C00              #define UCIRTXPL4_L                     
                                (0x0040)
  10527    001C00              #define UCIRTXPL5                       
                                (0x0080)        /* Transmit pulse length
                                */
  10528    001C00              #define UCIRTXPL5_L                     
                                (0x0080)
  10529    001C00              #define UCIRRXFE                        
                                (0x0100)        /* IrDA receive filter enabled
                                */
  10530    001C00              #define UCIRRXFE_H                      
                                (0x0001)
  10531    001C00              #define UCIRRXFE_0                      
                                (0x0000)        /* Receive filter disabled
                                */
  10532    001C00              #define UCIRRXFE_1                      
                                (0x0100)        /* Receive filter enabled
                                */
  10533    001C00              #define UCIRRXFE_1_H                    
                                (0x0001)
  10534    001C00              #define UCIRRXPL                        
                                (0x0200)        /* IrDA receive input UCAxRXD
                                polarity */
  10535    001C00              #define UCIRRXPL_H                      
                                (0x0002)
  10536    001C00              #define UCIRRXPL_0                      
                                (0x0000)        /* IrDA transceiver delivers a
                                high pulse when a light pulse is 
  10537    001C00                                                              
                                           seen */
  10538    001C00              #define UCIRRXPL_1                      
                                (0x0200)        /* IrDA transceiver delivers a
                                low pulse when a light pulse is 
  10539    001C00                                                              
                                           seen */
  10540    001C00              #define UCIRRXPL_1_H                    
                                (0x0002)
  10541    001C00              #define UCIRRXPL__HIGH                  
                                (0x0000)        /* IrDA transceiver delivers a
                                high pulse when a light pulse is 
  10542    001C00                                                              
                                           seen */
  10543    001C00              #define UCIRRXPL__LOW                   
                                (0x0200)        /* IrDA transceiver delivers a
                                low pulse when a light pulse is 
  10544    001C00                                                              
                                           seen */
  10545    001C00              #define UCIRRXPL__LOW_H                 
                                (0x0002)
  10546    001C00              #define UCIRRXFL                        
                                (0xfc00)        /* Receive filter length
                                */
  10547    001C00              #define UCIRRXFL_H                      
                                (0x00fc)
  10548    001C00              #define UCIRRXFL0                       
                                (0x0400)        /* Receive filter length
                                */
  10549    001C00              #define UCIRRXFL0_H                     
                                (0x0004)
  10550    001C00              #define UCIRRXFL1                       
                                (0x0800)        /* Receive filter length
                                */
  10551    001C00              #define UCIRRXFL1_H                     
                                (0x0008)
  10552    001C00              #define UCIRRXFL2                       
                                (0x1000)        /* Receive filter length
                                */
  10553    001C00              #define UCIRRXFL2_H                     
                                (0x0010)
  10554    001C00              #define UCIRRXFL3                       
                                (0x2000)        /* Receive filter length
                                */
  10555    001C00              #define UCIRRXFL3_H                     
                                (0x0020)
  10556    001C00              #define UCIRRXFL4                       
                                (0x4000)        /* Receive filter length
                                */
  10557    001C00              #define UCIRRXFL4_H                     
                                (0x0040)
  10558    001C00              #define UCIRRXFL5                       
                                (0x8000)        /* Receive filter length
                                */
  10559    001C00              #define UCIRRXFL5_H                     
                                (0x0080)
  10560    001C00              
  10561    001C00              /* UCA0IE Control Bits */
  10562    001C00              #define UCRXIE                          
                                (0x0001)        /* Receive interrupt enable
                                */
  10563    001C00              #define UCRXIE_L                        
                                (0x0001)
  10564    001C00              #define UCRXIE_0                        
                                (0x0000)        /* Interrupt disabled
                                */
  10565    001C00              #define UCRXIE_1                        
                                (0x0001)        /* Interrupt enabled */
  10566    001C00              #define UCRXIE_1_L                      
                                (0x0001)
  10567    001C00              #define UCTXIE                          
                                (0x0002)        /* Transmit interrupt enable
                                */
  10568    001C00              #define UCTXIE_L                        
                                (0x0002)
  10569    001C00              #define UCTXIE_0                        
                                (0x0000)        /* Interrupt disabled
                                */
  10570    001C00              #define UCTXIE_1                        
                                (0x0002)        /* Interrupt enabled */
  10571    001C00              #define UCTXIE_1_L                      
                                (0x0002)
  10572    001C00              #define UCSTTIE                         
                                (0x0004)        /* Start bit interrupt enable
                                */
  10573    001C00              #define UCSTTIE_L                       
                                (0x0004)
  10574    001C00              #define UCSTTIE_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  10575    001C00              #define UCSTTIE_1                       
                                (0x0004)        /* Interrupt enabled */
  10576    001C00              #define UCSTTIE_1_L                     
                                (0x0004)
  10577    001C00              #define UCTXCPTIE                       
                                (0x0008)        /* Transmit complete interrupt
                                enable */
  10578    001C00              #define UCTXCPTIE_L                     
                                (0x0008)
  10579    001C00              #define UCTXCPTIE_0                     
                                (0x0000)        /* Interrupt disabled
                                */
  10580    001C00              #define UCTXCPTIE_1                     
                                (0x0008)        /* Interrupt enabled */
  10581    001C00              #define UCTXCPTIE_1_L                   
                                (0x0008)
  10582    001C00              
  10583    001C00              /* UCA0IFG Control Bits */
  10584    001C00              #define UCRXIFG                         
                                (0x0001)        /* Receive interrupt flag
                                */
  10585    001C00              #define UCRXIFG_L                       
                                (0x0001)
  10586    001C00              #define UCRXIFG_0                       
                                (0x0000)        /* No interrupt pending
                                */
  10587    001C00              #define UCRXIFG_1                       
                                (0x0001)        /* Interrupt pending */
  10588    001C00              #define UCRXIFG_1_L                     
                                (0x0001)
  10589    001C00              #define UCTXIFG                         
                                (0x0002)        /* Transmit interrupt flag
                                */
  10590    001C00              #define UCTXIFG_L                       
                                (0x0002)
  10591    001C00              #define UCTXIFG_0                       
                                (0x0000)        /* No interrupt pending
                                */
  10592    001C00              #define UCTXIFG_1                       
                                (0x0002)        /* Interrupt pending */
  10593    001C00              #define UCTXIFG_1_L                     
                                (0x0002)
  10594    001C00              #define UCSTTIFG                        
                                (0x0004)        /* Start bit interrupt flag
                                */
  10595    001C00              #define UCSTTIFG_L                      
                                (0x0004)
  10596    001C00              #define UCSTTIFG_0                      
                                (0x0000)        /* No interrupt pending
                                */
  10597    001C00              #define UCSTTIFG_1                      
                                (0x0004)        /* Interrupt pending */
  10598    001C00              #define UCSTTIFG_1_L                    
                                (0x0004)
  10599    001C00              #define UCTXCPTIFG                      
                                (0x0008)        /* Transmit ready interrupt
                                enable */
  10600    001C00              #define UCTXCPTIFG_L                    
                                (0x0008)
  10601    001C00              #define UCTXCPTIFG_0                    
                                (0x0000)        /* No interrupt pending
                                */
  10602    001C00              #define UCTXCPTIFG_1                    
                                (0x0008)        /* Interrupt pending */
  10603    001C00              #define UCTXCPTIFG_1_L                  
                                (0x0008)
  10604    001C00              
  10605    001C00              /* UCA0IV Control Bits */
  10606    001C00              #define UCIV                            
                                (0xffff)        /* eUSCI_A interrupt vector
                                value */
  10607    001C00              #define UCIV_L                          
                                (0x00ff)
  10608    001C00              #define UCIV_H                          
                                (0x00ff)
  10609    001C00              #define UCIV0                           
                                (0x0001)        /* eUSCI_A interrupt vector
                                value */
  10610    001C00              #define UCIV0_L                         
                                (0x0001)
  10611    001C00              #define UCIV1                           
                                (0x0002)        /* eUSCI_A interrupt vector
                                value */
  10612    001C00              #define UCIV1_L                         
                                (0x0002)
  10613    001C00              #define UCIV2                           
                                (0x0004)        /* eUSCI_A interrupt vector
                                value */
  10614    001C00              #define UCIV2_L                         
                                (0x0004)
  10615    001C00              #define UCIV3                           
                                (0x0008)        /* eUSCI_A interrupt vector
                                value */
  10616    001C00              #define UCIV3_L                         
                                (0x0008)
  10617    001C00              #define UCIV4                           
                                (0x0010)        /* eUSCI_A interrupt vector
                                value */
  10618    001C00              #define UCIV4_L                         
                                (0x0010)
  10619    001C00              #define UCIV5                           
                                (0x0020)        /* eUSCI_A interrupt vector
                                value */
  10620    001C00              #define UCIV5_L                         
                                (0x0020)
  10621    001C00              #define UCIV6                           
                                (0x0040)        /* eUSCI_A interrupt vector
                                value */
  10622    001C00              #define UCIV6_L                         
                                (0x0040)
  10623    001C00              #define UCIV7                           
                                (0x0080)        /* eUSCI_A interrupt vector
                                value */
  10624    001C00              #define UCIV7_L                         
                                (0x0080)
  10625    001C00              #define UCIV8                           
                                (0x0100)        /* eUSCI_A interrupt vector
                                value */
  10626    001C00              #define UCIV8_H                         
                                (0x0001)
  10627    001C00              #define UCIV9                           
                                (0x0200)        /* eUSCI_A interrupt vector
                                value */
  10628    001C00              #define UCIV9_H                         
                                (0x0002)
  10629    001C00              #define UCIV10                          
                                (0x0400)        /* eUSCI_A interrupt vector
                                value */
  10630    001C00              #define UCIV10_H                        
                                (0x0004)
  10631    001C00              #define UCIV11                          
                                (0x0800)        /* eUSCI_A interrupt vector
                                value */
  10632    001C00              #define UCIV11_H                        
                                (0x0008)
  10633    001C00              #define UCIV12                          
                                (0x1000)        /* eUSCI_A interrupt vector
                                value */
  10634    001C00              #define UCIV12_H                        
                                (0x0010)
  10635    001C00              #define UCIV13                          
                                (0x2000)        /* eUSCI_A interrupt vector
                                value */
  10636    001C00              #define UCIV13_H                        
                                (0x0020)
  10637    001C00              #define UCIV14                          
                                (0x4000)        /* eUSCI_A interrupt vector
                                value */
  10638    001C00              #define UCIV14_H                        
                                (0x0040)
  10639    001C00              #define UCIV15                          
                                (0x8000)        /* eUSCI_A interrupt vector
                                value */
  10640    001C00              #define UCIV15_H                        
                                (0x0080)
  10641    001C00              #define UCIV_0                          
                                (0x0000)        /* No interrupt pending
                                */
  10642    001C00              #define UCIV_2                          
                                (0x0002)        /* Interrupt Source: Receive
                                buffer full; Interrupt Flag: 
  10643    001C00                                                              
                                           UCRXIFG; Interrupt Priority: Highest
                                */
  10644    001C00              #define UCIV_2_L                        
                                (0x0002)
  10645    001C00              #define UCIV_4                          
                                (0x0004)        /* Interrupt Source: Transmit
                                buffer empty; Interrupt Flag: 
  10646    001C00                                                              
                                           UCTXIFG */
  10647    001C00              #define UCIV_4_L                        
                                (0x0004)
  10648    001C00              #define UCIV_6                          
                                (0x0006)        /* Interrupt Source: Start bit
                                received; Interrupt Flag: UCSTTIFG */
  10649    001C00              #define UCIV_6_L                        
                                (0x0006)
  10650    001C00              #define UCIV_8                          
                                (0x0008)        /* Interrupt Source: Transmit
                                complete; Interrupt Flag: 
  10651    001C00                                                              
                                           UCTXCPTIFG; Interrupt Priority:
                                Lowest */
  10652    001C00              #define UCIV_8_L                        
                                (0x0008)
  10653    001C00              #define UCIV__NONE                      
                                (0x0000)        /* No interrupt pending
                                */
  10654    001C00              #define UCIV__UCRXIFG                   
                                (0x0002)        /* Interrupt Source: Receive
                                buffer full; Interrupt Flag: 
  10655    001C00                                                              
                                           UCRXIFG; Interrupt Priority: Highest
                                */
  10656    001C00              #define UCIV__UCRXIFG_L                 
                                (0x0002)
  10657    001C00              #define UCIV__UCTXIFG                   
                                (0x0004)        /* Interrupt Source: Transmit
                                buffer empty; Interrupt Flag: 
  10658    001C00                                                              
                                           UCTXIFG */
  10659    001C00              #define UCIV__UCTXIFG_L                 
                                (0x0004)
  10660    001C00              #define UCIV__UCSTTIFG                  
                                (0x0006)        /* Interrupt Source: Start bit
                                received; Interrupt Flag: UCSTTIFG */
  10661    001C00              #define UCIV__UCSTTIFG_L                
                                (0x0006)
  10662    001C00              #define UCIV__UCTXCPTIFG                
                                (0x0008)        /* Interrupt Source: Transmit
                                complete; Interrupt Flag: 
  10663    001C00                                                              
                                           UCTXCPTIFG; Interrupt Priority:
                                Lowest */
  10664    001C00              #define UCIV__UCTXCPTIFG_L              
                                (0x0008)
  10665    001C00              
  10666    001C00              
  10667    001C00              /***********************************************
                               ******************************
  10668    001C00               eUSCI_A1 Registers
  10669    001C00              ************************************************
                               *****************************/
  10670    001C00              
  10671    001C00              #define __MSP430_HAS_EUSCI_A1__               /*
                                Definition to show that module is available
                                */
  10672    001C00              #ifndef __MSP430_HAS_EUSCI_Ax__
  10673    001C00              #define __MSP430_HAS_EUSCI_Ax__
  10674    001C00              #endif
  10675    001C00              #define __MSP430_BASEADDRESS_EUSCI_A1__
                                0x05E0
  10676    001C00              #define EUSCI_A1_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_A1__
  10677    001C00              
  10678    001C00              #define  UCA1CTLW0_                     
                                (0x5E0u)        /* eUSCI_Ax Control Word
                                Register 0 */
  10679    001C00              DEFCW(   UCA1CTLW0           , UCA1CTLW0_)
  10679.1  001C00              sfrb UCA1CTLW0_L = (0x5E0u);
  10679.2  001C00              sfrb UCA1CTLW0_H = (0x5E0u)+1;
  10679.3  001C00              sfrw UCA1CTLW0   = (0x5E0u);
  10679.4  001C00                    endm
  10680    001C00              #define  UCA1CTLW1_                     
                                (0x5E2u)        /* eUSCI_Ax Control Word
                                Register 1 */
  10681    001C00              DEFCW(   UCA1CTLW1           , UCA1CTLW1_)
  10681.1  001C00              sfrb UCA1CTLW1_L = (0x5E2u);
  10681.2  001C00              sfrb UCA1CTLW1_H = (0x5E2u)+1;
  10681.3  001C00              sfrw UCA1CTLW1   = (0x5E2u);
  10681.4  001C00                    endm
  10682    001C00              #define  UCA1BRW_                       
                                (0x5E6u)        /* eUSCI_Ax Baud Rate Control
                                Word Register */
  10683    001C00              DEFCW(   UCA1BRW             , UCA1BRW_)
  10683.1  001C00              sfrb UCA1BRW_L = (0x5E6u);
  10683.2  001C00              sfrb UCA1BRW_H = (0x5E6u)+1;
  10683.3  001C00              sfrw UCA1BRW   = (0x5E6u);
  10683.4  001C00                    endm
  10684    001C00              #define  UCA1MCTLW_                     
                                (0x5E8u)        /* eUSCI_Ax Modulation Control
                                Word Register */
  10685    001C00              DEFCW(   UCA1MCTLW           , UCA1MCTLW_)
  10685.1  001C00              sfrb UCA1MCTLW_L = (0x5E8u);
  10685.2  001C00              sfrb UCA1MCTLW_H = (0x5E8u)+1;
  10685.3  001C00              sfrw UCA1MCTLW   = (0x5E8u);
  10685.4  001C00                    endm
  10686    001C00              #define  UCA1STATW_                     
                                (0x5EAu)        /* eUSCI_Ax Status Register
                                */
  10687    001C00              DEFCW(   UCA1STATW           , UCA1STATW_)
  10687.1  001C00              sfrb UCA1STATW_L = (0x5EAu);
  10687.2  001C00              sfrb UCA1STATW_H = (0x5EAu)+1;
  10687.3  001C00              sfrw UCA1STATW   = (0x5EAu);
  10687.4  001C00                    endm
  10688    001C00              #define  UCA1RXBUF_                     
                                (0x5ECu)        /* eUSCI_Ax Receive Buffer
                                Register */
  10689    001C00              DEFCW(   UCA1RXBUF           , UCA1RXBUF_)
  10689.1  001C00              sfrb UCA1RXBUF_L = (0x5ECu);
  10689.2  001C00              sfrb UCA1RXBUF_H = (0x5ECu)+1;
  10689.3  001C00              sfrw UCA1RXBUF   = (0x5ECu);
  10689.4  001C00                    endm
  10690    001C00              #define  UCA1TXBUF_                     
                                (0x5EEu)        /* eUSCI_Ax Transmit Buffer
                                Register */
  10691    001C00              DEFCW(   UCA1TXBUF           , UCA1TXBUF_)
  10691.1  001C00              sfrb UCA1TXBUF_L = (0x5EEu);
  10691.2  001C00              sfrb UCA1TXBUF_H = (0x5EEu)+1;
  10691.3  001C00              sfrw UCA1TXBUF   = (0x5EEu);
  10691.4  001C00                    endm
  10692    001C00              #define  UCA1ABCTL_                     
                                (0x5F0u)        /* eUSCI_Ax Auto Baud Rate
                                Control Register */
  10693    001C00              DEFCW(   UCA1ABCTL           , UCA1ABCTL_)
  10693.1  001C00              sfrb UCA1ABCTL_L = (0x5F0u);
  10693.2  001C00              sfrb UCA1ABCTL_H = (0x5F0u)+1;
  10693.3  001C00              sfrw UCA1ABCTL   = (0x5F0u);
  10693.4  001C00                    endm
  10694    001C00              #define  UCA1IRCTL_                     
                                (0x5F2u)        /* eUSCI_Ax IrDA Control Word
                                Register */
  10695    001C00              DEFCW(   UCA1IRCTL           , UCA1IRCTL_)
  10695.1  001C00              sfrb UCA1IRCTL_L = (0x5F2u);
  10695.2  001C00              sfrb UCA1IRCTL_H = (0x5F2u)+1;
  10695.3  001C00              sfrw UCA1IRCTL   = (0x5F2u);
  10695.4  001C00                    endm
  10696    001C00              #define  UCA1IE_                        
                                (0x5FAu)        /* eUSCI_Ax Interrupt Enable
                                Register */
  10697    001C00              DEFCW(   UCA1IE              , UCA1IE_)
  10697.1  001C00              sfrb UCA1IE_L = (0x5FAu);
  10697.2  001C00              sfrb UCA1IE_H = (0x5FAu)+1;
  10697.3  001C00              sfrw UCA1IE   = (0x5FAu);
  10697.4  001C00                    endm
  10698    001C00              #define  UCA1IFG_                       
                                (0x5FCu)        /* eUSCI_Ax Interrupt Flag
                                Register */
  10699    001C00              DEFCW(   UCA1IFG             , UCA1IFG_)
  10699.1  001C00              sfrb UCA1IFG_L = (0x5FCu);
  10699.2  001C00              sfrb UCA1IFG_H = (0x5FCu)+1;
  10699.3  001C00              sfrw UCA1IFG   = (0x5FCu);
  10699.4  001C00                    endm
  10700    001C00              #define  UCA1IV_                        
                                (0x5FEu)        /* eUSCI_Ax Interrupt Vector
                                Register */
  10701    001C00              DEFCW(   UCA1IV              , UCA1IV_)
  10701.1  001C00              sfrb UCA1IV_L = (0x5FEu);
  10701.2  001C00              sfrb UCA1IV_H = (0x5FEu)+1;
  10701.3  001C00              sfrw UCA1IV   = (0x5FEu);
  10701.4  001C00                    endm
  10702    001C00              
  10703    001C00              /* eUSCI_A1 Register Offsets */
  10704    001C00              #define OFS_UCA1CTLW0                   
                                (0x0000u)
  10705    001C00              #define OFS_UCA1CTLW0_L                 
                                OFS_UCA1CTLW0
  10706    001C00              #define OFS_UCA1CTLW0_H                 
                                OFS_UCA1CTLW0+1
  10707    001C00              #define OFS_UCA1CTLW1                   
                                (0x0002u)
  10708    001C00              #define OFS_UCA1CTLW1_L                 
                                OFS_UCA1CTLW1
  10709    001C00              #define OFS_UCA1CTLW1_H                 
                                OFS_UCA1CTLW1+1
  10710    001C00              #define OFS_UCA1BRW                     
                                (0x0006u)
  10711    001C00              #define OFS_UCA1BRW_L                   
                                OFS_UCA1BRW
  10712    001C00              #define OFS_UCA1BRW_H                   
                                OFS_UCA1BRW+1
  10713    001C00              #define OFS_UCA1MCTLW                   
                                (0x0008u)
  10714    001C00              #define OFS_UCA1MCTLW_L                 
                                OFS_UCA1MCTLW
  10715    001C00              #define OFS_UCA1MCTLW_H                 
                                OFS_UCA1MCTLW+1
  10716    001C00              #define OFS_UCA1STATW                   
                                (0x000Au)
  10717    001C00              #define OFS_UCA1STATW_L                 
                                OFS_UCA1STATW
  10718    001C00              #define OFS_UCA1STATW_H                 
                                OFS_UCA1STATW+1
  10719    001C00              #define OFS_UCA1RXBUF                   
                                (0x000Cu)
  10720    001C00              #define OFS_UCA1RXBUF_L                 
                                OFS_UCA1RXBUF
  10721    001C00              #define OFS_UCA1RXBUF_H                 
                                OFS_UCA1RXBUF+1
  10722    001C00              #define OFS_UCA1TXBUF                   
                                (0x000Eu)
  10723    001C00              #define OFS_UCA1TXBUF_L                 
                                OFS_UCA1TXBUF
  10724    001C00              #define OFS_UCA1TXBUF_H                 
                                OFS_UCA1TXBUF+1
  10725    001C00              #define OFS_UCA1ABCTL                   
                                (0x0010u)
  10726    001C00              #define OFS_UCA1ABCTL_L                 
                                OFS_UCA1ABCTL
  10727    001C00              #define OFS_UCA1ABCTL_H                 
                                OFS_UCA1ABCTL+1
  10728    001C00              #define OFS_UCA1IRCTL                   
                                (0x0012u)
  10729    001C00              #define OFS_UCA1IRCTL_L                 
                                OFS_UCA1IRCTL
  10730    001C00              #define OFS_UCA1IRCTL_H                 
                                OFS_UCA1IRCTL+1
  10731    001C00              #define OFS_UCA1IE                      
                                (0x001Au)
  10732    001C00              #define OFS_UCA1IE_L                    
                                OFS_UCA1IE
  10733    001C00              #define OFS_UCA1IE_H                    
                                OFS_UCA1IE+1
  10734    001C00              #define OFS_UCA1IFG                     
                                (0x001Cu)
  10735    001C00              #define OFS_UCA1IFG_L                   
                                OFS_UCA1IFG
  10736    001C00              #define OFS_UCA1IFG_H                   
                                OFS_UCA1IFG+1
  10737    001C00              #define OFS_UCA1IV                      
                                (0x001Eu)
  10738    001C00              #define OFS_UCA1IV_L                    
                                OFS_UCA1IV
  10739    001C00              #define OFS_UCA1IV_H                    
                                OFS_UCA1IV+1
  10740    001C00              
  10741    001C00              /* No control bits available or already defined
                                for another module */
  10742    001C00              
  10743    001C00              /***********************************************
                               ******************************
  10744    001C00               eUSCI_A2 Registers
  10745    001C00              ************************************************
                               *****************************/
  10746    001C00              
  10747    001C00              #define __MSP430_HAS_EUSCI_A2__               /*
                                Definition to show that module is available
                                */
  10748    001C00              #ifndef __MSP430_HAS_EUSCI_Ax__
  10749    001C00              #define __MSP430_HAS_EUSCI_Ax__
  10750    001C00              #endif
  10751    001C00              #define __MSP430_BASEADDRESS_EUSCI_A2__
                                0x0600
  10752    001C00              #define EUSCI_A2_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_A2__
  10753    001C00              
  10754    001C00              #define  UCA2CTLW0_                     
                                (0x600u)        /* eUSCI_Ax Control Word
                                Register 0 */
  10755    001C00              DEFCW(   UCA2CTLW0           , UCA2CTLW0_)
  10755.1  001C00              sfrb UCA2CTLW0_L = (0x600u);
  10755.2  001C00              sfrb UCA2CTLW0_H = (0x600u)+1;
  10755.3  001C00              sfrw UCA2CTLW0   = (0x600u);
  10755.4  001C00                    endm
  10756    001C00              #define  UCA2CTLW1_                     
                                (0x602u)        /* eUSCI_Ax Control Word
                                Register 1 */
  10757    001C00              DEFCW(   UCA2CTLW1           , UCA2CTLW1_)
  10757.1  001C00              sfrb UCA2CTLW1_L = (0x602u);
  10757.2  001C00              sfrb UCA2CTLW1_H = (0x602u)+1;
  10757.3  001C00              sfrw UCA2CTLW1   = (0x602u);
  10757.4  001C00                    endm
  10758    001C00              #define  UCA2BRW_                       
                                (0x606u)        /* eUSCI_Ax Baud Rate Control
                                Word Register */
  10759    001C00              DEFCW(   UCA2BRW             , UCA2BRW_)
  10759.1  001C00              sfrb UCA2BRW_L = (0x606u);
  10759.2  001C00              sfrb UCA2BRW_H = (0x606u)+1;
  10759.3  001C00              sfrw UCA2BRW   = (0x606u);
  10759.4  001C00                    endm
  10760    001C00              #define  UCA2MCTLW_                     
                                (0x608u)        /* eUSCI_Ax Modulation Control
                                Word Register */
  10761    001C00              DEFCW(   UCA2MCTLW           , UCA2MCTLW_)
  10761.1  001C00              sfrb UCA2MCTLW_L = (0x608u);
  10761.2  001C00              sfrb UCA2MCTLW_H = (0x608u)+1;
  10761.3  001C00              sfrw UCA2MCTLW   = (0x608u);
  10761.4  001C00                    endm
  10762    001C00              #define  UCA2STATW_                     
                                (0x60Au)        /* eUSCI_Ax Status Register
                                */
  10763    001C00              DEFCW(   UCA2STATW           , UCA2STATW_)
  10763.1  001C00              sfrb UCA2STATW_L = (0x60Au);
  10763.2  001C00              sfrb UCA2STATW_H = (0x60Au)+1;
  10763.3  001C00              sfrw UCA2STATW   = (0x60Au);
  10763.4  001C00                    endm
  10764    001C00              #define  UCA2RXBUF_                     
                                (0x60Cu)        /* eUSCI_Ax Receive Buffer
                                Register */
  10765    001C00              DEFCW(   UCA2RXBUF           , UCA2RXBUF_)
  10765.1  001C00              sfrb UCA2RXBUF_L = (0x60Cu);
  10765.2  001C00              sfrb UCA2RXBUF_H = (0x60Cu)+1;
  10765.3  001C00              sfrw UCA2RXBUF   = (0x60Cu);
  10765.4  001C00                    endm
  10766    001C00              #define  UCA2TXBUF_                     
                                (0x60Eu)        /* eUSCI_Ax Transmit Buffer
                                Register */
  10767    001C00              DEFCW(   UCA2TXBUF           , UCA2TXBUF_)
  10767.1  001C00              sfrb UCA2TXBUF_L = (0x60Eu);
  10767.2  001C00              sfrb UCA2TXBUF_H = (0x60Eu)+1;
  10767.3  001C00              sfrw UCA2TXBUF   = (0x60Eu);
  10767.4  001C00                    endm
  10768    001C00              #define  UCA2ABCTL_                     
                                (0x610u)        /* eUSCI_Ax Auto Baud Rate
                                Control Register */
  10769    001C00              DEFCW(   UCA2ABCTL           , UCA2ABCTL_)
  10769.1  001C00              sfrb UCA2ABCTL_L = (0x610u);
  10769.2  001C00              sfrb UCA2ABCTL_H = (0x610u)+1;
  10769.3  001C00              sfrw UCA2ABCTL   = (0x610u);
  10769.4  001C00                    endm
  10770    001C00              #define  UCA2IRCTL_                     
                                (0x612u)        /* eUSCI_Ax IrDA Control Word
                                Register */
  10771    001C00              DEFCW(   UCA2IRCTL           , UCA2IRCTL_)
  10771.1  001C00              sfrb UCA2IRCTL_L = (0x612u);
  10771.2  001C00              sfrb UCA2IRCTL_H = (0x612u)+1;
  10771.3  001C00              sfrw UCA2IRCTL   = (0x612u);
  10771.4  001C00                    endm
  10772    001C00              #define  UCA2IE_                        
                                (0x61Au)        /* eUSCI_Ax Interrupt Enable
                                Register */
  10773    001C00              DEFCW(   UCA2IE              , UCA2IE_)
  10773.1  001C00              sfrb UCA2IE_L = (0x61Au);
  10773.2  001C00              sfrb UCA2IE_H = (0x61Au)+1;
  10773.3  001C00              sfrw UCA2IE   = (0x61Au);
  10773.4  001C00                    endm
  10774    001C00              #define  UCA2IFG_                       
                                (0x61Cu)        /* eUSCI_Ax Interrupt Flag
                                Register */
  10775    001C00              DEFCW(   UCA2IFG             , UCA2IFG_)
  10775.1  001C00              sfrb UCA2IFG_L = (0x61Cu);
  10775.2  001C00              sfrb UCA2IFG_H = (0x61Cu)+1;
  10775.3  001C00              sfrw UCA2IFG   = (0x61Cu);
  10775.4  001C00                    endm
  10776    001C00              #define  UCA2IV_                        
                                (0x61Eu)        /* eUSCI_Ax Interrupt Vector
                                Register */
  10777    001C00              DEFCW(   UCA2IV              , UCA2IV_)
  10777.1  001C00              sfrb UCA2IV_L = (0x61Eu);
  10777.2  001C00              sfrb UCA2IV_H = (0x61Eu)+1;
  10777.3  001C00              sfrw UCA2IV   = (0x61Eu);
  10777.4  001C00                    endm
  10778    001C00              
  10779    001C00              /* eUSCI_A2 Register Offsets */
  10780    001C00              #define OFS_UCA2CTLW0                   
                                (0x0000u)
  10781    001C00              #define OFS_UCA2CTLW0_L                 
                                OFS_UCA2CTLW0
  10782    001C00              #define OFS_UCA2CTLW0_H                 
                                OFS_UCA2CTLW0+1
  10783    001C00              #define OFS_UCA2CTLW1                   
                                (0x0002u)
  10784    001C00              #define OFS_UCA2CTLW1_L                 
                                OFS_UCA2CTLW1
  10785    001C00              #define OFS_UCA2CTLW1_H                 
                                OFS_UCA2CTLW1+1
  10786    001C00              #define OFS_UCA2BRW                     
                                (0x0006u)
  10787    001C00              #define OFS_UCA2BRW_L                   
                                OFS_UCA2BRW
  10788    001C00              #define OFS_UCA2BRW_H                   
                                OFS_UCA2BRW+1
  10789    001C00              #define OFS_UCA2MCTLW                   
                                (0x0008u)
  10790    001C00              #define OFS_UCA2MCTLW_L                 
                                OFS_UCA2MCTLW
  10791    001C00              #define OFS_UCA2MCTLW_H                 
                                OFS_UCA2MCTLW+1
  10792    001C00              #define OFS_UCA2STATW                   
                                (0x000Au)
  10793    001C00              #define OFS_UCA2STATW_L                 
                                OFS_UCA2STATW
  10794    001C00              #define OFS_UCA2STATW_H                 
                                OFS_UCA2STATW+1
  10795    001C00              #define OFS_UCA2RXBUF                   
                                (0x000Cu)
  10796    001C00              #define OFS_UCA2RXBUF_L                 
                                OFS_UCA2RXBUF
  10797    001C00              #define OFS_UCA2RXBUF_H                 
                                OFS_UCA2RXBUF+1
  10798    001C00              #define OFS_UCA2TXBUF                   
                                (0x000Eu)
  10799    001C00              #define OFS_UCA2TXBUF_L                 
                                OFS_UCA2TXBUF
  10800    001C00              #define OFS_UCA2TXBUF_H                 
                                OFS_UCA2TXBUF+1
  10801    001C00              #define OFS_UCA2ABCTL                   
                                (0x0010u)
  10802    001C00              #define OFS_UCA2ABCTL_L                 
                                OFS_UCA2ABCTL
  10803    001C00              #define OFS_UCA2ABCTL_H                 
                                OFS_UCA2ABCTL+1
  10804    001C00              #define OFS_UCA2IRCTL                   
                                (0x0012u)
  10805    001C00              #define OFS_UCA2IRCTL_L                 
                                OFS_UCA2IRCTL
  10806    001C00              #define OFS_UCA2IRCTL_H                 
                                OFS_UCA2IRCTL+1
  10807    001C00              #define OFS_UCA2IE                      
                                (0x001Au)
  10808    001C00              #define OFS_UCA2IE_L                    
                                OFS_UCA2IE
  10809    001C00              #define OFS_UCA2IE_H                    
                                OFS_UCA2IE+1
  10810    001C00              #define OFS_UCA2IFG                     
                                (0x001Cu)
  10811    001C00              #define OFS_UCA2IFG_L                   
                                OFS_UCA2IFG
  10812    001C00              #define OFS_UCA2IFG_H                   
                                OFS_UCA2IFG+1
  10813    001C00              #define OFS_UCA2IV                      
                                (0x001Eu)
  10814    001C00              #define OFS_UCA2IV_L                    
                                OFS_UCA2IV
  10815    001C00              #define OFS_UCA2IV_H                    
                                OFS_UCA2IV+1
  10816    001C00              
  10817    001C00              /* No control bits available or already defined
                                for another module */
  10818    001C00              
  10819    001C00              /***********************************************
                               ******************************
  10820    001C00               eUSCI_A3 Registers
  10821    001C00              ************************************************
                               *****************************/
  10822    001C00              
  10823    001C00              #define __MSP430_HAS_EUSCI_A3__               /*
                                Definition to show that module is available
                                */
  10824    001C00              #ifndef __MSP430_HAS_EUSCI_Ax__
  10825    001C00              #define __MSP430_HAS_EUSCI_Ax__
  10826    001C00              #endif
  10827    001C00              #define __MSP430_BASEADDRESS_EUSCI_A3__
                                0x0620
  10828    001C00              #define EUSCI_A3_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_A3__
  10829    001C00              
  10830    001C00              #define  UCA3CTLW0_                     
                                (0x620u)        /* eUSCI_Ax Control Word
                                Register 0 */
  10831    001C00              DEFCW(   UCA3CTLW0           , UCA3CTLW0_)
  10831.1  001C00              sfrb UCA3CTLW0_L = (0x620u);
  10831.2  001C00              sfrb UCA3CTLW0_H = (0x620u)+1;
  10831.3  001C00              sfrw UCA3CTLW0   = (0x620u);
  10831.4  001C00                    endm
  10832    001C00              #define  UCA3CTLW1_                     
                                (0x622u)        /* eUSCI_Ax Control Word
                                Register 1 */
  10833    001C00              DEFCW(   UCA3CTLW1           , UCA3CTLW1_)
  10833.1  001C00              sfrb UCA3CTLW1_L = (0x622u);
  10833.2  001C00              sfrb UCA3CTLW1_H = (0x622u)+1;
  10833.3  001C00              sfrw UCA3CTLW1   = (0x622u);
  10833.4  001C00                    endm
  10834    001C00              #define  UCA3BRW_                       
                                (0x626u)        /* eUSCI_Ax Baud Rate Control
                                Word Register */
  10835    001C00              DEFCW(   UCA3BRW             , UCA3BRW_)
  10835.1  001C00              sfrb UCA3BRW_L = (0x626u);
  10835.2  001C00              sfrb UCA3BRW_H = (0x626u)+1;
  10835.3  001C00              sfrw UCA3BRW   = (0x626u);
  10835.4  001C00                    endm
  10836    001C00              #define  UCA3MCTLW_                     
                                (0x628u)        /* eUSCI_Ax Modulation Control
                                Word Register */
  10837    001C00              DEFCW(   UCA3MCTLW           , UCA3MCTLW_)
  10837.1  001C00              sfrb UCA3MCTLW_L = (0x628u);
  10837.2  001C00              sfrb UCA3MCTLW_H = (0x628u)+1;
  10837.3  001C00              sfrw UCA3MCTLW   = (0x628u);
  10837.4  001C00                    endm
  10838    001C00              #define  UCA3STATW_                     
                                (0x62Au)        /* eUSCI_Ax Status Register
                                */
  10839    001C00              DEFCW(   UCA3STATW           , UCA3STATW_)
  10839.1  001C00              sfrb UCA3STATW_L = (0x62Au);
  10839.2  001C00              sfrb UCA3STATW_H = (0x62Au)+1;
  10839.3  001C00              sfrw UCA3STATW   = (0x62Au);
  10839.4  001C00                    endm
  10840    001C00              #define  UCA3RXBUF_                     
                                (0x62Cu)        /* eUSCI_Ax Receive Buffer
                                Register */
  10841    001C00              DEFCW(   UCA3RXBUF           , UCA3RXBUF_)
  10841.1  001C00              sfrb UCA3RXBUF_L = (0x62Cu);
  10841.2  001C00              sfrb UCA3RXBUF_H = (0x62Cu)+1;
  10841.3  001C00              sfrw UCA3RXBUF   = (0x62Cu);
  10841.4  001C00                    endm
  10842    001C00              #define  UCA3TXBUF_                     
                                (0x62Eu)        /* eUSCI_Ax Transmit Buffer
                                Register */
  10843    001C00              DEFCW(   UCA3TXBUF           , UCA3TXBUF_)
  10843.1  001C00              sfrb UCA3TXBUF_L = (0x62Eu);
  10843.2  001C00              sfrb UCA3TXBUF_H = (0x62Eu)+1;
  10843.3  001C00              sfrw UCA3TXBUF   = (0x62Eu);
  10843.4  001C00                    endm
  10844    001C00              #define  UCA3ABCTL_                     
                                (0x630u)        /* eUSCI_Ax Auto Baud Rate
                                Control Register */
  10845    001C00              DEFCW(   UCA3ABCTL           , UCA3ABCTL_)
  10845.1  001C00              sfrb UCA3ABCTL_L = (0x630u);
  10845.2  001C00              sfrb UCA3ABCTL_H = (0x630u)+1;
  10845.3  001C00              sfrw UCA3ABCTL   = (0x630u);
  10845.4  001C00                    endm
  10846    001C00              #define  UCA3IRCTL_                     
                                (0x632u)        /* eUSCI_Ax IrDA Control Word
                                Register */
  10847    001C00              DEFCW(   UCA3IRCTL           , UCA3IRCTL_)
  10847.1  001C00              sfrb UCA3IRCTL_L = (0x632u);
  10847.2  001C00              sfrb UCA3IRCTL_H = (0x632u)+1;
  10847.3  001C00              sfrw UCA3IRCTL   = (0x632u);
  10847.4  001C00                    endm
  10848    001C00              #define  UCA3IE_                        
                                (0x63Au)        /* eUSCI_Ax Interrupt Enable
                                Register */
  10849    001C00              DEFCW(   UCA3IE              , UCA3IE_)
  10849.1  001C00              sfrb UCA3IE_L = (0x63Au);
  10849.2  001C00              sfrb UCA3IE_H = (0x63Au)+1;
  10849.3  001C00              sfrw UCA3IE   = (0x63Au);
  10849.4  001C00                    endm
  10850    001C00              #define  UCA3IFG_                       
                                (0x63Cu)        /* eUSCI_Ax Interrupt Flag
                                Register */
  10851    001C00              DEFCW(   UCA3IFG             , UCA3IFG_)
  10851.1  001C00              sfrb UCA3IFG_L = (0x63Cu);
  10851.2  001C00              sfrb UCA3IFG_H = (0x63Cu)+1;
  10851.3  001C00              sfrw UCA3IFG   = (0x63Cu);
  10851.4  001C00                    endm
  10852    001C00              #define  UCA3IV_                        
                                (0x63Eu)        /* eUSCI_Ax Interrupt Vector
                                Register */
  10853    001C00              DEFCW(   UCA3IV              , UCA3IV_)
  10853.1  001C00              sfrb UCA3IV_L = (0x63Eu);
  10853.2  001C00              sfrb UCA3IV_H = (0x63Eu)+1;
  10853.3  001C00              sfrw UCA3IV   = (0x63Eu);
  10853.4  001C00                    endm
  10854    001C00              
  10855    001C00              /* eUSCI_A3 Register Offsets */
  10856    001C00              #define OFS_UCA3CTLW0                   
                                (0x0000u)
  10857    001C00              #define OFS_UCA3CTLW0_L                 
                                OFS_UCA3CTLW0
  10858    001C00              #define OFS_UCA3CTLW0_H                 
                                OFS_UCA3CTLW0+1
  10859    001C00              #define OFS_UCA3CTLW1                   
                                (0x0002u)
  10860    001C00              #define OFS_UCA3CTLW1_L                 
                                OFS_UCA3CTLW1
  10861    001C00              #define OFS_UCA3CTLW1_H                 
                                OFS_UCA3CTLW1+1
  10862    001C00              #define OFS_UCA3BRW                     
                                (0x0006u)
  10863    001C00              #define OFS_UCA3BRW_L                   
                                OFS_UCA3BRW
  10864    001C00              #define OFS_UCA3BRW_H                   
                                OFS_UCA3BRW+1
  10865    001C00              #define OFS_UCA3MCTLW                   
                                (0x0008u)
  10866    001C00              #define OFS_UCA3MCTLW_L                 
                                OFS_UCA3MCTLW
  10867    001C00              #define OFS_UCA3MCTLW_H                 
                                OFS_UCA3MCTLW+1
  10868    001C00              #define OFS_UCA3STATW                   
                                (0x000Au)
  10869    001C00              #define OFS_UCA3STATW_L                 
                                OFS_UCA3STATW
  10870    001C00              #define OFS_UCA3STATW_H                 
                                OFS_UCA3STATW+1
  10871    001C00              #define OFS_UCA3RXBUF                   
                                (0x000Cu)
  10872    001C00              #define OFS_UCA3RXBUF_L                 
                                OFS_UCA3RXBUF
  10873    001C00              #define OFS_UCA3RXBUF_H                 
                                OFS_UCA3RXBUF+1
  10874    001C00              #define OFS_UCA3TXBUF                   
                                (0x000Eu)
  10875    001C00              #define OFS_UCA3TXBUF_L                 
                                OFS_UCA3TXBUF
  10876    001C00              #define OFS_UCA3TXBUF_H                 
                                OFS_UCA3TXBUF+1
  10877    001C00              #define OFS_UCA3ABCTL                   
                                (0x0010u)
  10878    001C00              #define OFS_UCA3ABCTL_L                 
                                OFS_UCA3ABCTL
  10879    001C00              #define OFS_UCA3ABCTL_H                 
                                OFS_UCA3ABCTL+1
  10880    001C00              #define OFS_UCA3IRCTL                   
                                (0x0012u)
  10881    001C00              #define OFS_UCA3IRCTL_L                 
                                OFS_UCA3IRCTL
  10882    001C00              #define OFS_UCA3IRCTL_H                 
                                OFS_UCA3IRCTL+1
  10883    001C00              #define OFS_UCA3IE                      
                                (0x001Au)
  10884    001C00              #define OFS_UCA3IE_L                    
                                OFS_UCA3IE
  10885    001C00              #define OFS_UCA3IE_H                    
                                OFS_UCA3IE+1
  10886    001C00              #define OFS_UCA3IFG                     
                                (0x001Cu)
  10887    001C00              #define OFS_UCA3IFG_L                   
                                OFS_UCA3IFG
  10888    001C00              #define OFS_UCA3IFG_H                   
                                OFS_UCA3IFG+1
  10889    001C00              #define OFS_UCA3IV                      
                                (0x001Eu)
  10890    001C00              #define OFS_UCA3IV_L                    
                                OFS_UCA3IV
  10891    001C00              #define OFS_UCA3IV_H                    
                                OFS_UCA3IV+1
  10892    001C00              
  10893    001C00              /* No control bits available or already defined
                                for another module */
  10894    001C00              
  10895    001C00              /***********************************************
                               ******************************
  10896    001C00               eUSCI_B0 Registers
  10897    001C00              ************************************************
                               *****************************/
  10898    001C00              
  10899    001C00              #define __MSP430_HAS_EUSCI_B0__               /*
                                Definition to show that module is available
                                */
  10900    001C00              #ifndef __MSP430_HAS_EUSCI_Bx__
  10901    001C00              #define __MSP430_HAS_EUSCI_Bx__
  10902    001C00              #endif
  10903    001C00              #define __MSP430_BASEADDRESS_EUSCI_B0__
                                0x0640
  10904    001C00              #define EUSCI_B0_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_B0__
  10905    001C00              
  10906    001C00              #define  UCB0CTLW0_                     
                                (0x640u)        /* eUSCI_Bx Control Word
                                Register 0 */
  10907    001C00              DEFCW(   UCB0CTLW0           , UCB0CTLW0_)
  10907.1  001C00              sfrb UCB0CTLW0_L = (0x640u);
  10907.2  001C00              sfrb UCB0CTLW0_H = (0x640u)+1;
  10907.3  001C00              sfrw UCB0CTLW0   = (0x640u);
  10907.4  001C00                    endm
  10908    001C00              #define  UCB0CTLW1_                     
                                (0x642u)        /* eUSCI_Bx Control Word
                                Register 1 */
  10909    001C00              DEFCW(   UCB0CTLW1           , UCB0CTLW1_)
  10909.1  001C00              sfrb UCB0CTLW1_L = (0x642u);
  10909.2  001C00              sfrb UCB0CTLW1_H = (0x642u)+1;
  10909.3  001C00              sfrw UCB0CTLW1   = (0x642u);
  10909.4  001C00                    endm
  10910    001C00              #define  UCB0BRW_                       
                                (0x646u)        /* eUSCI_Bx Baud Rate Control
                                Word Register */
  10911    001C00              DEFCW(   UCB0BRW             , UCB0BRW_)
  10911.1  001C00              sfrb UCB0BRW_L = (0x646u);
  10911.2  001C00              sfrb UCB0BRW_H = (0x646u)+1;
  10911.3  001C00              sfrw UCB0BRW   = (0x646u);
  10911.4  001C00                    endm
  10912    001C00              #define  UCB0STATW_                     
                                (0x648u)        /* eUSCI_Bx Status Register
                                */
  10913    001C00              DEFCW(   UCB0STATW           , UCB0STATW_)
  10913.1  001C00              sfrb UCB0STATW_L = (0x648u);
  10913.2  001C00              sfrb UCB0STATW_H = (0x648u)+1;
  10913.3  001C00              sfrw UCB0STATW   = (0x648u);
  10913.4  001C00                    endm
  10914    001C00              #define  UCB0TBCNT_                     
                                (0x64Au)        /* eUSCI_Bx Byte Counter
                                Threshold Register */
  10915    001C00              DEFCW(   UCB0TBCNT           , UCB0TBCNT_)
  10915.1  001C00              sfrb UCB0TBCNT_L = (0x64Au);
  10915.2  001C00              sfrb UCB0TBCNT_H = (0x64Au)+1;
  10915.3  001C00              sfrw UCB0TBCNT   = (0x64Au);
  10915.4  001C00                    endm
  10916    001C00              #define  UCB0RXBUF_                     
                                (0x64Cu)        /* eUSCI_Bx Receive Buffer
                                Register */
  10917    001C00              DEFCW(   UCB0RXBUF           , UCB0RXBUF_)
  10917.1  001C00              sfrb UCB0RXBUF_L = (0x64Cu);
  10917.2  001C00              sfrb UCB0RXBUF_H = (0x64Cu)+1;
  10917.3  001C00              sfrw UCB0RXBUF   = (0x64Cu);
  10917.4  001C00                    endm
  10918    001C00              #define  UCB0TXBUF_                     
                                (0x64Eu)        /* eUSCI_Bx Transmit Buffer
                                Register */
  10919    001C00              DEFCW(   UCB0TXBUF           , UCB0TXBUF_)
  10919.1  001C00              sfrb UCB0TXBUF_L = (0x64Eu);
  10919.2  001C00              sfrb UCB0TXBUF_H = (0x64Eu)+1;
  10919.3  001C00              sfrw UCB0TXBUF   = (0x64Eu);
  10919.4  001C00                    endm
  10920    001C00              #define  UCB0I2COA0_                    
                                (0x654u)        /* eUSCI_Bx I2C Own Address 0
                                Register */
  10921    001C00              DEFCW(   UCB0I2COA0          , UCB0I2COA0_)
  10921.1  001C00              sfrb UCB0I2COA0_L = (0x654u);
  10921.2  001C00              sfrb UCB0I2COA0_H = (0x654u)+1;
  10921.3  001C00              sfrw UCB0I2COA0   = (0x654u);
  10921.4  001C00                    endm
  10922    001C00              #define  UCB0I2COA1_                    
                                (0x656u)        /* eUSCI_Bx I2C Own Address 1
                                Register */
  10923    001C00              DEFCW(   UCB0I2COA1          , UCB0I2COA1_)
  10923.1  001C00              sfrb UCB0I2COA1_L = (0x656u);
  10923.2  001C00              sfrb UCB0I2COA1_H = (0x656u)+1;
  10923.3  001C00              sfrw UCB0I2COA1   = (0x656u);
  10923.4  001C00                    endm
  10924    001C00              #define  UCB0I2COA2_                    
                                (0x658u)        /* eUSCI_Bx I2C Own Address 2
                                Register */
  10925    001C00              DEFCW(   UCB0I2COA2          , UCB0I2COA2_)
  10925.1  001C00              sfrb UCB0I2COA2_L = (0x658u);
  10925.2  001C00              sfrb UCB0I2COA2_H = (0x658u)+1;
  10925.3  001C00              sfrw UCB0I2COA2   = (0x658u);
  10925.4  001C00                    endm
  10926    001C00              #define  UCB0I2COA3_                    
                                (0x65Au)        /* eUSCI_Bx I2C Own Address 3
                                Register */
  10927    001C00              DEFCW(   UCB0I2COA3          , UCB0I2COA3_)
  10927.1  001C00              sfrb UCB0I2COA3_L = (0x65Au);
  10927.2  001C00              sfrb UCB0I2COA3_H = (0x65Au)+1;
  10927.3  001C00              sfrw UCB0I2COA3   = (0x65Au);
  10927.4  001C00                    endm
  10928    001C00              #define  UCB0ADDRX_                     
                                (0x65Cu)        /* eUSCI_Bx I2C Received
                                Address Register */
  10929    001C00              DEFCW(   UCB0ADDRX           , UCB0ADDRX_)
  10929.1  001C00              sfrb UCB0ADDRX_L = (0x65Cu);
  10929.2  001C00              sfrb UCB0ADDRX_H = (0x65Cu)+1;
  10929.3  001C00              sfrw UCB0ADDRX   = (0x65Cu);
  10929.4  001C00                    endm
  10930    001C00              #define  UCB0ADDMASK_                   
                                (0x65Eu)        /* eUSCI_Bx I2C Address Mask
                                Register */
  10931    001C00              DEFCW(   UCB0ADDMASK         , UCB0ADDMASK_)
  10931.1  001C00              sfrb UCB0ADDMASK_L = (0x65Eu);
  10931.2  001C00              sfrb UCB0ADDMASK_H = (0x65Eu)+1;
  10931.3  001C00              sfrw UCB0ADDMASK   = (0x65Eu);
  10931.4  001C00                    endm
  10932    001C00              #define  UCB0I2CSA_                     
                                (0x660u)        /* eUSCI_Bx I2C Slave Address
                                Register */
  10933    001C00              DEFCW(   UCB0I2CSA           , UCB0I2CSA_)
  10933.1  001C00              sfrb UCB0I2CSA_L = (0x660u);
  10933.2  001C00              sfrb UCB0I2CSA_H = (0x660u)+1;
  10933.3  001C00              sfrw UCB0I2CSA   = (0x660u);
  10933.4  001C00                    endm
  10934    001C00              #define  UCB0IE_                        
                                (0x66Au)        /* eUSCI_Bx Interrupt Enable
                                Register */
  10935    001C00              DEFCW(   UCB0IE              , UCB0IE_)
  10935.1  001C00              sfrb UCB0IE_L = (0x66Au);
  10935.2  001C00              sfrb UCB0IE_H = (0x66Au)+1;
  10935.3  001C00              sfrw UCB0IE   = (0x66Au);
  10935.4  001C00                    endm
  10936    001C00              #define  UCB0IFG_                       
                                (0x66Cu)        /* eUSCI_Bx Interrupt Flag
                                Register */
  10937    001C00              DEFCW(   UCB0IFG             , UCB0IFG_)
  10937.1  001C00              sfrb UCB0IFG_L = (0x66Cu);
  10937.2  001C00              sfrb UCB0IFG_H = (0x66Cu)+1;
  10937.3  001C00              sfrw UCB0IFG   = (0x66Cu);
  10937.4  001C00                    endm
  10938    001C00              #define  UCB0IV_                        
                                (0x66Eu)        /* eUSCI_Bx Interrupt Vector
                                Register */
  10939    001C00              DEFCW(   UCB0IV              , UCB0IV_)
  10939.1  001C00              sfrb UCB0IV_L = (0x66Eu);
  10939.2  001C00              sfrb UCB0IV_H = (0x66Eu)+1;
  10939.3  001C00              sfrw UCB0IV   = (0x66Eu);
  10939.4  001C00                    endm
  10940    001C00              
  10941    001C00              /* eUSCI_B0 Register Offsets */
  10942    001C00              #define OFS_UCB0CTLW0                   
                                (0x0000u)
  10943    001C00              #define OFS_UCB0CTLW0_L                 
                                OFS_UCB0CTLW0
  10944    001C00              #define OFS_UCB0CTLW0_H                 
                                OFS_UCB0CTLW0+1
  10945    001C00              #define OFS_UCB0CTLW1                   
                                (0x0002u)
  10946    001C00              #define OFS_UCB0CTLW1_L                 
                                OFS_UCB0CTLW1
  10947    001C00              #define OFS_UCB0CTLW1_H                 
                                OFS_UCB0CTLW1+1
  10948    001C00              #define OFS_UCB0BRW                     
                                (0x0006u)
  10949    001C00              #define OFS_UCB0BRW_L                   
                                OFS_UCB0BRW
  10950    001C00              #define OFS_UCB0BRW_H                   
                                OFS_UCB0BRW+1
  10951    001C00              #define OFS_UCB0STATW                   
                                (0x0008u)
  10952    001C00              #define OFS_UCB0STATW_L                 
                                OFS_UCB0STATW
  10953    001C00              #define OFS_UCB0STATW_H                 
                                OFS_UCB0STATW+1
  10954    001C00              #define OFS_UCB0TBCNT                   
                                (0x000Au)
  10955    001C00              #define OFS_UCB0TBCNT_L                 
                                OFS_UCB0TBCNT
  10956    001C00              #define OFS_UCB0TBCNT_H                 
                                OFS_UCB0TBCNT+1
  10957    001C00              #define OFS_UCB0RXBUF                   
                                (0x000Cu)
  10958    001C00              #define OFS_UCB0RXBUF_L                 
                                OFS_UCB0RXBUF
  10959    001C00              #define OFS_UCB0RXBUF_H                 
                                OFS_UCB0RXBUF+1
  10960    001C00              #define OFS_UCB0TXBUF                   
                                (0x000Eu)
  10961    001C00              #define OFS_UCB0TXBUF_L                 
                                OFS_UCB0TXBUF
  10962    001C00              #define OFS_UCB0TXBUF_H                 
                                OFS_UCB0TXBUF+1
  10963    001C00              #define OFS_UCB0I2COA0                  
                                (0x0014u)
  10964    001C00              #define OFS_UCB0I2COA0_L                
                                OFS_UCB0I2COA0
  10965    001C00              #define OFS_UCB0I2COA0_H                
                                OFS_UCB0I2COA0+1
  10966    001C00              #define OFS_UCB0I2COA1                  
                                (0x0016u)
  10967    001C00              #define OFS_UCB0I2COA1_L                
                                OFS_UCB0I2COA1
  10968    001C00              #define OFS_UCB0I2COA1_H                
                                OFS_UCB0I2COA1+1
  10969    001C00              #define OFS_UCB0I2COA2                  
                                (0x0018u)
  10970    001C00              #define OFS_UCB0I2COA2_L                
                                OFS_UCB0I2COA2
  10971    001C00              #define OFS_UCB0I2COA2_H                
                                OFS_UCB0I2COA2+1
  10972    001C00              #define OFS_UCB0I2COA3                  
                                (0x001Au)
  10973    001C00              #define OFS_UCB0I2COA3_L                
                                OFS_UCB0I2COA3
  10974    001C00              #define OFS_UCB0I2COA3_H                
                                OFS_UCB0I2COA3+1
  10975    001C00              #define OFS_UCB0ADDRX                   
                                (0x001Cu)
  10976    001C00              #define OFS_UCB0ADDRX_L                 
                                OFS_UCB0ADDRX
  10977    001C00              #define OFS_UCB0ADDRX_H                 
                                OFS_UCB0ADDRX+1
  10978    001C00              #define OFS_UCB0ADDMASK                 
                                (0x001Eu)
  10979    001C00              #define OFS_UCB0ADDMASK_L               
                                OFS_UCB0ADDMASK
  10980    001C00              #define OFS_UCB0ADDMASK_H               
                                OFS_UCB0ADDMASK+1
  10981    001C00              #define OFS_UCB0I2CSA                   
                                (0x0020u)
  10982    001C00              #define OFS_UCB0I2CSA_L                 
                                OFS_UCB0I2CSA
  10983    001C00              #define OFS_UCB0I2CSA_H                 
                                OFS_UCB0I2CSA+1
  10984    001C00              #define OFS_UCB0IE                      
                                (0x002Au)
  10985    001C00              #define OFS_UCB0IE_L                    
                                OFS_UCB0IE
  10986    001C00              #define OFS_UCB0IE_H                    
                                OFS_UCB0IE+1
  10987    001C00              #define OFS_UCB0IFG                     
                                (0x002Cu)
  10988    001C00              #define OFS_UCB0IFG_L                   
                                OFS_UCB0IFG
  10989    001C00              #define OFS_UCB0IFG_H                   
                                OFS_UCB0IFG+1
  10990    001C00              #define OFS_UCB0IV                      
                                (0x002Eu)
  10991    001C00              #define OFS_UCB0IV_L                    
                                OFS_UCB0IV
  10992    001C00              #define OFS_UCB0IV_H                    
                                OFS_UCB0IV+1
  10993    001C00              
  10994    001C00              /* eUSCI_B0 Control Bits */
  10995    001C00              
  10996    001C00              /* UCB0CTLW0 Control Bits */
  10997    001C00              #define UCTXSTT                         
                                (0x0002)        /* Transmit START condition in
                                master mode */
  10998    001C00              #define UCTXSTT_L                       
                                (0x0002)
  10999    001C00              #define UCTXSTT_0                       
                                (0x0000)        /* Do not generate START
                                condition */
  11000    001C00              #define UCTXSTT_1                       
                                (0x0002)        /* Generate START condition
                                */
  11001    001C00              #define UCTXSTT_1_L                     
                                (0x0002)
  11002    001C00              #define UCTXSTP                         
                                (0x0004)        /* Transmit STOP condition in
                                master mode */
  11003    001C00              #define UCTXSTP_L                       
                                (0x0004)
  11004    001C00              #define UCTXSTP_0                       
                                (0x0000)        /* No STOP generated */
  11005    001C00              #define UCTXSTP_1                       
                                (0x0004)        /* Generate STOP */
  11006    001C00              #define UCTXSTP_1_L                     
                                (0x0004)
  11007    001C00              #define UCTXNACK                        
                                (0x0008)        /* Transmit a NACK */
  11008    001C00              #define UCTXNACK_L                      
                                (0x0008)
  11009    001C00              #define UCTXNACK_0                      
                                (0x0000)        /* Acknowledge normally
                                */
  11010    001C00              #define UCTXNACK_1                      
                                (0x0008)        /* Generate NACK */
  11011    001C00              #define UCTXNACK_1_L                    
                                (0x0008)
  11012    001C00              #define UCTR                            
                                (0x0010)        /* Transmitter/receiver
                                */
  11013    001C00              #define UCTR_L                          
                                (0x0010)
  11014    001C00              #define UCTR_0                          
                                (0x0000)        /* Receiver */
  11015    001C00              #define UCTR_1                          
                                (0x0010)        /* Transmitter */
  11016    001C00              #define UCTR_1_L                        
                                (0x0010)
  11017    001C00              #define UCTR__RX                        
                                (0x0000)        /* Receiver */
  11018    001C00              #define UCTR__TX                        
                                (0x0010)        /* Transmitter */
  11019    001C00              #define UCTR__TX_L                      
                                (0x0010)
  11020    001C00              #define UCTXACK                         
                                (0x0020)        /* Transmit ACK condition in
                                slave mode */
  11021    001C00              #define UCTXACK_L                       
                                (0x0020)
  11022    001C00              #define UCTXACK_0                       
                                (0x0000)        /* Do not acknowledge the slave
                                address */
  11023    001C00              #define UCTXACK_1                       
                                (0x0020)        /* Acknowledge the slave
                                address */
  11024    001C00              #define UCTXACK_1_L                     
                                (0x0020)
  11025    001C00              #define UCSSEL_3                        
                                (0x00c0)        /* SMCLK */
  11026    001C00              #define UCSSEL_3_L                      
                                (0x00c0)
  11027    001C00              #define UCSSEL__UCLKI                   
                                (0x0000)        /* UCLKI */
  11028    001C00              #define UCMM                            
                                (0x2000)        /* Multi-master environment
                                select */
  11029    001C00              #define UCMM_H                          
                                (0x0020)
  11030    001C00              #define UCMM_0                          
                                (0x0000)        /* Single master environment.
                                There is no other master in the 
  11031    001C00                                                              
                                           system. The address compare unit is
                                disabled. */
  11032    001C00              #define UCMM_1                          
                                (0x2000)        /* Multi-master environment
                                */
  11033    001C00              #define UCMM_1_H                        
                                (0x0020)
  11034    001C00              #define UCMM__SINGLE                    
                                (0x0000)        /* Single master environment.
                                There is no other master in the 
  11035    001C00                                                              
                                           system. The address compare unit is
                                disabled. */
  11036    001C00              #define UCMM__MULTI                     
                                (0x2000)        /* Multi-master environment
                                */
  11037    001C00              #define UCMM__MULTI_H                   
                                (0x0020)
  11038    001C00              #define UCSLA10                         
                                (0x4000)        /* Slave addressing mode select
                                */
  11039    001C00              #define UCSLA10_H                       
                                (0x0040)
  11040    001C00              #define UCSLA10_0                       
                                (0x0000)        /* Address slave with 7-bit
                                address */
  11041    001C00              #define UCSLA10_1                       
                                (0x4000)        /* Address slave with 10-bit
                                address */
  11042    001C00              #define UCSLA10_1_H                     
                                (0x0040)
  11043    001C00              #define UCSLA10__7BIT                   
                                (0x0000)        /* Address slave with 7-bit
                                address */
  11044    001C00              #define UCSLA10__10BIT                  
                                (0x4000)        /* Address slave with 10-bit
                                address */
  11045    001C00              #define UCSLA10__10BIT_H                
                                (0x0040)
  11046    001C00              #define UCA10                           
                                (0x8000)        /* Own addressing mode select
                                */
  11047    001C00              #define UCA10_H                         
                                (0x0080)
  11048    001C00              #define UCA10_0                         
                                (0x0000)        /* Own address is a 7-bit
                                address */
  11049    001C00              #define UCA10_1                         
                                (0x8000)        /* Own address is a 10-bit
                                address */
  11050    001C00              #define UCA10_1_H                       
                                (0x0080)
  11051    001C00              
  11052    001C00              /* UCB0CTLW1 Control Bits */
  11053    001C00              #define UCASTP                          
                                (0x000c)        /* Automatic STOP condition
                                generation */
  11054    001C00              #define UCASTP_L                        
                                (0x000c)
  11055    001C00              #define UCASTP0                         
                                (0x0004)        /* Automatic STOP condition
                                generation */
  11056    001C00              #define UCASTP0_L                       
                                (0x0004)
  11057    001C00              #define UCASTP1                         
                                (0x0008)        /* Automatic STOP condition
                                generation */
  11058    001C00              #define UCASTP1_L                       
                                (0x0008)
  11059    001C00              #define UCASTP_0                        
                                (0x0000)        /* No automatic STOP generation
                               . The STOP condition is generated 
  11060    001C00                                                              
                                           after the user sets the UCTXSTP bit.
                                The value in UCBxTBCNT is
  11061    001C00                                                              
                                           a don't care. */
  11062    001C00              #define UCASTP_1                        
                                (0x0004)        /* UCBCNTIFG is set with the
                                byte counter reaches the threshold 
  11063    001C00                                                              
                                           defined in UCBxTBCNT */
  11064    001C00              #define UCASTP_1_L                      
                                (0x0004)
  11065    001C00              #define UCASTP_2                        
                                (0x0008)        /* A STOP condition is
                                generated automatically after the byte
                                
  11066    001C00                                                              
                                           counter value reached UCBxTBCNT.
                                UCBCNTIFG is set with the 
  11067    001C00                                                              
                                           byte counter reaching the threshold
                                */
  11068    001C00              #define UCASTP_2_L                      
                                (0x0008)
  11069    001C00              #define UCSWACK                         
                                (0x0010)        /* SW or HW ACK control
                                */
  11070    001C00              #define UCSWACK_L                       
                                (0x0010)
  11071    001C00              #define UCSWACK_0                       
                                (0x0000)        /* The address acknowledge of
                                the slave is controlled by the 
  11072    001C00                                                              
                                           eUSCI_B module */
  11073    001C00              #define UCSWACK_1                       
                                (0x0010)        /* The user needs to trigger
                                the sending of the address ACK by 
  11074    001C00                                                              
                                           issuing UCTXACK */
  11075    001C00              #define UCSWACK_1_L                     
                                (0x0010)
  11076    001C00              #define UCSTPNACK                       
                                (0x0020)        /* ACK all master bytes
                                */
  11077    001C00              #define UCSTPNACK_L                     
                                (0x0020)
  11078    001C00              #define UCSTPNACK_0                     
                                (0x0000)        /* Send a non-acknowledge
                                before the STOP condition as a master
                                
  11079    001C00                                                              
                                           receiver (conform to I2C standard)
                                */
  11080    001C00              #define UCSTPNACK_1                     
                                (0x0020)        /* All bytes are acknowledged
                                by the eUSCI_B when configured as 
  11081    001C00                                                              
                                           master receiver */
  11082    001C00              #define UCSTPNACK_1_L                   
                                (0x0020)
  11083    001C00              #define UCCLTO                          
                                (0x00c0)        /* Clock low timeout select
                                */
  11084    001C00              #define UCCLTO_L                        
                                (0x00c0)
  11085    001C00              #define UCCLTO0                         
                                (0x0040)        /* Clock low timeout select
                                */
  11086    001C00              #define UCCLTO0_L                       
                                (0x0040)
  11087    001C00              #define UCCLTO1                         
                                (0x0080)        /* Clock low timeout select
                                */
  11088    001C00              #define UCCLTO1_L                       
                                (0x0080)
  11089    001C00              #define UCCLTO_0                        
                                (0x0000)        /* Disable clock low timeout
                                counter */
  11090    001C00              #define UCCLTO_1                        
                                (0x0040)        /* 135 000 SYSCLK cycles
                                (approximately 28 ms) */
  11091    001C00              #define UCCLTO_1_L                      
                                (0x0040)
  11092    001C00              #define UCCLTO_2                        
                                (0x0080)        /* 150 000 SYSCLK cycles
                                (approximately 31 ms) */
  11093    001C00              #define UCCLTO_2_L                      
                                (0x0080)
  11094    001C00              #define UCCLTO_3                        
                                (0x00c0)        /* 165 000 SYSCLK cycles
                                (approximately 34 ms) */
  11095    001C00              #define UCCLTO_3_L                      
                                (0x00c0)
  11096    001C00              #define UCETXINT                        
                                (0x0100)        /* Early UCTXIFG0 */
  11097    001C00              #define UCETXINT_H                      
                                (0x0001)
  11098    001C00              #define UCETXINT_0                      
                                (0x0000)        /* UCTXIFGx is set after an
                                address match with UCxI2COAx and the 
  11099    001C00                                                              
                                           direction bit indicating slave
                                transmit */
  11100    001C00              #define UCETXINT_1                      
                                (0x0100)        /* UCTXIFG0 is set for each
                                START condition */
  11101    001C00              #define UCETXINT_1_H                    
                                (0x0001)
  11102    001C00              
  11103    001C00              /* UCB0STATW Control Bits */
  11104    001C00              #define UCBBUSY                         
                                (0x0010)        /* Bus busy */
  11105    001C00              #define UCBBUSY_L                       
                                (0x0010)
  11106    001C00              #define UCBBUSY_0                       
                                (0x0000)        /* Bus inactive */
  11107    001C00              #define UCBBUSY_1                       
                                (0x0010)        /* Bus busy */
  11108    001C00              #define UCBBUSY_1_L                     
                                (0x0010)
  11109    001C00              #define UCBBUSY__IDLE                   
                                (0x0000)        /* Bus inactive */
  11110    001C00              #define UCBBUSY__BUSY                   
                                (0x0010)        /* Bus busy */
  11111    001C00              #define UCBBUSY__BUSY_L                 
                                (0x0010)
  11112    001C00              #define UCGC                            
                                (0x0020)        /* General call address
                                received */
  11113    001C00              #define UCGC_L                          
                                (0x0020)
  11114    001C00              #define UCGC_0                          
                                (0x0000)        /* No general call address
                                received */
  11115    001C00              #define UCGC_1                          
                                (0x0020)        /* General call address
                                received */
  11116    001C00              #define UCGC_1_L                        
                                (0x0020)
  11117    001C00              #define UCSCLLOW                        
                                (0x0040)        /* SCL low */
  11118    001C00              #define UCSCLLOW_L                      
                                (0x0040)
  11119    001C00              #define UCSCLLOW_0                      
                                (0x0000)        /* SCL is not held low
                                */
  11120    001C00              #define UCSCLLOW_1                      
                                (0x0040)        /* SCL is held low */
  11121    001C00              #define UCSCLLOW_1_L                    
                                (0x0040)
  11122    001C00              #define UCBCNT                          
                                (0xff00)        /* Hardware byte counter value
                                */
  11123    001C00              #define UCBCNT_H                        
                                (0x00ff)
  11124    001C00              #define UCBCNT0                         
                                (0x0100)        /* Hardware byte counter value
                                */
  11125    001C00              #define UCBCNT0_H                       
                                (0x0001)
  11126    001C00              #define UCBCNT1                         
                                (0x0200)        /* Hardware byte counter value
                                */
  11127    001C00              #define UCBCNT1_H                       
                                (0x0002)
  11128    001C00              #define UCBCNT2                         
                                (0x0400)        /* Hardware byte counter value
                                */
  11129    001C00              #define UCBCNT2_H                       
                                (0x0004)
  11130    001C00              #define UCBCNT3                         
                                (0x0800)        /* Hardware byte counter value
                                */
  11131    001C00              #define UCBCNT3_H                       
                                (0x0008)
  11132    001C00              #define UCBCNT4                         
                                (0x1000)        /* Hardware byte counter value
                                */
  11133    001C00              #define UCBCNT4_H                       
                                (0x0010)
  11134    001C00              #define UCBCNT5                         
                                (0x2000)        /* Hardware byte counter value
                                */
  11135    001C00              #define UCBCNT5_H                       
                                (0x0020)
  11136    001C00              #define UCBCNT6                         
                                (0x4000)        /* Hardware byte counter value
                                */
  11137    001C00              #define UCBCNT6_H                       
                                (0x0040)
  11138    001C00              #define UCBCNT7                         
                                (0x8000)        /* Hardware byte counter value
                                */
  11139    001C00              #define UCBCNT7_H                       
                                (0x0080)
  11140    001C00              
  11141    001C00              /* UCB0TBCNT Control Bits */
  11142    001C00              #define UCTBCNT                         
                                (0x00ff)        /* Byte counter threshold value
                                */
  11143    001C00              #define UCTBCNT_L                       
                                (0x00ff)
  11144    001C00              #define UCTBCNT0                        
                                (0x0001)        /* Byte counter threshold value
                                */
  11145    001C00              #define UCTBCNT0_L                      
                                (0x0001)
  11146    001C00              #define UCTBCNT1                        
                                (0x0002)        /* Byte counter threshold value
                                */
  11147    001C00              #define UCTBCNT1_L                      
                                (0x0002)
  11148    001C00              #define UCTBCNT2                        
                                (0x0004)        /* Byte counter threshold value
                                */
  11149    001C00              #define UCTBCNT2_L                      
                                (0x0004)
  11150    001C00              #define UCTBCNT3                        
                                (0x0008)        /* Byte counter threshold value
                                */
  11151    001C00              #define UCTBCNT3_L                      
                                (0x0008)
  11152    001C00              #define UCTBCNT4                        
                                (0x0010)        /* Byte counter threshold value
                                */
  11153    001C00              #define UCTBCNT4_L                      
                                (0x0010)
  11154    001C00              #define UCTBCNT5                        
                                (0x0020)        /* Byte counter threshold value
                                */
  11155    001C00              #define UCTBCNT5_L                      
                                (0x0020)
  11156    001C00              #define UCTBCNT6                        
                                (0x0040)        /* Byte counter threshold value
                                */
  11157    001C00              #define UCTBCNT6_L                      
                                (0x0040)
  11158    001C00              #define UCTBCNT7                        
                                (0x0080)        /* Byte counter threshold value
                                */
  11159    001C00              #define UCTBCNT7_L                      
                                (0x0080)
  11160    001C00              
  11161    001C00              /* UCB0I2COA0 Control Bits */
  11162    001C00              #define I2COA0                          
                                (0x03ff)        /* I2C own address */
  11163    001C00              #define I2COA0_L                        
                                (0x00ff)
  11164    001C00              #define I2COA0_H                        
                                (0x0003)
  11165    001C00              #define I2COA00                         
                                (0x0001)        /* I2C own address */
  11166    001C00              #define I2COA00_L                       
                                (0x0001)
  11167    001C00              #define I2COA01                         
                                (0x0002)        /* I2C own address */
  11168    001C00              #define I2COA01_L                       
                                (0x0002)
  11169    001C00              #define I2COA02                         
                                (0x0004)        /* I2C own address */
  11170    001C00              #define I2COA02_L                       
                                (0x0004)
  11171    001C00              #define I2COA03                         
                                (0x0008)        /* I2C own address */
  11172    001C00              #define I2COA03_L                       
                                (0x0008)
  11173    001C00              #define I2COA04                         
                                (0x0010)        /* I2C own address */
  11174    001C00              #define I2COA04_L                       
                                (0x0010)
  11175    001C00              #define I2COA05                         
                                (0x0020)        /* I2C own address */
  11176    001C00              #define I2COA05_L                       
                                (0x0020)
  11177    001C00              #define I2COA06                         
                                (0x0040)        /* I2C own address */
  11178    001C00              #define I2COA06_L                       
                                (0x0040)
  11179    001C00              #define I2COA07                         
                                (0x0080)        /* I2C own address */
  11180    001C00              #define I2COA07_L                       
                                (0x0080)
  11181    001C00              #define I2COA08                         
                                (0x0100)        /* I2C own address */
  11182    001C00              #define I2COA08_H                       
                                (0x0001)
  11183    001C00              #define I2COA09                         
                                (0x0200)        /* I2C own address */
  11184    001C00              #define I2COA09_H                       
                                (0x0002)
  11185    001C00              #define UCOAEN                          
                                (0x0400)        /* Own Address enable register
                                */
  11186    001C00              #define UCOAEN_H                        
                                (0x0004)
  11187    001C00              #define UCOAEN_0                        
                                (0x0000)        /* The slave address defined in
                                I2COA0 is disabled */
  11188    001C00              #define UCOAEN_1                        
                                (0x0400)        /* The slave address defined in
                                I2COA0 is enabled */
  11189    001C00              #define UCOAEN_1_H                      
                                (0x0004)
  11190    001C00              #define UCOAEN__DISABLE                 
                                (0x0000)        /* The slave address defined in
                                I2COA0 is disabled */
  11191    001C00              #define UCOAEN__ENABLE                  
                                (0x0400)        /* The slave address defined in
                                I2COA0 is enabled */
  11192    001C00              #define UCOAEN__ENABLE_H                
                                (0x0004)
  11193    001C00              #define UCGCEN                          
                                (0x8000)        /* General call response enable
                                */
  11194    001C00              #define UCGCEN_H                        
                                (0x0080)
  11195    001C00              #define UCGCEN_0                        
                                (0x0000)        /* Do not respond to a general
                                call */
  11196    001C00              #define UCGCEN_1                        
                                (0x8000)        /* Respond to a general call
                                */
  11197    001C00              #define UCGCEN_1_H                      
                                (0x0080)
  11198    001C00              
  11199    001C00              /* UCB0I2COA1 Control Bits */
  11200    001C00              #define I2COA1                          
                                (0x03ff)        /* I2C own address */
  11201    001C00              #define I2COA1_L                        
                                (0x00ff)
  11202    001C00              #define I2COA1_H                        
                                (0x0003)
  11203    001C00              #define I2COA10                         
                                (0x0001)        /* I2C own address */
  11204    001C00              #define I2COA10_L                       
                                (0x0001)
  11205    001C00              #define I2COA11                         
                                (0x0002)        /* I2C own address */
  11206    001C00              #define I2COA11_L                       
                                (0x0002)
  11207    001C00              #define I2COA12                         
                                (0x0004)        /* I2C own address */
  11208    001C00              #define I2COA12_L                       
                                (0x0004)
  11209    001C00              #define I2COA13                         
                                (0x0008)        /* I2C own address */
  11210    001C00              #define I2COA13_L                       
                                (0x0008)
  11211    001C00              #define I2COA14                         
                                (0x0010)        /* I2C own address */
  11212    001C00              #define I2COA14_L                       
                                (0x0010)
  11213    001C00              #define I2COA15                         
                                (0x0020)        /* I2C own address */
  11214    001C00              #define I2COA15_L                       
                                (0x0020)
  11215    001C00              #define I2COA16                         
                                (0x0040)        /* I2C own address */
  11216    001C00              #define I2COA16_L                       
                                (0x0040)
  11217    001C00              #define I2COA17                         
                                (0x0080)        /* I2C own address */
  11218    001C00              #define I2COA17_L                       
                                (0x0080)
  11219    001C00              #define I2COA18                         
                                (0x0100)        /* I2C own address */
  11220    001C00              #define I2COA18_H                       
                                (0x0001)
  11221    001C00              #define I2COA19                         
                                (0x0200)        /* I2C own address */
  11222    001C00              #define I2COA19_H                       
                                (0x0002)
  11223    001C00              
  11224    001C00              /* UCB0I2COA2 Control Bits */
  11225    001C00              #define I2COA2                          
                                (0x03ff)        /* I2C own address */
  11226    001C00              #define I2COA2_L                        
                                (0x00ff)
  11227    001C00              #define I2COA2_H                        
                                (0x0003)
  11228    001C00              #define I2COA20                         
                                (0x0001)        /* I2C own address */
  11229    001C00              #define I2COA20_L                       
                                (0x0001)
  11230    001C00              #define I2COA21                         
                                (0x0002)        /* I2C own address */
  11231    001C00              #define I2COA21_L                       
                                (0x0002)
  11232    001C00              #define I2COA22                         
                                (0x0004)        /* I2C own address */
  11233    001C00              #define I2COA22_L                       
                                (0x0004)
  11234    001C00              #define I2COA23                         
                                (0x0008)        /* I2C own address */
  11235    001C00              #define I2COA23_L                       
                                (0x0008)
  11236    001C00              #define I2COA24                         
                                (0x0010)        /* I2C own address */
  11237    001C00              #define I2COA24_L                       
                                (0x0010)
  11238    001C00              #define I2COA25                         
                                (0x0020)        /* I2C own address */
  11239    001C00              #define I2COA25_L                       
                                (0x0020)
  11240    001C00              #define I2COA26                         
                                (0x0040)        /* I2C own address */
  11241    001C00              #define I2COA26_L                       
                                (0x0040)
  11242    001C00              #define I2COA27                         
                                (0x0080)        /* I2C own address */
  11243    001C00              #define I2COA27_L                       
                                (0x0080)
  11244    001C00              #define I2COA28                         
                                (0x0100)        /* I2C own address */
  11245    001C00              #define I2COA28_H                       
                                (0x0001)
  11246    001C00              #define I2COA29                         
                                (0x0200)        /* I2C own address */
  11247    001C00              #define I2COA29_H                       
                                (0x0002)
  11248    001C00              
  11249    001C00              /* UCB0I2COA3 Control Bits */
  11250    001C00              #define I2COA3                          
                                (0x03ff)        /* I2C own address */
  11251    001C00              #define I2COA3_L                        
                                (0x00ff)
  11252    001C00              #define I2COA3_H                        
                                (0x0003)
  11253    001C00              #define I2COA30                         
                                (0x0001)        /* I2C own address */
  11254    001C00              #define I2COA30_L                       
                                (0x0001)
  11255    001C00              #define I2COA31                         
                                (0x0002)        /* I2C own address */
  11256    001C00              #define I2COA31_L                       
                                (0x0002)
  11257    001C00              #define I2COA32                         
                                (0x0004)        /* I2C own address */
  11258    001C00              #define I2COA32_L                       
                                (0x0004)
  11259    001C00              #define I2COA33                         
                                (0x0008)        /* I2C own address */
  11260    001C00              #define I2COA33_L                       
                                (0x0008)
  11261    001C00              #define I2COA34                         
                                (0x0010)        /* I2C own address */
  11262    001C00              #define I2COA34_L                       
                                (0x0010)
  11263    001C00              #define I2COA35                         
                                (0x0020)        /* I2C own address */
  11264    001C00              #define I2COA35_L                       
                                (0x0020)
  11265    001C00              #define I2COA36                         
                                (0x0040)        /* I2C own address */
  11266    001C00              #define I2COA36_L                       
                                (0x0040)
  11267    001C00              #define I2COA37                         
                                (0x0080)        /* I2C own address */
  11268    001C00              #define I2COA37_L                       
                                (0x0080)
  11269    001C00              #define I2COA38                         
                                (0x0100)        /* I2C own address */
  11270    001C00              #define I2COA38_H                       
                                (0x0001)
  11271    001C00              #define I2COA39                         
                                (0x0200)        /* I2C own address */
  11272    001C00              #define I2COA39_H                       
                                (0x0002)
  11273    001C00              
  11274    001C00              /* UCB0ADDRX Control Bits */
  11275    001C00              #define ADDRX                           
                                (0x03ff)        /* Received Address Register
                                */
  11276    001C00              #define ADDRX_L                         
                                (0x00ff)
  11277    001C00              #define ADDRX_H                         
                                (0x0003)
  11278    001C00              #define ADDRX0                          
                                (0x0001)        /* Received Address Register
                                */
  11279    001C00              #define ADDRX0_L                        
                                (0x0001)
  11280    001C00              #define ADDRX1                          
                                (0x0002)        /* Received Address Register
                                */
  11281    001C00              #define ADDRX1_L                        
                                (0x0002)
  11282    001C00              #define ADDRX2                          
                                (0x0004)        /* Received Address Register
                                */
  11283    001C00              #define ADDRX2_L                        
                                (0x0004)
  11284    001C00              #define ADDRX3                          
                                (0x0008)        /* Received Address Register
                                */
  11285    001C00              #define ADDRX3_L                        
                                (0x0008)
  11286    001C00              #define ADDRX4                          
                                (0x0010)        /* Received Address Register
                                */
  11287    001C00              #define ADDRX4_L                        
                                (0x0010)
  11288    001C00              #define ADDRX5                          
                                (0x0020)        /* Received Address Register
                                */
  11289    001C00              #define ADDRX5_L                        
                                (0x0020)
  11290    001C00              #define ADDRX6                          
                                (0x0040)        /* Received Address Register
                                */
  11291    001C00              #define ADDRX6_L                        
                                (0x0040)
  11292    001C00              #define ADDRX7                          
                                (0x0080)        /* Received Address Register
                                */
  11293    001C00              #define ADDRX7_L                        
                                (0x0080)
  11294    001C00              #define ADDRX8                          
                                (0x0100)        /* Received Address Register
                                */
  11295    001C00              #define ADDRX8_H                        
                                (0x0001)
  11296    001C00              #define ADDRX9                          
                                (0x0200)        /* Received Address Register
                                */
  11297    001C00              #define ADDRX9_H                        
                                (0x0002)
  11298    001C00              
  11299    001C00              /* UCB0ADDMASK Control Bits */
  11300    001C00              #define ADDMASK                         
                                (0x03ff)        /* */
  11301    001C00              #define ADDMASK_L                       
                                (0x00ff)
  11302    001C00              #define ADDMASK_H                       
                                (0x0003)
  11303    001C00              #define ADDMASK0                        
                                (0x0001)        /* */
  11304    001C00              #define ADDMASK0_L                      
                                (0x0001)
  11305    001C00              #define ADDMASK1                        
                                (0x0002)        /* */
  11306    001C00              #define ADDMASK1_L                      
                                (0x0002)
  11307    001C00              #define ADDMASK2                        
                                (0x0004)        /* */
  11308    001C00              #define ADDMASK2_L                      
                                (0x0004)
  11309    001C00              #define ADDMASK3                        
                                (0x0008)        /* */
  11310    001C00              #define ADDMASK3_L                      
                                (0x0008)
  11311    001C00              #define ADDMASK4                        
                                (0x0010)        /* */
  11312    001C00              #define ADDMASK4_L                      
                                (0x0010)
  11313    001C00              #define ADDMASK5                        
                                (0x0020)        /* */
  11314    001C00              #define ADDMASK5_L                      
                                (0x0020)
  11315    001C00              #define ADDMASK6                        
                                (0x0040)        /* */
  11316    001C00              #define ADDMASK6_L                      
                                (0x0040)
  11317    001C00              #define ADDMASK7                        
                                (0x0080)        /* */
  11318    001C00              #define ADDMASK7_L                      
                                (0x0080)
  11319    001C00              #define ADDMASK8                        
                                (0x0100)        /* */
  11320    001C00              #define ADDMASK8_H                      
                                (0x0001)
  11321    001C00              #define ADDMASK9                        
                                (0x0200)        /* */
  11322    001C00              #define ADDMASK9_H                      
                                (0x0002)
  11323    001C00              
  11324    001C00              /* UCB0I2CSA Control Bits */
  11325    001C00              #define I2CSA                           
                                (0x03ff)        /* I2C slave address */
  11326    001C00              #define I2CSA_L                         
                                (0x00ff)
  11327    001C00              #define I2CSA_H                         
                                (0x0003)
  11328    001C00              #define I2CSA0                          
                                (0x0001)        /* I2C slave address */
  11329    001C00              #define I2CSA0_L                        
                                (0x0001)
  11330    001C00              #define I2CSA1                          
                                (0x0002)        /* I2C slave address */
  11331    001C00              #define I2CSA1_L                        
                                (0x0002)
  11332    001C00              #define I2CSA2                          
                                (0x0004)        /* I2C slave address */
  11333    001C00              #define I2CSA2_L                        
                                (0x0004)
  11334    001C00              #define I2CSA3                          
                                (0x0008)        /* I2C slave address */
  11335    001C00              #define I2CSA3_L                        
                                (0x0008)
  11336    001C00              #define I2CSA4                          
                                (0x0010)        /* I2C slave address */
  11337    001C00              #define I2CSA4_L                        
                                (0x0010)
  11338    001C00              #define I2CSA5                          
                                (0x0020)        /* I2C slave address */
  11339    001C00              #define I2CSA5_L                        
                                (0x0020)
  11340    001C00              #define I2CSA6                          
                                (0x0040)        /* I2C slave address */
  11341    001C00              #define I2CSA6_L                        
                                (0x0040)
  11342    001C00              #define I2CSA7                          
                                (0x0080)        /* I2C slave address */
  11343    001C00              #define I2CSA7_L                        
                                (0x0080)
  11344    001C00              #define I2CSA8                          
                                (0x0100)        /* I2C slave address */
  11345    001C00              #define I2CSA8_H                        
                                (0x0001)
  11346    001C00              #define I2CSA9                          
                                (0x0200)        /* I2C slave address */
  11347    001C00              #define I2CSA9_H                        
                                (0x0002)
  11348    001C00              
  11349    001C00              /* UCB0IE Control Bits */
  11350    001C00              #define UCRXIE0                         
                                (0x0001)        /* Receive interrupt enable 0
                                */
  11351    001C00              #define UCRXIE0_L                       
                                (0x0001)
  11352    001C00              #define UCRXIE0_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11353    001C00              #define UCRXIE0_1                       
                                (0x0001)        /* Interrupt enabled */
  11354    001C00              #define UCRXIE0_1_L                     
                                (0x0001)
  11355    001C00              #define UCTXIE0                         
                                (0x0002)        /* Transmit interrupt enable 0
                                */
  11356    001C00              #define UCTXIE0_L                       
                                (0x0002)
  11357    001C00              #define UCTXIE0_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11358    001C00              #define UCTXIE0_1                       
                                (0x0002)        /* Interrupt enabled */
  11359    001C00              #define UCTXIE0_1_L                     
                                (0x0002)
  11360    001C00              #define UCSTPIE                         
                                (0x0008)        /* STOP condition interrupt
                                enable */
  11361    001C00              #define UCSTPIE_L                       
                                (0x0008)
  11362    001C00              #define UCSTPIE_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11363    001C00              #define UCSTPIE_1                       
                                (0x0008)        /* Interrupt enabled */
  11364    001C00              #define UCSTPIE_1_L                     
                                (0x0008)
  11365    001C00              #define UCALIE                          
                                (0x0010)        /* Arbitration lost interrupt
                                enable */
  11366    001C00              #define UCALIE_L                        
                                (0x0010)
  11367    001C00              #define UCALIE_0                        
                                (0x0000)        /* Interrupt disabled
                                */
  11368    001C00              #define UCALIE_1                        
                                (0x0010)        /* Interrupt enabled */
  11369    001C00              #define UCALIE_1_L                      
                                (0x0010)
  11370    001C00              #define UCNACKIE                        
                                (0x0020)        /* Not-acknowledge interrupt
                                enable */
  11371    001C00              #define UCNACKIE_L                      
                                (0x0020)
  11372    001C00              #define UCNACKIE_0                      
                                (0x0000)        /* Interrupt disabled
                                */
  11373    001C00              #define UCNACKIE_1                      
                                (0x0020)        /* Interrupt enabled */
  11374    001C00              #define UCNACKIE_1_L                    
                                (0x0020)
  11375    001C00              #define UCBCNTIE                        
                                (0x0040)        /* Byte counter interrupt
                                enable */
  11376    001C00              #define UCBCNTIE_L                      
                                (0x0040)
  11377    001C00              #define UCBCNTIE_0                      
                                (0x0000)        /* Interrupt disabled
                                */
  11378    001C00              #define UCBCNTIE_1                      
                                (0x0040)        /* Interrupt enabled */
  11379    001C00              #define UCBCNTIE_1_L                    
                                (0x0040)
  11380    001C00              #define UCCLTOIE                        
                                (0x0080)        /* Clock low timeout interrupt
                                enable */
  11381    001C00              #define UCCLTOIE_L                      
                                (0x0080)
  11382    001C00              #define UCCLTOIE_0                      
                                (0x0000)        /* Interrupt disabled
                                */
  11383    001C00              #define UCCLTOIE_1                      
                                (0x0080)        /* Interrupt enabled */
  11384    001C00              #define UCCLTOIE_1_L                    
                                (0x0080)
  11385    001C00              #define UCRXIE1                         
                                (0x0100)        /* Receive interrupt enable 1
                                */
  11386    001C00              #define UCRXIE1_H                       
                                (0x0001)
  11387    001C00              #define UCRXIE1_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11388    001C00              #define UCRXIE1_1                       
                                (0x0100)        /* Interrupt enabled */
  11389    001C00              #define UCRXIE1_1_H                     
                                (0x0001)
  11390    001C00              #define UCTXIE1                         
                                (0x0200)        /* Transmit interrupt enable 1
                                */
  11391    001C00              #define UCTXIE1_H                       
                                (0x0002)
  11392    001C00              #define UCTXIE1_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11393    001C00              #define UCTXIE1_1                       
                                (0x0200)        /* Interrupt enabled */
  11394    001C00              #define UCTXIE1_1_H                     
                                (0x0002)
  11395    001C00              #define UCRXIE2                         
                                (0x0400)        /* Receive interrupt enable 2
                                */
  11396    001C00              #define UCRXIE2_H                       
                                (0x0004)
  11397    001C00              #define UCRXIE2_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11398    001C00              #define UCRXIE2_1                       
                                (0x0400)        /* Interrupt enabled */
  11399    001C00              #define UCRXIE2_1_H                     
                                (0x0004)
  11400    001C00              #define UCTXIE2                         
                                (0x0800)        /* Transmit interrupt enable 2
                                */
  11401    001C00              #define UCTXIE2_H                       
                                (0x0008)
  11402    001C00              #define UCTXIE2_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11403    001C00              #define UCTXIE2_1                       
                                (0x0800)        /* Interrupt enabled */
  11404    001C00              #define UCTXIE2_1_H                     
                                (0x0008)
  11405    001C00              #define UCRXIE3                         
                                (0x1000)        /* Receive interrupt enable 3
                                */
  11406    001C00              #define UCRXIE3_H                       
                                (0x0010)
  11407    001C00              #define UCRXIE3_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11408    001C00              #define UCRXIE3_1                       
                                (0x1000)        /* Interrupt enabled */
  11409    001C00              #define UCRXIE3_1_H                     
                                (0x0010)
  11410    001C00              #define UCTXIE3                         
                                (0x2000)        /* Transmit interrupt enable 3
                                */
  11411    001C00              #define UCTXIE3_H                       
                                (0x0020)
  11412    001C00              #define UCTXIE3_0                       
                                (0x0000)        /* Interrupt disabled
                                */
  11413    001C00              #define UCTXIE3_1                       
                                (0x2000)        /* Interrupt enabled */
  11414    001C00              #define UCTXIE3_1_H                     
                                (0x0020)
  11415    001C00              #define UCBIT9IE                        
                                (0x4000)        /* Bit position 9 interrupt
                                enable */
  11416    001C00              #define UCBIT9IE_H                      
                                (0x0040)
  11417    001C00              #define UCBIT9IE_0                      
                                (0x0000)        /* Interrupt disabled
                                */
  11418    001C00              #define UCBIT9IE_1                      
                                (0x4000)        /* Interrupt enabled */
  11419    001C00              #define UCBIT9IE_1_H                    
                                (0x0040)
  11420    001C00              
  11421    001C00              /* UCB0IFG Control Bits */
  11422    001C00              #define UCRXIFG0                        
                                (0x0001)        /* eUSCI_B receive interrupt
                                flag 0 */
  11423    001C00              #define UCRXIFG0_L                      
                                (0x0001)
  11424    001C00              #define UCRXIFG0_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11425    001C00              #define UCRXIFG0_1                      
                                (0x0001)        /* Interrupt pending */
  11426    001C00              #define UCRXIFG0_1_L                    
                                (0x0001)
  11427    001C00              #define UCTXIFG0                        
                                (0x0002)        /* eUSCI_B transmit interrupt
                                flag 0 */
  11428    001C00              #define UCTXIFG0_L                      
                                (0x0002)
  11429    001C00              #define UCTXIFG0_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11430    001C00              #define UCTXIFG0_1                      
                                (0x0002)        /* Interrupt pending */
  11431    001C00              #define UCTXIFG0_1_L                    
                                (0x0002)
  11432    001C00              #define UCSTPIFG                        
                                (0x0008)        /* STOP condition interrupt
                                flag */
  11433    001C00              #define UCSTPIFG_L                      
                                (0x0008)
  11434    001C00              #define UCSTPIFG_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11435    001C00              #define UCSTPIFG_1                      
                                (0x0008)        /* Interrupt pending */
  11436    001C00              #define UCSTPIFG_1_L                    
                                (0x0008)
  11437    001C00              #define UCALIFG                         
                                (0x0010)        /* Arbitration lost interrupt
                                flag */
  11438    001C00              #define UCALIFG_L                       
                                (0x0010)
  11439    001C00              #define UCALIFG_0                       
                                (0x0000)        /* No interrupt pending
                                */
  11440    001C00              #define UCALIFG_1                       
                                (0x0010)        /* Interrupt pending */
  11441    001C00              #define UCALIFG_1_L                     
                                (0x0010)
  11442    001C00              #define UCNACKIFG                       
                                (0x0020)        /* Not-acknowledge received
                                interrupt flag */
  11443    001C00              #define UCNACKIFG_L                     
                                (0x0020)
  11444    001C00              #define UCNACKIFG_0                     
                                (0x0000)        /* No interrupt pending
                                */
  11445    001C00              #define UCNACKIFG_1                     
                                (0x0020)        /* Interrupt pending */
  11446    001C00              #define UCNACKIFG_1_L                   
                                (0x0020)
  11447    001C00              #define UCBCNTIFG                       
                                (0x0040)        /* Byte counter interrupt flag
                                */
  11448    001C00              #define UCBCNTIFG_L                     
                                (0x0040)
  11449    001C00              #define UCBCNTIFG_0                     
                                (0x0000)        /* No interrupt pending
                                */
  11450    001C00              #define UCBCNTIFG_1                     
                                (0x0040)        /* Interrupt pending */
  11451    001C00              #define UCBCNTIFG_1_L                   
                                (0x0040)
  11452    001C00              #define UCCLTOIFG                       
                                (0x0080)        /* Clock low timeout interrupt
                                flag */
  11453    001C00              #define UCCLTOIFG_L                     
                                (0x0080)
  11454    001C00              #define UCCLTOIFG_0                     
                                (0x0000)        /* No interrupt pending
                                */
  11455    001C00              #define UCCLTOIFG_1                     
                                (0x0080)        /* Interrupt pending */
  11456    001C00              #define UCCLTOIFG_1_L                   
                                (0x0080)
  11457    001C00              #define UCRXIFG1                        
                                (0x0100)        /* eUSCI_B receive interrupt
                                flag 1 */
  11458    001C00              #define UCRXIFG1_H                      
                                (0x0001)
  11459    001C00              #define UCRXIFG1_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11460    001C00              #define UCRXIFG1_1                      
                                (0x0100)        /* Interrupt pending */
  11461    001C00              #define UCRXIFG1_1_H                    
                                (0x0001)
  11462    001C00              #define UCTXIFG1                        
                                (0x0200)        /* eUSCI_B transmit interrupt
                                flag 1 */
  11463    001C00              #define UCTXIFG1_H                      
                                (0x0002)
  11464    001C00              #define UCTXIFG1_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11465    001C00              #define UCTXIFG1_1                      
                                (0x0200)        /* Interrupt pending */
  11466    001C00              #define UCTXIFG1_1_H                    
                                (0x0002)
  11467    001C00              #define UCRXIFG2                        
                                (0x0400)        /* eUSCI_B receive interrupt
                                flag 2 */
  11468    001C00              #define UCRXIFG2_H                      
                                (0x0004)
  11469    001C00              #define UCRXIFG2_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11470    001C00              #define UCRXIFG2_1                      
                                (0x0400)        /* Interrupt pending */
  11471    001C00              #define UCRXIFG2_1_H                    
                                (0x0004)
  11472    001C00              #define UCTXIFG2                        
                                (0x0800)        /* eUSCI_B transmit interrupt
                                flag 2 */
  11473    001C00              #define UCTXIFG2_H                      
                                (0x0008)
  11474    001C00              #define UCTXIFG2_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11475    001C00              #define UCTXIFG2_1                      
                                (0x0800)        /* Interrupt pending */
  11476    001C00              #define UCTXIFG2_1_H                    
                                (0x0008)
  11477    001C00              #define UCRXIFG3                        
                                (0x1000)        /* eUSCI_B receive interrupt
                                flag 3 */
  11478    001C00              #define UCRXIFG3_H                      
                                (0x0010)
  11479    001C00              #define UCRXIFG3_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11480    001C00              #define UCRXIFG3_1                      
                                (0x1000)        /* Interrupt pending */
  11481    001C00              #define UCRXIFG3_1_H                    
                                (0x0010)
  11482    001C00              #define UCTXIFG3                        
                                (0x2000)        /* eUSCI_B transmit interrupt
                                flag 3 */
  11483    001C00              #define UCTXIFG3_H                      
                                (0x0020)
  11484    001C00              #define UCTXIFG3_0                      
                                (0x0000)        /* No interrupt pending
                                */
  11485    001C00              #define UCTXIFG3_1                      
                                (0x2000)        /* Interrupt pending */
  11486    001C00              #define UCTXIFG3_1_H                    
                                (0x0020)
  11487    001C00              #define UCBIT9IFG                       
                                (0x4000)        /* Bit position 9 interrupt
                                flag */
  11488    001C00              #define UCBIT9IFG_H                     
                                (0x0040)
  11489    001C00              #define UCBIT9IFG_0                     
                                (0x0000)        /* No interrupt pending
                                */
  11490    001C00              #define UCBIT9IFG_1                     
                                (0x4000)        /* Interrupt pending */
  11491    001C00              #define UCBIT9IFG_1_H                   
                                (0x0040)
  11492    001C00              
  11493    001C00              /* UCB0IV Control Bits */
  11494    001C00              #define UCIV_10                         
                                (0x000a)        /* Interrupt Source: Slave 3
                                Data received; Interrupt Flag: 
  11495    001C00                                                              
                                           UCRXIFG3 */
  11496    001C00              #define UCIV_10_L                       
                                (0x000a)
  11497    001C00              #define UCIV_12                         
                                (0x000c)        /* Interrupt Source: Slave 3
                                Transmit buffer empty; Interrupt 
  11498    001C00                                                              
                                           Flag: UCTXIFG3 */
  11499    001C00              #define UCIV_12_L                       
                                (0x000c)
  11500    001C00              #define UCIV_14                         
                                (0x000e)        /* Interrupt Source: Slave 2
                                Data received; Interrupt Flag: 
  11501    001C00                                                              
                                           UCRXIFG2 */
  11502    001C00              #define UCIV_14_L                       
                                (0x000e)
  11503    001C00              #define UCIV_16                         
                                (0x0010)        /* Interrupt Source: Slave 2
                                Transmit buffer empty; Interrupt 
  11504    001C00                                                              
                                           Flag: UCTXIFG2 */
  11505    001C00              #define UCIV_16_L                       
                                (0x0010)
  11506    001C00              #define UCIV_18                         
                                (0x0012)        /* Interrupt Source: Slave 1
                                Data received; Interrupt Flag: 
  11507    001C00                                                              
                                           UCRXIFG1 */
  11508    001C00              #define UCIV_18_L                       
                                (0x0012)
  11509    001C00              #define UCIV_20                         
                                (0x0014)        /* Interrupt Source: Slave 1
                                Transmit buffer empty; Interrupt 
  11510    001C00                                                              
                                           Flag: UCTXIFG1 */
  11511    001C00              #define UCIV_20_L                       
                                (0x0014)
  11512    001C00              #define UCIV_22                         
                                (0x0016)        /* Interrupt Source: Data
                                received; Interrupt Flag: UCRXIFG0 */
  11513    001C00              #define UCIV_22_L                       
                                (0x0016)
  11514    001C00              #define UCIV_24                         
                                (0x0018)        /* Interrupt Source: Transmit
                                buffer empty; Interrupt Flag: 
  11515    001C00                                                              
                                           UCTXIFG0 */
  11516    001C00              #define UCIV_24_L                       
                                (0x0018)
  11517    001C00              #define UCIV_26                         
                                (0x001a)        /* Interrupt Source: Byte
                                counter zero; Interrupt Flag: UCBCNTIFG
                                */
  11518    001C00              #define UCIV_26_L                       
                                (0x001a)
  11519    001C00              #define UCIV_28                         
                                (0x001c)        /* Interrupt Source: Clock low
                                timeout; Interrupt Flag: UCCLTOIFG */
  11520    001C00              #define UCIV_28_L                       
                                (0x001c)
  11521    001C00              #define UCIV_30                         
                                (0x001e)        /* Interrupt Source: Nineth bit
                                position; Interrupt Flag: 
  11522    001C00                                                              
                                           UCBIT9IFG; Priority: Lowest
                                */
  11523    001C00              #define UCIV_30_L                       
                                (0x001e)
  11524    001C00              #define UCIV__UCALIFG                   
                                (0x0002)        /* Interrupt Source: Arbitratio
                               n lost; Interrupt Flag: UCALIFG; 
  11525    001C00                                                              
                                           Interrupt Priority: Highest
                                */
  11526    001C00              #define UCIV__UCALIFG_L                 
                                (0x0002)
  11527    001C00              #define UCIV__UCNACKIFG                 
                                (0x0004)        /* Interrupt Source: Not
                                acknowledgment; Interrupt Flag: 
  11528    001C00                                                              
                                           UCNACKIFG */
  11529    001C00              #define UCIV__UCNACKIFG_L               
                                (0x0004)
  11530    001C00              #define UCIV__UCSTPIFG                  
                                (0x0008)        /* Interrupt Source: Stop
                                condition received; Interrupt Flag: 
  11531    001C00                                                              
                                           UCSTPIFG */
  11532    001C00              #define UCIV__UCSTPIFG_L                
                                (0x0008)
  11533    001C00              #define UCIV__UCRXIFG3                  
                                (0x000a)        /* Interrupt Source: Slave 3
                                Data received; Interrupt Flag: 
  11534    001C00                                                              
                                           UCRXIFG3 */
  11535    001C00              #define UCIV__UCRXIFG3_L                
                                (0x000a)
  11536    001C00              #define UCIV__UCTXIFG3                  
                                (0x000c)        /* Interrupt Source: Slave 3
                                Transmit buffer empty; Interrupt 
  11537    001C00                                                              
                                           Flag: UCTXIFG3 */
  11538    001C00              #define UCIV__UCTXIFG3_L                
                                (0x000c)
  11539    001C00              #define UCIV__UCRXIFG2                  
                                (0x000e)        /* Interrupt Source: Slave 2
                                Data received; Interrupt Flag: 
  11540    001C00                                                              
                                           UCRXIFG2 */
  11541    001C00              #define UCIV__UCRXIFG2_L                
                                (0x000e)
  11542    001C00              #define UCIV__UCTXIFG2                  
                                (0x0010)        /* Interrupt Source: Slave 2
                                Transmit buffer empty; Interrupt 
  11543    001C00                                                              
                                           Flag: UCTXIFG2 */
  11544    001C00              #define UCIV__UCTXIFG2_L                
                                (0x0010)
  11545    001C00              #define UCIV__UCRXIFG1                  
                                (0x0012)        /* Interrupt Source: Slave 1
                                Data received; Interrupt Flag: 
  11546    001C00                                                              
                                           UCRXIFG1 */
  11547    001C00              #define UCIV__UCRXIFG1_L                
                                (0x0012)
  11548    001C00              #define UCIV__UCTXIFG1                  
                                (0x0014)        /* Interrupt Source: Slave 1
                                Transmit buffer empty; Interrupt 
  11549    001C00                                                              
                                           Flag: UCTXIFG1 */
  11550    001C00              #define UCIV__UCTXIFG1_L                
                                (0x0014)
  11551    001C00              #define UCIV__UCRXIFG0                  
                                (0x0016)        /* Interrupt Source: Data
                                received; Interrupt Flag: UCRXIFG0 */
  11552    001C00              #define UCIV__UCRXIFG0_L                
                                (0x0016)
  11553    001C00              #define UCIV__UCTXIFG0                  
                                (0x0018)        /* Interrupt Source: Transmit
                                buffer empty; Interrupt Flag: 
  11554    001C00                                                              
                                           UCTXIFG0 */
  11555    001C00              #define UCIV__UCTXIFG0_L                
                                (0x0018)
  11556    001C00              #define UCIV__UCBCNTIFG                 
                                (0x001a)        /* Interrupt Source: Byte
                                counter zero; Interrupt Flag: UCBCNTIFG
                                */
  11557    001C00              #define UCIV__UCBCNTIFG_L               
                                (0x001a)
  11558    001C00              #define UCIV__UCCLTOIFG                 
                                (0x001c)        /* Interrupt Source: Clock low
                                timeout; Interrupt Flag: UCCLTOIFG */
  11559    001C00              #define UCIV__UCCLTOIFG_L               
                                (0x001c)
  11560    001C00              #define UCIV__UCBIT9IFG                 
                                (0x001e)        /* Interrupt Source: Nineth bit
                                position; Interrupt Flag: 
  11561    001C00                                                              
                                           UCBIT9IFG; Priority: Lowest
                                */
  11562    001C00              #define UCIV__UCBIT9IFG_L               
                                (0x001e)
  11563    001C00              
  11564    001C00              
  11565    001C00              /***********************************************
                               ******************************
  11566    001C00               eUSCI_B1 Registers
  11567    001C00              ************************************************
                               *****************************/
  11568    001C00              
  11569    001C00              #define __MSP430_HAS_EUSCI_B1__               /*
                                Definition to show that module is available
                                */
  11570    001C00              #ifndef __MSP430_HAS_EUSCI_Bx__
  11571    001C00              #define __MSP430_HAS_EUSCI_Bx__
  11572    001C00              #endif
  11573    001C00              #define __MSP430_BASEADDRESS_EUSCI_B1__
                                0x0680
  11574    001C00              #define EUSCI_B1_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_B1__
  11575    001C00              
  11576    001C00              #define  UCB1CTLW0_                     
                                (0x680u)        /* eUSCI_Bx Control Word
                                Register 0 */
  11577    001C00              DEFCW(   UCB1CTLW0           , UCB1CTLW0_)
  11577.1  001C00              sfrb UCB1CTLW0_L = (0x680u);
  11577.2  001C00              sfrb UCB1CTLW0_H = (0x680u)+1;
  11577.3  001C00              sfrw UCB1CTLW0   = (0x680u);
  11577.4  001C00                    endm
  11578    001C00              #define  UCB1CTLW1_                     
                                (0x682u)        /* eUSCI_Bx Control Word
                                Register 1 */
  11579    001C00              DEFCW(   UCB1CTLW1           , UCB1CTLW1_)
  11579.1  001C00              sfrb UCB1CTLW1_L = (0x682u);
  11579.2  001C00              sfrb UCB1CTLW1_H = (0x682u)+1;
  11579.3  001C00              sfrw UCB1CTLW1   = (0x682u);
  11579.4  001C00                    endm
  11580    001C00              #define  UCB1BRW_                       
                                (0x686u)        /* eUSCI_Bx Baud Rate Control
                                Word Register */
  11581    001C00              DEFCW(   UCB1BRW             , UCB1BRW_)
  11581.1  001C00              sfrb UCB1BRW_L = (0x686u);
  11581.2  001C00              sfrb UCB1BRW_H = (0x686u)+1;
  11581.3  001C00              sfrw UCB1BRW   = (0x686u);
  11581.4  001C00                    endm
  11582    001C00              #define  UCB1STATW_                     
                                (0x688u)        /* eUSCI_Bx Status Register
                                */
  11583    001C00              DEFCW(   UCB1STATW           , UCB1STATW_)
  11583.1  001C00              sfrb UCB1STATW_L = (0x688u);
  11583.2  001C00              sfrb UCB1STATW_H = (0x688u)+1;
  11583.3  001C00              sfrw UCB1STATW   = (0x688u);
  11583.4  001C00                    endm
  11584    001C00              #define  UCB1TBCNT_                     
                                (0x68Au)        /* eUSCI_Bx Byte Counter
                                Threshold Register */
  11585    001C00              DEFCW(   UCB1TBCNT           , UCB1TBCNT_)
  11585.1  001C00              sfrb UCB1TBCNT_L = (0x68Au);
  11585.2  001C00              sfrb UCB1TBCNT_H = (0x68Au)+1;
  11585.3  001C00              sfrw UCB1TBCNT   = (0x68Au);
  11585.4  001C00                    endm
  11586    001C00              #define  UCB1RXBUF_                     
                                (0x68Cu)        /* eUSCI_Bx Receive Buffer
                                Register */
  11587    001C00              DEFCW(   UCB1RXBUF           , UCB1RXBUF_)
  11587.1  001C00              sfrb UCB1RXBUF_L = (0x68Cu);
  11587.2  001C00              sfrb UCB1RXBUF_H = (0x68Cu)+1;
  11587.3  001C00              sfrw UCB1RXBUF   = (0x68Cu);
  11587.4  001C00                    endm
  11588    001C00              #define  UCB1TXBUF_                     
                                (0x68Eu)        /* eUSCI_Bx Transmit Buffer
                                Register */
  11589    001C00              DEFCW(   UCB1TXBUF           , UCB1TXBUF_)
  11589.1  001C00              sfrb UCB1TXBUF_L = (0x68Eu);
  11589.2  001C00              sfrb UCB1TXBUF_H = (0x68Eu)+1;
  11589.3  001C00              sfrw UCB1TXBUF   = (0x68Eu);
  11589.4  001C00                    endm
  11590    001C00              #define  UCB1I2COA0_                    
                                (0x694u)        /* eUSCI_Bx I2C Own Address 0
                                Register */
  11591    001C00              DEFCW(   UCB1I2COA0          , UCB1I2COA0_)
  11591.1  001C00              sfrb UCB1I2COA0_L = (0x694u);
  11591.2  001C00              sfrb UCB1I2COA0_H = (0x694u)+1;
  11591.3  001C00              sfrw UCB1I2COA0   = (0x694u);
  11591.4  001C00                    endm
  11592    001C00              #define  UCB1I2COA1_                    
                                (0x696u)        /* eUSCI_Bx I2C Own Address 1
                                Register */
  11593    001C00              DEFCW(   UCB1I2COA1          , UCB1I2COA1_)
  11593.1  001C00              sfrb UCB1I2COA1_L = (0x696u);
  11593.2  001C00              sfrb UCB1I2COA1_H = (0x696u)+1;
  11593.3  001C00              sfrw UCB1I2COA1   = (0x696u);
  11593.4  001C00                    endm
  11594    001C00              #define  UCB1I2COA2_                    
                                (0x698u)        /* eUSCI_Bx I2C Own Address 2
                                Register */
  11595    001C00              DEFCW(   UCB1I2COA2          , UCB1I2COA2_)
  11595.1  001C00              sfrb UCB1I2COA2_L = (0x698u);
  11595.2  001C00              sfrb UCB1I2COA2_H = (0x698u)+1;
  11595.3  001C00              sfrw UCB1I2COA2   = (0x698u);
  11595.4  001C00                    endm
  11596    001C00              #define  UCB1I2COA3_                    
                                (0x69Au)        /* eUSCI_Bx I2C Own Address 3
                                Register */
  11597    001C00              DEFCW(   UCB1I2COA3          , UCB1I2COA3_)
  11597.1  001C00              sfrb UCB1I2COA3_L = (0x69Au);
  11597.2  001C00              sfrb UCB1I2COA3_H = (0x69Au)+1;
  11597.3  001C00              sfrw UCB1I2COA3   = (0x69Au);
  11597.4  001C00                    endm
  11598    001C00              #define  UCB1ADDRX_                     
                                (0x69Cu)        /* eUSCI_Bx I2C Received
                                Address Register */
  11599    001C00              DEFCW(   UCB1ADDRX           , UCB1ADDRX_)
  11599.1  001C00              sfrb UCB1ADDRX_L = (0x69Cu);
  11599.2  001C00              sfrb UCB1ADDRX_H = (0x69Cu)+1;
  11599.3  001C00              sfrw UCB1ADDRX   = (0x69Cu);
  11599.4  001C00                    endm
  11600    001C00              #define  UCB1ADDMASK_                   
                                (0x69Eu)        /* eUSCI_Bx I2C Address Mask
                                Register */
  11601    001C00              DEFCW(   UCB1ADDMASK         , UCB1ADDMASK_)
  11601.1  001C00              sfrb UCB1ADDMASK_L = (0x69Eu);
  11601.2  001C00              sfrb UCB1ADDMASK_H = (0x69Eu)+1;
  11601.3  001C00              sfrw UCB1ADDMASK   = (0x69Eu);
  11601.4  001C00                    endm
  11602    001C00              #define  UCB1I2CSA_                     
                                (0x6A0u)        /* eUSCI_Bx I2C Slave Address
                                Register */
  11603    001C00              DEFCW(   UCB1I2CSA           , UCB1I2CSA_)
  11603.1  001C00              sfrb UCB1I2CSA_L = (0x6A0u);
  11603.2  001C00              sfrb UCB1I2CSA_H = (0x6A0u)+1;
  11603.3  001C00              sfrw UCB1I2CSA   = (0x6A0u);
  11603.4  001C00                    endm
  11604    001C00              #define  UCB1IE_                        
                                (0x6AAu)        /* eUSCI_Bx Interrupt Enable
                                Register */
  11605    001C00              DEFCW(   UCB1IE              , UCB1IE_)
  11605.1  001C00              sfrb UCB1IE_L = (0x6AAu);
  11605.2  001C00              sfrb UCB1IE_H = (0x6AAu)+1;
  11605.3  001C00              sfrw UCB1IE   = (0x6AAu);
  11605.4  001C00                    endm
  11606    001C00              #define  UCB1IFG_                       
                                (0x6ACu)        /* eUSCI_Bx Interrupt Flag
                                Register */
  11607    001C00              DEFCW(   UCB1IFG             , UCB1IFG_)
  11607.1  001C00              sfrb UCB1IFG_L = (0x6ACu);
  11607.2  001C00              sfrb UCB1IFG_H = (0x6ACu)+1;
  11607.3  001C00              sfrw UCB1IFG   = (0x6ACu);
  11607.4  001C00                    endm
  11608    001C00              #define  UCB1IV_                        
                                (0x6AEu)        /* eUSCI_Bx Interrupt Vector
                                Register */
  11609    001C00              DEFCW(   UCB1IV              , UCB1IV_)
  11609.1  001C00              sfrb UCB1IV_L = (0x6AEu);
  11609.2  001C00              sfrb UCB1IV_H = (0x6AEu)+1;
  11609.3  001C00              sfrw UCB1IV   = (0x6AEu);
  11609.4  001C00                    endm
  11610    001C00              
  11611    001C00              /* eUSCI_B1 Register Offsets */
  11612    001C00              #define OFS_UCB1CTLW0                   
                                (0x0000u)
  11613    001C00              #define OFS_UCB1CTLW0_L                 
                                OFS_UCB1CTLW0
  11614    001C00              #define OFS_UCB1CTLW0_H                 
                                OFS_UCB1CTLW0+1
  11615    001C00              #define OFS_UCB1CTLW1                   
                                (0x0002u)
  11616    001C00              #define OFS_UCB1CTLW1_L                 
                                OFS_UCB1CTLW1
  11617    001C00              #define OFS_UCB1CTLW1_H                 
                                OFS_UCB1CTLW1+1
  11618    001C00              #define OFS_UCB1BRW                     
                                (0x0006u)
  11619    001C00              #define OFS_UCB1BRW_L                   
                                OFS_UCB1BRW
  11620    001C00              #define OFS_UCB1BRW_H                   
                                OFS_UCB1BRW+1
  11621    001C00              #define OFS_UCB1STATW                   
                                (0x0008u)
  11622    001C00              #define OFS_UCB1STATW_L                 
                                OFS_UCB1STATW
  11623    001C00              #define OFS_UCB1STATW_H                 
                                OFS_UCB1STATW+1
  11624    001C00              #define OFS_UCB1TBCNT                   
                                (0x000Au)
  11625    001C00              #define OFS_UCB1TBCNT_L                 
                                OFS_UCB1TBCNT
  11626    001C00              #define OFS_UCB1TBCNT_H                 
                                OFS_UCB1TBCNT+1
  11627    001C00              #define OFS_UCB1RXBUF                   
                                (0x000Cu)
  11628    001C00              #define OFS_UCB1RXBUF_L                 
                                OFS_UCB1RXBUF
  11629    001C00              #define OFS_UCB1RXBUF_H                 
                                OFS_UCB1RXBUF+1
  11630    001C00              #define OFS_UCB1TXBUF                   
                                (0x000Eu)
  11631    001C00              #define OFS_UCB1TXBUF_L                 
                                OFS_UCB1TXBUF
  11632    001C00              #define OFS_UCB1TXBUF_H                 
                                OFS_UCB1TXBUF+1
  11633    001C00              #define OFS_UCB1I2COA0                  
                                (0x0014u)
  11634    001C00              #define OFS_UCB1I2COA0_L                
                                OFS_UCB1I2COA0
  11635    001C00              #define OFS_UCB1I2COA0_H                
                                OFS_UCB1I2COA0+1
  11636    001C00              #define OFS_UCB1I2COA1                  
                                (0x0016u)
  11637    001C00              #define OFS_UCB1I2COA1_L                
                                OFS_UCB1I2COA1
  11638    001C00              #define OFS_UCB1I2COA1_H                
                                OFS_UCB1I2COA1+1
  11639    001C00              #define OFS_UCB1I2COA2                  
                                (0x0018u)
  11640    001C00              #define OFS_UCB1I2COA2_L                
                                OFS_UCB1I2COA2
  11641    001C00              #define OFS_UCB1I2COA2_H                
                                OFS_UCB1I2COA2+1
  11642    001C00              #define OFS_UCB1I2COA3                  
                                (0x001Au)
  11643    001C00              #define OFS_UCB1I2COA3_L                
                                OFS_UCB1I2COA3
  11644    001C00              #define OFS_UCB1I2COA3_H                
                                OFS_UCB1I2COA3+1
  11645    001C00              #define OFS_UCB1ADDRX                   
                                (0x001Cu)
  11646    001C00              #define OFS_UCB1ADDRX_L                 
                                OFS_UCB1ADDRX
  11647    001C00              #define OFS_UCB1ADDRX_H                 
                                OFS_UCB1ADDRX+1
  11648    001C00              #define OFS_UCB1ADDMASK                 
                                (0x001Eu)
  11649    001C00              #define OFS_UCB1ADDMASK_L               
                                OFS_UCB1ADDMASK
  11650    001C00              #define OFS_UCB1ADDMASK_H               
                                OFS_UCB1ADDMASK+1
  11651    001C00              #define OFS_UCB1I2CSA                   
                                (0x0020u)
  11652    001C00              #define OFS_UCB1I2CSA_L                 
                                OFS_UCB1I2CSA
  11653    001C00              #define OFS_UCB1I2CSA_H                 
                                OFS_UCB1I2CSA+1
  11654    001C00              #define OFS_UCB1IE                      
                                (0x002Au)
  11655    001C00              #define OFS_UCB1IE_L                    
                                OFS_UCB1IE
  11656    001C00              #define OFS_UCB1IE_H                    
                                OFS_UCB1IE+1
  11657    001C00              #define OFS_UCB1IFG                     
                                (0x002Cu)
  11658    001C00              #define OFS_UCB1IFG_L                   
                                OFS_UCB1IFG
  11659    001C00              #define OFS_UCB1IFG_H                   
                                OFS_UCB1IFG+1
  11660    001C00              #define OFS_UCB1IV                      
                                (0x002Eu)
  11661    001C00              #define OFS_UCB1IV_L                    
                                OFS_UCB1IV
  11662    001C00              #define OFS_UCB1IV_H                    
                                OFS_UCB1IV+1
  11663    001C00              
  11664    001C00              /* No control bits available or already defined
                                for another module */
  11665    001C00              
  11666    001C00              /***********************************************
                               ******************************
  11667    001C00               eUSCI_B2 Registers
  11668    001C00              ************************************************
                               *****************************/
  11669    001C00              
  11670    001C00              #define __MSP430_HAS_EUSCI_B2__               /*
                                Definition to show that module is available
                                */
  11671    001C00              #ifndef __MSP430_HAS_EUSCI_Bx__
  11672    001C00              #define __MSP430_HAS_EUSCI_Bx__
  11673    001C00              #endif
  11674    001C00              #define __MSP430_BASEADDRESS_EUSCI_B2__
                                0x06C0
  11675    001C00              #define EUSCI_B2_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_B2__
  11676    001C00              
  11677    001C00              #define  UCB2CTLW0_                     
                                (0x6C0u)        /* eUSCI_Bx Control Word
                                Register 0 */
  11678    001C00              DEFCW(   UCB2CTLW0           , UCB2CTLW0_)
  11678.1  001C00              sfrb UCB2CTLW0_L = (0x6C0u);
  11678.2  001C00              sfrb UCB2CTLW0_H = (0x6C0u)+1;
  11678.3  001C00              sfrw UCB2CTLW0   = (0x6C0u);
  11678.4  001C00                    endm
  11679    001C00              #define  UCB2CTLW1_                     
                                (0x6C2u)        /* eUSCI_Bx Control Word
                                Register 1 */
  11680    001C00              DEFCW(   UCB2CTLW1           , UCB2CTLW1_)
  11680.1  001C00              sfrb UCB2CTLW1_L = (0x6C2u);
  11680.2  001C00              sfrb UCB2CTLW1_H = (0x6C2u)+1;
  11680.3  001C00              sfrw UCB2CTLW1   = (0x6C2u);
  11680.4  001C00                    endm
  11681    001C00              #define  UCB2BRW_                       
                                (0x6C6u)        /* eUSCI_Bx Baud Rate Control
                                Word Register */
  11682    001C00              DEFCW(   UCB2BRW             , UCB2BRW_)
  11682.1  001C00              sfrb UCB2BRW_L = (0x6C6u);
  11682.2  001C00              sfrb UCB2BRW_H = (0x6C6u)+1;
  11682.3  001C00              sfrw UCB2BRW   = (0x6C6u);
  11682.4  001C00                    endm
  11683    001C00              #define  UCB2STATW_                     
                                (0x6C8u)        /* eUSCI_Bx Status Register
                                */
  11684    001C00              DEFCW(   UCB2STATW           , UCB2STATW_)
  11684.1  001C00              sfrb UCB2STATW_L = (0x6C8u);
  11684.2  001C00              sfrb UCB2STATW_H = (0x6C8u)+1;
  11684.3  001C00              sfrw UCB2STATW   = (0x6C8u);
  11684.4  001C00                    endm
  11685    001C00              #define  UCB2TBCNT_                     
                                (0x6CAu)        /* eUSCI_Bx Byte Counter
                                Threshold Register */
  11686    001C00              DEFCW(   UCB2TBCNT           , UCB2TBCNT_)
  11686.1  001C00              sfrb UCB2TBCNT_L = (0x6CAu);
  11686.2  001C00              sfrb UCB2TBCNT_H = (0x6CAu)+1;
  11686.3  001C00              sfrw UCB2TBCNT   = (0x6CAu);
  11686.4  001C00                    endm
  11687    001C00              #define  UCB2RXBUF_                     
                                (0x6CCu)        /* eUSCI_Bx Receive Buffer
                                Register */
  11688    001C00              DEFCW(   UCB2RXBUF           , UCB2RXBUF_)
  11688.1  001C00              sfrb UCB2RXBUF_L = (0x6CCu);
  11688.2  001C00              sfrb UCB2RXBUF_H = (0x6CCu)+1;
  11688.3  001C00              sfrw UCB2RXBUF   = (0x6CCu);
  11688.4  001C00                    endm
  11689    001C00              #define  UCB2TXBUF_                     
                                (0x6CEu)        /* eUSCI_Bx Transmit Buffer
                                Register */
  11690    001C00              DEFCW(   UCB2TXBUF           , UCB2TXBUF_)
  11690.1  001C00              sfrb UCB2TXBUF_L = (0x6CEu);
  11690.2  001C00              sfrb UCB2TXBUF_H = (0x6CEu)+1;
  11690.3  001C00              sfrw UCB2TXBUF   = (0x6CEu);
  11690.4  001C00                    endm
  11691    001C00              #define  UCB2I2COA0_                    
                                (0x6D4u)        /* eUSCI_Bx I2C Own Address 0
                                Register */
  11692    001C00              DEFCW(   UCB2I2COA0          , UCB2I2COA0_)
  11692.1  001C00              sfrb UCB2I2COA0_L = (0x6D4u);
  11692.2  001C00              sfrb UCB2I2COA0_H = (0x6D4u)+1;
  11692.3  001C00              sfrw UCB2I2COA0   = (0x6D4u);
  11692.4  001C00                    endm
  11693    001C00              #define  UCB2I2COA1_                    
                                (0x6D6u)        /* eUSCI_Bx I2C Own Address 1
                                Register */
  11694    001C00              DEFCW(   UCB2I2COA1          , UCB2I2COA1_)
  11694.1  001C00              sfrb UCB2I2COA1_L = (0x6D6u);
  11694.2  001C00              sfrb UCB2I2COA1_H = (0x6D6u)+1;
  11694.3  001C00              sfrw UCB2I2COA1   = (0x6D6u);
  11694.4  001C00                    endm
  11695    001C00              #define  UCB2I2COA2_                    
                                (0x6D8u)        /* eUSCI_Bx I2C Own Address 2
                                Register */
  11696    001C00              DEFCW(   UCB2I2COA2          , UCB2I2COA2_)
  11696.1  001C00              sfrb UCB2I2COA2_L = (0x6D8u);
  11696.2  001C00              sfrb UCB2I2COA2_H = (0x6D8u)+1;
  11696.3  001C00              sfrw UCB2I2COA2   = (0x6D8u);
  11696.4  001C00                    endm
  11697    001C00              #define  UCB2I2COA3_                    
                                (0x6DAu)        /* eUSCI_Bx I2C Own Address 3
                                Register */
  11698    001C00              DEFCW(   UCB2I2COA3          , UCB2I2COA3_)
  11698.1  001C00              sfrb UCB2I2COA3_L = (0x6DAu);
  11698.2  001C00              sfrb UCB2I2COA3_H = (0x6DAu)+1;
  11698.3  001C00              sfrw UCB2I2COA3   = (0x6DAu);
  11698.4  001C00                    endm
  11699    001C00              #define  UCB2ADDRX_                     
                                (0x6DCu)        /* eUSCI_Bx I2C Received
                                Address Register */
  11700    001C00              DEFCW(   UCB2ADDRX           , UCB2ADDRX_)
  11700.1  001C00              sfrb UCB2ADDRX_L = (0x6DCu);
  11700.2  001C00              sfrb UCB2ADDRX_H = (0x6DCu)+1;
  11700.3  001C00              sfrw UCB2ADDRX   = (0x6DCu);
  11700.4  001C00                    endm
  11701    001C00              #define  UCB2ADDMASK_                   
                                (0x6DEu)        /* eUSCI_Bx I2C Address Mask
                                Register */
  11702    001C00              DEFCW(   UCB2ADDMASK         , UCB2ADDMASK_)
  11702.1  001C00              sfrb UCB2ADDMASK_L = (0x6DEu);
  11702.2  001C00              sfrb UCB2ADDMASK_H = (0x6DEu)+1;
  11702.3  001C00              sfrw UCB2ADDMASK   = (0x6DEu);
  11702.4  001C00                    endm
  11703    001C00              #define  UCB2I2CSA_                     
                                (0x6E0u)        /* eUSCI_Bx I2C Slave Address
                                Register */
  11704    001C00              DEFCW(   UCB2I2CSA           , UCB2I2CSA_)
  11704.1  001C00              sfrb UCB2I2CSA_L = (0x6E0u);
  11704.2  001C00              sfrb UCB2I2CSA_H = (0x6E0u)+1;
  11704.3  001C00              sfrw UCB2I2CSA   = (0x6E0u);
  11704.4  001C00                    endm
  11705    001C00              #define  UCB2IE_                        
                                (0x6EAu)        /* eUSCI_Bx Interrupt Enable
                                Register */
  11706    001C00              DEFCW(   UCB2IE              , UCB2IE_)
  11706.1  001C00              sfrb UCB2IE_L = (0x6EAu);
  11706.2  001C00              sfrb UCB2IE_H = (0x6EAu)+1;
  11706.3  001C00              sfrw UCB2IE   = (0x6EAu);
  11706.4  001C00                    endm
  11707    001C00              #define  UCB2IFG_                       
                                (0x6ECu)        /* eUSCI_Bx Interrupt Flag
                                Register */
  11708    001C00              DEFCW(   UCB2IFG             , UCB2IFG_)
  11708.1  001C00              sfrb UCB2IFG_L = (0x6ECu);
  11708.2  001C00              sfrb UCB2IFG_H = (0x6ECu)+1;
  11708.3  001C00              sfrw UCB2IFG   = (0x6ECu);
  11708.4  001C00                    endm
  11709    001C00              #define  UCB2IV_                        
                                (0x6EEu)        /* eUSCI_Bx Interrupt Vector
                                Register */
  11710    001C00              DEFCW(   UCB2IV              , UCB2IV_)
  11710.1  001C00              sfrb UCB2IV_L = (0x6EEu);
  11710.2  001C00              sfrb UCB2IV_H = (0x6EEu)+1;
  11710.3  001C00              sfrw UCB2IV   = (0x6EEu);
  11710.4  001C00                    endm
  11711    001C00              
  11712    001C00              /* eUSCI_B2 Register Offsets */
  11713    001C00              #define OFS_UCB2CTLW0                   
                                (0x0000u)
  11714    001C00              #define OFS_UCB2CTLW0_L                 
                                OFS_UCB2CTLW0
  11715    001C00              #define OFS_UCB2CTLW0_H                 
                                OFS_UCB2CTLW0+1
  11716    001C00              #define OFS_UCB2CTLW1                   
                                (0x0002u)
  11717    001C00              #define OFS_UCB2CTLW1_L                 
                                OFS_UCB2CTLW1
  11718    001C00              #define OFS_UCB2CTLW1_H                 
                                OFS_UCB2CTLW1+1
  11719    001C00              #define OFS_UCB2BRW                     
                                (0x0006u)
  11720    001C00              #define OFS_UCB2BRW_L                   
                                OFS_UCB2BRW
  11721    001C00              #define OFS_UCB2BRW_H                   
                                OFS_UCB2BRW+1
  11722    001C00              #define OFS_UCB2STATW                   
                                (0x0008u)
  11723    001C00              #define OFS_UCB2STATW_L                 
                                OFS_UCB2STATW
  11724    001C00              #define OFS_UCB2STATW_H                 
                                OFS_UCB2STATW+1
  11725    001C00              #define OFS_UCB2TBCNT                   
                                (0x000Au)
  11726    001C00              #define OFS_UCB2TBCNT_L                 
                                OFS_UCB2TBCNT
  11727    001C00              #define OFS_UCB2TBCNT_H                 
                                OFS_UCB2TBCNT+1
  11728    001C00              #define OFS_UCB2RXBUF                   
                                (0x000Cu)
  11729    001C00              #define OFS_UCB2RXBUF_L                 
                                OFS_UCB2RXBUF
  11730    001C00              #define OFS_UCB2RXBUF_H                 
                                OFS_UCB2RXBUF+1
  11731    001C00              #define OFS_UCB2TXBUF                   
                                (0x000Eu)
  11732    001C00              #define OFS_UCB2TXBUF_L                 
                                OFS_UCB2TXBUF
  11733    001C00              #define OFS_UCB2TXBUF_H                 
                                OFS_UCB2TXBUF+1
  11734    001C00              #define OFS_UCB2I2COA0                  
                                (0x0014u)
  11735    001C00              #define OFS_UCB2I2COA0_L                
                                OFS_UCB2I2COA0
  11736    001C00              #define OFS_UCB2I2COA0_H                
                                OFS_UCB2I2COA0+1
  11737    001C00              #define OFS_UCB2I2COA1                  
                                (0x0016u)
  11738    001C00              #define OFS_UCB2I2COA1_L                
                                OFS_UCB2I2COA1
  11739    001C00              #define OFS_UCB2I2COA1_H                
                                OFS_UCB2I2COA1+1
  11740    001C00              #define OFS_UCB2I2COA2                  
                                (0x0018u)
  11741    001C00              #define OFS_UCB2I2COA2_L                
                                OFS_UCB2I2COA2
  11742    001C00              #define OFS_UCB2I2COA2_H                
                                OFS_UCB2I2COA2+1
  11743    001C00              #define OFS_UCB2I2COA3                  
                                (0x001Au)
  11744    001C00              #define OFS_UCB2I2COA3_L                
                                OFS_UCB2I2COA3
  11745    001C00              #define OFS_UCB2I2COA3_H                
                                OFS_UCB2I2COA3+1
  11746    001C00              #define OFS_UCB2ADDRX                   
                                (0x001Cu)
  11747    001C00              #define OFS_UCB2ADDRX_L                 
                                OFS_UCB2ADDRX
  11748    001C00              #define OFS_UCB2ADDRX_H                 
                                OFS_UCB2ADDRX+1
  11749    001C00              #define OFS_UCB2ADDMASK                 
                                (0x001Eu)
  11750    001C00              #define OFS_UCB2ADDMASK_L               
                                OFS_UCB2ADDMASK
  11751    001C00              #define OFS_UCB2ADDMASK_H               
                                OFS_UCB2ADDMASK+1
  11752    001C00              #define OFS_UCB2I2CSA                   
                                (0x0020u)
  11753    001C00              #define OFS_UCB2I2CSA_L                 
                                OFS_UCB2I2CSA
  11754    001C00              #define OFS_UCB2I2CSA_H                 
                                OFS_UCB2I2CSA+1
  11755    001C00              #define OFS_UCB2IE                      
                                (0x002Au)
  11756    001C00              #define OFS_UCB2IE_L                    
                                OFS_UCB2IE
  11757    001C00              #define OFS_UCB2IE_H                    
                                OFS_UCB2IE+1
  11758    001C00              #define OFS_UCB2IFG                     
                                (0x002Cu)
  11759    001C00              #define OFS_UCB2IFG_L                   
                                OFS_UCB2IFG
  11760    001C00              #define OFS_UCB2IFG_H                   
                                OFS_UCB2IFG+1
  11761    001C00              #define OFS_UCB2IV                      
                                (0x002Eu)
  11762    001C00              #define OFS_UCB2IV_L                    
                                OFS_UCB2IV
  11763    001C00              #define OFS_UCB2IV_H                    
                                OFS_UCB2IV+1
  11764    001C00              
  11765    001C00              /* No control bits available or already defined
                                for another module */
  11766    001C00              
  11767    001C00              /***********************************************
                               ******************************
  11768    001C00               eUSCI_B3 Registers
  11769    001C00              ************************************************
                               *****************************/
  11770    001C00              
  11771    001C00              #define __MSP430_HAS_EUSCI_B3__               /*
                                Definition to show that module is available
                                */
  11772    001C00              #ifndef __MSP430_HAS_EUSCI_Bx__
  11773    001C00              #define __MSP430_HAS_EUSCI_Bx__
  11774    001C00              #endif
  11775    001C00              #define __MSP430_BASEADDRESS_EUSCI_B3__
                                0x0700
  11776    001C00              #define EUSCI_B3_BASE          __MSP430_BASEADDR
                               ESS_EUSCI_B3__
  11777    001C00              
  11778    001C00              #define  UCB3CTLW0_                     
                                (0x700u)        /* eUSCI_Bx Control Word
                                Register 0 */
  11779    001C00              DEFCW(   UCB3CTLW0           , UCB3CTLW0_)
  11779.1  001C00              sfrb UCB3CTLW0_L = (0x700u);
  11779.2  001C00              sfrb UCB3CTLW0_H = (0x700u)+1;
  11779.3  001C00              sfrw UCB3CTLW0   = (0x700u);
  11779.4  001C00                    endm
  11780    001C00              #define  UCB3CTLW1_                     
                                (0x702u)        /* eUSCI_Bx Control Word
                                Register 1 */
  11781    001C00              DEFCW(   UCB3CTLW1           , UCB3CTLW1_)
  11781.1  001C00              sfrb UCB3CTLW1_L = (0x702u);
  11781.2  001C00              sfrb UCB3CTLW1_H = (0x702u)+1;
  11781.3  001C00              sfrw UCB3CTLW1   = (0x702u);
  11781.4  001C00                    endm
  11782    001C00              #define  UCB3BRW_                       
                                (0x706u)        /* eUSCI_Bx Baud Rate Control
                                Word Register */
  11783    001C00              DEFCW(   UCB3BRW             , UCB3BRW_)
  11783.1  001C00              sfrb UCB3BRW_L = (0x706u);
  11783.2  001C00              sfrb UCB3BRW_H = (0x706u)+1;
  11783.3  001C00              sfrw UCB3BRW   = (0x706u);
  11783.4  001C00                    endm
  11784    001C00              #define  UCB3STATW_                     
                                (0x708u)        /* eUSCI_Bx Status Register
                                */
  11785    001C00              DEFCW(   UCB3STATW           , UCB3STATW_)
  11785.1  001C00              sfrb UCB3STATW_L = (0x708u);
  11785.2  001C00              sfrb UCB3STATW_H = (0x708u)+1;
  11785.3  001C00              sfrw UCB3STATW   = (0x708u);
  11785.4  001C00                    endm
  11786    001C00              #define  UCB3TBCNT_                     
                                (0x70Au)        /* eUSCI_Bx Byte Counter
                                Threshold Register */
  11787    001C00              DEFCW(   UCB3TBCNT           , UCB3TBCNT_)
  11787.1  001C00              sfrb UCB3TBCNT_L = (0x70Au);
  11787.2  001C00              sfrb UCB3TBCNT_H = (0x70Au)+1;
  11787.3  001C00              sfrw UCB3TBCNT   = (0x70Au);
  11787.4  001C00                    endm
  11788    001C00              #define  UCB3RXBUF_                     
                                (0x70Cu)        /* eUSCI_Bx Receive Buffer
                                Register */
  11789    001C00              DEFCW(   UCB3RXBUF           , UCB3RXBUF_)
  11789.1  001C00              sfrb UCB3RXBUF_L = (0x70Cu);
  11789.2  001C00              sfrb UCB3RXBUF_H = (0x70Cu)+1;
  11789.3  001C00              sfrw UCB3RXBUF   = (0x70Cu);
  11789.4  001C00                    endm
  11790    001C00              #define  UCB3TXBUF_                     
                                (0x70Eu)        /* eUSCI_Bx Transmit Buffer
                                Register */
  11791    001C00              DEFCW(   UCB3TXBUF           , UCB3TXBUF_)
  11791.1  001C00              sfrb UCB3TXBUF_L = (0x70Eu);
  11791.2  001C00              sfrb UCB3TXBUF_H = (0x70Eu)+1;
  11791.3  001C00              sfrw UCB3TXBUF   = (0x70Eu);
  11791.4  001C00                    endm
  11792    001C00              #define  UCB3I2COA0_                    
                                (0x714u)        /* eUSCI_Bx I2C Own Address 0
                                Register */
  11793    001C00              DEFCW(   UCB3I2COA0          , UCB3I2COA0_)
  11793.1  001C00              sfrb UCB3I2COA0_L = (0x714u);
  11793.2  001C00              sfrb UCB3I2COA0_H = (0x714u)+1;
  11793.3  001C00              sfrw UCB3I2COA0   = (0x714u);
  11793.4  001C00                    endm
  11794    001C00              #define  UCB3I2COA1_                    
                                (0x716u)        /* eUSCI_Bx I2C Own Address 1
                                Register */
  11795    001C00              DEFCW(   UCB3I2COA1          , UCB3I2COA1_)
  11795.1  001C00              sfrb UCB3I2COA1_L = (0x716u);
  11795.2  001C00              sfrb UCB3I2COA1_H = (0x716u)+1;
  11795.3  001C00              sfrw UCB3I2COA1   = (0x716u);
  11795.4  001C00                    endm
  11796    001C00              #define  UCB3I2COA2_                    
                                (0x718u)        /* eUSCI_Bx I2C Own Address 2
                                Register */
  11797    001C00              DEFCW(   UCB3I2COA2          , UCB3I2COA2_)
  11797.1  001C00              sfrb UCB3I2COA2_L = (0x718u);
  11797.2  001C00              sfrb UCB3I2COA2_H = (0x718u)+1;
  11797.3  001C00              sfrw UCB3I2COA2   = (0x718u);
  11797.4  001C00                    endm
  11798    001C00              #define  UCB3I2COA3_                    
                                (0x71Au)        /* eUSCI_Bx I2C Own Address 3
                                Register */
  11799    001C00              DEFCW(   UCB3I2COA3          , UCB3I2COA3_)
  11799.1  001C00              sfrb UCB3I2COA3_L = (0x71Au);
  11799.2  001C00              sfrb UCB3I2COA3_H = (0x71Au)+1;
  11799.3  001C00              sfrw UCB3I2COA3   = (0x71Au);
  11799.4  001C00                    endm
  11800    001C00              #define  UCB3ADDRX_                     
                                (0x71Cu)        /* eUSCI_Bx I2C Received
                                Address Register */
  11801    001C00              DEFCW(   UCB3ADDRX           , UCB3ADDRX_)
  11801.1  001C00              sfrb UCB3ADDRX_L = (0x71Cu);
  11801.2  001C00              sfrb UCB3ADDRX_H = (0x71Cu)+1;
  11801.3  001C00              sfrw UCB3ADDRX   = (0x71Cu);
  11801.4  001C00                    endm
  11802    001C00              #define  UCB3ADDMASK_                   
                                (0x71Eu)        /* eUSCI_Bx I2C Address Mask
                                Register */
  11803    001C00              DEFCW(   UCB3ADDMASK         , UCB3ADDMASK_)
  11803.1  001C00              sfrb UCB3ADDMASK_L = (0x71Eu);
  11803.2  001C00              sfrb UCB3ADDMASK_H = (0x71Eu)+1;
  11803.3  001C00              sfrw UCB3ADDMASK   = (0x71Eu);
  11803.4  001C00                    endm
  11804    001C00              #define  UCB3I2CSA_                     
                                (0x720u)        /* eUSCI_Bx I2C Slave Address
                                Register */
  11805    001C00              DEFCW(   UCB3I2CSA           , UCB3I2CSA_)
  11805.1  001C00              sfrb UCB3I2CSA_L = (0x720u);
  11805.2  001C00              sfrb UCB3I2CSA_H = (0x720u)+1;
  11805.3  001C00              sfrw UCB3I2CSA   = (0x720u);
  11805.4  001C00                    endm
  11806    001C00              #define  UCB3IE_                        
                                (0x72Au)        /* eUSCI_Bx Interrupt Enable
                                Register */
  11807    001C00              DEFCW(   UCB3IE              , UCB3IE_)
  11807.1  001C00              sfrb UCB3IE_L = (0x72Au);
  11807.2  001C00              sfrb UCB3IE_H = (0x72Au)+1;
  11807.3  001C00              sfrw UCB3IE   = (0x72Au);
  11807.4  001C00                    endm
  11808    001C00              #define  UCB3IFG_                       
                                (0x72Cu)        /* eUSCI_Bx Interrupt Flag
                                Register */
  11809    001C00              DEFCW(   UCB3IFG             , UCB3IFG_)
  11809.1  001C00              sfrb UCB3IFG_L = (0x72Cu);
  11809.2  001C00              sfrb UCB3IFG_H = (0x72Cu)+1;
  11809.3  001C00              sfrw UCB3IFG   = (0x72Cu);
  11809.4  001C00                    endm
  11810    001C00              #define  UCB3IV_                        
                                (0x72Eu)        /* eUSCI_Bx Interrupt Vector
                                Register */
  11811    001C00              DEFCW(   UCB3IV              , UCB3IV_)
  11811.1  001C00              sfrb UCB3IV_L = (0x72Eu);
  11811.2  001C00              sfrb UCB3IV_H = (0x72Eu)+1;
  11811.3  001C00              sfrw UCB3IV   = (0x72Eu);
  11811.4  001C00                    endm
  11812    001C00              
  11813    001C00              /* eUSCI_B3 Register Offsets */
  11814    001C00              #define OFS_UCB3CTLW0                   
                                (0x0000u)
  11815    001C00              #define OFS_UCB3CTLW0_L                 
                                OFS_UCB3CTLW0
  11816    001C00              #define OFS_UCB3CTLW0_H                 
                                OFS_UCB3CTLW0+1
  11817    001C00              #define OFS_UCB3CTLW1                   
                                (0x0002u)
  11818    001C00              #define OFS_UCB3CTLW1_L                 
                                OFS_UCB3CTLW1
  11819    001C00              #define OFS_UCB3CTLW1_H                 
                                OFS_UCB3CTLW1+1
  11820    001C00              #define OFS_UCB3BRW                     
                                (0x0006u)
  11821    001C00              #define OFS_UCB3BRW_L                   
                                OFS_UCB3BRW
  11822    001C00              #define OFS_UCB3BRW_H                   
                                OFS_UCB3BRW+1
  11823    001C00              #define OFS_UCB3STATW                   
                                (0x0008u)
  11824    001C00              #define OFS_UCB3STATW_L                 
                                OFS_UCB3STATW
  11825    001C00              #define OFS_UCB3STATW_H                 
                                OFS_UCB3STATW+1
  11826    001C00              #define OFS_UCB3TBCNT                   
                                (0x000Au)
  11827    001C00              #define OFS_UCB3TBCNT_L                 
                                OFS_UCB3TBCNT
  11828    001C00              #define OFS_UCB3TBCNT_H                 
                                OFS_UCB3TBCNT+1
  11829    001C00              #define OFS_UCB3RXBUF                   
                                (0x000Cu)
  11830    001C00              #define OFS_UCB3RXBUF_L                 
                                OFS_UCB3RXBUF
  11831    001C00              #define OFS_UCB3RXBUF_H                 
                                OFS_UCB3RXBUF+1
  11832    001C00              #define OFS_UCB3TXBUF                   
                                (0x000Eu)
  11833    001C00              #define OFS_UCB3TXBUF_L                 
                                OFS_UCB3TXBUF
  11834    001C00              #define OFS_UCB3TXBUF_H                 
                                OFS_UCB3TXBUF+1
  11835    001C00              #define OFS_UCB3I2COA0                  
                                (0x0014u)
  11836    001C00              #define OFS_UCB3I2COA0_L                
                                OFS_UCB3I2COA0
  11837    001C00              #define OFS_UCB3I2COA0_H                
                                OFS_UCB3I2COA0+1
  11838    001C00              #define OFS_UCB3I2COA1                  
                                (0x0016u)
  11839    001C00              #define OFS_UCB3I2COA1_L                
                                OFS_UCB3I2COA1
  11840    001C00              #define OFS_UCB3I2COA1_H                
                                OFS_UCB3I2COA1+1
  11841    001C00              #define OFS_UCB3I2COA2                  
                                (0x0018u)
  11842    001C00              #define OFS_UCB3I2COA2_L                
                                OFS_UCB3I2COA2
  11843    001C00              #define OFS_UCB3I2COA2_H                
                                OFS_UCB3I2COA2+1
  11844    001C00              #define OFS_UCB3I2COA3                  
                                (0x001Au)
  11845    001C00              #define OFS_UCB3I2COA3_L                
                                OFS_UCB3I2COA3
  11846    001C00              #define OFS_UCB3I2COA3_H                
                                OFS_UCB3I2COA3+1
  11847    001C00              #define OFS_UCB3ADDRX                   
                                (0x001Cu)
  11848    001C00              #define OFS_UCB3ADDRX_L                 
                                OFS_UCB3ADDRX
  11849    001C00              #define OFS_UCB3ADDRX_H                 
                                OFS_UCB3ADDRX+1
  11850    001C00              #define OFS_UCB3ADDMASK                 
                                (0x001Eu)
  11851    001C00              #define OFS_UCB3ADDMASK_L               
                                OFS_UCB3ADDMASK
  11852    001C00              #define OFS_UCB3ADDMASK_H               
                                OFS_UCB3ADDMASK+1
  11853    001C00              #define OFS_UCB3I2CSA                   
                                (0x0020u)
  11854    001C00              #define OFS_UCB3I2CSA_L                 
                                OFS_UCB3I2CSA
  11855    001C00              #define OFS_UCB3I2CSA_H                 
                                OFS_UCB3I2CSA+1
  11856    001C00              #define OFS_UCB3IE                      
                                (0x002Au)
  11857    001C00              #define OFS_UCB3IE_L                    
                                OFS_UCB3IE
  11858    001C00              #define OFS_UCB3IE_H                    
                                OFS_UCB3IE+1
  11859    001C00              #define OFS_UCB3IFG                     
                                (0x002Cu)
  11860    001C00              #define OFS_UCB3IFG_L                   
                                OFS_UCB3IFG
  11861    001C00              #define OFS_UCB3IFG_H                   
                                OFS_UCB3IFG+1
  11862    001C00              #define OFS_UCB3IV                      
                                (0x002Eu)
  11863    001C00              #define OFS_UCB3IV_L                    
                                OFS_UCB3IV
  11864    001C00              #define OFS_UCB3IV_H                    
                                OFS_UCB3IV+1
  11865    001C00              
  11866    001C00              /* No control bits available or already defined
                                for another module */
  11867    001C00              
  11868    001C00              /***********************************************
                               *************
  11869    001C00              * TLV Descriptors
  11870    001C00              ************************************************
                               ************/
  11871    001C00              
  11872    001C00              #define __MSP430_HAS_TLV__                    /*
                                Definition to show that Module is available
                                */
  11873    001C00              #define TLV_BASE               __MSP430_BASEADDR
                               ESS_TLV__
  11874    001C00              
  11875    001C00              #define TLV_START              (0x1A08)       /*
                                Start Address of the TLV structure */
  11876    001C00              #define TLV_END                (0x1AFF)       /*
                                End Address of the TLV structure */
  11877    001C00              
  11878    001C00              #define TLV_LDTAG              (0x01)         /*
                                 Legacy descriptor (1xx, 2xx, 4xx families)
                                */
  11879    001C00              #define TLV_PDTAG              (0x02)         /*
                                 Peripheral discovery descriptor */
  11880    001C00              #define TLV_Reserved3          (0x03)         /*
                                 Future usage */
  11881    001C00              #define TLV_Reserved4          (0x04)         /*
                                 Future usage */
  11882    001C00              #define TLV_BLANK              (0x05)         /*
                                 Blank descriptor */
  11883    001C00              #define TLV_Reserved6          (0x06)         /*
                                 Future usage */
  11884    001C00              #define TLV_Reserved7          (0x07)         /*
                                 Serial Number */
  11885    001C00              #define TLV_DIERECORD          (0x08)         /*
                                 Die Record  */
  11886    001C00              #define TLV_ADCCAL             (0x11)         /*
                                 ADC12 calibration */
  11887    001C00              #define TLV_ADC12CAL           (0x11)         /*
                                 ADC12 calibration */
  11888    001C00              #define TLV_ADC10CAL           (0x13)         /*
                                 ADC10 calibration */
  11889    001C00              #define TLV_REFCAL             (0x12)         /*
                                 REF calibration */
  11890    001C00              #define TLV_TAGEXT             (0xFE)         /*
                                 Tag extender */
  11891    001C00              #define TLV_TAGEND             (0xFF)         //
                                 Tag End of Table
  11892    001C00              
  11893    001C00              /***********************************************
                               *************
  11894    001C00              * Interrupt Vectors (offset from 0xFF80 + 0x10
                                for Password)
  11895    001C00              ************************************************
                               ************/
  11896    001C00              
  11897    001C00              #define LEA_VECTOR             (18u * 2u) /*
                                0xFFB4 */
  11898    001C00              #define PORT8_VECTOR           (19u * 2u) /*
                                0xFFB6 */
  11899    001C00              #define PORT7_VECTOR           (20u * 2u) /*
                                0xFFB8 */
  11900    001C00              #define EUSCI_B3_VECTOR        (21u * 2u) /*
                                0xFFBA */
  11901    001C00              #define EUSCI_B2_VECTOR        (22u * 2u) /*
                                0xFFBC */
  11902    001C00              #define EUSCI_B1_VECTOR        (23u * 2u) /*
                                0xFFBE */
  11903    001C00              #define EUSCI_A3_VECTOR        (24u * 2u) /*
                                0xFFC0 */
  11904    001C00              #define EUSCI_A2_VECTOR        (25u * 2u) /*
                                0xFFC2 */
  11905    001C00              #define PORT6_VECTOR           (26u * 2u) /*
                                0xFFC4 */
  11906    001C00              #define PORT5_VECTOR           (27u * 2u) /*
                                0xFFC6 */
  11907    001C00              #define TIMER4_A1_VECTOR       (28u * 2u) /*
                                0xFFC8 */
  11908    001C00              #define TIMER4_A0_VECTOR       (29u * 2u) /*
                                0xFFCA */
  11909    001C00              #define AES256_VECTOR          (30u * 2u) /*
                                0xFFCC */
  11910    001C00              #define RTC_C_VECTOR           (31u * 2u) /*
                                0xFFCE */
  11911    001C00              #define PORT4_VECTOR           (32u * 2u) /*
                                0xFFD0 */
  11912    001C00              #define PORT3_VECTOR           (33u * 2u) /*
                                0xFFD2 */
  11913    001C00              #define TIMER3_A1_VECTOR       (34u * 2u) /*
                                0xFFD4 */
  11914    001C00              #define TIMER3_A0_VECTOR       (35u * 2u) /*
                                0xFFD6 */
  11915    001C00              #define PORT2_VECTOR           (36u * 2u) /*
                                0xFFD8 */
  11916    001C00              #define TIMER2_A1_VECTOR       (37u * 2u) /*
                                0xFFDA */
  11917    001C00              #define TIMER2_A0_VECTOR       (38u * 2u) /*
                                0xFFDC */
  11918    001C00              #define PORT1_VECTOR           (39u * 2u) /*
                                0xFFDE */
  11919    001C00              #define TIMER1_A1_VECTOR       (40u * 2u) /*
                                0xFFE0 */
  11920    001C00              #define TIMER1_A0_VECTOR       (41u * 2u) /*
                                0xFFE2 */
  11921    001C00              #define DMA_VECTOR             (42u * 2u) /*
                                0xFFE4 */
  11922    001C00              #define EUSCI_A1_VECTOR        (43u * 2u) /*
                                0xFFE6 */
  11923    001C00              #define TIMER0_A1_VECTOR       (44u * 2u) /*
                                0xFFE8 */
  11924    001C00              #define TIMER0_A0_VECTOR       (45u * 2u) /*
                                0xFFEA */
  11925    001C00              #define ADC12_B_VECTOR         (46u * 2u) /*
                                0xFFEC */
  11926    001C00              #define EUSCI_B0_VECTOR        (47u * 2u) /*
                                0xFFEE */
  11927    001C00              #define EUSCI_A0_VECTOR        (48u * 2u) /*
                                0xFFF0 */
  11928    001C00              #define WDT_VECTOR             (49u * 2u) /*
                                0xFFF2 */
  11929    001C00              #define TIMER0_B1_VECTOR       (50u * 2u) /*
                                0xFFF4 */
  11930    001C00              #define TIMER0_B0_VECTOR       (51u * 2u) /*
                                0xFFF6 */
  11931    001C00              #define COMP_E_VECTOR          (52u * 2u) /*
                                0xFFF8 */
  11932    001C00              #define UNMI_VECTOR            (53u * 2u) /*
                                0xFFFA */
  11933    001C00              #define SYSNMI_VECTOR          (54u * 2u) /*
                                0xFFFC */
  11934    001C00              #define RESET_VECTOR           (55u * 2u) /*
                                0xFFFE */
  11935    001C00              
  11936    001C00              /***********************************************
                               *************
  11937    001C00              * Memory Boundary Definitions
  11938    001C00              ************************************************
                               ************/
  11939    001C00              
  11940    001C00              #define TINYRAM_START           0x000A
  11941    001C00              #define TINYRAM_LENGTH          0x0016
  11942    001C00              #define BSL_START               0x1000
  11943    001C00              #define BSL_LENGTH              0x0800
  11944    001C00              #define INFOD_START             0x1800
  11945    001C00              #define INFOD_LENGTH            0x0080
  11946    001C00              #define INFOC_START             0x1880
  11947    001C00              #define INFOC_LENGTH            0x0080
  11948    001C00              #define INFOB_START             0x1900
  11949    001C00              #define INFOB_LENGTH            0x0080
  11950    001C00              #define INFOA_START             0x1980
  11951    001C00              #define INFOA_LENGTH            0x0080
  11952    001C00              #define RAM_START               0x1C00
  11953    001C00              #define RAM_LENGTH              0x1000
  11954    001C00              #define LEARAM_START            0x2C00
  11955    001C00              #define LEARAM_LENGTH           0x1000
  11956    001C00              #define FRAM_START              0x4000
  11957    001C00              #define FRAM_LENGTH             0x40000
  11958    001C00              
  11959    001C00              /***********************************************
                               *************
  11960    001C00              * End of Modules
  11961    001C00              ************************************************
                               ************/
  11962    001C00              
  11963    001C00              #pragma language=restore
  11964    001C00              
  11965    001C00              #ifndef EXCLUDE_LEGACY
  11966    001C00              #include "legacy.h"
      1    001C00              //**********************************************
                               *******************************
      2    001C00              //
      3    001C00              // Copyright (C) 2012 - 2015 Texas Instruments
                                Incorporated - http://www.ti.com/
      4    001C00              //
      5    001C00              // Redistribution and use in source and binary
                                forms, with or without
      6    001C00              // modification, are permitted provided that the
                                following conditions
      7    001C00              // are met:
      8    001C00              //
      9    001C00              //  Redistributions of source code must retain
                                the above copyright
     10    001C00              //  notice, this list of conditions and the
                                following disclaimer.
     11    001C00              //
     12    001C00              //  Redistributions in binary form must
                                reproduce the above copyright
     13    001C00              //  notice, this list of conditions and the
                                following disclaimer in the
     14    001C00              //  documentation and/or other materials
                                provided with the
     15    001C00              //  distribution.
     16    001C00              //
     17    001C00              //  Neither the name of Texas Instruments
                                Incorporated nor the names of
     18    001C00              //  its contributors may be used to endorse or
                                promote products derived
     19    001C00              //  from this software without specific prior
                                written permission.
     20    001C00              //
     21    001C00              // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT
                                HOLDERS AND CONTRIBUTORS
     22    001C00              // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES
                               , INCLUDING, BUT NOT
     23    001C00              // LIMITED TO, THE IMPLIED WARRANTIES OF
                                MERCHANTABILITY AND FITNESS FOR
     24    001C00              // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
                                EVENT SHALL THE COPYRIGHT
     25    001C00              // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY
                                DIRECT, INDIRECT, INCIDENTAL,
     26    001C00              // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
                                (INCLUDING, BUT NOT
     27    001C00              // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
                                OR SERVICES; LOSS OF USE,
     28    001C00              // DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
                                HOWEVER CAUSED AND ON ANY
     29    001C00              // THEORY OF LIABILITY, WHETHER IN CONTRACT,
                                STRICT LIABILITY, OR TORT
     30    001C00              // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
                                IN ANY WAY OUT OF THE USE
     31    001C00              // OF THIS SOFTWARE, EVEN IF ADVISED OF THE
                                POSSIBILITY OF SUCH DAMAGE.
     32    001C00              //**********************************************
                               ******************************
     33    001C00              
     34    001C00              
     35    001C00              /***********************************************
                               *************
     36    001C00              * ADC
     37    001C00              ************************************************
                               ************/
     38    001C00              
     39    001C00              #ifdef __MSP430_HAS_ADC__
     41    001C00              #define ADCIV_ADCHIIFG          ADCIV__ADCHIIFG
     42    001C00              #define ADCIV_ADCIFG            ADCIV__ADCIFG0
     43    001C00              #define ADCIV_ADCINIFG          ADCIV__ADCINIFG
     44    001C00              #define ADCIV_ADCLOIFG          ADCIV__ADCLOIFG
     45    001C00              #define ADCIV_ADCOVIFG          ADCIV__ADCOVIFG
     46    001C00              #define ADCIV_ADCTOVIFG         ADCIV__ADCTOVIFG
     47    001C00              #define ADCIV_NONE              ADCIV__NONE
     49    001C00              #endif
     50    001C00              
     51    001C00              /***********************************************
                               *************
     52    001C00              * ADC12_B
     53    001C00              ************************************************
                               ************/
     54    001C00              #ifdef __MSP430_HAS_ADC12_B__
     55    001C00              
     56    001C00              #define ADC12_VECTOR         ADC12_B_VECTOR
     57    001C00              
     58    001C00              #define ADC12IV_NONE         ADC12IV__NONE
     59    001C00              #define ADC12IV_ADC12HIIFG   ADC12IV__ADC12HIIFG
     60    001C00              #define ADC12IV_ADC12IFG0    ADC12IV__ADC12IFG0
     61    001C00              #define ADC12IV_ADC12IFG1    ADC12IV__ADC12IFG1
     62    001C00              #define ADC12IV_ADC12IFG2    ADC12IV__ADC12IFG2
     63    001C00              #define ADC12IV_ADC12IFG3    ADC12IV__ADC12IFG3
     64    001C00              #define ADC12IV_ADC12IFG4    ADC12IV__ADC12IFG4
     65    001C00              #define ADC12IV_ADC12IFG5    ADC12IV__ADC12IFG5
     66    001C00              #define ADC12IV_ADC12IFG6    ADC12IV__ADC12IFG6
     67    001C00              #define ADC12IV_ADC12IFG7    ADC12IV__ADC12IFG7
     68    001C00              #define ADC12IV_ADC12IFG8    ADC12IV__ADC12IFG8
     69    001C00              #define ADC12IV_ADC12IFG9    ADC12IV__ADC12IFG9
     70    001C00              #define ADC12IV_ADC12IFG10   ADC12IV__ADC12IFG10
     71    001C00              #define ADC12IV_ADC12IFG11   ADC12IV__ADC12IFG11
     72    001C00              #define ADC12IV_ADC12IFG12   ADC12IV__ADC12IFG12
     73    001C00              #define ADC12IV_ADC12IFG13   ADC12IV__ADC12IFG13
     74    001C00              #define ADC12IV_ADC12IFG14   ADC12IV__ADC12IFG14
     75    001C00              #define ADC12IV_ADC12IFG15   ADC12IV__ADC12IFG15
     76    001C00              #define ADC12IV_ADC12IFG16   ADC12IV__ADC12IFG16
     77    001C00              #define ADC12IV_ADC12IFG17   ADC12IV__ADC12IFG17
     78    001C00              #define ADC12IV_ADC12IFG18   ADC12IV__ADC12IFG18
     79    001C00              #define ADC12IV_ADC12IFG19   ADC12IV__ADC12IFG19
     80    001C00              #define ADC12IV_ADC12IFG20   ADC12IV__ADC12IFG20
     81    001C00              #define ADC12IV_ADC12IFG21   ADC12IV__ADC12IFG21
     82    001C00              #define ADC12IV_ADC12IFG22   ADC12IV__ADC12IFG22
     83    001C00              #define ADC12IV_ADC12IFG23   ADC12IV__ADC12IFG23
     84    001C00              #define ADC12IV_ADC12IFG24   ADC12IV__ADC12IFG24
     85    001C00              #define ADC12IV_ADC12IFG25   ADC12IV__ADC12IFG25
     86    001C00              #define ADC12IV_ADC12IFG26   ADC12IV__ADC12IFG26
     87    001C00              #define ADC12IV_ADC12IFG27   ADC12IV__ADC12IFG27
     88    001C00              #define ADC12IV_ADC12IFG28   ADC12IV__ADC12IFG28
     89    001C00              #define ADC12IV_ADC12IFG29   ADC12IV__ADC12IFG29
     90    001C00              #define ADC12IV_ADC12IFG30   ADC12IV__ADC12IFG30
     91    001C00              #define ADC12IV_ADC12IFG31   ADC12IV__ADC12IFG31
     92    001C00              #define ADC12IV_ADC12INIFG   ADC12IV__ADC12INIFG
     93    001C00              #define ADC12IV_ADC12LOIFG   ADC12IV__ADC12LOIFG
     94    001C00              #define ADC12IV_ADC12OVIFG   ADC12IV__ADC12OVIFG
     95    001C00              #define ADC12IV_ADC12RDYIFG  ADC12IV__ADC12RDYIF
                               G
     96    001C00              #define ADC12IV_ADC12TOVIFG  ADC12IV__ADC12TOVIF
                               G
     97    001C00              
     98    001C00              #endif
     99    001C00              
    100    001C00              /***********************************************
                               *************
    101    001C00              * CAP TOUCH
    102    001C00              ************************************************
                               ************/
    103    001C00              
    104    001C00              #ifdef __MSP430_HAS_CAPTIO0__
    105    001C00              #define __MSP430_HAS_CAP_TOUCH_IO_0__
    106    001C00              #define CAP_TOUCH_0_BASE    CAPTIO0_BASE
    107    001C00              #define __MSP430_BASEADDRESS_CAP_TOUCH_IO_0__
                                CAPTIO0_BASE
    108    001C00              #define CAPSIO0CTL          CAPTIO0CTL
    109    001C00              #endif
    110    001C00              #ifdef __MSP430_HAS_CAPTIO1__
    111    001C00              #define __MSP430_HAS_CAP_TOUCH_IO_1__
    112    001C00              #define __MSP430_BASEADDRESS_CAP_TOUCH_IO_1__
                                CAPTIO1_BASE
    113    001C00              #define CAP_TOUCH_1_BASE    CAPTIO1_BASE
    114    001C00              #define CAPSIO1CTL          CAPTIO1CTL
    115    001C00              #endif
    116    001C00              
    117    001C00              #ifdef __MSP430_HAS_CAPTIOx__
    118    001C00              
    119    001C00              #define CAPSIOPISEL0            CAPTIOPISEL0
    120    001C00              #define CAPSIOPISEL1            CAPTIOPISEL1
    121    001C00              #define CAPSIOPISEL2            CAPTIOPISEL2
    122    001C00              #define CAPSIOPOSEL0            CAPTIOPOSEL0
    123    001C00              #define CAPSIOPOSEL1            CAPTIOPOSEL1
    124    001C00              #define CAPSIOPOSEL2            CAPTIOPOSEL2
    125    001C00              #define CAPSIOPOSEL3            CAPTIOPOSEL3
    126    001C00              #define CAPSIOEN                CAPTIOEN
    127    001C00              #define CAPSIO                  CAPTIO
    128    001C00              
    129    001C00              #endif
    130    001C00              
    131    001C00              /***********************************************
                               *************
    132    001C00              * CLOCK SYSTEM
    133    001C00              ************************************************
                               ************/
    134    001C00              
    135    001C00              #ifdef __MSP430_HAS_CS__
    136    001C00              
    137    001C00              #ifdef __MSP430FR2XX_FR4XX_FAMILY__
    139    001C00              #define DCOFTRIM_0              (0x0000)    /*
                                DCO frequency trim: 0 */
    140    001C00              #define DCOFTRIM_1              (0x0010)    /*
                                DCO frequency trim: 1 */
    141    001C00              #define DCOFTRIM_2              (0x0020)    /*
                                DCO frequency trim: 2 */
    142    001C00              #define DCOFTRIM_3              (0x0030)    /*
                                DCO frequency trim: 3 */
    143    001C00              #define DCOFTRIM_4              (0x0040)    /*
                                DCO frequency trim: 4 */
    144    001C00              #define DCOFTRIM_5              (0x0050)    /*
                                DCO frequency trim: 5 */
    145    001C00              #define DCOFTRIM_6              (0x0060)    /*
                                DCO frequency trim: 6 */
    146    001C00              #define DCOFTRIM_7              (0x0070)    /*
                                DCO frequency trim: 7 */
    148    001C00              #endif
    149    001C00              
    150    001C00              #define SELM__LFMODOSC          SELM__LFMODCLK
    151    001C00              #define SELM__MODOSC            SELM__MODCLK
    152    001C00              #define SELS__LFMODOSC          SELS__LFMODCLK
    153    001C00              #define SELS__MODOSC            SELS__MODCLK
    154    001C00              #define SELA__LFMODOSC          SELA__LFMODCLK
    155    001C00              
    156    001C00              #define SELA_7                  SELA
    157    001C00              #define SELM_7                  SELM
    158    001C00              #define SELS_7                  SELS
    159    001C00              
    160    001C00              #ifndef MODCLKREQEN
    161    001C00              #define MODCLKREQEN             MODOSCREQEN
    162    001C00              #define MODCLKREQEN_L           MODOSCREQEN_L
    163    001C00              #endif
    164    001C00              
    165    001C00              #endif
    166    001C00              
    167    001C00              /***********************************************
                               *************
    168    001C00              * COMP_E
    169    001C00              ************************************************
                               ************/
    170    001C00              
    171    001C00              #ifdef __MSP430_HAS_COMP_E__
    172    001C00              
    173    001C00              #define CEIV_CEIFG              CEIV__CEIFG
    174    001C00              #define CEIV_CEIIFG             CEIV__CEIIFG
    175    001C00              #define CEIV_CERDYIFG           CEIV__CERDYIFG
    176    001C00              #define CEIV_NONE               CEIV__NONE
    177    001C00              
    178    001C00              #define CEPWRMD_3               CEPWRMD
    179    001C00              
    180    001C00              #define CEREF0_0                (0x0000)      
                                /* Comp. E Int. Ref.0 Select 0 : 1/32
                                */
    181    001C00              #define CEREF0_1                (0x0001)      
                                /* Comp. E Int. Ref.0 Select 1 : 2/32
                                */
    182    001C00              #define CEREF0_2                (0x0002)      
                                /* Comp. E Int. Ref.0 Select 2 : 3/32
                                */
    183    001C00              #define CEREF0_3                (0x0003)      
                                /* Comp. E Int. Ref.0 Select 3 : 4/32
                                */
    184    001C00              #define CEREF0_4                (0x0004)      
                                /* Comp. E Int. Ref.0 Select 4 : 5/32
                                */
    185    001C00              #define CEREF0_5                (0x0005)      
                                /* Comp. E Int. Ref.0 Select 5 : 6/32
                                */
    186    001C00              #define CEREF0_6                (0x0006)      
                                /* Comp. E Int. Ref.0 Select 6 : 7/32
                                */
    187    001C00              #define CEREF0_7                (0x0007)      
                                /* Comp. E Int. Ref.0 Select 7 : 8/32
                                */
    188    001C00              #define CEREF0_8                (0x0008)      
                                /* Comp. E Int. Ref.0 Select 0 : 9/32
                                */
    189    001C00              #define CEREF0_9                (0x0009)      
                                /* Comp. E Int. Ref.0 Select 1 : 10/32
                                */
    190    001C00              #define CEREF0_10               (0x000A)      
                                /* Comp. E Int. Ref.0 Select 2 : 11/32
                                */
    191    001C00              #define CEREF0_11               (0x000B)      
                                /* Comp. E Int. Ref.0 Select 3 : 12/32
                                */
    192    001C00              #define CEREF0_12               (0x000C)      
                                /* Comp. E Int. Ref.0 Select 4 : 13/32
                                */
    193    001C00              #define CEREF0_13               (0x000D)      
                                /* Comp. E Int. Ref.0 Select 5 : 14/32
                                */
    194    001C00              #define CEREF0_14               (0x000E)      
                                /* Comp. E Int. Ref.0 Select 6 : 15/32
                                */
    195    001C00              #define CEREF0_15               (0x000F)      
                                /* Comp. E Int. Ref.0 Select 7 : 16/32
                                */
    196    001C00              #define CEREF0_16               (0x0010)      
                                /* Comp. E Int. Ref.0 Select 0 : 17/32
                                */
    197    001C00              #define CEREF0_17               (0x0011)      
                                /* Comp. E Int. Ref.0 Select 1 : 18/32
                                */
    198    001C00              #define CEREF0_18               (0x0012)      
                                /* Comp. E Int. Ref.0 Select 2 : 19/32
                                */
    199    001C00              #define CEREF0_19               (0x0013)      
                                /* Comp. E Int. Ref.0 Select 3 : 20/32
                                */
    200    001C00              #define CEREF0_20               (0x0014)      
                                /* Comp. E Int. Ref.0 Select 4 : 21/32
                                */
    201    001C00              #define CEREF0_21               (0x0015)      
                                /* Comp. E Int. Ref.0 Select 5 : 22/32
                                */
    202    001C00              #define CEREF0_22               (0x0016)      
                                /* Comp. E Int. Ref.0 Select 6 : 23/32
                                */
    203    001C00              #define CEREF0_23               (0x0017)      
                                /* Comp. E Int. Ref.0 Select 7 : 24/32
                                */
    204    001C00              #define CEREF0_24               (0x0018)      
                                /* Comp. E Int. Ref.0 Select 0 : 25/32
                                */
    205    001C00              #define CEREF0_25               (0x0019)      
                                /* Comp. E Int. Ref.0 Select 1 : 26/32
                                */
    206    001C00              #define CEREF0_26               (0x001A)      
                                /* Comp. E Int. Ref.0 Select 2 : 27/32
                                */
    207    001C00              #define CEREF0_27               (0x001B)      
                                /* Comp. E Int. Ref.0 Select 3 : 28/32
                                */
    208    001C00              #define CEREF0_28               (0x001C)      
                                /* Comp. E Int. Ref.0 Select 4 : 29/32
                                */
    209    001C00              #define CEREF0_29               (0x001D)      
                                /* Comp. E Int. Ref.0 Select 5 : 30/32
                                */
    210    001C00              #define CEREF0_30               (0x001E)      
                                /* Comp. E Int. Ref.0 Select 6 : 31/32
                                */
    211    001C00              #define CEREF0_31               (0x001F)      
                                /* Comp. E Int. Ref.0 Select 7 : 32/32
                                */
    212    001C00              #define CEREF1_0                (0x0000)      
                                /* Comp. E Int. Ref.1 Select 0 : 1/32
                                */
    213    001C00              
    214    001C00              #define CEREF1_1                (0x0100)      
                                /* Comp. E Int. Ref.1 Select 1 : 2/32
                                */
    215    001C00              #define CEREF1_2                (0x0200)      
                                /* Comp. E Int. Ref.1 Select 2 : 3/32
                                */
    216    001C00              #define CEREF1_3                (0x0300)      
                                /* Comp. E Int. Ref.1 Select 3 : 4/32
                                */
    217    001C00              #define CEREF1_4                (0x0400)      
                                /* Comp. E Int. Ref.1 Select 4 : 5/32
                                */
    218    001C00              #define CEREF1_5                (0x0500)      
                                /* Comp. E Int. Ref.1 Select 5 : 6/32
                                */
    219    001C00              #define CEREF1_6                (0x0600)      
                                /* Comp. E Int. Ref.1 Select 6 : 7/32
                                */
    220    001C00              #define CEREF1_7                (0x0700)      
                                /* Comp. E Int. Ref.1 Select 7 : 8/32
                                */
    221    001C00              #define CEREF1_8                (0x0800)      
                                /* Comp. E Int. Ref.1 Select 0 : 9/32
                                */
    222    001C00              #define CEREF1_9                (0x0900)      
                                /* Comp. E Int. Ref.1 Select 1 : 10/32
                                */
    223    001C00              #define CEREF1_10               (0x0A00)      
                                /* Comp. E Int. Ref.1 Select 2 : 11/32
                                */
    224    001C00              #define CEREF1_11               (0x0B00)      
                                /* Comp. E Int. Ref.1 Select 3 : 12/32
                                */
    225    001C00              #define CEREF1_12               (0x0C00)      
                                /* Comp. E Int. Ref.1 Select 4 : 13/32
                                */
    226    001C00              #define CEREF1_13               (0x0D00)      
                                /* Comp. E Int. Ref.1 Select 5 : 14/32
                                */
    227    001C00              #define CEREF1_14               (0x0E00)      
                                /* Comp. E Int. Ref.1 Select 6 : 15/32
                                */
    228    001C00              #define CEREF1_15               (0x0F00)      
                                /* Comp. E Int. Ref.1 Select 7 : 16/32
                                */
    229    001C00              #define CEREF1_16               (0x1000)      
                                /* Comp. E Int. Ref.1 Select 0 : 17/32
                                */
    230    001C00              #define CEREF1_17               (0x1100)      
                                /* Comp. E Int. Ref.1 Select 1 : 18/32
                                */
    231    001C00              #define CEREF1_18               (0x1200)      
                                /* Comp. E Int. Ref.1 Select 2 : 19/32
                                */
    232    001C00              #define CEREF1_19               (0x1300)      
                                /* Comp. E Int. Ref.1 Select 3 : 20/32
                                */
    233    001C00              #define CEREF1_20               (0x1400)      
                                /* Comp. E Int. Ref.1 Select 4 : 21/32
                                */
    234    001C00              #define CEREF1_21               (0x1500)      
                                /* Comp. E Int. Ref.1 Select 5 : 22/32
                                */
    235    001C00              #define CEREF1_22               (0x1600)      
                                /* Comp. E Int. Ref.1 Select 6 : 23/32
                                */
    236    001C00              #define CEREF1_23               (0x1700)      
                                /* Comp. E Int. Ref.1 Select 7 : 24/32
                                */
    237    001C00              #define CEREF1_24               (0x1800)      
                                /* Comp. E Int. Ref.1 Select 0 : 25/32
                                */
    238    001C00              #define CEREF1_25               (0x1900)      
                                /* Comp. E Int. Ref.1 Select 1 : 26/32
                                */
    239    001C00              #define CEREF1_26               (0x1A00)      
                                /* Comp. E Int. Ref.1 Select 2 : 27/32
                                */
    240    001C00              #define CEREF1_27               (0x1B00)      
                                /* Comp. E Int. Ref.1 Select 3 : 28/32
                                */
    241    001C00              #define CEREF1_28               (0x1C00)      
                                /* Comp. E Int. Ref.1 Select 4 : 29/32
                                */
    242    001C00              #define CEREF1_29               (0x1D00)      
                                /* Comp. E Int. Ref.1 Select 5 : 30/32
                                */
    243    001C00              #define CEREF1_30               (0x1E00)      
                                /* Comp. E Int. Ref.1 Select 6 : 31/32
                                */
    244    001C00              #define CEREF1_31               (0x1F00)      
                                /* Comp. E Int. Ref.1 Select 7 : 32/32
                                */
    245    001C00              
    246    001C00              #endif
    247    001C00              
    248    001C00              /***********************************************
                               *************
    249    001C00              * CRC32
    250    001C00              ************************************************
                               ************/
    251    001C00              
    252    001C00              #ifdef __MSP430_HAS_CRC32__
    253    001C00              
    254    001C00              #define CRC32DIB0               CRC32DIW0_L
    255    001C00              #define CRC32DIRBB0             CRC32DIRBW0_H
    256    001C00              #define CRC32RESB0              CRC32INIRESW0_L
    257    001C00              #define CRC32RESB1              CRC32INIRESW0_H
    258    001C00              #define CRC32RESB2              CRC32INIRESW1_L
    259    001C00              #define CRC32RESB3              CRC32INIRESW1_H
    260    001C00              #define CRC32RESRB3             CRC32RESRW1_L
    261    001C00              #define CRC32RESRB2             CRC32RESRW1_H
    262    001C00              #define CRC32RESRB1             CRC32RESRW0_L
    263    001C00              #define CRC32RESRB0             CRC32RESRW0_H
    264    001C00              #define CRC16DIB0               CRC16DIW0_L
    265    001C00              #define CRC16DIRBB0             CRC16DIRBW0_L
    266    001C00              #define CRC16INIRESB1           CRC16INIRESW0_H
    267    001C00              #define CRC16INIRESB0           CRC16INIRESW0_L
    268    001C00              #define CRC16RESRB1             CRC16RESRW0_L
    269    001C00              #define CRC16RESRB0             CRC16RESRW0_H
    270    001C00              
    271    001C00              #endif
    272    001C00              
    273    001C00              /***********************************************
                               *************
    274    001C00              * DIO
    275    001C00              ************************************************
                               ************/
    276    001C00              
    277    001C00              #ifdef __MSP430_HAS_DIO__
    278    001C00              
    279    001C00              #ifdef __MSP430_HAS_PORT1_R__
    280    001C00              #define P1IV_NONE       P1IV__NONE
    281    001C00              #define P1IV_P1IFG0     P1IV__P1IFG0
    282    001C00              #define P1IV_P1IFG1     P1IV__P1IFG1
    283    001C00              #define P1IV_P1IFG2     P1IV__P1IFG2
    284    001C00              #define P1IV_P1IFG3     P1IV__P1IFG3
    285    001C00              #define P1IV_P1IFG4     P1IV__P1IFG4
    286    001C00              #define P1IV_P1IFG5     P1IV__P1IFG5
    287    001C00              #define P1IV_P1IFG6     P1IV__P1IFG6
    288    001C00              #define P1IV_P1IFG7     P1IV__P1IFG7
    289    001C00              #endif
    290    001C00              #ifdef __MSP430_HAS_PORT2_R__
    291    001C00              #define P2IV_NONE       P2IV__NONE
    292    001C00              #define P2IV_P2IFG0     P2IV__P2IFG0
    293    001C00              #define P2IV_P2IFG1     P2IV__P2IFG1
    294    001C00              #define P2IV_P2IFG2     P2IV__P2IFG2
    295    001C00              #define P2IV_P2IFG3     P2IV__P2IFG3
    296    001C00              #define P2IV_P2IFG4     P2IV__P2IFG4
    297    001C00              #define P2IV_P2IFG5     P2IV__P2IFG5
    298    001C00              #define P2IV_P2IFG6     P2IV__P2IFG6
    299    001C00              #define P2IV_P2IFG7     P2IV__P2IFG7
    300    001C00              #endif
    301    001C00              #ifdef __MSP430_HAS_PORT3_R__
    302    001C00              #define P3IV_NONE       P3IV__NONE
    303    001C00              #define P3IV_P3IFG0     P3IV__P3IFG0
    304    001C00              #define P3IV_P3IFG1     P3IV__P3IFG1
    305    001C00              #define P3IV_P3IFG2     P3IV__P3IFG2
    306    001C00              #define P3IV_P3IFG3     P3IV__P3IFG3
    307    001C00              #define P3IV_P3IFG4     P3IV__P3IFG4
    308    001C00              #define P3IV_P3IFG5     P3IV__P3IFG5
    309    001C00              #define P3IV_P3IFG6     P3IV__P3IFG6
    310    001C00              #define P3IV_P3IFG7     P3IV__P3IFG7
    311    001C00              #endif
    312    001C00              #ifdef __MSP430_HAS_PORT4_R__
    313    001C00              #define P4IV_NONE       P4IV__NONE
    314    001C00              #define P4IV_P4IFG0     P4IV__P4IFG0
    315    001C00              #define P4IV_P4IFG1     P4IV__P4IFG1
    316    001C00              #define P4IV_P4IFG2     P4IV__P4IFG2
    317    001C00              #define P4IV_P4IFG3     P4IV__P4IFG3
    318    001C00              #define P4IV_P4IFG4     P4IV__P4IFG4
    319    001C00              #define P4IV_P4IFG5     P4IV__P4IFG5
    320    001C00              #define P4IV_P4IFG6     P4IV__P4IFG6
    321    001C00              #define P4IV_P4IFG7     P4IV__P4IFG7
    322    001C00              #endif
    323    001C00              #ifdef __MSP430_HAS_PORT5_R__
    324    001C00              #define P5IV_NONE       P5IV__NONE
    325    001C00              #define P5IV_P5IFG0     P5IV__P5IFG0
    326    001C00              #define P5IV_P5IFG1     P5IV__P5IFG1
    327    001C00              #define P5IV_P5IFG2     P5IV__P5IFG2
    328    001C00              #define P5IV_P5IFG3     P5IV__P5IFG3
    329    001C00              #define P5IV_P5IFG4     P5IV__P5IFG4
    330    001C00              #define P5IV_P5IFG5     P5IV__P5IFG5
    331    001C00              #define P5IV_P5IFG6     P5IV__P5IFG6
    332    001C00              #define P5IV_P5IFG7     P5IV__P5IFG7
    333    001C00              #endif
    334    001C00              #ifdef __MSP430_HAS_PORT6_R__
    335    001C00              #define P6IV_NONE       P6IV__NONE
    336    001C00              #define P6IV_P6IFG0     P6IV__P6IFG0
    337    001C00              #define P6IV_P6IFG1     P6IV__P6IFG1
    338    001C00              #define P6IV_P6IFG2     P6IV__P6IFG2
    339    001C00              #define P6IV_P6IFG3     P6IV__P6IFG3
    340    001C00              #define P6IV_P6IFG4     P6IV__P6IFG4
    341    001C00              #define P6IV_P6IFG5     P6IV__P6IFG5
    342    001C00              #define P6IV_P6IFG6     P6IV__P6IFG6
    343    001C00              #define P6IV_P6IFG7     P6IV__P6IFG7
    344    001C00              #endif
    345    001C00              #ifdef __MSP430_HAS_PORT7_R__
    346    001C00              #define P7IV_NONE       P7IV__NONE
    347    001C00              #define P7IV_P7IFG0     P7IV__P7IFG0
    348    001C00              #define P7IV_P7IFG1     P7IV__P7IFG1
    349    001C00              #define P7IV_P7IFG2     P7IV__P7IFG2
    350    001C00              #define P7IV_P7IFG3     P7IV__P7IFG3
    351    001C00              #define P7IV_P7IFG4     P7IV__P7IFG4
    352    001C00              #define P7IV_P7IFG5     P7IV__P7IFG5
    353    001C00              #define P7IV_P7IFG6     P7IV__P7IFG6
    354    001C00              #define P7IV_P7IFG7     P7IV__P7IFG7
    355    001C00              #endif
    356    001C00              #ifdef __MSP430_HAS_PORT8_R__
    357    001C00              #define P8IV_NONE       P8IV__NONE
    358    001C00              #define P8IV_P8IFG0     P8IV__P8IFG0
    359    001C00              #define P8IV_P8IFG1     P8IV__P8IFG1
    360    001C00              #define P8IV_P8IFG2     P8IV__P8IFG2
    361    001C00              #define P8IV_P8IFG3     P8IV__P8IFG3
    362    001C00              #define P8IV_P8IFG4     P8IV__P8IFG4
    363    001C00              #define P8IV_P8IFG5     P8IV__P8IFG5
    364    001C00              #define P8IV_P8IFG6     P8IV__P8IFG6
    365    001C00              #define P8IV_P8IFG7     P8IV__P8IFG7
    366    001C00              #endif
    367    001C00              #endif
    368    001C00              
    369    001C00              /***********************************************
                               *************
    370    001C00              * DMA
    371    001C00              ************************************************
                               ************/
    372    001C00              
    373    001C00              #ifdef __MSP430_HAS_DMA__
    374    001C00              
    375    001C00              #define __MSP430_HAS_DMAX_6__
    376    001C00              #define __MSP430_BASEADDRESS_DMAX_6__ DMA_BASE
    377    001C00                  
    378    001C00              #define DMAIV_NONE              DMAIV__NONE
    379    001C00              #define DMAIV_DMA0IFG           DMAIV__DMA0IFG
    380    001C00              #define DMAIV_DMA1IFG           DMAIV__DMA1IFG
    381    001C00              #define DMAIV_DMA2IFG           DMAIV__DMA2IFG
    382    001C00              #define DMAIV_DMA3IFG           DMAIV__DMA3IFG
    383    001C00              #define DMAIV_DMA4IFG           DMAIV__DMA4IFG
    384    001C00              #define DMAIV_DMA5IFG           DMAIV__DMA5IFG
    385    001C00              
    386    001C00              #define DMASBDB                 DMASRCBYTE |
                                DMADSTBYTE
    387    001C00              #define DMASBDW                 DMASRCBYTE
    388    001C00              #define DMASWDB                 DMADSTBYTE
    389    001C00              #define DMASWDW                 (0x0000)
    390    001C00              
    391    001C00              #ifdef DMA0CTL
    392    001C00              #define DMA0SAL                 DMA0SA_L
    393    001C00              #define DMA0SAH                 DMA0SA_H
    394    001C00              #define DMA0DAL                 DMA0DA_L
    395    001C00              #define DMA0DAH                 DMA0DA_H
    396    001C00              #endif
    397    001C00              #ifdef DMA1CTL
    398    001C00              #define DMA1SAL                 DMA1SA_L
    399    001C00              #define DMA1SAH                 DMA1SA_H
    400    001C00              #define DMA1DAL                 DMA1DA_L
    401    001C00              #define DMA1DAH                 DMA1DA_H
    402    001C00              #endif
    403    001C00              #ifdef DMA2CTL
    404    001C00              #define DMA2SAL                 DMA2SA_L
    405    001C00              #define DMA2SAH                 DMA2SA_H
    406    001C00              #define DMA2DAL                 DMA2DA_L
    407    001C00              #define DMA2DAH                 DMA2DA_H
    408    001C00              #endif
    409    001C00              
    410    001C00              #endif
    411    001C00              
    412    001C00              /***********************************************
                               *************
    413    001C00              * ECOMP0
    414    001C00              ************************************************
                               ************/
    415    001C00              
    416    001C00              #ifdef __MSP430_HAS_ECOMP0__
    417    001C00              #define ECOMP_BASE              ECOMP0_BASE
    419    001C00              #ifdef OFS_CP0CTL0
    420    001C00              #define CPCTL0                  CP0CTL0
    421    001C00              #define CPCTL0_L                CP0CTL0_L
    422    001C00              #define CPCTL0_H                CP0CTL0_H
    423    001C00              #define OFS_CPCTL0              OFS_CP0CTL0
    424    001C00              #define OFS_CPCTL0_L            OFS_CP0CTL0
    425    001C00              #define OFS_CPCTL0_H            OFS_CP0CTL0+1
    426    001C00              #endif
    427    001C00              #ifdef OFS_CP0CTL1
    428    001C00              #define CPCTL1                  CP0CTL1
    429    001C00              #define CPCTL1_L                CP0CTL1_L
    430    001C00              #define CPCTL1_H                CP0CTL1_H
    431    001C00              #define OFS_CPCTL1              OFS_CP0CTL1
    432    001C00              #define OFS_CPCTL1_L            OFS_CP0CTL1
    433    001C00              #define OFS_CPCTL1_H            OFS_CP0CTL1+1
    434    001C00              #endif
    435    001C00              #ifdef OFS_CP0INT
    436    001C00              #define CPINT                   CP0INT
    437    001C00              #define CPINT_L                 CP0INT_L
    438    001C00              #define CPINT_H                 CP0INT_H
    439    001C00              #define OFS_CPINT               OFS_CP0INT
    440    001C00              #define OFS_CPINT_L             OFS_CP0INT
    441    001C00              #define OFS_CPINT_H             OFS_CP0INT+1
    442    001C00              #endif
    443    001C00              #ifdef OFS_CP0IV
    448    001C00              #define OFS_CPIV                OFS_CP0IV
    449    001C00              #define OFS_CPIV_L              OFS_CP0IV_L
    450    001C00              #define OFS_CPIV_H              OFS_CP0IV+1
    451    001C00              #endif
    452    001C00              #ifdef OFS_CP0DACCTL
    453    001C00              #define CPDACCTL                CP0DACCTL
    454    001C00              #define CPDACCTL_L              CP0DACCTL_L
    455    001C00              #define CPDACCTL_H              CP0DACCTL_H
    456    001C00              #define OFS_CPDACCTL            OFS_CP0DACCTL
    457    001C00              #define OFS_CPDACCTL_L          OFS_CP0DACCTL
    458    001C00              #define OFS_CPDACCTL_H          OFS_CP0DACCTL+1
    459    001C00              #endif
    460    001C00              #ifdef OFS_CP0DACDATA
    461    001C00              #define CPDACDATA               CP0DACDATA
    462    001C00              #define CPDACDATA_L             CP0DACDATA_L
    463    001C00              #define CPDACDATA_H             CP0DACDATA_H
    464    001C00              #define OFS_CPDACDATA           OFS_CP0DACDATA
    465    001C00              #define OFS_CPDACDATA_L         OFS_CP0DACDATA
    466    001C00              #define OFS_CPDACDATA_H         OFS_CP0DACDATA+1
    467    001C00              #endif
    469    001C00              #endif
    470    001C00              
    471    001C00              /***********************************************
                               *************
    472    001C00              * FRCTL
    473    001C00              ************************************************
                               ************/
    474    001C00              
    475    001C00              #ifdef __MSP430_HAS_FRCTL__
    477    001C00              #define __MSP430_HAS_FRAM__
    478    001C00              #define __MSP430_HAS_GC__
    479    001C00              #define __MSP430_BASEADDRESS_FRAM__ FRCTL_BASE
    480    001C00              #define FRAM_BASE               FRCTL_BASE
    482    001C00              #define FWPW                    FRCTLPW
    483    001C00              #define FRPW                    (0x9600)      
                                /* FRAM password returned by read */
    484    001C00              #define FXPW                    (0x3300)      
                                /* for use with XOR instruction */
    486    001C00              #endif
    487    001C00              
    488    001C00              /***********************************************
                               *************
    489    001C00              * LCD_C
    490    001C00              ************************************************
                               ************/
    491    001C00              
    492    001C00              #ifdef __MSP430_HAS_LCD_C__
    494    001C00              #define OFS_LCDBM1              OFS_LCDM33_LCDBM
                               1
    495    001C00              #define OFS_LCDBM2              OFS_LCDM34_LCDBM
                               2
    496    001C00              #define OFS_LCDBM3              OFS_LCDM35_LCDBM
                               3
    497    001C00              #define OFS_LCDBM4              OFS_LCDM36_LCDBM
                               4
    498    001C00              #define OFS_LCDBM5              OFS_LCDM37_LCDBM
                               5
    499    001C00              #define OFS_LCDBM6              OFS_LCDM38_LCDBM
                               6
    500    001C00              #define OFS_LCDBM7              OFS_LCDM39_LCDBM
                               7
    501    001C00              #define OFS_LCDBM8              OFS_LCDM40_LCDBM
                               8
    502    001C00              #define OFS_LCDBM9              OFS_LCDM41_LCDBM
                               9
    503    001C00              #define OFS_LCDBM10             OFS_LCDM42_LCDBM
                               10
    504    001C00              #define OFS_LCDBM11             OFS_LCDM43_LCDBM
                               11
    505    001C00              #define OFS_LCDBM12             OFS_LCDM44_LCDBM
                               12
    506    001C00              #define OFS_LCDBM13             OFS_LCDM45_LCDBM
                               13
    507    001C00              #define OFS_LCDBM14             OFS_LCDM46_LCDBM
                               14
    508    001C00              #define OFS_LCDBM15             OFS_LCDM47_LCDBM
                               15
    509    001C00              #define OFS_LCDBM16             OFS_LCDM48_LCDBM
                               16
    510    001C00              #define OFS_LCDBM17             OFS_LCDM49_LCDBM
                               17
    511    001C00              #define OFS_LCDBM18             OFS_LCDM50_LCDBM
                               18
    512    001C00              #define OFS_LCDBM19             OFS_LCDM51_LCDBM
                               19
    513    001C00              #define OFS_LCDBM20             OFS_LCDM52_LCDBM
                               20 
    515    001C00              #endif
    516    001C00              
    517    001C00              /***********************************************
                               *************
    518    001C00              * LEA
    519    001C00              ************************************************
                               ************/
    520    001C00              
    521    001C00              #ifdef __MSP430_HAS_LEA__
    522    001C00              
    523    001C00              #define __MSP430_HAS_LEA_SC__
    524    001C00              #define __MSP430_BASEADDRESS_LEA_SC__ LEA_BASE
    525    001C00              #define LEA_SC_BASE LEA_BASE
    526    001C00              
    527    001C00              #define LEASCCAP                LEACAP
    528    001C00              #define LEASCCAPL               LEACAPL
    529    001C00              #define LEASCCAPH               LEACAPH
    530    001C00              #define LEASCCNF0               LEACNF0
    531    001C00              #define LEASCCNF0L              LEACNF0L
    532    001C00              #define LEASCCNF0H              LEACNF0H
    533    001C00              #define LEASCCNF1               LEACNF1
    534    001C00              #define LEASCCNF1L              LEACNF1L
    535    001C00              #define LEASCCNF1H              LEACNF1H
    536    001C00              #define LEASCCNF2               LEACNF2
    537    001C00              #define LEASCCNF2L              LEACNF2L
    538    001C00              #define LEASCCNF2H              LEACNF2H
    539    001C00              #define LEASCMB                 LEAMB
    540    001C00              #define LEASCMBL                LEAMBL
    541    001C00              #define LEASCMBH                LEAMBH
    542    001C00              #define LEASCMT                 LEAMT
    543    001C00              #define LEASCMTL                LEAMTL
    544    001C00              #define LEASCMTH                LEAMTH
    545    001C00              #define LEASCCMA                LEACMA
    546    001C00              #define LEASCCMAL               LEACMAL
    547    001C00              #define LEASCCMAH               LEACMAH
    548    001C00              #define LEASCCMCTL              LEACMCTL
    549    001C00              #define LEASCCMCTLL             LEACMCTLL
    550    001C00              #define LEASCCMCTLH             LEACMCTLH
    551    001C00              #define LEASCCMDSTAT            LEACMDSTAT
    552    001C00              #define LEASCCMDSTATL           LEACMDSTATL
    553    001C00              #define LEASCCMDSTATH           LEACMDSTATH
    554    001C00              #define LEASCS1STAT             LEAS1STAT
    555    001C00              #define LEASCS1STATL            LEAS1STATL
    556    001C00              #define LEASCS1STATH            LEAS1STATH
    557    001C00              #define LEASCS0STAT             LEAS0STAT
    558    001C00              #define LEASCS0STATL            LEAS0STATL
    559    001C00              #define LEASCS0STATH            LEAS0STATH
    560    001C00              #define LEASCDSTSTAT            LEADSTSTAT
    561    001C00              #define LEASCDSTSTATL           LEADSTSTATL
    562    001C00              #define LEASCDSTSTATH           LEADSTSTATH
    563    001C00              #define LEASCPMCTL              LEAPMCTL
    564    001C00              #define LEASCPMCTLL             LEAPMCTLL
    565    001C00              #define LEASCPMCTLH             LEAPMCTLH
    566    001C00              #define LEASCPMDST              LEAPMDST
    567    001C00              #define LEASCPMDSTL             LEAPMDSTL
    568    001C00              #define LEASCPMDSTH             LEAPMDSTH
    569    001C00              #define LEASCPMS1               LEAPMS1
    570    001C00              #define LEASCPMS1L              LEAPMS1L
    571    001C00              #define LEASCPMS1H              LEAPMS1H
    572    001C00              #define LEASCPMS0               LEAPMS0
    573    001C00              #define LEASCPMS0L              LEAPMS0L
    574    001C00              #define LEASCPMS0H              LEAPMS0H
    575    001C00              #define LEASCPMCB               LEAPMCB
    576    001C00              #define LEASCPMCBL              LEAPMCBL
    577    001C00              #define LEASCPMCBH              LEAPMCBH
    578    001C00              #define LEASCIFGSET             LEAIFGSET
    579    001C00              #define LEASCIFGSETL            LEAIFGSETL
    580    001C00              #define LEASCIFGSETH            LEAIFGSETH
    581    001C00              #define LEASCIE                 LEAIE
    582    001C00              #define LEASCIEL                LEAIEL
    583    001C00              #define LEASCIEH                LEAIEH
    584    001C00              #define LEASCIFG                LEAIFG
    585    001C00              #define LEASCIFGL               LEAIFGL
    586    001C00              #define LEASCIFGH               LEAIFGH
    587    001C00              #define LEASCIV                 LEAIV
    588    001C00              #define LEASCIVL                LEAIVL
    589    001C00              #define LEASCIVH                LEAIVH
    590    001C00              
    591    001C00              #define OFS_LEASCCAP            OFS_LEACAP
    592    001C00              #define OFS_LEASCCAP_L          OFS_LEACAP_L
    593    001C00              #define OFS_LEASCCAP_H          OFS_LEACAP_H
    594    001C00              #define OFS_LEASCCNF0           OFS_LEACNF0
    595    001C00              #define OFS_LEASCCNF0_L         OFS_LEACNF0_L
    596    001C00              #define OFS_LEASCCNF0_H         OFS_LEACNF0_H
    597    001C00              #define OFS_LEASCCNF1           OFS_LEACNF1
    598    001C00              #define OFS_LEASCCNF1_L         OFS_LEACNF1_L
    599    001C00              #define OFS_LEASCCNF1_H         OFS_LEACNF1_H
    600    001C00              #define OFS_LEASCCNF2           OFS_LEACNF2
    601    001C00              #define OFS_LEASCCNF2_L         OFS_LEACNF2_L
    602    001C00              #define OFS_LEASCCNF2_H         OFS_LEACNF2_H
    603    001C00              #define OFS_LEASCMB             OFS_LEAMB
    604    001C00              #define OFS_LEASCMB_L           OFS_LEAMB_L
    605    001C00              #define OFS_LEASCMB_H           OFS_LEAMB_H
    606    001C00              #define OFS_LEASCMT             OFS_LEAMT
    607    001C00              #define OFS_LEASCMT_L           OFS_LEAMT_L
    608    001C00              #define OFS_LEASCMT_H           OFS_LEAMT_H
    609    001C00              #define OFS_LEASCCMA            OFS_LEACMA
    610    001C00              #define OFS_LEASCCMA_L          OFS_LEACMA_L
    611    001C00              #define OFS_LEASCCMA_H          OFS_LEACMA_H
    612    001C00              #define OFS_LEASCCMCTL          OFS_LEACMCTL
    613    001C00              #define OFS_LEASCCMCTL_L        OFS_LEACMCTL_L
    614    001C00              #define OFS_LEASCCMCTL_H        OFS_LEACMCTL_H
    615    001C00              #define OFS_LEASCCMDSTAT        OFS_LEACMDSTAT
    616    001C00              #define OFS_LEASCCMDSTAT_L      OFS_LEACMDSTAT_L
    617    001C00              #define OFS_LEASCCMDSTAT_H      OFS_LEACMDSTAT_H
    618    001C00              #define OFS_LEASCS1STAT         OFS_LEAS1STAT
    619    001C00              #define OFS_LEASCS1STAT_L       OFS_LEAS1STAT_L
    620    001C00              #define OFS_LEASCS1STAT_H       OFS_LEAS1STAT_H
    621    001C00              #define OFS_LEASCS0STAT         OFS_LEAS0STAT
    622    001C00              #define OFS_LEASCS0STAT_L       OFS_LEAS0STAT_L
    623    001C00              #define OFS_LEASCS0STAT_H       OFS_LEAS0STAT_H
    624    001C00              #define OFS_LEASCDSTSTAT        OFS_LEADSTSTAT
    625    001C00              #define OFS_LEASCDSTSTAT_L      OFS_LEADSTSTAT_L
    626    001C00              #define OFS_LEASCDSTSTAT_H      OFS_LEADSTSTAT_H
    627    001C00              #define OFS_LEASCPMCTL          OFS_LEAPMCTL
    628    001C00              #define OFS_LEASCPMCTL_L        OFS_LEAPMCTL_L
    629    001C00              #define OFS_LEASCPMCTL_H        OFS_LEAPMCTL_H
    630    001C00              #define OFS_LEASCPMDST          OFS_LEAPMDST
    631    001C00              #define OFS_LEASCPMDST_L        OFS_LEAPMDST_L
    632    001C00              #define OFS_LEASCPMDST_H        OFS_LEAPMDST_H
    633    001C00              #define OFS_LEASCPMS1           OFS_LEAPMS1
    634    001C00              #define OFS_LEASCPMS1_L         OFS_LEAPMS1_L
    635    001C00              #define OFS_LEASCPMS1_H         OFS_LEAPMS1_H
    636    001C00              #define OFS_LEASCPMS0           OFS_LEAPMS0
    637    001C00              #define OFS_LEASCPMS0_L         OFS_LEAPMS0_L
    638    001C00              #define OFS_LEASCPMS0_H         OFS_LEAPMS0_H
    639    001C00              #define OFS_LEASCPMCB           OFS_LEAPMCB
    640    001C00              #define OFS_LEASCPMCB_L         OFS_LEAPMCB_L
    641    001C00              #define OFS_LEASCPMCB_H         OFS_LEAPMCB_H
    642    001C00              #define OFS_LEASCIFGSET         OFS_LEAIFGSET
    643    001C00              #define OFS_LEASCIFGSET_L       OFS_LEAIFGSET_L
    644    001C00              #define OFS_LEASCIFGSET_H       OFS_LEAIFGSET_H
    645    001C00              #define OFS_LEASCIE             OFS_LEAIE
    646    001C00              #define OFS_LEASCIE_L           OFS_LEAIE_L
    647    001C00              #define OFS_LEASCIE_H           OFS_LEAIE_H
    648    001C00              #define OFS_LEASCIFG            OFS_LEAIFG
    649    001C00              #define OFS_LEASCIFG_L          OFS_LEAIFG_L
    650    001C00              #define OFS_LEASCIFG_H          OFS_LEAIFG_H
    651    001C00              #define OFS_LEASCIV             OFS_LEAIV
    652    001C00              #define OFS_LEASCIV_L           OFS_LEAIV_L
    653    001C00              #define OFS_LEASCIV_H           OFS_LEAIV_H
    654    001C00              
    655    001C00              #define LEASCSWRST              LEASWRST
    656    001C00              #define LEASCFTHOLD             LEAFTHOLD
    657    001C00              #define LEASCFTHOLD_0           LEAFTHOLD_0
    658    001C00              #define LEASCFTHOLD_1           LEAFTHOLD_1
    659    001C00              #define LEASCLPR                LEALPR
    660    001C00              #define LEASCLPR_0              LEALPR_0
    661    001C00              #define LEASCLPR_1              LEALPR_1
    662    001C00              #define LEASCILPM               LEAILPM
    663    001C00              #define LEASCILPM_0             LEAILPM_0
    664    001C00              #define LEASCILPM_1             LEAILPM_1
    665    001C00              #define LEASCILB                LEAILB
    666    001C00              #define LEASCTIMFLTE            LEATIMFLTE
    667    001C00              #define LEASCTIMFLT_0           LEATIMFLT_0
    668    001C00              #define LEASCTIMFLTE_1          LEATIMFLTE_1
    669    001C00              #define LEASCCFLT               LEACFLT
    670    001C00              #define LEASCCFLT_0             LEACFLT_0
    671    001C00              #define LEASCCFLT_1             LEACFLT_1
    672    001C00              #define LEASCMEMFLTE            LEAMEMFLTE
    673    001C00              #define LEASCMEMFLTE_0          LEAMEMFLTE_0
    674    001C00              #define LEASCMEMFLTE_1          LEAMEMFLTE_1
    675    001C00              #define LEASCDONES              LEADONES
    676    001C00              #define LEASCFREES              LEAFREES
    677    001C00              #define LEASCTIMFLTS            LEATIMFLTS
    678    001C00              #define LEASCCFLTS              LEACFLTS
    679    001C00              #define LEASCCFLTS_0            LEACFLTS_0
    680    001C00              #define LEASCCFLTS_1            LEACFLTS_1
    681    001C00              #define LEASCMEMFLTS            LEAMEMFLTS
    682    001C00              #define LEASCMEMFLTS_0          LEAMEMFLTS_0
    683    001C00              #define LEASCMEMFLTS_1          LEAMEMFLTS_1
    684    001C00              #define LEASCTRST               LEATRST
    685    001C00              #define LEASCTEN                LEATEN
    686    001C00              #define LEASCTISEL0             LEATISEL0
    687    001C00              #define LEASCTISEL1             LEATISEL1
    688    001C00              #define LEASCTISEL2             LEATISEL2
    689    001C00              #define LEASCTISEL3             LEATISEL3
    690    001C00              #define LEASCTISEL              LEATISEL
    691    001C00              #define LEASCTISEL_0            LEATISEL_0
    692    001C00              #define LEASCTISEL_1            LEATISEL_1
    693    001C00              #define LEASCTISEL_2            LEATISEL_2
    694    001C00              #define LEASCTISEL_3            LEATISEL_3
    695    001C00              #define LEASCTISEL_4            LEATISEL_4
    696    001C00              #define LEASCTISEL_5            LEATISEL_5
    697    001C00              #define LEASCTISEL_6            LEATISEL_6
    698    001C00              #define LEASCTISEL_7            LEATISEL_7
    699    001C00              #define LEASCTISEL_8            LEATISEL_8
    700    001C00              #define LEASCTISEL_9            LEATISEL_9
    701    001C00              #define LEASCTISEL_10           LEATISEL_10
    702    001C00              #define LEASCTISEL_11           LEATISEL_11
    703    001C00              #define LEASCTISEL_12           LEATISEL_12
    704    001C00              #define LEASCTISEL_13           LEATISEL_13
    705    001C00              #define LEASCTISEL_14           LEATISEL_14
    706    001C00              #define LEASCTISEL_15           LEATISEL_15
    707    001C00              
    708    001C00              #define LEASCBUSY               LEABUSY
    709    001C00              #define LEASCBUSY_0             LEABUSY_0
    710    001C00              #define LEASCBUSY_1             LEABUSY_1
    711    001C00              #define LEASCBUSY__READY        LEABUSY__READY
    712    001C00              #define LEASCBUSY__BUSY         LEABUSY__BUSY
    713    001C00              #define LEASCMODE               LEAMODE
    714    001C00              #define LEASCMODE0              LEAMODE0
    715    001C00              #define LEASCMODE1              LEAMODE1
    716    001C00              #define LEASCMODE2              LEAMODE2
    717    001C00              #define LEASCMODE3              LEAMODE3
    718    001C00              #define LEASCMODE_0             LEAMODE_0
    719    001C00              #define LEASCMODE_1             LEAMODE_1
    720    001C00              #define LEASCMODE_2             LEAMODE_2
    721    001C00              #define LEASCMODE_3             LEAMODE_3
    722    001C00              #define LEASCMODE_4             LEAMODE_4
    723    001C00              #define LEASCMODE_5             LEAMODE_5
    724    001C00              #define LEASCMODE_6             LEAMODE_6
    725    001C00              #define LEASCMODE_7             LEAMODE_7
    726    001C00              #define LEASCMODE__OFF          LEAMODE__OFF
    727    001C00              #define LEASCMODE__READY        LEAMODE__READY
    728    001C00              #define LEASCMODE__RUNS         LEAMODE__RUNS
    729    001C00              #define LEASCMODE__RUNR         LEAMODE__RUNR
    730    001C00              #define LEASCMODE__RUNA         LEAMODE__RUNA
    731    001C00              #define LEASCMODE__NOTIFY       LEAMODE__NOTIFY
    732    001C00              #define LEASCMODE__SLEEP        LEAMODE__SLEEP
    733    001C00              #define LEASCMODE__RUNL         LEAMODE__RUNL
    734    001C00              #define LEASCPWST               LEAPWST
    735    001C00              #define LEASCPWST0              LEAPWST0
    736    001C00              #define LEASCPWST1              LEAPWST1
    737    001C00              #define LEASCPWST2              LEAPWST2
    738    001C00              #define LEASCPWST3              LEAPWST3
    739    001C00              #define LEASCASST               LEAASST
    740    001C00              #define LEASCASST0              LEAASST0
    741    001C00              #define LEASCASST1              LEAASST1
    742    001C00              #define LEASCASST2              LEAASST2
    743    001C00              #define LEASCASST3              LEAASST3
    744    001C00              #define LEASCDONEC              LEADONEC
    745    001C00              #define LEASCFREEC              LEAFREEC
    746    001C00              #define LEASCTIMFLTC            LEATIMFLTC
    747    001C00              #define LEASCCFLTC              LEACFLTC
    748    001C00              #define LEASCCFLTC_0            LEACFLTC_0
    749    001C00              #define LEASCCFLTC_1            LEACFLTC_1
    750    001C00              #define LEASCMEMFLTC            LEAMEMFLTC
    751    001C00              #define LEASCMEMFLTC_0          LEAMEMFLTC_0
    752    001C00              #define LEASCMEMFLTC_1          LEAMEMFLTC_1
    753    001C00              #define LEASCRDSTAT             LEARDSTAT
    754    001C00              #define LEASCRDSTAT0            LEARDSTAT0
    755    001C00              #define LEASCRDSTAT1            LEARDSTAT1
    756    001C00              #define LEASCRDSTAT2            LEARDSTAT2
    757    001C00              #define LEASCRDSTAT3            LEARDSTAT3
    758    001C00              #define LEASCWRSTAT             LEAWRSTAT
    759    001C00              #define LEASCWRSTAT0            LEAWRSTAT0
    760    001C00              #define LEASCWRSTAT1            LEAWRSTAT1
    761    001C00              #define LEASCWRSTAT2            LEAWRSTAT2
    762    001C00              #define LEASCWRSTAT3            LEAWRSTAT3
    763    001C00              
    764    001C00              #define LEASCSPTR               LEASPTR
    765    001C00              #define LEASCSPTR0              LEASPTR0
    766    001C00              #define LEASCSPTR1              LEASPTR1
    767    001C00              #define LEASCSPTR2              LEASPTR2
    768    001C00              #define LEASCSPTR3              LEASPTR3
    769    001C00              #define LEASCSPTR4              LEASPTR4
    770    001C00              #define LEASCSPTR5              LEASPTR5
    771    001C00              #define LEASCSPTR6              LEASPTR6
    772    001C00              #define LEASCSPTR7              LEASPTR7
    773    001C00              #define LEASCSPTR8              LEASPTR8
    774    001C00              #define LEASCSPTR9              LEASPTR9
    775    001C00              #define LEASCSPTR10             LEASPTR10
    776    001C00              #define LEASCSPTR11             LEASPTR11
    777    001C00              #define LEASCSPTR12             LEASPTR12
    778    001C00              #define LEASCSPTR13             LEASPTR13
    779    001C00              #define LEASCSPTR14             LEASPTR14
    780    001C00              #define LEASCSPTR15             LEASPTR15
    781    001C00              
    782    001C00              #define LEASCMB0                LEAMB0
    783    001C00              #define LEASCMB1                LEAMB1
    784    001C00              #define LEASCMB2                LEAMB2
    785    001C00              #define LEASCMB3                LEAMB3
    786    001C00              #define LEASCMB4                LEAMB4
    787    001C00              #define LEASCMB5                LEAMB5
    788    001C00              #define LEASCMB6                LEAMB6
    789    001C00              #define LEASCMB7                LEAMB7
    790    001C00              #define LEASCMB8                LEAMB8
    791    001C00              #define LEASCMB9                LEAMB9
    792    001C00              #define LEASCMB10               LEAMB10
    793    001C00              #define LEASCMB11               LEAMB11
    794    001C00              #define LEASCMB12               LEAMB12
    795    001C00              #define LEASCMB13               LEAMB13
    796    001C00              #define LEASCMB14               LEAMB14
    797    001C00              #define LEASCMB15               LEAMB15
    798    001C00              
    799    001C00              #define LEASCMT0                LEAMT0
    800    001C00              #define LEASCMT1                LEAMT1
    801    001C00              #define LEASCMT2                LEAMT2
    802    001C00              #define LEASCMT3                LEAMT3
    803    001C00              #define LEASCMT4                LEAMT4
    804    001C00              #define LEASCMT5                LEAMT5
    805    001C00              #define LEASCMT6                LEAMT6
    806    001C00              #define LEASCMT7                LEAMT7
    807    001C00              #define LEASCMT8                LEAMT8
    808    001C00              #define LEASCMT9                LEAMT9
    809    001C00              #define LEASCMT10               LEAMT10
    810    001C00              #define LEASCMT11               LEAMT11
    811    001C00              #define LEASCMT12               LEAMT12
    812    001C00              #define LEASCMT13               LEAMT13
    813    001C00              #define LEASCMT14               LEAMT14
    814    001C00              #define LEASCMT15               LEAMT15
    815    001C00              
    816    001C00              #define LEASCCMDP               LEACMDP
    817    001C00              #define LEASCCMDP0              LEACMDP0
    818    001C00              #define LEASCCMDP1              LEACMDP1
    819    001C00              #define LEASCCMDP2              LEACMDP2
    820    001C00              #define LEASCCMDP3              LEACMDP3
    821    001C00              #define LEASCCMDP4              LEACMDP4
    822    001C00              #define LEASCCMDP5              LEACMDP5
    823    001C00              #define LEASCCMDP6              LEACMDP6
    824    001C00              #define LEASCCMDP7              LEACMDP7
    825    001C00              #define LEASCCMDP8              LEACMDP8
    826    001C00              #define LEASCCMDP9              LEACMDP9
    827    001C00              #define LEASCCMDP10             LEACMDP10
    828    001C00              #define LEASCCMDP11             LEACMDP11
    829    001C00              #define LEASCCMDP12             LEACMDP12
    830    001C00              #define LEASCCMDP13             LEACMDP13
    831    001C00              #define LEASCCMDP14             LEACMDP14
    832    001C00              #define LEASCCMDP15             LEACMDP15
    833    001C00              #define LEASCCMDP16             LEACMDP16
    834    001C00              #define LEASCCMDP17             LEACMDP17
    835    001C00              #define LEASCCMDP18             LEACMDP18
    836    001C00              #define LEASCCMDP19             LEACMDP19
    837    001C00              #define LEASCCMDP20             LEACMDP20
    838    001C00              #define LEASCCMDP21             LEACMDP21
    839    001C00              #define LEASCCMDP22             LEACMDP22
    840    001C00              #define LEASCCMDP23             LEACMDP23
    841    001C00              #define LEASCCMDP24             LEACMDP24
    842    001C00              #define LEASCCMDP25             LEACMDP25
    843    001C00              #define LEASCCMDP26             LEACMDP26
    844    001C00              #define LEASCCMDP27             LEACMDP27
    845    001C00              #define LEASCCMDP28             LEACMDP28
    846    001C00              #define LEASCCMDP29             LEACMDP29
    847    001C00              #define LEASCCMDP30             LEACMDP30
    848    001C00              #define LEASCCMDP31             LEACMDP31
    849    001C00              
    850    001C00              #define LEASCCMAE               LEACMAE
    851    001C00              #define LEASCCMAE_0             LEACMAE_0
    852    001C00              #define LEASCCMAE_1             LEACMAE_1
    853    001C00              #define LEASCINC                LEAINC
    854    001C00              #define LEASCDEC                LEADEC
    855    001C00              #define LEASCCROFF              LEACROFF
    856    001C00              #define LEASCCROFF0             LEACROFF0
    857    001C00              #define LEASCCROFF1             LEACROFF1
    858    001C00              #define LEASCCROFF_0            LEACROFF_0
    859    001C00              #define LEASCCROFF_1            LEACROFF_1
    860    001C00              #define LEASCCROFF_2            LEACROFF_2
    861    001C00              #define LEASCCROFF_3            LEACROFF_3
    862    001C00              
    863    001C00              #define LEASCCRACTION           LEACRACTION
    864    001C00              #define LEASCCMAP               LEACMAP
    865    001C00              #define LEASCCMAP0              LEACMAP0
    866    001C00              #define LEASCCMAP1              LEACMAP1
    867    001C00              #define LEASCCMAP2              LEACMAP2
    868    001C00              #define LEASCCMAP3              LEACMAP3
    869    001C00              #define LEASCCMAP4              LEACMAP4
    870    001C00              #define LEASCCMAP5              LEACMAP5
    871    001C00              #define LEASCCMAP6              LEACMAP6
    872    001C00              #define LEASCCMAP7              LEACMAP7
    873    001C00              #define LEASCCMAP8              LEACMAP8
    874    001C00              #define LEASCCMAP9              LEACMAP9
    875    001C00              #define LEASCCMAP10             LEACMAP10
    876    001C00              #define LEASCCMAP11             LEACMAP11
    877    001C00              #define LEASCCMAP12             LEACMAP12
    878    001C00              #define LEASCCMAP13             LEACMAP13
    879    001C00              #define LEASCCMAP14             LEACMAP14
    880    001C00              #define LEASCCMAP15             LEACMAP15
    881    001C00              
    882    001C00              #define LEASCITFLG              LEAITFLG
    883    001C00              #define LEASCITFLG0             LEAITFLG0
    884    001C00              #define LEASCITFLG1             LEAITFLG1
    885    001C00              #define LEASCITFLG_0            LEAITFLG_0
    886    001C00              #define LEASCITFLG_1            LEAITFLG_1
    887    001C00              #define LEASCITFLG_2            LEAITFLG_2
    888    001C00              #define LEASCITFLG_3            LEAITFLG_3
    889    001C00              #define LEASCCMD                LEACMD
    890    001C00              #define LEASCCMD0               LEACMD0
    891    001C00              #define LEASCCMD1               LEACMD1
    892    001C00              #define LEASCCMD2               LEACMD2
    893    001C00              #define LEASCCMD3               LEACMD3
    894    001C00              #define LEASCCMD4               LEACMD4
    895    001C00              #define LEASCCMD5               LEACMD5
    896    001C00              #define LEASCCMD6               LEACMD6
    897    001C00              #define LEASCCMD7               LEACMD7
    898    001C00              #define LEASCCMD_0              LEACMD_0
    899    001C00              #define LEASCCMD_2              LEACMD_2
    900    001C00              #define LEASCCMD_4              LEACMD_4
    901    001C00              #define LEASCCMD_6              LEACMD_6
    902    001C00              #define LEASCCMD_8              LEACMD_8
    903    001C00              #define LEASCCMD_10             LEACMD_10
    904    001C00              #define LEASCCMD_12             LEACMD_12
    905    001C00              #define LEASCCMD_13             LEACMD_13
    906    001C00              #define LEASCCMD_15             LEACMD_15
    907    001C00              #define LEASCCMD_16             LEACMD_16
    908    001C00              #define LEASCCMD_17             LEACMD_17
    909    001C00              #define LEASCCMD_18             LEACMD_18
    910    001C00              #define LEASCCMD_19             LEACMD_19
    911    001C00              #define LEASCCMD_21             LEACMD_21
    912    001C00              #define LEASCCMD_22             LEACMD_22
    913    001C00              #define LEASCCMD_23             LEACMD_23
    914    001C00              #define LEASCCMD_24             LEACMD_24
    915    001C00              #define LEASCCMD_25             LEACMD_25
    916    001C00              #define LEASCCMD_26             LEACMD_26
    917    001C00              #define LEASCCMD_27             LEACMD_27
    918    001C00              #define LEASCCMD_28             LEACMD_28
    919    001C00              #define LEASCCMD_29             LEACMD_29
    920    001C00              #define LEASCCMD_30             LEACMD_30
    921    001C00              #define LEASCCMD_31             LEACMD_31
    922    001C00              #define LEASCCMD_32             LEACMD_32
    923    001C00              #define LEASCCMD_33             LEACMD_33
    924    001C00              #define LEASCCMD_34             LEACMD_34
    925    001C00              #define LEASCCMD_36             LEACMD_36
    926    001C00              #define LEASCCMD_39             LEACMD_39
    927    001C00              #define LEASCCMD_41             LEACMD_41
    928    001C00              #define LEASCCMD_43             LEACMD_43
    929    001C00              #define LEASCCMD_45             LEACMD_45
    930    001C00              #define LEASCCMD_47             LEACMD_47
    931    001C00              #define LEASCCMD_48             LEACMD_48
    932    001C00              #define LEASCCMD_50             LEACMD_50
    933    001C00              #define LEASCCMD_52             LEACMD_52
    934    001C00              #define LEASCCMD_53             LEACMD_53
    935    001C00              #define LEASCCMD_54             LEACMD_54
    936    001C00              #define LEASCCMD_55             LEACMD_55
    937    001C00              #define LEASCCMD_56             LEACMD_56
    938    001C00              #define LEASCCMD_58             LEACMD_58
    939    001C00              #define LEASCCMD_59             LEACMD_59
    940    001C00              #define LEASCCMD_64             LEACMD_64
    941    001C00              #define LEASCCMD_65             LEACMD_65
    942    001C00              #define LEASCCMD_66             LEACMD_66
    943    001C00              #define LEASCCMD_67             LEACMD_67
    944    001C00              #define LEASCCMD_68             LEACMD_68
    945    001C00              #define LEASCCMD_69             LEACMD_69
    946    001C00              #define LEASCCMD_70             LEACMD_70
    947    001C00              #define LEASCCMD_71             LEACMD_71
    948    001C00              #define LEASCCMD_73             LEACMD_73
    949    001C00              #define LEASCCMD_75             LEACMD_75
    950    001C00              #define LEASCCMD_76             LEACMD_76
    951    001C00              #define LEASCCMD_77             LEACMD_77
    952    001C00              #define LEASCCMD_78             LEACMD_78
    953    001C00              #define LEASCCMD_79             LEACMD_79
    954    001C00              #define LEASCCMD__SUSPEND               
                                LEACMD__SUSPEND
    955    001C00              #define LEASCCMD__RESUME                
                                LEACMD__RESUME
    956    001C00              #define LEASCCMD__FFTCOMPLEXFIXEDSCALING
                                LEACMD__FFTCOMPLEXFIXEDSCALING
    957    001C00              #define LEASCCMD__FIR                   
                                LEACMD__FIR
    958    001C00              #define LEASCCMD__POLYNOMIAL            
                                LEACMD__POLYNOMIAL
    959    001C00              #define LEASCCMD__FFT                   
                                LEACMD__FFT
    960    001C00              #define LEASCCMD__POLYNOMIALLONG        
                                LEACMD__POLYNOMIALLONG
    961    001C00              #define LEASCCMD__MPYMATRIXROW          
                                LEACMD__MPYMATRIXROW
    962    001C00              #define LEASCCMD__MPYMATRIX             
                                LEACMD__MPYMATRIX
    963    001C00              #define LEASCCMD__ADDMATRIX             
                                LEACMD__ADDMATRIX
    964    001C00              #define LEASCCMD__MAXMATRIX             
                                LEACMD__MAXMATRIX
    965    001C00              #define LEASCCMD__MINMATRIX             
                                LEACMD__MINMATRIX
    966    001C00              #define LEASCCMD__IIRBQ1                
                                LEACMD__IIRBQ1
    967    001C00              #define LEASCCMD__MAC                   
                                LEACMD__MAC
    968    001C00              #define LEASCCMD__DEINTERLEAVEEVENEVEN  
                                LEACMD__DEINTERLEAVEEVENEVEN
    969    001C00              #define LEASCCMD__DEINTERLEAVEEVENODD   
                                LEACMD__DEINTERLEAVEEVENODD
    970    001C00              #define LEASCCMD__DEINTERLEAVEODDEVEN   
                                LEACMD__DEINTERLEAVEODDEVEN
    971    001C00              #define LEASCCMD__DEINTERLEAVEODDODD    
                                LEACMD__DEINTERLEAVEODDODD
    972    001C00              #define LEASCCMD__MACCOMPLEXMATRIX      
                                LEACMD__MACCOMPLEXMATRIX
    973    001C00              #define LEASCCMD__MACCOMPLEXCONJUGATEMATRIX
                                LEACMD__MACCOMPLEXCONJUGATEMATRIX
    974    001C00              #define LEASCCMD__SUBMATRIX             
                                LEACMD__SUBMATRIX
    975    001C00              #define LEASCCMD__MPYLONGMATRIX         
                                LEACMD__MPYLONGMATRIX
    976    001C00              #define LEASCCMD__MPYCOMPLEXMATRIX      
                                LEACMD__MPYCOMPLEXMATRIX
    977    001C00              #define LEASCCMD__ADDLONGMATRIX         
                                LEACMD__ADDLONGMATRIX
    978    001C00              #define LEASCCMD__MOVELONGLIST          
                                LEACMD__MOVELONGLIST
    979    001C00              #define LEASCCMD__BITREVERSECOMPLEXEVEN 
                                LEACMD__BITREVERSECOMPLEXEVEN
    980    001C00              #define LEASCCMD__BITREVERSECOMPLEXODD  
                                LEACMD__BITREVERSECOMPLEXODD
    981    001C00              #define LEASCCMD__IIRBQ2EXTENDED        
                                LEACMD__IIRBQ2EXTENDED
    982    001C00              #define LEASCCMD__FFTCOMPLEXLONG        
                                LEACMD__FFTCOMPLEXLONG
    983    001C00              #define LEASCCMD__FFTLONG               
                                LEACMD__FFTLONG
    984    001C00              #define LEASCCMD__BITREVERSECOMPLEXLONGEVEN
                                LEACMD__BITREVERSECOMPLEXLONGEVEN
    985    001C00              #define LEASCCMD__BITREVERSECOMPLEXLONGODD
                                LEACMD__BITREVERSECOMPLEXLONGODD
    986    001C00              #define LEASCCMD__POLYNOMIALSCALAR      
                                LEACMD__POLYNOMIALSCALAR
    987    001C00              #define LEASCCMD__FFTCOMPLEXAUTOSCALING 
                                LEACMD__FFTCOMPLEXAUTOSCALING
    988    001C00              #define LEASCCMD__FIRLONG               
                                LEACMD__FIRLONG
    989    001C00              #define LEASCCMD__MACLONGMATRIX         
                                LEACMD__MACLONGMATRIX
    990    001C00              #define LEASCCMD__SUBLONGMATRIX         
                                LEACMD__SUBLONGMATRIX
    991    001C00              #define LEASCCMD__MAXLONGMATRIX         
                                LEACMD__MAXLONGMATRIX
    992    001C00              #define LEASCCMD__MINLONGMATRIX         
                                LEACMD__MINLONGMATRIX
    993    001C00              #define LEASCCMD__FIRCOMPLEX            
                                LEACMD__FIRCOMPLEX
    994    001C00              #define LEASCCMD__MAXUNSIGNEDMATRIX     
                                LEACMD__MAXUNSIGNEDMATRIX
    995    001C00              #define LEASCCMD__MINUNSIGNEDMATRIX     
                                LEACMD__MINUNSIGNEDMATRIX
    996    001C00              #define LEASCCMD__MACMATRIX             
                                LEACMD__MACMATRIX
    997    001C00              #define LEASCCMD__MAX                   
                                LEACMD__MAX
    998    001C00              #define LEASCCMD__MIN                   
                                LEACMD__MIN
    999    001C00              #define LEASCCMD__MAXUNSIGNED           
                                LEACMD__MAXUNSIGNED
   1000    001C00              #define LEASCCMD__MINUNSIGNED           
                                LEACMD__MINUNSIGNED
   1001    001C00              #define LEASCCMD__MAXUNSIGNEDLONGMATRIX 
                                LEACMD__MAXUNSIGNEDLONGMATRIX
   1002    001C00              #define LEASCCMD__MINUNSIGNEDLONGMATRIX 
                                LEACMD__MINUNSIGNEDLONGMATRIX
   1003    001C00              #define LEASCCMD__IIRBQ2                
                                LEACMD__IIRBQ2
   1004    001C00              #define LEASCCMD__FIRCOMPLEXLONG        
                                LEACMD__FIRCOMPLEXLONG
   1005    001C00              #define LEASCCMD__DEINTERLEAVELONG      
                                LEACMD__DEINTERLEAVELONG
   1006    001C00              #define LEASCCMD__WINDOW                
                                LEACMD__WINDOW
   1007    001C00              #define LEASCCMD__MAC3                  
                                LEACMD__MAC3
   1008    001C00              #define LEASCCMD__SCALEDMAC             
                                LEACMD__SCALEDMAC
   1009    001C00              #define LEASCCMD__SCALEDFIR             
                                LEACMD__SCALEDFIR
   1010    001C00              
   1011    001C00              #define LEASCS1VAL              LEAS1VAL
   1012    001C00              #define LEASCS1VAL0             LEAS1VAL0
   1013    001C00              #define LEASCS1VAL1             LEAS1VAL1
   1014    001C00              #define LEASCS1VAL2             LEAS1VAL2
   1015    001C00              #define LEASCS1VAL3             LEAS1VAL3
   1016    001C00              #define LEASCS1VAL4             LEAS1VAL4
   1017    001C00              #define LEASCS1VAL5             LEAS1VAL5
   1018    001C00              #define LEASCS1VAL6             LEAS1VAL6
   1019    001C00              #define LEASCS1VAL7             LEAS1VAL7
   1020    001C00              #define LEASCS1VAL8             LEAS1VAL8
   1021    001C00              #define LEASCS1VAL9             LEAS1VAL9
   1022    001C00              #define LEASCS1VAL10            LEAS1VAL10
   1023    001C00              #define LEASCS1VAL11            LEAS1VAL11
   1024    001C00              #define LEASCS1VAL12            LEAS1VAL12
   1025    001C00              #define LEASCS1VAL13            LEAS1VAL13
   1026    001C00              #define LEASCS1VAL14            LEAS1VAL14
   1027    001C00              #define LEASCS1VAL15            LEAS1VAL15
   1028    001C00              #define LEASCS1VAL16            LEAS1VAL16
   1029    001C00              #define LEASCS1VAL17            LEAS1VAL17
   1030    001C00              #define LEASCS1VAL18            LEAS1VAL18
   1031    001C00              #define LEASCS1VAL19            LEAS1VAL19
   1032    001C00              #define LEASCS1VAL20            LEAS1VAL20
   1033    001C00              #define LEASCS1VAL21            LEAS1VAL21
   1034    001C00              #define LEASCS1VAL22            LEAS1VAL22
   1035    001C00              #define LEASCS1VAL23            LEAS1VAL23
   1036    001C00              #define LEASCS1VAL24            LEAS1VAL24
   1037    001C00              #define LEASCS1VAL25            LEAS1VAL25
   1038    001C00              #define LEASCS1VAL26            LEAS1VAL26
   1039    001C00              #define LEASCS1VAL27            LEAS1VAL27
   1040    001C00              #define LEASCS1VAL28            LEAS1VAL28
   1041    001C00              #define LEASCS1VAL29            LEAS1VAL29
   1042    001C00              #define LEASCS1VAL30            LEAS1VAL30
   1043    001C00              #define LEASCS1VAL31            LEAS1VAL31
   1044    001C00              
   1045    001C00              #define LEASCS0VAL              LEAS0VAL
   1046    001C00              #define LEASCS0VAL0             LEAS0VAL0
   1047    001C00              #define LEASCS0VAL1             LEAS0VAL1
   1048    001C00              #define LEASCS0VAL2             LEAS0VAL2
   1049    001C00              #define LEASCS0VAL3             LEAS0VAL3
   1050    001C00              #define LEASCS0VAL4             LEAS0VAL4
   1051    001C00              #define LEASCS0VAL5             LEAS0VAL5
   1052    001C00              #define LEASCS0VAL6             LEAS0VAL6
   1053    001C00              #define LEASCS0VAL7             LEAS0VAL7
   1054    001C00              #define LEASCS0VAL8             LEAS0VAL8
   1055    001C00              #define LEASCS0VAL9             LEAS0VAL9
   1056    001C00              #define LEASCS0VAL10            LEAS0VAL10
   1057    001C00              #define LEASCS0VAL11            LEAS0VAL11
   1058    001C00              #define LEASCS0VAL12            LEAS0VAL12
   1059    001C00              #define LEASCS0VAL13            LEAS0VAL13
   1060    001C00              #define LEASCS0VAL14            LEAS0VAL14
   1061    001C00              #define LEASCS0VAL15            LEAS0VAL15
   1062    001C00              #define LEASCS0VAL16            LEAS0VAL16
   1063    001C00              #define LEASCS0VAL17            LEAS0VAL17
   1064    001C00              #define LEASCS0VAL18            LEAS0VAL18
   1065    001C00              #define LEASCS0VAL19            LEAS0VAL19
   1066    001C00              #define LEASCS0VAL20            LEAS0VAL20
   1067    001C00              #define LEASCS0VAL21            LEAS0VAL21
   1068    001C00              #define LEASCS0VAL22            LEAS0VAL22
   1069    001C00              #define LEASCS0VAL23            LEAS0VAL23
   1070    001C00              #define LEASCS0VAL24            LEAS0VAL24
   1071    001C00              #define LEASCS0VAL25            LEAS0VAL25
   1072    001C00              #define LEASCS0VAL26            LEAS0VAL26
   1073    001C00              #define LEASCS0VAL27            LEAS0VAL27
   1074    001C00              #define LEASCS0VAL28            LEAS0VAL28
   1075    001C00              #define LEASCS0VAL29            LEAS0VAL29
   1076    001C00              #define LEASCS0VAL30            LEAS0VAL30
   1077    001C00              #define LEASCS0VAL31            LEAS0VAL31
   1078    001C00              
   1079    001C00              #define LEASCCMDEN              LEACMDEN
   1080    001C00              #define LEASCCMDEN_0            LEACMDEN_0
   1081    001C00              #define LEASCCMDEN_1            LEACMDEN_1
   1082    001C00              #define LEASCTRG                LEATRG
   1083    001C00              
   1084    001C00              #define LEASCCTX                LEACTX
   1085    001C00              #define LEASCCTX0               LEACTX0
   1086    001C00              #define LEASCCTX1               LEACTX1
   1087    001C00              #define LEASCCTX2               LEACTX2
   1088    001C00              #define LEASCCTX3               LEACTX3
   1089    001C00              #define LEASCCTX4               LEACTX4
   1090    001C00              #define LEASCCTX5               LEACTX5
   1091    001C00              #define LEASCCTX6               LEACTX6
   1092    001C00              #define LEASCCTX7               LEACTX7
   1093    001C00              #define LEASCCTX8               LEACTX8
   1094    001C00              #define LEASCCTX9               LEACTX9
   1095    001C00              #define LEASCCTX10              LEACTX10
   1096    001C00              #define LEASCCTX11              LEACTX11
   1097    001C00              
   1098    001C00              #define LEASCCOVLIS             LEACOVLIS
   1099    001C00              #define LEASCCOVLIS_0           LEACOVLIS_0
   1100    001C00              #define LEASCCOVLIS_1           LEACOVLIS_1
   1101    001C00              #define LEASCTIS                LEATIS
   1102    001C00              #define LEASCTIS_0              LEATIS_0
   1103    001C00              #define LEASCTIS_1              LEATIS_1
   1104    001C00              #define LEASCOORIS              LEAOORIS
   1105    001C00              #define LEASCOORIS_0            LEAOORIS_0
   1106    001C00              #define LEASCOORIS_1            LEAOORIS_1
   1107    001C00              #define LEASCSDIIS              LEASDIIS
   1108    001C00              #define LEASCSDIIS_0            LEASDIIS_0
   1109    001C00              #define LEASCSDIIS_1            LEASDIIS_1
   1110    001C00              #define LEASCPMCMDIS            LEAPMCMDIS
   1111    001C00              #define LEASCPMCMDIS_0          LEAPMCMDIS_0
   1112    001C00              #define LEASCPMCMDIS_1          LEAPMCMDIS_1
   1113    001C00              
   1114    001C00              #define LEASCCOVLIE             LEACOVLIE
   1115    001C00              #define LEASCCOVLIE_0           LEACOVLIE_0
   1116    001C00              #define LEASCCOVLIE_1           LEACOVLIE_1
   1117    001C00              #define LEASCTIE                LEATIE
   1118    001C00              #define LEASCTIE_0              LEATIE_0
   1119    001C00              #define LEASCTIE_1              LEATIE_1
   1120    001C00              #define LEASCOORIE              LEAOORIE
   1121    001C00              #define LEASCOORIE_0            LEAOORIE_0
   1122    001C00              #define LEASCOORIE_1            LEAOORIE_1
   1123    001C00              #define LEASCSDIIE              LEASDIIE
   1124    001C00              #define LEASCSDIIE_0            LEASDIIE_0
   1125    001C00              #define LEASCSDIIE_1            LEASDIIE_1
   1126    001C00              #define LEASCPMCMDIE            LEAPMCMDIE
   1127    001C00              #define LEASCPMCMDIE_0          LEAPMCMDIE_0
   1128    001C00              #define LEASCPMCMDIE_1          LEAPMCMDIE_1
   1129    001C00              
   1130    001C00              #define LEASCCOVLIFG            LEACOVLIFG
   1131    001C00              #define LEASCCOVLIFG_0          LEACOVLIFG_0
   1132    001C00              #define LEASCCOVLIFG_1          LEACOVLIFG_1
   1133    001C00              #define LEASCTIFG               LEATIFG
   1134    001C00              #define LEASCTIFG_0             LEATIFG_0
   1135    001C00              #define LEASCTIFG_1             LEATIFG_1
   1136    001C00              #define LEASCOORIFG             LEAOORIFG
   1137    001C00              #define LEASCOORIFG_0           LEAOORIFG_0
   1138    001C00              #define LEASCOORIFG_1           LEAOORIFG_1
   1139    001C00              #define LEASCSDIIFG             LEASDIIFG
   1140    001C00              #define LEASCSDIIFG_0           LEASDIIFG_0
   1141    001C00              #define LEASCSDIIFG_1           LEASDIIFG_1
   1142    001C00              #define LEASCPMCMDIFG           LEAPMCMDIFG
   1143    001C00              #define LEASCPMCMDIFG_0         LEAPMCMDIFG_0
   1144    001C00              #define LEASCPMCMDIFG_1         LEAPMCMDIFG_1
   1145    001C00              
   1146    001C00              #define LEASCIV0                LEAIV0
   1147    001C00              #define LEASCIV1                LEAIV1
   1148    001C00              #define LEASCIV2                LEAIV2
   1149    001C00              #define LEASCIV3                LEAIV3
   1150    001C00              #define LEASCIV4                LEAIV4
   1151    001C00              #define LEASCIV5                LEAIV5
   1152    001C00              #define LEASCIV6                LEAIV6
   1153    001C00              #define LEASCIV7                LEAIV7
   1154    001C00              #define LEASCIV_0               LEAIV_0
   1155    001C00              #define LEASCIV_2               LEAIV_2
   1156    001C00              #define LEASCIV_4               LEAIV_4
   1157    001C00              #define LEASCIV_6               LEAIV_6
   1158    001C00              #define LEASCIV_8               LEAIV_8
   1159    001C00              #define LEASCIV_10              LEAIV_10
   1160    001C00              #define LEASCIV__NONE           LEAIV__NONE
   1161    001C00              #define LEASCIV__COVLIFG        LEAIV__COVLIFG
   1162    001C00              #define LEASCIV__TIFG           LEAIV__TIFG
   1163    001C00              #define LEASCIV__OORIFG         LEAIV__OORIFG
   1164    001C00              #define LEASCIV__SDIIFG         LEAIV__SDIIFG
   1165    001C00              #define LEASCIV__PMCMDIFG       LEAIV__PMCMDIFG
   1166    001C00              
   1167    001C00              #ifdef LEA_VECTOR
   1168    001C00              #define LEA_SC_VECTOR           LEA_VECTOR
   1169    001C00              #endif
   1170    001C00              
   1171    001C00              #endif
   1172    001C00              
   1173    001C00              /***********************************************
                               *************
   1174    001C00              * MPY32
   1175    001C00              ************************************************
                               ************/
   1176    001C00              
   1177    001C00              #ifdef __MSP430_HAS_MPY32__
   1178    001C00              
   1179    001C00              #define OP1_32                  MPYOP1_32
   1180    001C00              #define OP1_32_L                MPYOP1_32_L
   1181    001C00              #define OP2_32                  MPYOP2_32
   1182    001C00              #define OP2_32_L                MPYOP1_32_L
   1183    001C00              
   1184    001C00              #define MPY_B                   MPY_L
   1185    001C00              #define MPYS_B                  MPYS_L
   1186    001C00              #define MAC_B                   MAC_L
   1187    001C00              #define MACS_B                  MACS_L
   1188    001C00              #define OP2_B                   OP2_L
   1189    001C00              #define MPY32L_B                MPY32L_L
   1190    001C00              #define MPY32H_B                MPY32H_L
   1191    001C00              #define MPYS32L_B               MPYS32L_L
   1192    001C00              #define MPYS32H_B               MPYS32H_L
   1193    001C00              #define MAC32L_B                MAC32L_L
   1194    001C00              #define MAC32H_B                MAC32H_L
   1195    001C00              #define MACS32L_B               MACS32L_L
   1196    001C00              #define MACS32H_B               MACS32H_L
   1197    001C00              #define OP2L_B                  OP2L_L
   1198    001C00              #define OP2H_B                  OP2H_L
   1199    001C00              
   1200    001C00              #endif
   1201    001C00              
   1202    001C00              /***********************************************
                               *************
   1203    001C00              * PMM
   1204    001C00              ************************************************
                               ************/
   1205    001C00              
   1206    001C00              #ifdef __MSP430_HAS_PMM__
   1207    001C00              #define __MSP430_HAS_PMM_FRAM__
   1208    001C00              #endif
   1209    001C00              
   1210    001C00              /***********************************************
                               *************
   1211    001C00              * RAMCTL
   1212    001C00              ************************************************
                               ************/
   1213    001C00              
   1214    001C00              #ifdef __MSP430_HAS_RAMCTL__
   1215    001C00              #define RAM_BASE                RAMCTL_BASE
   1216    001C00              #define __MSP430_BASEADDRESS_RC_FRAM__
                                RAMCTL_BASE
   1217    001C00              #define __MSP430_HAS_RC_FRAM__
   1218    001C00              #endif
   1219    001C00              
   1220    001C00              /***********************************************
                               *************
   1221    001C00              * RTC
   1222    001C00              ************************************************
                               ************/
   1223    001C00              
   1224    001C00              #ifdef __MSP430_HAS_RTC__
   1226    001C00              #define RTCIV_NONE              RTCIV__NONE
   1227    001C00              #define RTCIV_RTCIF             RTCIV__RTCIFG
   1229    001C00              #define RTCIF                   RTCIFG
   1230    001C00              #define RTCIF_L                 RTCIFG_L
   1232    001C00              #endif
   1233    001C00              
   1234    001C00              /***********************************************
                               *************
   1235    001C00              * RTC_C
   1236    001C00              ************************************************
                               ************/
   1237    001C00              
   1238    001C00              #ifdef __MSP430_HAS_RTC_C__
   1239    001C00              
   1240    001C00              #define RTCPWD                  RTCCTL0_H
   1241    001C00              #define RTCCTL1                 RTCCTL13_L
   1242    001C00              #define RTCCTL3                 RTCCTL13_H
   1243    001C00              
   1244    001C00              #define RTC_VECTOR              RTC_C_VECTOR
   1245    001C00              
   1246    001C00              #define RTC_NONE                RTCIV__NONE
   1247    001C00              #define RTC_RTCOFIFG            RTCIV__RTCOFIFG
   1248    001C00              #define RTC_RTCRDYIFG           RTCIV__RTCRDYIFG
   1249    001C00              #define RTC_RTCTEVIFG           RTCIV__RTCTEVIFG
   1250    001C00              #define RTC_RTCAIFG             RTCIV__RTCAIFG
   1251    001C00              #define RTC_RT0PSIFG            RTCIV__RT0PSIFG
   1252    001C00              #define RTC_RT1PSIFG            RTCIV__RT1PSIFG
   1253    001C00              
   1254    001C00              #define RTCIV_NONE              RTCIV__NONE
   1255    001C00              #define RTCIV_RTCOFIFG          RTCIV__RTCOFIFG
   1256    001C00              #define RTCIV_RTCRDYIFG         RTCIV__RTCRDYIFG
   1257    001C00              #define RTCIV_RTCTEVIFG         RTCIV__RTCTEVIFG
   1258    001C00              #define RTCIV_RTCIF             RTCIV__RTCIFG
   1259    001C00              #define RTCIV_RTCAIFG           RTCIV__RTCAIFG
   1260    001C00              #define RTCIV_RT0PSIFG          RTCIV__RT0PSIFG
   1261    001C00              #define RTCIV_RT1PSIFG          RTCIV__RT1PSIFG
   1262    001C00              
   1263    001C00              #define RTCCLKSEL               RTCCKSEL
   1264    001C00              #define RTCCLKSEL_H             RTCCKSEL_H
   1265    001C00              
   1266    001C00              #define RTCAE                   (0x0080)
   1267    001C00              
   1268    001C00              #define RTCSEC                  RTCTIM0_L
   1269    001C00              #define RTCMIN                  RTCTIM0_H
   1270    001C00              #define RTCHOUR                 RTCTIM1_L
   1271    001C00              #define RTCDOW                  RTCTIM1_H
   1272    001C00              #define RTCDAY                  RTCDATE_L
   1273    001C00              #define RTCMON                  RTCDATE_H
   1274    001C00              #define RTCYEARL                RTCYEAR_L
   1275    001C00              #define RT0PS                   RTCPS_L
   1276    001C00              #define RT1PS                   RTCPS_H
   1277    001C00              #define RTCAMIN                 RTCAMINHR_L
   1278    001C00              #define RTCAHOUR                RTCAMINHR_H
   1279    001C00              #define RTCADOW                 RTCADOWDAY_L
   1280    001C00              #define RTCADAY                 RTCADOWDAY_H
   1281    001C00              
   1282    001C00              #endif
   1283    001C00              
   1284    001C00              /***********************************************
                               *************
   1285    001C00              * SAPH_A
   1286    001C00              ************************************************
                               ************/
   1287    001C00              
   1288    001C00              #ifdef __MSP430_HAS_SAPH_A__
   1290    001C00              #define SAPHIIDX                SAPH_AIIDX
   1291    001C00              #define SAPHIIDX_L              SAPH_AIIDX_L
   1292    001C00              #define SAPHIIDX_H              SAPH_AIIDX_H
   1293    001C00              #define SAPHMIS                 SAPH_AMIS
   1294    001C00              #define SAPHMIS_L               SAPH_AMIS_L
   1295    001C00              #define SAPHMIS_H               SAPH_AMIS_H
   1296    001C00              #define SAPHRIS                 SAPH_ARIS
   1297    001C00              #define SAPHRIS_L               SAPH_ARIS_L
   1298    001C00              #define SAPHRIS_H               SAPH_ARIS_H
   1299    001C00              #define SAPHIMSC                SAPH_AIMSC
   1300    001C00              #define SAPHIMSC_L              SAPH_AIMSC_L
   1301    001C00              #define SAPHIMSC_H              SAPH_AIMSC_H
   1302    001C00              #define SAPHICR                 SAPH_AICR
   1303    001C00              #define SAPHICR_L               SAPH_AICR_L
   1304    001C00              #define SAPHICR_H               SAPH_AICR_H
   1305    001C00              #define SAPHISR                 SAPH_AISR
   1306    001C00              #define SAPHISR_L               SAPH_AISR_L
   1307    001C00              #define SAPHISR_H               SAPH_AISR_H
   1308    001C00              #define SAPHDESCLO              SAPH_ADESCLO
   1309    001C00              #define SAPHDESCLO_L            SAPH_ADESCLO_L
   1310    001C00              #define SAPHDESCLO_H            SAPH_ADESCLO_H
   1311    001C00              #define SAPHDESCHI              SAPH_ADESCHI
   1312    001C00              #define SAPHDESCHI_L            SAPH_ADESCHI_L
   1313    001C00              #define SAPHDESCHI_H            SAPH_ADESCHI_H
   1314    001C00              #define SAPHKEY                 SAPH_AKEY
   1315    001C00              #define SAPHKEY_L               SAPH_AKEY_L
   1316    001C00              #define SAPHKEY_H               SAPH_AKEY_H
   1317    001C00              #define SAPHOCTL0               SAPH_AOCTL0
   1318    001C00              #define SAPHOCTL0_L             SAPH_AOCTL0_L
   1319    001C00              #define SAPHOCTL0_H             SAPH_AOCTL0_H
   1320    001C00              #define SAPHOCTL1               SAPH_AOCTL1
   1321    001C00              #define SAPHOCTL1_L             SAPH_AOCTL1_L
   1322    001C00              #define SAPHOCTL1_H             SAPH_AOCTL1_H
   1323    001C00              #define SAPHOSEL                SAPH_AOSEL
   1324    001C00              #define SAPHOSEL_L              SAPH_AOSEL_L
   1325    001C00              #define SAPHOSEL_H              SAPH_AOSEL_H
   1326    001C00              #define SAPHCH0PUT              SAPH_ACH0PUT
   1327    001C00              #define SAPHCH0PUT_L            SAPH_ACH0PUT_L
   1328    001C00              #define SAPHCH0PUT_H            SAPH_ACH0PUT_H
   1329    001C00              #define SAPHCH0PDT              SAPH_ACH0PDT
   1330    001C00              #define SAPHCH0PDT_L            SAPH_ACH0PDT_L
   1331    001C00              #define SAPHCH0PDT_H            SAPH_ACH0PDT_H
   1332    001C00              #define SAPHCH0TT               SAPH_ACH0TT
   1333    001C00              #define SAPHCH0TT_L             SAPH_ACH0TT_L
   1334    001C00              #define SAPHCH0TT_H             SAPH_ACH0TT_H
   1335    001C00              #define SAPHCH1PUT              SAPH_ACH1PUT
   1336    001C00              #define SAPHCH1PUT_L            SAPH_ACH1PUT_L
   1337    001C00              #define SAPHCH1PUT_H            SAPH_ACH1PUT_H
   1338    001C00              #define SAPHCH1PDT              SAPH_ACH1PDT
   1339    001C00              #define SAPHCH1PDT_L            SAPH_ACH1PDT_L
   1340    001C00              #define SAPHCH1PDT_H            SAPH_ACH1PDT_H
   1341    001C00              #define SAPHCH1TT               SAPH_ACH1TT
   1342    001C00              #define SAPHCH1TT_L             SAPH_ACH1TT_L
   1343    001C00              #define SAPHCH1TT_H             SAPH_ACH1TT_H
   1344    001C00              #define SAPHMCNF                SAPH_AMCNF
   1345    001C00              #define SAPHMCNF_L              SAPH_AMCNF_L
   1346    001C00              #define SAPHMCNF_H              SAPH_AMCNF_H
   1347    001C00              #define SAPHTACTL               SAPH_ATACTL
   1348    001C00              #define SAPHTACTL_L             SAPH_ATACTL_L
   1349    001C00              #define SAPHTACTL_H             SAPH_ATACTL_H
   1350    001C00              #define SAPHICTL0               SAPH_AICTL0
   1351    001C00              #define SAPHICTL0_L             SAPH_AICTL0_L
   1352    001C00              #define SAPHICTL0_H             SAPH_AICTL0_H
   1353    001C00              #define SAPHBCTL                SAPH_ABCTL
   1354    001C00              #define SAPHBCTL_L              SAPH_ABCTL_L
   1355    001C00              #define SAPHBCTL_H              SAPH_ABCTL_H
   1356    001C00              #define SAPHPGC                 SAPH_APGC
   1357    001C00              #define SAPHPGC_L               SAPH_APGC_L
   1358    001C00              #define SAPHPGC_H               SAPH_APGC_H
   1359    001C00              #define SAPHPGLPER              SAPH_APGLPER
   1360    001C00              #define SAPHPGLPER_L            SAPH_APGLPER_L
   1361    001C00              #define SAPHPGLPER_H            SAPH_APGLPER_H
   1362    001C00              #define SAPHPGHPER              SAPH_APGHPER
   1363    001C00              #define SAPHPGHPER_L            SAPH_APGHPER_L
   1364    001C00              #define SAPHPGHPER_H            SAPH_APGHPER_H
   1365    001C00              #define SAPHPGCTL               SAPH_APGCTL
   1366    001C00              #define SAPHPGCTL_L             SAPH_APGCTL_L
   1367    001C00              #define SAPHPGCTL_H             SAPH_APGCTL_H
   1368    001C00              #define SAPHPPGTRIG             SAPH_APPGTRIG
   1369    001C00              #define SAPHPPGTRIG_L           SAPH_APPGTRIG_L
   1370    001C00              #define SAPHPPGTRIG_H           SAPH_APPGTRIG_H
   1371    001C00              #define SAPHXPGCTL              SAPH_AXPGCTL
   1372    001C00              #define SAPHXPGCTL_L            SAPH_AXPGCTL_L
   1373    001C00              #define SAPHXPGCTL_H            SAPH_AXPGCTL_H
   1374    001C00              #define SAPHXPGLPER             SAPH_AXPGLPER
   1375    001C00              #define SAPHXPGLPER_L           SAPH_AXPGLPER_L
   1376    001C00              #define SAPHXPGLPER_H           SAPH_AXPGLPER_H
   1377    001C00              #define SAPHXPGHPER             SAPH_AXPGHPER
   1378    001C00              #define SAPHXPGHPER_L           SAPH_AXPGHPER_L
   1379    001C00              #define SAPHXPGHPER_H           SAPH_AXPGHPER_H
   1380    001C00              #define SAPHASCTL0              SAPH_AASCTL0
   1381    001C00              #define SAPHASCTL0_L            SAPH_AASCTL0_L
   1382    001C00              #define SAPHASCTL0_H            SAPH_AASCTL0_H
   1383    001C00              #define SAPHASCTL1              SAPH_AASCTL1
   1384    001C00              #define SAPHASCTL1_L            SAPH_AASCTL1_L
   1385    001C00              #define SAPHASCTL1_H            SAPH_AASCTL1_H
   1386    001C00              #define SAPHASQTRIG             SAPH_AASQTRIG
   1387    001C00              #define SAPHAPOL                SAPH_AAPOL
   1388    001C00              #define SAPHAPOL_L              SAPH_AAPOL_L
   1389    001C00              #define SAPHAPOL_H              SAPH_AAPOL_H
   1390    001C00              #define SAPHAPLEV               SAPH_AAPLEV
   1391    001C00              #define SAPHAPLEV_L             SAPH_AAPLEV_L
   1392    001C00              #define SAPHAPLEV_H             SAPH_AAPLEV_H
   1393    001C00              #define SAPHAPHIZ               SAPH_AAPHIZ
   1394    001C00              #define SAPHAPHIZ_L             SAPH_AAPHIZ_L
   1395    001C00              #define SAPHAPHIZ_H             SAPH_AAPHIZ_H
   1396    001C00              #define SAPHATM_A               SAPH_AATM_A
   1397    001C00              #define SAPHATM_A_L             SAPH_AATM_A_L
   1398    001C00              #define SAPHATM_A_H             SAPH_AATM_A_H
   1399    001C00              #define SAPHATM_B               SAPH_AATM_B
   1400    001C00              #define SAPHATM_B_L             SAPH_AATM_B_L
   1401    001C00              #define SAPHATM_B_H             SAPH_AATM_B_H
   1402    001C00              #define SAPHATM_C               SAPH_AATM_C
   1403    001C00              #define SAPHATM_C_L             SAPH_AATM_C_L
   1404    001C00              #define SAPHATM_C_H             SAPH_AATM_C_H
   1405    001C00              #define SAPHATM_D               SAPH_AATM_D
   1406    001C00              #define SAPHATM_D_L             SAPH_AATM_D_L
   1407    001C00              #define SAPHATM_D_H             SAPH_AATM_D_H
   1408    001C00              #define SAPHATM_E               SAPH_AATM_E
   1409    001C00              #define SAPHATM_E_L             SAPH_AATM_E_L
   1410    001C00              #define SAPHATM_E_H             SAPH_AATM_E_H
   1411    001C00              #define SAPHATM_F               SAPH_AATM_F
   1412    001C00              #define SAPHATM_F_L             SAPH_AATM_F_L
   1413    001C00              #define SAPHATM_F_H             SAPH_AATM_F_H
   1414    001C00              #define SAPHTBCTL               SAPH_ATBCTL
   1415    001C00              #define SAPHTBCTL_L             SAPH_ATBCTL_L
   1416    001C00              #define SAPHTBCTL_H             SAPH_ATBCTL_H
   1417    001C00              #define SAPHATIMLO              SAPH_AATIMLO
   1418    001C00              #define SAPHATIMLO_L            SAPH_AATIMLO_L
   1419    001C00              #define SAPHATIMLO_H            SAPH_AATIMLO_H
   1420    001C00              #define SAPHATIMHI              SAPH_AATIMHI
   1421    001C00              #define SAPHATIMHI_L            SAPH_AATIMHI_L
   1422    001C00              #define SAPHATIMHI_H            SAPH_AATIMHI_H
   1424    001C00              #define OFS_SAPHIIDX           OFS_SAPH_AIIDX
   1425    001C00              #define OFS_SAPHIIDX_L         OFS_SAPH_AIIDX
   1426    001C00              #define OFS_SAPHIIDX_H         OFS_SAPH_AIIDX+1
   1427    001C00              #define OFS_SAPHMIS            OFS_SAPH_AMIS
   1428    001C00              #define OFS_SAPHMIS_L          OFS_SAPH_AMIS
   1429    001C00              #define OFS_SAPHMIS_H          OFS_SAPH_AMIS+1
   1430    001C00              #define OFS_SAPHRIS            OFS_SAPH_ARIS
   1431    001C00              #define OFS_SAPHRIS_L          OFS_SAPH_ARIS
   1432    001C00              #define OFS_SAPHRIS_H          OFS_SAPH_ARIS+1
   1433    001C00              #define OFS_SAPHIMSC           OFS_SAPH_AIMSC
   1434    001C00              #define OFS_SAPHIMSC_L         OFS_SAPH_AIMSC
   1435    001C00              #define OFS_SAPHIMSC_H         OFS_SAPH_AIMSC+1
   1436    001C00              #define OFS_SAPHICR            OFS_SAPH_AICR
   1437    001C00              #define OFS_SAPHICR_L          OFS_SAPH_AICR
   1438    001C00              #define OFS_SAPHICR_H          OFS_SAPH_AICR+1
   1439    001C00              #define OFS_SAPHISR            OFS_SAPH_AISR
   1440    001C00              #define OFS_SAPHISR_L          OFS_SAPH_AISR
   1441    001C00              #define OFS_SAPHISR_H          OFS_SAPH_AISR+1
   1442    001C00              #define OFS_SAPHDESCLO         OFS_SAPH_ADESCLO
   1443    001C00              #define OFS_SAPHDESCLO_L       OFS_SAPH_ADESCLO
   1444    001C00              #define OFS_SAPHDESCLO_H       OFS_SAPH_ADESCLO+
                               1
   1445    001C00              #define OFS_SAPHDESCHI         OFS_SAPH_ADESCHI
   1446    001C00              #define OFS_SAPHDESCHI_L       OFS_SAPH_ADESCHI
   1447    001C00              #define OFS_SAPHDESCHI_H       OFS_SAPH_ADESCHI+
                               1
   1448    001C00              #define OFS_SAPHKEY            OFS_SAPH_AKEY
   1449    001C00              #define OFS_SAPHKEY_L          OFS_SAPH_AKEY
   1450    001C00              #define OFS_SAPHKEY_H          OFS_SAPH_AKEY+1
   1451    001C00              #define OFS_SAPHOCTL0          OFS_SAPH_AOCTL0
   1452    001C00              #define OFS_SAPHOCTL0_L        OFS_SAPH_AOCTL0
   1453    001C00              #define OFS_SAPHOCTL0_H        OFS_SAPH_AOCTL0+1
   1454    001C00              #define OFS_SAPHOCTL1          OFS_SAPH_AOCTL1
   1455    001C00              #define OFS_SAPHOCTL1_L        OFS_SAPH_AOCTL1
   1456    001C00              #define OFS_SAPHOCTL1_H        OFS_SAPH_AOCTL1+1
   1457    001C00              #define OFS_SAPHOSEL           OFS_SAPH_AOSEL
   1458    001C00              #define OFS_SAPHOSEL_L         OFS_SAPH_AOSEL
   1459    001C00              #define OFS_SAPHOSEL_H         OFS_SAPH_AOSEL+1
   1460    001C00              #define OFS_SAPHCH0PUT         OFS_SAPH_ACH0PUT
   1461    001C00              #define OFS_SAPHCH0PUT_L       OFS_SAPH_ACH0PUT
   1462    001C00              #define OFS_SAPHCH0PUT_H       OFS_SAPH_ACH0PUT+
                               1
   1463    001C00              #define OFS_SAPHCH0PDT         OFS_SAPH_ACH0PDT
   1464    001C00              #define OFS_SAPHCH0PDT_L       OFS_SAPH_ACH0PDT
   1465    001C00              #define OFS_SAPHCH0PDT_H       OFS_SAPH_ACH0PDT+
                               1
   1466    001C00              #define OFS_SAPHCH0TT          OFS_SAPH_ACH0TT
   1467    001C00              #define OFS_SAPHCH0TT_L        OFS_SAPH_ACH0TT
   1468    001C00              #define OFS_SAPHCH0TT_H        OFS_SAPH_ACH0TT+1
   1469    001C00              #define OFS_SAPHCH1PUT         OFS_SAPH_ACH1PUT
   1470    001C00              #define OFS_SAPHCH1PUT_L       OFS_SAPH_ACH1PUT
   1471    001C00              #define OFS_SAPHCH1PUT_H       OFS_SAPH_ACH1PUT+
                               1
   1472    001C00              #define OFS_SAPHCH1PDT         OFS_SAPH_ACH1PDT
   1473    001C00              #define OFS_SAPHCH1PDT_L       OFS_SAPH_ACH1PDT
   1474    001C00              #define OFS_SAPHCH1PDT_H       OFS_SAPH_ACH1PDT+
                               1
   1475    001C00              #define OFS_SAPHCH1TT          OFS_SAPH_ACH1TT
   1476    001C00              #define OFS_SAPHCH1TT_L        OFS_SAPH_ACH1TT
   1477    001C00              #define OFS_SAPHCH1TT_H        OFS_SAPH_ACH1TT+1
   1478    001C00              #define OFS_SAPHTACTL          OFS_SAPH_ATACTL
   1479    001C00              #define OFS_SAPHTACTL_L        OFS_SAPH_ATACTL
   1480    001C00              #define OFS_SAPHTACTL_H        OFS_SAPH_ATACTL+1
   1481    001C00              #define OFS_SAPHICTL0          OFS_SAPH_AICTL0
   1482    001C00              #define OFS_SAPHICTL0_L        OFS_SAPH_AICTL0
   1483    001C00              #define OFS_SAPHICTL0_H        OFS_SAPH_AICTL0+1
   1484    001C00              #define OFS_SAPHBCTL           OFS_SAPH_ABCTL
   1485    001C00              #define OFS_SAPHBCTL_L         OFS_SAPH_ABCTL
   1486    001C00              #define OFS_SAPHBCTL_H         OFS_SAPH_ABCTL+1
   1487    001C00              #define OFS_SAPHPGC            OFS_SAPH_APGC
   1488    001C00              #define OFS_SAPHPGC_L          OFS_SAPH_APGC
   1489    001C00              #define OFS_SAPHPGC_H          OFS_SAPH_APGC+1
   1490    001C00              #define OFS_SAPHPGLPER         OFS_SAPH_APGLPER
   1491    001C00              #define OFS_SAPHPGLPER_L       OFS_SAPH_APGLPER
   1492    001C00              #define OFS_SAPHPGLPER_H       OFS_SAPH_APGLPER+
                               1
   1493    001C00              #define OFS_SAPHPGHPER         OFS_SAPH_APGHPER
   1494    001C00              #define OFS_SAPHPGHPER_L       OFS_SAPH_APGHPER
   1495    001C00              #define OFS_SAPHPGHPER_H       OFS_SAPH_APGHPER+
                               1
   1496    001C00              #define OFS_SAPHPGCTL          OFS_SAPH_APGCTL
   1497    001C00              #define OFS_SAPHPGCTL_L        OFS_SAPH_APGCTL
   1498    001C00              #define OFS_SAPHPGCTL_H        OFS_SAPH_APGCTL+1
   1499    001C00              #define OFS_SAPHPPGTRIG        OFS_SAPH_APPGTRIG
   1500    001C00              #define OFS_SAPHPPGTRIG_L      OFS_SAPH_APPGTRIG
   1501    001C00              #define OFS_SAPHPPGTRIG_H      OFS_SAPH_APPGTRIG
                               +1
   1502    001C00              #define OFS_SAPHXPGCTL         OFS_SAPH_AXPGCTL
   1503    001C00              #define OFS_SAPHXPGCTL_L       OFS_SAPH_AXPGCTL
   1504    001C00              #define OFS_SAPHXPGCTL_H       OFS_SAPH_AXPGCTL+
                               1
   1505    001C00              #define OFS_SAPHXPGLPER        OFS_SAPH_AXPGLPER
   1506    001C00              #define OFS_SAPHXPGLPER_L      OFS_SAPH_AXPGLPER
   1507    001C00              #define OFS_SAPHXPGLPER_H      OFS_SAPH_AXPGLPER
                               +1
   1508    001C00              #define OFS_SAPHXPGHPER        OFS_SAPH_AXPGHPER
   1509    001C00              #define OFS_SAPHXPGHPER_L      OFS_SAPH_AXPGHPER
   1510    001C00              #define OFS_SAPHXPGHPER_H      OFS_SAPH_AXPGHPER
                               +1
   1511    001C00              #define OFS_SAPHASCTL0         OFS_SAPH_AASCTL0
   1512    001C00              #define OFS_SAPHASCTL0_L       OFS_SAPH_AASCTL0
   1513    001C00              #define OFS_SAPHASCTL0_H       OFS_SAPH_AASCTL0+
                               1
   1514    001C00              #define OFS_SAPHASCTL1         OFS_SAPH_AASCTL1
   1515    001C00              #define OFS_SAPHASCTL1_L       OFS_SAPH_AASCTL1
   1516    001C00              #define OFS_SAPHASCTL1_H       OFS_SAPH_AASCTL1+
                               1
   1517    001C00              #define OFS_SAPHASQTRIG        OFS_SAPH_AASQTRIG
   1518    001C00              #define OFS_SAPHAPOL           OFS_SAPH_AAPOL
   1519    001C00              #define OFS_SAPHAPOL_L         OFS_SAPH_AAPOL
   1520    001C00              #define OFS_SAPHAPOL_H         OFS_SAPH_AAPOL+1
   1521    001C00              #define OFS_SAPHAPLEV          OFS_SAPH_AAPLEV
   1522    001C00              #define OFS_SAPHAPLEV_L        OFS_SAPH_AAPLEV
   1523    001C00              #define OFS_SAPHAPLEV_H        OFS_SAPH_AAPLEV+1
   1524    001C00              #define OFS_SAPHAPHIZ          OFS_SAPH_AAPHIZ
   1525    001C00              #define OFS_SAPHAPHIZ_L        OFS_SAPH_AAPHIZ
   1526    001C00              #define OFS_SAPHAPHIZ_H        OFS_SAPH_AAPHIZ+1
   1527    001C00              #define OFS_SAPHATM_A          OFS_SAPH_AATM_A
   1528    001C00              #define OFS_SAPHATM_A_L        OFS_SAPH_AATM_A
   1529    001C00              #define OFS_SAPHATM_A_H        OFS_SAPH_AATM_A+1
   1530    001C00              #define OFS_SAPHATM_B          OFS_SAPH_AATM_B
   1531    001C00              #define OFS_SAPHATM_B_L        OFS_SAPH_AATM_B
   1532    001C00              #define OFS_SAPHATM_B_H        OFS_SAPH_AATM_B+1
   1533    001C00              #define OFS_SAPHATM_C          OFS_SAPH_AATM_C
   1534    001C00              #define OFS_SAPHATM_C_L        OFS_SAPH_AATM_C
   1535    001C00              #define OFS_SAPHATM_C_H        OFS_SAPH_AATM_C+1
   1536    001C00              #define OFS_SAPHATM_D          OFS_SAPH_AATM_D
   1537    001C00              #define OFS_SAPHATM_D_L        OFS_SAPH_AATM_D
   1538    001C00              #define OFS_SAPHATM_D_H        OFS_SAPH_AATM_D+1
   1539    001C00              #define OFS_SAPHATM_E          OFS_SAPH_AATM_E
   1540    001C00              #define OFS_SAPHATM_E_L        OFS_SAPH_AATM_E
   1541    001C00              #define OFS_SAPHATM_E_H        OFS_SAPH_AATM_E+1
   1542    001C00              #define OFS_SAPHATM_F          OFS_SAPH_AATM_F
   1543    001C00              #define OFS_SAPHATM_F_L        OFS_SAPH_AATM_F
   1544    001C00              #define OFS_SAPHATM_F_H        OFS_SAPH_AATM_F+1
   1545    001C00              #define OFS_SAPHTBCTL          OFS_SAPH_ATBCTL
   1546    001C00              #define OFS_SAPHTBCTL_L        OFS_SAPH_ATBCTL
   1547    001C00              #define OFS_SAPHTBCTL_H        OFS_SAPH_ATBCTL+1
   1548    001C00              #define OFS_SAPHATIMLO         OFS_SAPH_AATIMLO
   1549    001C00              #define OFS_SAPHATIMLO_L       OFS_SAPH_AATIMLO
   1550    001C00              #define OFS_SAPHATIMLO_H       OFS_SAPH_AATIMLO+
                               1
   1551    001C00              #define OFS_SAPHATIMHI         OFS_SAPH_AATIMHI
   1552    001C00              #define OFS_SAPHATIMHI_L       OFS_SAPH_AATIMHI
   1553    001C00              #define OFS_SAPHATIMHI_H       OFS_SAPH_AATIMHI+
                               1
   1555    001C00              #define SAPH_VECTOR            SAPH_A_VECTOR
   1557    001C00              #endif
   1558    001C00              
   1559    001C00              /***********************************************
                               *************
   1560    001C00              * SYS
   1561    001C00              ************************************************
                               ************/
   1562    001C00              
   1563    001C00              #ifdef __MSP430_HAS_SYS__
   1564    001C00              
   1565    001C00              #define SYSRSTIV_NONE           SYSRSTIV__NONE
   1566    001C00              #define SYSRSTIV_BOR            SYSRSTIV__BOR
   1567    001C00              #define SYSRSTIV_CSPW           SYSRSTIV__CSPW
   1568    001C00              #define SYSRSTIV_DOBOR          SYSRSTIV__PMMSWB
                               OR
   1569    001C00              #define SYSRSTIV_DOPOR          SYSRSTIV__PMMSWP
                               OR
   1570    001C00              #define SYSRSTIV_FLLUL          SYSRSTIV__FLLUL
   1571    001C00              #define SYSRSTIV_FRCTLPW        SYSRSTIV__FRCTLP
                               W
   1572    001C00              #define SYSRSTIV_LPM5WU         SYSRSTIV__LPM5WU
   1573    001C00              #define SYSRSTIV_MPUPW          SYSRSTIV__MPUPW
   1574    001C00              #define SYSRSTIV_MPUSEG1IFG     SYSRSTIV__MPUSEG
                               1IFG
   1575    001C00              #define SYSRSTIV_MPUSEG2IFG     SYSRSTIV__MPUSEG
                               2IFG
   1576    001C00              #define SYSRSTIV_MPUSEG3IFG     SYSRSTIV__MPUSEG
                               3IFG
   1577    001C00              #define SYSRSTIV_MPUSEGIIFG     SYSRSTIV__MPUSEG
                               IIFG
   1578    001C00              #define SYSRSTIV_MPUSEGPIFG     SYSRSTIV__MPUSEG
                               PIFG
   1579    001C00              #define SYSRSTIV_PERF           SYSRSTIV__PERF
   1580    001C00              #define SYSRSTIV_PMMPW          SYSRSTIV__PMMPW
   1581    001C00              #define SYSRSTIV_RSTNMI         SYSRSTIV__RSTNMI
   1582    001C00              #define SYSRSTIV_SECYV          SYSRSTIV__SECYV
   1583    001C00              #define SYSRSTIV_SVSHIFG        SYSRSTIV__SVSHIF
                               G
   1584    001C00              #define SYSRSTIV_UBDIFG         SYSRSTIV__UBDIFG
   1585    001C00              #define SYSRSTIV_WDTKEY         SYSRSTIV__WDTPW
   1586    001C00              #define SYSRSTIV_WDTPW          SYSRSTIV__WDTPW
   1587    001C00              #define SYSRSTIV_WDTTO          SYSRSTIV__WDTIFG
   1588    001C00              
   1589    001C00              #define SYSSNIV_NONE            SYSSNIV__NONE
   1590    001C00              #define SYSSNIV_ACCTEIFG        SYSSNIV__ACCTEIF
                               G
   1591    001C00              #define SYSSNIV_CBDIFG          SYSSNIV__CBDIFG
   1592    001C00              #define SYSSNIV_JMBINIFG        SYSSNIV__JMBINIF
                               G
   1593    001C00              #define SYSSNIV_JMBOUTIFG       SYSSNIV__JMBOUTI
                               FG
   1594    001C00              #define SYSSNIV_LEASCCMD        SYSSNIV__LEACMD
   1595    001C00              #define SYSSNIV_LEASCTO         SYSSNIV__LEATO
   1596    001C00              #define SYSSNIV_MPUSEG1IFG      SYSSNIV__MPUSEG1
                               IFG
   1597    001C00              #define SYSSNIV_MPUSEG2IFG      SYSSNIV__MPUSEG2
                               IFG
   1598    001C00              #define SYSSNIV_MPUSEG3IFG      SYSSNIV__MPUSEG3
                               IFG
   1599    001C00              #define SYSSNIV_MPUSEGIIFG      SYSSNIV__MPUSEGI
                               IFG
   1600    001C00              #define SYSSNIV_MPUSEGPIFG      SYSSNIV__MPUSEGP
                               IFG
   1601    001C00              #define SYSSNIV_SVSLIFG         SYSSNIV__SVSLIFG
   1602    001C00              #define SYSSNIV_UBDIFG          SYSSNIV__UBDIFG
   1603    001C00              #define SYSSNIV_VMAIFG          SYSSNIV__VMAIFG
   1604    001C00              #define SYSSNIV_WPROT           SYSSNIV__WPROT
   1605    001C00              
   1606    001C00              #define SYSUNIV_NONE            SYSUNIV__NONE
   1607    001C00              #define SYSUNIV_NMIIFG          SYSUNIV__NMIIFG
   1608    001C00              #define SYSUNIV_OFIFG           SYSUNIV__OFIFG
   1609    001C00              
   1610    001C00              #ifdef __MSP430_HAS_LEA__
   1611    001C00              
   1612    001C00              #define SYSSNIV__LEASCTO        SYSSNIV__LEATO
   1613    001C00              #define SYSSNIV__LEASCTO_L      SYSSNIV__LEATO_L
   1614    001C00              #define SYSSNIV__LEASCCMD       SYSSNIV__LEACMD
   1615    001C00              #define SYSSNIV__LEASCCMD_L     SYSSNIV__LEACMD_
                               L
   1616    001C00              
   1617    001C00              #endif
   1618    001C00              
   1619    001C00              #endif
   1620    001C00              
   1621    001C00              /***********************************************
                               *************
   1622    001C00              * Timer A
   1623    001C00              ************************************************
                               ************/
   1624    001C00              
   1625    001C00              #ifdef  __MSP430_HAS_TAx__            /*
                                Definition to show that Module is available
                                */
   1626    001C00              #define __MSP430_HAS_TxA7__
   1627    001C00              
   1628    001C00              #define OFS_TAxCTL             OFS_TA0CTL
   1629    001C00              #define OFS_TAxCCTL0           OFS_TA0CCTL0
   1630    001C00              #define OFS_TAxCCTL1           OFS_TA0CCTL1
   1631    001C00              #define OFS_TAxCCTL2           OFS_TA0CCTL2
   1632    001C00              #define OFS_TAxCCTL3           OFS_TA0CCTL3
   1633    001C00              #define OFS_TAxCCTL4           OFS_TA0CCTL4
   1634    001C00              #define OFS_TAxCCTL5           OFS_TA0CCTL5
   1635    001C00              #define OFS_TAxCCTL6           OFS_TA0CCTL6
   1636    001C00              #define OFS_TAxR               OFS_TA0R
   1637    001C00              #define OFS_TAxCCR0            OFS_TA0CCR0
   1638    001C00              #define OFS_TAxCCR1            OFS_TA0CCR1
   1639    001C00              #define OFS_TAxCCR2            OFS_TA0CCR2
   1640    001C00              #define OFS_TAxCCR3            OFS_TA0CCR3
   1641    001C00              #define OFS_TAxCCR4            OFS_TA0CCR4
   1642    001C00              #define OFS_TAxCCR5            OFS_TA0CCR5
   1643    001C00              #define OFS_TAxCCR6            OFS_TA0CCR6
   1644    001C00              #define OFS_TAxIV              OFS_TA0IV
   1645    001C00              #define OFS_TAxEX0             OFS_TA0EX0
   1646    001C00              
   1647    001C00              /* TAxIV Definitions */
   1648    001C00              #define TAxIV_NONE             (0x0000)       /*
                                No Interrupt pending */
   1649    001C00              #define TAxIV_TACCR1           (0x0002)       /*
                                TAxCCR1_CCIFG */
   1650    001C00              #define TAxIV_TACCR2           (0x0004)       /*
                                TAxCCR2_CCIFG */
   1651    001C00              #define TAxIV_TACCR3           (0x0006)       /*
                                TAxCCR3_CCIFG */
   1652    001C00              #define TAxIV_TACCR4           (0x0008)       /*
                                TAxCCR4_CCIFG */
   1653    001C00              #define TAxIV_TACCR5           (0x000A)       /*
                                TAxCCR5_CCIFG */
   1654    001C00              #define TAxIV_TACCR6           (0x000C)       /*
                                TAxCCR6_CCIFG */
   1655    001C00              #define TAxIV_TAIFG            (0x000E)       /*
                                TAxIFG */
   1656    001C00              
   1657    001C00              /* Legacy Defines */
   1658    001C00              #define TAxIV_TAxCCR1          (0x0002)       /*
                                TAxCCR1_CCIFG */
   1659    001C00              #define TAxIV_TAxCCR2          (0x0004)       /*
                                TAxCCR2_CCIFG */
   1660    001C00              #define TAxIV_TAxCCR3          (0x0006)       /*
                                TAxCCR3_CCIFG */
   1661    001C00              #define TAxIV_TAxCCR4          (0x0008)       /*
                                TAxCCR4_CCIFG */
   1662    001C00              #define TAxIV_TAxCCR5          (0x000A)       /*
                                TAxCCR5_CCIFG */
   1663    001C00              #define TAxIV_TAxCCR6          (0x000C)       /*
                                TAxCCR6_CCIFG */
   1664    001C00              #define TAxIV_TAxIFG           (0x000E)       /*
                                TAxIFG */
   1665    001C00              
   1666    001C00              #ifndef MC__CONTINOUS
   1667    001C00              #define MC__CONTINOUS      MC__CONTINUOUS
   1668    001C00              #endif
   1669    001C00              
   1670    001C00              #endif
   1671    001C00              
   1672    001C00              #ifdef __MSP430_HAS_TA0__
   1673    001C00              #if (__MSP430_HAS_TA0__ == 3)
   1674    001C00                      #define __MSP430_BASEADDRESS_T0A3__
                                TA0_BASE
   1675    001C00                      #define __MSP430_HAS_T0A3__
   1676    001C00              #endif
   1677    001C00              #define TIMER_A0_BASE       TA0_BASE
   1678    001C00              
   1679    001C00              #define TA0IV_TA0CCR1       TAIV__TACCR1
   1680    001C00              #define TA0IV_TA0CCR2       TAIV__TACCR2
   1681    001C00              #define TA0IV_TA0IFG        TAIV__TAIFG
   1682    001C00              #define TA0IV_NONE          TAIV__NONE
   1683    001C00              #define TA0IV_TACCR1        TAIV__TACCR1
   1684    001C00              #define TA0IV_TACCR2        TAIV__TACCR2
   1685    001C00              #define TA0IV_3             TAIV__TACCR3
   1686    001C00              #define TA0IV_4             TAIV__TACCR4
   1687    001C00              #define TA0IV_5             TAIV__TACCR5
   1688    001C00              #define TA0IV_6             TAIV__TACCR6
   1689    001C00              #define TA0IV_TAIFG         TAIV__TAIFG
   1690    001C00              #endif
   1691    001C00              
   1692    001C00              #ifdef __MSP430_HAS_TA1__
   1693    001C00              #if (__MSP430_HAS_TA1__ == 3)
   1694    001C00                      #define __MSP430_BASEADDRESS_T1A3__
                                TA1_BASE
   1695    001C00                      #define __MSP430_HAS_T1A3__
   1696    001C00              #endif
   1697    001C00              #define TIMER_A1_BASE       TA1_BASE
   1698    001C00              
   1699    001C00              #define TA1IV_TA1CCR1       TAIV__TACCR1
   1700    001C00              #define TA1IV_TA1CCR2       TAIV__TACCR2
   1701    001C00              #define TA1IV_TA1IFG        TAIV__TAIFG
   1702    001C00              #define TA1IV_NONE          TAIV__NONE
   1703    001C00              #define TA1IV_TACCR1        TAIV__TACCR1
   1704    001C00              #define TA1IV_TACCR2        TAIV__TACCR2
   1705    001C00              #define TA1IV_3             TAIV__TACCR3
   1706    001C00              #define TA1IV_4             TAIV__TACCR4
   1707    001C00              #define TA1IV_5             TAIV__TACCR5
   1708    001C00              #define TA1IV_6             TAIV__TACCR6
   1709    001C00              #define TA1IV_TAIFG         TAIV__TAIFG
   1710    001C00              #endif
   1711    001C00              
   1712    001C00              #ifdef __MSP430_HAS_TA2__
   1713    001C00              #if (__MSP430_HAS_TA2__ == 2)
   1714    001C00                      #define __MSP430_BASEADDRESS_T2A2__
                                TA2_BASE
   1715    001C00                      #define __MSP430_HAS_T2A2__
   1716    001C00              #endif
   1717    001C00              #define TIMER_A2_BASE       TA2_BASE
   1718    001C00              
   1719    001C00              #define TA2IV_TA2CCR1       TAIV__TACCR1
   1720    001C00              #define TA2IV_TA2IFG        TAIV__TAIFG
   1721    001C00              #define TA2IV_NONE          TAIV__NONE
   1722    001C00              #define TA2IV_TACCR1        TAIV__TACCR1
   1723    001C00              #define TA2IV_TACCR2        TAIV__TACCR2
   1724    001C00              #define TA2IV_3             TAIV__TACCR3
   1725    001C00              #define TA2IV_4             TAIV__TACCR4
   1726    001C00              #define TA2IV_5             TAIV__TACCR5
   1727    001C00              #define TA2IV_6             TAIV__TACCR6
   1728    001C00              #define TA2IV_TAIFG         TAIV__TAIFG
   1729    001C00              #endif
   1730    001C00              
   1731    001C00              #ifdef __MSP430_HAS_TA3__
   1732    001C00              #if (__MSP430_HAS_TA3__ == 2)
   1733    001C00                      #define __MSP430_BASEADDRESS_T3A2__
                                TA3_BASE
   1734    001C00                      #define __MSP430_HAS_T3A2__
   1735    001C00              #endif
   1736    001C00              #define TIMER_A3_BASE       TA3_BASE
   1737    001C00              
   1738    001C00              #define TA3IV_TA3CCR1       TAIV__TACCR1
   1739    001C00              #define TA3IV_TA3IFG        TAIV__TAIFG
   1740    001C00              #define TA3IV_NONE          TAIV__NONE
   1741    001C00              #define TA3IV_TACCR1        TAIV__TACCR1
   1742    001C00              #define TA3IV_TACCR2        TAIV__TACCR2
   1743    001C00              #define TA3IV_3             TAIV__TACCR3
   1744    001C00              #define TA3IV_4             TAIV__TACCR4
   1745    001C00              #define TA3IV_5             TAIV__TACCR5
   1746    001C00              #define TA3IV_6             TAIV__TACCR6
   1747    001C00              #define TA3IV_TAIFG         TAIV__TAIFG
   1748    001C00              #endif
   1749    001C00              
   1750    001C00              #ifdef __MSP430_HAS_TA4__
   1751    001C00              #if (__MSP430_HAS_TA4__ == 3)
   1752    001C00                      #define __MSP430_BASEADDRESS_T4A3__
                                TA4_BASE
   1753    001C00                      #define __MSP430_HAS_T4A3__
   1754    001C00              #endif
   1755    001C00              #define TIMER_A4_BASE       TA4_BASE
   1756    001C00              
   1757    001C00              #define TA4IV_TA4CCR1       TAIV__TACCR1
   1758    001C00              #define TA4IV_TA4IFG        TAIV__TAIFG
   1759    001C00              #define TA4IV_NONE          TAIV__NONE
   1760    001C00              #define TA4IV_TACCR1        TAIV__TACCR1
   1761    001C00              #define TA4IV_TACCR2        TAIV__TACCR2
   1762    001C00              #define TA4IV_3             TAIV__TACCR3
   1763    001C00              #define TA4IV_4             TAIV__TACCR4
   1764    001C00              #define TA4IV_5             TAIV__TACCR5
   1765    001C00              #define TA4IV_6             TAIV__TACCR6
   1766    001C00              #define TA4IV_TAIFG         TAIV__TAIFG
   1767    001C00              #endif
   1768    001C00              
   1769    001C00              /***********************************************
                               *************
   1770    001C00              * Timer B
   1771    001C00              ************************************************
                               ************/
   1772    001C00              
   1773    001C00              #ifdef __MSP430_HAS_TBx__
   1774    001C00              #define __MSP430_HAS_TxB7__
   1775    001C00              
   1776    001C00              #define OFS_TBxCTL             OFS_TB0CTL
   1777    001C00              #define OFS_TBxCCTL0           OFS_TB0CCTL0
   1778    001C00              #define OFS_TBxCCTL1           OFS_TB0CCTL1
   1779    001C00              #define OFS_TBxCCTL2           OFS_TB0CCTL2
   1780    001C00              #define OFS_TBxCCTL3           OFS_TB0CCTL3
   1781    001C00              #define OFS_TBxCCTL4           OFS_TB0CCTL4
   1782    001C00              #define OFS_TBxCCTL5           OFS_TB0CCTL5
   1783    001C00              #define OFS_TBxCCTL6           OFS_TB0CCTL6
   1784    001C00              #define OFS_TBxR               OFS_TB0R
   1785    001C00              #define OFS_TBxCCR0            OFS_TB0CCR0
   1786    001C00              #define OFS_TBxCCR1            OFS_TB0CCR1
   1787    001C00              #define OFS_TBxCCR2            OFS_TB0CCR2
   1788    001C00              #define OFS_TBxCCR3            OFS_TB0CCR3
   1789    001C00              #define OFS_TBxCCR4            OFS_TB0CCR4
   1790    001C00              #define OFS_TBxCCR5            OFS_TB0CCR5
   1791    001C00              #define OFS_TBxCCR6            OFS_TB0CCR6
   1792    001C00              #define OFS_TBxIV              OFS_TB0IV
   1793    001C00              #define OFS_TBxEX0             OFS_TB0EX0
   1794    001C00              
   1795    001C00              /* TBxIV Definitions */
   1796    001C00              #define TBxIV_NONE             (0x0000)       /*
                                No Interrupt pending */
   1797    001C00              #define TBxIV_TBCCR1           (0x0002)       /*
                                TBxCCR1_CCIFG */
   1798    001C00              #define TBxIV_TBCCR2           (0x0004)       /*
                                TBxCCR2_CCIFG */
   1799    001C00              #define TBxIV_TBCCR3           (0x0006)       /*
                                TBxCCR3_CCIFG */
   1800    001C00              #define TBxIV_TBCCR4           (0x0008)       /*
                                TBxCCR4_CCIFG */
   1801    001C00              #define TBxIV_TBCCR5           (0x000A)       /*
                                TBxCCR5_CCIFG */
   1802    001C00              #define TBxIV_TBCCR6           (0x000C)       /*
                                TBxCCR6_CCIFG */
   1803    001C00              #define TBxIV_TBIFG            (0x000E)       /*
                                TBxIFG */
   1804    001C00              
   1805    001C00              /* Legacy Defines */
   1806    001C00              #define TBxIV_TBxCCR1          (0x0002)       /*
                                TBxCCR1_CCIFG */
   1807    001C00              #define TBxIV_TBxCCR2          (0x0004)       /*
                                TBxCCR2_CCIFG */
   1808    001C00              #define TBxIV_TBxCCR3          (0x0006)       /*
                                TBxCCR3_CCIFG */
   1809    001C00              #define TBxIV_TBxCCR4          (0x0008)       /*
                                TBxCCR4_CCIFG */
   1810    001C00              #define TBxIV_TBxCCR5          (0x000A)       /*
                                TBxCCR5_CCIFG */
   1811    001C00              #define TBxIV_TBxCCR6          (0x000C)       /*
                                TBxCCR6_CCIFG */
   1812    001C00              #define TBxIV_TBxIFG           (0x000E)       /*
                                TBxIFG */
   1813    001C00              
   1814    001C00              #ifndef MC__CONTINOUS
   1815    001C00              #define MC__CONTINOUS          MC__CONTINUOUS
   1816    001C00              #endif
   1817    001C00              
   1818    001C00              #define SHR0                    TBCLGRP0
   1819    001C00              #define SHR1                    TBCLGRP1
   1820    001C00              #define SHR_0                   TBCLGRP_0
   1821    001C00              #define SHR_1                   TBCLGRP_1
   1822    001C00              #define SHR_2                   TBCLGRP_2
   1823    001C00              #define SHR_3                   TBCLGRP_3
   1824    001C00              
   1825    001C00              #define SLSHR0                  CLLD0
   1826    001C00              #define SLSHR1                  CLLD1
   1827    001C00              #define SLSHR_0                 CLLD_0
   1828    001C00              #define SLSHR_1                 CLLD_1
   1829    001C00              #define SLSHR_2                 CLLD_2
   1830    001C00              #define SLSHR_3                 CLLD_3
   1831    001C00              
   1832    001C00              #endif
   1833    001C00              
   1834    001C00              #ifdef __MSP430_HAS_TB0__
   1835    001C00              #if (__MSP430_HAS_TB0__ == 3)
   1836    001C00                  #define __MSP430_BASEADDRESS_T0B3__
                                TB0_BASE
   1837    001C00                  #define __MSP430_HAS_T0B3__
   1838    001C00              #endif
   1839    001C00              #if (__MSP430_HAS_TB0__ == 7)
   1840    001C00                  #define __MSP430_BASEADDRESS_T0B7__
                                TB0_BASE
   1841    001C00                  #define __MSP430_HAS_T0B7__
   1842    001C00              #endif
   1843    001C00              #define TIMER_B0_BASE           TB0_BASE
   1844    001C00              #define TIMERB0_VECTOR          TIMER0_B0_VECTOR
   1845    001C00              
   1846    001C00              #define TBCTL                   TB0CTL    /*
                                Control Register */
   1847    001C00              #define TBCCTL0                 TB0CCTL0  /*
                                Capture/Compare Control 0 */
   1848    001C00              #define TBCCTL1                 TB0CCTL1  /*
                                Capture/Compare Control 1 */
   1849    001C00              #define TBCCTL2                 TB0CCTL2  /*
                                Capture/Compare Control 2 */
   1850    001C00              #define TBCCTL3                 TB0CCTL3  /*
                                Capture/Compare Control 3 */
   1851    001C00              #define TBCCTL4                 TB0CCTL4  /*
                                Capture/Compare Control 4 */
   1852    001C00              #define TBCCTL5                 TB0CCTL5  /*
                                Capture/Compare Control 5 */
   1853    001C00              #define TBCCTL6                 TB0CCTL6  /*
                                Capture/Compare Control 6 */
   1854    001C00              #define TBR                     TB0R
   1855    001C00              #define TBCCR0                  TB0CCR0   /*
                                Capture/Compare 0 */
   1856    001C00              #define TBCCR1                  TB0CCR1   /*
                                Capture/Compare 1 */
   1857    001C00              #define TBCCR2                  TB0CCR2   /*
                                Capture/Compare 2 */
   1858    001C00              #define TBCCR3                  TB0CCR3   /*
                                Capture/Compare 3 */
   1859    001C00              #define TBCCR4                  TB0CCR4   /*
                                Capture/Compare 4 */
   1860    001C00              #define TBCCR5                  TB0CCR5   /*
                                Capture/Compare 5 */
   1861    001C00              #define TBCCR6                  TB0CCR6   /*
                                Capture/Compare 6 */
   1862    001C00              #define TBEX0                   TB0EX0    /*
                                Expansion Register 0 */
   1863    001C00              
   1864    001C00              #define TBSSEL__TACLK           TBSSEL__TBCLK
   1865    001C00                  
   1866    001C00              #define TB0IV_NONE              TBIV__NONE
   1867    001C00              #define TB0IV_TB0CCR1           TBIV__TBCCR1
   1868    001C00              #define TB0IV_TB0CCR2           TBIV__TBCCR2
   1869    001C00              #define TB0IV_TB0CCR3           TBIV__TBCCR3
   1870    001C00              #define TB0IV_TB0CCR4           TBIV__TBCCR4
   1871    001C00              #define TB0IV_TB0CCR5           TBIV__TBCCR5
   1872    001C00              #define TB0IV_TB0CCR6           TBIV__TBCCR6
   1873    001C00              #define TB0IV_TB0IFG            TBIV__TBIFG
   1874    001C00              
   1875    001C00              #define TB0IV_TBCCR1            TBIV__TBCCR1
   1876    001C00              #define TB0IV_TBCCR2            TBIV__TBCCR2
   1877    001C00              #define TB0IV_TBCCR3            TBIV__TBCCR3
   1878    001C00              #define TB0IV_TBCCR4            TBIV__TBCCR4
   1879    001C00              #define TB0IV_TBCCR5            TBIV__TBCCR5
   1880    001C00              #define TB0IV_TBCCR6            TBIV__TBCCR6
   1881    001C00              #define TB0IV_TBIFG             TBIV__TBIFG
   1882    001C00              
   1883    001C00              #endif
   1884    001C00              
   1885    001C00              #ifdef __MSP430_HAS_TB1__
   1886    001C00              #if (__MSP430_HAS_TB1__ == 3)
   1887    001C00                  #define __MSP430_HAS_T1B3__
   1888    001C00                  #define __MSP430_BASEADDRESS_T1B3__
                                TB1_BASE
   1889    001C00              #endif
   1890    001C00              #define TIMER_B1_BASE           TB1_BASE
   1891    001C00              #define TIMERB1_VECTOR          TIMER0_B1_VECTOR
   1893    001C00              #define TB1IV_NONE              TBIV__NONE
   1894    001C00              #define TB1IV_TB1CCR1           TBIV__TBCCR1
   1895    001C00              #define TB1IV_TB1CCR2           TBIV__TBCCR2
   1896    001C00              #define TB1IV_TB1IFG            TBIV__TBIFG
   1897    001C00              #define TB1IV_TBCCR1            TBIV__TBCCR1
   1898    001C00              #define TB1IV_TBCCR2            TBIV__TBCCR2
   1899    001C00              #define TB1IV_TBIFG             TBIV__TBIFG
   1901    001C00              #endif
   1902    001C00              
   1903    001C00              /***********************************************
                               *************
   1904    001C00              * USCI
   1905    001C00              ************************************************
                               ************/
   1906    001C00              
   1907    001C00              #if defined(__MSP430_HAS_EUSCI_Ax__) ||
                                defined(__MSP430_HAS_EUSCI_Bx__)
   1908    001C00              
   1909    001C00              #define UCADDMASK0              ADDMASK0
   1910    001C00              #define UCADDMASK0_L            ADDMASK0_L
   1911    001C00              #define UCADDMASK1              ADDMASK1
   1912    001C00              #define UCADDMASK1_L            ADDMASK1_L
   1913    001C00              #define UCADDMASK2              ADDMASK2
   1914    001C00              #define UCADDMASK2_L            ADDMASK2_L
   1915    001C00              #define UCADDMASK3              ADDMASK3
   1916    001C00              #define UCADDMASK3_L            ADDMASK3_L
   1917    001C00              #define UCADDMASK4              ADDMASK4
   1918    001C00              #define UCADDMASK4_L            ADDMASK4_L
   1919    001C00              #define UCADDMASK5              ADDMASK5
   1920    001C00              #define UCADDMASK5_L            ADDMASK5_L
   1921    001C00              #define UCADDMASK6              ADDMASK6
   1922    001C00              #define UCADDMASK6_L            ADDMASK6_L
   1923    001C00              #define UCADDMASK7              ADDMASK7
   1924    001C00              #define UCADDMASK7_L            ADDMASK7_L
   1925    001C00              #define UCADDMASK8              ADDMASK8
   1926    001C00              #define UCADDMASK8_H            ADDMASK8_H
   1927    001C00              #define UCADDMASK9              ADDMASK9
   1928    001C00              #define UCADDMASK9_H            ADDMASK9_H
   1929    001C00               
   1930    001C00              #define UCADDR                  UCADDR_UCIDLE
   1931    001C00              #define UCIDLE                  UCADDR_UCIDLE
   1932    001C00               
   1933    001C00              #define UCADDRX0                ADDRX0
   1934    001C00              #define UCADDRX0_L              ADDRX0_L
   1935    001C00              #define UCADDRX1                ADDRX1
   1936    001C00              #define UCADDRX1_L              ADDRX1_L
   1937    001C00              #define UCADDRX2                ADDRX2
   1938    001C00              #define UCADDRX2_L              ADDRX2_L
   1939    001C00              #define UCADDRX3                ADDRX3
   1940    001C00              #define UCADDRX3_L              ADDRX3_L
   1941    001C00              #define UCADDRX4                ADDRX4
   1942    001C00              #define UCADDRX4_L              ADDRX4_L
   1943    001C00              #define UCADDRX5                ADDRX5
   1944    001C00              #define UCADDRX5_L              ADDRX5_L
   1945    001C00              #define UCADDRX6                ADDRX6
   1946    001C00              #define UCADDRX6_L              ADDRX6_L
   1947    001C00              #define UCADDRX7                ADDRX7
   1948    001C00              #define UCADDRX7_L              ADDRX7_L
   1949    001C00              #define UCADDRX8                ADDRX8
   1950    001C00              #define UCADDRX8_H              ADDRX8_H
   1951    001C00              #define UCADDRX9                ADDRX9
   1952    001C00              #define UCADDRX9_H              ADDRX9_H
   1953    001C00              
   1954    001C00              #define UCBRF_0                 (0x00)        
                                /* USCI First Stage Modulation: 0 */
   1955    001C00              #define UCBRF_1                 (0x10)        
                                /* USCI First Stage Modulation: 1 */
   1956    001C00              #define UCBRF_2                 (0x20)        
                                /* USCI First Stage Modulation: 2 */
   1957    001C00              #define UCBRF_3                 (0x30)        
                                /* USCI First Stage Modulation: 3 */
   1958    001C00              #define UCBRF_4                 (0x40)        
                                /* USCI First Stage Modulation: 4 */
   1959    001C00              #define UCBRF_5                 (0x50)        
                                /* USCI First Stage Modulation: 5 */
   1960    001C00              #define UCBRF_6                 (0x60)        
                                /* USCI First Stage Modulation: 6 */
   1961    001C00              #define UCBRF_7                 (0x70)        
                                /* USCI First Stage Modulation: 7 */
   1962    001C00              #define UCBRF_8                 (0x80)        
                                /* USCI First Stage Modulation: 8 */
   1963    001C00              #define UCBRF_9                 (0x90)        
                                /* USCI First Stage Modulation: 9 */
   1964    001C00              #define UCBRF_10                (0xA0)        
                                /* USCI First Stage Modulation: A */
   1965    001C00              #define UCBRF_11                (0xB0)        
                                /* USCI First Stage Modulation: B */
   1966    001C00              #define UCBRF_12                (0xC0)        
                                /* USCI First Stage Modulation: C */
   1967    001C00              #define UCBRF_13                (0xD0)        
                                /* USCI First Stage Modulation: D */
   1968    001C00              #define UCBRF_14                (0xE0)        
                                /* USCI First Stage Modulation: E */
   1969    001C00              #define UCBRF_15                (0xF0)        
                                /* USCI First Stage Modulation: F */
   1970    001C00              
   1971    001C00              #define UCOA0                   I2COA00
   1972    001C00              #define UCOA0_L                 I2COA00_L
   1973    001C00              #define UCOA1                   I2COA01
   1974    001C00              #define UCOA1_L                 I2COA01_L
   1975    001C00              #define UCOA2                   I2COA02
   1976    001C00              #define UCOA2_L                 I2COA02_L
   1977    001C00              #define UCOA3                   I2COA03
   1978    001C00              #define UCOA3_L                 I2COA03_L
   1979    001C00              #define UCOA4                   I2COA04
   1980    001C00              #define UCOA4_L                 I2COA04_L
   1981    001C00              #define UCOA5                   I2COA05
   1982    001C00              #define UCOA5_L                 I2COA05_L
   1983    001C00              #define UCOA6                   I2COA06
   1984    001C00              #define UCOA6_L                 I2COA06_L
   1985    001C00              #define UCOA7                   I2COA07
   1986    001C00              #define UCOA7_L                 I2COA07_L
   1987    001C00              #define UCOA8                   I2COA08
   1988    001C00              #define UCOA8_H                 I2COA08_H
   1989    001C00              #define UCOA9                   I2COA09
   1990    001C00              #define UCOA9_H                 I2COA09_H
   1991    001C00              
   1992    001C00              #define UCSA0                   I2CSA0
   1993    001C00              #define UCSA0_L                 I2CSA0_L
   1994    001C00              #define UCSA1                   I2CSA1
   1995    001C00              #define UCSA1_L                 I2CSA1_L
   1996    001C00              #define UCSA2                   I2CSA2
   1997    001C00              #define UCSA2_L                 I2CSA2_L
   1998    001C00              #define UCSA3                   I2CSA3
   1999    001C00              #define UCSA3_L                 I2CSA3_L
   2000    001C00              #define UCSA4                   I2CSA4
   2001    001C00              #define UCSA4_L                 I2CSA4_L
   2002    001C00              #define UCSA5                   I2CSA5
   2003    001C00              #define UCSA5_L                 I2CSA5_L
   2004    001C00              #define UCSA6                   I2CSA6
   2005    001C00              #define UCSA6_L                 I2CSA6_L
   2006    001C00              #define UCSA7                   I2CSA7
   2007    001C00              #define UCSA7_L                 I2CSA7_L
   2008    001C00              #define UCSA8                   I2CSA8
   2009    001C00              #define UCSA8_H                 I2CSA8_H
   2010    001C00              #define UCSA9                   I2CSA9
   2011    001C00              #define UCSA9_H                 I2CSA9_H
   2012    001C00              
   2013    001C00              #define USCI_NONE               UCIV__NONE
   2014    001C00              #define USCI_I2C_UCALIFG        UCIV__UCALIFG
   2015    001C00              #define USCI_I2C_UCBCNTIFG      UCIV__UCBCNTIFG
   2016    001C00              #define USCI_I2C_UCBIT9IFG      UCIV__UCBIT9IFG
   2017    001C00              #define USCI_I2C_UCCLTOIFG      UCIV__UCCLTOIFG
   2018    001C00              #define USCI_I2C_UCNACKIFG      UCIV__UCNACKIFG
   2019    001C00              #define USCI_I2C_UCRXIFG0       UCIV__UCRXIFG0
   2020    001C00              #define USCI_I2C_UCRXIFG1       UCIV__UCRXIFG1
   2021    001C00              #define USCI_I2C_UCRXIFG2       UCIV__UCRXIFG2
   2022    001C00              #define USCI_I2C_UCRXIFG3       UCIV__UCRXIFG3
   2023    001C00              #define USCI_I2C_UCSTPIFG       UCIV__UCSTPIFG
   2024    001C00              #define USCI_I2C_UCSTTIFG       UCIV__UCSTTIFG
   2025    001C00              #define USCI_I2C_UCTXIFG0       UCIV__UCTXIFG0
   2026    001C00              #define USCI_I2C_UCTXIFG1       UCIV__UCTXIFG1
   2027    001C00              #define USCI_I2C_UCTXIFG2       UCIV__UCTXIFG2
   2028    001C00              #define USCI_I2C_UCTXIFG3       UCIV__UCTXIFG3
   2029    001C00              #define USCI_SPI_UCRXIFG        UCIV__UCRXIFG
   2030    001C00              #define USCI_SPI_UCTXIFG        UCIV__UCTXIFG
   2031    001C00              #define USCI_UART_UCRXIFG       UCIV__UCRXIFG
   2032    001C00              #define USCI_UART_UCSTTIFG      UCIV__UCSTTIFG
   2033    001C00              #define USCI_UART_UCTXCPTIFG    UCIV__UCTXCPTIFG
   2034    001C00              #define USCI_UART_UCTXIFG       UCIV__UCTXIFG
   2035    001C00              
   2036    001C00              #endif
   2037    001C00              
   2038    001C00              /***********************************************
                               *************
   2039    001C00              * USCI Ax
   2040    001C00              ************************************************
                               ************/
   2041    001C00              
   2042    001C00              #ifdef  __MSP430_HAS_EUSCI_Ax__      /*
                                Definition to show that Module is available
                                */
   2043    001C00              #define __MSP430_HAS_USCI_Ax__
   2044    001C00              
   2045    001C00              #define UCAxCTL1               UCA0CTLW0_L
   2046    001C00              #define UCAxCTL0               UCA0CTLW0_H
   2047    001C00              #define UCAxBR0                UCA0BRW_L
   2048    001C00              #define UCAxBR1                UCA0BRW_H
   2049    001C00              #define UCAxIRTCTL             UCA0IRCTL_L
   2050    001C00              #define UCAxIRRCTL             UCA0IRCTL_H
   2051    001C00              
   2052    001C00              #define OFS_UCAxCTLW0          (0x0000)       /*
                                USCI Ax Control Word Register 0 */
   2053    001C00              #define OFS_UCAxCTLW0_L        OFS_UCAxCTLW0
   2054    001C00              #define OFS_UCAxCTLW0_H        OFS_UCAxCTLW0+1
   2055    001C00              #define OFS_UCAxCTL0           (0x0001)
   2056    001C00              #define OFS_UCAxCTL1           (0x0000)
   2057    001C00              #define OFS_UCAxCTLW1          (0x0002)       /*
                                USCI Ax Control Word Register 1 */
   2058    001C00              #define OFS_UCAxCTLW1_L        OFS_UCAxCTLW1
   2059    001C00              #define OFS_UCAxCTLW1_H        OFS_UCAxCTLW1+1
   2060    001C00              #define OFS_UCAxBRW            (0x0006)       /*
                                USCI Ax Baud Word Rate 0 */
   2061    001C00              #define OFS_UCAxBRW_L          OFS_UCAxBRW
   2062    001C00              #define OFS_UCAxBRW_H          OFS_UCAxBRW+1
   2063    001C00              #define OFS_UCAxBR0            (0x0006)
   2064    001C00              #define OFS_UCAxBR1            (0x0007)
   2065    001C00              #define OFS_UCAxMCTLW          (0x0008)       /*
                                USCI Ax Modulation Control */
   2066    001C00              #define OFS_UCAxMCTLW_L        OFS_UCAxMCTLW
   2067    001C00              #define OFS_UCAxMCTLW_H        OFS_UCAxMCTLW+1
   2068    001C00              #define OFS_UCAxSTATW          (0x000A)       /*
                                USCI Ax Status Register */
   2069    001C00              #define OFS_UCAxRXBUF          (0x000C)       /*
                                USCI Ax Receive Buffer */
   2070    001C00              #define OFS_UCAxRXBUF_L        OFS_UCAxRXBUF
   2071    001C00              #define OFS_UCAxRXBUF_H        OFS_UCAxRXBUF+1
   2072    001C00              #define OFS_UCAxTXBUF          (0x000E)       /*
                                USCI Ax Transmit Buffer */
   2073    001C00              #define OFS_UCAxTXBUF_L        OFS_UCAxTXBUF
   2074    001C00              #define OFS_UCAxTXBUF_H        OFS_UCAxTXBUF+1
   2075    001C00              #define OFS_UCAxABCTL          (0x0010)       /*
                                USCI Ax LIN Control */
   2076    001C00              #define OFS_UCAxIRCTL          (0x0012)       /*
                                USCI Ax IrDA Transmit Control */
   2077    001C00              #define OFS_UCAxIRCTL_L        OFS_UCAxIRCTL
   2078    001C00              #define OFS_UCAxIRCTL_H        OFS_UCAxIRCTL+1
   2079    001C00              #define OFS_UCAxIRTCTL         (0x0012)
   2080    001C00              #define OFS_UCAxIRRCTL         (0x0013)
   2081    001C00              #define OFS_UCAxIE             (0x001A)       /*
                                USCI Ax Interrupt Enable Register */
   2082    001C00              #define OFS_UCAxIE_L           OFS_UCAxIE
   2083    001C00              #define OFS_UCAxIE_H           OFS_UCAxIE+1
   2084    001C00              #define OFS_UCAxIFG            (0x001C)       /*
                                USCI Ax Interrupt Flags Register */
   2085    001C00              #define OFS_UCAxIFG_L          OFS_UCAxIFG
   2086    001C00              #define OFS_UCAxIFG_H          OFS_UCAxIFG+1
   2087    001C00              #define OFS_UCAxIE__UART       (0x001A)
   2088    001C00              #define OFS_UCAxIE__UART_L     OFS_UCAxIE__UART
   2089    001C00              #define OFS_UCAxIE__UART_H     OFS_UCAxIE__UART+
                               1
   2090    001C00              #define OFS_UCAxIFG__UART      (0x001C)
   2091    001C00              #define OFS_UCAxIFG__UART_L    OFS_UCAxIFG__UART
   2092    001C00              #define OFS_UCAxIFG__UART_H    OFS_UCAxIFG__UART
                               +1
   2093    001C00              #define OFS_UCAxIV             (0x001E)       /*
                                USCI Ax Interrupt Vector Register */
   2094    001C00              
   2095    001C00              #define OFS_UCAxCTLW0__SPI     (0x0000)
   2096    001C00              #define OFS_UCAxCTLW0__SPI_L   OFS_UCAxCTLW0__SP
                               I
   2097    001C00              #define OFS_UCAxCTLW0__SPI_H   OFS_UCAxCTLW0__SP
                               I+1
   2098    001C00              #define OFS_UCAxCTL0__SPI      (0x0001)
   2099    001C00              #define OFS_UCAxCTL1__SPI      (0x0000)
   2100    001C00              #define OFS_UCAxBRW__SPI       (0x0006)
   2101    001C00              #define OFS_UCAxBRW__SPI_L     OFS_UCAxBRW__SPI
   2102    001C00              #define OFS_UCAxBRW__SPI_H     OFS_UCAxBRW__SPI+
                               1
   2103    001C00              #define OFS_UCAxBR0__SPI       (0x0006)
   2104    001C00              #define OFS_UCAxBR1__SPI       (0x0007)
   2105    001C00              #define OFS_UCAxSTATW__SPI     (0x000A)
   2106    001C00              #define OFS_UCAxRXBUF__SPI     (0x000C)
   2107    001C00              #define OFS_UCAxRXBUF__SPI_L   OFS_UCAxRXBUF__SP
                               I
   2108    001C00              #define OFS_UCAxRXBUF__SPI_H   OFS_UCAxRXBUF__SP
                               I+1
   2109    001C00              #define OFS_UCAxTXBUF__SPI     (0x000E)
   2110    001C00              #define OFS_UCAxTXBUF__SPI_L   OFS_UCAxTXBUF__SP
                               I
   2111    001C00              #define OFS_UCAxTXBUF__SPI_H   OFS_UCAxTXBUF__SP
                               I+1
   2112    001C00              #define OFS_UCAxIE__SPI        (0x001A)
   2113    001C00              #define OFS_UCAxIFG__SPI       (0x001C)
   2114    001C00              #define OFS_UCAxIV__SPI        (0x001E)
   2115    001C00              
   2116    001C00              #ifdef __MSP430_HAS_EUSCI_A0__
   2117    001C00              #define USCI_A0_VECTOR          EUSCI_A0_VECTOR
   2118    001C00              
   2119    001C00              #define UCA0CTL1                UCA0CTLW0_L   
                                /* USCI A0 Control Register 1 */
   2120    001C00              #define UCA0CTL0                UCA0CTLW0_H   
                                /* USCI A0 Control Register 0 */
   2121    001C00              #define UCA0BR0                 UCA0BRW_L     
                                /* USCI A0 Baud Rate 0 */
   2122    001C00              #define UCA0BR1                 UCA0BRW_H     
                                /* USCI A0 Baud Rate 1 */
   2123    001C00              #define UCA0IRTCTL              UCA0IRCTL_L   
                                /* USCI A0 IrDA Transmit Control */
   2124    001C00              #define UCA0IRRCTL              UCA0IRCTL_H   
                                /* USCI A0 IrDA Receive Control */
   2125    001C00              
   2126    001C00              #endif
   2127    001C00              
   2128    001C00              #ifdef __MSP430_HAS_EUSCI_A1__
   2129    001C00              #define USCI_A1_VECTOR          EUSCI_A1_VECTOR
   2130    001C00              
   2131    001C00              #define UCA1CTL1                UCA1CTLW0_L   
                                /* USCI A1 Control Register 1 */
   2132    001C00              #define UCA1CTL0                UCA1CTLW0_H   
                                /* USCI A1 Control Register 0 */
   2133    001C00              #define UCA1BR0                 UCA1BRW_L     
                                /* USCI A1 Baud Rate 0 */
   2134    001C00              #define UCA1BR1                 UCA1BRW_H     
                                /* USCI A1 Baud Rate 1 */
   2135    001C00              #define UCA1IRTCTL              UCA1IRCTL_L   
                                /* USCI A1 IrDA Transmit Control */
   2136    001C00              #define UCA1IRRCTL              UCA1IRCTL_H   
                                /* USCI A1 IrDA Receive Control */
   2137    001C00              
   2138    001C00              #endif
   2139    001C00              
   2140    001C00              #ifdef __MSP430_HAS_EUSCI_A2__
   2141    001C00              #define USCI_A2_VECTOR          EUSCI_A2_VECTOR
   2142    001C00              
   2143    001C00              #define UCA2CTL1                UCA2CTLW0_L   
                                /* USCI A2 Control Register 1 */
   2144    001C00              #define UCA2CTL0                UCA2CTLW0_H   
                                /* USCI A2 Control Register 0 */
   2145    001C00              #define UCA2BR0                 UCA2BRW_L     
                                /* USCI A2 Baud Rate 0 */
   2146    001C00              #define UCA2BR1                 UCA2BRW_H     
                                /* USCI A2 Baud Rate 1 */
   2147    001C00              #define UCA2IRTCTL              UCA2IRCTL_L   
                                /* USCI A2 IrDA Transmit Control */
   2148    001C00              #define UCA2IRRCTL              UCA2IRCTL_H   
                                /* USCI A2 IrDA Receive Control */
   2149    001C00              
   2150    001C00              #endif
   2151    001C00              
   2152    001C00              #ifdef __MSP430_HAS_EUSCI_A3__
   2153    001C00              #define USCI_A3_VECTOR          EUSCI_A3_VECTOR
   2154    001C00              
   2155    001C00              #define UCA3CTL1                UCA3CTLW0_L   
                                /* USCI A3 Control Register 1 */
   2156    001C00              #define UCA3CTL0                UCA3CTLW0_H   
                                /* USCI A3 Control Register 0 */
   2157    001C00              #define UCA3BR0                 UCA3BRW_L     
                                /* USCI A3 Baud Rate 0 */
   2158    001C00              #define UCA3BR1                 UCA3BRW_H     
                                /* USCI A3 Baud Rate 1 */
   2159    001C00              #define UCA3IRTCTL              UCA3IRCTL_L   
                                /* USCI A3 IrDA Transmit Control */
   2160    001C00              #define UCA3IRRCTL              UCA3IRCTL_H   
                                /* USCI A3 IrDA Receive Control */
   2161    001C00              
   2162    001C00              #endif
   2163    001C00              
   2164    001C00              #endif
   2165    001C00              
   2166    001C00              /***********************************************
                               *************
   2167    001C00              * USCI Bx
   2168    001C00              ************************************************
                               ************/
   2169    001C00              
   2170    001C00              #ifdef  __MSP430_HAS_EUSCI_Bx__       /*
                                Definition to show that Module is available
                                */
   2171    001C00              #define __MSP430_HAS_USCI_Bx__
   2172    001C00              
   2173    001C00              #define UCBxCTL1               UCB0CTLW0_L
   2174    001C00              #define UCBxCTL0               UCB0CTLW0_H
   2175    001C00              #define UCBxBR0                UCB0BRW_L
   2176    001C00              #define UCBxBR1                UCB0BRW_H
   2177    001C00              #define UCBxSTAT               UCB0STATW_L
   2178    001C00              #define UCBxBCNT               UCB0STATW_H
   2179    001C00              
   2180    001C00              #define OFS_UCBxCTLW0__SPI     (0x0000)
   2181    001C00              #define OFS_UCBxCTLW0__SPI_L   OFS_UCBxCTLW0__SP
                               I
   2182    001C00              #define OFS_UCBxCTLW0__SPI_H   OFS_UCBxCTLW0__SP
                               I+1
   2183    001C00              #define OFS_UCBxCTL0__SPI      (0x0001)
   2184    001C00              #define OFS_UCBxCTL1__SPI      (0x0000)
   2185    001C00              #define OFS_UCBxBRW__SPI       (0x0006)
   2186    001C00              #define OFS_UCBxBRW__SPI_L     OFS_UCBxBRW__SPI
   2187    001C00              #define OFS_UCBxBRW__SPI_H     OFS_UCBxBRW__SPI+
                               1
   2188    001C00              #define OFS_UCBxBR0__SPI       (0x0006)
   2189    001C00              #define OFS_UCBxBR1__SPI       (0x0007)
   2190    001C00              #define OFS_UCBxSTATW__SPI     (0x0008)
   2191    001C00              #define OFS_UCBxSTATW__SPI_L   OFS_UCBxSTATW__SP
                               I
   2192    001C00              #define OFS_UCBxSTATW__SPI_H   OFS_UCBxSTATW__SP
                               I+1
   2193    001C00              #define OFS_UCBxRXBUF__SPI     (0x000C)
   2194    001C00              #define OFS_UCBxRXBUF__SPI_L   OFS_UCBxRXBUF__SP
                               I
   2195    001C00              #define OFS_UCBxRXBUF__SPI_H   OFS_UCBxRXBUF__SP
                               I+1
   2196    001C00              #define OFS_UCBxTXBUF__SPI     (0x000E)
   2197    001C00              #define OFS_UCBxTXBUF__SPI_L   OFS_UCBxTXBUF__SP
                               I
   2198    001C00              #define OFS_UCBxTXBUF__SPI_H   OFS_UCBxTXBUF__SP
                               I+1
   2199    001C00              #define OFS_UCBxIE__SPI        (0x002A)
   2200    001C00              #define OFS_UCBxIE__SPI_L      OFS_UCBxIE__SPI
   2201    001C00              #define OFS_UCBxIE__SPI_H      OFS_UCBxIE__SPI+1
   2202    001C00              #define OFS_UCBxIFG__SPI       (0x002C)
   2203    001C00              #define OFS_UCBxIFG__SPI_L     OFS_UCBxIFG__SPI
   2204    001C00              #define OFS_UCBxIFG__SPI_H     OFS_UCBxIFG__SPI+
                               1
   2205    001C00              #define OFS_UCBxIV__SPI        (0x002E)
   2206    001C00              
   2207    001C00              #define OFS_UCBxCTLW0          (0x0000)       /*
                                USCI Bx Control Word Register 0 */
   2208    001C00              #define OFS_UCBxCTLW0_L        OFS_UCBxCTLW0
   2209    001C00              #define OFS_UCBxCTLW0_H        OFS_UCBxCTLW0+1
   2210    001C00              #define OFS_UCBxCTL0           (0x0001)
   2211    001C00              #define OFS_UCBxCTL1           (0x0000)
   2212    001C00              #define OFS_UCBxCTLW1          (0x0002)       /*
                                USCI Bx Control Word Register 1 */
   2213    001C00              #define OFS_UCBxCTLW1_L        OFS_UCBxCTLW1
   2214    001C00              #define OFS_UCBxCTLW1_H        OFS_UCBxCTLW1+1
   2215    001C00              #define OFS_UCBxBRW            (0x0006)       /*
                                USCI Bx Baud Word Rate 0 */
   2216    001C00              #define OFS_UCBxBRW_L          OFS_UCBxBRW
   2217    001C00              #define OFS_UCBxBRW_H          OFS_UCBxBRW+1
   2218    001C00              #define OFS_UCBxBR0            (0x0006)
   2219    001C00              #define OFS_UCBxBR1            (0x0007)
   2220    001C00              #define OFS_UCBxSTATW          (0x0008)       /*
                                USCI Bx Status Word Register */
   2221    001C00              #define OFS_UCBxSTATW_L        OFS_UCBxSTATW
   2222    001C00              #define OFS_UCBxSTATW_H        OFS_UCBxSTATW+1
   2223    001C00              #define OFS_UCBxSTATW__I2C     (0x0008)
   2224    001C00              #define OFS_UCBxSTAT__I2C      (0x0008)
   2225    001C00              #define OFS_UCBxBCNT__I2C      (0x0009)
   2226    001C00              #define OFS_UCBxTBCNT          (0x000A)       /*
                                USCI Bx Byte Counter Threshold Register
                                */
   2227    001C00              #define OFS_UCBxTBCNT_L        OFS_UCBxTBCNT
   2228    001C00              #define OFS_UCBxTBCNT_H        OFS_UCBxTBCNT+1
   2229    001C00              #define OFS_UCBxRXBUF          (0x000C)       /*
                                USCI Bx Receive Buffer */
   2230    001C00              #define OFS_UCBxRXBUF_L        OFS_UCBxRXBUF
   2231    001C00              #define OFS_UCBxRXBUF_H        OFS_UCBxRXBUF+1
   2232    001C00              #define OFS_UCBxTXBUF          (0x000E)       /*
                                USCI Bx Transmit Buffer */
   2233    001C00              #define OFS_UCBxTXBUF_L        OFS_UCBxTXBUF
   2234    001C00              #define OFS_UCBxTXBUF_H        OFS_UCBxTXBUF+1
   2235    001C00              #define OFS_UCBxI2COA0         (0x0014)       /*
                                USCI Bx I2C Own Address 0 */
   2236    001C00              #define OFS_UCBxI2COA0_L       OFS_UCBxI2COA0
   2237    001C00              #define OFS_UCBxI2COA0_H       OFS_UCBxI2COA0+1
   2238    001C00              #define OFS_UCBxI2COA1         (0x0016)       /*
                                USCI Bx I2C Own Address 1 */
   2239    001C00              #define OFS_UCBxI2COA1_L       OFS_UCBxI2COA1
   2240    001C00              #define OFS_UCBxI2COA1_H       OFS_UCBxI2COA1+1
   2241    001C00              #define OFS_UCBxI2COA2         (0x0018)       /*
                                USCI Bx I2C Own Address 2 */
   2242    001C00              #define OFS_UCBxI2COA2_L       OFS_UCBxI2COA2
   2243    001C00              #define OFS_UCBxI2COA2_H       OFS_UCBxI2COA2+1
   2244    001C00              #define OFS_UCBxI2COA3         (0x001A)       /*
                                USCI Bx I2C Own Address 3 */
   2245    001C00              #define OFS_UCBxI2COA3_L       OFS_UCBxI2COA3
   2246    001C00              #define OFS_UCBxI2COA3_H       OFS_UCBxI2COA3+1
   2247    001C00              #define OFS_UCBxADDRX          (0x001C)       /*
                                USCI Bx Received Address Register */
   2248    001C00              #define OFS_UCBxADDRX_L        OFS_UCBxADDRX
   2249    001C00              #define OFS_UCBxADDRX_H        OFS_UCBxADDRX+1
   2250    001C00              #define OFS_UCBxADDMASK        (0x001E)       /*
                                USCI Bx Address Mask Register */
   2251    001C00              #define OFS_UCBxADDMASK_L      OFS_UCBxADDMASK
   2252    001C00              #define OFS_UCBxADDMASK_H      OFS_UCBxADDMASK+1
   2253    001C00              #define OFS_UCBxI2CSA          (0x0020)       /*
                                USCI Bx I2C Slave Address */
   2254    001C00              #define OFS_UCBxI2CSA_L        OFS_UCBxI2CSA
   2255    001C00              #define OFS_UCBxI2CSA_H        OFS_UCBxI2CSA+1
   2256    001C00              #define OFS_UCBxIE             (0x002A)       /*
                                USCI Bx Interrupt Enable Register */
   2257    001C00              #define OFS_UCBxIE_L           OFS_UCBxIE
   2258    001C00              #define OFS_UCBxIE_H           OFS_UCBxIE+1
   2259    001C00              #define OFS_UCBxIFG            (0x002C)       /*
                                USCI Bx Interrupt Flags Register */
   2260    001C00              #define OFS_UCBxIFG_L          OFS_UCBxIFG
   2261    001C00              #define OFS_UCBxIFG_H          OFS_UCBxIFG+1
   2262    001C00              #define OFS_UCBxIE__I2C        (0x002A)
   2263    001C00              #define OFS_UCBxIE__I2C_L      OFS_UCBxIE__I2C
   2264    001C00              #define OFS_UCBxIE__I2C_H      OFS_UCBxIE__I2C+1
   2265    001C00              #define OFS_UCBxIFG__I2C       (0x002C)
   2266    001C00              #define OFS_UCBxIFG__I2C_L     OFS_UCBxIFG__I2C
   2267    001C00              #define OFS_UCBxIFG__I2C_H     OFS_UCBxIFG__I2C+
                               1
   2268    001C00              #define OFS_UCBxIV             (0x002E)       /*
                                USCI Bx Interrupt Vector Register */
   2269    001C00              
   2270    001C00              #ifndef UCASTP_3
   2271    001C00              #define UCASTP_3                UCASTP
   2272    001C00              #endif
   2273    001C00              
   2274    001C00              #ifdef __MSP430_HAS_EUSCI_B0__
   2275    001C00              #define USCI_B0_VECTOR          EUSCI_B0_VECTOR
   2276    001C00              
   2277    001C00              #define UCB0CTL1                UCB0CTLW0_L   
                                /* USCI B0 Control Register 1 */
   2278    001C00              #define UCB0CTL0                UCB0CTLW0_H   
                                /* USCI B0 Control Register 0 */
   2279    001C00              #define UCB0BR0                 UCB0BRW_L     
                                /* USCI B0 Baud Rate 0 */
   2280    001C00              #define UCB0BR1                 UCB0BRW_H     
                                /* USCI B0 Baud Rate 1 */
   2281    001C00              #define UCB0STAT                UCB0STATW_L   
                                /* USCI B0 Status Register */
   2282    001C00              #define UCB0BCNT                UCB0STATW_H   
                                /* USCI B0 Byte Counter Register */
   2283    001C00              
   2284    001C00              #endif
   2285    001C00              
   2286    001C00              #ifdef __MSP430_HAS_EUSCI_B1__
   2287    001C00              #define USCI_B1_VECTOR          EUSCI_B1_VECTOR
   2288    001C00              
   2289    001C00              #define UCB1CTL1                UCB1CTLW0_L   
                                /* USCI B1 Control Register 1 */
   2290    001C00              #define UCB1CTL0                UCB1CTLW0_H   
                                /* USCI B1 Control Register 0 */
   2291    001C00              #define UCB1BR0                 UCB1BRW_L     
                                /* USCI B1 Baud Rate 0 */
   2292    001C00              #define UCB1BR1                 UCB1BRW_H     
                                /* USCI B1 Baud Rate 1 */
   2293    001C00              #define UCB1STAT                UCB1STATW_L   
                                /* USCI B1 Status Register */
   2294    001C00              #define UCB1BCNT                UCB1STATW_H   
                                /* USCI B1 Byte Counter Register */
   2295    001C00              
   2296    001C00              #endif
   2297    001C00              
   2298    001C00              #ifdef __MSP430_HAS_EUSCI_B2__
   2299    001C00              #define USCI_B2_VECTOR          EUSCI_B2_VECTOR
   2300    001C00              
   2301    001C00              #define UCB2CTL1                UCB2CTLW0_L   
                                /* USCI B2 Control Register 1 */
   2302    001C00              #define UCB2CTL0                UCB2CTLW0_H   
                                /* USCI B2 Control Register 0 */
   2303    001C00              #define UCB2BR0                 UCB2BRW_L     
                                /* USCI B2 Baud Rate 0 */
   2304    001C00              #define UCB2BR1                 UCB2BRW_H     
                                /* USCI B2 Baud Rate 1 */
   2305    001C00              #define UCB2STAT                UCB2STATW_L   
                                /* USCI B2 Status Register */
   2306    001C00              #define UCB2BCNT                UCB2STATW_H   
                                /* USCI B2 Byte Counter Register */
   2307    001C00              
   2308    001C00              #endif
   2309    001C00              
   2310    001C00              #ifdef __MSP430_HAS_EUSCI_B3__
   2311    001C00              #define USCI_B3_VECTOR          EUSCI_B3_VECTOR
   2312    001C00              
   2313    001C00              #define UCB3CTL1                UCB3CTLW0_L   
                                /* USCI B3 Control Register 1 */
   2314    001C00              #define UCB3CTL0                UCB3CTLW0_H   
                                /* USCI B3 Control Register 0 */
   2315    001C00              #define UCB3BR0                 UCB3BRW_L     
                                /* USCI B3 Baud Rate 0 */
   2316    001C00              #define UCB3BR1                 UCB3BRW_H     
                                /* USCI B3 Baud Rate 1 */
   2317    001C00              #define UCB3STAT                UCB3STATW_L   
                                /* USCI B3 Status Register */
   2318    001C00              #define UCB3BCNT                UCB3STATW_H   
                                /* USCI B3 Byte Counter Register */
   2319    001C00              
   2320    001C00              #endif
   2321    001C00              
   2322    001C00              #endif
   2323    001C00              
   2324    001C00              /***********************************************
                               *************
   2325    001C00              * WDT
   2326    001C00              ************************************************
                               ************/
   2327    001C00              
   2328    001C00              #ifdef __MSP430_HAS_WDT_A__       /* Definition
                                to show that Module is available */
   2329    001C00              
   2330    001C00              /* WDT-interval times [1ms] coded with Bits 0-2
                                */
   2331    001C00              /* WDT is clocked by fSMCLK (assumed 1MHz)
                                */
   2332    001C00              #define WDT_MDLY_32             (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2)                         /* 32ms
                                interval (default) */
   2333    001C00              #define WDT_MDLY_8              (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTIS0)                  /* 8ms 
                                   " */
   2334    001C00              #define WDT_MDLY_0_5            (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTIS1)                  /*
                                0.5ms   " */
   2335    001C00              #define WDT_MDLY_0_064          (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)           /*
                                0.064ms " */
   2336    001C00              /* WDT is clocked by fACLK (assumed 32KHz)
                                */
   2337    001C00              #define WDT_ADLY_1000           (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTSSEL0)                /*
                                1000ms  " */
   2338    001C00              #define WDT_ADLY_250            (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0)         /*
                                250ms   " */
   2339    001C00              #define WDT_ADLY_16             (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1)         /* 16ms
                                   " */
   2340    001C00              #define WDT_ADLY_1_9            (WDTPW+WDTTMSEL+
                               WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0)  /*
                                1.9ms   " */
   2341    001C00              /* Watchdog mode -> reset after expired time
                                */
   2342    001C00              /* WDT is clocked by fSMCLK (assumed 1MHz)
                                */
   2343    001C00              #define WDT_MRST_32             (WDTPW+WDTCNTCL+
                               WDTIS2)                                  /* 32ms
                                interval (default) */
   2344    001C00              #define WDT_MRST_8              (WDTPW+WDTCNTCL+
                               WDTIS2+WDTIS0)                           /* 8ms 
                                   " */
   2345    001C00              #define WDT_MRST_0_5            (WDTPW+WDTCNTCL+
                               WDTIS2+WDTIS1)                           /*
                                0.5ms   " */
   2346    001C00              #define WDT_MRST_0_064          (WDTPW+WDTCNTCL+
                               WDTIS2+WDTIS1+WDTIS0)                    /*
                                0.064ms " */
   2347    001C00              /* WDT is clocked by fACLK (assumed 32KHz)
                                */
   2348    001C00              #define WDT_ARST_1000           (WDTPW+WDTCNTCL+
                               WDTSSEL0+WDTIS2)                         /*
                                1000ms  " */
   2349    001C00              #define WDT_ARST_250            (WDTPW+WDTCNTCL+
                               WDTSSEL0+WDTIS2+WDTIS0)                  /*
                                250ms   " */
   2350    001C00              #define WDT_ARST_16             (WDTPW+WDTCNTCL+
                               WDTSSEL0+WDTIS2+WDTIS1)                  /* 16ms
                                   " */
   2351    001C00              #define WDT_ARST_1_9            (WDTPW+WDTCNTCL+
                               WDTSSEL0+WDTIS2+WDTIS1+WDTIS0)           /*
                                1.9ms   " */
   2352    001C00              
   2353    001C00              #define WDTSSEL__VLO            WDTSSEL__VLOCLK
   2354    001C00              
   2355    001C00              #endif
  11967    001C00              #endif
  11968    001C00              
  11969    001C00              #endif /* #ifndef __msp430fr5994 */
  11970    001C00              
     20    001C00              #include "Global.h"                            
                                ; #define controlled include file
      1    001C00              ;-----------------------------------------------
                               -----------------------------------------------
      2    000001              YES             equ     1
      3    000000              NO              equ     0
      4    000001              ON              equ     1
      5    000000              OFF             equ     0
      6    000000              NONE            equ     0
      7    000055              ConstTest       equ     0x55            ;
                                константа для теста EEPROM
      8    0000FF              ConstClean      equ     0xFF            ;
                                константа для обнуления EEPROM
      9    00FFFF              EMPTY_FLASH_W   equ     0xFFFF
     10    0000FF              EMPTY_FLASH_B   equ     0xFF
     11    001C00              
     12    000004              TimeRestart     equ     04              ; время
                                рестарта системы в часах
     13    00000D              CR              equ     0x0D
     14    00000A              LF              equ     0x0A
     15    000003              END_TEXT        equ     0x03
     16    001C00              
     17    000000              SUCCESS         equ     0x00
     18    001C00              
     19    000000              Ver0  equ  00   ;
     20    000001              Ver1  equ  01   ;
     21    000002              Ver2  equ  02   ;
     22    000003              Ver3  equ  03   ;
     23    000004              Ver4  equ  04   ;
     24    000005              Ver5  equ  05   ;
     25    000006              Ver6  equ  06   ;
     26    000007              Ver7  equ  07   ;
     27    000008              Ver8  equ  08   ;
     28    000009              Ver9  equ  09   ;
     29    00000A              Ver10  equ  10  ;
     30    00000B              Ver11  equ  11  ;
     31    00000C              Ver12  equ  12  ;
     32    00000D              Ver13  equ  13  ;
     33    00000E              Ver14  equ  14  ;
     34    00000F              Ver15  equ  15  ;
     35    000010              Ver16  equ  16  ;
     36    000011              Ver17  equ  17  ;
     37    000012              Ver18  equ  18  ;
     38    000013              Ver19  equ  19  ;
     39    001C00              
     40    00005F              Ver95  equ  95
     41    001C00              
     42    000000              Rd0 equ 0
     43    000001              Rd1 equ 1
     44    000002              Rd2 equ 2
     45    000003              Rd3 equ 3
     46    000007              RdX equ 7
     47    000000              Wrr0 equ Rd0
     48    000001              Wrr1 equ Rd1
     49    000002              Wrr2 equ Rd2
     50    000003              Wrr3 equ Rd3
     51    000007              WrrX equ RdX
     52    001C00              
     53    000007              MaskRdX equ  0x07
     54    000070              MaskWrX equ  0x70
     55    001C00              
     56    001C00              #define ACL(R,W) (R+(W shl 4))
     57    001C00              
     58    000008              YMDDhhmm  equ 8
     59    000006              YMDDhh  equ 6
     60    000004              YMDD  equ 4
     61    000002              YM  equ 2
     62    001C00              
     63    000005              BR9600   equ 5
     64    000006              BR19200  equ 6
     65    000007              BR38400  equ 7
     66    000008              BR57600  equ 8
     67    000009              BR115200 equ 9
     68    001C00              
     69    000000              _8N2     equ 0          ; 8 bit, None Parity, 2
                                stop
     70    000001              _8E1     equ 1          ; 8 bit, Even Parity, 1
                                stop
     71    000002              _8O1     equ 2          ; 8 bit, Odd  Parity, 1
                                stop
     72    001C00              
     73    001C00              
     74    000000              MEM_FLASH  equ 0        // system FLASH or
                                FRAM
     75    000001              MEM_RAM    equ 1        // system RAM
     76    000002              EXT_RAM    equ 2        // ext SPI RAM
     77    000003              BIT_WORD   equ 3        // expand bits => word!
                                0=0x0000, 1=0xFF00
     78    000004              VIRTUAL    equ 4
     79    000005              EXT_IIC    equ 5        // ext I2C EEPROM
     80    000006              PTR_TUPE_I2C = 6
     81    000007              PTR_TUPE   equ 7
     82    000008              EXT_UART   equ 8
     83    001C00              #define MaskLocation            (0x0F)
     84    001C00              #define SizeBlock_BitWord       32
     85    001C00              
     86    001C00              
     87    000080              HidenFlag  equ 0x80
     88    001C00              
     89    0000FF              LowBYTE         equ  0x00FF
     90    00FF00              HighBYTE        equ  0xFF00
     91    001C00              
     92    001C00              #define  _nop_     0x4303 
     93    001C00              
     94    001C00              #include "MACRO_1.s43"                          
                                       // #define controlled include file
      1    001C00              //==============================================
                               ===
      2    001C00              // ==================== MACRO ==================
                               ===
      3    001C00              /*
      4    001C00              M_GENERATION_BLOCK      MACRO  _Name, _Ver,
                                _Size 
      5    001C00              _Name                   DS      _Size
      6    001C00              Ver_Name                EQU     _Ver
      7    001C00              Size&&_Name             EQU     _Size
      8    001C00                                      ENDM
      9    001C00              
     10    001C00              */
     11    001C00              //-------------------           
     12    001C00              m_swap          MACRO  _Reg1, _Reg2  
     13    001C00                              xor     _Reg1, _Reg2            
                                               
     14    001C00                              xor     _Reg2, _Reg1
     15    001C00                              xor     _Reg1, _Reg2            
                                               
     16    001C00                              ENDM
     17    001C00              //-------------------           
     18    001C00              m_abs           MACRO  _Reg1  
     19    001C00                              LOCAL _lxxxx 
     20    001C00                              tst     _Reg1
     21    001C00                              jge     _lxxxx
     22    001C00                              inv     _Reg1
     23    001C00                              inc     _Reg1
     24    001C00              _lxxxx          
     25    001C00                              ENDM
     26    001C00              //-------------------           
     27    001C00              m_max           MACRO  _Reg1, Reg2  
     28    001C00                              LOCAL _lxxxx 
     29    001C00                              cmp     _Reg1, Reg2
     30    001C00                              jge     _lxxxx
     31    001C00                              mov     _Reg1, Reg2
     32    001C00              _lxxxx          
     33    001C00                              ENDM
     34    001C00              //-------------------           
     35    001C00                              
     36    001C00              m_sh8_48bit     MACRO  _Reg1, _Reg2, _Reg3  //
                                signed >> 8
     37    001C00                              swpb    _Reg1
     38    001C00                              mov.b   _Reg1, _Reg1
     39    001C00                              swpb    _Reg2
     40    001C00                              mov     _Reg2, R11
     41    001C00                              and     #0xFF00, R11
     42    001C00                              bis     R11, _Reg1
     43    001C00                              mov.b   _Reg2, _Reg2
     44    001C00                              swpb    _Reg3
     45    001C00                              mov.b   _Reg3, R11
     46    001C00                              and     #0xFF00, _Reg3
     47    001C00                              bis     _Reg3, _Reg2
     48    001C00                              mov     R11, _Reg3
     49    001C00                              sxt     _Reg3
     50    001C00                              ENDM
     51    001C00              
     52    001C00              m_sh8_32bit     MACRO  _RegL, _RegH     //
                                signed >> 8
     53    001C00                              swpb    _RegL
     54    001C00                              mov.b   _RegL, _RegL
     55    001C00                              swpb    _RegH
     56    001C00                              mov     _RegH, R11
     57    001C00                              and     #0xFF00, R11
     58    001C00                              bis     R11, _RegL
     59    001C00                              sxt     _RegH
     60    001C00                              ENDM
     61    001C00              
     62    001C00              m_set_sign      MACRO  _Reg, _Sign      // reg,
                                sign
     63    001C00                              LOCAL _lx 
     64    001C00                              clr     _Sign
     65    001C00                              tst     _Reg
     66    001C00                              jge     _lx             // eq 
                                jp
     67    001C00                              mov     #-1, _Sign
     68    001C00              _lx             
     69    001C00                              ENDM
     70    001C00                              
     71    001C00              m_saturate16  MACRO val 
     72    001C00                      #if val > 32767
     73    001C00                DC16 32767
     74    001C00                      #elif val < -32768
     75    001C00                DC16 -32768
     76    001C00                      #else
     77    001C00                DC16 val
     78    001C00                      #endif
     79    001C00                            ENDM              
     80    001C00              
     81    001C00                              
     82    001C00              /*
     83    001C00              //==============================================
                               ===
     84    001C00              
     85    001C00              M_GPIO5_PULL_DOUN      MACRO            // for
                                LPM2 mode CC2520
     86    001C00                              bis.b   #GPIO5, &P6REN         
                                // P6 
     87    001C00                              ENDM
     88    001C00              
     89    001C00              M_GPIO5_PULL_DOUN_OFF  MACRO            // for
                                LPM2 mode CC2520
     90    001C00                              bic.b   #GPIO5, &P6REN         
                                // P6 
     91    001C00                              ENDM
     92    001C00              
     93    001C00              M_SO_PULL_DOUN         MACRO            // for
                                LPM2 mode CC2520
     94    001C00                              bis.b   #SO, &P4REN            
                                // P4  
     95    001C00                              ENDM
     96    001C00              
     97    001C00              M_SO_PULL_DOUN_OFF     MACRO            // for
                                LPM2 mode CC2520
     98    001C00                              bic.b   #SO, &P4REN            
                                // P4  
     99    001C00                              ENDM
    100    001C00              
    101    001C00              
    102    001C00              //==============================================
                               ===
    103    001C00              M_TEMPORARY_FUN         MACRO
    104    001C00                      EVEN
    105    001C00              Prepare_CHAR_GEN
    106    001C00              #ifdef  __CHAR_GEN_I2C__
    107    001C00                      mov     #(end_Tab8x8-AdrTab8x8),
                                R9
    108    001C00                      mov     #AdrTab8x8, R7
    109    001C00                      mov     #AdrTab8x8_I2C, R8      // start
                                addr I2C EEPROM
    110    001C00                      call    #CopyMEM_to_I2C
    111    001C00                      mov     #(end_Tab8x16-AdrTab8x16),
                                R9
    112    001C00                      mov     #AdrTab8x16, R7
    113    001C00                      mov     #AdrTab8x16_I2C, R8     // start
                                addr I2C EEPROM
    114    001C00                      call    #CopyMEM_to_I2C
    115    001C00              #endif
    116    001C00              #ifdef  __LOGO_I2C__            
    117    001C00                      mov     #(end_Logo-Block_Logo),
                                R9
    118    001C00                      mov     #Block_Logo, R7
    119    001C00                      mov     #Block_Logo_I2C, R8     // start
                                addr I2C EEPROM
    120    001C00                      call    #CopyMEM_to_I2C
    121    001C00              #endif          
    122    001C00              #ifdef  __BLOCK_INFO_I2C__              //  
                                block Info -> EEPROM       
    123    001C00                      mov     #(SizeBlock_Info), R9
    124    001C00                      mov     #Block_Info, R7
    125    001C00                      mov     #Block_Info_I2C, R8     // start
                                addr I2C EEPROM
    126    001C00                      call    #CopyMEM_to_I2C
    127    001C00              #endif
    128    001C00                      mov     #Prepare_NOPNOP, R8
    129    001C00                      call    #Fun_NOP_to_CALL
    130    001C00                      ret
    131    001C00              //==============
    132    001C00              Fun_NOP_to_CALL // R8 - fun call 
    133    001C00                      mov     #_nop_, &BufMEM
    134    001C00                      mov     #_nop_, &BufMEM+2
    135    001C00                      mov     #BufMEM, R7
    136    001C00                      mov     #4, R9
    137    001C00                      br      #FR_WRITE       // write @R7 ->
                                @R8 N=R9
    138    001C00              //==============
    139    001C00              CopyMEM_to_I2C  
    140    001C00                      mov     #MAX_PAGE_WRITE_N, R6
    141    001C00                      mov     #1, R5
    142    001C00                      cmp     R6, R9
    143    001C00                      jlo     _cpy_to_I2C
    144    001C00                      mov     R9, R5
    145    001C00                      rram    #4, R5          //  |
    146    001C00                      rram    #2, R5          //  | for
                                MAX_WR_EEPROM  = 64
    147    001C00                      and     #MAX_PAGE_WRITE_N-1, R9 //
                                reminder
    148    001C00                      jz      _cpy_to_I2C_n
    149    001C00                      inc     R5
    150    001C00                      jmp     _cpy_to_I2C
    151    001C00              _cpy_to_I2C_n
    152    001C00                      mov     R6, R9
    153    001C00              _cpy_to_I2C     
    154    001C00                      call    #MEM_I2C_WRITE          // I2C
                                EEPROM WR  @R7->@R8_EEPROM, N=R9  
    155    001C00                      add     R9, R8
    156    001C00                      add     R9, R7
    157    001C00                      dec     R5
    158    001C00                      jnz     _cpy_to_I2C_n
    159    001C00                      ret
    160    001C00                                      ENDM
    161    001C00              //==============================================
                               ===
    162    001C00              */
     95    001C00              
     96    001C00              
     97    001C00              
     98    001C00              
     99    001C00              
    100    001C00              
    101    001C00              
     21    001C00              #include "UELEC_01_def.h"                      
                                ; #define controll ed include file
      1    001C00              //==============================================
                               =======
      2    001C00              //                     MODUL UWM_v01
      3    001C00              //==============================================
                               =======
      4    001C00              // =================== PIN DEFINE ==============
                               =======
      5    001C00              #define AEN             (0x0001)  /* Port 1 bit
                                0 */
      6    001C00              #define WP              (0x0002)  /* Port 1 bit
                                1 */
      7    001C00              #define OSt             (0x0004)  /* Port 1 bit
                                2 */
      8    001C00              #define RES_nn          (0x0008)  /* Port 1 bit
                                3 */
      9    001C00              #define CS_nn           (0x0010)  /* Port 1 bit
                                4 */
     10    001C00              #define TP13            (0x0020)  /* Port 1 bit
                                5 */
     11    001C00              #define SDA             (0x0040)  /* Port 1 bit
                                6 */
     12    001C00              #define SCL             (0x0080)  /* Port 1 bit
                                7 */
     13    001C00              
     14    001C00              #define TxD             (0x0001)  /* Port 2 bit
                                0 */
     15    001C00              #define RxD             (0x0002)  /* Port 2 bit
                                1 */
     16    001C00              #define SW              (0x0004)  /* Port 2 bit
                                2 */
     17    001C00              #define LED1            (0x0008)  /* Port 2 bit
                                3 */
     18    001C00              #define RE1             (0x0010)  /* Port 2 bit
                                4 */
     19    001C00              #define TxD1            (0x0020)  /* Port 2 bit
                                5 */
     20    001C00              #define RxD1            (0x0040)  /* Port 2 bit
                                6 */
     21    001C00              #define LED2            (0x0080)  /* Port 2 bit
                                7 */
     22    001C00              
     23    001C00              #define ANVEX           (0x0001)  /* Port 3 bit
                                0 */
     24    001C00              #define ANVIN           (0x0002)  /* Port 3 bit
                                1 */
     25    001C00              #define ANX             (0x0004)  /* Port 3 bit
                                2 */
     26    001C00              #define ANY             (0x0008)  /* Port 3 bit
                                3 */
     27    001C00              #define DR1             (0x0010)  /* Port 3 bit
                                4 */
     28    001C00              #define DR2             (0x0020)  /* Port 3 bit
                                5 */
     29    001C00              #define DR3             (0x0040)  /* Port 3 bit
                                6 */
     30    001C00              #define DR4             (0x0080)  /* Port 3 bit
                                7 */
     31    001C00              
     32    001C00              #define FO_ON           (0x0001)  /* Port 4 bit
                                0 */
     33    001C00              #define FO_OFF          (0x0002)  /* Port 4 bit
                                1 */
     34    001C00              #define EN_RS           (0x0004)  /* Port 4 bit
                                2 */
     35    001C00              #define INVALID         (0x0008)  /* Port 4 bit
                                3 */
     36    001C00              #define SYNC            (0x0010)  /* Port 4 bit
                                4 */
     37    001C00              #define NC_45           (0x0020)  /* Port 4 bit
                                5 */
     38    001C00              #define KEY             (0x0040)  /* Port 4 bit
                                6 */
     39    001C00              #define NC_47           (0x0080)  /* Port 4 bit
                                7 */
     40    001C00              
     41    001C00              #define SIMO            (0x0001)  // Port 5 bit
                                0 
     42    001C00              #define SOMI            (0x0002)  // Port 5 bit
                                1 
     43    001C00              #define SCLK            (0x0004)  // Port 5 bit
                                2 
     44    001C00              #define CS              (0x0008)  // Port 5 bit
                                3 
     45    001C00              #define IO1             (0x0010)  // Port 5 bit
                                4 
     46    001C00              #define IO2             (0x0020)  // Port 5 bit
                                5 
     47    001C00              #define IO3             (0x0040)  // Port 5 bit
                                6 
     48    001C00              #define IO4             (0x0080)  // Port 5 bit
                                7 
     49    001C00              
     50    001C00              #define B2SIMO          (0x0001)  // Port 7 bit
                                0 
     51    001C00              #define B2SOMI          (0x0002)  // Port 7 bit
                                1 
     52    001C00              #define B2CLK           (0x0004)  // Port 7 bit
                                2 
     53    001C00              #define CS_n            (0x0008)  // Port 7 bit
                                3 
     54    001C00              #define RES_n           (0x0010)  // Port 7 bit
                                4 
     55    001C00              
     56    001C00              #define STB             (0x0001)  // Port 8 bit
                                0 
     57    001C00              
     58    001C00              #define NC_J0           (0x0001)  /* Port J bit
                                0 */
     59    001C00              #define NC_J1           (0x0002)  /* Port J bit
                                1 */
     60    001C00              #define NC_J2           (0x0004)  /* Port J bit
                                2 */
     61    001C00              #define NC_J3           (0x0008)  /* Port J bit
                                3 */
     62    001C00              #define LFXIN           (0x0010)  /* Port J bit
                                4 */
     63    001C00              #define LFXOUT          (0x0020)  /* Port J bit
                                5 */
     64    001C00              #define HFXIN           (0x0040)  /* Port J bit
                                6 */
     65    001C00              #define HFXOUT          (0x0080)  /* Port J bit
                                7 */ 
     66    001C00              
     67    001C00              
     68    001C00              
     69    001C00               #ifdef __MSP430_HAS_MPY32__
     70    001C00              #define __MSP430_HAS_MPY__
     71    001C00               #endif 
     72    001C00              
     73    001C00              #define  __I2C_HARD__
     74    001C00              //Twc       = 5                 //  [mS] Write
                                cycle time (byte or page)
     75    000064              MAX_NAC_N = 100         // 5mS  
     76    001C00              //MAX_PAGE_WRITE_N = 128
     77    001C00              #define SDA_DIR   SDA, &P1DIR  
     78    001C00              #define SCL_DIR   SCL, &P1DIR  
     79    001C00              #define SDA_OUT   SDA, &P1OUT  
     80    001C00              #define SCL_OUT   SCL, &P1OUT  
     81    001C00              #define SCL_SDA   SCL|SDA, &P1SEL1  
     82    001C00              // =================== BIT DEFINE ==============
                               =======
     83    001C00              #define SW_B            SW, &P2IN
     84    001C00              #define INVALID_RS_B    INVALID, &P4IN
     85    001C00              
     86    001C00              //#define BUZ_B                         TP4, 
                                &P1OUT    // not used!!!
     87    001C00              #define LED_RED_B               LED1, &P2OUT
     88    001C00              #define LED_GREEN_B             LED2, &P2OUT
     89    001C00              //#define TxRx_B                TxRx,   &P2OUT
                                // No RS485!!!
     90    001C00              #define TxRx1_B                 RE1,    &P2OUT
                                // RS485
     91    001C00              #define SiNC_B                  TP13,  
                                &P1OUT
     92    001C00              #define AEN_B                   AEN,   
                                &P1OUT
     93    001C00              
     94    001C00              
     95    001C00              #define PD_Req_B                PowerSaveReq_B,
                                &Status01       // Power Save request..
     96    001C00              #define PD_Mode_B               PowerSaveMode_B,
                                &Status01
     97    001C00              #define PD_Req_PD_Mode          PowerSaveReq_B|P
                               owerSaveMode_B, &Status01
     98    001C00              
     99    001C00              // =============== REDEFINE REG  ==============
    100    001C00              #define AD_SPI_BUSY_B     UCBUSY, &UCB1STATW
    101    001C00              #define AD_SPI_RXIFG_B    UCRXIFG, &UCB1IFG
    102    001C00              #define AD_SPI_TXIFG_B    UCTXIFG, &UCB1IFG
    103    001C00              #define AD_SPI_RXBUF      UCB1RXBUF
    104    001C00              #define AD_SPI_TXBUF      UCB1TXBUF
    105    001C00              #define DRDYn_AD7124_B  SOMI, &P5IN
    106    001C00              #define CS_AD7124_B     CS, &P5OUT
    107    001C00              
    108    001C00              #define RL_SPI_BUSY_B     UCBUSY, &UCB2STATW
    109    001C00              #define RL_SPI_RXIFG_B    UCRXIFG, &UCB2IFG
    110    001C00              #define RL_SPI_TXIFG_B    UCTXIFG, &UCB2IFG
    111    001C00              #define RL_SPI_RXBUF      UCB2RXBUF_
    112    001C00              #define RL_SPI_TXBUF      UCB2TXBUF_
    113    001C00              #define RL_DO_ERR_B     B2SOMI, &P7IN
    114    001C00              #define CS_RELAY_B      CS_n, &P7OUT
    115    001C00              #define CS_RELAY2_B     CS_nn, &P1OUT
    116    001C00              #define RESET_CHAIN1_B  RES_n, &P7OUT
    117    001C00              #define RESET_CHAIN2_B  RES_nn, &P1OUT
    118    001C00              #define RL_IN_B         B2SOMI, &P7IN
    119    001C00              
    120    001C00              #define DRV1_B          DR1, &P3OUT    
                                
    121    001C00              #define DRV2_B          DR2, &P3OUT    
                                
    122    001C00              #define DRV3_B          DR3, &P3OUT    
                                
    123    001C00              #define DRV4_B          DR4, &P3OUT    
                                
    124    001C00              #define StepDrvPort     P3OUT
    125    001C00              
    126    001C00              #define RTC       YES
    127    001C00              #define __NO_RF__
    128    001C00              //#define LCD_PRESENT
    129    001C00              //#define __DIV64__
    130    001C00              //#define  __ATAN__
    131    001C00              //#define PTR_TUPE_BLOCK
    132    001C00              // =============== END DEFINE ==================
                               =======
    133    001C00              
    134    001C00              ;-----------------------------------------------
                               --------------------------------
    135    001C00              ;-------------------------------------
    136    001C00              ;-------- *** StatusI2C bits *** ------
    137    001C00              #define _I2C_RxOk_B      (0x0001)      
                                //
    138    001C00              #define _I2C_TxOk_B      (0x0002)      
                                //
    139    001C00              #define _I2C_rSTT_B      (0x0004)      
                                //
    140    001C00              #define _I2C_Fill_B      (0x0008)      
                                //
    141    001C00              #define _I2C_nNAC_B      (0x0010)      
                                //
    142    001C00              
    143    001C00              #define I2C_RxOk_B       _I2C_RxOk_B, &StatusI2C
                                    
    144    001C00              #define I2C_TxOk_B       _I2C_TxOk_B, &StatusI2C
                                    
    145    001C00              #define I2C_rSTT_B       _I2C_rSTT_B, &StatusI2C
    146    001C00              #define I2C_Fill_B       _I2C_Fill_B, &StatusI2C
    147    001C00              #define I2C_nNAC_B       _I2C_nNAC_B, &StatusI2C
    148    001C00              #define I2C_Rx_Tx_St_B   _I2C_RxOk_B|_I2C_TxOk_B
                               |_I2C_nNAC_B, &StatusI2C     
    149    001C00              
    150    001C00              ;-------- *** Status01 bits *** ------
    151    001C00              #define _1sec_B          (0x0001)       //
                                
    152    001C00              #define _1min_B          (0x0002)      
                                //
    153    001C00              #define _1hour_B         (0x0004)      
                                //
    154    001C00              #define _025sec_B        (0x0008)      
                                //
    155    001C00              #define ConvADC_B        (0x0010)      
                                //
    156    001C00              #define StartWorking_B   (0x0020)       // 0 -
                                cold start, 1 - start all working APP
    157    001C00              #define Sign_B           (0x0040)       //
                                sign
    158    001C00              #define PowerSaveReq_B   (0x0100)       // Power
                                Save request
    159    001C00              #define PowerSaveMode_B  (0x0200)       // Power
                                Save mode
    160    001C00              #define scr_div10_B      (0x0400)      
                                //
    161    001C00              #define scr_div100_B     (0x0800)      
                                //
    162    001C00              #define LCD_On_B         (0x1000)      
                                //
    163    001C00              #define Flash_EraseWr_B  (0x2000)       //
                                
    164    001C00              
    165    001C00              #define LCD_active_B    LCD_On_B, &Status01
    166    001C00              ;-------------------------------------
    167    001C00              ;-------- *** StatusAPP bits *** -----
    168    001C00              #define UW_DATA_RDY_B    (0x0001)       // --
                                Resived pack decode Ok!
    169    001C00              #define MODEM_BUZY_B     (0x0002)       //
                                
    170    001C00              #define MODEM_TX_B       (0x0004)      
                                //
    171    001C00              #define DUBLE_ERR_B      (0x0008)      
                                //
    172    001C00              #define LRC_ERR_B        (0x0010)      
                                //
    173    001C00              #define INV_DATA_B       (0x0020)      
                                //
    174    001C00              #define MESSAGE_REQ_B    (0x0040)       //
                                
    175    001C00              
    176    001C00              #define INVALID_COM_B    (0x0100)      
                                //
    177    001C00              #define WATER_SEN_B      (0x0200)      
                                //
    178    001C00              
    179    001C00              #define RefreshScript_B  (0x1000)      
                                //
    180    001C00              #define StopScript_B     (0x2000)       //
                                
    181    001C00              #define LOW_NOISE_MODE_B (0x4000)      
                                //
    182    001C00              ;-------------------------------------
    183    001C00              ;-------------------------------------
    184    001C00              #define DelayINx        50000/k_61uS    // wait
                                INx [uS]  
    185    001C00              #define DelaySWx        250000/k_61uS   // wait
                                SWx [uS]
    186    001C00              #define DelayLedImp     1000/k_61uS     // LED
                                flash time [uS]
    187    001C00              #define DelayLedFlash   10000/k_61uS    // [uS]
                                LED flash time
    188    001C00              ;-----------------------------------------------
                               --------------------------------
    189    001C00              ;           ***** Memory Flash definitions
                                *****
    190    001C00              ;-----------------------------------------------
                               --------------------------------
    191    001C00                #define  AddrInfoSegA    INFOA_START         
                                // 5x 
    192    001C00                #define  AddrInfoSegB    INFOB_START         
                                // 5x
    193    001C00                #define  AddrInfoSegC    INFOC_START         
                                // 5x
    194    001C00                #define  AddrInfoSegD    INFOD_START         
                                // 5x
    195    001C00                #define  SizeInfoSeg     INFOA_LENGTH        
                                // 5x
    196    001C00                #define  SizeSeg         0x0200
    197    001C00              
    198    001C00              
    199    001C00                // The TLV structure stores device specific
                                data 
    200    001C00                #define  CAL_ADC_GANE_FACTOR          0x1A16 
                                
    201    001C00                #define  CAL_ADC_OFFSET              
                                0x1A18
    202    001C00                #define  CAL_ADC_25VREF_FACTOR       
                                0x1A20
    203    001C00                #define  CAL_ADC_25T30               
                                0x1A22
    204    001C00                #define  CAL_ADC_25T85               
                                0x1A24
    205    001C00              ;-----------------------------------------------
                               --------------------------------
    206    001C00              ;           ***** Memory variable definitions
                                *****
    207    001C00              ;-----------------------------------------------
                               --------------------------------
    208    001CF8              StatusAPP  = st_StatusAPP
    209    000040              MaxPDU           = 64
    210    000040              BufferLentgh     = (MaxPDU)
    211    000040              BufferLentghTX   = (MaxPDU)
    212    001C00              
    213    000000                      ASEG    DATA
    214    001C00                      ORG     RAM_START
    215    001C00              VariableRAM
    216    001C00              RxBuffer0       DS8     BufferLentgh
    217    001C40              TxBuffer0       DS8     BufferLentghTX
    218    001C80              
    219    001C80              RxPtr0          DS16    1
    220    001C82              TxPtr0          DS16    1
    221    001C84              CRC16Rx0        DS16    1
    222    001C86              CRC16Tx0        DS16    1
    223    001C88              StatusMB0       DS16    1       // status
                                                                ModBus0
    224    001C8A              CounterTx0      DS16    1
    225    001C8C              VAL0_3_5ch      DS16    1
    226    001C8E              SN__            DS16    1
    227    001C90               #ifdef __A1_COM__
    243    001C90              #endif
    244    001C90              
    245    001C90              Status01        DS16    1
    246    001C92              StatusI2C       DS16    1
    247    001C94              TimerUSER_mS    DS16    1
    248    001C96              TimerLED1       DS16    1
    249    001C98              TimerLED2       DS16    1
    250    001C9A              TimerBUZ        DS16    1
    251    001C9C              TimerPowOFF     DS16    1
    252    001C9E              I2C_TxCnt       DS16    1
    253    001CA0              I2C_DataCnt     DS16    1
    254    001CA2              I2C_TxPtr       DS16    1
    255    001CA4              I2C_DataPtr     DS16    1
    256    001CA6              I2C_cntNAC      DS16    1
    257    001CA8              
    258    001CA8              DataREG 
    259    001CA8              AddrREG         DS16    1 // Slot buffer
    260    001CAA              AddrREG1        DS16    1 // Slot buffer
    261    001CAC              
    262    001CAC              BufMEM          DS16    (Size_BufMEM/2+2)      
                                                          // Main buffer8 +4
                                                          address + 4
                                                          TemporaryDWord =
                                                          16byte
    263    000008              Size_BufMEM     = 8
    264    001CAC              AddrMEM  =  (BufMEM+0)          // Main
                                buffer
    265    001CAE              DataMEM =   (BufMEM+2)          // Main buffer 
                                +2 address 2 byte
    266    001CAD              Buf_OLED =  (BufMEM+1)          // Main buffer 
                                +1 address 1 byte
    267    001CB8              TemporaryDWord  DS16    1
    268    001CBA              TemporaryWord   DS16    1
    269    001CBC              
    270    001CBC              STM_Main        DS16    1
    271    001CBE              STM_DSP         DS16    1       //
    272    001CC0              FlagsDSP        DS16    1
    273    001CC2              DATA_MES        DS16    1       // ptr
                                                                Data
    274    001CC4              N_DATA_MES      DS16    1       // len
    275    001CC6              IndexDrv        DS16    1       // index Step
                                                                Drive
    276    001CC8              
    277    001CC8              TA1R_EXT        DS16    1       // ext. cnt.
                                                                TA1R
    278    001CCA              TA1CCR1_EXT     DS16    1       // ext.
                                                                TA1CCR1
    279    001CCC              M_dT            DS32    1       // for
                                                                MS5837
    280    001CD0              M_D1            DS32    1       // for
                                                                MS5837
    281    001CD4              M_OFF           DS16    3       // for
                                                                MS5837
    282    001CDA              
    283    001CDA              //-------- XXX ----------
    284    001CDA              //BUFFER_DATA           DS8     Len_Data       
                                // DATA Tx Rx
    285    001CDA              
    286    001CDA              Cnt_EVENT       DS16    1
    287    001CDC              TMP_TA1R        DS32    1
    288    001CE0              TMP1_TA1R       DS32    1
    289    001CE4              TMP2_TA1R       DS32    1
    290    001CE8              RndNum          DS16    1
    291    001CEA              
    292    001CEA              //-----------------------
    293    001CEA              KeyBuf
    294    001CEA              StatusLCD               DS16    1
    295    001CEC              ColumnAddress           DS16    1
    296    001CEE              PageAddress             DS16    1
    297    001CF0              //-----------------------
    298    001CF0              ptr_ServScript  DS16    1
    299    001CF2              IF_STACK        DS8     1
    300    001CF3              SlaveAddressMB0 DS8     1       // ModBus
                                                                USCA0
    301    001CF4              LRCa            DS8     1
    302    001CF5              LRCb            DS8     1
    303    001CF6              //-----------------------
    304    001CF6              /*
    305    001CF6              #define PxIN_key         P2IN
    306    001CF6              #define MASK_key        (KN1|KN2|KN3)
    307    001CF6              #define MASK_all_key    (KN1|KN2|KN3)
    308    001CF6              #define MASK_long_key   (KN2)
    309    001CF6              #define NORMAL_key      2       // 1/16sec
    310    001CF6              #define LONG_key        32      // 1sec
    311    001CF6              */
    312    001CF6              #define PB_SHORT   1, &KeyBuf
    313    001CF6              #define PB_LONG    2, &KeyBuf
    314    001CF6              #define PB_UP      4, &KeyBuf
    315    001CF6              #define PB_DN      8, &KeyBuf
    316    001CF6              #define PB_RIGHT   16, &KeyBuf
    317    001CF6              #define PB_LEFT    32, &KeyBuf
    318    001CF6              /*
    319    001CF6              TMR_key         DS8     1
    320    001CF6              HOLD_key        DS8     1
    321    001CF6              PREV_key        DS8     1
    322    001CF6              PUSH_key        DS8     1
    323    001CF6              LONG_PUSH_key   DS8     1
    324    001CF6              TMR_EXT_INFO    DS8     1
    325    001CF6              */
    326    001CF6              //-----------------------
    327    001CF6              
    328    001CF6                      EVEN
    329    001CF6              ;-----------------------------------------------
                               --------------------------------
    330    001CF6              EndVariableRAM  = $
    331    001CF6              ;-----------------------------------------------
                               --------------------------------
    332    001CF6              //----------------------------------------------
                               ---------------------------------
    333    002C00                      ORG     LEARAM_START   // 0x2C00 -
  0x3BFF
    334    000010              Len_Data  = 16    
    335    002C00              //Len_DataHamming  = 22         // byte to
                                transmit & resive  Hamming
    336    000080              Len_Buff  = 128
    337    002C00              
    338    002D00              Hi_SIN          = (Hi_BUF+0)                   
                                // полные 4 периода
    339    002D04              Hi_COS          = (Hi_BUF+4)                   
                                // полные 4 периода
    340    002D08              Hi_INV_SIN      = (Hi_BUF+8)                   
                                // полные 4 периода!
    341    002C00              
    342    002C00              Xi_BUF          DS16    Len_Buff // vector X    
                                                                   
    343    002D00              Hi_BUF          DS16    Len_Buff // vector H    
                                                                  
    344    002E00              Zo_BUF          DS16    Len_Buff // vector
                                                                 Z
    345    002F00              TMPi_BUF        DS16    Len_Buff // vector TMP  
                                                                 
    346    003000              
    347    003000              PARAM_MAC_CARRIER                  // params LEA
                                carrier
    348    003000              PARAM_SCALEDFIR_BARKER  DS16    8  // params LEA
                                                                   Баркера
    349    003010              PARAM_MAC_SINC          DS16    8  // params LEA
                                                                   sinc
    350    003020              PARAM_MAC_DATA          DS16    8  // params LEA
                                                                   data
    351    003030              
    352    003030              //------- *** FlagsDSP *** ---- // 
    353    000001              NewDetect_B  = 0x0001
    354    000002              First_trx_B  = 0x0002
    355    003030              
    356    003030              //------- *** STM_DSP *** ----  // 
    357    000000              st_DSP_stop             = 0     // -- stop
                                
    358    000002              st_DSP_start            = 2     // -- start
    359    000004              st_DSP_AB_mn            = 4     // -- set AB
                                mn
    360    000006              st_DSP_on_AB            = 6     // -- on_AB
    361    000008              st_DSP_measure          = 8     // -- measure
    362    00000A              st_DSP_off_AB_mn        = 10    // -- off_AB_mn
    363    00000C              st_DSP_calc             = 12    // -- calc
    364    00000E              st_DSP_next             = 14    // -- next
    365    003030              //----------------------------------------------
                               ---------------------------------
    366    003030              EndVariableLEARAM       = $
    367    003030              //----------------------------------------------
                               ---------------------------------
    368    003030              
     22    003030              
     23    003030               //       NAME    main                    ;
                                module name
     24    003030              //==============================================
                               =============================================
     25    003030              //           Interrupt Vectors
     26    003030              //==============================================
                               =============================================
     27    000000                      COMMON  INTVEC          // Interrupt
  Vectors   
     28    000000                      
     29    000024                              ORG LEA_VECTOR          /*
  0xFFB4 */
     30    000024 F851                         DW  LEA_VEC
     31    000026                              ORG PORT8_VECTOR        /*
  0xFFB6 */
     32    000026 1E45                         DW  PORT8_VEC
     33    000028                              ORG PORT7_VECTOR        /*
  0xFFB8 */
     34    000028 1E45                         DW  PORT7_VEC
     35    00002A                              ORG EUSCI_B3_VECTOR     /*
  0xFFBA */
     36    00002A 1E45                         DW  EUSCI_B3_VEC
     37    00002C                              ORG EUSCI_B2_VECTOR     /*
  0xFFBC */
     38    00002C 1E45                         DW  EUSCI_B2_VEC
     39    00002E                              ORG EUSCI_B1_VECTOR     /*
  0xFFBE */
     40    00002E 1E45                         DW  EUSCI_B1_VEC
     41    000030                              ORG EUSCI_A3_VECTOR     /*
  0xFFC0 */
     42    000030 1E45                         DW  EUSCI_A3_VEC
     43    000032                              ORG EUSCI_A2_VECTOR     /*
  0xFFC2 */
     44    000032 1E45                         DW  EUSCI_A2_VEC
     45    000034                              ORG PORT6_VECTOR        /*
  0xFFC4 */
     46    000034 1E45                         DW  PORT6_VEC
     47    000036                              ORG PORT5_VECTOR        /*
  0xFFC6 */
     48    000036 1E45                         DW  PORT5_VEC
     49    000038                              ORG TIMER4_A1_VECTOR    /*
  0xFFC8 */
     50    000038 7E52                         DW  TIMER4_A1_VEC
     51    00003A                              ORG TIMER4_A0_VECTOR    /*
  0xFFCA */
     52    00003A 7C52                         DW  TIMER4_A0_VEC
     53    00003C                              ORG AES256_VECTOR       /*
  0xFFCC */
     54    00003C 1E45                         DW  AES256_VEC
     55    00003E                              ORG RTC_C_VECTOR        /*
  0xFFCE */
     56    00003E FE43                         DW  RTC_C_VEC
     57    000040                              ORG PORT4_VECTOR        /*
  0xFFD0 */
     58    000040 1E45                         DW  PORT4_VEC
     59    000042                              ORG PORT3_VECTOR        /*
  0xFFD2 */
     60    000042 1E45                         DW  PORT3_VEC
     61    000044                              ORG TIMER3_A1_VECTOR    /*
  0xFFD4 */
     62    000044 1E45                         DW  TIMER3_A1_VEC
     63    000046                              ORG TIMER3_A0_VECTOR    /*
  0xFFD6 */
     64    000046 1E45                         DW  TIMER3_A0_VEC
     65    000048                              ORG PORT2_VECTOR        /*
  0xFFD8 Port 2 */
     66    000048 4445                         DW  PORT2_VEC
     67    00004A                              ORG TIMER2_A1_VECTOR    /*
  0xFFDA */
     68    00004A 1E45                         DW  TIMER2_A1_VEC
     69    00004C                              ORG TIMER2_A0_VECTOR    /*
  0xFFDC */
     70    00004C 1E45                         DW  TIMER2_A0_VEC
     71    00004E                              ORG PORT1_VECTOR        /*
  0xFFDE Port 1 */
     72    00004E 2045                         DW  PORT1_VEC
     73    000050                              ORG TIMER1_A1_VECTOR    /*
  0xFFE0 Timer1_A3 CC1-2, TA1 */
     74    000050 3652                         DW  TIMER1_A1_VEC
     75    000052                              ORG TIMER1_A0_VECTOR    /*
  0xFFE2 Timer1_A3 CC0 */
     76    000052 3452                         DW  TIMER1_A0_VEC
     77    000054                              ORG DMA_VECTOR          /*
  0xFFE4 DMA */
     78    000054 8451                         DW  DMA_VEC
     79    000056                              ORG EUSCI_A1_VECTOR     /*
  0xFFE6 */
     80    000056 1E45                         DW  EUSCI_A1_VEC
     81    000058                              ORG TIMER0_A1_VECTOR    /*
  0xFFE8 Timer0_A5 CC1-4, TA */
     82    000058 0445                         DW  TIMER0_A1_VEC
     83    00005A                              ORG TIMER0_A0_VECTOR    /*
  0xFFEA Timer0_A5 CC0 */
     84    00005A 0245                         DW  TIMER0_A0_VEC
     85    00005C                              ORG ADC12_VECTOR        /*
  0xFFEC ADC */
     86    00005C 4E53                         DW  ADC12_VEC
     87    00005E                              ORG EUSCI_B0_VECTOR      /*
  0xFFEE USCI B0 Receive/Transmit */
     88    00005E 8450                         DW  EUSCI_B0_VEC
     89    000060                              ORG EUSCI_A0_VECTOR      /*
  0xFFF0 USCI A0 Receive/Transmit */
     90    000060 E447                         DW  EUSCI_A0_VEC
     91    000062                              ORG WDT_VECTOR          /*
  0xFFF2 Watchdog Timer */
     92    000062 1E45                         DW  WDT_VEC
     93    000064                              ORG TIMER0_B1_VECTOR    /*
  0xFFF4 Timer0_B7 CC1-6, TB */         
     94    000064 8452                         DW  TIMER0_B1_VEC
     95    000066                              ORG TIMER0_B0_VECTOR    /*
  0xFFF6 Timer0_B7 CC0 */
     96    000066 8252                         DW  TIMER0_B0_VEC
     97    000068                              ORG COMP_E_VECTOR       /*
  0xFFF8 */
     98    000068 1E45                         DW  COMP_E_VEC
     99    00006A                              ORG UNMI_VECTOR         /*
  0xFFFA User Non-maskable */
    100    00006A 2C54                         DW  UNMI_VEC
    101    00006C                              ORG SYSNMI_VECTOR       /*
  0xFFFC System Non-maskable */
    102    00006C 1E45                         DW  SYSNMI_VEC
    103    00006E                              ORG RESET_VECTOR        /*
  0xFFFE Reset [Highest Priority] */           
    104    00006E 0040                         DW  RESET_VEC
    105    000070              //==============================================
                               =============================================
    106    000070              
    107    000000                      RSEG    CSTACK                  ;
  pre-declaration of segment 
    108    000000                      ASEG    CODE                    ; place
                                                                        program
                                                                        in
                                                                        'CODE'
                                                                        segment
                                                                              
                                                                        
    109    000000                      
    110    004000                      ORG     FRAM_START              //
  Progam Start       
    111    004000              
    112    004000              RESET_VEC:
    113    004000 3140....      Init:          MOV     #SFE(CSTACK)-4, SP      
                                                                     // errata
                                                                    CPU46
    114    004004 B240805A5C01                 MOV.W   #WDTPW+WDTHOLD,&WDTCTL 
  ; Stop watchdog timer              
    115    00400A 32C2                         DINT
                                               DINT
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",115 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arch
                               itecture
    116    00400C                              
    117    00400C                      /*      
    118    00400C                              call    #InitPowerOnMessage     
                                       // init PowOn Message
    119    00400C                              call    #DATA_TO_HAMMING_TX    
                                // DATA to Hamming pack Tx
    120    00400C                              mov     #BUFFER_HAM_DATA,
                                R12
    121    00400C                              call    #RX_HAMMING_TO_DATA    
                                // Rx Hamming pack to DATA      
    122    00400C                              call    #DATA_TO_HAMMING_TX    
                                // DATA to Hamming pack Tx
    123    00400C                              mov     #BUFFER_HAM_DATA,
                                R12
    124    00400C                              call    #RX_HAMMING_TO_DATA    
                                // Rx Hamming pack to DATA      
    125    00400C                      */
    126    00400C B012D640                     call    #RESET_TST             
  // test Tupe RESET vector
    127    004010 B0120A42                     call    #InitPort
    128    004014 F2D20302                     bis.b   #LED_RED_B
    129    004018                              //****************  delay for
                                power Up  ************************************
    130    004018 3D400C00     delay_200mS     mov     #200/16, R13           
  // delay 200 [mS] for 1MHZ
    131    00401C B0129A45                     call    #McuWait_mS            
  // delay N=R13 [mS] 
    132    004020                              //******************************
                               ********************************************
    133    004020 B0120E43                     call    #InitMemory             
   // Cold start init Memory
    134    004024                          WS:
    135    004024 B012B242                     call    #InitOscilator         
  ; Init LF 32.768kHz & HF 24.000MHz
    136    004028 B0129E43                     call    #InitRTC               
  ; Init RTC
    137    00402C B0120643                     call    #InitTimerA0           
  ; System Timer
    138    004030 B012B047                     call    #InitSerial            
  ; System Uart
    139    004034 B012E441                     call    #InitSPI               
  ; Init SPIs
    140    004038               #ifdef __A1_COM__
    142    004038               #endif
    143    004038 B0122062                     call    #ALL_RELAY_RESET       
  // reset relay
    144    00403C B0120C5A                     call    #Init_Analog           
  // init Analogs  100mS
    145    004040 B012DA4E                     call    #Init_USCI_I2C_B0      
  // Configure USCI_B0 for I2C mode
    146    004044 B012A057                     call    #TEST_HW_PRESENT       
  // test Hard Ware present
    147    004048 F2C20302                     bic.b   #LED_RED_B
    148    00404C 32D2                 EINT                            //
                                                                        interru
                                                                       pts
                                                                        enabled
                                       EINT                            //
                     interrupts enabled
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",148 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arch
                               itecture
    149    00404E B0120258                     call    #INIT_HW_PRESENT       
  // init Hard Ware present
    150    004052 2D43                                 mov     #2, R13         
         // delay 2 [mS]
    151    004054 B0129A45                             call    #McuWait_mS     
         // delay N=R13 [mS] 
    152    004058 B0120263                     call    #Reset_ptr_script      
  
    153    00405C              //-------------- Tx string ----------------     
                                       
    154    00405C F240A5006101            mov.b #CSKEY_H, &CSCTL0_H    //
                                                                        unlock
    155    004062 A2D36801                bis  #SMCLKOFF, &CSCTL4      // SMCLK
                                                                        OFF
    156    004066                              
    157    004066 B0126251                     call    #InitDMA               
  // Init DMA
    158    00406A B0128052                     call    #InitTimerB0           
  // PWM
    159    00406E B0122252                     call    #InitTimerA1           
  // timer 32bit...
    160    004072 B0125E52                     call    #InitTimerA4           
  // ADC
    161    004076                              
    162    004076 A2C36801                bic  #SMCLKOFF, &CSCTL4      // SMCLK
                                                                        GO... 
                                                                        sinc
                                                                        TB0 &
                                                                        TA4
    163    00407A C2436101                mov.b #0, &CSCTL0_H          // Write
                                                                        incorre
                                                                       ct key
                                                                        to
                                                                        lock
    164    00407E                              
    165    00407E              //-------------- end ----------------------     
                                       
    166    00407E B012B042                     call    #INP_AMP_ON            
  // inp AMP On
    167    004082                              
    168    004082 B012A452                     call    #InitADC12
    169    004086                              
    170    004086                              //call  #InitLEA_Timer24
                                
    171    004086 B012D251                     call    #LEA_init__
    172    00408A B012F451                     call    #init_DATA_for_LEA
    173    00408E                              
    174    00408E 3D401400                             mov     #20, R13        
         // delay 20 [mS] for power meassure
    175    004092 B0129A45                             call    #McuWait_mS     
         // delay N=R13 [mS] 
    176    004096 B2D02000901C                 bis     #StartWorking_B,
  &Status01      // start....
    177    00409C              //==============================================
                               ================================
    178    00409C              //           ***** main program *****
    179    00409C              //==============================================
                               ================================
    180    00409C              main                                    // main
                                program (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2)
                                
    181    00409C B2402C5A5C01                 mov     #WDT_ARST_1000,&WDTCTL 
  // reset WDT ACLK if RTC - 1000mS
    182    0040A2                              //mov   #WDTPW|WDTIS__8192|WDTSS
                               EL__VLOCLK|WDTCNTCL, &WDTCTL    // reset WDT
                                VLOCLK  ~ 1000mS
    183    0040A2 B0120654                     call    #ServiceUELEC
    184    0040A6 B0126849                     call    #ServiceUart           
  // Service Uart
    185    0040AA B012E456                     call    #ServiceCommand        
  // Service COMMAND
    186    0040AE B0121441                     call    #Update1sec            
  // Update 1 sec.
    187    0040B2                      //      bit     #PD_Mode_B             
                                // Power Save mode..
    188    0040B2                      //      jnz     main
    189    0040B2                              
    190    0040B2 B012C662                     call    #ServiceSCRIPT         
  // Script...
    191    0040B6 B0123641                     call    #Update1min            
  // Update 1 min.
    192    0040BA B012FA40                     call    #Update025sec          
  // Update 0.25 sec.
    193    0040BE 92B3D003                     bit     #BIT0, &TB0R           
  // TB0 runing all time clk 24mhz
    194    0040C2 9262E81CE81C                 rlc     &RndNum
    195    0040C8 E93F                         jmp     main
    196    0040CA              //==============================================
                               ================================
    197    0040CA              //==============================================
                               ================================
    198    0040CA              _RST_All                
    199    0040CA                      // дать всем команду COM_ResetMaster,
                                потом себе!!!  
    200    0040CA              _RST_Master
    201    0040CA              /*              clr     &TB0CTL
    202    0040CA                              clr     &TA0CTL
    203    0040CA                              clr     &TA1CTL
    204    0040CA                              clr     &TA2CTL
    205    0040CA                              clr     &TA3CTL
    206    0040CA                              clr     &TA4CTL
    207    0040CA              */              
    208    0040CA F240A5002101                 mov.b   #PMMPW_H, &PMMCTL0_H
    209    0040D0 F2D22001                     bis.b   #PMMSWPOR, &PMMCTL0_L  
  // POR reset
    210    0040D4                      //      bis.b   #PMMSWBOR, &PMMCTL0_L  
                                // BOR reset
    211    0040D4                      //      jmp     $                      
                                // WDT reset
    212    0040D4 3041                         ret
    213    0040D6              //--------------                
    214    0040D6              RESET_TST       // test Tupe RESET vector
    215    0040D6 1C429E01                     mov     &SYSRSTIV, R12
    216    0040DA 2C92                         cmp     #0x04, R12             
  // RST vector?
    217    0040DC 0B24                         jeq     _RES_ok
    218    0040DE 3C901400                     cmp     #0x14, R12             
  // POR vector?
    219    0040E2 0824                         jeq     _POR_ok
    220    0040E4 824C0A00                     mov     R12, &TINYRAM_START+0  
                                                             // TINYRAM_LENGTH
                                                             = 22byte
    221    0040E8 F240A5002101                 mov.b   #PMMPW_H, &PMMCTL0_H
    222    0040EE F2D22001                     bis.b   #PMMSWPOR, &PMMCTL0_L  
  // POR reset
    223    0040F2 3041                         ret
    224    0040F4              _RES_ok         
    225    0040F4              _POR_ok         
    226    0040F4 92530C00                     inc     &TINYRAM_START+2       
                                                        // cnt RESET
    227    0040F8 3041                         ret
    228    0040FA              //==============================================
                               ================================
    229    0040FA              Update025sec
    230    0040FA B2B2901C                     bit     #_025sec_B, &Status01
    231    0040FE 2024                         jz      Ex_1xxx
    232    004100 B2C2901C                     bic     #_025sec_B, &Status01
    233    004104                              
    234    004104 B0126A61                     call    #AD7124_RD_ALL  //  -->
                                                                        to DATA
                                                                        Ch
    235    004108                              
    236    004108                              // измерение глубины!
    237    004108 B2D00010F81C                 bis     #RefreshScript_B,
  &StatusAPP
    238    00410E B0124659                     call    #Main_STM       //
                                                                        темпера
                                                                       тура,
                                                                        давлени
                                                                       е
    239    004112 3041                         ret
    240    004114              //===========================================  
                                
    241    004114              Update1sec 
    242    004114 92B3901C                     bit     #_1sec_B, &Status01
    243    004118 1324                         jz      Ex_1xxx
    244    00411A 92C3901C                     bic     #_1sec_B, &Status01
    245    00411E              
    246    00411E              //.............
    247    00411E B0124241                     call    #ServiceSW
    248    004122 B012E059                     call    #ServiceBattery        
  // Service Battery
    249    004126 B012C259                     call    #ServicePowerSave      
  // Service PS
    250    00412A              //.............
    251    00412A 8293BE1C                     cmp     #st_DSP_stop, &STM_DSP 
                                                                      // state
                                                                      Stop?
    252    00412E 0220                         jne     _ex_mdp                 
         // no
    253    004130 B012065A                     call    #Set_UELEC_MODE        
  // app_MODE --> D_STATUS 
    254    004134              _ex_mdp
    255    004134              //.............
    256    004134              _ex_1s  
    257    004134 3041                         ret
    258    004136              //===========================================  
                                
    259    004136              Update1min
    260    004136 A2B3901C                     bit     #_1min_B, &Status01
    261    00413A 0224                         jz      Ex_1xxx
    262    00413C A2C3901C                     bic     #_1min_B, &Status01
    263    004140              //.............
    264    004140              /*              inc     &TimerPowOFF
    265    004140                              cmp     &C_TIME_POWER_OFF,
                                &TimerPowOFF
    266    004140                              jlo     _ex_pow_off
    267    004140                              cmp     #1290, &D_POW          
                                // Vbat > 12.9V ?
    268    004140                              jhs     _ex_pow_off            
                                // No Save mode if Vbat>12.9V
    269    004140                              bis     #PD_Req_B              
                                // Power Save request..
    270    004140              _ex_pow_off */          
    271    004140              //.............
    272    004140 3041         Ex_1xxx         ret
    273    004142              
    274    004142              //==============================================
                               ================================
    275    004142              ServiceSW
    276    004142              
    277    004142              //--------------                
    278    004142              _get_COM  // get status COM
    279    004142 F2B22102             bit.b   #INVALID_RS_B
    280    004146 072C                 jc      _com_clr
    281    004148 B2D00001F81C         bis     #INVALID_COM_B, &StatusAPP     
  
    282    00414E B2D000012C1D         bis     #INVAL_COM_B, &D_STATUS
                                                              
    283    004154 063C                 jmp     _ex_com
    284    004156              _com_clr        
    285    004156 B2C00001F81C         bic     #INVALID_COM_B, &StatusAPP
    286    00415C B2C000012C1D         bic     #INVAL_COM_B, &D_STATUS
    287    004162              _ex_com 
    288    004162              //--------------                
    289    004162              _get_SW  // get status SW
    290    004162 E2B20102             bit.b   #SW_B
    291    004166 042C                 jc      _sw_clr
    292    004168 B2D040002C1D         bis     #SW_DOWN_B, &D_STATUS  
                                                            
    293    00416E 033C                 jmp     _ex_sw
    294    004170              _sw_clr 
    295    004170 B2C040002C1D         bic     #SW_DOWN_B, &D_STATUS
    296    004176              _ex_sw  
    297    004176              //--------------                
    298    004176              //--------------                
    299    004176              //--------------                
    300    004176 3041                 ret
    301    004178              //==============================================
                               ================================
    302    004178              //==============================================
                               ================================
    303    004178              Pause_SLOT_I2C    // clr RTCIE, wait Rdy 
                                i2c
    304    004178                      //      bic     #RTCIE, &RTCCTL        
                                // clr RTC IE
    305    004178 30406E50                     br      #wait_RDY_I2C          
  // ... wait I2C Ready
    306    00417C              //--------------                
    307    00417C              Protect_I2C_call  // call function in protect
                                SLOT...           
    308    00417C B0127841                     call    #Pause_SLOT_I2C        
  // clr RTCIE, wait Rdy  i2c
    309    004180 8C12                         call    R12
    310    004182              Proceed_SLOT_I2C  // wait Rdy  i2c, set RTCIE   
                                       
    311    004182 B0126E50                     call    #wait_RDY_I2C          
  // ... wait I2C Ready
    312    004186                      //      bis     #RTCIE, &RTCCTL        
                                // set RTC IE
    313    004186 3041                         ret
    314    004188              //==============================================
                               ================================
    315    004188              //==============================================
                               ================================
    316    004188              #define         PAGE_MASK  0x0F  // page
                                mask
    317    004188              #define         MAX_PAGE   1     // n page =
                                MAX_PAGE
    318    004188              //#define       MAX_LINE   4     // n line =
                                MAX_LINE
    319    004188 01010701     _tab_n_line     DB      1,1,7,1   // line in
                                                         current page
    320    00418C              
    321    00418C              //==============
    322    00418C              TEST_PAGE
    323    00418C F2F00F001F1D                 and.b   #PAGE_MASK, &app_Menu_Pa
 ge
    324    004192 5E43                         mov.b   #MAX_PAGE, R14
    325    004194 C29E1F1D                     cmp.b   R14, &app_Menu_Page
    326    004198 0338                         jl     _np_min
    327    00419A C2431F1D                     mov.b   #0, &app_Menu_Page
    328    00419E 063C                         jmp     _ex_np
    329    0041A0              _np_min
    330    0041A0 C2931F1D                     cmp.b   #0, &app_Menu_Page
    331    0041A4 0334                         jge     _ex_np
    332    0041A6 5E83                         dec.b   R14
    333    0041A8 C24E1F1D                     mov.b   R14, &app_Menu_Page
    334    0041AC 3041         _ex_np          ret
    335    0041AE              //==============
    336    0041AE              TEST_LINE
    337    0041AE 5E421F1D                     mov.b   &app_Menu_Page,
                                                                        R14
    338    0041B2 5E4E8841                     mov.b   _tab_n_line(R14),
                                                                    R14
    339    0041B6 C29E1E1D                     cmp.b   R14, &app_Menu_Line
    340    0041BA 0338                         jl     _nl_min
    341    0041BC C2431E1D                     mov.b   #0, &app_Menu_Line
    342    0041C0 063C                         jmp     _ex_nl
    343    0041C2              _nl_min
    344    0041C2 C2931E1D                     cmp.b   #0, &app_Menu_Line
    345    0041C6 0334                         jge     _ex_nl
    346    0041C8 1E83                         dec     R14
    347    0041CA C24E1E1D                     mov.b   R14, &app_Menu_Line
    348    0041CE 3041         _ex_nl          ret
    349    0041D0              //==============
    350    0041D0              TEST_b_Min_Max  // R12- ptr value, R13-min,
                                R14max
    351    0041D0 6D9C                         cmp.b   @R12, R13
    352    0041D2 0338                         jl     _tl_min
    353    0041D4 CC4D0000                     mov.b   R13, 0(R12)
    354    0041D8 3041                         ret
    355    0041DA              _tl_min
    356    0041DA 6E9C                         cmp.b   @R12, R14
    357    0041DC F837                         jge     _ex_nl
    358    0041DE CC4E0000                     mov.b   R14, 0(R12)
    359    0041E2 3041                         ret
    360    0041E4              //==============================================
                               ================================
    361    0041E4              InitSPI:
    362    0041E4 92D38006                     bis   #UCSWRST,&UCB1CTLW0       
         // **Initialize USCI state machine**
    363    0041E8 B24081698006                 mov   #UCCKPL+UCMSB+UCMST+UCSYNC
 +UCSWRST+UCSSEL_2,&UCB1CTLW0 // 3-pin, 8-bit SPI mstr, MSB 1st
    364    0041EE B24005008606                 mov   #(SMCLK_f/3000000+1),
                                                                &UCB1BRW    //
                                                                3mhz
    365    0041F4 92C38006                     bic   #UCSWRST,&UCB1CTLW0       
         // **Initialize USCI state machine**
    366    0041F8                         //     bis.b #SIMO|SOMI|SCLK, &P5SEL0
                                       // P5
    367    0041F8                              
    368    0041F8 B2408129C006                 mov   #UCMSB+UCMST+UCSYNC+UCSWRS
 T+UCSSEL_2,&UCB2CTLW0 // 3-pin, 8-bit SPI mstr, MSB 1st
    369    0041FE B2407800C606                 mov   #(SMCLK_f/100000),
                                                                &UCB2BRW      
                                                                // 100khz
    370    004204 92C3C006                     bic   #UCSWRST,&UCB2CTLW0       
         // **Initialize USCI state machine** 
    371    004208                        //      bis.b #B2SIMO|B2SOMI|B2CLK,
                                &P7SEL0   // P7
    372    004208 3041                         ret
    373    00420A              //----------------------------------------------
                               ---------------------------------
    374    00420A              //----------------------------------------------
                               ---------------------------------
    375    00420A              InitPort:
    376    00420A C2431602                     mov.b   #0, &P1SELC             
                 ; P1
    377    00420E F24018000202                 mov.b   #CS_nn|RES_nn, &P1OUT   
                 ; P1
    378    004214 C2430602                     mov.b   #0, &P1REN              
                 ; P1
    379    004218 F2403B000402                 mov.b   #AEN|WP|RES_nn|CS_nn|TP1
 3, &P1DIR       ; P1
    380    00421E              
    381    00421E F24063000D02                 mov.b   #TxD|RxD|TxD1|RxD1,
  &P2SEL1             ; P2
    382    004224 C2430302                     mov.b   #0, &P2OUT              
                 ; P2
    383    004228 C2430702                     mov.b   #0, &P2REN              
                 ; P2
    384    00422C F24098000502                 mov.b   #LED1|LED2|RE1, &P2DIR  
                 ; P2
    385    004232                              
    386    004232 F240F0002202                 mov.b   #DR1|DR2|DR3|DR4, &P3OUT
                 ; P3
    387    004238 C2432A02                     mov.b   #0, &P3SEL0             
                 ; P3
    388    00423C F240F0002402                 mov.b   #DR1|DR2|DR3|DR4, &P3DIR
                 ; P3
    389    004242              
    390    004242 C2433702                     mov.b   #0, &P4SELC             
                 ; P4
    391    004246 F24010002302                 mov.b   #SYNC, &P4OUT           
                 ; P4
    392    00424C F240B7002502                 mov.b   #FO_ON|FO_OFF|EN_RS|SYNC
 |NC_45|NC_47, &P4DIR ; P4
    393    004252              
    394    004252 F24007004A02                 mov.b   #SIMO|SOMI|SCLK, &P5SEL0
                 ; P5
    395    004258 C2434C02                     mov.b   #0, &P5SEL1             
                 ; P5
    396    00425C F2424202                     mov.b   #CS, &P5OUT             
                 ; P5
    397    004260 F2424402                     mov.b   #CS, &P5DIR             
                 ; P5
    398    004264              
    399    004264 F24007006A02                 mov.b   #B2SIMO|B2SOMI|B2CLK,
  &P7SEL0           ; P7
    400    00426A F24018006202                 mov.b   #CS_n|RES_n, &P7OUT     
                 ; P7
    401    004270 F24018006402                 mov.b   #CS_n|RES_n, &P7DIR     
                 ; P7
    402    004276              
    403    004276 C2437702                     mov.b   #0, &P8SELC             
                 ; P8
    404    00427A C2436302                     mov.b   #0, &P8OUT              
                 ; P8
    405    00427E D2436502                     mov.b   #STB, &P8DIR            
                 ; P8
    406    004282              
    407    004282              
    408    004282 F24050002A03                 mov.b   #LFXIN|HFXIN, &PJSEL0_L 
                 ; PJ 
    409    004288 C2432203                     mov.b   #0, &PJOUT_L            
                 ; PJ
    410    00428C F2400F002403                 mov.b   #NC_J0|NC_J1|NC_J2|NC_J3
 , &PJDIR_L      ; PJ
    411    004292              
    412    004292 90C39CBE                     bic.w   #LOCKLPM5,PM5CTL0
    413    004296 3041                         ret
    414    004298              //----------------------
    415    004298              RS232_ON
    416    004298 D2D32302                     bis.b   #FO_ON, &P4OUT
    417    00429C E2D32302                     bis.b   #FO_OFF, &P4OUT
    418    0042A0 E2C22302                     bic.b   #EN_RS, &P4OUT
    419    0042A4 3041                         ret
    420    0042A6              RS232_OFF
    421    0042A6 D2C32302                     bic.b   #FO_ON, &P4OUT
    422    0042AA E2C32302                     bic.b   #FO_OFF, &P4OUT
    423    0042AE 3041                         ret
    424    0042B0              //--------------                
    425    0042B0              INP_AMP_ON
    426    0042B0 3041                         ret
    427    0042B2              //----------------------------------------------
                               ---------------------------------
    428    0042B2              //----------------------------------------------
                               ---------------------------------
    429    F42400              MCLK_f  = 16000000              
    430    B71B00              SMCLK_f = 12000000      
    431    008000              ACLK_f  = 32768 
    432    0042B2              
    433    0042B2              InitOscilator:  //CSCTL0_H = CSKEY_H
    434    0042B2              
    435    0042B2              #if MCLK_f == 21000000  
    437    0042B2              #endif          
    438    0042B2              #if MCLK_f == 16000000  
    439    0042B2 B24010A54001         mov     #FWPW+NWAITS_1, &FRCTL0 // 1ws  
                                                                        
    440    0042B8              #endif          
    441    0042B8 F240A5006101                 mov.b   #CSKEY_H, &CSCTL0_H    
  // unlock
    442    0042BE B24033006601                 mov     #0x0033, &CSCTL3       
  // div = 8, errata CS12
    443    0042C4              #if MCLK_f == 21000000  
    445    0042C4              #endif          
    446    0042C4              #if MCLK_f == 16000000
    447    0042C4 B24048006201                 mov     #0x0048, &CSCTL1       
  // 16mhz
    448    0042CA              #endif          
    449    0042CA                              
    450    0042CA              #ifdef  __ACLK_LFMODCLK__
    451    0042CA B24053026401                 mov     #0x0253, &CSCTL2       
  // ACLK=LFMODCLK  
    452    0042D0              #else
    454    0042D0              #endif
    455    0042D0 B240C8CC6801                 mov     #0xCCC8, &CSCTL4       
  // (0xCDC9)0xCCC8
    456    0042D6 B240C5006A01                 mov     #0x00C5, &CSCTL5
    457    0042DC B2400F006C01                 mov     #0x000F, &CSCTL6       
  // + MODCLK
    458    0042E2                              
    459    0042E2 3C401027                     mov     #(10000),R12
    460    0042E6 B012A845                     call    #halMcuWaitUs          
  // errata CS12
    461    0042EA              #if SMCLK_f == 24000000 
    463    0042EA              #endif          
    464    0042EA              #if SMCLK_f == 12000000 
    465    0042EA B24010006601                 mov     #0x0010, &CSCTL3       
  // div = 2  24mhz/2=12mhz!!!!
    466    0042F0              #endif          
    467    0042F0                              
    468    0042F0                                      // Loop until XT1,XT2 &
                                DCO stabilizes
    469    0042F0 B2C003006A01 do_while3       bic     #LFXTOFFG|HFXTOFFG,
  &CSCTL5     // Clear XT2,XT1 fault flags
    470    0042F6 A2C30201                     bic     #OFIFG, &SFRIFG1       
  // Clear fault flags
    471    0042FA A2B30201                     bit     #OFIFG, &SFRIFG1       
  // Test oscillator fault flag
    472    0042FE F82F                         jc      do_while3
    473    004300                              
    474    004300 C2436101                     mov.b   #0, &CSCTL0_H          
  // Write incorrect key to lock
    475    004304 3041                         ret
    476    004306              //==============================================
                               ================================
    477    004306              //           ***** Init Timer A *****
    478    004306              //==============================================
                               ================================
    479    004306              InitTimerA0:                                   
                                // System Timer
    480    008000              TACLK_f = ACLK_f
    481    004306 B24020014003                 mov     #TASSEL_1+MC_2, &TA0CTL 
         // ACLK
    482    00430C 3041                         ret
    483    00430E              //==============================================
                               ================================
    484    00430E              //----------------------------------------------
                               ---------------------------------
    485    00430E              //           ***** Init Memory *****
    486    00430E              //----------------------------------------------
                               ---------------------------------
    487    00430E              InitMemory:
    488    00430E              //---------------
    489    00430E              //---------------               
    490    00430E              ClrBlock_Settings:
    491    00430E 3C401A1D                     mov     #Block_Settings,
                                                                         R12
    492    004312 3D400500                     mov     #SizeBlock_Settings/2,
  R13
    493    004316 B0129043                     call    #LoopClrData           
  // clr @R12, N=R13
    494    00431A              //---------------               
    495    00431A              ClrBlock_Data:
    496    00431A 3C40241D                     mov     #Block_Data, R12
    497    00431E 3D402600                     mov     #SizeBlock_Data/2,
                                                                        R13
    498    004322 B0129043                     call    #LoopClrData           
  // clr @R12, N=R13
    499    004326                PresetTime:
    500    004326 F2400700281D                 mov.b   #7, &D_DATE            
  // set 00:00:00 07-05-2021 пятница - 5
    501    00432C F2400500291D                 mov.b   #5, &D_MONTH
    502    004332 F24015002A1D                 mov.b   #21, &D_YEAR
    503    004338 F24085002B1D                 mov.b   #ErrorRTC_B+5,
                                                                    &D_DAY
    504    00433E              //---------------       
    505    00433E              ClrBlock_Status:
    506    00433E 3C40F61C                     mov     #Block_Status,
                                                                       R12
    507    004342 3D401200                     mov     #SizeBlock_Status/2,
                                                                          R13
    508    004346 B0129043                     call    #LoopClrData           
  // clr @R12, N=R13
    509    00434A              //---------------       
    510    00434A              ClrDataMemory:
    511    00434A 3C40001C                     mov     #RAM_START, R12
    512    00434E 3D40FC07                     mov     #(RAM_LENGTH-8)/2,
  R13
    513    004352 B0129043                     call    #LoopClrData           
  // clr @R12, N=R13
    514    004356              //---------------       
    515    004356              ClrLeaMemory:
    516    004356 3C40002C                     mov     #LEARAM_START,
  R12
    517    00435A 3D400008                     mov     #(LEARAM_LENGTH)/2,
  R13
    518    00435E B0129043                     call    #LoopClrData           
  // clr @R12, N=R13
    519    004362              //---------------
    520    004362              InitAppXX
    521    004362 B0123A54                     call    #init_FunctionRAM      
  // init func in RAM
    522    004366 8243BE1C                     mov     #st_DSP_stop, &STM_DSP
    523    00436A                              
    524    00436A              InitParams
    525    00436A 92420A00101D                 mov     &TINYRAM_START+0,
  &st_EvtReset  // tiny RAM event RESET
    526    004370 92420C000E1D                 mov     &TINYRAM_START+2,
  &st_CntReset  // tiny RAM cnt RESET
    527    004376                              
    528    004376 92420A181C1D                 mov     &C_FLAGS_APP, &app_MODE 
                                                                             //
                                                                      ????
    529    00437C 92420A182C1D                 mov     &C_FLAGS_APP, &D_STATUS
    530    004382              Clr_Ph_min_max          
    531    004382 B240B400041D                 mov     #180, &st_Phase_min
    532    004388 B2404CFF061D                 mov     #-180, &st_Phase_max
    533    00438E 3041                         ret
    534    004390              //================
    535    004390              LoopClrData:                                   
                                // write R14=0x0000 @R12, N=R13                
                                
    536    004390 0E43                         clr     R14
    537    004392                     LoopClr: 
    538    004392 8C4E0000                     mov     R14, 0(R12)
    539    004396 2C53                         incd    R12
    540    004398 1D83                         dec     R13
    541    00439A FB23                         jnz     LoopClr
    542    00439C 3041                         ret
    543    00439E              //==============================================
                               ================================
    544    00439E              //==============================================
                               ================================
    545    00439E              //==============================================
                               ================================
    546    00439E              #define Rxx4    R4
    547    00439E              #define Rxx5    R5
    548    00439E              //==============================================
                               ================================
    549    00439E              //==============================================
                               ================================
    550    00439E              InitRTC         // Init RTC module 
    551    00439E F240A500A104                 mov.b   #RTCKEY_H, &RTCCTL0_H  
  // Write correct key to unlock RTC_C
    552    0043A4 F2D05000A004                 bis.b   #RTCTEVIE + RTCRDYIE,
  &RTCCTL0_L 
    553    0043AA B2D06000A204                 bis     #RTCHOLD + RTCMODE,
  &RTCCTL13   // RTC enable, RTC hold
    554    0043B0 92420C18A404                 mov     &C_PPM, &RTCOCAL       
                                                                // LSB
                                                                correction
                                                                approximately
                                                                -240 ppm
                                                                (RTCCALS = 1)
                                                                or a +240 ppm
                                                                (RTCCALS = 0)
                                                                adjustment     
                                                                     
    555    0043B6                              
    556    0043B6 B2401238A804                 mov     #RT0PSIE|RT0IP_4|RT0PSDI
 V_7|RT1SSEL_0, &RTCPS0CTL       // 1024 Hz, Prescale Timer 0 Control Register
    557    0043BC B24006B0AA04                 mov     #RT1PSIE|RT1IP_1|RT1PSDI
 V_6|RT1SSEL_2, &RTCPS1CTL       // 32 Hz, Prescale Timer 1 Control Register
    558    0043C2              
    559    0043C2 B2402120B604                 mov.w   #0x2021,&RTCYEAR       
  ; Year = 0x2021
    560    0043C8 F2400500B504                 mov.b   #0x05,&RTCMON          
  ; Month = 0x05 = May
    561    0043CE F2400700B404                 mov.b   #0x07,&RTCDAY          
  ; Day = 0x07 
    562    0043D4 F2400500B304                 mov.b   #0x05,&RTCDOW          
  ; Day of week = 0x05 = Monday
    563    0043DA C243B204                     mov.b   #0x00,&RTCHOUR         
  ; Hour = 0x00
    564    0043DE C243B104                     mov.b   #0x00,&RTCMIN          
  ; Minute = 0x00
    565    0043E2 C243B004                     mov.b   #0x00,&RTCSEC          
  ; Seconds = 0x00
    566    0043E6              
    567    0043E6 B2402002BA04                 mov.w   #0x220,&RTCADOWDAY     
  ; RTC Day of week alarm = 0x2
    568    0043EC B2402310B804                 mov.w   #0x1023,&RTCAMINHR     
  ; RTC Alarm
    569    0043F2              
    570    0043F2 B2C04000A204                 bic     #RTCHOLD, &RTCCTL13    
  ; Start RTC calendar mode
    571    0043F8 C243A104                     MOV.B   #00h, &RTCCTL0_H        
         // Write incorrect key to lock RTC_C
    572    0043FC 3041                         ret
    573    0043FE              //==============================================
                               ================================
    574    0043FE              RTC_C_VEC       //   RTC Interrupt Handler
    575    0043FE              //==============================================
                               ================================
    576    0043FE 1052AE04                 add     &RTCIV,PC
    577    004402 0013                     RETI                            ; No
  interrupts
    578    004404 063C                     jmp     RTCOFIFG_HND            ;
  Vector 2: RTCOFIFG 2
    579    004406 063C                     jmp     RTCRDYIFG_HND           ;
  RTCRDYIFG
    580    004408 5C3C                     jmp     RTCEVIFG_HND            ;
  RTCEVIFG
    581    00440A 5C3C                     jmp     RTCAIFG_HND             ;
  RTCAIFG
    582    00440C 5C3C                     jmp     RT0PSIFG_HND            ;
  RT0PSIFG
    583    00440E 6B3C                     jmp     RT1PSIFG_HND            ;
  RT1PSIFG
    584    004410 0013                     RETI                            ;
  Reserved
    585    004412              //==========================================    
                                       
    586    004412              RTCOFIFG_HND
    587    004412              //==========================================    
                                       
    588    004412              
    589    004412 0013                         RETI
    590    004414              //==========================================    
                                       
    591    004414              RTCRDYIFG_HND   // Interrupts every second
    592    004414              //==========================================   
                                
    593    004414                clock_:
    594    004414 B2B00002901C                 bit     #PD_Mode_B             
  // Power Save mode..
    595    00441A 0320                         jnz     _1_sec_
    596    00441C B2400A00961C                 mov     #10, &TimerLED1         
         // [mS]
    597    004422              _1_sec_ 
    598    004422 92D3901C                     bis     #_1sec_B, &Status01     
         // set per 1 sec.
    599    004426 D253251D                     inc.b   &D_SEC                  
         // sec
    600    00442A F2903C00251D                 cmp.b   #60, &D_SEC
    601    004430 4128                         jlo     ClockEnd
    602    004432 C243251D                     clr.b   &D_SEC
    603    004436                      
    604    004436 A2D3901C                     bis     #_1min_B, &Status01     
         // set per 1 min.
    605    00443A D253261D                     inc.b   &D_MIN                  
         // min
    606    00443E F2903C00261D                 cmp.b   #60, &D_MIN
    607    004444 3728                         jlo     ClockEnd
    608    004446 C243261D                     clr.b   &D_MIN
    609    00444A              
    610    00444A A2D2901C                     bis     #_1hour_B, &Status01    
          // set per 1 hour.
    611    00444E D253271D                     inc.b   &D_HR                   
         // hour
    612    004452 F2901800271D                 cmp.b   #24, &D_HR
    613    004458 2D28                         jlo     ClockEnd
    614    00445A C243271D                     clr.b   &D_HR
    615    00445E                      
    616    00445E 0412                         push    Rxx4
                                               push    Rxx4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",616 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid
                                warning.
    617    004460                              
    618    004460 D253281D                     inc.b   &D_DATE
    619    004464 D2532B1D                     inc.b   &D_DAY
    620    004468 54422B1D                     mov.b  &D_DAY, Rxx4
    621    00446C 74C0C000                     bic.b   #ErrorRTC_B+DayLightRTC_
                                                                   B,
                                                                    Rxx4
    622    004470 74900700                     cmp.b   #7, Rxx4
    623    004474 0320                         jne     dayOk
    624    004476 F2F0C0002B1D                 and.b   #ErrorRTC_B+DayLightRTC_
                                                                   B,
                                                                    &D_DAY
    625    00447C                      dayOk:
    626    00447C 5442291D                     mov.b   &D_MONTH, Rxx4         
                                                                  ; Rxx4 =
                                                                  &D_MONTH
    627    004480 6493                         cmp.b   #2, Rxx4               
  ; month '02' == FEB
    628    004482 0820                         jne     noLeap
    629    004484 F2901D00281D                 cmp.b   #29, &D_DATE           
  ; date '29' == FEB
    630    00448A 0420                         jne     noLeap
    631    00448C F2B003002A1D                 bit.b   #0x03, &D_YEAR         
  ; if leap year
    632    004492 0F24                         jz      ClockEnd_ret
    633    004494                      noLeap:
    634    004494 D492281DB544                 cmp.b   &D_DATE, Tab_daysInMonth
                                                                -1(Rxx4)
    635    00449A 0B2C                         jhs     ClockEnd_ret   
                                                                        
    636    00449C                      date_1: 
    637    00449C D243281D                     mov.b   #1, &D_DATE
    638    0044A0              
    639    0044A0 5453                         inc.b   Rxx4                   
  ; Rxx4 = &D_MONTH
    640    0044A2 74900D00                     cmp.b   #13, Rxx4              
  ; Rxx4 = &D_MONTH
    641    0044A6 0328                         jlo     Cl_End
    642    0044A8 5443                         mov.b   #1, Rxx4               
  ; Rxx4 = &D_MONTH
    643    0044AA D2532A1D                     inc.b   &D_YEAR
    644    0044AE                      Cl_End: 
    645    0044AE C244291D                     mov.b   Rxx4, &D_MONTH
    646    0044B2                ClockEnd_ret:
    647    0044B2 3441                         pop     Rxx4
    648    0044B4                ClockEnd:
    649    0044B4 0013                         RETI
    650    0044B6 1F1C1F1E1F1E*Tab_daysInMonth DC8     31, 28, 31, 30, 31, 30,
                                                         31, 31, 30, 31, 30,
                                                         31
    651    0044C2              //==========================================    
                                       
    652    0044C2              RTCEVIFG_HND    // Interrupts every minute
    653    0044C2              //==========================================   
                                
    654    0044C2              /*
    655    0044C2                              push    Rxx4
    656    0044C2                              bis     #_1min_B, &Status01     
                                       // set per 1 min.
    657    0044C2              
    658    0044C2                              mov.b   &D_MIN, Rxx4
    659    0044C2                              tst.b   Rxx4                    
                                       // test 0, 10, 20, 30, 40, 50 sec
    660    0044C2                              jz      S10m
    661    0044C2                              cmp.b   #10, Rxx4
    662    0044C2                              jeq     S10m
    663    0044C2                              cmp.b   #20, Rxx4
    664    0044C2                              jeq     S10m
    665    0044C2                              cmp.b   #30, Rxx4
    666    0044C2                              jeq     S10m
    667    0044C2                              cmp.b   #40, Rxx4
    668    0044C2                              jeq     S10m
    669    0044C2                              cmp.b   #50, Rxx4
    670    0044C2                              jne     incm
    671    0044C2                       S10m:
    672    0044C2                              bis     #_10min_B, &Status01    
                                       // set per 10 min
    673    0044C2                              bis     #StatusINV10m_B,
                                &msg_StatusXX  // old status for one request
                                message
    674    0044C2                       incm:
    675    0044C2                              pop     Rxx4
    676    0044C2              */              
    677    0044C2 0013                         RETI
    678    0044C4              //==========================================    
                                       
    679    0044C4              RTCAIFG_HND     // Intrrupt calibration
                                frequency               
    680    0044C4              //==========================================    
                                       
    681    0044C4 0013                         RETI
    682    0044C6              //==========================================    
                                       
    683    0044C6              RT0PSIFG_HND    // Interrupts 1024 Hz
    684    0044C6              //==========================================    
                                       
    685    0044C6                      // ******************
    686    0044C6                      // ***** TIMERS *****
    687    0044C6 8293941C                     tst     &TimerUSER_mS
    688    0044CA 0224                         jz      TstTMR_X1
    689    0044CC 9283941C                     dec     &TimerUSER_mS          
  // Timer USER decrement 1mS
    690    0044D0                  TstTMR_X1:
    691    0044D0              /*              tst     &TimerBUZ
    692    0044D0                              jz      TstTMR_X2
    693    0044D0                              dec     &TimerBUZ              
                                // TimerBUZ decrement 1mS
    694    0044D0                              xor.b   #BUZ_B                 
                                // BUZ ON!
    695    0044D0                              jnz     TstTMR_X2
    696    0044D0                              bic.b   #BUZ_B                 
                                // LED OFF!
    697    0044D0                  TstTMR_X2:*/
    698    0044D0                  TstTMR_X3:  
    699    0044D0 8293961C                     tst     &TimerLED1
    700    0044D4 0724                         jz      TstTMR_X4
    701    0044D6 9283961C                     dec     &TimerLED1             
  // TimerLED decrement 1mS
    702    0044DA F2D20302                     bis.b   #LED_RED_B              
         // LED ON!
    703    0044DE 0220                         jnz     TstTMR_X4
    704    0044E0 F2C20302                     bic.b   #LED_RED_B              
         // LED OFF!
    705    0044E4                  TstTMR_X4:  
    706    0044E4 0013                         RETI                            
                 
    707    0044E6              //==========================================    
                                       
    708    0044E6              RT1PSIFG_HND    // Interrupts 32 Hz
    709    0044E6              //==========================================    
                                       
    710    0044E6 0412                         push    Rxx4
                                               push    Rxx4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01.s43",710 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid
                                warning.
    711    0044E8                              
    712    0044E8 F252241D                     add.b   #8, &D_SEC_256
    713    0044EC 5442241D                     mov.b   &D_SEC_256, Rxx4
    714    0044F0 74F03800                     and.b   #0x38, Rxx4
    715    0044F4 0220                         jnz     _ex_025
    716    0044F6 B2D2901C                     bis     #_025sec_B, &Status01
    717    0044FA                              
    718    0044FA                      //      call    #StepDRV_1up    //
                                StepDRV_05up
    719    0044FA              _ex_025         
    720    0044FA B0128262                     call    #StepDRV_1dn    //
                                                                        StepDRV
                                                                       _05up
    721    0044FE 3441                         pop     Rxx4
    722    004500 0013                         RETI
    723    004502              //==============================================
                               ================================
    724    004502              //==============================================
                               ================================
    725    004502              //==============================================
                               ================================
    726    004502              //==============================================
                               ================================
    727    004502              TIMER0_A0_VEC
    728    004502 0013                         RETI
    729    004504              //======================
    730    004504              TIMER0_A1_VEC                                  
                                ; Interrupt latency
    731    004504 10526E03                     ADD     &TA0IV, PC             
                                                                ; Add offset to
                                                                Jump table3
    732    004508 0013                         RETI                           
  ; Vector 0: No interrupt
    733    00450A 063C                         JMP     TMR0A_1_HND            
  ; Vector 2: TA0CCR1
    734    00450C 063C                         JMP     TMR0A_2_HND            
  ; Vector 4: TA0CCR2
    735    00450E 0013                         RETI                           
  ; Vector 6: TA0CCR3
    736    004510 0013                         RETI                           
  ; Vector 8: TA0CCR4
    737    004512 0013                         RETI                           
  ; Vector 10: Reserved
    738    004514 0013                         RETI                           
  ; Vector 12: Reserved
    739    004516              T0AIFG_HND:                                    
                                ; Vector 14: TAIFG Flag
    740    004516 0013         _Ex_INT         RETI                           
  ; Back to main
    741    004518              //---------------------------------------
    742    004518              TMR0A_1_HND                                    
                                ; Vector 2: TACCR1 
    743    004518              #ifdef  __A1_COM__
    745    004518              #else
    746    004518 0013                         RETI                          
  
    747    00451A              #endif
    748    00451A              //---------------------------------------
    749    00451A 30400C48     TMR0A_2_HND:    br      #TMRA_UART             
  ; Vector 4: TACCR2
    750    00451E              //==============================================
                               ================================
    751    00451E              EUSCI_A1_VEC
    752    00451E              
    753    00451E              //LEA_VEC
    754    00451E              PORT8_VEC
    755    00451E              PORT7_VEC
    756    00451E              PORT6_VEC
    757    00451E              PORT5_VEC
    758    00451E              PORT4_VEC
    759    00451E              PORT3_VEC
    760    00451E              
    761    00451E              EUSCI_B3_VEC
    762    00451E              EUSCI_B2_VEC
    763    00451E              EUSCI_B1_VEC
    764    00451E              //EUSCI_B0_VEC
    765    00451E              EUSCI_A3_VEC
    766    00451E              EUSCI_A2_VEC
    767    00451E              
    768    00451E              COMP_E_VEC
    769    00451E              AES256_VEC              
    770    00451E              //RTC_C_VEC
    771    00451E              
    772    00451E              //TIMER4_A1_VEC
    773    00451E              //TIMER4_A0_VEC
    774    00451E              TIMER3_A1_VEC
    775    00451E              TIMER3_A0_VEC
    776    00451E              TIMER2_A1_VEC
    777    00451E              TIMER2_A0_VEC
    778    00451E              //TIMER1_A1_VEC
    779    00451E              //TIMER1_A0_VEC
    780    00451E              //TIMER0_B1_VEC
    781    00451E              //TIMER0_B0_VEC
    782    00451E              
    783    00451E              
    784    00451E              WDT_VEC
    785    00451E              //UNMI_VEC
    786    00451E              SYSNMI_VEC              // SYSSNIV
    787    00451E 0013                         RETI
    788    004520              //==============================================
                               ================================
    789    004520              PORT1_VEC
    790    004520 10520E02                     ADD     &P1IV,PC               
                                                              ; Add offset to
                                                              Jump table
                                                              3
    791    004524 0013                         RETI                    ; Vector
                                                                        0: No
                                                                        interru
                                                                       pt
    792    004526 0D3C                         JMP     P1_0_HND        ; Vector
                                                                        2: Port
                                                                        1 bit
                                                                        0
    793    004528 0B3C                         JMP     P1_1_HND        ; Vector
                                                                        4: Port
                                                                        1 bit
                                                                        1
    794    00452A 093C                         JMP     P1_2_HND        ; Vector
                                                                        6: Port
                                                                        1 bit
                                                                        2
    795    00452C 073C                         JMP     P1_3_HND        ; Vector
                                                                        8: Port
                                                                        1 bit
                                                                        3
    796    00452E 053C                         JMP     P1_4_HND        ; Vector
                                                                        10:
                                                                        Port 1
                                                                        bit
                                                                        4
    797    004530 033C                         JMP     P1_5_HND        ; Vector
                                                                        12:
                                                                        Port 1
                                                                        bit
                                                                        5
    798    004532 013C                         JMP     P1_6_HND        ; Vector
                                                                        14:
                                                                        Port 1
                                                                        bit
                                                                        6
    799    004534              P1_7_HND                                ; Vector
                                16: Port 1 bit 7
    800    004534 0013                         RETI                   
                                                                        
    801    004536              P1_6_HND                                ; Vector
                                14: Port 1 bit 6
    802    004536 0013                         RETI
    803    004538              P1_5_HND                                ; Vector
                                12: Port 1 bit 5
    804    004538 0013                         RETI
    805    00453A              P1_4_HND                                ; Vector
                                10: Port 1 bit 4
    806    00453A 0013                         RETI
    807    00453C              P1_3_HND                                ; Vector
                                8: Port 1 bit 3
    808    00453C 0013                         RETI
    809    00453E              P1_2_HND                                ; Vector
                                6: Port 1 bit 2
    810    00453E 0013                         RETI
    811    004540              P1_1_HND                                ; Vector
                                4: Port 1 bit 1
    812    004540 0013                         RETI
    813    004542              P1_0_HND                                ; Vector
                                2: Port 1 bit 0
    814    004542 0013                         RETI
    815    004544              //==============================================
                               ================================
    816    004544              PORT2_VEC
    817    004544 10521E02                     ADD     &P2IV,PC               
                                                              ; Add offset to
                                                              Jump table
                                                              3
    818    004548 0013                         RETI                    ; Vector
                                                                        0: No
                                                                        interru
                                                                       pt
    819    00454A 0D3C                         JMP     P2_0_HND        ; Vector
                                                                        2: Port
                                                                        2 bit
                                                                        0
    820    00454C 0B3C                         JMP     P2_1_HND        ; Vector
                                                                        4: Port
                                                                        2 bit
                                                                        1
    821    00454E 093C                         JMP     P2_2_HND        ; Vector
                                                                        6: Port
                                                                        2 bit
                                                                        2
    822    004550 073C                         JMP     P2_3_HND        ; Vector
                                                                        8: Port
                                                                        2 bit
                                                                        3
    823    004552 053C                         JMP     P2_4_HND        ; Vector
                                                                        10:
                                                                        Port 2
                                                                        bit
                                                                        4
    824    004554 033C                         JMP     P2_5_HND        ; Vector
                                                                        12:
                                                                        Port 2
                                                                        bit
                                                                        5
    825    004556 013C                         JMP     P2_6_HND        ; Vector
                                                                        14:
                                                                        Port 2
                                                                        bit
                                                                        6
    826    004558              P2_7_HND                                ; Vector
                                16: Port 2 bit 7
    827    004558 0013                         RETI
    828    00455A              P2_6_HND                                ; Vector
                                14: Port 2 bit 6
    829    00455A 0013                         RETI
    830    00455C              P2_5_HND                                ; Vector
                                12: Port 2 bit 5
    831    00455C 0013                         RETI
    832    00455E              P2_4_HND                                ; Vector
                                10: Port 2 bit 4
    833    00455E 0013                         RETI
    834    004560              P2_3_HND                                ; Vector
                                8: Port 2 bit 3
    835    004560 0013                         RETI
    836    004562              P2_2_HND                                ; Vector
                                6: Port 2 bit 2
    837    004562 0013                         RETI
    838    004564              P2_1_HND                                ; Vector
                                4: Port 2 bit 1
    839    004564 0013                         RETI
    840    004566              P2_0_HND                                ; Vector
                                2: Port 2 bit 0
    841    004566 0013                         RETI
    842    004568              //==============================================
                               ================================
    843    004568              //==============================================
                               ================================
    844    004568              ServiceAPP
    845    004568 3041                         ret
    846    00456A              //==============================================
                               ================================
    847    00456A              //==============================================
                               ================================
    848    00456A 010002000400*Hex2Bit DW      0x0001,0x0002,0x0004,0x0008,0x00
                                                10,0x0020,0x0040,0x0080
    849    00457A 000100020004*        DW      0x0100,0x0200,0x0400,0x0800,0x10
                                                00,0x2000,0x4000,0x8000
    850    00458A              //==============================================
                               ================================
    851    00458A              //==============================================
                               ================================
    852    00458A              CopyData                                // src -
                                R12, dst - R13,  length - R14
    853    00458A 0E93                         tst     R14
    854    00458C 0524                         jz      ex_cd
    855    00458E FD4C0000         loop_cd:    mov.b   @R12+, 0(R13)
    856    004592 1D53                         inc     R13
    857    004594 1E83                         dec     R14
    858    004596 FB23                         jnz     loop_cd
    859    004598 3041             ex_cd:      ret
    860    00459A              //==============================================
                               =
    861    00459A              McuWait_mS      // R13 - [mS]
    862    00459A 3C40E803                     mov     #1000, R12
    863    00459E B012A845                     call    #halMcuWaitUs
    864    0045A2 1D83                         dec     R13
    865    0045A4 FA23                         jnz     McuWait_mS
    866    0045A6 3041                         ret
    867    0045A8                              
    868    0045A8              m_fill_nop macro
    869    0045A8                      rept \1
    870    0045A8                      nop
    871    0045A8                      endr
    872    0045A8                      endm            
    873    0045A8              //==============================================
                               =       
    874    0045A8              halMcuWaitUs:   // R12 - [uS]
    875    0045A8 0C93                         tst     R12
    876    0045AA 0A24                         jz      ExWait 
    877    0045AC 1C83                         dec     R12
    878    0045AE                                      // 16mhz 
    879    0045AE              //=================                    
                                
    880    0045AE                      m_fill_nop ((MCLK_f - 8000000)/1000000) 
                                       
    880.1  0045AE                      rept ((MCLK_f - 8000000)/1000000)
    880.2  0045AE                      nop
    880.3  0045AE                      endr
    880.4  0045AE 0343                 nop
    880.5  0045BE                      endm            
    881    0045BE              //==================                   
                                
    882    0045BE              /*                      
    883    0045BE                          nop
    884    0045BE                          nop                       
                                
    885    0045BE                          nop
    886    0045BE                          nop                       
                                
    887    0045BE                          nop
    888    0045BE                          nop
    889    0045BE                          nop
    890    0045BE                          nop
    891    0045BE              #if  MCLK_f >= 20000000 // 24mhz 
    892    0045BE                          nop                        
                                
    893    0045BE                          nop
    894    0045BE                          nop
    895    0045BE                          nop                       
                                
    896    0045BE                          nop
    897    0045BE                          nop
    898    0045BE                          nop                       
                                
    899    0045BE                          nop
    900    0045BE                          nop
    901    0045BE                          nop
    902    0045BE                          nop
    903    0045BE                          nop                       
                                
    904    0045BE                          nop
    905    0045BE                          nop
    906    0045BE                          nop
    907    0045BE                          nop
    908    0045BE              #endif      
    909    0045BE              */              
    910    0045BE F43F                         jmp     halMcuWaitUs 
    911    0045C0 3041             ExWait:     ret
    912    0045C2              //==============================================
                               ================================
    913    0045C2              SetChangeMEMORY
    914    0045C2              REPAIR_TMR_AFTER_ERASE_FLASH
    915    0045C2                      /*      
    916    0045C2                              push    R11
    917    0045C2                              mov     &TA0R, R11
    918    0045C2                              add     #2, R11
    919    0045C2                              mov     R11, &TA0CCR0 
    920    0045C2                              pop     R11 
    921    0045C2              */              
    922    0045C2 3041                         ret                           
  
    923    0045C4              //==============================================
                               ================================
    924    0045C4              //==============================================
                               ================================
    925    0045C4              #include "FR_A_Utils.s43"                       
                                       ; #define controlled include file
                                
      1    0045C4              //==============================================
                               ================================
      2    0045C4              //              FR_A UTILS                      
                                                                              
                                
      3    0045C4              //==============================================
                               ================================
      4    0045C4              /*   OperateSeg:
      5    0045C4                              call    #TestVccVALID          
                                // test VCC VALID?
      6    0045C4                              cmp     #RESET_VEC, R13        
                                // Programm code write protect!!!
      7    0045C4                              jlo     OperSeg
      8    0045C4                              cmp     #END_PROGRAMM_CODE,
                                R13
      9    0045C4                              jlo     _ex_fr_wr
     10    0045C4                              cmp     #0xFE00, R13           
                                // SFB segment Interrupt Vectors (0xFE00)
     11    0045C4                      //      cmp     #SFB(INTVEC), R13      
                                // SFB start segment Interrupt Vectors
                                (0xFFE0)
     12    0045C4                              jhs     _ex_fr_wr
     13    0045C4              OperSeg
     14    0045C4                              ret
     15    0045C4              */              
     16    0045C4              //==============                
     17    0045C4              //FLASH_ERASE_SEG
     18    0045C4              FR_ERASE        // R7=0xFF -> @R8 N=R9
     19    0045C4 3743                         mov     #0xFFFF, R7            
  
     20    0045C6              FR_FILL         // R7= val fill
     21    0045C6                      //      mov     #FRWPPW, SYSCFG0
     22    0045C6 C8470000     _l_fr_er        mov.b   R7, 0(R8)
     23    0045CA 1853                         inc     R8
     24    0045CC 1983                         dec     R9
     25    0045CE FB23                         jnz     _l_fr_er
     26    0045D0 0D3C                         jmp     _ex_fr_wr
     27    0045D2              //==============                
     28    0045D2              //FLASH_WRITE_SEG
     29    0045D2              FR_WRITE        // write @R7 -> @R8 N=R9
     30    0045D2 0993                         tst     R9
     31    0045D4 0B24                         jz      _ex_fr
     32    0045D6                      //      mov     #FRWPPW, SYSCFG0
     33    0045D6 19B3                         bit     #BIT0, R9
     34    0045D8 0A20                         jnz     _l_fr_b
     35    0045DA 17B3                         bit     #BIT0, R7
     36    0045DC 0820                         jnz      _l_fr_b
     37    0045DE 18B3                         bit     #BIT0, R8
     38    0045E0 0620                         jnz      _l_fr_b
     39    0045E2 B8470000     _l_fr_w         mov     @R7+, 0(R8)
     40    0045E6 2853                         incd    R8
     41    0045E8 2983                         decd    R9
     42    0045EA FB23                         jnz     _l_fr_w
     43    0045EC              _ex_fr_wr//     mov     #FRWPPW+DFWP+PFWP,
                                SYSCFG0
     44    0045EC 3041         _ex_fr          ret
     45    0045EE                              
     46    0045EE F8470000     _l_fr_b         mov.b   @R7+, 0(R8)
     47    0045F2 1853                         inc     R8
     48    0045F4 1983                         dec     R9
     49    0045F6 FB23                         jnz     _l_fr_b
     50    0045F8 F93F                         jmp     _ex_fr_wr
     51    0045FA              //==============================================
                               ================================
     52    0045FA              //==============================================
                               ================================
     53    0045FA              Write_Seg       // write @R12 -> @R13 N=R14
     54    0045FA 0E93                         tst     R14
     55    0045FC F727                         jz      _ex_fr
     56    0045FE                      //      mov     #FRWPPW, SYSCFG0
     57    0045FE 1EB3                         bit     #BIT0, R14
     58    004600 0A20                         jnz     loopWr_SegB
     59    004602 1DB3                         bit     #BIT0, R13
     60    004604 0820                         jnz     loopWr_SegB
     61    004606 1CB3                         bit     #BIT0, R12
     62    004608 0620                         jnz     loopWr_SegB
     63    00460A              loopWr_SegW
     64    00460A BD4C0000                     mov     @R12+, 0(R13)
     65    00460E 2D53                         incd    R13
     66    004610 2E83                         decd    R14
     67    004612 FB23                         jnz     loopWr_SegW
     68    004614 EB3F                         jmp     _ex_fr_wr
     69    004616              
     70    004616              loopWr_SegB
     71    004616 FD4C0000                     mov.b   @R12+, 0(R13)
     72    00461A 1D53                         inc     R13
     73    00461C 1E83                         dec     R14
     74    00461E FB23                         jnz     loopWr_SegB
     75    004620 E53F                         jmp     _ex_fr_wr 
     76    004622              //==============================================
                               ================================
     77    004622              Erase_Seg       // Erase Segment 0xFFFF -> @R13
                                N=R14 = SizeSeg
     78    004622 0E12                         push    R14
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\FR_A_Utils.s43",78 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
     79    004624 3E40FF01                     mov     #SizeSeg-1, R14
     80    004628 0DCE                         bic     R14, R13
     81    00462A 1E53                         inc     R14
     82    00462C                      //      mov     #FRWPPW, SYSCFG0
     83    00462C              loopEr_SegW
     84    00462C BD430000                     mov     #0xFFFF, 0(R13)
     85    004630 2D53                         incd    R13
     86    004632 2E83                         decd    R14
     87    004634 FB23                         jnz     loopEr_SegW
     88    004636 3E41                         pop     R14
     89    004638 D93F                         jmp     _ex_fr_wr
     90    00463A              //==============================================
                               ================================
     91    00463A              
     92    00463A              
    926    00463A              #include "MATH_LIB_.s43"                        
                                       ; #define controlled include file
                                
      1    00463A              //************************* MATH LIB L1
                                ****************************************
      2    00463A              //==============================================
                               ================================
      3    00463A 0000         TabX    DW      0x0000
      4    00463C 010003000700*Tab2X   DW      0x0001,0x0003,0x0007,0x000F,0x00
                                                1F,0x003F,0x007F,0x00FF
      5    00464C FF01FF03FF07*        DW      0x01FF,0x03FF,0x07FF,0x0FFF,0x1F
                                                FF,0x3FFF,0x7FFF,0xFFFF
      6    00465C                      
      7    00465C 010002000400*Tab2BIT DW      0x0001,0x0002,0x0004,0x0008,0x00
                                                10,0x0020,0x0040,0x0080
      8    00466C 000100020004*        DW      0x0100,0x0200,0x0400,0x0800,0x10
                                                00,0x2000,0x4000,0x8000
      9    00467C              //==============================================
                               ================================
     10    00467C              //==============================================
                               ================================
     11    00467C               #ifdef  __MSP430_HAS_MPY__
     12    00467C              MUL16S_                                
                                //R11*R10=R8.R9 signed mul
     13    00467C 32C2                         dint
     14    00467E 0343                         nop
     15    004680 824BC204                     mov     R11, &MPYS      // Load
                                                             first operand
     16    004684 824AC804                     mov     R10, &OP2       // Load
                                                             2nd operand
     17    004688                      //      nop                     // надо
                                при косвенном обращении
     18    004688 1942CA04                     mov     &RESLO, R9
     19    00468C 1842CC04                     mov     &RESHI, R8
     20    004690 32D2                         eint
                                               eint
                               --------------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",20 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arch
                               itecture
     21    004692 3041                         ret
     22    004694               #else
     23    004694                  #ifdef  MUL_X_
     52    004694                 #endif       
     53    004694               #endif 
     54    004694              
     55    004694 0D12         MPY10   push    R13             // R12*10 =>
                                                                R12
                               MPY10   push    R13             // R12*10 =>
                     R12
                               ------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",55 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid
                                warning.
     56    004696 0C5C                 RLA     R12             ; NO, MULTIPLICA
                                                               TION WITH
                                                                10
     57    004698 0D4C                 MOV     R12,R13         ; DOUBLED
                                                                VALUE
     58    00469A 0C5C                 RLA     R12
     59    00469C 0C5C                 RLA     R12
     60    00469E 0C5D                 ADD     R13,R12         ; VALUE X
                                                                8
     61    0046A0 3D41                 pop     R13
     62    0046A2 3041                 RET
     63    0046A4                      
     64    0046A4              /*
     65    0046A4              ;***********************************************
                               *******************************
     66    0046A4              ;Подпрограмма деления 32-битного числа на
                                16-битное
     67    0046A4              ;входные данные 32-бит htX100_msw & htX100_lsw и
                                16-битная константа #06,
     68    0046A4              ; на выходе 16-битная переменная DIGIT
     69    0046A4              ; По выходу: CARRY = 0: OK, CARRY = 1: Частное >
                                16 Бит
     70    0046A4              //  R13,R12 / R14 -> R12 rem.R13
     71    0046A4              ;***********************************************
                               *******************************
     72    0046A4              #define IRBT            R11
     73    0046A4              #define htX100_lsw      R12
     74    0046A4              #define htX100_msw      R13
     75    0046A4              #define Divizor         R14
     76    0046A4              #define DIGITS          R15
     77    0046A4              DIV32                   //  R13,R12 / R14 ->
                                R12.R13
     78    0046A4                         clr.w DIGITS                ; Очистка
                                буфера для нового результата
     79    0046A4                         mov.w #17,IRBT              ;
                                Организация цикла
     80    0046A4              div1       cmp.w Divizor,htX100_msw    ;
                                Сравнить делитель со старшим словом делимого
     81    0046A4                         jlo   div2                  ; Если
                                меньше – переход на div2
     82    0046A4                         sub.w Divizor,htX100_msw    ; Вычесть
                                делитель из старшего слова
     83    0046A4              div2       rlc.w DIGITS                ;
                                Сдвинуть результат влево через бит переноса
     84    0046A4                         jc    div4                  ; Если в
                                carry “1”, то завершаем
     85    0046A4                         dec.w IRBT                  ;
                                Декремент счётчика цикла
     86    0046A4                         jz    div3                  ; Если
                                счётчик = 0 : завершение
     87    0046A4                         rla.w htX100_lsw            ; Делимое
                                X 2
     88    0046A4                         rlc.w htX100_msw           
                                ;
     89    0046A4                         jnc   div1                  ; Если в
                                carry «0» переход к div1
     90    0046A4                         sub.w Divizor,htX100_msw    ; Вычесть
                                делитель из старшего слова
     91    0046A4                         setc                        ;
                                Установить carry в «1»
     92    0046A4                         jmp   div2                  ;
                                Повтор
     93    0046A4              div3       clrc                        ;
                                Очистить  carry
     94    0046A4              div4       mov  DIGITS, R12
     95    0046A4                         ret                         ; Возврат
                                из подпрограммы
     96    0046A4                      
     97    0046A4              */
     98    0046A4              ; EXECUTION CYCLES FOR REGISTER CONTENTS
                                (without CALL):
     99    0046A4              ;DIVIDE CYCLES EXAMPLE
    100    0046A4              ;–––––––––––––––––––––––––––––––––––––––––––––––
                               ––––––––––––––––––––––––––––––––––
    101    0046A4              ; 242 0xxxxxxxxh : 00000h = 0FFFFh      C =
                                1
    102    0046A4              ; 237 03A763E02h : 05A5Ah = 0A5A5h      C =
                                0
    103    0046A4              ; 240 0FFFE0001h : 0FFFFh = 0FFFFh      C =
                                0
    104    0046A4              ;
    105    0046A4              ; USED REGISTERS IROP1, IROP2L, IRACL, IRBT,
                                IROP2M
    106    0046A4              ;
    107    0046A4              ; UNSIGNED DIVISION SUBROUTINE 32–BIT BY
                                16–BIT
    108    0046A4              ; IROP2M|IROP2L : IROP1 –> IROP2L   REMAINDER IN
                                IROP2M
    109    0046A4              ; RETURN: CARRY = 0: OK    CARRY = 1: QUOTIENT >
                                16 BITS
    110    0046A4              ;
    111    0046A4              #define IRBT            R11
    112    0046A4              #define htX100_lsw      R12
    113    0046A4              #define htX100_msw      R13
    114    0046A4              #define Divizor         R14
    115    0046A4              #define DIGITS          R15
    116    0046A4              
    117    0046A4              #define IROP2L          htX100_lsw
    118    0046A4              #define IROP2M          htX100_msw
    119    0046A4              #define IROP1           Divizor
    120    0046A4              #define IRACL           DIGITS
    121    0046A4              
    122    0046A4              DIV32                   //  R13,R12 / R14 ->
                                R12.R13
    123    0046A4 0F43         DIVIDE          CLR  IRACL      ; CLEAR
                                                                RESULT
    124    0046A6 3B401100                     MOV  #17,IRBT   ; INITIALIZE
                                                                LOOP COUNTER
    125    0046AA 0D9E         DIV1            CMP  IROP1,IROP2M
    126    0046AC 0128                         JLO  DIV2
    127    0046AE 0D8E                         SUB  IROP1,IROP2M
    128    0046B0 0F6F         DIV2            RLC  IRACL
    129    0046B2 092C                         JC   DIV4       ; Error: result
                                                                > 16 bits
    130    0046B4 1B83                         DEC  IRBT       ; Decrement loop
                                                                counter
    131    0046B6 0624                         JZ   DIV3       ; Is 0:
                                                                terminate w/o
                                                                error
    132    0046B8 0C5C                         RLA  IROP2L
    133    0046BA 0D6D                         RLC  IROP2M
    134    0046BC F62B                         JNC  DIV1
    135    0046BE 0D8E                         SUB  IROP1,IROP2M
    136    0046C0 12D3                         SETC
    137    0046C2 F63F                         JMP  DIV2
    138    0046C4 12C3         DIV3            CLRC            ; No error, C =
                                                                0
    139    0046C6 0C4F         DIV4            mov  IRACL, IROP2L
    140    0046C8 3041                         RET             ; Error
                                                                indication in
                                                                C
    141    0046CA              
    142    0046CA              ;–––––––––––––––––––––––––––––––––––––––––––––––
                               ––––––––––––––––––––––––
    143    0046CA              ; EXECUTION CYCLES FOR REGISTER CONTENTS
                                (without CALL):
    144    0046CA              ;DIVIDE CYCLES EXAMPLE
    145    0046CA              ;–––––––––––––––––––––––––––––––––––––––––––––––
                               ––––––––––––––––––––––––
    146    0046CA              ; 15  0xxxxxxxxh : 00000h = 0yyyyh      C =
                                1
    147    0046CA              ; 268 0E01C3E02h : 05A5Ah = 0A5A5h      C =
                                0
    148    0046CA              ; 258 000000001h : 0FFFFh = 0FFFFh      C =
                                0
    149    0046CA              ;
    150    0046CA              ; USED REGISTERS IROP1, IROP2L, IROP2M, IRACL,
                                IRACM
    151    0046CA              ;
    152    0046CA              ; SIGNED DIVISION SUBROUTINE 32–BIT BY
                                16–BIT
    153    0046CA              ; IROP2M|IROP2L : IROP1 –> IROP2L   REMAINDER IN
                                IROP2M
    154    0046CA              ; RETURN: CARRY = 0: OK    CARRY = 1: QUOTIENT >
                                16 BITS
    155    0046CA              ;
    156    0046CA              #define IRACM           R10
    157    0046CA              
    158    0046CA              DIVS32                   //  R13,R12 / R14 ->
                                R12.R13
    159    0046CA 0A12                         push    IRACM
                                               push    IRACM
                               --------------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",159 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    160    0046CC 0A43         _DIVS           CLR  IRACM      ; Sign of
                                                                result
    161    0046CE 0D93                         TST  IROP2M     ; Check sign of
                                                                dividend
    162    0046D0 0534                         JGE  _DIVS1
    163    0046D2 3DE3                         INV  IROP2M     ; Is neg.:
                                                                |dividend|
    164    0046D4 3CE3                         INV  IROP2L
    165    0046D6 1C53                         INC  IROP2L
    166    0046D8 0D63                         ADC  IROP2M
    167    0046DA 3AE3                         INV  IRACM      ; Invert sign of
                                                                result
    168    0046DC 0E93         _DIVS1          TST  IROP1      ; Check sign of
                                                                divisor. C
                                                                =
    169    0046DE 0C24                         JEQ  _DIVSERR   ; Divisor is 0:
                                                                error. C =
                                                                1
    170    0046E0 0334                         JGE  _DIVS2     ; Sign is neg.:
                                                                |divisor|
    171    0046E2 3EE3                         INV  IROP1      
    172    0046E4 1E53                         INC  IROP1
    173    0046E6 3AE3                         INV  IRACM      ; Invert sign of
                                                                result
    174    0046E8 B012A446     _DIVS2          CALL #DIVIDE    ; Call unsigned
                                                                division
    175    0046EC 052C                         JC   _DIVSERR   ; C = 1:
                                                                error
    176    0046EE 0A93                         TST  IRACM      ; Test sign of
                                                                result
    177    0046F0 0224                         JZ   _DIVS3
    178    0046F2 3CE3                         INV  IROP2L     ; Is neg.:
                                                                negate
                                                                result
    179    0046F4 1C53                         INC  IROP2L
    180    0046F6 12C3         _DIVS3          CLRC            ; No error
                                                                occured: C =
                                                                0
    181    0046F8 3A41         _DIVSERR        pop     IRACM
    182    0046FA 3041                         RET             ; Error: C = 1 
                                                                
    183    0046FC                              
    184    0046FC              //==============================================
                               ================================
    185    0046FC              #ifdef  __DIV64__
    190    0046FC              #define _IROP2L         R12
    191    0046FC              #define _IROP2M         R13
    192    0046FC              #define _IROP2H         R14
    193    0046FC              #define _IROP2G         R15
    194    0046FC              #define _IROP1L         R10     //Divizor
                                L
    195    0046FC              #define _IROP1M         R11     //Divizor
                                M
    196    0046FC              #define _IRACL          R8
    197    0046FC              #define _IRACM          R9
    198    0046FC              #define _IRBT           R7
    231    0046FC              #endif          
    232    0046FC              //==============================================
                               ================================
    233    0046FC                      
    234    0046FC              ;***********************************************
                               ****************************
    235    0046FC              #ifdef  PID_regulator
    237    0046FC              #define I_ERR_MAX       1000    
    239    0046FC               #ifdef  __MSP430_HAS_MPY__
    293    0046FC               #else
    294    0046FC              #define I_ERR_MAX       1000    
    350    0046FC                #endif                
    351    0046FC              #endif          
    352    0046FC              //==============================================
                               =============================================
    353    0046FC              ; The packed BCD number contained in R4 is
                                converted to a binary
    354    0046FC              ; number contained in R5
    355    0046FC              ;
    356    0046FC 2842         BCDBIN  MOV #4,R8       ; LOOP COUNTER ( 4
                                                        DIGITS )
    357    0046FE 0543                 CLR R5
    358    004700 0643                 CLR R6
    359    004702 0454         SHFT4   RLA R4          ; SHIFT LEFT DIGIT INTO
                                                        R6
    360    004704 0666                 RLC R6          ; THROUGH CARRY
    361    004706 0454                 RLA R4
    362    004708 0666                 RLC R6
    363    00470A 0454                 RLA R4
    364    00470C 0666                 RLC R6
    365    00470E 0454                 RLA R4
    366    004710 0666                 RLC R6
    367    004712 0556                 ADD R6,R5       ; XN+10XN+1
    368    004714 0643                 CLR R6
    369    004716 1883                 DEC R8          ; THROUGH ?
    370    004718 0624                 JZ _END         ; YES
    371    00471A              
    372    00471A 0555         MPYx10  RLA R5          ; NO, MULTIPLICATION
                                                        WITH 10
    373    00471C 0745                 MOV R5,R7       ; DOUBLED VALUE
    374    00471E 0555                 RLA R5
    375    004720 0555                 RLA R5
    376    004722 0557                 ADD R7,R5       ; VALUE X 8
    377    004724 EE3F                 JMP SHFT4       ; NEXT DIGIT
    378    004726 3041         _END    RET             ; RESULT IS IN
                                                        R5
    379    004728              
    380    004728              
    381    004728              
    382    004728              HEXBIN
    383    004728 74904100             cmp.b   #'A', R4
    384    00472C 0228                 jlo     _eend
    385    00472E 74500900             add.b   #9, R4
    386    004732 74F00F00     _eend   and.b   #0x0F, R4
    387    004736 3041                 ret
    388    004738              //==============================================
                               =============================================
    389    004738              
    390    004738              #define src_Lo  R12
    391    004738              #define src_Hi  R13
    392    004738              #define dst_    R14
    393    004738              #define wrk_    R15
    394    004738              SQRT            // R13.R12 => R14    390
                                cycles
    395    004738 3E400080                     mov     #0x8000, dst_  
                                                                        
    396    00473C 0F4E                         mov     dst_, wrk_
    397    00473E              _l_sqr
    398    00473E 0212                      push       SR
                                            push       SR
                               -----------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",398 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    399    004740 32C2                      dint
    400    004742 0343                         nop
    401    004744 824EC004                     mov     dst_, &MPY          //
                                                              if((long)dst*dst>
                                                             src) dst &=
                                                              ~wrk;
    402    004748 824EC804                     mov     dst_, &OP2
    403    00474C 1D92CC04                     cmp     &RESHI, src_Hi
    404    004750 0428                         jlo     _lo_sqr
    405    004752 0420                         jne     _hi_sqr
    406    004754 1C92CA04                     cmp     &RESLO, src_Lo
    407    004758 012C                         jhs     _hi_sqr
    408    00475A              _lo_sqr 
    409    00475A 0ECF                         bic     wrk_, dst_     
                                                              
    410    00475C              _hi_sqr 
    411    00475C 3241                      pop        SR
                                            pop        SR
                               ----------------^
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",411 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MATH_LIB_.s43",411 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
    412    00475E 12C3                         clrc
    413    004760 0F10                         rrc     wrk_            //  wrk
                                                                        >>= 1; 
                                                                          !!
                                                                        или
                                                                        rra!
    414    004762 0EDF                         bis     wrk_, dst_      //  dst
                                                              |= wrk;
    415    004764 EC2B                         jnc     _l_sqr
    416    004766 3041                         ret
    417    004768              /*              
    418    004768              Да вот это на арме летает просто!!!             
                                                       
    419    004768              проверено в сравнении с sqrt на округление до
                                1650503060 все ок.                             
                                          
    420    004768              unsigned int isqrt2(unsigned long src) - здесь
                                время константное. самый быстрый что я пробовал
                                метод                                   
                                
    421    004768              {                                      
                                
    422    004768                  unsigned long wrk;                          
                                       
    423    004768                  unsigned int dst;                           
                                       
    424    004768                  int i;                                     
                                
    425    004768                  dst = 0x8000;                               
                                       
    426    004768                  wrk = 0x8000;                               
                                       
    427    004768                  for(i=0; i<16; i++)                         
                                       
    428    004768                  {                                  
                                
    429    004768                       if((long)dst*dst>src) dst &= ~wrk;     
                                                               
    430    004768                       wrk >>= 1;                             
                                       
    431    004768                       dst |= wrk;                            
                                       
    432    004768                  }                                  
                                
    433    004768                  return dst;                                
                                
    434    004768              }                                      
                                
    435    004768              */              
    436    004768              //==============================================
                               =============================================
    437    004768              /*
    438    004768              #ifdef  __ATAN__
    439    004768              #define  _I_ R12
    440    004768              #define  _Q_ R13
    441    004768              #define  Nquad R9
    442    004768              // 1-8 => IQ(I^2+0.28125Q^2)
    443    004768              // 2-3 => pi/2-IQ(I^2+0.28125Q^2)
    444    004768              // 4-5 => pi+IQ(I^2+0.28125Q^2)
    445    004768              // 6-7 => -pi/2-IQ(I^2+0.28125Q^2)
    446    004768              _ATAN_  // 0-359 => 0-511       
    447    004768              // для определения октанта - проверить знаки I,
                                Q и условие |Q|>|I|
    448    004768                           dint
    449    004768                              nop     
    450    004768                              mov     _Q_, &MPYS     
                                
    451    004768                              mov     _Q_, &OP2       //
                                Q^2
    452    004768                              mov     &RES0, &MPYS32L
    453    004768                              mov     &RES1, &MPYS32H
    454    004768                              mov     #18432, &OP2    //
                                Q^2*0.28125
    455    004768                              mov     #0, &MACS32L   
                                
    456    004768                              mov     _I_, &MACS32H          
                                
    457    004768                              mov     _I_, &OP2       //
                                Q^2*0.28125+I^2
    458    004768                              nop
    459    004768                              nop
    460    004768                              mov     &RES1, R10
    461    004768                              mov     &RES2, R11
    462    004768                              mov     _I_, &MACS     
                                
    463    004768                              mov     _Q_, &OP2       //
                                I*Q
    464    004768                              mov     &RES0, &MPYS32L
    465    004768                              mov     &RES1, &MPYS32H
    466    004768                              mov     #31937, &OP2L  
                                
    467    004768                              mov     #81, &OP2H      //
                                I*Q*81.4873
    468    004768                              nop
    469    004768                              nop
    470    004768                              mov     &RES1, R12
    471    004768                              mov     &RES2, R13
    472    004768                              mov     &RES3, R14      //
                                sign
    473    004768                              mov     R14, R15      //
                                sign
    474    004768                           eint
    475    004768                              call    #DIV64_32       //
                                R15.R14.R13.R12 / R11.R10 -> R13.R12 rem
                                R15,R14
    476    004768                              
    477    004768                              clr     Nquad
    478    004768                              bit     #BITF, _Q_
    479    004768                              jz      _rq__
    480    004768                              inv     _Q_
    481    004768                              inc     _Q_
    482    004768                      _rq__:  rlc     Nquad
    483    004768                              bit     #BITF, _I_
    484    004768                              jz      _ri__
    485    004768                              inv     _I_
    486    004768                              inc     _I_
    487    004768                      _ri__:  rlc     Nquad
    488    004768                              cmp     _I_, _Q_
    489    004768                              rlc     Nquad   // Nquad =
                                [0-7]
    490    004768                              
    491    004768                              ret   // R12 = 0-511 =
                                0-359
    492    004768              #endif          
    493    004768              */
    494    004768              //==============================================
                               =============================================
    495    004768              #define  Im     R12
    496    004768              #define  Re     R13
    497    004768              
    498    004768              VECTOR_MAGNITUDE_APPROXIMATION  // приближенно
                                => sqrt(Re^2+Im^2) = Max*0.96043387+Min*0.39782
                               4735
    499    004768              #define __alfa  (62943)         // 0.96043387*65
                               536
    500    004768              #define __beta  (26072)         // 0.397824735*6
                               5536
    501    004768               //extern       Re
    502    004768               //extern Im
    503    004768 0E4C                         mov     Im, R14
    504    00476A 0F4D                         mov     Re, R15
    505    00476C                              m_abs   R14
    505.1  00476C                              LOCAL _lxxxx 
    505.2  00476C 0E93                         tst     R14
    505.3  00476E 0234                         jge     _lxxxx
    505.4  004770 3EE3                         inv     R14
    505.5  004772 1E53                         inc     R14
    505.6  004774              _lxxxx          
    505.7  004774                              ENDM
    506    004774                              m_abs   R15
    506.1  004774                              LOCAL _lxxxx 
    506.2  004774 0F93                         tst     R15
    506.3  004776 0234                         jge     _lxxxx
    506.4  004778 3FE3                         inv     R15
    506.5  00477A 1F53                         inc     R15
    506.6  00477C              _lxxxx          
    506.7  00477C                              ENDM
    507    00477C 0E9F                         cmp     R15, R14
    508    00477E                      //     push     SR
    509    00477E                      //     dint
    510    00477E 0B2C                         jhs     __ba
    511    004780 824FC004                     mov     R15, &MPY       //
                                                             
    512    004784 B240DFF5C804                 mov     #__alfa, &OP2   //
                                                                        Max*0.9
                                                                       6043387 
                                                                               
                                                                               
                                                                            
                                                                        
    513    00478A 824EC404                     mov     R14, &MAC       // +
                                                             
    514    00478E B240D865C804                 mov     #__beta, &OP2   //
                                                                        Min*0.3
                                                                       97824735
    515    004794 0A3C                         jmp     __ex_ab
    516    004796              __ba            
    517    004796 824EC004                     mov     R14, &MPY       //
                                                             
    518    00479A B240DFF5C804                 mov     #__alfa, &OP2   //
                                                                        Max*0.9
                                                                       6043387 
                                                                               
                                                                               
                                                                            
                                                                        
    519    0047A0 824FC404                     mov     R15, &MAC       // +
                                                             
    520    0047A4 B240D865C804                 mov     #__beta, &OP2   //
                                                                        Min*0.3
                                                                       97824735
    521    0047AA              __ex_ab         
    522    0047AA 1E42E604                     mov     &RES1, R14      //
                                                               sqrt(Re^2+Im^2)
    523    0047AE                      //     pop      SR
    524    0047AE 3041                      ret
    525    0047B0              
    526    0047B0              //==============================================
                               =============================================
    527    0047B0                              
    528    0047B0                              
    529    0047B0                              
    530    0047B0                              
    531    0047B0                              
    532    0047B0                              
    533    0047B0                              
    534    0047B0                              
    535    0047B0                              
    927    0047B0              #include "ModBus5x2com.s43"                     
                                       ; #define controlled include file
                                
      1    0047B0              // #define      __COM_PORT_A1__
      2    0047B0              ;---------------------------------------
      3    0047B0              ;-------- *** StatusMB bits *** --------
      4    0047B0              #define New_Format_B    (0x0001)
      5    0047B0              #define Route_Field_B   (0x0002)
      6    0047B0              // App specific         (0x0004)                
                                       
      7    0047B0              #define Wait_Respond_B  (0x0008)        //
                                ModBus Master mode
      8    0047B0              
      9    0047B0              #define RxOk_B          (0x0010)
     10    0047B0              #define RxData_B        (0x0020)
     11    0047B0              #define OkCRC_B         (0x0040)
     12    0047B0              #define HostConnect_B   (0x0080)
     13    0047B0              
     14    0047B0              #define TxOk_B          (0x0100)   
     15    0047B0              #define TxData_B        (0x0200)
     16    0047B0              #define TxCRC_B         (0x0400)
     17    0047B0              #define TxErr_B         (0x0800)
     18    0047B0              
     19    0047B0              // App specific         (0x1000)
     20    0047B0              #define Uart1_B         (0x2000)
     21    0047B0              #define _485_B          (0x4000)
     22    008000              ChangeMemory_B  equ     (0x8000)
     23    0047B0              //----------------------------------------------
                               ---------------------------------
     24    0047B0              //           ***** Init UART *****
     25    0047B0              //----------------------------------------------
                               ---------------------------------
     26    0047B0              /*
     27    0047B0              Const_115200    equ     SMCLK_f/115200         
                                ;
     28    0047B0              Const_57600     equ     SMCLK_f/57600          
                                ;
     29    0047B0              Const_19200     equ     SMCLK_f/19200          
                                ;
     30    0047B0              Const_9600      equ     SMCLK_f/9600           
                                ;
     31    0047B0              */
     32    0047B0              
     33    0004E2              RS485_BRD       equ     (SMCLK_f/RS485_SPEED)
     34    000000              RS485_MOD       equ     ((SMCLK_f*11/RS485_SPEED
                               )-(RS485_BRD*11))<<1
     35    000177              RS485_3_5ch     equ     (TACLK_f*MODBUS_CHAR_TIM
                               EOUT*11/RS485_SPEED)            // 10ch => 11bit
                                for 19200 ... 115200 
     36    0047B0              // http://www.modbus.org/ (...value of 1.750ms
                                for inter-frame delay (t3.5))
     37    0047B0              //RS485_T_pack  equ     ((LENGTH_EXT_WR+Len_task
                               _message+2+MODBUS_CHAR_TIMEOUT)*256*10/RS485_SPE
                               ED)     
     38    0047B0              #ifdef  __COM_AT__
     42    0047B0              #endif          
     43    0047B0              
     44    0047B0              InitSerial:
     45    0047B0 3C40E204                     mov     #RS485_BRD, R12
                                                                    
     46    0047B4 0D43                         mov     #RS485_MOD, R13        
                                                                    ;
                                                                    Modulation
                                                                    UCBRSx
     47    0047B6 B012BC47                     call    #InitUartA0_RS485
     48    0047BA              #ifdef  __COM_PORT_A1__
     52    0047BA              #endif          
     53    0047BA              #ifdef  __COM_AT__
     57    0047BA              #endif          
     58    0047BA 3041                         ret
     59    0047BC                              
     60    0047BC              InitUartA0_RS485:
     61    0047BC D2D3C005                     bis.b   #UCSWRST, &UCA0CTL1     
         ; Reset
     62    0047C0 F2408100C005                 mov.b   #UCSWRST|UCSSEL_2,
  &UCA0CTL1    ; SMCLK & Reset
     63    0047C6 824CC605                     mov     R12, &UCA0BRW  
                                                             
     64    0047CA 824DC805                     mov     R13, &UCA0MCTLW         
                                                                    ;
                                                             Modulation
                                                             UCBRSx
     65    0047CE                   //                 bis.b   #TxD|RxD, &P2SEL
                                               ; P2
     66    0047CE D2C3C005                     bic.b   #UCSWRST, &UCA0CTL1     
         ; **Initialize USCI state machine**
     67    0047D2 92D3DA05                     bis     #UCRXIE, &UCA0IE        
         ; Enable USCI_A0 RX interrupt
     68    0047D6 B24077018C1C                 mov     #RS485_3_5ch, &VAL0_3_5c
                                                                     h
     69    0047DC B2400001881C                 mov     #TxOk_B, &StatusMB0     
         ; TxOk_B
     70    0047E2 3041                         ret
     71    0047E4                              
     72    0047E4              #ifdef  __COM_PORT_A1__
     85    0047E4              #endif          
     86    0047E4              //==============================================
                               ================================
     87    0047E4              EUSCI_A0_VEC
     88    0047E4              USCI_A0_VEC
     89    0047E4 1052DE05                 add     &UCA0IV,PC
     90    0047E8 0013                     reti                            ;
  Vector 0 - no interrupt
     91    0047EA 023C                     jmp     RX0IFG_HND              ;
  Vector 2 - RXIFG
     92    0047EC              TX0IFG_HND                                  ;
                                Vector 4 - TXIFG
     93    0047EC                      #ifdef TxRx_B           
     96    0047EC                      #endif          
     97    0047EC 3040BE48                     br      #ModBusTX_VEC0         
  // --> to ModBus5x.s43
     98    0047F0              //==============        
     99    0047F0              RX0IFG_HND
    100    0047F0 B2C00001901C                 bic     #PD_Req_B              
  // Power sawe OFF!
    101    0047F6                      #ifdef TxRx_B           
    103    0047F6                      #endif          
    104    0047F6 30405048                     br      #ModBusRX_VEC0         
  // --> to ModBus5x.s43
    105    0047FA              //============================
    106    0047FA              #ifdef  __COM_PORT_A1__
    113    0047FA                      #ifdef TxRx1_B          
    116    0047FA                      #endif          
    120    0047FA                      #ifdef TxRx1_B          
    122    0047FA                      #endif          
    124    0047FA              #endif          
    125    0047FA              //==============================================
                               ================================
    126    0047FA              //==============================================
                               ================================
    127    0047FA              CalcNetworkID_M0:       // R4 = NetworkID
    128    0047FA B2B2881C                     bit     #Wait_Respond_B,
  &StatusMB0     // ModBus Master mode
    129    0047FE 0324                         jz      _sl
    130    004800                      //      bic     #RF_Request_B,
                                &StatusMB1       // RS request
    131    004800 5442F31C     _ms0            mov.b   &SlaveAddressMB0,
                                                                          R4
    132    004804 3041                         ret
    133    004806              #ifdef  __COM_PORT_A1__
    140    004806              #endif          
    141    004806 54420618     _sl             mov.b   &C_DEVICE_ADDR,
                                                                        R4
    142    00480A 3041                         ret
    143    00480C              //==============================================
                               ================================
    144    00480C              //==============================================
                               ================================
    145    00480C              //==============================================
                               ================================
    146    00480C              //==============================================
                               ================================
    147    00480C              ;-----------------------------------------------
                               --------------------------------
    148    00480C              ;           ***** UART 0 interrupt *****
    149    00480C              ;-----------------------------------------------
                               --------------------------------
    150    00480C              TMRA_UART:                                     
                                // Vector 4: TACCR2
    151    00480C 0412                         push    R4
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",151 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    152    00480E 0512                         push    R5
                                               push    R5
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",152 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    153    004810 1442801C                     mov     &RxPtr0, R4            
                                                                 // --- read
                                                                 CRC from
                                                                 RxBuffer-2 to
                                                                 R5 ---
    154    004814 3450FE1B                     add     #RxBuffer0-2, R4
    155    004818 7544                         mov.b   @R4+, R5               
                                                            // Lo CRC16
    156    00481A C443FFFF                     clr.b   -1(R4)                 
  // clr after resive CRC16 only Low byte! (надо!)
    157    00481E 6444                         mov.b   @R4, R4                
                                                             // Hi CRC16
    158    004820 8410                         swpb    R4
    159    004822 0554                         add     R4, R5                 
                                                            // --- read CRC
                                                            from RxBuffer-2 to
                                                            R5 ---
    160    004824                      
    161    004824 1592841C                     cmp.w   &CRC16Rx0, R5
    162    004828 0724                         jeq     RxCrcOk                
  
    163    00482A B2B000020818                 bit     #MODBUS_CRC_OFF_B,
  &C_FLAGS
    164    004830 0624                         jz      RxEnd                  
  // -- exit CRC BAD!!! --
    165    004832 359055AA                     cmp     #0xAA55, R5
    166    004836                      //      cmp     #(CR+(256*LF)),
                                R5
    167    004836 0320                         jne     RxEnd                  
  // -- exit 0x55AA BAD!!! --
    168    004838 B2D04000881C RxCrcOk         bis.w   #OkCRC_B, &StatusMB0   
  // OkCRC_B = 1
    169    00483E                  RxEnd:      
    170    00483E B2D01000881C                 bis.w   #RxOk_B, &StatusMB0    
  // RxOk_B = 1
    171    004844 B2C02000881C                 bic.w   #RxData_B, &StatusMB0  
  // RxData_B = 0
    172    00484A 82434603                     clr.w   &TA0CCTL2              
  // CCR2 interrupt disable
    173    00484E 343C                         jmp     ExVecRX
    174    004850              ;-----------------------------------------------
                               --------------------------------
    175    004850              ;           ***** UART 1 interrupt *****
    176    004850              ;-----------------------------------------------
                               --------------------------------
    177    004850              #ifdef  __COM_PORT_A1__
    202    004850              #endif          
    203    004850              //==============================================
                               =======================================
                                
    204    004850              ModBusRX_VEC0:
    205    004850 0412                         push    R4
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",205 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    206    004852 0512                         push    R5
                                               push    R5
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",206 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    207    004854 B2B02000881C                 bit.w   #RxData_B, &StatusMB0  
  ; RxData_B = 0?
    208    00485A 142C                         jc      TstBufEnd
    209    00485C C293CC05                     tst.b   &UCA0RXBUF_            
                                                    ; Test Broadcast
    210    004860 0524                         jz      ID_Ok                  
  ; Broadcast if ID=0
    211    004862 B012FA47                     call    #CalcNetworkID_M0      
  ; R4 = NetworkID
    212    004866 5492CC05                     cmp.b   &UCA0RXBUF_, R4        
  ; Test NetworkID
    213    00486A 2620                         jnz     ExVecRX                
  ; NetworkID not compare  -- exit --
    214    00486C                      ID_Ok:  
    215    00486C B2D02000881C                 bis.w   #RxData_B, &StatusMB0  
  ; RxData_B = 1
    216    004872 B2C04000881C                 bic.w   #OkCRC_B, &StatusMB0   
  ; OkCRC_B = 0
    217    004878 B243841C                     mov.w   #0xFFFF, &CRC16Rx0     
  ; CRC16Rx = 0xFFFF init
    218    00487C 0443                         clr.w   R4                     
  ; clr RxPtr
    219    00487E 8244801C                     mov.w   R4, &RxPtr0
    220    004882 0C3C                         jmp     DataToBuf
    221    004884                              
    222    004884                TstBufEnd:    
    223    004884 B2904000801C                 cmp.w   #BufferLentgh, &RxPtr0 
                                                                       ; test
                                                                       buffer
                                                                       end
                                                                       !!!
    224    00488A D92F                         jhs     RxEnd
    225    00488C 1442801C                     mov.w   &RxPtr0, R4
    226    004890 2493                         cmp.w   #2, R4                 
  ; test RxPtr < 2
    227    004892 0428                         jlo     DataToBuf
    228    004894 5544FE1B                     mov.b   RxBuffer0-2(R4), R5    
                                                                  ; calc CRC
                                                                  @Ptr-2
    229    004898 B012E44B                     call    #RxCRC16_ADD0          
  ; Add new byte to CRC16 (34 cycle)
    230    00489C                DataToBuf:    
    231    00489C D442CC05001C                 mov.b   &UCA0RXBUF_, RxBuffer0(R
 4)
    232    0048A2 9253801C                     inc.w   &RxPtr0
    233    0048A6 14425003                     mov.w   &TA0R, R4
    234    0048AA 14528C1C                     add.w   &VAL0_3_5ch, R4
    235    0048AE 82445603                     mov.w   R4, &TA0CCR2           
                                                            ; CCR1 = TAR+Const2
                                                           _5ch
    236    0048B2 B24010004603                 mov.w   #CCIE, &TA0CCTL2        
  ; CCR1 interrupt enabled
    237    0048B8                ExVecRX:
    238    0048B8 3541                         pop     R5
    239    0048BA 3441                         pop     R4
    240    0048BC 0013                         RETI
    241    0048BE              //==============================================
                               =
    242    0048BE              #ifdef  __COM_PORT_A1__
    280    0048BE              #endif          
    281    0048BE              //==============================================
                               =======================================
                                
    282    0048BE              ModBusTX_VEC0:
    283    0048BE B2904000821C                 cmp.w   #BufferLentghTX, &TxPtr0
                                                                          ;
                                                                         test
                                                                         buffer
                                                                         end
                                                                         !!!
    284    0048C4 1228                         jlo     TstEndTx
    285    0048C6 B2C00002881C                 bic.w   #TxData_B, &StatusMB0  
  ; OkData_B = 0
    286    0048CC B2D00008881C                 bis.w   #TxErr_B, &StatusMB0   
  ; OkErr_B = 1
    287    0048D2                EndTx:        
    288    0048D2 B2C00004881C                 bic.w   #TxCRC_B, &StatusMB0   
  ; TxCRC_B = 0
    289    0048D8                              
    290    0048D8              #ifdef       MODBUS_SPI_SLAVE0
    294    0048D8              #else
    295    0048D8 B2C00008C005                 bic   #UCSPB, &UCA0CTLW0       
  // to 1 stop bit
    296    0048DE              #endif          
    297    0048DE                              //bic.b #UCTXIFG, &UCA0IFG
    298    0048DE A2C3DA05                     bic   #UCTXIE, &UCA0IE  ;
                                                                        Disable
                                                                        USCI_A0
                                                                        TX
                                                                        interru
                                                                       pt
    299    0048E2                              
    300    0048E2                      #ifdef TxRx_B           
    308    0048E2                      #endif          
    309    0048E2 B2D00001881C                 bis.w   #TxOk_B, &StatusMB0    
  ; TxOk_B = 1
    310    0048E8                      //      bic.b   #LED_GREEN_B
    311    0048E8 0013                         RETI
    312    0048EA                TstEndTx:
    313    0048EA B2B00002881C                 bit.w   #TxData_B, &StatusMB0  
  ; TxData_B = ?
    314    0048F0 F027                         jz      EndTx
    315    0048F2 92928A1C821C                 cmp.w   &CounterTx0, &TxPtr0   
                                                                     ; test
                                                                     buffer end
                                                                     !!!
    316    0048F8 1228                         jlo     ToTxByte
    317    0048FA B2B00004881C                 bit.w   #TxCRC_B, &StatusMB0   
  ; TxCRC_B = ?
    318    004900 0724                         jz      TxCrcLow
    319    004902 D242871CCE05                 mov.b   &CRC16Tx0+1, &UCA0TXBUF_
                                                                         ;
                                                                  U0TXBUF =
                                                                  High
                                                                  CRC16Tx
    320    004908 B2C00002881C                 bic.w   #TxData_B, &StatusMB0  
  ; TxData_B = 0 
    321    00490E 0013                         RETI
    322    004910                TxCrcLow:     
    323    004910 D242861CCE05                 mov.b   &CRC16Tx0+0, &UCA0TXBUF_
                                                                         ;
                                                                  U0TXBUF = low
                                                                  CRC16Tx
    324    004916 B2D00004881C                 bis.w   #TxCRC_B, &StatusMB0   
  ; TxCRC_B = 1
    325    00491C 0013                         RETI
    326    00491E                ToTxByte:
    327    00491E 0512                         push    R5
                                               push    R5
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",327 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    328    004920 1542821C                     mov.w   &TxPtr0, R5
    329    004924 5545401C                     mov.b   TxBuffer0(R5),
                                                                  R5
    330    004928 C245CE05                     mov.b   R5, &UCA0TXBUF_         
                                                                   ; for calc
                                                            CRC16
    331    00492C 9253821C                     inc.w   &TxPtr0
    332    004930 B012FC4B                     call    #TxCRC16_ADD0          
  ; Add new byte to CRC16 (34 cycle)
    333    004934 3541                         pop     R5
    334    004936 0013                         RETI
    335    004938              //==============================================
                               =
    336    004938              #ifdef  __COM_PORT_A1__
    345    004938              #ifdef       MODBUS_SPI_SLAVE1
    349    004938              #else
    351    004938              #endif          
    354    004938                      #ifdef TxRx1_B          
    362    004938                      #endif          
    388    004938              #endif          
    389    004938              //==============================================
                               =======================================
                                
    390    004938              #ifndef EXT_NETWORK_ID
    391    004938              CalcNetworkID:          ; R4 = NetworkID
    392    004938                   #ifdef     BaseNetworkID
    398    004938                   #else
    399    004938 54420618                     mov.b   &C_DEVICE_ADDR, R4     
                                                                        ; low
                                                                        byte
                                                                        C_DEVIC
                                                                       E_ADDR =
                                                                        Network
                                                                       ID
    400    00493C                   #endif
    401    00493C 3041                         ret
    402    00493E              #endif          
    403    00493E              ;-----------------------------------------------
                               --------------------------------
    404    00493E              ;           ***** Service Uart MAIN  *****
    405    00493E              ;-----------------------------------------------
                               --------------------------------
    406    00493E              InitTx0:
    407    00493E 058D                         sub     R13, R5                
                                                             ; calc rel.
                                                             counter
    408    004940              InitTxErr0:             
    409    004940              InitTxUART0     // R5 ptr end
    410    004940 1553                         inc     R5                     
  ; rel. counter Tx +1
    411    004942 82458A1C                     mov     R5, &CounterTx0        
                                                            ; rel. counter
                                                            Tx
    412    004946 8243821C                     clr     &TxPtr0                
  ; TxPtr = 0x0000
    413    00494A B243861C                     mov     #0xFFFF, &CRC16Tx0      
  ; CRC16Tx = 0xFFFF init
    414    00494E                      #ifdef TxRx_B           
    416    00494E                      #endif          
    417    00494E B2C00001881C                 bic     #TxOk_B, &StatusMB0    
  ; TxOk_B = 0
    418    004954 B2D00002881C                 bis     #TxData_B, &StatusMB0  
  ; TxData_B = 1
    419    00495A              #ifdef       MODBUS_SPI_SLAVE0
    423    00495A              #else
    424    00495A E2D2C005                     bis.b   #UCTXADDR, &UCA0CTL1   
  ; TXWAKE = 1
    425    00495E                      #ifdef TxRx_B           
    427    00495E                      #endif          
    428    00495E                              
    429    00495E A2D3DA05                     bis   #UCTXIE, &UCA0IE  ; Enable
                                                                        USCI_A0
                                                                        TX
                                                                        interru
                                                                       pt
    430    004962 A2D3DC05                     bis     #UCTXIFG, &UCA0IFG     
  ; Start Tx !!!  
    431    004966              #endif          
    432    004966 3041         ExServUart:     ret
    433    004968              //==============================================
    434    004968              #ifdef  __COM_PORT_A1__
    443    004968                      #ifdef TxRx1_B          
    445    004968                      #endif          
    448    004968              #ifdef       MODBUS_SPI_SLAVE1
    452    004968              #else
    454    004968                      #ifdef TxRx1_B          
    456    004968                      #endif          
    460    004968              #endif          
    462    004968              #endif          
    463    004968              //==============================================
    464    00003B              RdMax     equ   MaxPDU - 5
    465    000038              WrMax     equ   MaxPDU - 8
    466    004968              
    467    000080              ExtBlock_B      equ     0x80
    468    000011              ReportSlaveID   equ     0x11
    469    000005              WriteSingleCoil equ     0x05
    470    000043              ExtReadMemory   equ     0x43
    471    000044              ExtWriteMemory  equ     0x44
    472    004968              
    473    000034              NWK_RdMax         equ   MaxPDU - 12
    474    000034              NWK_WrMax         equ   MaxPDU - 12
    475    004968              
    476    000040              NWK_Message     equ     0x40
    477    000041              NWK_ReadMemory  equ     0x41
    478    000042              NWK_WriteMemory equ     0x42
    479    004968              
    480    004968              #define ID_SincField            0x8000          
                                       // ID Sinc field
    481    004968              #define ID_RouteField           0x3000          
                                       // ID Route field
    482    004968              #define ID_ProfileField         0x0F00          
                                       // ID Profile Field
    483    004968              #define ID_ErrFrameField        0x0080          
                                       // ID Error Frame field
    484    004968              #define ID_NwkFrameField        0x0040          
                                       // ID NWK frame = 1
    485    004968              #define ID_NwkNC                0x0020          
                                       // ID NWK frame = 0
    486    004968              #define ID_RespondField         0x0010          
                                       // ID Respond field
    487    004968              #define ID_CommandField         0x0007          
                                       // ID Command field
    488    004968              #define ID_AppField             0x0008          
                                       // ID App=1
    489    004968              #define ID_WriteField           0x0002          
                                       // ID Write=1
    490    004968              #define ID_ReadField            0x0001          
                                       // ID Read=1
    491    004968              
    492    004968              #define NWK_lenFCF              2               
                                       // lenght FCF
    493    004968              #define NWK_lenDstAddr          2               
                                       // lenght Addr
    494    004968              #define NWK_lenSrcAddr          2               
                                       // lenght Addr
    495    004968              #define NWK_lenSnFrame          2               
                                       // lenght Sinc frame
    496    004968              #define NWK_lenRouteFrame_01    28              
                                       // lenght Route frame tupe 01
    497    004968              #define NWK_lenRouteFrame_02    0               
                                       // lenght Route frame tupe 02
    498    004968              #define NWK_lenCommand          12              
                                       // lenght Command frame
    499    004968              #define NWK_lenNotify           10              
                                       // lenght Notify frame
    500    004968              #define NWK_lenMin              NWK_lenNotify
    501    004968              ;-----------------------------------------------
                               -
    502    000005              LEN_EXT_COMMAND = 5                     // =5 
                                not include NetworkID+CRC16
    503    000005              LENGTH_EXT_RD   = LEN_EXT_COMMAND       // =5 
                                not include NetworkID+CRC16
    504    000006              LENGTH_EXT_WR   = LEN_EXT_COMMAND+1     // >=6 
                                not include NetworkID+CRC16
    505    00000C              LENGTH_NWK_RD   = NWK_lenCommand        // 12 
                                not include NetworkID+CRC16
    506    00000D              LENGTH_NWK_WR   = NWK_lenCommand+1      // 13 
                                not include NetworkID+CRC16
    507    00000A              LENGTH_NWK_MES  = 10                    // 14 
                                not include NetworkID+CRC16
    508    000033              MAX_DATA_MES    = (MaxPDU-LENGTH_NWK_MES-3)
    509    004968              ;-----------------------------------------------
                               -
    510    004968              ServiceUart:
    511    004968              Serv_Uart0
    512    004968 B2B01000881C                 bit     #RxOk_B, &StatusMB0    
  ; RxOk_B ?
    513    00496E 1C24                         jz      Serv_Uart1
    514    004970                              
    515    004970 B2B2881C                     bit     #Wait_Respond_B,
  &StatusMB0     // Master Mode?
    516    004974 1920                         jnz     Serv_Uart1
    517    004976                              
    518    004976 B2B00001881C                 bit     #TxOk_B, &StatusMB0    
  ; TxData_B ?
    519    00497C 1524                         jz      Serv_Uart1
    520    00497E B2C01000881C                 bic     #RxOk_B, &StatusMB0    
  ; RxOk_B = 0
    521    004984 B2B04000881C                 bit     #OkCRC_B, &StatusMB0   
  ; OkCRC_B = ?
    522    00498A 0E24                         jz      Serv_Uart1
    523    00498C B2D08000881C                 bis     #HostConnect_B,
  &StatusMB0// Host connect
    524    004992 3440001C                     mov     #RxBuffer0, R4
    525    004996 3540411C                     mov     #TxBuffer0+1, R5
    526    00499A 1C42801C                     mov     &RxPtr0, R12
    527    00499E B2C00020881C                 bic     #Uart1_B, &StatusMB0   
  // StatusMB
    528    0049A4 1453                         inc     R4                     
  // ptr to Function code! NEW!!!
    529    0049A6 013C                         jmp     To_Serv_Uart
    530    0049A8              Serv_Uart1
    531    0049A8              #ifdef  __COM_PORT_A1__
    549    0049A8              #else
    550    0049A8 3041                         ret
    551    0049AA              #endif          
    552    0049AA              To_Serv_Uart
    553    0049AA              #ifdef STROB
    555    0049AA              #endif          
    556    0049AA D5420618FFFF                 mov.b   &C_DEVICE_ADDR, -1(R5)  
                                                                           ;
                                                                        low
                                                                        byte
                                                                        C_DEVIC
                                                                       E_ADDR =
                                                                        Network
                                                                       ID 
                                                                        NEW!!!
    557    0049B0 0D45                         mov     R5, R13
    558    0049B2 3C800300                     sub     #3, R12                
  ; 3 = NetworkID + CRC16
    559    0049B6              FromRFxx:       
    560    0049B6 92D3881C                     bis     #New_Format_B,
  &StatusMB0
    561    0049BA 3E403500                     mov     #NWK_RdMax+1, R14
    562    0049BE 7A44                         mov.b   @R4+, R10              
                                                            ; copy Function
                                                            code --> R10
    563    0049C0 C54A0000                     mov.b   R10, 0(R5)             
                                                             ; copy Function
                                                             code -->
                                                             TxBuffer
    564    0049C4 7AC2                         bic.b   #ID_AppField, R10
    565    0049C6 7A904100                     cmp.b   #NWK_ReadMemory,
                                                                         R10
    566    0049CA 3C24                         jeq     NWK_ReadMemory_41      
  ; Detect command NWK_ReadMemory 0x41
    567    0049CC 7A904200                     cmp.b   #NWK_WriteMemory,
                                                                          R10
    568    0049D0 7324                         jeq     NWK_WriteMemory_42     
  ; Detect command NWK_WriteMemory 0x42
    569    0049D2 7A904000                     cmp.b   #NWK_Message, R10
    570    0049D6 3524                         jeq     NWK_Message_40         
  ; Detect message NWK_Message 0x40
    571    0049D8                              
    572    0049D8 3E403C00                     mov     #RdMax+1, R14
    573    0049DC              FromBT_LE       
    574    0049DC 92C3881C                     bic     #New_Format_B,
  &StatusMB0
    575    0049E0 7A904300                     cmp.b   #ExtReadMemory,
                                                                        R10
    576    0049E4 3524                         jeq     ExtReadMemory_43       
  ; Detect command ExtReadMemory 0x43
    577    0049E6 7A904400                     cmp.b   #ExtWriteMemory,
                                                                         R10
    578    0049EA 6C24                         jeq     ExtWriteMemory_44      
  ; Detect command ExtWriteMemory 0x44
    579    0049EC              ;-----------------------------------------------
                               -
    580    0049EC              FunNotSupport_01:                              
                                ; Functions not support!!!
    581    0049EC 5A43                         mov.b   #0x01, R10             
  ; R10 = ExceptionCode 1,2,3,4
    582    0049EE              ExceptionCode_XX:
    583    0049EE FDD080000000                 bis.b   #BIT7, 0(R13)          
  ; add Error bit to Command
    584    0049F4 92B3881C                     bit     #New_Format_B,
  &StatusMB0
    585    0049F8 1720                         jnz     _new_exeption
    586    0049FA CD4A0100                     mov.b   R10, 1(R13)
    587    0049FE 6543                         mov.b   #2, R5                 
  ; length Error=2
    588    004A00              TxErr           
    589    004A00              #ifdef  __COM_PORT_A1__
    592    004A00              #endif          
    593    004A00              #ifdef  __COM_AT__
    598    004A00              #endif
    599    004A00 9F3F                         jmp     InitTxErr0             
  // Start Tx0 !!!
    600    004A02              AddressError_02:                               
                                ; Address Error
    601    004A02 6A43                         mov.b   #0x02, R10             
  ; R10 = ExceptionCode 1,2,3,4
    602    004A04 F43F                         jmp     ExceptionCode_XX
    603    004A06              NbyteError_03:                                 
                                ; Quantity Nbyte Error!!!
    604    004A06 7A400300                     mov.b   #0x03, R10             
  ; R10 = ExceptionCode 1,2,3,4
    605    004A0A F13F                         jmp     ExceptionCode_XX
    606    004A0C              RdWrError_04:                                  
                                ; Read or Write Error!!!
    607    004A0C 6A42                         mov.b   #0x04, R10             
  ; R10 = ExceptionCode 1,2,3,4
    608    004A0E EF3F                         jmp     ExceptionCode_XX
    609    004A10              DeviceBusy_06:                                 
                                ; SLAVE DEVICE BUSY, NO RESPOND
    610    004A10 7A400600                     mov.b   #0x06, R10              
         
    611    004A14 EC3F                         jmp     ExceptionCode_XX
    612    004A16              RouteError_0A:                                 
                                ; GATEWAY PATH UNAVAILABLE, ROUTE ERROR
                                
    613    004A16 7A400A00                     mov.b   #0x0A, R10             
  
    614    004A1A E93F                         jmp     ExceptionCode_XX
    615    004A1C              NotRespond_0B:                                 
                                ; SLAVE DEVICE FAILED, NO ACK
    616    004A1C 7A400B00                     mov.b   #0x0B, R10              
         
    617    004A20 E63F                         jmp     ExceptionCode_XX
    618    004A22              SecureError_07:                                
                                ; Security Mode Error
    619    004A22 7A400700                     mov.b   #0x07, R10             
  ; R10 = ExceptionCode 1,2,3,4
    620    004A26 E33F                         jmp     ExceptionCode_XX
    621    004A28                              
    622    004A28              _new_exeption   
    623    004A28 0543                         clr     R5
    624    004A2A A2B3881C                     bit     #Route_Field_B,
  &StatusMB0
    625    004A2E 0424                         jz      _expt
    626    004A30 35501C00                     add     #NWK_lenRouteFrame_01,
  R5
    627    004A34 3D501C00                     add     #NWK_lenRouteFrame_01,
  R13
    628    004A38                      _expt:  
    629    004A38 CD4A0B00                     mov.b   R10, NWK_lenCommand-1(R1
                                                            3)
    630    004A3C 35500C00                     add     #NWK_lenCommand, R5     
  // length Error = 12
    631    004A40 DF3F                         jmp     TxErr
    632    004A42              ;-----------------------------------------------
                               -
    633    004A42              NWK_Message_40
    634    004A42 3041                         ret
    635    004A44              ;-----------------------------------------------
                               -
    636    004A44              NWK_ReadMemory_41               ; Command
                                NWK_ReadMemory 0x41
    637    004A44 B012504B                     call    #cpy_nwk
    638    004A48 7C900C00                     cmp.b   #LENGTH_NWK_RD, R12    
                                                                        //
                                                                        R12=len
                                                                       gth
    639    004A4C DC23                         jne     NbyteError_03          
  // length command Error
    640    004A4E 073C                         jmp     RD_MEM
    641    004A50                              
    642    004A50              ExtReadMemory_43:               ; Command
                                ExtReadMemory 0x43
    643    004A50 7C900500                     cmp.b   #LENGTH_EXT_RD, R12    
                                                                        //
                                                                        R12=len
                                                                       gth
    644    004A54 D823                         jne     NbyteError_03          
  // length command Error
    645    004A56 D54403000100                 mov.b   3(R4), 1(R5)           
                                                             // N byte
    646    004A5C 2553                         add     #2, R5                 
  // Ptr+2 to DATA
    647    004A5E              RD_MEM          
    648    004A5E 7744                         mov.b   @R4+, R7        ; read
                                                            BlockID --> low
                                                            R7
    649    004A60 7A44                         mov.b   @R4+, R10       ; read
                                                            Hi OffSet --> low
                                                            R10
    650    004A62 7844                         mov.b   @R4+, R8        ; read
                                                            Low OffSet --> low
                                                            R8
    651    004A64 7944                         mov.b   @R4+, R9        ; read
                                                            Nbyte -->
                                                            R9
    652    004A66 8A10                         swpb    R10             ; Hi
                                                                        OffSet
                                                                        *
                                                                        256
    653    004A68 085A                         add.w   R10, R8         ; Hi
                                                             OffSet + Low
                                                             OffSet  -->
                                                             R8
    654    004A6A 0993                         tst.w   R9              ; test
                                                                        zero
                                                                        Nbyte
    655    004A6C CC27                         jz      NbyteError_03   ;
                                                                        Quantit
                                                                       y Nbyte
                                                                        Error!!
                                                                       !
    656    004A6E 099E                         cmp.w   R14, R9         ; test
                                                             Nbyte < RdMax+1
    657    004A70 CA2F                         jhs     NbyteError_03   ;
                                                                        Quantit
                                                                       y Nbyte
                                                                        Error!!
                                                                       !
    658    004A72 B012B04B                     call    #BlockToRealAddr //
                                                                         R7=Blo
                                                                        ckID,
                                                                         R8=Off
                                                                        Set,
                                                                         R9=Nby
                                                                        te, ->
                                                                         R15=Si
                                                                        zeBlocl
                                                                        ,
                                                                         R7=Sta
                                                                        rtAddrB
                                                                        lock,
                                                                         R8=Add
                                                                        ress,
                                                                         R11=lo
                                                                        w
                                                                         ACCESS
                                                                         LEVEL
                                                                         & high
                                                                         
                                                                         LOCATI
                                                                        ON
    659    004A76 C523                         jnz     AddressError_02 ; error
                                                                        if not
                                                                        real
                                                                        block
                                                                        or
                                                                        address
                                                                        overflo
                                                                       w
    660    004A78 B012C64B                     call    #TstAddrBlock  
                                                                        
    661    004A7C C223                         jnz     AddressError_02 ; error
                                                                        if
                                                                        address
                                                                        overflo
                                                                       w
    662    004A7E B012A24B                     call    #TestAccessRdAddr; test
  access address to read, Ok = Z
    663    004A82 C423                         jnz     RdWrError_04    ; Read
                                                                        or
                                                                        Write
                                                                        Error!!
                                                                       !
    664    004A84                              
    665    004A84 8B10                         swpb    R11
    666    004A86 7BF00F00                     and.b   #MaskLocation, R11     
  ; test Location memory
    667    004A8A 0524                         jz      RdData_43
    668    004A8C 5B93                         cmp.b   #MEM_RAM, R11
    669    004A8E 0324                         jeq     RdData_43
    670    004A90 6B92                         cmp.b   #VIRTUAL, R11
    671    004A92 0924                         jeq     VirtualRd_43
    672    004A94              #ifdef PTR_TUPE_BLOCK
    675    004A94              #endif
    676    004A94 BB3F                         jmp     RdWrError_04
    677    004A96                              
    678    004A96              RdData_43:      
    679    004A96 32C2                      dint
                                            dint
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",679 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
    680    004A98              #ifdef __DEBUG_UPPER_READ__
    682    004A98              #endif
    683    004A98              LoopRdData_          
    684    004A98 F5480000                     mov.b   @R8+, 0(R5)
    685    004A9C              #ifdef CLR_AFTER_READ
    687    004A9C              #endif
    688    004A9C 1553                         inc     R5
    689    004A9E 1983                         dec     R9
    690    004AA0 FB23                         jnz     LoopRdData_
    691    004AA2 32D2                      eint               
                                            eint               
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",691 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",691 
                     Warning[410]: A NOP needs to be added after setting GIE if
                     the next instructi
                               on clears GIE, as required by the architecture
    692    004AA4              InitTx          
    693    004AA4              #ifdef  __COM_PORT_A1__
    696    004AA4              #endif
    697    004AA4              #ifdef  __COM_AT__
    700    004AA4              #endif
    701    004AA4 4C3F                         jmp     InitTx0
    702    004AA6              VirtualRd_43            
    703    004AA6 32C2                      dint
                                            dint
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",703 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
    704    004AA8              VirtualRd_           
    705    004AA8 3B48                         mov     @R8+, R11
    706    004AAA E54B0000                     mov.b   @R11, 0(R5)
    707    004AAE 1553                         inc     R5
    708    004AB0 1983                         dec     R9
    709    004AB2 FA23                         jnz     VirtualRd_
    710    004AB4 32D2                      eint               
                                            eint               
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",710 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
    711    004AB6 F63F                         jmp     InitTx
    712    004AB8              #ifdef PTR_TUPE_BLOCK
    731    004AB8              #endif
    732    004AB8              //==============================================
                               ================================
    733    004AB8              NWK_WriteMemory_42             ; Command
                                NWK_WriteMemory 0x42
    734    004AB8 B012504B                     call    #cpy_nwk
    735    004ABC 7C900700                     cmp.b   #LENGTH_EXT_WR+1, R12  
                                                                       //
                                                                       R12=leng
                                                                      th
    736    004AC0 A22B                         jlo     NbyteError_03          
  // length command Error
    737    004AC2 103C                         jmp     WR_MEM
    738    004AC4                              
    739    004AC4              ExtWriteMemory_44:              ; Command
                                ExtWriteMemory 0x44
    740    004AC4 7C900600                     cmp.b   #LENGTH_EXT_WR, R12    
                                                                        //
                                                                        R12=len
                                                                       gth
    741    004AC8 9E2B                         jlo     NbyteError_03          
  // length command Error
    742    004ACA E5440100                     mov.b   0(R4), 1(R5)           
                                                             ; copy to
                                                             TxBuffer
    743    004ACE D54401000200                 mov.b   1(R4), 2(R5)           
                                                             ; copy to
                                                             TxBuffer
    744    004AD4 D54402000300                 mov.b   2(R4), 3(R5)           
                                                             ; copy to
                                                             TxBuffer
    745    004ADA D54403000400                 mov.b   3(R4), 4(R5)
    746    004AE0 35500500                     add     #5, R5                 
  // Ptr+2 to DATA
    747    004AE4              WR_MEM          
    748    004AE4              #ifdef STROB
    750    004AE4              #endif          
    751    004AE4 7744                         mov.b   @R4+, R7        ; read
                                                            BlockID --> low
                                                            R7
    752    004AE6 5793                         cmp.b   #IdBlock_Header,
                                                                         R7
    753    004AE8 9127                         jz      RdWrError_04    ; Read
                                                                        or
                                                                        Write
                                                                        Error!!
                                                                       !
    754    004AEA 7A44                         mov.b   @R4+, R10       ; read
                                                            Hi OffSet --> low
                                                            R10
    755    004AEC 7844                         mov.b   @R4+, R8        ; read
                                                            Low OffSet --> low
                                                            R8
    756    004AEE 7944                         mov.b   @R4+, R9        ; read
                                                            Nbyte -->
                                                            R9
    757    004AF0 8A10                         swpb    R10             ; Hi
                                                                        OffSet
                                                                        *
                                                                        256
    758    004AF2 085A                         add.w   R10, R8         ; Hi
                                                             OffSet + Low
                                                             OffSet  -->
                                                             R8
    759    004AF4 0993                         tst.w   R9              ; test
                                                                        zero
                                                                        Nbyte
    760    004AF6 8727                         jz      NbyteError_03   ;
                                                                        Quantit
                                                                       y Nbyte
                                                                        Error!!
                                                                       !
    761    004AF8 3E800300                     sub     #(RdMax-WrMax), R14  ;
                                                                R14 to
                                                                WrMax+1
    762    004AFC 099E                         cmp.w   R14, R9         ; test
                                                             Nbyte < WrMax+1
    763    004AFE 832F                         jhs     NbyteError_03   ;
                                                                        Quantit
                                                                       y Nbyte
                                                                        Error!!
                                                                       !
    764    004B00 B012B04B                     call    #BlockToRealAddr //
                                                                         R7=Blo
                                                                        ckID,
                                                                         R8=Off
                                                                        Set,
                                                                         R9=Nby
                                                                        te, ->
                                                                         R15=Si
                                                                        zeBlocl
                                                                        ,
                                                                         R7=Sta
                                                                        rtAddrB
                                                                        lock,
                                                                         R8=Add
                                                                        ress,
                                                                         R11=lo
                                                                        w
                                                                         ACCESS
                                                                         LEVEL
                                                                         & high
                                                                         
                                                                         LOCATI
                                                                        ON
    765    004B04 7E23                         jnz     AddressError_02 ; error
                                                                        if not
                                                                        real
                                                                        block
    766    004B06 B012C64B                     call    #TstAddrBlock  
                                                                        
    767    004B0A 7B23                         jnz     AddressError_02        
  ; error if address overflow
    768    004B0C B012964B                     call    #TestAccessWrAddr; test
  access address to read, Ok = Z
    769    004B10 7D23                         jnz     RdWrError_04    ; Read
                                                                        or
                                                                        Write
                                                                        Error!!
                                                                       !
    770    004B12                              
    771    004B12 B2D00080881C                 bis     #ChangeMemory_B,
                                                                         &Statu
                                                                        sMB0   
                                                                          //
                                                                         refres
                                                                        h
                                                                         LCD
    772    004B18              #ifdef  __COM_PORT_A1__
    774    004B18              #endif
    775    004B18              #ifdef  __COM_AT__
    777    004B18              #endif
    778    004B18 8B10                         swpb    R11
    779    004B1A 7BF00F00                     and.b   #MaskLocation, R11     
  ; test Location memory
    780    004B1E 0C24                         jz      FlashWr_44
    781    004B20 5B93                         cmp.b   #MEM_RAM, R11
    782    004B22 0124                         jeq     RamWr_44
    783    004B24 733F                         jmp     RdWrError_04
    784    004B26                              
    785    004B26                RamWr_44:     
    786    004B26 32C2                      dint
    787    004B28 0343                      nop
    788    004B2A              RamWr_       
    789    004B2A F8440000                     mov.b   @R4+, 0(R8)
    790    004B2E 1853                         inc.w   R8
    791    004B30 1983                         dec.w   R9
    792    004B32 FB23                         jnz     RamWr_
    793    004B34 32D2                      eint               
                                            eint               
                               -----------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",793 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
    794    004B36              #ifdef __DEBUG_AFTER_WRITE__
    796    004B36              #endif
    797    004B36 B63F                         jmp     InitTx
    798    004B38                FlashWr_44:
    799    004B38 0744                         mov     R4, R7                 
                                                            ;  R7-Buffer
                                                            Data
    800    004B3A 0D12                         push    R13
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",800 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    801    004B3C              
    802    004B3C B2D00020901C                 bis     #Flash_EraseWr_B,
  &Status01 // flash erase write
    803    004B42              
    804    004B42 B012D245                     call    #FR_WRITE              
  // @R7 -> @R8 N=R9
    805    004B46 B2C00020901C                 bic     #Flash_EraseWr_B,
  &Status01 // flash erase write
    806    004B4C 3D41                         pop     R13
    807    004B4E AA3F                         jmp     InitTx
    808    004B50              //==============================================
                               ================================
    809    004B50              cpy_nwk         
    810    004B50 A2C3881C                     bic     #Route_Field_B,
  &StatusMB0
    811    004B54 F5D010000000                 bis.b   #ID_RespondField, 0(R5) 
         // set Respond Field
    812    004B5A 1553                         inc     R5
    813    004B5C                              
    814    004B5C 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",814 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    815    004B5E 0D12                         push    R13
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",815 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    816    004B60 3C400B00                     mov     #NWK_lenCommand-1, R12  
         
    817    004B64 6D45                         mov.b   @R5, R13
    818    004B66 7DF03000                     and.b   #ID_RouteField >>8,
  R13
    819    004B6A 7D901000                     cmp.b   #0x10, R13              
         // Route frame tupe 01 ?
    820    004B6E 0620                         jne     _to_cpy
    821    004B70 A2D3881C                     bis     #Route_Field_B,
  &StatusMB0
    822    004B74 3E801C00                     sub     #NWK_lenRouteFrame_01,
  R14              
    823    004B78 3C501C00                     add     #NWK_lenRouteFrame_01,
  R12              
    824    004B7C              _to_cpy         
    825    004B7C 0E12                         push    R14
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\ModBus5x2com.s43",825 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    826    004B7E 0E4C                         mov     R12, R14                
                                                                    // len -
                                                             R14
    827    004B80 0C44                         mov     R4, R12                 
                                                                   // src -
                                                            R12
    828    004B82 0D45                         mov     R5, R13                 
                                                                   // dst -
                                                            R13
    829    004B84 B0128A45                     call    #CopyData               
         // src - R12, dst - R13,  len - R14
    830    004B88 044C                         mov     R12, R4
    831    004B8A 054D                         mov     R13, R5                 
                                                                    
    832    004B8C 3E41                         pop     R14
    833    004B8E 3D41                         pop     R13
    834    004B90 3C41                         pop     R12
    835    004B92 2482                         sub     #4, R4
    836    004B94 3041                         ret
    837    004B96              //==============================================
                               ================================
    838    004B96              TestAccessWrAddr:
    839    004B96 0A4B                         mov.w   R11, R10
    840    004B98 3AF07000                     and.w   #MaskWrX, R10   ; test
                                                                  only
                                                                  WrX!!!
    841    004B9C 3A907000                     cmp.w   #MaskWrX, R10
    842    004BA0 053C                         jmp     TstAA
    843    004BA2              TestAccessRdAddr:
    844    004BA2 0A4B                         mov.w   R11, R10
    845    004BA4 3AF00700                     and.w   #MaskRdX, R10   ; test
                                                                  only
                                                                  RdX!!!
    846    004BA8 3A900700                     cmp.w   #MaskRdX, R10
    847    004BAC 0A24                 TstAA:  jz      ReturnError
    848    004BAE 173C                         jmp     ReturnOk        ; return
                                                                        status
                                                                        Ok!
    849    004BB0              ;-----------------------------------------------
                               -
    850    004BB0              BlockToRealAddr:        // R7=BlockID,
                                R8=OffSet, R9=Nbyte, -> R15=SizeBlocl,
                                R7=StartAddrBlock, R8=Address, R11=low ACCESS
                                LEVEL & high  LOCATION
    851    004BB0 3A408278                     mov.w   #Block_Header,
                                                                       R10
    852    004BB4                NextBlock:            
    853    004BB4 679A                         cmp.b   @R10, R7
    854    004BB6 1324                         jeq     ReturnOk        ;
                                                                        Present
                                                                        Block
    855    004BB8 3A501000                     add.w   #16, R10
    856    004BBC 3A90F278                     cmp.w   #EndBlock_Header,
                                                                          R10
    857    004BC0 F92B                         jlo     NextBlock       ; Not
                                                                        Block
    858    004BC2              ReturnError:
    859    004BC2 22C3                         clrz                    ; return
                                                                        status
                                                                        Error!
    860    004BC4 3041                         ret
    861    004BC6              TstAddrBlock:
    862    004BC6 2A53                         incd    R10
    863    004BC8 3B4A                         mov.w   @R10+, R11      ; R11 -
                                                             low ACCESS LEVEL &
                                                             high  LOCATION
    864    004BCA 374A                         mov.w   @R10+, R7       ; R7 -
                                                             Start Address
                                                             Block
    865    004BCC 2A53                         incd    R10
    866    004BCE 3F4A                         mov.w   @R10+, R15      ; R15 -
                                                             Size Block
    867    004BD0 2A53                         incd    R10
    868    004BD2 364A                         mov.w   @R10+, R6       ;
                                                             проверить! (R6) -
                                                             PTR  for
                                                             PTR_TUPE_BLOCK
    869    004BD4                              
    870    004BD4 0A48                         mov.w   R8, R10         ; test
                                                            Offset+Nbyte <
                                                            SizeBlock
    871    004BD6 0A59                         add.w   R9, R10
    872    004BD8 0F9A                         cmp.w   R10, R15         ; R15 -
                                                             Size Block
    873    004BDA F32B                         jlo     ReturnError
    874    004BDC 0857                         add.w   R7, R8          ; calc 
                                                            Address to read or
                                                            write
    875    004BDE              ReturnOk:               
    876    004BDE 22D3                         setz                    ; return
                                                                        status
                                                                        Ok!
    877    004BE0 3041                         ret
    878    004BE2              //==============================================
                               ================================
    879    004BE2              WaitRxDataUART                                  
                                       // wait if Rx UART active
    880    004BE2 3041                         ret
    881    004BE4              //==============================================
                               ================================
    882    004BE4              ;-----------------------------------------------
                               --------------------------------
    883    004BE4              ;           ***** Calculation CRC16 *****
    884    004BE4              ;-----------------------------------------------
                               --------------------------------
    885    00EAA8              NotPolynom  equ 0xEAA8
    886    004BE4              /*              
    887    004BE4                                                             
                                ; Test CRC16  --> R4 = 0xFFFF --> OK!!!
    888    004BE4                              mov.w   #0xFFFF, &CRC16Rx      
                                ; CRC16Rx = 0xFFFF init
    889    004BE4                              mov.b   #low NotPolynom, R5    
                                ;  NotPolynom  equ 0xEAA8
    890    004BE4                              call    #RxCRC16_ADD
    891    004BE4                              mov.b   #high NotPolynom,
                                R5
    892    004BE4                              call    #RxCRC16_ADD
    893    004BE4                              mov.w   &CRC16Rx, R4
    894    004BE4                              jmp     wwwww
    895    004BE4              ;InitCRC:
    896    004BE4              ;               mov.w   #0xFFFF, &CRC16Rx      
                                ; CRC16Rx = 0xFFFF init
    897    004BE4              ;               ret
    898    004BE4              */
    899    004BE4              ;-----------------------------------------------
                               -               
    900    004BE4              RxCRC16_ADD0:                                  
                                ; Add new byte to CRC16 (34 cycle)
    901    004BE4                      //      push    R5
    902    004BE4 55E2841C                     xor.b   &CRC16Rx0, R5
    903    004BE8 D245144C841C                 mov.b   TabCRC_Hi(R5),
                                                                  &CRC16Rx0
    904    004BEE D2E2851C841C                 xor.b   &CRC16Rx0+1, &CRC16Rx0
    905    004BF4 D245144D851C                 mov.b   TabCRC_Lo(R5),
                                                                  &CRC16Rx0+1
    906    004BFA                      //      pop     R5
    907    004BFA 3041                         ret
    908    004BFC              ;-----------------------------------------------
                               -               
    909    004BFC              TxCRC16_ADD0:                                  
                                ; Add new byte to CRC16 (34 cycle)
    910    004BFC                      //      push    R5
    911    004BFC 55E2861C                     xor.b   &CRC16Tx0, R5
    912    004C00 D245144C861C                 mov.b   TabCRC_Hi(R5),
                                                                  &CRC16Tx0
    913    004C06 D2E2871C861C                 xor.b   &CRC16Tx0+1, &CRC16Tx0
    914    004C0C D245144D871C                 mov.b   TabCRC_Lo(R5),
                                                                  &CRC16Tx0+1
    915    004C12                      //      pop     R5
    916    004C12 3041                         ret
    917    004C14              ;-----------------------------------------------
                               -               
    918    004C14              ;-----------------------------------------------
                               -               
    919    004C14              #ifdef  __COM_PORT_A1__
    937    004C14              #endif
    938    004C14              ;-----------------------------------------------
                               -               
    939    004C14              ;-----------------------------------------------
                               -               
    940    004C14              TabCRC_Hi:
    941    004C14 00C1814001C0*  db  0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80,
                                       0x41, 0x01, 0xC0, 0x80, 0x41, 0x00,
                                       0xC1, 0x81
    942    004C23 4001C0804100*  db  0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
                                       0x81, 0x40, 0x00, 0xC1, 0x81, 0x40,
                                       0x01, 0xC0
    943    004C32 804101C08041*  db  0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00,
                                       0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
                                       0x40, 0x01
    944    004C41 C0804100C181*  db  0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
                                       0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
                                       0x80, 0x41
    945    004C50 00C1814001C0*  db  0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80,
                                       0x41, 0x00, 0xC1, 0x81, 0x40, 0x00,
                                       0xC1, 0x81
    946    004C5F 4001C0804100*  db  0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
                                       0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
                                       0x01, 0xC0
    947    004C6E 804100C18140*  db  0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00,
                                       0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80,
                                       0x41, 0x01
    948    004C7D C0804100C181*  db  0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
                                       0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1,
                                       0x81, 0x40
    949    004C8C 00C1814001C0*  db  0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80,
                                       0x41, 0x01, 0xC0, 0x80, 0x41, 0x00,
                                       0xC1, 0x81
    950    004C9B 4000C1814001*  db  0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
                                       0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
                                       0x01, 0xC0
    951    004CAA 804101C08041*  db  0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00,
                                       0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
                                       0x40, 0x01
    952    004CB9 C0804101C080*  db  0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
                                       0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
                                       0x80, 0x41
    953    004CC8 00C1814000C1*  db  0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
                                       0x40, 0x01, 0xC0, 0x80, 0x41, 0x00,
                                       0xC1, 0x81
    954    004CD7 4001C0804101*  db  0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
                                       0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
                                       0x01, 0xC0
    955    004CE6 804100C18140*  db  0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00,
                                       0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80,
                                       0x41, 0x01
    956    004CF5 C0804100C181*  db  0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
                                       0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
                                       0x80, 0x41
    957    004D04 00C1814001C0*  db  0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80,
                                       0x41, 0x01, 0xC0, 0x80, 0x41, 0x00,
                                       0xC1, 0x81
    958    004D13 40             db  0x40
    959    004D14              
    960    004D14              TabCRC_Lo:
    961    004D14 00C0C101C303*  db  0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02,
                                       0xC2, 0xC6, 0x06, 0x07, 0xC7, 0x05,
                                       0xC5, 0xC4
    962    004D23 04CC0C0DCD0F*  db  0x04, 0xCC, 0x0C, 0x0D, 0xCD, 0x0F, 0xCF,
                                       0xCE, 0x0E, 0x0A, 0xCA, 0xCB, 0x0B,
                                       0xC9, 0x09
    963    004D32 08C8D81819D9*  db  0x08, 0xC8, 0xD8, 0x18, 0x19, 0xD9, 0x1B,
                                       0xDB, 0xDA, 0x1A, 0x1E, 0xDE, 0xDF,
                                       0x1F, 0xDD
    964    004D41 1D1CDC14D4D5*  db  0x1D, 0x1C, 0xDC, 0x14, 0xD4, 0xD5, 0x15,
                                       0xD7, 0x17, 0x16, 0xD6, 0xD2, 0x12,
                                       0x13, 0xD3
    965    004D50 11D1D010F030*  db  0x11, 0xD1, 0xD0, 0x10, 0xF0, 0x30, 0x31,
                                       0xF1, 0x33, 0xF3, 0xF2, 0x32, 0x36,
                                       0xF6, 0xF7
    966    004D5F 37F53534F43C*  db  0x37, 0xF5, 0x35, 0x34, 0xF4, 0x3C, 0xFC,
                                       0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE,
                                       0xFA, 0x3A
    967    004D6E 3BFB39F9F838*  db  0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38, 0x28,
                                       0xE8, 0xE9, 0x29, 0xEB, 0x2B, 0x2A,
                                       0xEA, 0xEE
    968    004D7D 2E2FEF2DEDEC*  db  0x2E, 0x2F, 0xEF, 0x2D, 0xED, 0xEC, 0x2C,
                                       0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7,
                                       0xE6, 0x26
    969    004D8C 22E2E323E121*  db  0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20,
                                       0xE0, 0xA0, 0x60, 0x61, 0xA1, 0x63,
                                       0xA3, 0xA2
    970    004D9B 6266A6A767A5*  db  0x62, 0x66, 0xA6, 0xA7, 0x67, 0xA5, 0x65,
                                       0x64, 0xA4, 0x6C, 0xAC, 0xAD, 0x6D,
                                       0xAF, 0x6F
    971    004DAA 6EAEAA6A6BAB*  db  0x6E, 0xAE, 0xAA, 0x6A, 0x6B, 0xAB, 0x69,
                                       0xA9, 0xA8, 0x68, 0x78, 0xB8, 0xB9,
                                       0x79, 0xBB
    972    004DB9 7B7ABABE7E7F*  db  0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF,
                                       0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74,
                                       0x75, 0xB5
    973    004DC8 77B7B67672B2*  db  0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3,
                                       0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50,
                                       0x90, 0x91
    974    004DD7 519353529296*  db  0x51, 0x93, 0x53, 0x52, 0x92, 0x96, 0x56,
                                       0x57, 0x97, 0x55, 0x95, 0x94, 0x54,
                                       0x9C, 0x5C
    975    004DE6 5D9D5F9F9E5E*  db  0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A,
                                       0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58,
                                       0x98, 0x88
    976    004DF5 4849894B8B8A*  db  0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A,
                                       0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D,
                                       0x4C, 0x8C
    977    004E04 448485458747*  db  0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46,
                                       0x86, 0x82, 0x42, 0x43, 0x83, 0x41,
                                       0x81, 0x80
    978    004E13 40             db  0x40
    979    004E14              ;-----------------------------------------------
                               --------------------------------
    928    004E14              //#include "MFS5.s43"                           
                                       ; #define controlled include file
                                
    929    004E14              #include "UELEC_01_Mesage.s43"                  
                                       ; #define controlled include file
      1    004E14              //==============================================
                               ================================
      2    004E14              //========================== Service Measage
                                UELEC =============================
      3    004E14              //==============================================
                               ================================
      4    004E14              #define PtrTx   R5
      5    004E14              #define _NWK_FCF_               0x40
      6    004E14              #define _DST_ADR_               0x00
      7    004E14              #define _MES_EXEPT_CODE_        0xE0    // for
                                EXPAND MESSAGE 
      8    004E14              #define N_PARAMS                32+6    // byte
                                for EXPAND MESSAGE 
      9    004E14              #define _ID_TYPE_               0x0021  // for
                                MD PULSE
     10    004E14              #define PARAMS_32               D_STATUS
     11    004E14              //==============
     12    004E14              ServiceMessage
     13    004E14 B2B04000F81C                 bit     #MESSAGE_REQ_B,
  &StatusAPP      // Meassage result request?
     14    004E1A 0C24                         jz      _Ex_serv_mesage
     15    004E1C              ServiceMes
     16    004E1C B2B000040818                 bit     #MESSAGE_ON_B, &C_FLAGS 
                                                                             
                                                                       //
                                                                       Message
                                                                       ON?
     17    004E22 0524                         jz      _Ex_serv_m
     18    004E24 B2B03002881C                 bit     #RxOk_B|RxData_B|TxData_
 B, &StatusMB0
     19    004E2A 0524                         jz      MakeMessage
     20    004E2C 3041                         ret
     21    004E2E              _Ex_serv_m
     22    004E2E B2C04000F81C                 bic     #MESSAGE_REQ_B,
  &StatusAPP      // clr Meassage request
     23    004E34              _Ex_serv_mesage
     24    004E34 3041                         ret
     25    004E36              //==============
     26    004E36              MakeMessage
     27    004E36 3540401C                     mov     #TxBuffer0, PtrTx
     28    004E3A D54206180000                 mov.b   &C_DEVICE_ADDR,
                                                                        0(PtrTx
                                                                       )
     29    004E40 F54040000100                 mov.b   #LOW _NWK_FCF_,
  1(PtrTx)
     30    004E46 C5430200                     mov.b   #HIGH _NWK_FCF_,
  2(PtrTx)
     31    004E4A C5430300                     mov.b   #LOW _DST_ADR_,
  3(PtrTx)
     32    004E4E C5430400                     mov.b   #HIGH _DST_ADR_,
  4(PtrTx)
     33    004E52 D54206180500                 mov.b   &C_DEVICE_ADDR+0,
                                                                       5(PtrTx)
     34    004E58 D54207180600                 mov.b   &C_DEVICE_ADDR+1,
                                                                       6(PtrTx)
     35    004E5E 92538E1C     _inc_sn         inc     &SN__
     36    004E62 FD27                         jz      _inc_sn
     37    004E64 D5428E1C0700                 mov.b   &SN__+0, 7(PtrTx)
     38    004E6A D5428F1C0800                 mov.b   &SN__+1, 8(PtrTx)
     39    004E70                              
     40    004E70 1C42C41C                     mov     &N_DATA_MES, R12
     41    004E74 3C502600                     add     #N_PARAMS, R12
     42    004E78 C54C0A00                     mov.b   R12, 10(PtrTx)          
                                                                    //
                                                             N
     43    004E7C 8C10                         swpb    R12
     44    004E7E 7C50E000                     add.b   #_MES_EXEPT_CODE_,
  R12
     45    004E82 C54C0900                     mov.b   R12, 9(PtrTx)           
                                                                    //
                                                             ExceptCode
                                                             
     46    004E86 0212                     push  SR
                                           push  SR
                               ----------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Mesage.s43",46 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to
                                avoid warning.
     47    004E88 32C2                     dint
     48    004E8A 0343                         nop
     49    004E8C D542241D0B00                 mov.b   &D_SEC_256, 11(PtrTx)   
                                                                           //
                                                                    star N
                                                                    byte
     50    004E92 D542251D0C00                 mov.b   &D_SEC, 12(PtrTx)
     51    004E98 D542261D0D00                 mov.b   &D_MIN, 13(PtrTx)
     52    004E9E D542271D0E00                 mov.b   &D_HR, 14(PtrTx)
     53    004EA4 3241                     pop   SR
                                           pop   SR
                               ---------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Mesage.s43",53 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by th
                               e architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Mesage.s43",53 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by th
                               e architecture
     54    004EA6 F54021000F00                 mov.b   #LOW _ID_TYPE_,
  15(PtrTx)       // _ID_TYPE_
     55    004EAC C5431000                     mov.b   #HIGH _ID_TYPE_,
  16(PtrTx)
     56    004EB0                              
     57    004EB0 35501100                     add     #17, PtrTx
     58    004EB4 0D45                         mov     PtrTx, R13              
                                                                      // Params
                                                               32 skip!!!
     59    004EB6 3D502000                     add     #32, R13                
         // DATA 2048
     60    004EBA                              
     61    004EBA 1C42C21C                     mov     &DATA_MES, R12
     62    004EBE 1E42C41C                     mov     &N_DATA_MES, R14
     63    004EC2                              
     64    004EC2                              
     65    004EC2                      //      call    #CopyWordSh            
                                // src - R12, dst - R13,  length - R14
     66    004EC2                      //      call    #CopyWordStatSh        
                                // 1ch  src - R12, dst - R13,  length - R14
                                (R11,R10,R9,R8,R7)
     67    004EC2                      //      mov     R7, &st_Min
     68    004EC2                      //      mov     R8, &st_Max
     69    004EC2                      //      mov     R9, &D_Avg             
                                // result!
     70    004EC2              _end_cpy_data   
     71    004EC2              //      m_swap  R13, PtrTx              // ptr
                                Data
     72    004EC2 3C402C1D                     mov     #PARAMS_32, R12        
                                                                    // write
                                                                    Params32
                                                                    after DATA
                                                                    2048, min
                                                                    max
                                                                    valid!!!
     73    004EC6 3E402000                     mov     #32, R14
     74    004ECA B012145A                     call    #CopyWord              
  // src - R12, dst - R13,  length - R14
     75    004ECE                              
     76    004ECE              SendLongMessage
     77    004ECE                      //      bis.b   #LED_GREEN_B
     78    004ECE 3580401C                     sub     #TxBuffer0, PtrTx
     79    004ED2 1583                         dec     PtrTx
     80    004ED4 B0124049                     call    #InitTxUART0
     81    004ED8                      //      call    #Set_UELEC_MODE         
                                       // app_MODE --> D_STATUS 
     82    004ED8 AA3F                         jmp     _Ex_serv_m
     83    004EDA              //==============================================
                               ================================
     84    004EDA              
     85    004EDA              
     86    004EDA              
     87    004EDA              
     88    004EDA              
     89    004EDA              
     90    004EDA              
     91    004EDA              
    930    004EDA              #include "eUSCI_B0_I2C.s43"                     
                                       ; #define controlled include file
      1    004EDA              
      2    004EDA              //**********************************************
                               ********************************
      3    004EDA              //  MSP430FRxxx eUSCI_B0 I2C Master TX/RX bytes
                                
      4    004EDA              //**********************************************
                               ********************************
      5    004EDA              
      6    004EDA              //----------------------------------------------
                               --------------------------------
      7    004EDA              // -----------------  MACRO I2C  ---------------
                               ---  
      8    004EDA              //----------------------------------------------
                               --------------------------------
      9    004EDA              m_wait_Rx_i2c   MACRO
     10    004EDA                              LOCAL   _lll    
     11    004EDA              _lll            bit     #I2C_RxOk_B
     12    004EDA                              jz      _lll
     13    004EDA                              ENDM
     14    004EDA              //----------------------------------------
     15    004EDA                              
     16    004EDA              m_wait_Tx_i2c   MACRO
     17    004EDA                              LOCAL   _lll    
     18    004EDA              _lll            bit     #I2C_TxOk_B
     19    004EDA                              jz      _lll
     20    004EDA                              ENDM
     21    004EDA              //----------------------------------------
     22    004EDA              m_wait_RDY_i2c  MACRO
     23    004EDA                              LOCAL   _lll    
     24    004EDA              _lll            
     25    004EDA                              bit     #UCBBUSY, &UCB0STATW
     26    004EDA                              jnz     _lll
     27    004EDA                              ENDM
     28    004EDA              //----------------------------------------
     29    004EDA              m_Reset_i2c     MACRO
     30    004EDA                              bis     #UCSWRST, &UCB0CTLW0    
                                               // put eUSCI_B in reset
                                state
     31    004EDA                              ENDM
     32    004EDA              //----------------------------------------------
                               --------------------------------
     33    004EDA              
     34    004EDA              
     35    000660              Slave_address  = UCB0I2CSA
     36    004EDA              //----------------------------------------------
                               --------------------------------
     37    004EDA              //----------------------------------------------
                               --------------------------------
     38    004EDA              Init_USCI_I2C_B0         // Configure eUSCI_B0
                                for I2C mode
     39    004EDA B012F64E                     call    #BusClearI2C
     40    004EDE 92D34006                     bis     #UCSWRST, &UCB0CTLW0    
                 // put eUSCI_B in reset state
     41    004EE2 B240C10F4006                 mov     #UCSWRST|UCMODE_3|UCMST|
 UCSYNC|UCSSEL_3, &UCB0CTLW0     // I2C master mode, SMCLK
     42    004EE8 B2401F004606         mov     #(SMCLK_f/400000)+1, &UCB0BRW   
                                                                 // baudrate =
                                                          400kHz
     43    004EEE 92C34006                     bic     #UCSWRST, &UCB0CTLW0    
                 // clear reset register
     44    004EF2 22D3                         setz    // ok
     45    004EF4 3041                         ret
     46    004EF6              //--------------                
     47    004EF6              BusClearI2C
     48    004EF6 F2C0C0000C02                 bic.b   #SCL_SDA        // I2C
                                                                        to I/O
                                                                        
     49    004EFC F2D080000402                 bis.b   #SCL_DIR        //
                                                                        
     50    004F02 F2C080000202                 bic.b   #SCL_OUT        // SCL=0
                                                                        
     51    004F08 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",51 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to av
                               oid warning.
     52    004F0A F2D040000402                 bis.b   #SDA_DIR        // SDA=0
                                                                        Pdir(SD
                                                                       A)=1 на
                                                                        линиях
                                                                        SCL и
                                                                        SDA
                                                                        получил
                                                                       ся ноль
                                                                        -
                                                                        исходна
                                                                       я
                                                                        позиция
                                                                        для
                                                                        STOP.
     53    004F10 F2D080000202                 bis.b   #SCL_OUT        // SCL=1
                                                                        Pout(SC
                                                                       L)=1 
                                                                        
     54    004F16 0D12                         push    R13
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",54 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to av
                               oid warning.
     55    004F18 F2C040000402                 bic.b   #SDA_DIR        // SDA=1
                                                                        Pdir(SD
                                                                       A)=0
                                                                        провёл
                                                                        1й STOP
                                                                        на
                                                                        шине.
     56    004F1E 3D400900                     mov     #9, R13         // 9
                                                                        CLK
     57    004F22 F2D080000202 _l_10_clk         bis.b #SCL_OUT        //
                                                                        SCL=1
     58    004F28 3C400500                       mov   #5, R12      //
                                                                     5uS
     59    004F2C B012A845                       call    #halMcuWaitUs
     60    004F30 F2C080000202                   bic.b #SCL_OUT        //
                                                                        SCL=0
     61    004F36 3C400500                       mov   #5, R12      //
                                                                     5uS
     62    004F3A B012A845                       call    #halMcuWaitUs
     63    004F3E 1D83                         dec     R13
     64    004F40 F023                         jnz     _l_10_clk
     65    004F42 F2D040000402                 bis.b   #SDA_DIR        // SDA=0
                                                                        на
                                                                        линиях
                                                                        SCL и
                                                                        SDA
                                                                        ноль -
                                                                        исходна
                                                                       я
                                                                        позиция
                                                                        для
                                                                        второго
                                                                        STOP.
     66    004F48 F2D080000202                 bis.b   #SCL_OUT        //
                                                                        SCL=1
     67    004F4E 0343                         nop
     68    004F50 F2C040000402                 bic.b   #SDA_DIR        // SDA=1
                                                                        Pdir(SD
                                                                       A)=0
                                                                        провёл
                                                                        2й STOP
                                                                        на
                                                                        шине.
     69    004F56 3D41                         pop     R13
     70    004F58 3C41                         pop     R12
     71    004F5A F2D0C0000C02                 bis.b   #SCL_SDA        // I/O
                                                                        to IIC
                                                                        module
     72    004F60 3041                         ret                             
  
     73    004F62              //----------------------------------------------
                               --------------------------------
     74    004F62              /*    no used only Rx !
     75    004F62              USCI_I2C_Rx2            // Slave address,
                                AddrREG 
     76    004F62                              mov     #2, &I2C_DataCnt
     77    004F62              USCI_I2C_Rxn            // Slave address,
                                AddrREG, I2C_DataCnt
     78    004F62                      mov     #AddrREG, &I2C_DataPtr
     79    004F62                              bis     #UCSWRST, &UCB0CTLW0    
                                               // put eUSCI_B in reset
                                state
     80    004F62                              bis     #UCASTP_2, &UCB0CTLW1   
                                               // Automatic stop generated
                                after UCB0TBCNT is reached
     81    004F62                              mov     &I2C_DataCnt, &UCB0TBCNT
                                                       // number of bytes to be
                                received
     82    004F62                              bic     #UCSWRST|UCTR|UCTXSTT,
                                &UCB0CTLW0       // clear reset register
     83    004F62                              mov     #UCRXIE0|UCNACKIE|UCSTPI
                               E, &UCB0IE
     84    004F62                              bic     #I2C_Rx_Tx_St_B
     85    004F62                              bis     #UCTXSTT, &UCB0CTLW0    
                                               // I2C start condition
     86    004F62                              clr     &I2C_cntNAC             
                                               // clr cnt NAC
     87    004F62                              ret
     88    004F62              */              
     89    004F62              //----------------------
     90    004F62              USCI_I2C_Tx2            // Slave address,
                                AddrREG
     91    004F62 A2439E1C                     mov     #2, &I2C_TxCnt
     92    004F66              //USCI_I2C_Txn          // Slave address,
                                AddrREG, I2C_TxCnt
     93    004F66 8243A01C                     mov     #0, &I2C_DataCnt
     94    004F6A B240A81CA21C                 mov     #AddrREG, &I2C_TxPtr    
                                                                           //
                                                                  ptr
     95    004F70              USCI_I2C_TxnPtr         // Slave address,
                                I2C_TxCnt, I2C_TxPtr
     96    004F70 92D34006                     bis     #UCSWRST, &UCB0CTLW0    
                 // put eUSCI_B in reset state
     97    004F74 B2C00C004206                 bic     #UCASTP_3, &UCB0CTLW1   
                 // CLR! Automatic stop generated after UCB0TBCNT
     98    004F7A B2C003004006                 bic     #UCSWRST|UCTXSTT,
  &UCB0CTLW0            // clear reset register
     99    004F80 B2402A006A06                 mov     #UCTXIE0|UCNACKIE|UCSTPI
 E, &UCB0IE
    100    004F86 B2C01300921C                 bic     #I2C_Rx_Tx_St_B
    101    004F8C B2D012004006                 bis     #UCTXSTT|UCTR,
  &UCB0CTLW0               // I2C start condition
    102    004F92 8243A61C                     clr     &I2C_cntNAC             
                 // clr cnt NAC
    103    004F96 3041                         ret
    104    004F98              //----------------------
    105    004F98              USCI_I2C_TxAddr1_RxData2 // Slave address,
                                AddrREG
    106    004F98 A243A01C                     mov     #2, &I2C_DataCnt
    107    004F9C              USCI_I2C_TxAddr1_RxDatan // Slave address,
                                AddrREG, I2C_DataCnt -> AddrREG
    108    004F9C 92439E1C                     mov     #1, &I2C_TxCnt          
         // tx cnt
    109    004FA0 B240A81CA41C _tnrn           mov     #AddrREG, &I2C_DataPtr
    110    004FA6 B240A81CA21C                 mov     #AddrREG, &I2C_TxPtr    
                                                                    //
                                                                  ptr
    111    004FAC              USCI_I2C_TxAddrn_RxDatan // Slave address,
                                AddrREG, I2C_TxCnt, I2C_DataCnt, I2C_DataPtr,
                                I2C_TxPtr
    112    004FAC 92D34006                     bis     #UCSWRST, &UCB0CTLW0    
                 // put eUSCI_B in reset state
    113    004FB0 B2C006004006                 bic     #UCTXSTT|UCTXSTP,
  &UCB0CTLW0 
    114    004FB6 B2C00C004206                 bic     #UCASTP_3, &UCB0CTLW1
  
    115    004FBC 9292A41CA21C                 cmp     &I2C_DataPtr, &I2C_TxPtr
                                                                               
                                                                           //
                                                                      Rx>Tx?
    116    004FC2 0328                         jlo     _set_stop_gen
    117    004FC4 A2D24206                     bis     #UCASTP_1, &UCB0CTLW1   
         // если Rx=<Tx interrupt generated after UCB0TBCNT is reached
    118    004FC8 023C                         jmp     _go_xx_gen
    119    004FCA              _set_stop_gen           
    120    004FCA B2D24206                     bis     #UCASTP_2, &UCB0CTLW1   
         // если Rx>Tx Automatic stop generated after UCB0TBCNT is reached
    121    004FCE 9242A01C4A06 _go_xx_gen      mov     &I2C_DataCnt, &UCB0TBCNT
                                                                               
                                                                               
                                                                         //
                                                                      number of
                                                                      bytes I2C
                                                                      trsaction
                                                                     s
    122    004FD4 92C34006                     bic     #UCSWRST, &UCB0CTLW0    
                 // clear reset register
    123    004FD8 B24023006A06                 mov     #UCRXIE0|UCTXIE0|UCNACKI
 E, &UCB0IE   // разрешаются в прерывании -> UCBCNTIE|UCSTPIE
    124    004FDE B2C01300921C                 bic     #I2C_Rx_Tx_St_B
    125    004FE4 A2D2921C                     bis     #I2C_rSTT_B             
                 // repeet Start mode
    126    004FE8 B2D012004006                 bis     #UCTXSTT|UCTR,
  &UCB0CTLW0               // I2C start condition
    127    004FEE 8243A61C                     clr     &I2C_cntNAC             
                 // clr cnt NAC
    128    004FF2 3041                         ret
    129    004FF4              //----------------------------------------------
                               --------------------------------
    130    004FF4              // unsigned char USCI_I2C_slave_present(unsigned
                                char slave_address)
    131    004FF4              // This function is used to look for a slave
                                address on the I2C bus.  
    132    004FF4              //
    133    004FF4              // IN:   unsigned char slave_address  =>  Slave
                                Address
    134    004FF4              // OUT:  unsigned char                =>  0:
                                address was not found, 
    135    004FF4              //                                        1:
                                address found
    136    004FF4              //----------------------------------------------
                               --------------------------------
    137    004FF4              USCI_I2C_slave_present  // R12 slave_address =>
                                R12 returnValue = !(UCB0STAT & UCNACKIFG)
    138    004FF4 12126A06             push.w  &UCB0IE                 // store
                                                                        IE
                                                                        registe
                                                                       r
    139    004FF8 12126006             push.w  &UCB0I2CSA              // store
                                                                        slave
                                                                        address
    140    004FFC 82436A06             clr     &UCB0IE                 // no
                                                                        all
                                                                        interru
                                                                       pt
    141    005000 92D34006       bis   #UCSWRST, &UCB0CTLW0            // put
                                                                        eUSCI_B
                                                                        in
                                                                        reset
                                                                        state
    142    005004 824C6006             mov     R12, &UCB0I2CSA         // set
                                                     slave address
    143    005008 3C400A00                     mov     #10, R12               
  // delay 10 [uS]
    144    00500C B012A845                     call    #halMcuWaitUs
    145    005010 0212                     push  SR
                                           push  SR
                               ----------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",145 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    146    005012 32C2                     dint
                                           dint
                               ----------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",146 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
    147    005014 92C34006       bic   #UCSWRST, &UCB0CTLW0            // clear
                                                                        reset
                                                                        registe
                                                                       r
    148    005018 3C400A00                     mov     #10, R12        // delay
                                                                        10
                                                                        [uS]
    149    00501C B012A845                     call    #halMcuWaitUs
    150    005020 B2D016004006         bis     #UCTR|UCTXSTT|UCTXSTP,
  &UCB0CTLW0 // I2C TX, start condition
    151    005026 3C40E803             mov     #1000, R12              // N =
                                                                        100
    152    00502A              _w_stp  
    153    00502A A2B24006             bit     #UCTXSTP, &UCB0CTLW0
    154    00502E 0624                 jz      _w_ret
    155    005030 B0125050             call    #WaitN_initIIC          // wait
                                                                        N
                                                                        cyckles
                                                                        & init
                                                                        IIC
    156    005034 FA23                 jnz     _w_stp
    157    005036              _err_dev
    158    005036 3C402000             mov     #UCNACKIFG, R12
    159    00503A 023C                 jmp     _w_ret_e
    160    00503C                      
    161    00503C 1C426C06     _w_ret  mov     &UCB0IFG, R12           // set
                                                          status... dint!
    162    005040 3241         _w_ret_e    pop SR
                               _w_ret_e    pop SR
                               ---------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",162 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the 
                               architecture
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",162 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the 
                               architecture
    163    005042 B2416006             pop.w   &UCB0I2CSA              //
                                                                        restore
                                                                        slave
                                                                        address
    164    005046 B2416A06             pop.w   &UCB0IE                 //
                                                                        restore
                                                                        IE
                                                                        registe
                                                                       r
    165    00504A 3CF02000             and     #UCNACKIFG, R12          // set
                                                                         Z
    166    00504E 3041                 ret
    167    005050                      
    168    005050              WaitN_initIIC    // wait N cyckles & init
                                IIC
    169    005050 1C83                         dec     R12
    170    005052 4327                         jz      Init_USCI_I2C_B0        
  // Configure eUSCI_B0 for I2C mode
    171    005054 3041                         ret             
    172    005056              //----------------------------------------------
                               --------------------------------
    173    005056              // unsigned char USCI_I2C_notready()
    174    005056              // This function is used to check if there is
                                commuincation in progress. 
    175    005056              //
    176    005056              // OUT:  unsigned char  =>  0: I2C bus is idle,
                                
    177    005056              //                          1: communication is
                                in progress
    178    005056              //----------------------------------------------
                               --------------------------------
    179    005056              USCI_I2C_notready
    180    005056 B2B010004806                 bit     #UCBBUSY, &UCB0STATW
    181    00505C 3041                         ret
    182    00505E              //--------------                
    183    00505E              USCI_I2C_ACK_POLLING
    184    00505E B0126E50                     call    #wait_RDY_I2C          
  
    185    005062 82439E1C                     mov     #0, &I2C_TxCnt
    186    005066 8243A01C                     mov     #0, &I2C_DataCnt
    187    00506A B012704F                     call    #USCI_I2C_TxnPtr  //
                                                                          Slave
                                                                          addre
                                                                         ss,
                                                                          I2C_T
                                                                         xCnt,
                                                                          I2C_T
                                                                         xPtr
    188    00506E              //--------------                
    189    00506E              wait_RDY_I2C    // ... wait I2C Ready
    190    00506E 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",190 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    191    005070 3C40DC05                     mov     #1500, R12      // 5mS =
                                                                        1500
    192    005074              wait_rdiic      
    193    005074 B0125650                     call    #USCI_I2C_notready
    194    005078 0324                         jz      _ex_poll
    195    00507A B0125050                     call    #WaitN_initIIC  // wait
                                                                        N
                                                                        cyckles
                                                                        & init
                                                                        IIC
    196    00507E FA23                         jnz     wait_rdiic
    197    005080 3C41         _ex_poll        pop     R12
    198    005082 3041                         ret
    199    005084              //----------------------------------------------
                               --------------------------------
    200    005084              //----------------------------------------------
                               --------------------------------
    201    005084              EUSCI_B0_VEC    // I2C vectots
    202    005084              USCI_B0_VEC
    203    005084 10526E06                     ADD     &UCB0IV, PC            
                                                                 // Add offset
                                                                 to Jump
    204    005088 0013                         RETI                           
  // Vector 0: No interrupt
    205    00508A 0013                         RETI                           
  // Vector 2: Arbitration lost: UCALIFG     Priority: Highest
    206    00508C 213C                         jmp     I2C_UCNACKIFG   //
                                                                        Vector
                                                                        4: Not
                                                                        acknowl
                                                                       edgment:
                                                                        UCNACKI
                                                                       FG
    207    00508E 0013                         RETI                           
  // Vector 6: Start condition received: UCSTTIFG
    208    005090 613C                         jmp     I2C_UCSTPIFG           
  // Vector 8: Stop condition received: UCSTPIFG
    209    005092 0013                         RETI                           
  // Vector 10: Slave 3 Data received: UCRXIFG3           
    210    005094 0013                         RETI                           
  // Vector 12: Slave 3 Transmit buffer empty:UCTXIFG3 
    211    005096 0013                         RETI                           
  // Vector 14: Slave 2 Data received: UCRXIFG2
    212    005098 0013                         RETI                           
  // Vector 16: Slave 2 Transmit buffer empty: UCTXIFG2
    213    00509A 0013                         RETI                           
  // Vector 18: Slave 1 Data received: UCRXIFG1
    214    00509C 0013                         RETI                           
  // Vector 20: Slave 1 Transmit buffer empty: UCTXIFG1
    215    00509E 043C                         jmp     I2C_UCRXIFG0    //
                                                                        Vector
                                                                        22:
                                                                        Data
                                                                        receive
                                                                       d:
                                                                        UCRXIFG
                                                                       0
    216    0050A0 203C                         jmp     I2C_UCTXIFG0    //
                                                                        Vector
                                                                        24:
                                                                        Transmi
                                                                       t buffer
                                                                        empty:
                                                                        UCTXIFG
                                                                       0
    217    0050A2 113C                         jmp     I2C_UCBCNTIFG   //
                                                                        Vector
                                                                        26:
                                                                        Byte
                                                                        counter
                                                                        zero:
                                                                        UCBCNTI
                                                                       FG
    218    0050A4 0013                         RETI                           
  // Vector 28: Clock low time-out: UCCLTOIFG
    219    0050A6 0013                         RETI                           
  // Vector 30: Nineth bit position: UCBIT9IFG; Priority: Lowest
    220    0050A8                              
    221    0050A8              //------------ rx isr -------------
    222    0050A8              I2C_UCRXIFG0
    223    0050A8 B2D040006A06         bis     #UCBCNTIE, &UCB0IE   
    224    0050AE 0412                         push    R4
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",224 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    225    0050B0 1442A41C                     mov     &I2C_DataPtr, R4        
                                                                       // load
                                                                      Ptr
    226    0050B4 D44096B50000                 mov.b   UCB0RXBUF_, 0(R4)
    227    0050BA 9253A41C                     inc     &I2C_DataPtr            
   // Ptr++
    228    0050BE 3441                         pop     R4
    229    0050C0 9283A01C                     dec     &I2C_DataCnt    // for
                                                                        test!!!
    230    0050C4 0013                         RETI
    231    0050C6              I2C_UCBCNTIFG
    232    0050C6 B2D26A06                     bis     #UCSTPIE, &UCB0IE  
  
    233    0050CA                              //bis   #I2C_RxOk_B
    234    0050CA                              //...                          
                                // Exit LPM0
    235    0050CA              _STP_ex         
    236    0050CA A2D24006                     bis     #UCTXSTP, &UCB0CTLW0   
  // I2C stop condition end Rx
    237    0050CE 0013         _ex_i2c_int     RETI
    238    0050D0              //---------------------------------            
                                
    239    0050D0              I2C_UCNACKIFG
    240    0050D0 9253A61C                     inc     &I2C_cntNAC            
  // cnt NAC ++
    241    0050D4 B2906400A61C                 cmp     #MAX_NAC_N, &I2C_cntNAC
    242    0050DA F72F                         jhs     _STP_ex                
  // STOP exit
    243    0050DC A2D34006                     bis     #UCTXSTT, &UCB0CTLW0   
  // UCTXSTT  resend start if NACK
    244    0050E0 0013                         RETI
    245    0050E2              //------------ tx isr -------------
    246    0050E2              I2C_UCTXIFG0
    247    0050E2 82939E1C                     tst     &I2C_TxCnt
    248    0050E6 2124                         jz      _end_tx_i2c
    249    0050E8 B2B2921C                     bit     #I2C_Fill_B            
  // Fill mode
    250    0050EC 1420                         jnz     _fill_i2c
    251    0050EE 0412         _tx_l           push    R4
                               _tx_l           push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\eUSCI_B0_I2C.s43",251 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to a
                               void warning.
    252    0050F0 1442A21C                     mov     &I2C_TxPtr, R4         
                                                                    // load
                                                                    Ptr
    253    0050F4 F2444E06                     mov.b   @R4+, &UCB0TXBUF_      
                                                            // Load TX
                                                            buffer
    254    0050F8 8244A21C                     mov     R4, &I2C_TxPtr         
                                                            // store Ptr
    255    0050FC 92839E1C                     dec     &I2C_TxCnt             
  // Decrement TX byte counter
    256    005100 3441                         pop     R4
    257    005102 0013                         RETI
    258    005104                              
    259    005104              _Tx_data                
    260    005104 9242A01C9E1C                 mov     &I2C_DataCnt, &I2C_TxCnt
                                                                             //
                                                                      reload
                                                                      Data
                                                                      cnt
    261    00510A 8243A01C                     clr     &I2C_DataCnt            
         // reset Data cnt
    262    00510E 9242A41CA21C                 mov     &I2C_DataPtr, &I2C_TxPtr
                                                                             //
                                                                      reload
                                                                      Data
                                                                      Ptr
    263    005114 EC3F                         jmp     _tx_l                   
         // next Data Tx
    264    005116                              
    265    005116                              
    266    005116              _fill_i2c       
    267    005116 B290AD1CA21C                 cmp     #Buf_OLED, &I2C_TxPtr
    268    00511C E827                         jeq     _tx_l
    269    00511E D242AF1C4E06                 mov.b   &Buf_OLED+2, &UCB0TXBUF_
                                                                         //
                                                                  Load TX
                                                                  buffer
    270    005124 92839E1C                     dec     &I2C_TxCnt             
  // Decrement TX byte counter
    271    005128 0013                         RETI
    272    00512A                              
    273    00512A              _end_tx_i2c                                    
                                // if repiter start clr UCTR, set UCTXSTT
    274    00512A A2C36C06                     bic     #UCTXIFG, &UCB0IFG     
  // Clear USCI_B0 TX int flag
    275    00512E A2B2921C                     bit     #I2C_rSTT_B            
  // repeet Start mode
    276    005132 0820                         jnz     _ReadStartMode
    277    005134 8293A01C                     tst     &I2C_DataCnt
    278    005138 E523                         jnz     _Tx_data
    279    00513A                              //bic   #UCTXIFG, &UCB0IFG     
                                // Clear USCI_B0 TX int flag
    280    00513A A2D24006                     bis     #UCTXSTP, &UCB0CTLW0   
  // I2C stop condition
    281    00513E B2C2921C                     bic     #I2C_Fill_B
    282    005142                      //...                           // Exit
                                LPM0
    283    005142                      //      bis     #I2C_TxOk_B
    284    005142 0013                         RETI
    285    005144              _ReadStartMode
    286    005144                              //bic   #UCTXIFG, &UCB0IFG     
                                // Clear USCI_B0 TX int flag
    287    005144 B2C014004006                 bic     #UCTXSTP|UCTR,
  &UCB0CTLW0 // to resive, no Stop
    288    00514A A2D34006                     bis     #UCTXSTT, &UCB0CTLW0    
   // resend start 
    289    00514E A2C2921C                     bic     #I2C_rSTT_B             
   // repeet Start mode
    290    005152 0013                         RETI
    291    005154              //---------------------------------            
                                
    292    005154              I2C_UCSTPIFG                                   
                                // STOP
    293    005154 A2D3921C                     bis     #I2C_TxOk_B
    294    005158 92D3921C                     bis     #I2C_RxOk_B
    295    00515C 92D34006                     bis     #UCSWRST, &UCB0CTLW0   
  // put eUSCI_B in reset state
    296    005160 0013                         RETI
    297    005162              //---------------------------------            
                                
    298    005162              
    299    005162              
    300    005162              
    301    005162              
    302    005162              
    303    005162              
    304    005162              
    305    005162              
    306    005162              
    307    005162              
    308    005162              
    309    005162              
    310    005162              
    311    005162              
    312    005162              
    931    005162              #include "UELEC_01_ADC12.s43"                   
                                       ; #define controlled include file
      1    005162              //**********************************************
                               ********************************
      2    005162              m_ScopeSinhro   MACRO
      3    005162              #ifdef  __DEBUG_MODE__
      4    005162                              bis.b   #SiNC_B
      5    005162                              nop
      6    005162                              nop
      7    005162                              nop
      8    005162                              bic.b   #SiNC_B
      9    005162              #endif          
     10    005162                              ENDM
     11    005162              m_ScopeSet      MACRO
     12    005162              #ifdef  __DEBUG_MODE__
     13    005162                              bis.b   #SiNC_B
     14    005162              #endif          
     15    005162                              ENDM
     16    005162              m_ScopeClr      MACRO
     17    005162              #ifdef  __DEBUG_MODE__
     18    005162                              bic.b   #SiNC_B
     19    005162              #endif          
     20    005162                              ENDM
     21    005162              //==============================================
                               ================================
     22    005162              //           ***** Init DMA *****
     23    005162              InitDMA
     24    005162                      //      mov     #ENNMI, &DMACTL4       
                                // NMI stop DMA DMA1TSEL__TA4CCR0 
     25    005162 82431005                     clr     &DMA0CTL
     26    005166 82432005                     clr     &DMA1CTL
     27    00516A 82433005                     clr     &DMA2CTL
     28    00516E 82434005                     clr     &DMA3CTL
     29    005172 82435005                     clr     &DMA4CTL
     30    005176 82436005                     clr     &DMA5CTL
     31    00517A                              
     32    00517A 2D43                                 mov     #2, R13         
         // delay 20 [mS] for power meassure
     33    00517C B0129A45                             call    #McuWait_mS     
         // delay N=R13 [mS] 
     34    005180              InitDMA0                                        
                                               // DMA Ch0
     35    005180                      /*      mov     #DMA0TSEL__TA4CCR0|DMA1T
                               SEL__TA4CCR0, &DMACTL0   //  DMA1TSEL__TB0CCR0  
                                   
     36    005180                              mov     #, &DMA0SA_             
                                       
     37    005180                              mov     #, &DMA0DA_
     38    005180                              mov     #, &DMA0SZ              
                                       // Size
     39    005180                              mov     #DMADT_0+DMASRCINCR_3,
                                &DMA0CTL
     40    005180              InitDMA1                                        
                                               // DMA Ch1
     41    005180                              mov     #, &DMA1SA_             
                                       // берет с канала Ch0 !!!               
                                       
     42    005180                              mov     #, &DMA1DA_
     43    005180                              mov     #, &DMA1SZ
     44    005180                              mov     #DMADT_5+DMASRCINCR_3+DM
                               ADSTINCR_2, &DMA1CTL
     45    005180              InitDMA2                                        
                                               // DMA Ch2
     46    005180                              mov     #DMA2TSEL__TA1CCR0|DMA3T
                               SEL__ADC12IFG, &DMACTL1
     47    005180                              mov     #, &DMA2SA_             
                                       
     48    005180                              mov     #, &DMA2DA_            
                                //  TA4CCTL0
     49    005180                              mov     #1, &DMA2SZ             
                                               // size 2 word
     50    005180                              mov     #DMADT_0+DMASRCINCR_3,
                                &DMA2CTL
     51    005180                              
     52    005180              InitDMA3        // фиктивный для АЦП - не
                                перезапускать!        // DMA Ch3     
                                
     53    005180                                      mov     #tmp_DMA3,
                                &DMA3SA_             // DMA3TSEL__ADC12IFG
     54    005180                                      mov     #tmp_DMA3,
                                &DMA3DA_
     55    005180                                      mov     #1, &DMA3SZ
     56    005180                                      mov     #DMADT_4,
                                &DMA3CTL
     57    005180              */                      
     58    005180 3041                         ret
     59    005182              //----------------------------------------------
                               ---------------------------------
     60    005182              //Interrupt handler for DMA0IFG, DMA1IFG,
                                DMA2IFG
     61    005182              //----------------------------------------------
                               ---------------------------------
     62    005182              DMA0_HND
     63    005182 0013                         RETI
     64    005184              //----------------------------------------------
                               ---------
     65    005184              DMA_VEC   
     66    005184 10520E05                     ADD &DMAIV,PC           ; Add
                                                           offset to Jump table
                                                           3
     67    005188 0013                         RETI                    ; Vector
                                                                         0: No
                                                                        interru
                                                                       pt
                                                                        5
     68    00518A FB3F                         JMP DMA0_HND            ; Vector
                                                                         2: DMA
                                                                        channel
                                                                        0
                                                                        2
     69    00518C 0013                         RETI                    ; Vector
                                                                         4: DMA
                                                                        channel
                                                                        1
                                                                        2
     70    00518E 0013                         RETI                    ; Vector
                                                                         6: DMA
                                                                        channel
                                                                        2
                                                                        2
     71    005190 0013                         RETI                    ; Vector
                                                                         8: DMA
                                                                        channel
                                                                        3
                                                                        2
     72    005192 0013                         RETI                    ; Vector
                                                                        10: DMA
                                                                        channel
                                                                        4
                                                                        2
     73    005194                      //      JMP DMA5_HND            ; Vector
                                12: DMA channel 5 2
     74    005194                      //      RETI                    ; Vector
                                14: Reserved 5
     75    005194                      //      RETI                    ; Vector
                                16: Reserved 5 
     76    005194              //--------------
     77    005194              DMA5_HND                        // Vector 12:
                                DMA channel 5
     78    005194                      //      bic     #DMAIFG, &DMA4CTL  //
                                clr interrupt DMA4 
     79    005194                              
     80    005194 1052BE1C                     add     &STM_DSP, PC           
                                                                  
     81    005198 133C                         jmp     _DMA_stop      
                                                                        
     82    00519A 123C                         jmp     _DMA_start     
                                                                        
     83    00519C 113C                         jmp     _DMA_guard             
  // guard interval       
     84    00519E 053C                         jmp     _DMA_sinc      
                                                                        
     85    0051A0 0E3C                         jmp     _DMA_rx_data   
                                                                        
     86    0051A2 0E3C                         jmp     _DMA_end_data
     87    0051A4 013C                         jmp     _DMA_carrier   
                                                                        
     88    0051A6              //------------------
     89    0051A6              _DMA_Barker     // 
     90    0051A6 0013                         RETI
     91    000002              _size__DMA_Barker = ($ - _DMA_Barker)          
                                
     92    0051A8              //------------------
     93    0051A8              _DMA_carrier    // 
     94    0051A8 0013                         RETI
     95    0051AA              //------------------            
     96    0051AA              _DMA_sinc       // 
     97    0051AA                      m_ScopeSinhro   // ____|_____
     97.1  0051AA              #ifdef  __DEBUG_MODE__
     97.2  0051AA F2D020000202                 bis.b   #SiNC_B
     97.3  0051B0 0343                         nop
     97.4  0051B2 0343                         nop
     97.5  0051B4 0343                         nop
     97.6  0051B6 F2C020000202                 bic.b   #SiNC_B
     97.7  0051BC              #endif          
     97.8  0051BC                              ENDM
     98    0051BC 0013                         RETI
     99    0051BE              //------------------            
    100    0051BE              _DMA_rx_data
    101    0051BE 0013                         RETI
    102    0051C0              //------------------            
    103    0051C0              _DMA_stop
    104    0051C0              _DMA_start
    105    0051C0              _DMA_guard
    106    0051C0              _DMA_end_data
    107    0051C0 0013                         RETI
    108    0051C2              //----------------------------------------------
                               ---------
    109    0051C2              //==============================================
                               ================================
    110    0051C2              //======================= LEA function
                                =========================================
    111    0051C2              #define Ladr(x) ((unsigned short)((unsigned
                                long)(x) & 0xffff)>>2)
    112    0051C2              #define Q15(x) (x)<1.0? ((x)>-1.0? (x)*0x8000:0x
                               8000):0x7FFF
    113    0051C2              #define LeaSP 0x3C00/4 //define Lea-Stack to top
                                of LEA memory {32 bit oriented adr.
    114    0051C2              //==============================================
                               ================================
    115    0051C2              InitLEA_Timer24
    116    0051C2 8243840A                     mov     #LWRD (LEATISEL_14|LEATR
 ST|LEATEN), &LEACNF0L
    117    0051C6 B24000E3860A                 mov     #HWRD (LEATISEL_14|LEATR
 ST|LEATEN), &LEACNF0H
    118    0051CC A2D3F40A                     bis     #LEATIE, &LEAIEL        
         // int Timer LEA
    119    0051D0 3041                         ret
    120    0051D2              //-------------------------------------
                                
    121    0051D2              LEA_init__
    122    0051D2 8243840A                     mov     #0, &LEACNF0L          
  //init LEA
    123    0051D6 8243860A                     mov     #0, &LEACNF0H          
  //init LEA
    124    0051DA 8243880A                     mov     #0, &LEACNF1L
    125    0051DE 82438A0A                     mov     #0, &LEACNF1H
    126    0051E2 B240000F8C0A                 mov     #LeaSP, &LEACNF2L
    127    0051E8 B2D01D00F40A                 bis     #LEAPMCMDIE|LEASDIIE|LEA
 OORIE|LEACOVLIE,&LEAIEL // ALL - LEATIE   
    128    0051EE 92D3C00A                     bis     #LEACMDEN, &LEAPMCTLL  
  //enable LEA
    129    0051F2 3041                         ret
    130    0051F4              //-------------------------------------
                                
    131    0051F4              //-------------------------------------
                                
    132    0051F4              init_DATA_for_LEA
    133    0051F4                      //      call    #init_Hi_BUFFER        
                                // init Tab Sinus Cosinus Barker
    134    0051F4                      //      mov     #0, &DetectPozition
    135    0051F4              
    136    0051F4                              
    137    0051F4              nxt_DATA_for_LEA
    138    0051F4              /*              mov     #Const_SH_ADC, &TA4CCR1 
                                       // shift to Zero!
    139    0051F4                              mov     #0, &Derivative
                                
    140    0051F4                              mov     #0, &Preview_Data
    141    0051F4                              clr     &Cnt_EVENT
    142    0051F4                              clr     &FlagsDSP
    143    0051F4                              mov     #Zo_BUF, &Zo_Ptr
    144    0051F4                      
    145    0051F4                              mov     #Xi_BUF, R12           
                                // prepare Xi_BUF
    146    0051F4                              mov     #Len_Buff, R13
    147    0051F4                              call    #LoopClrData           
                                // clr @R12, N=R13
    148    0051F4                              
    149    0051F4                              mov     #PARAM_MAC_DATA, R12    
                                       // LEACMD__MAC
    150    0051F4                              mov     #(Xi_BUF >>2), 0(R12)   
                                       // 0 set X in parameters 
    151    0051F4                              mov     #0,  2(R12)             
                                       // 1 reserved LEACMD__MAC+3
    152    0051F4                              mov     #32,  4(R12)            
                                       // 2 N = 32
    153    0051F4                              mov     #(Hi_COS >>2), 6(R12)   
                                       // 3 coefficient Re
    154    0051F4                              mov     #(Zo_BUF >>2), 8(R12)   
                                       // 4 address of Z to last element of
                                parameters
    155    0051F4                      //      mov     #0,  10(R12)            
                                       // 5 SF
    156    0051F4                              
    157    0051F4                              mov     #PARAM_MAC_SINC, R12    
                                       // LEACMD__MAC
    158    0051F4                              mov     #(Xi_BUF >>2), 0(R12)   
                                       // 0 set X in parameters 
    159    0051F4                              mov     #0,  2(R12)             
                                       // 1 reserved
    160    0051F4                              mov     #32,  4(R12)            
                                       // 2 N = 32
    161    0051F4                              mov     #(Hi_SIN >>2), 6(R12)   
                                       // 3 coefficient Im
    162    0051F4                              mov     #(Zo_BUF >>2), 8(R12)   
                                       // 4 address of Z to last element of
                                parameters
    163    0051F4                      //      mov     #0,  10(R12)            
                                       // 5 SF
    164    0051F4              
    165    0051F4                              mov     #PARAM_SCALEDFIR_BARKER,
                                R12    // LEACMD__SCALEDFIR
    166    0051F4                              mov     #(Xi_BUF >>2), 0(R12)   
                                               // 0 set X in parameters
                                
    167    0051F4                              mov     #0,  2(R12)             
                                               // 1 reserved  LEACMD__SCALEDFIR
                               +3
    168    0051F4                              mov     #NPACK,  4(R12)         
                                               // 2 N = NPACK
    169    0051F4                      //      mov     #(Hi_CONV_BARKER >>2),
                                6(R12)           // 3 convolution coefficient -
                                forward order 
    170    0051F4                      //      mov     #(Zo_BUF >>2), 8(R12)   
                                               // 4 address of Z 
    171    0051F4                      //      mov     #(BARKER_BIT*SamplePerPe
                               riod),  10(R12) // 5 40 Len filters
    172    0051F4                              mov     #0x3F,  12(R12)         
                                               // 6 mask   128: Q15 value
    173    0051F4                              mov     #br_SF,  14(R12)        
                                               // 7 SF
    174    0051F4                              
    175    0051F4                      //      mov     #PARAM_MAC_CARRIER, R12 
                                       // LEACMD__SCALEDMAC
    176    0051F4                      //      mov     #(Xi_BUF >>2), 0(R12)   
                                       // 0 set X in parameters 
    177    0051F4                      //      mov     #0,  2(R12)             
                                       // 1 reserved
    178    0051F4                      //      mov     #NPACK,  4(R12)         
                                       // 2 N = 32
    179    0051F4                              mov     #(Hi_SIN >>2), 6(R12)   
                                       // 3 coefficient Im
    180    0051F4                              mov     #(Zo_BUF >>2), 8(R12)   
                                       // 4 address of Z 
    181    0051F4                              mov     #cd_SF,  10(R12)        
                                       // 5 SF = 1 = 0x7FFF  scale factor
                                CD
    182    0051F4                              
    183    0051F4                              mov     @R12, &LEAPMS0L        
                                //put 1st parameter directly in register
                                ~PMS0L; here adr of X[]
    184    0051F4                              add     #4, R12
    185    0051F4                              RRUM    #2, R12                
                                // Ladr(x)
    186    0051F4                              mov     R12, &LEAPMS1L         
                                //put address of base parameter in ~PMS1L
    187    0051F4 3041         */              ret
    188    0051F6              //==================================
    189    0051F6              //------------------            
    190    0051F6              LEA_TMR
    191    0051F6                              // .....
    192    0051F6                      //      RETI
    193    0051F6              LEA_COM_OVERFLOW
    194    0051F6                      //      RETI                   
                                
    195    0051F6              LEA_OUT_OF_RANGE
    196    0051F6                      //      RETI                   
                                
    197    0051F6              LEA_SCALAR_INCON
    198    0051F6 0013                         RETI
    199    0051F8              //------------------            
    200    0051F8              LEA_VEC         
    201    0051F8 1052FC0A                     ADD &LEAIV_,PC          ; Add
                                                                        offset
                                                                        to Jump
                                                                        table
                                                                        3
    202    0051FC 0013                         RETI                    ; Vector
                                                                         0: No
                                                                        interru
                                                                       pt
                                                                        
    203    0051FE FB3F                         JMP LEA_COM_OVERFLOW    ; Vector
                                                                         2: *
                                                                        LEA
                                                                        command
                                                                        overflo
                                                                       w
                                                                        
    204    005200 FA3F                         JMP LEA_TMR             ; Vector
                                                                         4: *
                                                                        LEA
                                                                        timer
                                                                        interru
                                                                       pt
                                                                        
    205    005202 F93F                         JMP LEA_OUT_OF_RANGE    ; Vector
                                                                         6: *
                                                                        LEA out
                                                                        of
                                                                        range
                                                                        interru
                                                                       pt
                                                                        
    206    005204 F83F                         JMP LEA_SCALAR_INCON    ; Vector
                                                                         8: *
                                                                        LEA
                                                                        scalar
                                                                        data
                                                                        inconsi
                                                                       stency
                                                                        
    207    005206                      //      JMP LEA_PMCMD           ; Vector
                                10: * PMCMD complete interrupt 
    208    005206              LEA_PMCMD
    209    005206 1052BE1C                     add     &STM_DSP, PC           
                                                                  // (3) Add
                                                                  offset to
                                                                  Jump
                                                                  
    210    00520A 0A3C                         jmp     _LEA_stop  
    211    00520C 093C                         jmp     _LEA_start
    212    00520E 083C                         jmp     _LEA_guard     
                                                                        
    213    005210 053C                         jmp     _LEA_sinc      
                                                                        
    214    005212 053C                         jmp     _LEA_rx_data   
                                                                        
    215    005214 053C                         jmp     _LEA_end_data
    216    005216 013C                         jmp     _LEA_carrier
    217    005218              //==================
    218    005218              #ifdef  __RAM_FUNCTION__
    220    005218              #endif
    221    005218              _LEA_Barker     // 17-24uS + detect
    222    005218 0013                         RETI
    223    000002              _size__LEA_Barker = ($ -_LEA_Barker)
    224    00521A              //==============================================
                               =========
    225    00521A              //Process_AtanU         
    226    00521A              //#define  Im   R12
    227    00521A              //#define  Re   R13
    228    00521A              #define  LPhase R14
    229    000008              LBit  =  8              // 8-110  ,9-116 
                                ,10-128cyc, 11-136cyc , 
    230    00521A              //==================
    231    00521A              _LEA_carrier            // 
    232    00521A 0013                         RETI
    233    00521C              //==================            
    234    00521C              _LEA_sinc               // 
    235    00521C 0013                         RETI
    236    00521E              //==================            
    237    00521E              _LEA_rx_data
    238    00521E 0013                         RETI                           
  
    239    005220              //==================            
    240    005220              _LEA_stop
    241    005220              _LEA_start              
    242    005220              _LEA_guard      // 
    243    005220              _LEA_end_data
    244    005220 0013                         RETI
    245    005222              //==============================================
                               ================================
    246    005222              //==============================================
                               ================================
    247    005222              //==============================================
                               ================================
    248    005222              //==============================================
                               ================================
    249    005222              //           ***** Init Timer A1 *****
    250    005222              //==============================================
                               ================================
    251    005222              InitTimerA1:    // F=1000kHz, timer 32bit...   
                                
    252    005222 8243C81C                     clr     &TA1R_EXT               
                         // ext. cnt. TA1
    253    005226 B2400500A003                 mov     #TAIDEX__6, &TA1EX0     
                         //        /6
    254    00522C                              
    255    00522C                      //      mov     #CCIE, &TA1CCTL2        
                                       
    256    00522C              #if SMCLK_f = 24000000          
    259    00522C              #endif          
    260    00522C              #if SMCLK_f = 12000000          
    261    00522C B24066028003                 mov     #TASSEL_2|MC_2|ID__2|TAI
 E|TACLR, &TA1CTL        // SMCLK  Cont mode /12
    262    000001              dTuS  = 1  
    263    005232              #endif          
    264    005232 3041                         ret
    265    005234              //==============================================
                               ================================
    266    005234              // Interrupt handler for TAIFG, TACCR1 and
                                TACCR2 CCIFG.
    267    005234              //==============================================
                               ================================
    268    005234              TIMER1_A0_VEC   // F=1000kHz, timer 32bit...
    269    005234                              // start Transmitt Pack!!!
    270    005234 0013                         RETI
    271    005236              //======================
    272    005236              TIMER1_A1_VEC      ; Interrupt latency
                                6
    273    005236 1052AE03                     ADD     &TA1IV,PC       ; Add
                                                               offset to Jump
                                                               table 3
    274    00523A 0013                         RETI                    ; Vector
                                                                        0: No
                                                                        interru
                                                                       pt
                                                                        5
    275    00523C 083C                         JMP     CCIFG_1_HND     ; Vector
                                                                        2:
                                                                        TA1CCR1
                                                                        2
    276    00523E 0E3C                         JMP     CCIFG_2_HND     ; Vector
                                                                        4:
                                                                        TA1CCR2
                                                                        2
    277    005240 0013                         RETI                    ; Vector
                                                                        6:
                                                                        TA1CCR3
                                                                        2
    278    005242 0013                         RETI                    ; Vector
                                                                        8:
                                                                        TA1CCR4
                                                                        2
    279    005244 0013                         RETI                    ; Vector
                                                                        10:
                                                                        TA1CCR5
                                                                        2
    280    005246 0013                         RETI                    ; Vector
                                                                        12:
                                                                        TA1CCR6
                                                                        2
    281    005248              TA1IFG_HND                              ; Vector
                                14: TA1IFG Flag
    282    005248 9253C81C                     inc     &TA1R_EXT       // ext.
                                                                        cnt.
                                                                        TA1
                                                                        перенес
                                                                       ти в
                                                                        A0_VEC
                                                                        !!!
    283    00524C 0013                         RETI
    284    00524E              //======================
    285    00524E              CCIFG_1_HND                                    
                                // -- PreTransmit -- upper 160uS
    286    00524E 9292CA1CC81C                 cmp     &TA1CCR1_EXT, &TA1R_EXT 
                                                                      //
                                                                      дырка...!
                                                                     !!!
    287    005254 0228                         jlo     _nxt_st_TR
    288    005256 F2D20302                     bis.b   #LED_RED_B
    289    00525A 0013         _nxt_st_TR      RETI
    290    00525C              //======================
    291    00525C              CCIFG_2_HND     
    292    00525C 0013                         RETI
    293    00525E              //==============================================
                               ================================
    294    00525E              //           ***** Init Timer A4 *****
    295    00525E              //==============================================
                               ================================
    296    005B8D              Const_Fr_M = (23437)  //22000   // [Hz]
                                
    297    00003F              Const_A4_TxRx = ((SMCLK_f/Const_Fr_M/8)-1)
    298    00001F              Const_SH_ADC = (Const_A4_TxRx/2)
    299    00525E              
    300    00525E              InitTimerA4:    // ADC strob
    301    00525E B2403F00D207                 mov     #Const_A4_TxRx, &TA4CCR0
                                                                              
                                                                        // CCR0
                                                                        for 22
                                                                        kHz
                                                                        127
    302    005264 8243C207                     mov     #0, &TA4CCTL0           
         // 
    303    005268 B2401F00D407                 mov     #Const_SH_ADC, &TA4CCR1 
                                                                               
                                                                            
                                                                       
    304    00526E B2406000C407                 mov     #OUTMOD_3, &TA4CCTL1    
         // ADC start
    305    005274 B2401402C007 Start_TMR_A4    mov     #TASSEL_2|MC_1|TACLR,
  &TA4CTL   // SMCLK
    306    00527A 3041                         ret
    307    00527C              //-----------------             
    308    00527C              TIMER4_A0_VEC
    309    00527C 0013                         RETI
    310    00527E              //-----------------             
    311    00527E              TIMER4_A1_VEC
    312    00527E 0013                         RETI
    313    005280              //==============================================
                               ================================
    314    005280              //           ***** Init Timer B0 *****
    315    005280              //==============================================
                               ================================
    316    005280              InitTimerB0:    // PWM
    317    005280              /*              mov     #Const_UP-1, &TB0CCR0   
                                       
    318    005280                              mov     #Const_CCR_MAX/2,
                                &TB0CCR6      // PWM for VCO
    319    005280                              mov     #OUTMOD_3|CLLD_1,
                                &TB0CCTL3
    320    005280              Start_TMR_B0
    321    005280              #if   (SMCLK_f == 12000000)&( TB0_CLK ==
                                12000000)
    322    005280                              mov     #TBSSEL_2|MC_1|TBCLR,
                                &TB0CTL       // SMCLK
    323    005280              #elif (SMCLK_f == 24000000)&( TB0_CLK ==
                                12000000)
    324    005280                              mov     #TBSSEL_2|MC_1|TBCLR|ID_
                               1, &TB0CTL  // SMCLK/2
    325    005280              #elif (SMCLK_f == 24000000)&( TB0_CLK ==
                                24000000)
    326    005280                              mov     #TBSSEL_2|MC_1|TBCLR,
                                &TB0CTL       // SMCLK
    327    005280              #else
    328    005280                              error clk!!!
    329    005280              #endif
    330    005280 3041         */              ret
    331    005282              //==============================================
                               ================================
    332    005282              TIMER0_B0_VEC
    333    005282 0013                         RETI
    334    005284              //==============                
    335    005284              TIMER0_B1_VEC                           ;
                                Interrupt latency 6
    336    005284 1052EE03                     ADD &TB0IV,PC           ; Add
                                                           offset to Jump table
                                                           3
    337    005288 0013                         RETI                    ; Vector
                                                                        0: No
                                                                        interru
                                                                       pt
                                                                        5
    338    00528A 0B3C                         JMP TB0IFG_1_HND        ; Vector
                                                                        2:
                                                                        TB0CCR1
                                                                        2
    339    00528C 093C                         JMP TB0IFG_2_HND        ; Vector
                                                                        4:
                                                                        TB0CCR2
                                                                        2
    340    00528E 073C                         JMP TB0IFG_3_HND        ; Vector
                                                                        6:
                                                                        TB0CCR3
                                                                        2
    341    005290 053C                         JMP TB0IFG_4_HND        ; Vector
                                                                        8:
                                                                        TB0CCR4
                                                                        2
    342    005292 033C                         JMP TB0IFG_5_HND        ; Vector
                                                                        10:
                                                                        TB0CCR5
                                                                        2
    343    005294 013C                         JMP TB0IFG_6_HND        ; Vector
                                                                        12:
                                                                        TB0CCR6
                                                                        2
    344    005296              TB0IFG_HND                              ; Vector
                                14: TB0IFG Flag
    345    005296 0013                         RETI
    346    005298              TB0IFG_6_HND                    ; Vector 12:
                                TB0CCR6
    347    005298 0013                         RETI            
    348    00529A              TB0IFG_5_HND                    ; Vector 10:
                                TB0CCR5
    349    00529A 0013                         RETI            
    350    00529C              TB0IFG_4_HND                    ; Vector 8:
                                TB0CCR4
    351    00529C 0013                         RETI            
    352    00529E              TB0IFG_3_HND                    ; Vector 6:
                                TB0CCR3
    353    00529E 0013                         RETI            
    354    0052A0              TB0IFG_2_HND                    ; Vector 4:
                                TB0CCR2
    355    0052A0 0013                         RETI            
    356    0052A2              TB0IFG_1_HND                    ; Vector 2:
                                TB0CCR1
    357    0052A2 0013                         RETI                   
                                                                        
    358    0052A4              //==============================================
                               ================================
    359    0052A4              ;-----------------------------------------------
                               --------------------------------
    360    0052A4              ;           ***** Init ADC12 *****
    361    0052A4              ;-----------------------------------------------
                               --------------------------------
    362    0052A4              InitADC12
    363    0052A4 B0120453                     call    #StopADC12
    364    0052A8              _ref_buzy               
    365    0052A8 B2B00004B001                 bit     #REFGENBUSY, &REFCTL0
    366    0052AE FC23                         jnz     _ref_buzy
    367    0052B0 B2402100B001                 mov     #REFVSEL_2|REFON,
  &REFCTL0              // ref ON!  2.5V  |REFOUT - EXT Only!!!
    368    0052B6                              
    369    0052B6 F2D00F003602                 bis.b   #ANVEX|ANVIN|ANX|ANY,
  &P3SELC                   // P3 analog pin select
    370    0052BC 82430008                     clr     &ADC12CTL0
    371    0052C0 B2400C012008                 mov   #ADC12INCH_12|ADC12VRSEL_1
 , &ADC12MCTL0           // A12 VIN goes to MEM0
    372    0052C6 B2400D012208                 mov   #ADC12INCH_13|ADC12VRSEL_1
 , &ADC12MCTL1           // A13 VEX goes to MEM1
    373    0052CC B2400E012408                 mov   #ADC12INCH_14|ADC12VRSEL_1
 , &ADC12MCTL2           // A14 ANX goes to MEM2
    374    0052D2 B2408F012608                 mov   #ADC12INCH_15|ADC12VRSEL_1
 |ADC12EOS, &ADC12MCTL3  // A15 ANY goes to MEM3  , end of sequence
    375    0052D8                               
    376    0052D8              StartADC12_All: 
    377    0052D8 B2C012000008                 bic     #ADC12ENC|ADC12ON,
  &ADC12CTL0           // correct Stop ADC!!!
    378    0052DE 82431808                     clr     &ADC12IV                
                 // reset int vector
    379    0052E2 B24080020008                 mov     #ADC12SHT0_2|ADC12MSC,
  &ADC12CTL0       // ADC12MSC!
    380    0052E8 B2400E020208                 mov     #ADC12SHP|ADC12SSEL_1|AD
 C12DIV_0|ADC12CONSEQ_3, &ADC12CTL1 // 32768/(16+14+1)/4ch  = 264 Hz
    381    0052EE B24021000408                 mov     #ADC12RES__12BIT|ADC12PW
 RMD, &ADC12CTL2         //  12bit (14 clock cycle conversion time +1)
    382    0052F4 82430608                     mov     #ADC12CSTARTADD_0,
  &ADC12CTL3                           // 
    383    0052F8                                                              
                                               // Use sampling timer, set
                                mode
    384    0052F8 B2421208                     mov     #ADC12IE3, &ADC12IER0   
                 // Enable ADC12IFG.3 for ADC12MEM3
    385    0052FC B2D013000008                 bis     #ADC12ENC|ADC12ON|ADC12S
 C, &ADC12CTL0   // Enable+Start conversions
    386    005302 3041                         ret
    387    005304              ;---------------
    388    005304              StopADC12:
    389    005304 A2C30008                     bic     #ADC12ENC, &ADC12CTL0  
  // correct Stop ADC!!!
    390    005308 92B30208     _stopADC        bit     #ADC12BUSY, &ADC12CTL1
    391    00530C FD23                         jnz     _stopADC               
  // wait ready!!!
    392    00530E 82430008                     clr     &ADC12CTL0              
         // disable ADC
    393    005312 82430208                     clr     &ADC12CTL1              
         // disable ADC
    394    005316 82431208                     clr     &ADC12IER0              
         // disable
    395    00531A 82431408                     clr     &ADC12IER1              
         // disable
    396    00531E 82430C08                     clr     &ADC12IFGR0             
         // clr ADC IFG
    397    005322 82430E08                     clr     &ADC12IFGR1             
         // clr ADC IFG
    398    005326 82431008                     clr     &ADC12IFGR2             
         // clr ADC IFG
    399    00532A 3041                         ret
    400    00532C              ;---------------                                
                                           
    401    00532C              InitADC12_Sample:
    402    00532C B2C012000008                 bic     #ADC12ENC|ADC12ON,
  &ADC12CTL0           // correct Stop ADC!!!
    403    005332 82430008                     mov     #ADC12SHT1_0, &ADC12CTL0
   
    404    005336 B2409C1E0208                 mov     #ADC12SHS_7|ADC12SSEL_3|
 ADC12DIV_4|ADC12CONSEQ_2|ADC12SHP, &ADC12CTL1 //  SMCLK/5 4.8mhz, start TA4
  CCR1
    405    00533C B24028000408                 mov     #ADC12RES__12BIT|ADC12DF
 , &ADC12CTL2    //  12bit (14 clock cycle conversion time), 2S comp
    406    005342 B2400F000608                 mov     #ADC12CSTARTADD_15,
  &ADC12CTL3  // ADC12M15
    407    005348                      //mov     #ADC12IE15, &ADC12IER0       
                                // Enable ADC12IFG.15 for ADC12MEM15 (no if
                                DMA!)
    408    005348 82431208                     clr     &ADC12IER0              
                 // disable if DMA!
    409    00534C                      //      bis     #ADC12ENC|ADC12ON,
                                &ADC12CTL0           // enable conversion
    410    00534C 3041                         ret
    411    00534E              ;-----------------------------------------------
                               --------------------------------
    412    00534E              ;               ***** ADC 12 interrupt
                                *****
    413    00534E              ;-----------------------------------------------
                               --------------------------------
    414    00534E              ADC12_VEC:
    415    00534E 10521808                     add     &ADC12IV, PC
    416    005352 0013                         RETI                           
  // no interrupt
    417    005354 263C                         JMP     ADOV                   
  // Vector 2: ADC overflow
    418    005356 263C                         JMP     ADTOV                  
  // Vector 4: ADC timing overflow
    419    005358 283C                         JMP     ADHI                   
  // Vector 6: ADC12HIIFG
    420    00535A 273C                         JMP     ADLO                   
  // Vector 8: ADC12LOIFG
    421    00535C 263C                         JMP     ADIN                   
  // Vector A: ADC12INIFG
    422    00535E 0013                         RETI                           
  // ADC12IFG0 flag
    423    005360 0013                         RETI                           
  // ADC12IFG1 flag
    424    005362 0013                         RETI                           
  // ADC12IFG2 flag
    425    005364 243C                         JMP     ADC12M3                
  // ADC12IFG3 flag
    426    005366 0013                         RETI                           
  // ADC12IFG4 flag
    427    005368 0013                         RETI                           
  // ADC12IFG5 flag
    428    00536A 0013                         RETI                           
  // ADC12IFG6 flag
    429    00536C 0013                         RETI                           
  // ADC12IFG7 flag
    430    00536E 0013                         RETI                           
  // ADC12IFG8 flag
    431    005370 0013                         RETI                           
  // ADC12IFG9 flag
    432    005372 0013                         RETI                           
  // ADC12IFG10 flag
    433    005374 0013                         RETI                           
  // ADC12IFG11 flag
    434    005376 0013                         RETI                           
  // ADC12IFG12 flag
    435    005378 0013                         RETI                           
  // ADC12IFG13 flag
    436    00537A 0013                         RETI                           
  // ADC12IFG14 flag
    437    00537C 113C                         JMP     ADC12M15               
  // ADC12IFG15 flag
    438    00537E 0013                         RETI                           
  // ADC12IFG16 flag
    439    005380 0013                         RETI                           
  // ADC12IFG17 flag
    440    005382 0013                         RETI                           
  // ADC12IFG18 flag
    441    005384 0013                         RETI                           
  // ADC12IFG19 flag
    442    005386 0013                         RETI                           
  // ADC12IFG20 flag
    443    005388 0013                         RETI                           
  // ADC12IFG21 flag
    444    00538A 0013                         RETI                           
  // ADC12IFG22 flag
    445    00538C 0013                         RETI                           
  // ADC12IFG23 flag
    446    00538E 0013                         RETI                           
  // ADC12IFG24 flag
    447    005390 0013                         RETI                           
  // ADC12IFG25 flag
    448    005392 0013                         RETI                           
  // ADC12IFG26 flag
    449    005394 0013                         RETI                           
  // ADC12IFG27 flag
    450    005396 0013                         RETI                           
  // ADC12IFG28 flag
    451    005398 0013                         RETI                           
  // ADC12IFG29 flag
    452    00539A 0013                         RETI                           
  // ADC12IFG30 flag
    453    00539C 0013                         RETI                           
  // ADC12IFG31 flag
    454    00539E 0013                         RETI                           
  // ADC12RDYIFG flag
    455    0053A0              ;---------------                
    456    0053A0              ADC12M15:     
    457    0053A0              /*
    458    0053A0                              push    R4
    459    0053A0                              mov     &pX_arr, R4
    460    0053A0                              mov     &ADC12MEM15, Xi_BUF(R4)
    461    0053A0                              add     #4, R4
    462    0053A0                              and     #(Len_Barker << 2)-1,
                                R4
    463    0053A0                              mov     R4, &pX_arr
    464    0053A0                              pop     R4
    465    0053A0              */
    466    0053A0 0013                         RETI
    467    0053A2              ;---------------                
    468    0053A2              ADOV    
    469    0053A2 0343                         nop
    470    0053A4              ADTOV
    471    0053A4 9253121D                     inc     &st_CntAdcOvfl
    472    0053A8 0013                         RETI
    473    0053AA                              
    474    0053AA              ADHI  
    475    0053AA              ADLO  
    476    0053AA              ADIN  
    477    0053AA 0343                         nop
    478    0053AC 0013                         RETI
    479    0053AE              ;---------------                
    480    0053AE              ADC12M3:        
    481    0053AE 0412                         push    R4
                                               push    R4
                               --------------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_ADC12.s43",481 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to
                                avoid warning.
    482    0053B0 14426008                     mov     &ADC12MEM0, R4         
                                                                    //
                                                                    AVEX
    483    0053B4 8244C004                     mov     R4, &MPY               
                                                            //
    484    0053B8 B24085ABC804                 mov     #43909, &OP2           
  // *0.67 
    485    0053BE 1452E604                     add     &RES1, R4              
                                                               // *1.67
    486    0053C2 14521218                     add     &C_OFFSET_AVEX, R4     
                                                                        // add
                                                                        OffSet
    487    0053C6                      //      add     &D_POW, R4
    488    0053C6                      //      rra     R4
    489    0053C6 8244321D                     mov     R4, &D_AVEX            
                                                            // Move results
                                                            (D_AVEX)
    490    0053CA                              
    491    0053CA 14426208                     mov     &ADC12MEM1, R4         
                                                                    //
                                                                    AVIN
    492    0053CE 8244C004                     mov     R4, &MPY               
                                                            //
    493    0053D2 B24085ABC804                 mov     #43909, &OP2           
  // *0.67
    494    0053D8 1452E604                     add     &RES1, R4              
                                                               // *1.67
    495    0053DC 14521018                     add     &C_OFFSET_AVIN, R4     
                                                                        // add
                                                                        OffSet
    496    0053E0                      //      add     &D_POW, R4
    497    0053E0                      //      rra     R4
    498    0053E0 8244301D                     mov     R4, &D_AVIN            
                                                            // Move results
                                                            (D_AVIN)
    499    0053E4                              
    500    0053E4                              
    501    0053E4 14426408                     mov     &ADC12MEM2, R4         
                                                                    // results
                                                                    (ANX)
    502    0053E8 14521418                     add     &C_OFFSET_ANX, R4      
                                                                       // add
                                                                       OffSet
    503    0053EC 8244381D                     mov     R4, &D_ANX             
                                                            // Move results
                                                            (ANX)
    504    0053F0                              
    505    0053F0 14426608                     mov     &ADC12MEM3, R4         
                                                                    // results
                                                                    (ANY)
    506    0053F4 14521618                     add     &C_OFFSET_ANY, R4      
                                                                       // add
                                                                       OffSet
    507    0053F8 82443A1D                     mov     R4, &D_ANY             
                                                            // Move results
                                                            (ANY)
    508    0053FC                              
    509    0053FC              _ex_ADC_all             
    510    0053FC B2D01000901C                 bis     #ConvADC_B, &Status01
    511    005402 3441                         pop     R4
    512    005404 0013                         RETI
    513    005406              //==============================================
                               ================================
    514    005406              //======================= State Mashin UELEC
                                ===================================
    515    005406              //==============================================
                               ================================
    516    005406              ServiceUELEC
    517    005406                      //      call    #Serv_StartStop        
                                // Service start stop
    518    005406              //==============
    519    005406              Process_STM
    520    005406 1052BE1C                     add     &STM_DSP, PC           
                                                                  
    521    00540A 093C                         jmp     _MAIN_stop     
                                                                        
    522    00540C 063C                         jmp     _MAIN_start    
                                                                        
    523    00540E 063C                         jmp     _MAIN_set_AB_mn
                                                                        
    524    005410 063C                         jmp     _MAIN_on_AB             
         
    525    005412 053C                         jmp     _MAIN_measure  
                                                                        
    526    005414 043C                         jmp     _MAIN_off_AB_mn
                                                                        
    527    005416 033C                         jmp     _MAIN_calc     
                                                                        
    528    005418 033C                         jmp     _MAIN_next
    529    00541A              //==============
    530    00541A              _MAIN_start
    531    00541A 3041                         ret
    532    00541C              //==============
    533    00541C              _MAIN_set_AB_mn
    534    00541C 3041                         ret
    535    00541E              //==============
    536    00541E              _MAIN_on_AB
    537    00541E              _MAIN_measure
    538    00541E              _MAIN_off_AB_mn
    539    00541E              _MAIN_calc
    540    00541E              _MAIN_stop 
    541    00541E 3041                         ret
    542    005420              //==============
    543    005420              _MAIN_next
    544    005420 A243BE1C                     mov     #st_DSP_start, &STM_DSP 
                                                                             
                                                                       // Go..
                                                                       Rx...
    545    005424 3041         _M_exit         ret             
    546    005426              //==============================================
                               ================================
    547    005426              //==============================================
                               ================================
    548    005426              TEST_STATE_STM          // разрешенные состояния
                                для изменения!
    549    005426                      //      cmp.b   #st_DSP_calc, &STM_DSP
    550    005426                      //      jeq     _M_exit
    551    005426 C293BE1C                     cmp.b   #st_DSP_stop, &STM_DSP
    552    00542A 3041                         ret
    553    00542C              //==============================================
                               ================================
    554    00542C              //      bis     #NMIIFG, &SFRIFG1       //
                                NMI
    555    00542C              //      bis     #NMIIE, &SFRIE1
    556    00542C              UNMI_VEC        
    557    00542C                              //&SYSUNIV
    558    00542C B2C010000201                 bic     #NMIIFG, &SFRIFG1      
  // NMI
    559    005432 0343                         nop
    560    005434 0013                         RETI
    561    005436              //==============================================
                               ================================
    562    005436              //==============================================
                               ================================
    563    005436              //==============================================
                               ================================
    564    005436              //==============================================
                               ==================
    565    005436              POW_AMP_ON      // 
    566    005436 3041                         ret
    567    005438              //--------------                
    568    005438              POW_AMP_OFF             
    569    005438 3041                         ret
    570    00543A              //==============================================
                               ===================
    571    00543A              //              Ram function
    572    00543A              //==============================================
                               ===================
    573    00543A              init_FunctionRAM        // init func in
                                RAM
    574    00543A              #ifdef  __RAM_FUNCTION__
    587    00543A              #endif  
    588    00543A 3041                 ret
    589    00543C              //==============================================
                               ===================
    590    00543C              // typedef int16_t _q15;
    591    00543C              /*
    593    00543C                                              __saturate(A,-1.
                               0,32767.0/32768.0))))
    594    00543C                                              
    596    00543C                                              __saturate(A,-1.
                               0,2147483647.0/2147483648.0))))
    597    00543C              */                              
    598    00543C              //#define __saturate(x, min, max) (((x)>(max))?(
                               max):(((x)<(min))?(min):(x)))
    599    00543C              //#define __saturate(x) (((x)>(32767))?(32767):(
                               ((x)<(-32768))?(-32768):(x)))
    600    00543C              
    601    00543C              
    602    00543C              #define  AcBN  0.12
    603    00543C              
    604    00543C F609BF17             DF32    1.23456E-24 
    605    005440                      m_saturate16 (4567891)
    605.1  005440                      #if (4567891) > 32767
    605.2  005440 FF7F           DC16 32767
    605.3  005442                      #elif (4567891) < -32768
    605.4  005442                      #else
    605.5  005442                      #endif
    605.6  005442                            ENDM              
    606    005442                      
    607    005442 8FC2F53D     tttghhn  DF   AcBN
    608    005446 5165C889CB47*         DF64 0.027617626461596
    609    00544E 627A5C3E              .float 0.027617626461596
    610    005452 627A5C3E434E          .double 0.027617626461596 
    611    005458 0000C03F              DF32 1.5
    612    00545C 20800000             .float 1.25
    613    005460 10810000             .float 2.25
    614    005464                      
    615    005464                      
    616    005464                      
    617    005464              
    618    005464              /*
    619    005464              
    620    005464              DSPLIB_DATA(Bandpass_60_120, 4)
    621    005464              msp_fir_q15_coeffs Bandpass_60_120[76] =
                                {
    622    005464                  _Q15(0.000000000000000),     _Q15(-0.0000316
                               42988562), 
    623    005464                  _Q15(-0.000278474161595),     _Q15(-0.000023
                               746500678), 
    624    005464                  _Q15(0.000068310063030),     _Q15(-0.0001875
                               50504097), 
    625    005464                  _Q15(0.001128158867218),     _Q15(0.00143899
                               1400885), 
    626    005464                  _Q15(-0.001832704072865),     _Q15(-0.002344
                               683222607), 
    627    005464                  _Q15(0.000648451529827),     _Q15(-0.0004076
                               91361795), 
    628    005464                  _Q15(0.000261229148092),     _Q15(0.00639378
                               3672766), 
    629    005464                  _Q15(0.002048756159798),     _Q15(-0.0087301
                               24842463), 
    630    005464                  _Q15(-0.004007473479132),     _Q15(0.0024079
                               53291449), 
    631    005464                  _Q15(-0.002753747575938),     _Q15(0.0059985
                               39939448), 
    632    005464                  _Q15(0.017145333171784),     _Q15(-0.0053010
                               17003672), 
    633    005464                  _Q15(-0.021926434911029),     _Q15(-0.001196
                               941324547), 
    634    005464                  _Q15(0.002522129342512),     _Q15(-0.0054889
                               11233285), 
    635    005464                  _Q15(0.027617626461596),     _Q15(0.03068734
                               6403631), 
    636    005464                  _Q15(-0.035199642378287),     _Q15(-0.041770
                               228007311), 
    637    005464                  _Q15(0.011020762016918),     _Q15(-0.0068054
                               06189514), 
    638    005464                  _Q15(0.004425695313327),     _Q15(0.11450260
                               0034837), 
    639    005464                  _Q15(0.041026655542555),     _Q15(-0.2137958
                               57535415), 
    640    005464                  _Q15(-0.143359671866324),     _Q15(0.2270479
                               48871815), 
    641    005464                  _Q15(0.227047948871815),     _Q15(-0.1433596
                               71866324), 
    642    005464                  _Q15(-0.213795857535415),     _Q15(0.0410266
                               55542555), 
    643    005464                  _Q15(0.114502600034837),     _Q15(0.00442569
                               5313327), 
    644    005464                  _Q15(-0.006805406189514),     _Q15(0.0110207
                               62016918), 
    645    005464                  _Q15(-0.041770228007311),     _Q15(-0.035199
                               642378287), 
    646    005464                  _Q15(0.030687346403631),     _Q15(0.02761762
                               6461596), 
    647    005464                  _Q15(-0.005488911233285),     _Q15(0.0025221
                               29342512), 
    648    005464                  _Q15(-0.001196941324547),     _Q15(-0.021926
                               434911029), 
    649    005464                  _Q15(-0.005301017003672),     _Q15(0.0171453
                               33171784), 
    650    005464                  _Q15(0.005998539939448),     _Q15(-0.0027537
                               47575938), 
    651    005464                  _Q15(0.002407953291449),     _Q15(-0.0040074
                               73479132), 
    652    005464                  _Q15(-0.008730124842463),     _Q15(0.0020487
                               56159798), 
    653    005464                  _Q15(0.006393783672766),     _Q15(0.00026122
                               9148092), 
    654    005464                  _Q15(-0.000407691361795),     _Q15(0.0006484
                               51529827), 
    655    005464                  _Q15(-0.002344683222607),     _Q15(-0.001832
                               704072865), 
    656    005464                  _Q15(0.001438991400885),     _Q15(0.00112815
                               8867218), 
    657    005464                  _Q15(-0.000187550504097),     _Q15(0.0000683
                               10063030), 
    658    005464                  _Q15(-0.000023746500678),     _Q15(-0.000278
                               474161595), 
    659    005464                  _Q15(-0.000031642988562),     _Q15(0.0000000
                               00000000)
    660    005464              
    661    005464              };
    662    005464              };
    663    005464              
    664    005464              
    665    005464              */
    666    005464              
    667    005464              
    668    005464              
    669    005464              
    670    005464              
    671    005464              
    672    005464              
    673    005464              
    674    005464              
    675    005464              
    676    005464              
    932    005464              #include "AtanU.s43"                            
                                       ; #define controlled include file
                                
      1    005464              //==============================================
                               ================================
      2    005464              //#define  Re           F_R1
      3    005464              //#define  Im           F_R2
      4    005464              //#define  LPhase       F_R3
      5    005464              //#define  LBit         11     // LBit = 11 => 
                                cyckle
      6    005464              #define  F_R1   Im 
      7    005464              
      8    005464              //      Sin     Cos    Lbit
      9    005464              //      Im      Re     8
     10    005464              //      100     0       0
     11    005464              //      100     100     32
     12    005464              //      0       100     63
     13    005464              //      -100    100     96
     14    005464              //      -100    0       127
     15    005464              //      -100    -1      -128
     16    005464              //      0       -100    -64
     17    005464              //      100     -100    -32
     18    005464              //      100     -1      -1      
     19    005464              //==============================================
                               ================================
     20    005464              ATAN_U          // +-0.1 gradus, if LBit=11 =>
                                cyckle
     21    005464 0C93                         tst     Im              // sign
                                                                        Im
     22    005466 1F30                         jn      _nIm_
     23    005468 0D93                 _pIm_:  tst     Re              // sign
                                                                        Re
     24    00546A 1330                         jn      _nRe_
     25    00546C 0E4C                         mov     Im, LPhase      // test
                                                            zero!
     26    00546E 0EDD                         bis     Re, LPhase
     27    005470 0E93                         tst     LPhase
     28    005472 3724                         jz      _atan_z
     29    005474 3E400004             _q0__:  mov     #0+(1<<(18-LBit)),
                                                                        LPhase 
                                                                            //
                                                                        0
                                                                        +(1<<(L
                                                                       Bit-2))
                                                                        признак
                                                                        конца
                                                                        цикла
     30    005478 0C9D                 _q0_x:  cmp     Re, Im
     31    00547A 052C                         jhs     _q0_1
     32    00547C 0D8C                         sub     Im, Re          //
                                                            ф-
     33    00547E 0C5C                         rla     Im
     34    005480 0E5E                         rla     LPhase
     35    005482 FA2B                         jnc     _q0_x
     36    005484 223C                         jmp     _TabAtan
     37    005486                              
     38    005486 0C8D                 _q0_1:  sub     Re, Im          //
                                                            ф+
     39    005488 0D5D                         rla     Re
     40    00548A 12D3                         setc                
     41    00548C 0E6E                         rlc     LPhase
     42    00548E F42B                         jnc     _q0_x
     43    005490 1C3C                         jmp     _TabAtan
     44    005492                              
     45    005492                      _nRe_:  
     46    005492 3DE3                         inv     Re
     47    005494 1D53                         inc     Re
     48    005496 3E400104             _q1__:  mov     #1+(1<<(18-LBit)),
                                                                        LPhase 
                                                                             //
                                                                        3
                                                                        +(1<<(L
                                                                       Bit-2))
                                                                        признак
                                                                        конца
                                                                        цикла
     49    00549A 0B3C                         jmp     _q3_x
     50    00549C                              
     51    00549C                              
     52    00549C                      _2n__:  
     53    00549C 3DE3                         inv     Re
     54    00549E 1D53                         inc     Re
     55    0054A0 3E400204             _q2__:  mov     #2+(1<<(18-LBit)),
                                                                        LPhase 
                                                                            
                                                                        //2
                                                                        +(1<<(L
                                                                       Bit-2))
                                                                        признак
                                                                        конца
                                                                        цикла
     56    0054A4 E93F                         jmp     _q0_x
     57    0054A6                              
     58    0054A6                              
     59    0054A6                              
     60    0054A6                              
     61    0054A6                      _nIm_:  
     62    0054A6 3CE3                         inv     Im
     63    0054A8 1C53                         inc     Im
     64    0054AA 0D93                         tst     Re      // sign Re 
                                                                I
     65    0054AC F733                         jn      _2n__
     66    0054AE 3E400304             _q3__:  mov     #3+(1<<(18-LBit)),
                                                                        LPhase 
                                                                             //
                                                                        1
                                                                        +(1<<(L
                                                                       Bit-2))
                                                                        признак
                                                                        конца
                                                                        цикла
     67    0054B2 0D9C                 _q3_x:  cmp     Im, Re
     68    0054B4 052C                         jhs      _q3_1
     69    0054B6 0C8D                         sub     Re, Im          // ф-   
                                                               
     70    0054B8 0D5D                         rla     Re
     71    0054BA 0E5E                         rla     LPhase
     72    0054BC FA2B                         jnc     _q3_x
     73    0054BE 053C                         jmp     _TabAtan
     74    0054C0                              
     75    0054C0 0D8C                 _q3_1:  sub     Im, Re          //
                                                            ф+
     76    0054C2 0C5C                         rla     Im
     77    0054C4 12D3                         setc                
     78    0054C6 0E6E                         rlc     LPhase
     79    0054C8 F42B                         jnc     _q3_x
     80    0054CA                              //jmp   _TabAtan
     81    0054CA                              
     82    0054CA              _TabAtan        
     83    0054CA              
     84    0054CA              #if  LBit = 11
     89    0054CA              #elif LBit = 10
    110    0054CA              #elif LBit = 9
    119    0054CA              #elif LBit = 8
    120    0054CA 4C4E                         mov.b   LPhase, F_R1           
                                                                // только для 
                                                                LBit =
                                                                8
    121    0054CC                              //and   #0x003F, F_R1
    122    0054CC 4C5C                         rla.b   F_R1
    123    0054CE 4C5C                         rla.b   F_R1
    124    0054D0 0C5C                         rla     F_R1
    125    0054D2 3EF0E000                     and     #0x00E0, LPhase
    126    0054D6 5C4CE454                     mov.b   Tab_atan_u(F_R1),
                                                                   F_R1
    127    0054DA 0C11                         rra     F_R1
    128    0054DC 0C11                         rra     F_R1
    129    0054DE 0C11                         rra     F_R1
    130    0054E0              #endif
    131    0054E0 0EDC                         bis     F_R1, LPhase
    132    0054E2              _atan_z 
    133    0054E2 3041                         ret
    134    0054E4                              
    135    0054E4              //==============================================
                               ================================
    136    0054E4              //==============================================
                               ================================
    137    0054E4              Tab_atan_u      // kvadrant X0
    138    0054E4 00           DB      0       // octant XX0
    139    0054E5 01           DB      1       
    140    0054E6 01           DB      1       
    141    0054E7 02           DB      2       
    142    0054E8 03           DB      3       
    143    0054E9 03           DB      3       
    144    0054EA 04           DB      4       
    145    0054EB 05           DB      5       
    146    0054EC 05           DB      5       
    147    0054ED 06           DB      6       
    148    0054EE 07           DB      7       
    149    0054EF 07           DB      7       
    150    0054F0 08           DB      8       
    151    0054F1 09           DB      9       
    152    0054F2 09           DB      9       
    153    0054F3 0A           DB      10      
    154    0054F4 0B           DB      11      
    155    0054F5 0B           DB      11      
    156    0054F6 0C           DB      12      
    157    0054F7 0D           DB      13      
    158    0054F8 0D           DB      13      
    159    0054F9 0E           DB      14      
    160    0054FA 0F           DB      15      
    161    0054FB 10           DB      16      
    162    0054FC 10           DB      16      
    163    0054FD 11           DB      17      
    164    0054FE 12           DB      18      
    165    0054FF 12           DB      18      
    166    005500 13           DB      19      
    167    005501 14           DB      20      
    168    005502 14           DB      20      
    169    005503 15           DB      21      
    170    005504 16           DB      22      
    171    005505 17           DB      23      
    172    005506 17           DB      23      
    173    005507 18           DB      24      
    174    005508 19           DB      25      
    175    005509 1A           DB      26      
    176    00550A 1A           DB      26      
    177    00550B 1B           DB      27      
    178    00550C 1C           DB      28      
    179    00550D 1D           DB      29      
    180    00550E 1D           DB      29      
    181    00550F 1E           DB      30      
    182    005510 1F           DB      31      
    183    005511 20           DB      32      
    184    005512 20           DB      32      
    185    005513 21           DB      33      
    186    005514 22           DB      34      
    187    005515 23           DB      35      
    188    005516 23           DB      35      
    189    005517 24           DB      36      
    190    005518 25           DB      37      
    191    005519 26           DB      38      
    192    00551A 27           DB      39      
    193    00551B 27           DB      39      
    194    00551C 28           DB      40      
    195    00551D 29           DB      41      
    196    00551E 2A           DB      42      
    197    00551F 2B           DB      43      
    198    005520 2B           DB      43      
    199    005521 2C           DB      44      
    200    005522 2D           DB      45      
    201    005523 2E           DB      46      
    202    005524 2F           DB      47      
    203    005525 2F           DB      47      
    204    005526 30           DB      48      
    205    005527 31           DB      49      
    206    005528 32           DB      50      
    207    005529 33           DB      51      
    208    00552A 34           DB      52      
    209    00552B 34           DB      52      
    210    00552C 35           DB      53      
    211    00552D 36           DB      54      
    212    00552E 37           DB      55      
    213    00552F 38           DB      56      
    214    005530 39           DB      57      
    215    005531 39           DB      57      
    216    005532 3A           DB      58      
    217    005533 3B           DB      59      
    218    005534 3C           DB      60      
    219    005535 3D           DB      61      
    220    005536 3E           DB      62      
    221    005537 3F           DB      63      
    222    005538 40           DB      64      
    223    005539 40           DB      64      
    224    00553A 41           DB      65      
    225    00553B 42           DB      66      
    226    00553C 43           DB      67      
    227    00553D 44           DB      68      
    228    00553E 45           DB      69      
    229    00553F 46           DB      70      
    230    005540 47           DB      71      
    231    005541 48           DB      72      
    232    005542 49           DB      73      
    233    005543 49           DB      73      
    234    005544 4A           DB      74      
    235    005545 4B           DB      75      
    236    005546 4C           DB      76      
    237    005547 4D           DB      77      
    238    005548 4E           DB      78      
    239    005549 4F           DB      79      
    240    00554A 50           DB      80      
    241    00554B 51           DB      81      
    242    00554C 52           DB      82      
    243    00554D 53           DB      83      
    244    00554E 54           DB      84      
    245    00554F 55           DB      85      
    246    005550 56           DB      86      
    247    005551 57           DB      87      
    248    005552 58           DB      88      
    249    005553 58           DB      88      
    250    005554 59           DB      89      
    251    005555 5A           DB      90      
    252    005556 5B           DB      91      
    253    005557 5C           DB      92      
    254    005558 5D           DB      93      
    255    005559 5E           DB      94      
    256    00555A 5F           DB      95      
    257    00555B 60           DB      96      
    258    00555C 61           DB      97      
    259    00555D 62           DB      98      
    260    00555E 63           DB      99      
    261    00555F 64           DB      100     
    262    005560 65           DB      101     
    263    005561 66           DB      102     
    264    005562 67           DB      103     
    265    005563 68           DB      104     
    266    005564 69           DB      105     
    267    005565 6A           DB      106     
    268    005566 6B           DB      107     
    269    005567 6C           DB      108     
    270    005568 6D           DB      109     
    271    005569 6E           DB      110  //DB       111     
    272    00556A 70           DB      112     
    273    00556B 71           DB      113     
    274    00556C 72           DB      114     
    275    00556D 73           DB      115     
    276    00556E 74           DB      116     
    277    00556F 75           DB      117     
    278    005570 76           DB      118     
    279    005571 77           DB      119     
    280    005572 78           DB      120     
    281    005573 79           DB      121     
    282    005574 7A           DB      122     
    283    005575 7B           DB      123     
    284    005576 7C           DB      124     
    285    005577 7D           DB      125     
    286    005578 7E           DB      126     
    287    005579 7F           DB      127  //DB       128     
    288    00557A 81           DB      129     
    289    00557B 82           DB      130     
    290    00557C 83           DB      131     
    291    00557D 84           DB      132     
    292    00557E 85           DB      133     
    293    00557F 86           DB      134     
    294    005580 87           DB      135     
    295    005581 88           DB      136     
    296    005582 89           DB      137     
    297    005583 8A           DB      138  //DB       139     
    298    005584 8C           DB      140     
    299    005585 8D           DB      141     
    300    005586 8E           DB      142     
    301    005587 8F           DB      143     
    302    005588 90           DB      144     
    303    005589 91           DB      145     
    304    00558A 92           DB      146     
    305    00558B 93           DB      147  //DB       148     
    306    00558C 95           DB      149     
    307    00558D 96           DB      150     
    308    00558E 97           DB      151     
    309    00558F 98           DB      152     
    310    005590 99           DB      153     
    311    005591 9A           DB      154     
    312    005592 9B           DB      155  //DB       156     
    313    005593 9D           DB      157     
    314    005594 9E           DB      158     
    315    005595 9F           DB      159     
    316    005596 A0           DB      160     
    317    005597 A1           DB      161     
    318    005598 A2           DB      162  //DB       163     
    319    005599 A4           DB      164     
    320    00559A A5           DB      165     
    321    00559B A6           DB      166     
    322    00559C A7           DB      167     
    323    00559D A8           DB      168     
    324    00559E A9           DB      169  //DB       170     
    325    00559F AB           DB      171     
    326    0055A0 AC           DB      172     
    327    0055A1 AD           DB      173     
    328    0055A2 AE           DB      174     
    329    0055A3 AF           DB      175  //DB       176     
    330    0055A4 B1           DB      177     
    331    0055A5 B2           DB      178     
    332    0055A6 B3           DB      179     
    333    0055A7 B4           DB      180     
    334    0055A8 B5           DB      181  //DB       182     
    335    0055A9 B7           DB      183     
    336    0055AA B8           DB      184     
    337    0055AB B9           DB      185     
    338    0055AC BA           DB      186     //DB    187     
    339    0055AD BC           DB      188     
    340    0055AE BD           DB      189     
    341    0055AF BE           DB      190     
    342    0055B0 BF           DB      191     
    343    0055B1 C0           DB      192  //DB       193     
    344    0055B2 C2           DB      194     
    345    0055B3 C3           DB      195     
    346    0055B4 C4           DB      196     
    347    0055B5 C5           DB      197  //DB       198     
    348    0055B6 C7           DB      199     
    349    0055B7 C8           DB      200     
    350    0055B8 C9           DB      201     
    351    0055B9 CA           DB      202  //DB       203     
    352    0055BA CC           DB      204     
    353    0055BB CD           DB      205     
    354    0055BC CE           DB      206     
    355    0055BD CF           DB      207     
    356    0055BE D0           DB      208  //DB       209     
    357    0055BF D2           DB      210     
    358    0055C0 D3           DB      211     
    359    0055C1 D4           DB      212     
    360    0055C2 D5           DB      213  //DB       214     
    361    0055C3 D7           DB      215     
    362    0055C4 D8           DB      216     
    363    0055C5 D9           DB      217     
    364    0055C6 DA           DB      218  //DB       219     
    365    0055C7 DC           DB      220     
    366    0055C8 DD           DB      221     
    367    0055C9 DE           DB      222     //DB    223     
    368    0055CA E0           DB      224     
    369    0055CB E1           DB      225     
    370    0055CC E2           DB      226     
    371    0055CD E3           DB      227     //DB    228     
    372    0055CE E5           DB      229     
    373    0055CF E6           DB      230     
    374    0055D0 E7           DB      231     
    375    0055D1 E8           DB      232     //DB    233     
    376    0055D2 EA           DB      234     
    377    0055D3 EB           DB      235     
    378    0055D4 EC           DB      236     
    379    0055D5 ED           DB      237     //DB    238     
    380    0055D6 EF           DB      239     
    381    0055D7 F0           DB      240     
    382    0055D8 F1           DB      241     //DB    242     
    383    0055D9 F3           DB      243     
    384    0055DA F4           DB      244     
    385    0055DB F5           DB      245     
    386    0055DC F6           DB      246     //DB    247     
    387    0055DD F8           DB      248     
    388    0055DE F9           DB      249     
    389    0055DF FA           DB      250     
    390    0055E0 FB           DB      251     //DB    252     
    391    0055E1 FD           DB      253     
    392    0055E2 FE           DB      254     
    393    0055E3 FF           DB      255     
    394    0055E4                                      
    395    0055E4              
    396    0055E4              
    397    0055E4              Tab_atan_u_part2
    398    0055E4 00           DB      0     // octant XX1
    399    0055E5 01           DB      1
    400    0055E6 02           DB      2
    401    0055E7 04           DB      4
    402    0055E8 05           DB      5
    403    0055E9 06           DB      6
    404    0055EA 07           DB      7
    405    0055EB 09           DB      9
    406    0055EC 0A           DB      10
    407    0055ED 0B           DB      11
    408    0055EE 0C           DB      12
    409    0055EF 0E           DB      14
    410    0055F0 0F           DB      15
    411    0055F1 10           DB      16
    412    0055F2 12           DB      18
    413    0055F3 13           DB      19
    414    0055F4 14           DB      20
    415    0055F5 15           DB      21
    416    0055F6 17           DB      23
    417    0055F7 18           DB      24
    418    0055F8 19           DB      25
    419    0055F9 1A           DB      26
    420    0055FA 1C           DB      28
    421    0055FB 1D           DB      29
    422    0055FC 1E           DB      30
    423    0055FD 1F           DB      31
    424    0055FE 21           DB      33
    425    0055FF 22           DB      34
    426    005600 23           DB      35
    427    005601 25           DB      37
    428    005602 26           DB      38
    429    005603 27           DB      39
    430    005604 28           DB      40
    431    005605 2A           DB      42
    432    005606 2B           DB      43
    433    005607 2C           DB      44
    434    005608 2D           DB      45
    435    005609 2F           DB      47
    436    00560A 30           DB      48
    437    00560B 31           DB      49
    438    00560C 32           DB      50
    439    00560D 33           DB      51
    440    00560E 35           DB      53
    441    00560F 36           DB      54
    442    005610 37           DB      55
    443    005611 38           DB      56
    444    005612 3A           DB      58
    445    005613 3B           DB      59
    446    005614 3C           DB      60
    447    005615 3D           DB      61
    448    005616 3F           DB      63
    449    005617 40           DB      64
    450    005618 41           DB      65
    451    005619 42           DB      66
    452    00561A 43           DB      67
    453    00561B 45           DB      69
    454    00561C 46           DB      70
    455    00561D 47           DB      71
    456    00561E 48           DB      72
    457    00561F 4A           DB      74
    458    005620 4B           DB      75
    459    005621 4C           DB      76
    460    005622 4D           DB      77
    461    005623 4E           DB      78
    462    005624 50           DB      80
    463    005625 51           DB      81
    464    005626 52           DB      82
    465    005627 53           DB      83
    466    005628 54           DB      84
    467    005629 56           DB      86
    468    00562A 57           DB      87
    469    00562B 58           DB      88
    470    00562C 59           DB      89
    471    00562D 5A           DB      90
    472    00562E 5B           DB      91
    473    00562F 5D           DB      93
    474    005630 5E           DB      94
    475    005631 5F           DB      95
    476    005632 60           DB      96
    477    005633 61           DB      97
    478    005634 62           DB      98
    479    005635 64           DB      100
    480    005636 65           DB      101
    481    005637 66           DB      102
    482    005638 67           DB      103
    483    005639 68           DB      104
    484    00563A 69           DB      105
    485    00563B 6A           DB      106
    486    00563C 6C           DB      108
    487    00563D 6D           DB      109
    488    00563E 6E           DB      110
    489    00563F 6F           DB      111
    490    005640 70           DB      112
    491    005641 71           DB      113
    492    005642 72           DB      114
    493    005643 73           DB      115
    494    005644 75           DB      117
    495    005645 76           DB      118
    496    005646 77           DB      119
    497    005647 78           DB      120
    498    005648 79           DB      121
    499    005649 7A           DB      122
    500    00564A 7B           DB      123
    501    00564B 7C           DB      124
    502    00564C 7D           DB      125
    503    00564D 7E           DB      126
    504    00564E 80           DB      128
    505    00564F 81           DB      129
    506    005650 82           DB      130
    507    005651 83           DB      131
    508    005652 84           DB      132
    509    005653 85           DB      133
    510    005654 86           DB      134
    511    005655 87           DB      135
    512    005656 88           DB      136
    513    005657 89           DB      137
    514    005658 8A           DB      138
    515    005659 8B           DB      139
    516    00565A 8C           DB      140
    517    00565B 8D           DB      141
    518    00565C 8E           DB      142
    519    00565D 8F           DB      143
    520    00565E 91           DB      145
    521    00565F 92           DB      146
    522    005660 93           DB      147
    523    005661 94           DB      148
    524    005662 95           DB      149
    525    005663 96           DB      150
    526    005664 97           DB      151
    527    005665 98           DB      152
    528    005666 99           DB      153
    529    005667 9A           DB      154
    530    005668 9B           DB      155
    531    005669 9C           DB      156
    532    00566A 9D           DB      157
    533    00566B 9E           DB      158
    534    00566C 9F           DB      159
    535    00566D A0           DB      160
    536    00566E A1           DB      161
    537    00566F A2           DB      162
    538    005670 A3           DB      163
    539    005671 A4           DB      164
    540    005672 A5           DB      165
    541    005673 A6           DB      166
    542    005674 A7           DB      167
    543    005675 A7           DB      167
    544    005676 A8           DB      168
    545    005677 A9           DB      169
    546    005678 AA           DB      170
    547    005679 AB           DB      171
    548    00567A AC           DB      172
    549    00567B AD           DB      173
    550    00567C AE           DB      174
    551    00567D AF           DB      175
    552    00567E B0           DB      176
    553    00567F B1           DB      177
    554    005680 B2           DB      178
    555    005681 B3           DB      179
    556    005682 B4           DB      180
    557    005683 B5           DB      181
    558    005684 B6           DB      182
    559    005685 B6           DB      182
    560    005686 B7           DB      183
    561    005687 B8           DB      184
    562    005688 B9           DB      185
    563    005689 BA           DB      186
    564    00568A BB           DB      187
    565    00568B BC           DB      188
    566    00568C BD           DB      189
    567    00568D BE           DB      190
    568    00568E BF           DB      191
    569    00568F BF           DB      191
    570    005690 C0           DB      192
    571    005691 C1           DB      193
    572    005692 C2           DB      194
    573    005693 C3           DB      195
    574    005694 C4           DB      196
    575    005695 C5           DB      197
    576    005696 C6           DB      198
    577    005697 C6           DB      198
    578    005698 C7           DB      199
    579    005699 C8           DB      200
    580    00569A C9           DB      201
    581    00569B CA           DB      202
    582    00569C CB           DB      203
    583    00569D CB           DB      203
    584    00569E CC           DB      204
    585    00569F CD           DB      205
    586    0056A0 CE           DB      206
    587    0056A1 CF           DB      207
    588    0056A2 D0           DB      208
    589    0056A3 D0           DB      208
    590    0056A4 D1           DB      209
    591    0056A5 D2           DB      210
    592    0056A6 D3           DB      211
    593    0056A7 D4           DB      212
    594    0056A8 D4           DB      212
    595    0056A9 D5           DB      213
    596    0056AA D6           DB      214
    597    0056AB D7           DB      215
    598    0056AC D8           DB      216
    599    0056AD D8           DB      216
    600    0056AE D9           DB      217
    601    0056AF DA           DB      218
    602    0056B0 DB           DB      219
    603    0056B1 DC           DB      220
    604    0056B2 DC           DB      220
    605    0056B3 DD           DB      221
    606    0056B4 DE           DB      222
    607    0056B5 DF           DB      223
    608    0056B6 DF           DB      223
    609    0056B7 E0           DB      224
    610    0056B8 E1           DB      225
    611    0056B9 E2           DB      226
    612    0056BA E2           DB      226
    613    0056BB E3           DB      227
    614    0056BC E4           DB      228
    615    0056BD E5           DB      229
    616    0056BE E5           DB      229
    617    0056BF E6           DB      230
    618    0056C0 E7           DB      231
    619    0056C1 E8           DB      232
    620    0056C2 E8           DB      232
    621    0056C3 E9           DB      233
    622    0056C4 EA           DB      234
    623    0056C5 EB           DB      235
    624    0056C6 EB           DB      235
    625    0056C7 EC           DB      236
    626    0056C8 ED           DB      237
    627    0056C9 ED           DB      237
    628    0056CA EE           DB      238
    629    0056CB EF           DB      239
    630    0056CC EF           DB      239
    631    0056CD F0           DB      240
    632    0056CE F1           DB      241
    633    0056CF F2           DB      242
    634    0056D0 F2           DB      242
    635    0056D1 F3           DB      243
    636    0056D2 F4           DB      244
    637    0056D3 F4           DB      244
    638    0056D4 F5           DB      245
    639    0056D5 F6           DB      246
    640    0056D6 F6           DB      246
    641    0056D7 F7           DB      247
    642    0056D8 F8           DB      248
    643    0056D9 F8           DB      248
    644    0056DA F9           DB      249
    645    0056DB FA           DB      250
    646    0056DC FA           DB      250
    647    0056DD FB           DB      251
    648    0056DE FC           DB      252
    649    0056DF FC           DB      252
    650    0056E0 FD           DB      253
    651    0056E1 FE           DB      254
    652    0056E2 FE           DB      254
    653    0056E3 FF           DB      255
    654    0056E4                                      
    655    0056E4              
    656    0056E4              
    657    0056E4                      EVEN
    658    0056E4              //==============================================
                               ================================
    659    0056E4              //==============================================
                               ================================
    660    0056E4              
    933    0056E4              #include "UELEC_01_Function.s43"                
                                       ; #define controlled include file
      1    0056E4              //==============================================
                               ================================
      2    0056E4              //==============================================
                               ================================
      3    0056E4              ServiceCommand
      4    0056E4 82931A1D                     tst     &app_CtrlFlags
      5    0056E8 5A24                         jz      _ex_serv_com
      6    0056EA 5C421A1D                     mov.b   &app_CtrlFlags+0, R12  
                                                                       // lo -
                                                                       command
      7    0056EE 5D421B1D                     mov.b   &app_CtrlFlags+1, R13  
                                                                       // hi -
                                                                       params
      8    0056F2              //--------------                
      9    0056F2              _TST_002
     10    0056F2 6C92                         cmp.b   #COM_BS_MODE, R12
     11    0056F4 0B20                         jne     _TST_003
     12    0056F6 B0122654                     call    #TEST_STATE_STM        
  // разрешенные состояния для изменения!
     13    0056FA 5120                         jne     _ex_serv_com
     14    0056FC 1DB3                         bit     #BIT0, R13             
  // hi - 0-reset, 1-set
     15    0056FE 0320                         jnz     __bs
     16    005700 A2C22C1D                     bic     #BASE_STATION_B,
                                                                         &D_STA
                                                                        TUS    
                                                                          //
                                                                         BASE
                                                                         SATION
                                                                         or
                                                                         PASSIV
                                                                        E
                                                                         BS
     17    005704 4A3C                         jmp     _ex_clr_com
     18    005706                      __bs:   
     19    005706 A2D22C1D                     bis     #BASE_STATION_B,
                                                                         &D_STA
                                                                        TUS    
                                                                          //
                                                                         BASE
                                                                         SATION
                                                                         or
                                                                         PASSIV
                                                                        E
                                                                         BS
     20    00570A 473C                         jmp     _ex_clr_com
     21    00570C              _TST_003
     22    00570C              _TST_004
     23    00570C              //--------------                
     24    00570C              _TST_005
     25    00570C 6C93                         cmp.b   #COM_POWER_MODE,
                                                                         R12
     26    00570E 0D20                         jne     _TST_006
     27    005710 B0122654                     call    #TEST_STATE_STM        
  // разрешенные состояния для изменения!
     28    005714 4420                         jne     _ex_serv_com
     29    005716 1DB3                         bit     #BIT0, R13             
  // hi - 0-Activ, 1-PD
     30    005718 0420                         jnz     __pd
     31    00571A B2C00001901C                 bic     #PD_Req_B              
  // Power request..
     32    005720 3C3C                         jmp     _ex_clr_com
     33    005722                      __pd:   
     34    005722 B2D00001901C                 bis     #PD_Req_B              
  // Power Save request..
     35    005728 383C                         jmp     _ex_clr_com
     36    00572A              //--------------                
     37    00572A              _TST_006
     38    00572A 7C901E00                     cmp.b   #COM_RST_UWM, R12      
                                                                      // lo -
                                                                      command=2
                                                                     0  hi -
                                                                      param
     39    00572E 0320                         jne     _TST_007
     40    005730 B012CA40                     call    #_RST_Master
     41    005734 323C                         jmp     _ex_clr_com
     42    005736              _TST_007
     43    005736 7C901F00                     cmp.b   #COM_RST_PHASE_MIN_MAX,
  R12  // lo - command  hi - param
     44    00573A 0520                         jne     _TST_008
     45    00573C B0128243                     call    #Clr_Ph_min_max
     46    005740 8243141D                     clr     &st_Level_max
     47    005744 2A3C                         jmp     _ex_clr_com
     48    005746              _TST_008
     49    005746 7C902000                     cmp.b   #COM_RST_CNT, R12  // lo
                                                                      - command
                                                                       hi -
                                                                      param
     50    00574A 0D20                         jne     _TST_009
     51    00574C 8243081D                     clr     &st_CntErrPack         
  
     52    005750 82430A1D                     clr     &st_CntResivPac
                                                                        
     53    005754 82430C1D                     clr     &st_CntTrxPac  
                                                                        
     54    005758 8243121D                     clr     &st_CntAdcOvfl
     55    00575C 82430E1D                     clr     &st_CntReset
     56    005760 82430C00                     clr     &TINYRAM_START+2       
                                                        // tiny RAM cnt
                                                        RESET
     57    005764 1A3C                         jmp     _ex_clr_com
     58    005766              //--------------                
     59    005766              _TST_009
     60    005766 7C900600                     cmp.b   #COM_BEACON, R12       
                                                                     // lo -
                                                                     command 
                                                                     hi -
                                                                     param
     61    00576A 0A20                         jne     _TST_010
     62    00576C 1DB3                         bit     #BIT0, R13             
  // hi - 0-stop, 1-start
     63    00576E 0420                         jnz     __bec
     64    005770 B2C010000818                 bic     #BEACON_ON_B, &C_FLAGS
     65    005776 113C                         jmp     _ex_clr_com
     66    005778                      __bec:  
     67    005778 B2D010000818                 bis     #BEACON_ON_B, &C_FLAGS
     68    00577E 0D3C                         jmp     _ex_clr_com
     69    005780              //--------------                
     70    005780              _TST_010
     71    005780              _TST_011                
     72    005780 7C900A00                     cmp.b   #COM_SCRYPT, R12       
                                                                     // lo -
                                                                     command 
                                                                     
     73    005784 0A20                         jne     _TST_012
     74    005786 1DB3                         bit     #BIT0, R13             
  // hi - 0-stop, 1-start
     75    005788 0420                         jnz     __scr
     76    00578A B2C00020F81C                 bic     #StopScript_B,
  &StatusAPP
     77    005790 043C                         jmp     _ex_clr_com
     78    005792                      __scr:  
     79    005792 B2D00020F81C                 bis     #StopScript_B,
  &StatusAPP
     80    005798 003C                         jmp     _ex_clr_com
     81    00579A              //--------------                
     82    00579A              _TST_012                
     83    00579A                              
     84    00579A                              // ...
     85    00579A              _ex_clr_com
     86    00579A 82431A1D                     clr     &app_CtrlFlags
     87    00579E 3041         _ex_serv_com    ret
     88    0057A0              //==============================================
                               ================================
     89    0057A0              TEST_HW_PRESENT
     90    0057A0              //==============================================
                               ================================
     91    0057A0              #define TMP75AID  0x48  // st_TMP_B
     92    000050              AT24C512  =  0x50       // st_EEPROM_B
     93    0057A0              #define ST25DV04  0x53  // 0x53, 0x57 
                                st_NFC_B
     94    0057A0              #define OLED096   0x3C  // 0x78, 0x7A 
                                st_LCD_B
     95    0057A0              
     96    0057A0              #ifdef  __DEBUG_MODE__
     97    000000              CriticalVIN_LOW = 0     // 0.0v
     98    0057A0              #else
    100    0057A0              #endif
    101    0057A0              
    102    0057A0              #define MS5837_30BA 0x76 // 0x76 (1110110
                                b)
    103    0057A0              //==============================================
                               ================================
    104    0057A0              PollDevicePresent       // test device, set
                                st_Periperal
    105    0057A0 B2C055D0F61C         bic     #st_TMP_B|st_EEPROM_B|st_NFC_B|s
                                                         t_LCD_B|st_PS_B|st_PSE
                                                         X_B|st_ADC24_B,
                                                          &st_Periperal
    106    0057A6 0D43                 clr     R13
    107    0057A8 3C404800             mov     #TMP75AID, R12
    108    0057AC B012F44F             call    #USCI_I2C_slave_present // R12
                                                                        slave_a
                                                                       ddress
                                                                        => R12
                                                                        returnV
                                                                       alue =
                                                                        !(UCB1S
                                                                       TAT &
                                                                        UCNACKI
                                                                       FG)
    109    0057B0 0220                 jnz      _end_tmp
    110    0057B2 3DD01000             bis     #st_TMP_B, R13
    111    0057B6              _end_tmp
    112    0057B6 3C405000             mov     #AT24C512, R12
    113    0057BA B012F44F             call    #USCI_I2C_slave_present // R12
                                                                        slave_a
                                                                       ddress
                                                                        => R12
                                                                        returnV
                                                                       alue =
                                                                        !(UCB1S
                                                                       TAT &
                                                                        UCNACKI
                                                                       FG)
    114    0057BE 0220                 jnz      _end_ee
    115    0057C0 3DD00010             bis     #st_EEPROM_B, R13
    116    0057C4              _end_ee
    117    0057C4 3C407600             mov     #MS5837_30BA, R12
    118    0057C8 B012F44F             call    #USCI_I2C_slave_present // R12
                                                                        slave_a
                                                                       ddress
                                                                        => R12
                                                                        returnV
                                                                       alue =
                                                                        !(UCB1S
                                                                       TAT &
                                                                        UCNACKI
                                                                       FG)
    119    0057CC 0220                 jnz      _end_bar
    120    0057CE 3DD02000             bis     #st_BAROM_B, R13
    121    0057D2              _end_bar
    122    0057D2              #ifdef  __LCD_PRESENT__
    123    0057D2 3C403C00             mov     #OLED096, R12
    124    0057D6 B012F44F             call    #USCI_I2C_slave_present // R12
                                                                        slave_a
                                                                       ddress
                                                                        => R12
                                                                        returnV
                                                                       alue =
                                                                        !(UCB1S
                                                                       TAT &
                                                                        UCNACKI
                                                                       FG)
    125    0057DA 0120                 jnz      _end_lcd
    126    0057DC 1DD3                 bis     #st_LCD_B, R13
    127    0057DE              _end_lcd
    128    0057DE              #endif
    129    0057DE B0125661             call    #TestADC24                     
  // test AD7124
    130    0057E2 0220                 jnz     _end_adc24
    131    0057E4 3DD04000             bis     #st_ADC24_B, R13
    132    0057E8              _end_adc24
    133    0057E8 8293301D             cmp     #CriticalVIN_LOW ,&D_AVIN      
                                                                 // test PS 12v
                                                                 present
    134    0057EC 0228                 jlo      _end_PS
    135    0057EE 3DD00040             bis     #st_PS_B, R13
    136    0057F2              _end_PS
    137    0057F2 8293321D             cmp     #CriticalVIN_LOW ,&D_AVEX      
                                                                 // test PS 5v
                                                                 present
    138    0057F6 0228                 jlo      _end_PSex
    139    0057F8 3DD00080             bis     #st_PSEX_B, R13
    140    0057FC              _end_PSex
    141    0057FC 82DDF61C             bis     R13, &st_Periperal             
                                                     // set periperal
                                                     presents!
    142    005800 3041                 ret
    143    005802              //======================================
    144    005802              INIT_HW_PRESENT // init Hard Ware present
    145    005802              InitDevicePresent       // I2C present Device
                                only -interruptable-
    146    005802 B2B01000F61C         bit     #st_TMP_B, &st_Periperal
    147    005808 0224                 jz      _ini_3
    148    00580A B0123658             call    #Init_TMP75AID
    149    00580E              _ini_3
    150    00580E B2B00010F61C         bit     #st_EEPROM_B, &st_Periperal
    151    005814 0224                 jz      _ini_4
    152    005816 B012BA58             call    #Init_AT24C512
    153    00581A              _ini_4
    154    00581A B2B02000F61C         bit     #st_BAROM_B, &st_Periperal
    155    005820 0224                 jz      _ini_5
    156    005822 B012BC58             call    #Init_MS5837
    157    005826              _ini_5
    158    005826              #ifdef  __LCD_PRESENT__
    159    005826 92B3F61C             bit     #st_LCD_B, &st_Periperal
    160    00582A 0224                 jz      _ini_ex
    161    00582C B0129C59             call    #Init_OLED096
    162    005830              #endif
    163    005830              _ini_ex
    164    005830                  m_Reset_i2c 
    164.1  005830 92D34006                     bis     #UCSWRST, &UCB0CTLW0    
                                                                // put eUSCI_B
                                                 in reset state
    164.2  005834                              ENDM
    165    005834 3041                 ret
    166    005836              //======================================
    167    000000              TMP75_TEMP_REG  = 0
    168    000001              TMP75_CONFIG_REG = 1
    169    000002              TMP75_Tlow_REG  = 2     // default 75 gr
    170    000003              TMP75_Thigh_REG = 3     // default 80 gr
    171    005836              
    172    000020              CONFIG_DATA     = 32    // 10bit 0.25C
    173    000080              OS              = 128
    174    000001              SHUTDOWN        = 1
    175    005836              //===============
    176    005836              Init_TMP75AID
    177    005836 B24048006006         mov     #TMP75AID, &Slave_address
                                                                          
    178    00583C 8243A81C             mov     #TMP75_TEMP_REG, &AddrREG
    179    005840 B012984F             call    #USCI_I2C_TxAddr1_RxData2       
         // Slave address, AddrREG 
    180    005844                  m_wait_Rx_i2c       
    180.1  005844                              LOCAL   _lll    
    180.2  005844 92B3921C     _lll            bit     #I2C_RxOk_B
    180.3  005848 FD27                         jz      _lll
    180.4  00584A                              ENDM
    181    00584A 1C42A81C                     mov      &DataREG, R12         
                                                                   //
                                                                   temperature
    182    00584E B0129E58             call    #calc_temerature               
  // reg / 25.6 = 00.0 gr
    183    005852 B0126E50         call    #wait_RDY_I2C       // ... wait I2C
                                                                Ready
    184    005856                      
    185    005856 B24048006006         mov     #TMP75AID, &Slave_address
    186    00585C B24001A1A81C         mov     #(((CONFIG_DATA|OS|SHUTDOWN)<<8)
                                                               +TMP75_CONFIG_RE
                                                               G), &AddrREG   
                                                                // DATA to
                                                                CONFIG
                                                                REG
    187    005862 B012624F             call    #USCI_I2C_Tx2                   
         // Slave address, AddrREG
    188    005866 B0126E50         call    #wait_RDY_I2C       // ... wait I2C
                                                                Ready
    189    00586A                  //m_Reset_i2c 
    190    00586A 3041                 ret
    191    00586C              //===============
    192    00586C              Reading_TMP
    193    00586C B2B01000F61C         bit     #st_TMP_B, &st_Periperal
    194    005872 2224                 jz      _ex_12c
    195    005874 B24048006006         mov     #TMP75AID, &Slave_address
    196    00587A 8243A81C             mov     #TMP75_TEMP_REG, &AddrREG
    197    00587E 3040984F             br      #USCI_I2C_TxAddr1_RxData2       
         // Slave address, AddrREG -> SlotREG
    198    005882              //---------------       
    199    005882              Calc_TMP        
    200    005882 B2B01000F61C         bit     #st_TMP_B, &st_Periperal
    201    005888 1724                 jz      _ex_12c
    202    00588A 1C42A81C                     mov      &DataREG, R12          
                                                                          //
                                                                   temperature
    203    00588E              stb_next_once
    204    00588E B24048006006         mov     #TMP75AID, &Slave_address
    205    005894 B24001A1A81C         mov     #(((CONFIG_DATA|OS|SHUTDOWN)<<8)
                                                               +TMP75_CONFIG_RE
                                                               G), &AddrREG   
                                                                // DATA to
                                                                CONFIG
                                                                REG
    206    00589A B012624F             call    #USCI_I2C_Tx2                   
         // Slave address, AddrREG
    207    00589E              calc_temerature                                 
                                       // reg / 25.6 = 00.0 gr 
    208    00589E 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    08  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier
                                to avoid warning.
    209    0058A0 32C2                 dint                                   
  
                                       dint                                   
                     
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    09  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
    210    0058A2 8C10                         swpb    R12
    211    0058A4 824CC204                     mov     R12, &MPYS              
                                                                    // reg /
                                                             25.6 = 00.0
                                                             gr
    212    0058A8 B240000AC804                 mov     #65536*10/256, &OP2     
         
    213    0058AE 1C42E604                     mov     &RES1, R12            
                                                               
    214    0058B2 3241                 pop     SR
                                       pop     SR
                               -----------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    14  Warning[413]: A NOP needs to be added before setting
                     GIE, as required by
                                the architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    14  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
    215    0058B4 824C2E1D                     mov     R12, &D_TEMP
    216    0058B8 3041         _ex_12c         ret
    217    0058BA              //======================================
    218    000000              AT24C512_MyREG =  (0)   // My data 
    219    0058BA              //===============
    220    0058BA              Init_AT24C512
    221    0058BA                      // ...
    222    0058BA 3041                 ret
    223    0058BC              //======================================
    224    0058BC              Init_MS5837
    225    0058BC B012F65C             call    #RESET_MS5837           //
                                                                        1380
    226    0058C0 B0120C5D             call    #READ_C_CX              //
                                                                        15460
    227    0058C4                      
    228    0058C4 B0127C5D             call    #STB_TEMPERATURE        //
                                                                        1382
    229    0058C8 3C401027                     mov     #10000, R12
    230    0058CC B012A845                     call    #halMcuWaitUs   //
                                                                        140318 
                                                                               
                                                                            
                                                                        
    231    0058D0 B012F658             call    #READ_CALC_TMPERATURE   //
                                                                        2700
    232    0058D4 1C520E18             add     &C_OFFSET_TEMP, R12
    233    0058D8 824C2E1D             mov     R12, &D_TEMP
    234    0058DC B012765D             call    #STB_PRESSURE           //
                                                                        1382
    235    0058E0 3C401027                     mov     #10000, R12
    236    0058E4 B012A845                     call    #halMcuWaitUs   //
                                                                        140318 
                                                                               
                                                                            
                                                                        
    237    0058E8 B0121659             call    #READ_CALC_PRESSURE     // 2987
                                                                        
    238    0058EC 824C341D             mov     R12, &D_PRESSURE
    239    0058F0 824E361D             mov     R14, &D_DEPTH
    240    0058F4 3041                 ret
    241    0058F6              //--------------        
    242    0058F6              READ_CALC_TMPERATURE    
    243    0058F6 B012485D             call    #READ_ADC               //
                                                                        2595
    244    0058FA B012945D             call    #CALC_TEMPERATURE_MS    //
                                                                        101
    245    0058FE 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    45  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier
                                to avoid warning.
    246    005900 32C2                 dint
    247    005902 0343                 nop
    248    005904 824CC004                     mov     R12, &MPY      
                                                             
    249    005908 B2409919C804                 mov     #(65535/10), &OP2 //
                                                                          /10
    250    00590E 1C42E604                     mov     &RES1, R12
    251    005912 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    51  Warning[413]: A NOP needs to be added before setting
                     GIE, as required by
                                the architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    51  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
    252    005914 3041                 ret 
    253    005916                      
    254    005916              READ_CALC_PRESSURE      
    255    005916 B012485D             call    #READ_ADC               // 2595
                                                                        
    256    00591A 824CD01C             mov     R12, &M_D1+0
    257    00591E 824DD21C             mov     R13, &M_D1+2
    258    005922 B012F85D             call    #CALC_PRESSURE_MS       //
                                                                        280
    259    005926 B0123E5F             call    #CALC_DEPTH             //
                                                                        45
    260    00592A 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    60  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier
                                to avoid warning.
    261    00592C 32C2                 dint
    262    00592E 0343                 nop
    263    005930 824CD004                     mov     R12, &MPY32L   
                                                             
    264    005934 824DD204                     mov     R13, &MPY32H   
                                                             
    265    005938 B2409919C804                 mov     #(65535/10), &OP2 //
                                                                          /10
    266    00593E 1C42E604                     mov     &RES1, R12
    267    005942 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    67  Warning[413]: A NOP needs to be added before setting
                     GIE, as required by
                                the architecture
                               "D:\USER\430\U_ELECTRO\UELEC_01_Function.s43",2
                    67  Warning[411]: A NOP needs to be added after clearing
                     GIE, as required by
                                the architecture
    268    005944                      
    269    005944 3041                 ret 
    270    005946              //--------------        
    271    005946              Main_STM
    272    005946 B2B02000F61C         bit     #st_BAROM_B, &st_Periperal
    273    00594C 0D24                 jz      _nxt_stm
    274    00594E 1C42BC1C                     mov     &STM_Main, R12
    275    005952 3CF00E00                     and     #0x0E, R12
    276    005956 005C                         add     R12, PC        
                                                             
    277    005958 073C                         jmp     _M_stop        
                                                                        
    278    00595A 093C                         jmp     _M_1    
    279    00595C 0B3C                         jmp     _M_2    
    280    00595E 113C                         jmp     _M_3    
    281    005960 133C                         jmp     _M_4    
    282    005962 1B3C                         jmp     _M_5    
    283    005964 1A3C                         jmp     _M_6    
    284    005966 193C                         jmp     _M_7    
    285    005968              //--------------        
    286    005968              _M_stop
    287    005968              _nxt_stm
    288    005968 A253BC1C             incd    &STM_Main
    289    00596C 3041                 ret
    290    00596E                      
    291    00596E              _M_1
    292    00596E B0127C5D             call    #STB_TEMPERATURE        //
                                                                        1382
    293    005972 FA3F                 jmp     _nxt_stm        
    294    005974              _M_2    
    295    005974 B012F658             call    #READ_CALC_TMPERATURE   //
                                                                        2700
    296    005978 1C520E18             add     &C_OFFSET_TEMP, R12
    297    00597C 824C2E1D             mov     R12, &D_TEMP
    298    005980 F33F                 jmp     _nxt_stm        
    299    005982              _M_3    
    300    005982 B012765D             call    #STB_PRESSURE           //
                                                                        1382
    301    005986 F03F                 jmp     _nxt_stm        
    302    005988              _M_4    
    303    005988 B0121659             call    #READ_CALC_PRESSURE     // 2987
                                                                        
    304    00598C 824C341D             mov     R12, &D_PRESSURE        //
                                                     /10
    305    005990 824E361D             mov     R14, &D_DEPTH
    306    005994 8243BC1C             clr     &STM_Main
    307    005998 3041                 ret
    308    00599A              _M_5    
    309    00599A              _M_6    
    310    00599A              _M_7
    311    00599A E63F                 jmp     _nxt_stm
    312    00599C              //======================================
    313    00599C              #ifdef  __LCD_PRESENT__
    314    00599C              Init_OLED096
    315    00599C B012A25A                     call    #Init_OLED
    316    0059A0 B012345C                     call    #LogoToLCD     
                                                                        
    317    0059A4 B012CA5C                     call    #Wait_ToLCD            
  // text
    318    0059A8 3D40A00F                     mov     #4000, R13
    319    0059AC 3C40E803     _delay_mS       mov     #1000, R12
    320    0059B0 B012A845                     call    #halMcuWaitUs           
         
    321    0059B4 1D83                         dec     R13
    322    0059B6 FA23                         jnz     _delay_mS
    323    0059B8              
    324    0059B8 B0127E5C                     call    #ClrLcd
    325    0059BC B0126E50         call    #wait_RDY_I2C       // ... wait I2C
                                                                Ready   
                                                                
    326    0059C0 3041                 ret
    327    0059C2              #endif          
    328    0059C2              //==============================================
                               ================================
    329    0059C2              //==============================================
                               ================================
    330    0059C2              ServicePowerSave
    331    0059C2 B2B00003901C                 bit     #PD_Req_PD_Mode        
  // Power Save req & mode
    332    0059C8 EA26                         jz      _ex_serv_com
    333    0059CA B2B00001901C                 bit     #PD_Req_B              
  // Power Save request..
    334    0059D0 0624                         jz      _to_work
    335    0059D2 B2B00002901C                 bit     #PD_Mode_B             
  // Power Save mode..
    336    0059D8 0124                         jz      _to_save
    337    0059DA 3041                         ret
    338    0059DC              //==============
    339    0059DC              _to_save
    340    0059DC              
    341    0059DC 3041                         ret
    342    0059DE              //==============
    343    0059DE              _to_work
    344    0059DE              
    345    0059DE 3041                         ret
    346    0059E0              //==============================================
                               ================================
    347    0059E0              //==============================================
                               ================================
    348    0059E0              ServiceBattery          // Service Battery     
                                
    349    0059E0 B0122654                     call    #TEST_STATE_STM        
  // разрешенные состояния для изменения!
    350    0059E4 0F20                         jnz     _ex_serv_bat
    351    0059E6                              
    352    0059E6 1C42301D                     mov     &D_AVIN, R12
    353    0059EA              _tst_low_batt   
    354    0059EA 1C922E18                     cmp     &C_BAT_LOW, R12
    355    0059EE 042C                         jhs     _tst_full_batt
    356    0059F0 B2D080002C1D                 bis     #BatteryLow_B,
                                                                       &D_STATU
                                                                      S
    357    0059F6              //              bic.b   #CHARGE_OFF_B          
                                // charge battery on
    358    0059F6 063C                         jmp     _ex_serv_bat
    359    0059F8              _tst_full_batt  
    360    0059F8 B2C080002C1D                 bic     #BatteryLow_B,
                                                                       &D_STATU
                                                                      S
    361    0059FE 1C923018                     cmp     &C_BAT_FULL, R12
    362    005A02 0028                         jlo     _ex_serv_bat
    363    005A04              //              bis.b   #CHARGE_OFF_B          
                                // charge battery off
    364    005A04 3041         _ex_serv_bat    ret
    365    005A06              //==============================================
                               ================================
    366    005A06              //==============================================
                               ================================
    367    005A06              Set_UELEC_MODE  //      app_MODE --> D_STATUS
                                
    368    005A06                          
    369    005A06 B012125A                     call    #Set_Analog            
  // Set app_OFFSET_AMP, app_GANE_AMP
    370    005A0A 3041                         ret
    371    005A0C                              
    372    005A0C              //==============================================
                               =       
    373    005A0C              Init_Analog            // Init power Analog &
                                ADC
    374    005A0C B0128661                     call    #Init_AD7124
    375    005A10 3041                         ret
    376    005A12              Set_Analog
    377    005A12 3041                         ret
    378    005A14              //==============================================
                               =       
    379    005A14              CopyWord               // src - R12, dst - R13, 
                                length - R14 
    380    005A14 0E11                         rra     R14     // to word
    381    005A16 0E93                         tst     R14
    382    005A18 0524                         jz      ex_cw
    383    005A1A BD4C0000         loop_cw:    mov     @R12+, 0(R13)
    384    005A1E 2D53                         incd    R13
    385    005A20 1E83                         dec     R14
    386    005A22 FB23                         jnz     loop_cw
    387    005A24 3041             ex_cw:      ret
    388    005A26              //==============================================
                               ================================
    389    005A26              //==============================================
                               ================================
    390    005A26              //==============================================
                               ================================
    391    005A26              
    392    005A26              
    393    005A26              
    394    005A26              
    395    005A26              
    396    005A26              
    397    005A26              
    398    005A26              
    399    005A26              
    400    005A26              
    401    005A26              
    402    005A26              
    403    005A26              
    404    005A26              
    405    005A26              
    406    005A26              
    407    005A26              
    408    005A26              
    409    005A26              
    410    005A26              
    411    005A26              
    412    005A26              
    413    005A26              
    414    005A26              
    934    005A26              #include "OLED_SSD1309_I2C.s43"                 
                                       ; #define controlled include file
      1    005A26              //==============================================
                               ================================================
                               ==============
      2    005A26              //                               OLED 128 x 64  
                                  SSD1309
      3    005A26              //==============================================
                               ================================================
                               ==============
      4    005A26              #ifdef  __LCD_PRESENT__
      5    005A26              
      6    005A26              ;-------- *** StatusLCD bits *** -----
      7    005A26              #define KeyBuf_mask      (0x00FF)       // lo
                                byte - key scrypt
      8    005A26              #define TextSize_0       (0x0000)      
                                //
      9    005A26              #define TextSize_1       (0x0100)      
                                //
     10    005A26              #define TextSize_2       (0x0200)      
                                //
     11    005A26              #define TextSize_3       (0x0300)      
                                //
     12    005A26              #define TextSize_4       (0x0400)      
                                //
     13    005A26              #define TextSize_5       (0x0500)      
                                //
     14    005A26              #define TextSize_6       (0x0600)      
                                //
     15    005A26              #define TextSize_7       (0x0700)      
                                //
     16    005A26              #define TextSize_mask    TextSize_7    
                                //
     17    005A26              #define TextMod_0        (0x0000)      
                                //
     18    005A26              #define TextMod_1        (0x0800)      
                                //
     19    005A26              #define TextMod_mask     TextMod_1     
                                //
     20    005A26              #define TextFlash        (0x1000)      
                                //
     21    005A26              #define EndScreen        (0x4000)      
                                //
     22    005A26              ;-------------------------------------
     23    005A26              #define BigChar_B        TextSize_1
     24    005A26              
     25    000080              ConstLcdX       equ     128
     26    000040              ConstLcdY       equ     64
     27    005A26              
     28    005A26              //==============================================
     29    000080              CON_COM =  0x80         // Contination +
                                C/D
     30    000000              ___COM  =  0x00
     31    000040              ___DAT  =  0x40
     32    005A26              //==============================================
     33    005A26              //==============================================
     34    005A26              DisplayColumnSet:                              
                                // R12 - Column address  (R11)
     35    005A26 5C42EC1C                     mov.b   &ColumnAddress, R12    
                                                                        // -
                                                                        column
     36    005A2A                              
     37    005A2A              //              bit.b   #LCD_ROTATE_B,
                                &C_LCD_FLAGS
     38    005A2A              //              jz      e_rotate
     39    005A2A              //              add.b   #4, R12         // for
                                rotate Display!!!
     40    005A2A              //    e_rotate: 
     41    005A2A 4B4C                         mov.b   R12, R11
     42    005A2C 12D3                         setc
     43    005A2E 4B10                         rrc.b   R11
     44    005A30 12C3                         clrc
     45    005A32 4B10                         rrc.b   R11
     46    005A34 4B11                         rra.b   R11
     47    005A36 4B11                         rra.b   R11
     48    005A38 7CF00F00                     and.b   #0x0F, R12
     49    005A3C              DisplayCommand2:                        // R11 -
                                low Command, R12 - high        
     50    005A3C C24BAE1C             mov.b   R11, &Buf_OLED+1
     51    005A40 C24CAF1C             mov.b   R12, &Buf_OLED+2
     52    005A44 B0127841             call    #Pause_SLOT_I2C         // clr
                                                                        RTCIE,
                                                                        wait
                                                                        Rdy 
                                                                        i2c
     53    005A48 B24003009E1C         mov     #3, &I2C_TxCnt          // cnt =
                                                                        3
     54    005A4E 063C                 jmp     OLED_I2C_TxnCOM         //
                                                                        Buf_OLE
                                                                       D,
                                                                        I2C_TxC
                                                                       nt
                                                                        COMMAND
     55    005A50              //==============
     56    005A50              DisplayCommand:                                
                                // R12 - command
     57    005A50 C24CAE1C                     mov.b   R12, &Buf_OLED+1
     58    005A54 B0127841                     call    #Pause_SLOT_I2C        
  // clr RTCIE, wait Rdy  i2c
     59    005A58 A2439E1C                     mov     #2, &I2C_TxCnt         
  // cnt = 2
     60    005A5C              OLED_I2C_TxnCOM         // Buf_OLED, I2C_TxCnt
                                COMMAND
     61    005A5C C243AD1C                     mov.b   #___COM, &Buf_OLED     
                                                                 // COMMAND
     62    005A60              OLED_I2C_Txn            // Buf_OLED, I2C_TxCnt
     63    005A60 B240AD1CA21C                 mov     #Buf_OLED, &I2C_TxPtr
     64    005A66 B2403C006006                 mov     #OLED096, &Slave_address
     65    005A6C 8243A01C                     mov     #0, &I2C_DataCnt
     66    005A70 B012704F                     call    #USCI_I2C_TxnPtr       
  // Slave address, I2C_TxCnt, I2C_TxPtr
     67    005A74 30408241                     br      #Proceed_SLOT_I2C      
  // wait Rdy  i2c, set RTCIE
     68    005A78              //==============
     69    005A78              MEM_I2C_RD8     // AddrMEM -> DataMEM   n=8byte 
                                     
     70    005A78 B0127841                     call    #Pause_SLOT_I2C        
  // clr RTCIE, wait Rdy  i2c
     71    005A7C B242A01C                     mov     #8, &I2C_DataCnt        
         
     72    005A80 B240AE1CA41C                 mov     #AddrMEM+2, &I2C_DataPtr
     73    005A86                      //      br      #MEM_I2C_Rxn           
                                // Addr, I2C_DataCnt, -> @ I2C_DataPtr
     74    005A86              MEM_I2C_Rxn             // Addr, I2C_DataCnt, ->
                                @ I2C_DataPtr
     75    005A86 9210AC1C                     swpb    &AddrMEM
     76    005A8A A2439E1C                     mov     #2, &I2C_TxCnt
     77    005A8E B240AC1CA21C                 mov     #AddrMEM, &I2C_TxPtr
     78    005A94 B24050006006                 mov     #AT24C512, &Slave_addres
                                                                  s
     79    005A9A B012AC4F                     call    #USCI_I2C_TxAddrn_RxData
 n // Slave address, I2C_TxCnt, I2C_DataCnt, I2C_DataPtr, I2C_TxPtr
     80    005A9E 30408241                     br      #Proceed_SLOT_I2C      
  // wait Rdy  i2c, set RTCIE
     81    005AA2              //==============================================
     82    005AA2              //==============================================
     83    005AA2              Init_OLED
     84    005AA2 3C401400                     mov     #20, R12
     85    005AA6 B012A845                     call    #halMcuWaitUs          
  //  wait ...
     86    005AAA              Init_LCDx:
     87    005AAA              /*
     88    005AAA                              mov.b   #0xA8, R11             
                                // 
     89    005AAA                              mov.b   #0x3F, R12             
                                // set MUX
     90    005AAA                              call    #DisplayCommand2
     91    005AAA              
     92    005AAA                              mov.b   #0xD3, R11             
                                // 
     93    005AAA                              mov.b   #0x00, R12             
                                // OffSet
     94    005AAA                              call    #DisplayCommand2
     95    005AAA                              
     96    005AAA                              mov.b   #0, R12
     97    005AAA                              call    #DisplayStartLineSet   
                                // Line Address 0 to 63
     98    005AAA              
     99    005AAA                              bit.b   #LCD_ROTATE_B,
                                &C_LCD_FLAGS
    100    005AAA                              jz      e_norm
    101    005AAA                              call    #SegmentDriverDirectionR
                               everse
    102    005AAA                              call    #CommonOutputModeReverse
                                       //Common Output Mode Reverse
    103    005AAA                              jmp     e_rote
    104    005AAA                e_norm:
    105    005AAA                              call    #SegmentDriverDirectionN
                               ormal
    106    005AAA                              call    #CommonOutputModeNormal
    107    005AAA                e_rote:               
    108    005AAA                              bit.b   #LCD_REVERSE_B,
                                &C_LCD_FLAGS
    109    005AAA                              jz      On_Lcd
    110    005AAA                              call    #DisplayReverse
    111    005AAA                       On_Lcd:
    112    005AAA              
    113    005AAA                              mov.b   #0xDA, R11             
                                // 
    114    005AAA                              mov.b   #0x02, R12             
                                // COM pins
    115    005AAA                              call    #DisplayCommand2
    116    005AAA              
    117    005AAA                              mov.b   &C_LCD_BRIGHT, R12     
                                // Bright LCD
    118    005AAA                              call    #DisplayVolume
    119    005AAA              
    120    005AAA                              mov.b   #0xA4, R12
    121    005AAA                              jmp     DisplayCommand         
                                // Entire Display ON 
    122    005AAA              
    123    005AAA                              call    #DisplayNormal
    124    005AAA              
    125    005AAA                              mov.b   #0xD5, R11             
                                // 
    126    005AAA                              mov.b   #0x80, R12             
                                // OSC
    127    005AAA                              call    #DisplayCommand2
    128    005AAA                              
    129    005AAA                              call    #ChargePump_ON         
                                //8D - Charge Pump on SSD1306!!!
    130    005AAA                              call    #Display_ON
    131    005AAA                              
    132    005AAA                              mov     #60000, R12
    133    005AAA                              call    #halMcuWaitUs          
                                //  wait ...
    134    005AAA                              */
    135    005AAA              
    136    005AAA              
    137    005AAA                              //mov.b #0xFD, R11             
                                // 
    138    005AAA                              //mov.b #0x12, R12             
                                // Unlock
    139    005AAA                              //call  #DisplayCommand2
    140    005AAA                              
    141    005AAA B012465B                     call    #Display_OFF
    142    005AAE                              
    143    005AAE 7B402000                     mov.b   #0x20, R11             
  // 20 - Set Memory Addressing Mode
    144    005AB2 6C43                         mov.b   #0x02, R12             
  // 00 - Horizontal Addressing Mode
    145    005AB4 B0123C5A                     call    #DisplayCommand2
    146    005AB8              
    147    005AB8 D2B33218                     bit.b   #LCD_ROTATE_B,
                                                                       &C_LCD_F
                                                                      LAGS
    148    005ABC 0520                         jnz      e_norm
    149    005ABE B012F85A                     call    #SegmentDriverDirectionR
 everse
    150    005AC2 B012FE5A                     call    #CommonOutputModeReverse
         //Common Output Mode Reverse
    151    005AC6 043C                         jmp     e_rote
    152    005AC8                e_norm:
    153    005AC8 B012045B                     call    #SegmentDriverDirectionN
 ormal
    154    005ACC B012F25A                     call    #CommonOutputModeNormal
    155    005AD0                e_rote:               
    156    005AD0 E2B33218                     bit.b   #LCD_REVERSE_B,
                                                                        &C_LCD_
                                                                       FLAGS
    157    005AD4 0224                         jz      On_Lcd
    158    005AD6 B012105B                     call    #DisplayReverse
    159    005ADA                              
    160    005ADA                      //      mov.b   #0xD9, R11             
                                
    161    005ADA                      //      mov.b   #0xD3, R12             
                                // pre-charge period 0x022/f1
    162    005ADA                      //      call    #DisplayCommand2
    163    005ADA                      //      mov.b   #0xDB, R11             
                                
    164    005ADA                      //      mov.b   #0x20, R12             
                                // vcomh deselect level
    165    005ADA                      //      call    #DisplayCommand2
    166    005ADA                              
    167    005ADA                       On_Lcd:
    168    005ADA B012585B                     call    #ChargePump_ON         
  //8D - Charge Pump on SSD1306!!!
    169    005ADE B012365B                     call    #Display_ON
    170    005AE2                              
    171    005AE2                      //      mov     #60000, R12
    172    005AE2                      //      call    #halMcuWaitUs          
                                //  wait ...
    173    005AE2                              
    174    005AE2 4C43                         mov.b   #0, R12
    175    005AE4 B012165B                     call    #DisplayStartLineSet   
  // Line Address 0 to 63
    176    005AE8                              
    177    005AE8 5C423318                     mov.b   &C_LCD_BRIGHT, R12     
                                                                       //
                                                                       Bright
                                                                       LCD
    178    005AEC B012525B                     call    #DisplayVolume
    179    005AF0 3041                         ret
    180    005AF2              //==============================================
    181    005AF2              CommonOutputModeNormal:
    182    005AF2 7C40C000                     mov.b   #0xC0, R12
    183    005AF6 AC3F                         jmp     DisplayCommand
    184    005AF8              SegmentDriverDirectionReverse:
    185    005AF8 7C40A100                     mov.b   #0xA1, R12
    186    005AFC A93F                         jmp     DisplayCommand
    187    005AFE              CommonOutputModeReverse:
    188    005AFE 7C40C800                     mov.b   #0xC8, R12
    189    005B02 A63F                         jmp     DisplayCommand
    190    005B04              SegmentDriverDirectionNormal:
    191    005B04 7C40A000                     mov.b   #0xA0, R12
    192    005B08 A33F                         jmp     DisplayCommand
    193    005B0A              
    194    005B0A              DisplayNormal:
    195    005B0A 7C40A600                     mov.b   #0xA6, R12
    196    005B0E A03F                         jmp     DisplayCommand
    197    005B10              DisplayReverse:
    198    005B10 7C40A700                     mov.b   #0xA7, R12
    199    005B14 9D3F                         jmp     DisplayCommand
    200    005B16              
    201    005B16              
    202    005B16              DisplayStartLineSet:                           
                                // Line Address 0 to 63
    203    005B16 7CF03F00                     and.b   #0x3F, R12
    204    005B1A 7CD04000                     bis.b   #0x40, R12
    205    005B1E 983F                         jmp     DisplayCommand
    206    005B20              
    207    005B20              DisplayNextPageSet:                            
                                // Page Address 0 to 8
    208    005B20 5C42EE1C                     mov.b   &PageAddress, R12
    209    005B24 5C53                         inc.b   R12
    210    005B26 023C                         jmp     PageSet
    211    005B28              
    212    005B28              DisplayPageSet:                                
                                // Page Address 0 to 8
    213    005B28 5C42EE1C                     mov.b   &PageAddress, R12      
                                                                      // -
                                                                      page
    214    005B2C                      PageSet:
    215    005B2C 7CF00700                     and.b   #0x07, R12
    216    005B30 7CD0B000                     bis.b   #0xB0, R12
    217    005B34 8D3F                         jmp     DisplayCommand 
                                                                        
    218    005B36              Display_ON:
    219    005B36 7C40AF00                     mov.b   #0xAF, R12
    220    005B3A B012505A                     call    #DisplayCommand
    221    005B3E B2D00010901C                 bis     #LCD_active_B
    222    005B44 3041                         ret
    223    005B46              Display_OFF:
    224    005B46 B2C00010901C                 bic     #LCD_active_B
    225    005B4C 7C40AE00                     mov.b   #0xAE, R12
    226    005B50 7F3F                         jmp     DisplayCommand
    227    005B52                              
    228    005B52              DisplayVolume:                                 
                                // R12 - Volume 0 to 255
    229    005B52 7B408100                     mov.b   #0x81, R11
    230    005B56 723F                         jmp     DisplayCommand2        
  // R11 - low Command, R12 - high        Command 
    231    005B58              ChargePump_ON           //8D - Charge Pump on
                                SSD1306!!!
    232    005B58 7B408D00                     mov.b   #0x8D, R11             
  // 8D - Charge Pump Setting
    233    005B5C 7C401400                     mov.b   #0x14, R12             
  // 14 - Enable Charge Pump
    234    005B60 6D3F                         jmp     DisplayCommand2
    235    005B62              //==============================================
    236    005B62              SymbolToLcd:                                   
                                // R12 - sumbol (R13, R11)
    237    005B62 0C5C                         rla     R12
    238    005B64 0C5C                         rla     R12
    239    005B66 0C5C                         rla     R12                     
         
    240    005B68 0D4C                         mov     R12, R13               
                                                             // *8
    241    005B6A B2B00001EA1C                 bit     #BigChar_B, &StatusLCD
    242    005B70 052C                         jc      Lcd8x16
    243    005B72                      Lcd8x8:
    244    005B72              #ifdef  __CHAR_GEN_I2C__
    246    005B72              #else
    247    005B72 3D508268                     add     #AdrTab8x8, R13
    248    005B76              #endif          
    249    005B76 B012285B                     call    #DisplayPageSet        
  // Page Address 0 to 7
    250    005B7A 0F3C                         jmp     WrLc8B
    251    005B7C                      Lcd8x16:
    252    005B7C 0D5D                         rla     R13                    
  // *16
    253    005B7E              #ifdef  __CHAR_GEN_I2C__
    255    005B7E              #else
    256    005B7E 3D50826C                     add     #AdrTab8x16, R13
    257    005B82              #endif          
    258    005B82 B012285B                     call    #DisplayPageSet        
  // Page Address 0 to 7 (R12)
    259    005B86 5212EC1C                     push.b  &ColumnAddress
    260    005B8A B012265A                     call    #DisplayColumnSet      
  // Column Address 0 to 127 (R12, R11)
    261    005B8E B012A45B                     call    #Write8ByteDPTR        
  // R13 ptr, (R11, R12)
    262    005B92 F241EC1C                     pop.b   &ColumnAddress
    263    005B96 B012205B                     call    #DisplayNextPageSet    
  // Page Address 0 to 7 (R12)
    264    005B9A                      WrLc8B:
    265    005B9A B012265A                     call    #DisplayColumnSet      
  // Column Address 0 to 127 (R12, R11)
    266    005B9E B012A45B                     call    #Write8ByteDPTR        
  //  R13 ptr, (R11, R12)
    267    005BA2 3041                         ret
    268    005BA4              //==============================================
    269    005BA4              #ifdef  __CHAR_GEN_I2C__
    307    005BA4              #else
    308    005BA4              Write8ByteDPTR:                                
                                //  R13 ptr, (R11, R12)
    309    005BA4 0E12                         push    R14
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",30
                    9  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
    310    005BA6 0E43                         clr     R14
    311    005BA8 3B42                         mov     #8, R11
    312    005BAA                      LoopWr8:
    313    005BAA 7C4D                         mov.b   @R13+, R12
    314    005BAC 7C90AA00                     cmp.b   #0xAA, R12
    315    005BB0 2324                         jeq     _end_symbol
    316    005BB2 F2908000EC1C                 cmp.b   #ConstLcdX, &ColumnAddre
                                                                   ss      //
                                                                    end
                                                                    Screen?
    317    005BB8 1C2C                         jhs     _end_screen             
         // Yes
    318    005BBA              WrLcdByte:
    319    005BBA B2B00010EA1C                 bit     #TextFlash, &StatusLCD  
  // СѓСЃС‚Р°РЅРѕРІРєР°, СЃР±СЂРѕСЃ РјРёРіР°РЅРёСЏ !!!
    320    005BC0 0524                         jz     _norm                  
  
    321    005BC2 F2B08000241D                 bit.b   #0x80, &D_SEC_256       
  // СЃР±СЂРѕСЃ РјРёРіР°РЅРёСЏ 
    322    005BC8 0124                         jz      _norm
    323    005BCA 4C43                         clr.b   R12
    324    005BCC              _norm           
    325    005BCC CE4CAE1C                     mov.b   R12, Buf_OLED+1(R14) //
                                                             buffer I2C
    326    005BD0 1E53                         inc     R14
    327    005BD2                              
    328    005BD2 D253EC1C                     inc.b   &ColumnAddress         
  // inc Column adress
    329    005BD6 1B83                         dec     R11
    330    005BD8 E823                         jnz     LoopWr8  
    331    005BDA              ExL8
    332    005BDA              //----------------------
    333    005BDA 1E53                 inc     R14                            
  // cnt +1
    334    005BDC B0127841             call    #Pause_SLOT_I2C    // clr RTCIE,
                                                                   wait Rdy 
                                                                   i2c
    335    005BE0 F2404000AD1C         mov.b   #___DAT, &Buf_OLED             
                                                         // DATA
    336    005BE6 824E9E1C             mov     R14, &I2C_TxCnt                
                                                     // cnt +1
    337    005BEA B012605A             call    #OLED_I2C_Txn   // Buf_OLED,
                                                                I2C_TxCnt
    338    005BEE              //----------------------
    339    005BEE 3E41                         pop     R14
    340    005BF0 3041         Ex001           ret
    341    005BF2              //--------
    342    005BF2 B2D00040EA1C _end_screen     bis     #EndScreen, &StatusLCD
    343    005BF8 1B83         _end_symbol     dec     R11
    344    005BFA 0D5B                         add     R11, R13               
                                                             // pozition to
                                                             next sumbol!!!
    345    005BFC EE3F                         jmp     ExL8
    346    005BFE              #endif          
    347    005BFE              //==============================================
    348    005BFE              //==============================================
    349    005BFE              StringToLCD:                                   
                                // *R12 - string (R11, R13)
    350    005BFE 0F4C                         mov     R12, R15
    351    005C00 FC907E000000                 cmp.b   #'~', 0(R12)
    352    005C06 0420                         jne     StrToLCD
    353    005C08 B2E00010EA1C                 xor     #TextFlash, &StatusLCD  
  // СѓСЃС‚Р°РЅРѕРІРєР°, СЃР±СЂРѕСЃ РјРёРіР°РЅРёСЏ !!!
    354    005C0E 1F53                         inc     R15
    355    005C10              StrToLCD:               
    356    005C10 B2B00040EA1C                 bit     #EndScreen, &StatusLCD
    357    005C16 0920                         jnz     Ex_STL
    358    005C18 7C4F                         mov.b   @R15+, R12
    359    005C1A 4C93                         tst.b   R12
    360    005C1C 0624                         jz      Ex_STL
    361    005C1E 7C900A00                     cmp.b   #LF, R12
    362    005C22 0324                         jeq     Ex_STL
    363    005C24                              //cmp.b #CR, R12
    364    005C24                              //jeq   Ex_STL
    365    005C24 B012625B                     call    #SymbolToLcd           
  // R12 - sumbol (R13, R11)
    366    005C28 F33F                         jmp     StrToLCD
    367    005C2A              Ex_STL
    368    005C2A B2C00050EA1C                 bic     #TextFlash|EndScreen,
  &StatusLCD   // СЃР±СЂРѕСЃ РјРёРіР°РЅРёСЏ & end screen !!!
    369    005C30 0C4F                         mov     R15, R12
    370    005C32 3041         ex_lcd:         ret
    371    005C34              //==============================================
    372    005C34              /*
    373    005C34              BmpLogoToLCD
    374    005C34                              mov     #Block_Logo-ConstLcdX/8,
                                R15
    375    005C34                              mov     #ConstLcdX/8, R13
    376    005C34                              mov.b   #ConstLcdY/8, &PageAddre
                               ss      // - page
    377    005C34                      l_b_a:  
    378    005C34                              dec.b   &PageAddress           
                                // - page
    379    005C34                              jn      ex_lcd
    380    005C34                              mov     R13, R10
    381    005C34                              mov.b   #0, &ColumnAddress
    382    005C34                              call    #DisplayColumnSet      
                                // Column Address 0 to 127
    383    005C34                              call    #DisplayPageSet        
                                // Page Address 0 to 8
    384    005C34                      l_b_b:  
    385    005C34                      clr     R11                     //
                                ptr=0
    386    005C34                              mov     #BIT7, R14     
                                
    387    005C34                      l_b_c:  
    388    005C34                              mov     #1, R12
    389    005C34                      l_b_t:  
    390    005C34                              add     R13, R15
    391    005C34                              bit.b   R14, 0(R15)
    392    005C34                              rlc.b   R12
    393    005C34                              jnc     l_b_t
    394    005C34                              inv.b   R12
    395    005C34                      mov.b   R12, Buf_OLED+1(R11)    //
                                buffer I2C
    396    005C34                      inc     R11                     //
                                ptr+1
    397    005C34                              sub     #ConstLcdX, R15
    398    005C34                              rra     R14            
                                
    399    005C34                              jnc     l_b_c
    400    005C34              //------ wr 8 byte -----
    401    005C34                      call    #Pause_SLOT_I2C         // clr
                                RTCIE, wait Rdy  i2c
    402    005C34                      mov.b   #___DAT, &Buf_OLED      // DATA 
                                DC=1
    403    005C34                      mov     #9, &I2C_TxCnt          // cnt
                                
    404    005C34                      call    #OLED_I2C_Txn           //
                                Buf_OLED, I2C_TxCnt
    405    005C34              //----------------------
    406    005C34                              inc     R15
    407    005C34                              dec     R10
    408    005C34                              jnz     l_b_b
    409    005C34                      
    410    005C34                              add     #ConstLcdX-ConstLcdX/8,
                                R15
    411    005C34                              jmp     l_b_a
    412    005C34              */              
    413    005C34              //======================
    414    005C34              #ifdef  __LOGO_I2C__
    442    005C34              #else
    443    005C34              LogoToLCD:      // FRAM @R15 ->  I2C OLED
    444    005C34 3F408274                     mov     #Block_Logo, R15
    445    005C38 C243EE1C                     mov.b   #0, &PageAddress       
  // - page
    446    005C3C                LoopRomLcd:
    447    005C3C C243EC1C                     mov.b   #0, &ColumnAddress
    448    005C40 B012265A                     call    #DisplayColumnSet      
  ; Column Address 0 to 127
    449    005C44 B012285B                     call    #DisplayPageSet        
  ; Page Address 0 to 7
    450    005C48 3E408000                     mov     #ConstLcdX, R14
    451    005C4C 0D43                         clr     R13                    
  // ptr=0
    452    005C4E                loopWrxLcd:
    453    005C4E FD4FAE1C                 mov.b  @R15+, Buf_OLED+1(R13)      
                                                        // buffer I2C
    454    005C52 1D53                     inc    R13                         
  // ptr+1
    455    005C54 3D92                     cmp    #8, R13
    456    005C56 0B20                     jne    _nxt_l_bb
    457    005C58              //----------------------
    458    005C58 1D53                 inc     R13                            
  // cnt+1
    459    005C5A B0127841             call    #Pause_SLOT_I2C    // clr RTCIE,
                                                                   wait Rdy 
                                                                   i2c
    460    005C5E F2404000AD1C         mov.b   #___DAT, &Buf_OLED             
                                                         // DATA  DC=1
    461    005C64 824D9E1C             mov     R13, &I2C_TxCnt                
                                                     // cnt+1 
    462    005C68 B012605A             call    #OLED_I2C_Txn           //
                                                                        Buf_OLE
                                                                       D,
                                                                        I2C_TxC
                                                                       nt
    463    005C6C              //----------------------
    464    005C6C 0D43                 clr     R13                            
  // ptr=0
    465    005C6E              _nxt_l_bb
    466    005C6E 1E83                         dec     R14
    467    005C70 EE23                         jnz     loopWrxLcd
    468    005C72 D253EE1C                     inc.b   &PageAddress            
         // - page
    469    005C76 F292EE1C                     cmp.b   #(ConstLcdY/8),
                                                                    &PageAddres
                                                                   s    // -
                                                                    page
    470    005C7A E023                         jne     LoopRomLcd
    471    005C7C 3041                         ret
    472    005C7E              #endif
    473    005C7E              //==============================================
    474    000000              Const_ClrLcd  = 0
    475    005C7E              ClrLcdScript
    476    005C7E              ClrLcd:                                        
                                // IIC  - 25mS
    477    005C7E C243EE1C                     mov.b   #0, &PageAddress       
  // - page
    478    005C82 C243EC1C                     mov.b   #0, &ColumnAddress
    479    005C86                LoopClrLcd:
    480    005C86 B012265A                     call    #DisplayColumnSet      
  // (R12, R11) Column Address 0 to 127
    481    005C8A B012285B                     call    #DisplayPageSet        
  // (R12)      Page Address 0 to 8
    482    005C8E              //----------------------
    483    005C8E B0127841             call    #Pause_SLOT_I2C         // clr
                                                                        RTCIE,
                                                                        wait
                                                                        Rdy 
                                                                        i2c
    484    005C92 F2404000AD1C         mov.b   #___DAT, &Buf_OLED             
                                                         // DATA
    485    005C98 C243AF1C             mov.b   #Const_ClrLcd, &Buf_OLED+2     
                                                               // const
                                                               Fill
    486    005C9C B24081009E1C         mov     #ConstLcdX+1, &I2C_TxCnt       
                                                           // cnt
    487    005CA2 B2D2921C             bis     #I2C_Fill_B                    
  // Fill mode
    488    005CA6 B012605A             call    #OLED_I2C_Txn           //
                                                                        Buf_OLE
                                                                       D,
                                                                        I2C_TxC
                                                                       nt
    489    005CAA              //----------------------
    490    005CAA D253EE1C                     inc.b   &PageAddress            
         // - page
    491    005CAE F292EE1C                     cmp.b   #(ConstLcdY/8),
                                                                    &PageAddres
                                                                   s    // -
                                                                    page
    492    005CB2 E923                         jne     LoopClrLcd
    493    005CB4 3041                         ret
    494    005CB6              //==============================================
    495    005CB6              //==============================================
    496    005CB6              /*
    497    005CB6              Str_ManufactureID:      DB      'Manufacture: 
                                ',0
    498    005CB6              Str_NetworkID:          DB      'Network ID:    
                                ',0
    499    005CB6              Str_CustomerNo:         DB      'Customer:   
                                ',0
    500    005CB6              Str_SerialNo:           DB      'Serial: 
                                ',0
    501    005CB6              Str_Time:               DB      'Time:      
                                ',0
    502    005CB6              Str_Date:               DB      'Date:  
                                ',0
    503    005CB6              Str_Calibration_Mode:   DB      'Calibration
                                Mode',0
    504    005CB6              Str_Battery:            DB      'Battery: 
                                ',0
    505    005CB6              Str_Normal:             DB      'Normal',0
    506    005CB6              Str_Error:              DB      'Error',0,0
    507    005CB6              */
    508    005CB6              
    509    005CB6 207777772E7A*web_    DB      ' www.zigbee.com.ua ',
                                                  0
    510    005CCA              //web_  DB      ' www.dmc.com.ua', 0
    511    005CCA                      EVEN
    512    005CCA              //==============================================
    513    005CCA              Wait_ToLCD:
    514    005CCA 3C40B65C                     mov     #web_, R12
    515    005CCE                              
    516    005CCE F2400700EE1C                 mov.b   #7, &PageAddress       
  ; Page Address
    517    005CD4 D243EC1C                     mov.b   #1, &ColumnAddress     
  ; Column Adress
    518    005CD8 8243EA1C                     mov     #0, &StatusLCD
    519    005CDC B012FE5B                     call    #StringToLCD           
  ; string to LCD
    520    005CE0                      //      call    #ClrLineToEnd          
                                ; Clr line to End
    521    005CE0 3041         Ex_upd_lcd:     ret
    522    005CE2              //==============================================
    523    005CE2              SUMB_TO_LCD     
    524    005CE2 0B12                         push    R11
                                               push    R11
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",52
                    4  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
    525    005CE4 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",52
                    5  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
    526    005CE6 0D12                         push    R13
                                               push    R13
                               --------------------^
                               "D:\USER\430\U_ELECTRO\OLED_SSD1309_I2C.s43",52
                    6  Warning[408]: Only 16bit will be pushed to the stack.
                     Use size specifier 
                               to avoid warning.
    527    005CE8 4C49                         mov.b   R9, R12
    528    005CEA B012625B                     call    #SymbolToLcd           
  // R12 - sumbol (R13, R11)
    529    005CEE 3D41                         pop     R13
    530    005CF0 3C41                         pop     R12
    531    005CF2 3B41                         pop     R11
    532    005CF4 3041                         ret
    533    005CF6              //==============================================
                                 
    534    005CF6              //==============================================
                                 
    535    005CF6              //==============================================
                                 
    536    005CF6              
    537    005CF6              /*
    538    005CF6                      EVEN
    539    005CF6              AdrTab8x8
    540    005CF6              #include "8X8X.inc"                            
                                ; #define controlled include file 
    541    005CF6              
    542    005CF6                      EVEN
    543    005CF6              AdrTab8x16
    544    005CF6              #include "8x16x.inc"                            
                                       ; #define controlled include file
                                
    545    005CF6              
    546    005CF6                      EVEN
    547    005CF6              Block_Logo
    548    005CF6              #include "zigbee22_.inc"                        
                                       ; #define controlled include file
                                
    549    005CF6                      EVEN
    550    005CF6              */
    551    005CF6              
    552    005CF6              
    553    005CF6              #endif
    935    005CF6              #include "MS5837_30.s43"                        
                                       ; #define controlled include file
                                
      1    005CF6              //----------------------------------------------
                               --------------------------------
      2    005CF6              // -----------------   pressure & temperature
                                MS5837-30  -----------------------
      3    005CF6              //----------------------------------------------
                               --------------------------------
      4    005CF6              #define MS5837_30BA 0x76 // 0x76 (1110110
                                b)
      5    005CF6              
      6    005CF6              //Bit name PRM COV - Typ Ad2/Os2 Ad1/Os1 Ad0/Os0
                                Stop Command 
      7    00001E              MS5837_Reset = 0x1E 
      8    000040              MS5837_D1_OSR256  = 0x40 
      9    000042              MS5837_D1_OSR512  = 0x42 
     10    000044              MS5837_D1_OSR1024 = 0x44 
     11    000046              MS5837_D1_OSR2048 = 0x46 
     12    000048              MS5837_D1_OSR4096 = 0x48 
     13    000050              MS5837_D2_OSR256  = 0x50 
     14    000052              MS5837_D2_OSR512  = 0x52 
     15    000054              MS5837_D2_OSR1024 = 0x54 
     16    000056              MS5837_D2_OSR2048 = 0x56 
     17    000058              MS5837_D2_OSR4096 = 0x58 
     18    000000              MS5837_ADC_Read = 0x00 
     19    0000A0              MS5837_PROM_Read = 0xA0  // to 0xAC 
     20    005CF6              
     21    005CF6              //M_dT   = BufMEM+0
     22    005CF6              //M_OFF  = BufMEM+4
     23    005CF6              //M_D1   = BufMEM+8
     24    005CF6              
     25    0003E5              freshwater = 997        // kg/m^3
     26    000405              seawater   = 1029       // kg/m^3
     27    000405              fluidDensity = seawater
     28    002792              sea_level = 10130       // mbar*10
     29    005CF6              
     30    00195E              K_DEPTH_mm = 6494 //65536/(fluidDensity *
                                0.980665 / 100)
     31    005CF6              
     32    005CF6              //MS5837::Pa = 100.0f;
     33    005CF6              //MS5837::bar = 0.001f;
     34    005CF6              //MS5837::mbar = 1.0f;
     35    005CF6              /*
     36    005CF6              float MS5837::depth() {
     37    005CF6                      return (pressure(MS5837::Pa)-101300)/(fl
                               uidDensity*9.80665);
     38    005CF6              }
     39    005CF6              
     40    005CF6              float MS5837::altitude() {
     41    005CF6                      return (1-pow((pressure()/1013.25),.1902
                               84))*145366.45*.3048;
     42    005CF6              }
     43    005CF6              */
     44    005CF6              //----------------------------------------------
                               --------------------------------
     45    005CF6              RESET_MS5837    // 
     46    005CF6 B24076006006         mov     #MS5837_30BA, &Slave_address
     47    005CFC B2401E00A81C         mov     #MS5837_Reset, &AddrREG        
                                                               // DATA to
                                                               CONFIG
                                                               REG
     48    005D02 B012624F             call    #USCI_I2C_Tx2                  
  // Slave address, AddrREG
     49    005D06 B0126E50             call    #wait_RDY_I2C                  
  // ... wait I2C Ready
     50    005D0A 3041                 ret
     51    005D0C              //--------------
     52    005D0C              READ_C_CX       //
     53    005D0C 3C40A000                     mov     #MS5837_PROM_Read,
  R12
     54    005D10 3D408018                     mov     #C_CRC_FD, R13
     55    005D14 3E400700                     mov     #7, R14
     56    005D18              loop_rd_c_cx    
     57    005D18 824CA81C                     mov     R12, &AddrREG
     58    005D1C B24076006006                 mov     #MS5837_30BA, &Slave_add
 ress 
     59    005D22 B012984F                     call    #USCI_I2C_TxAddr1_RxData
 2               // Slave address, AddrREG 
     60    005D26                  m_wait_Rx_i2c       
     60.1  005D26                              LOCAL   _lll    
     60.2  005D26 92B3921C     _lll            bit     #I2C_RxOk_B
     60.3  005D2A FD27                         jz      _lll
     60.4  005D2C                              ENDM
     61    005D2C 1F42A81C                     mov      &DataREG, R15
     62    005D30 8F10                         swpb     R15
     63    005D32 8D4F0000                     mov      R15, 0(R13)            
                                                                     //
                                                              Cx
     64    005D36 2D53                         incd    R13
     65    005D38 2C53                         incd    R12
     66    005D3A 1E83                         dec     R14
     67    005D3C ED23                         jnz     loop_rd_c_cx
     68    005D3E                              
     69    005D3E BD405E190000                 mov     #K_DEPTH_mm, 0(R13)
     70    005D44 2D53                         incd    R13
     71    005D46 3041                         ret
     72    005D48              //--------------
     73    005D48              READ_ADC
     74    005D48 8243A81C                     mov     #MS5837_ADC_Read,
                                                                          &Addr
                                                                         REG
     75    005D4C B24076006006                 mov     #MS5837_30BA, &Slave_add
 ress 
     76    005D52 B2400300A01C                 mov     #3, &I2C_DataCnt
     77    005D58 B0129C4F                     call    #USCI_I2C_TxAddr1_RxData
 n               // Slave address, AddrREG, I2C_DataCnt
     78    005D5C                  m_wait_Rx_i2c       
     78.1  005D5C                              LOCAL   _lll    
     78.2  005D5C 92B3921C     _lll            bit     #I2C_RxOk_B
     78.3  005D60 FD27                         jz      _lll
     78.4  005D62                              ENDM
     79    005D62 5C42AA1C                     mov.b   &DataREG+2, R12         
                                                                               
                                                                 // ADC 24bit
                                                                 !!!
     80    005D66 5D42A91C                     mov.b   &DataREG+1, R13         
                                                                               
                                                                 // ADC 24bit
                                                                 !!!
     81    005D6A 8D10                         swpb    R13
     82    005D6C 0CDD                         bis     R13, R12
     83    005D6E 5D42A81C                     mov.b   &DataREG+0, R13         
                                                                               
                                                                 // ADC 24bit
                                                                 !!!
     84    005D72 8D11                         sxt     R13                     
                 // to 32bit
     85    005D74 3041                         ret
     86    005D76              //--------------
     87    005D76              STB_PRESSURE
     88    005D76 3C404800                     mov     #MS5837_D1_OSR4096,
  R12
     89    005D7A 023C                         jmp     STB_ADC
     90    005D7C              
     91    005D7C              STB_TEMPERATURE
     92    005D7C 3C405800                     mov     #MS5837_D2_OSR4096,
  R12
     93    005D80              STB_ADC         
     94    005D80 B24076006006                 mov     #MS5837_30BA, &Slave_add
 ress
     95    005D86 824CA81C                     mov     R12, &AddrREG           
                                                                    // DATA to
                                                             CONFIG REG
     96    005D8A B012624F                     call    #USCI_I2C_Tx2           
         // Slave address, AddrREG
     97    005D8E B0126E50                     call    #wait_RDY_I2C           
         // ... wait I2C Ready
     98    005D92 3041                         ret     
     99    005D94              //--------------
    100    005D94              CALC_TEMPERATURE_MS
    101    005D94 B0129E5D                     call    #CALC_dT        // dT =
                                                                        D2 -
                                                                        TREF =
                                                                        D2 - C5
                                                                        *
                                                                        2^8
    102    005D98 B012B85D                     call    #CALC_TEMP      // TEMP
                                                                        =
                                                                        20°C+dT
                                                                       *TEMPSEN
                                                                       S =
                                                                        2000+dT
                                                                        *C6
                                                                        /2^23 
                                                                        
    103    005D9C 3041                         ret
    104    005D9E                              
    105    005D9E              CALC_dT         // dT = D2 - TREF = D2 - C5 *
                                2^8
    106    005D9E 5E428A18                     mov.b   &C_C5+0, R14    // C5 
                                                              unsigned
    107    005DA2 8E10                         swpb    R14
    108    005DA4 5F428B18                     mov.b   &C_C5+1, R15
    109    005DA8 8F11                         sxt     R15                     
                 // to 32bit
    110    005DAA 0C8E                         sub     R14, R12
    111    005DAC 0D7F                         subc    R15, R13
    112    005DAE                              
    113    005DAE 824CCC1C                     mov     R12, &M_dT+0    // dT
                                                             signed
    114    005DB2 824DCE1C                     mov     R13, &M_dT+2
    115    005DB6 3041                         ret
    116    005DB8                              
    117    005DB8              CALC_TEMP       // TEMP = 20°C+dT*TEMPSENS =
                                2000+dT *C6 /2^23
    118    005DB8 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",118 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    119    005DBA 32C2                 dint
    120    005DBC 0343                 nop
    121    005DBE 824CD404                     mov     R12, &MPYS32L   // dT
                                                             signed
    122    005DC2 824DD604                     mov     R13, &MPYS32H
    123    005DC6 92428C18E004                 mov     &C_C6, &OP2L    // C6
                                                               unsigned
    124    005DCC 8243E204                     mov     #0, &OP2H       //
                                                                        C6
    125    005DD0                      //      nop
    126    005DD0 1E42E404                     mov     &RES0, R14
    127    005DD4 1C42E604                     mov     &RES1, R12
    128    005DD8 1D42E804                     mov     &RES2, R13
    129    005DDC 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",129 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",129 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
    130    005DDE 0E5E                         rla     R14
    131    005DE0 0C6C                         rlc     R12
    132    005DE2 0D6D                         rlc     R13
    133    005DE4 3CF000FF                     and     #0xFF00, R12
    134    005DE8 3DF0FF00                     and     #0x00FF, R13
    135    005DEC 8C10                         swpb    R12
    136    005DEE 8D10                         swpb    R13
    137    005DF0 0CDD                         bis     R13, R12
    138    005DF2 3C50D007                     add     #2000, R12
    139    005DF6 3041                         ret
    140    005DF8              //--------------
    141    005DF8              CALC_PRESSURE_MS
    142    005DF8 B012065E                     call    #CALC_OFF       //
                                                                        OFF=OFF
                                                                       T1
                                                                        +TCO*dT
                                                                        =C2
                                                                        *2^16
                                                                        +(C4*dT
                                                                       )/2^7
    143    005DFC B012685E                     call    #CALC_SENS      //
                                                                        SENS=SE
                                                                       NS
                                                                        T1+TCS*
                                                                       dT=C1 *
                                                                        2^15+(C
                                                                       3
                                                                        *dT)/2^
                                                                       8
    144    005E00 B012C25E                     call    #CALC_P         // P =
                                                                        D1 *
                                                                        SENS -
                                                                        OFF =
                                                                        (D1 *
                                                                        SENS /
                                                                        2^21 -
                                                                        OFF) /
                                                                        2^13
    145    005E04 3041                         ret
    146    005E06              CALC_OFF        // OFF=OFFT1 +TCO*dT =C2*2^16
                                +(C4*dT)/2^7
    147    005E06 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",147 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    148    005E08 32C2                 dint
    149    005E0A 0343                 nop
    150    005E0C 9242CC1CD404                 mov     &M_dT+0, &MPYS32L      
                                                              
    151    005E12 9242CE1CD604                 mov     &M_dT+2, &MPYS32H
    152    005E18 92428818E004                 mov     &C_C4, &OP2L    // C4
                                                               unsigned
    153    005E1E 8243E204                     mov     #0, &OP2H       //
                                                                        C4
    154    005E22                      //      nop
    155    005E22 1C42E404                     mov     &RES0, R12
    156    005E26 1D42E604                     mov     &RES1, R13
    157    005E2A 1E42E804                     mov     &RES2, R14
    158    005E2E 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",158 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",158 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
    159    005E30 0C5C                         rla     R12
    160    005E32 0D6D                         rlc     R13
    161    005E34 0E6E                         rlc     R14
    162    005E36                              
    163    005E36                      m_sh8_48bit     R12, R13, R14          
                                // signed >> 8          
    163.1  005E36 8C10                         swpb    R12
    163.2  005E38 4C4C                         mov.b   R12, R12
    163.3  005E3A 8D10                         swpb    R13
    163.4  005E3C 0B4D                         mov     R13, R11
    163.5  005E3E 3BF000FF                     and     #0xFF00, R11
    163.6  005E42 0CDB                         bis     R11, R12
    163.7  005E44 4D4D                         mov.b   R13, R13
    163.8  005E46 8E10                         swpb    R14
    163.9  005E48 4B4E                         mov.b   R14, R11
    163.10 005E4A 3EF000FF                     and     #0xFF00, R14
    163.11 005E4E 0DDE                         bis     R14, R13
    163.12 005E50 0E4B                         mov     R11, R14
    163.13 005E52 8E11                         sxt     R14
    163.14 005E54                              ENDM
    164    005E54                      /*      swpb    R12
    165    005E54                              mov.b   R12, R12
    166    005E54                              swpb    R13
    167    005E54                              mov     R13, R11
    168    005E54                              and     #0xFF00, R11
    169    005E54                              bis     R11, R12
    170    005E54                              mov.b   R13, R13
    171    005E54                              swpb    R14
    172    005E54                              and     #0xFF00, R14
    173    005E54                              bis     R14, R13
    174    005E54                              
    175    005E54                      */      
    176    005E54 1D528418                     add     &C_C2, R13
    177    005E58 0E63                         adc     R14
    178    005E5A 824CD41C                     mov     R12, &M_OFF+0
    179    005E5E 824DD61C                     mov     R13, &M_OFF+2
    180    005E62 824ED81C                     mov     R14, &M_OFF+4
    181    005E66 3041                         ret
    182    005E68                              
    183    005E68              CALC_SENS       // SENS=SENS T1+TCS*dT=C1*2^15 +
                                (C3*dT)/2^8
    184    005E68 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",184 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    185    005E6A 32C2                 dint
    186    005E6C 0343                 nop
    187    005E6E 9242CC1CD404                 mov     &M_dT+0, &MPYS32L      
                                                              
    188    005E74 9242CE1CD604                 mov     &M_dT+2, &MPYS32H
    189    005E7A 92428618E004                 mov     &C_C3, &OP2L           
                                                               // C3 unsigned
    190    005E80 8243E204                     mov     #0, &OP2H              
  // C3 
    191    005E84                      //      nop 
    192    005E84 1C42E404                     mov     &RES0, R12
    193    005E88 1D42E604                     mov     &RES1, R13
    194    005E8C 1E42E804                     mov     &RES2, R14
    195    005E90 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",195 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",195 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
    196    005E92                              
    197    005E92                      m_sh8_48bit     R12, R13, R14          
                                // signed >> 8          
    197.1  005E92 8C10                         swpb    R12
    197.2  005E94 4C4C                         mov.b   R12, R12
    197.3  005E96 8D10                         swpb    R13
    197.4  005E98 0B4D                         mov     R13, R11
    197.5  005E9A 3BF000FF                     and     #0xFF00, R11
    197.6  005E9E 0CDB                         bis     R11, R12
    197.7  005EA0 4D4D                         mov.b   R13, R13
    197.8  005EA2 8E10                         swpb    R14
    197.9  005EA4 4B4E                         mov.b   R14, R11
    197.10 005EA6 3EF000FF                     and     #0xFF00, R14
    197.11 005EAA 0DDE                         bis     R14, R13
    197.12 005EAC 0E4B                         mov     R11, R14
    197.13 005EAE 8E11                         sxt     R14
    197.14 005EB0                              ENDM
    198    005EB0                              
    199    005EB0 1F428218                     mov     &C_C1, R15
    200    005EB4 0B43                         clr     R11
    201    005EB6 0F11                         rra     R15
    202    005EB8 0B10                         rrc     R11
    203    005EBA 0C5B                         add     R11, R12
    204    005EBC 0D6F                         addc    R15, R13
    205    005EBE 0E63                         adc     R14
    206    005EC0 3041                         ret
    207    005EC2                              
    208    005EC2              CALC_P          // P = D1 * SENS - OFF = (D1 *
                                SENS / 2^21 - OFF) / 2^13
    209    005EC2 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",209 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    210    005EC4 32C2                 dint
    211    005EC6 0343                 nop
    212    005EC8 824CD404                     mov     R12, &MPYS32L  
                                                             
    213    005ECC 824DD604                     mov     R13, &MPYS32H
    214    005ED0 9242D01CE004                 mov     &M_D1+0, &OP2L
    215    005ED6 9242D21CE204                 mov     &M_D1+2, &OP2H
    216    005EDC                      //      nop
    217    005EDC 1C42E604                     mov     &RES1, R12
    218    005EE0 1D42E804                     mov     &RES2, R13
    219    005EE4 1E42EA04                     mov     &RES3, R14
    220    005EE8 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",220 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",220 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
    221    005EEA 0C5C                         rla     R12             // 
                                                                        /2^21
    222    005EEC 0D6D                         rlc     R13
    223    005EEE 0E6E                         rlc     R14
    224    005EF0                              
    225    005EF0 0C5C                         rla     R12
    226    005EF2 0D6D                         rlc     R13
    227    005EF4 0E6E                         rlc     R14
    228    005EF6              
    229    005EF6 0C5C                         rla     R12
    230    005EF8 0D6D                         rlc     R13
    231    005EFA 0E6E                         rlc     R14
    232    005EFC                              
    233    005EFC                      m_sh8_48bit     R12, R13, R14          
                                // signed >> 8
    233.1  005EFC 8C10                         swpb    R12
    233.2  005EFE 4C4C                         mov.b   R12, R12
    233.3  005F00 8D10                         swpb    R13
    233.4  005F02 0B4D                         mov     R13, R11
    233.5  005F04 3BF000FF                     and     #0xFF00, R11
    233.6  005F08 0CDB                         bis     R11, R12
    233.7  005F0A 4D4D                         mov.b   R13, R13
    233.8  005F0C 8E10                         swpb    R14
    233.9  005F0E 4B4E                         mov.b   R14, R11
    233.10 005F10 3EF000FF                     and     #0xFF00, R14
    233.11 005F14 0DDE                         bis     R14, R13
    233.12 005F16 0E4B                         mov     R11, R14
    233.13 005F18 8E11                         sxt     R14
    233.14 005F1A                              ENDM
    234    005F1A                      
    235    005F1A 1C82D41C                     sub     &M_OFF+0, R12   // 
                                                               -OFF
    236    005F1E 1D72D61C                     subc    &M_OFF+2, R13
    237    005F22 1E72D81C                     subc    &M_OFF+4, R14
    238    005F26                              
    239    005F26                              
    240    005F26 0C5C                         rla     R12             // 
                                                                        /2^13
    241    005F28 0D6D                         rlc     R13
    242    005F2A 0E6E                         rlc     R14
    243    005F2C                              
    244    005F2C 0C5C                         rla     R12
    245    005F2E 0D6D                         rlc     R13
    246    005F30 0E6E                         rlc     R14
    247    005F32                              
    248    005F32 0C5C                         rla     R12
    249    005F34 0D6D                         rlc     R13
    250    005F36 0E6E                         rlc     R14
    251    005F38                              
    252    005F38 0C4D                         mov     R13, R12
    253    005F3A 0D4E                         mov     R14, R13
    254    005F3C 3041                         ret
    255    005F3E              //--------------
    256    005F3E              CALC_DEPTH              // R14 DEPTH = (mbar -
                                10130)/K_mm
    257    005F3E 0E4C                         mov     R12, R14
    258    005F40 0F4D                         mov     R13, R15
    259    005F42 1E821A18                     sub     &C_SEA_LEVEL, R14
    260    005F46 0F73                         subc    #0, R15
    261    005F48                              
    262    005F48 0212                 push    SR
                                       push    SR
                               ------------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",262 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    263    005F4A 32C2                 dint
    264    005F4C 0343                 nop
    265    005F4E 824ED004                     mov     R14, &MPY32L
    266    005F52 824FD204                     mov     R15, &MPY32H
    267    005F56 92428E18C804                 mov     &C_DEPTH_mm, &OP2      
                                                                     //
                                                                     K_DEPTH_mm
    268    005F5C 0343                         nop
    269    005F5E 1E42E604                     mov     &RES1, R14
    270    005F62 3241                 pop     SR              
                                       pop     SR              
                               -----------^
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",270 
                     Warning[413]: A NOP needs to be added before setting GIE,
                     as required by the arc
                               hitecture
                               "D:\USER\430\U_ELECTRO\MS5837_30.s43",270 
                     Warning[411]: A NOP needs to be added after clearing GIE,
                     as required by the arc
                               hitecture
    271    005F64                              
    272    005F64                              
    273    005F64 3041                         ret
    274    005F66              //----------------------------------------------
                               --------------------------------
    275    005F66              
    276    005F66              
    277    005F66              
    278    005F66              
    279    005F66              
    280    005F66              
    281    005F66              
    282    005F66              
    283    005F66              
    284    005F66              
    285    005F66              
    286    005F66              
    287    005F66              
    288    005F66              
    289    005F66              
    290    005F66              
    291    005F66              
    292    005F66              
    293    005F66              
    294    005F66              
    295    005F66              
    296    005F66              
    297    005F66              
    936    005F66              #include "AD7124.s43"                           
                                       ; #define controlled include file
      1    005F66              // ================ AD7124 =====================
      2    005F66              //#include "AD7124.h"                           
                                       ; #define controlled include file
                                
      3    005F66              /***********************************************
                               *******************************/
      4    005F66              /******************* Register map and register
                                definitions ********************/
      5    005F66              /***********************************************
                               *******************************/
      6    005F66              #define AD7124_RW 1   /* Read and Write
                                */
      7    005F66              #define AD7124_R  2   /* Read only */
      8    005F66              #define AD7124_W  3   /* Write only */
      9    005F66              
     10    005F66              /* Error codes */
     11    005F66              #define AD7124_INVALID_VAL -1 /* Invalid
                                argument */
     12    005F66              #define AD7124_COMM_ERR    -2 /* Communication
                                error on receive */
     13    005F66              #define AD7124_TIMEOUT     -3 /* A timeout has
                                occured */
     14    005F66              #define AD7124_SPI_ERR     -4 /* A SPI has
                                occured */
     15    005F66              
     16    005F66              /* AD7124 Register Map */
     17    005F66              #define AD7124_COMM_REG      0x00
     18    005F66              #define AD7124_STATUS_REG    0x00
     19    005F66              #define AD7124_ADC_CTRL_REG  0x01
     20    005F66              #define AD7124_DATA_REG      0x02
     21    005F66              #define AD7124_IO_CTRL1_REG  0x03
     22    005F66              #define AD7124_IO_CTRL2_REG  0x04
     23    005F66              #define AD7124_ID_REG        0x05
     24    005F66              #define AD7124_ERR_REG       0x06
     25    005F66              #define AD7124_ERREN_REG     0x07
     26    005F66              #define AD7124_MCLK_CNT_REG  0x08
     27    005F66              #define AD7124_CH0_MAP_REG   0x09
     28    005F66              #define AD7124_CH1_MAP_REG   0x0A
     29    005F66              #define AD7124_CH2_MAP_REG   0x0B
     30    005F66              #define AD7124_CH3_MAP_REG   0x0C
     31    005F66              #define AD7124_CH4_MAP_REG   0x0D
     32    005F66              #define AD7124_CH5_MAP_REG   0x0E
     33    005F66              #define AD7124_CH6_MAP_REG   0x0F
     34    005F66              #define AD7124_CH7_MAP_REG   0x10
     35    005F66              #define AD7124_CH8_MAP_REG   0x11
     36    005F66              #define AD7124_CH9_MAP_REG   0x12
     37    005F66              #define AD7124_CH10_MAP_REG  0x13
     38    005F66              #define AD7124_CH11_MAP_REG  0x14
     39    005F66              #define AD7124_CH12_MAP_REG  0x15
     40    005F66              #define AD7124_CH13_MAP_REG  0x16
     41    005F66              #define AD7124_CH14_MAP_REG  0x17
     42    005F66              #define AD7124_CH15_MAP_REG  0x18
     43    005F66              #define AD7124_CFG0_REG      0x19
     44    005F66              #define AD7124_CFG1_REG      0x1A
     45    005F66              #define AD7124_CFG2_REG      0x1B
     46    005F66              #define AD7124_CFG3_REG      0x1C
     47    005F66              #define AD7124_CFG4_REG      0x1D
     48    005F66              #define AD7124_CFG5_REG      0x1E
     49    005F66              #define AD7124_CFG6_REG      0x1F
     50    005F66              #define AD7124_CFG7_REG      0x20
     51    005F66              #define AD7124_FILT0_REG     0x21
     52    005F66              #define AD7124_FILT1_REG     0x22
     53    005F66              #define AD7124_FILT2_REG     0x23
     54    005F66              #define AD7124_FILT3_REG     0x24
     55    005F66              #define AD7124_FILT4_REG     0x25
     56    005F66              #define AD7124_FILT5_REG     0x26
     57    005F66              #define AD7124_FILT6_REG     0x27
     58    005F66              #define AD7124_FILT7_REG     0x28
     59    005F66              #define AD7124_OFFS0_REG     0x29
     60    005F66              #define AD7124_OFFS1_REG     0x2A
     61    005F66              #define AD7124_OFFS2_REG     0x2B
     62    005F66              #define AD7124_OFFS3_REG     0x2C
     63    005F66              #define AD7124_OFFS4_REG     0x2D
     64    005F66              #define AD7124_OFFS5_REG     0x2E
     65    005F66              #define AD7124_OFFS6_REG     0x2F
     66    005F66              #define AD7124_OFFS7_REG     0x30
     67    005F66              #define AD7124_GAIN0_REG     0x31
     68    005F66              #define AD7124_GAIN1_REG     0x32
     69    005F66              #define AD7124_GAIN2_REG     0x33
     70    005F66              #define AD7124_GAIN3_REG     0x34
     71    005F66              #define AD7124_GAIN4_REG     0x35
     72    005F66              #define AD7124_GAIN5_REG     0x36
     73    005F66              #define AD7124_GAIN6_REG     0x37
     74    005F66              #define AD7124_GAIN7_REG     0x38
     75    005F66              
     76    005F66              /* Communication Register bits */
     77    005F66              #define AD7124_COMM_REG_WEN    (0 << 7)
     78    005F66              #define AD7124_COMM_REG_WR     (0 << 6)
     79    005F66              #define AD7124_COMM_REG_RD     (1 << 6)
     80    005F66              #define AD7124_COMM_REG_RA(x)  ((x) & 0x3F)
     81    005F66              
     82    005F66              /* Status Register bits */
     83    005F66              #define AD7124_STATUS_REG_RDY          (1 <<
                                7)
     84    005F66              #define AD7124_STATUS_REG_ERROR_FLAG   (1 <<
                                6)
     85    005F66              #define AD7124_STATUS_REG_POR_FLAG     (1 <<
                                4)
     86    005F66              #define AD7124_STATUS_REG_CH_ACTIVE(x) ((x) &
                                0xF)
     87    005F66              
     88    005F66              /* ADC_Control Register bits */
     89    005F66              #define AD7124_ADC_CTRL_REG_DOUT_RDY_DEL   (1 <<
                                12)
     90    005F66              #define AD7124_ADC_CTRL_REG_CONT_READ      (1 <<
                                11)
     91    005F66              #define AD7124_ADC_CTRL_REG_DATA_STATUS    (1 <<
                                10)
     92    005F66              #define AD7124_ADC_CTRL_REG_CS_EN          (1 <<
                                9)
     93    005F66              #define AD7124_ADC_CTRL_REG_REF_EN         (1 <<
                                8)
     94    005F66              #define AD7124_ADC_CTRL_REG_POWER_MODE(x)  (((x)
                                & 0x3) << 6)
     95    005F66              #define AD7124_ADC_CTRL_REG_MODE(x)        (((x)
                                & 0xF) << 2)
     96    005F66              #define AD7124_ADC_CTRL_REG_CLK_SEL(x)    (((x)
                                & 0x3) << 0)
     97    005F66              
     98    005F66              /* IO_Control_1 Register bits */
     99    005F66              #define AD7124_IO_CTRL1_REG_GPIO_DAT2     (1UL
                                << 23)
    100    005F66              #define AD7124_IO_CTRL1_REG_GPIO_DAT1     (1UL
                                << 22)
    101    005F66              #define AD7124_IO_CTRL1_REG_GPIO_CTRL2    (1UL
                                << 19)
    102    005F66              #define AD7124_IO_CTRL1_REG_GPIO_CTRL1    (1UL
                                << 18)
    103    005F66              #define AD7124_IO_CTRL1_REG_PDSW          (1UL
                                << 15)
    104    005F66              #define AD7124_IO_CTRL1_REG_IOUT1(x)      (((x)
                                & 0x7) << 11)
    105    005F66              #define AD7124_IO_CTRL1_REG_IOUT0(x)      (((x)
                                & 0x7) << 8)
    106    005F66              #define AD7124_IO_CTRL1_REG_IOUT_CH1(x)   (((x)
                                & 0xF) << 4)
    107    005F66              #define AD7124_IO_CTRL1_REG_IOUT_CH0(x)   (((x)
                                & 0xF) << 0)
    108    005F66              
    109    005F66              /* IO_Control_1 AD7124-8 specific bits
                                */
    110    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_DAT4     (1UL
                                << 23)
    111    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_DAT3     (1UL
                                << 22)
    112    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_DAT2     (1UL
                                << 21)
    113    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_DAT1     (1UL
                                << 20)
    114    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_CTRL4    (1UL
                                << 19)
    115    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_CTRL3    (1UL
                                << 18)
    116    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_CTRL2    (1UL
                                << 17)
    117    005F66              #define AD7124_8_IO_CTRL1_REG_GPIO_CTRL1    (1UL
                                << 16)
    118    005F66              
    119    005F66              /* IO_Control_2 Register bits */
    120    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS7   (1 <<
                                15)
    121    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS6   (1 <<
                                14)
    122    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS5   (1 <<
                                11)
    123    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS4   (1 <<
                                10)
    124    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS3   (1 <<
                                5)
    125    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS2   (1 <<
                                4)
    126    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS1   (1 <<
                                1)
    127    005F66              #define AD7124_IO_CTRL2_REG_GPIO_VBIAS0   (1 <<
                                0)
    128    005F66              
    129    005F66              /* IO_Control_2 AD7124-8 specific bits
                                */
    130    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS15  (1
                                << 15)
    131    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS14  (1
                                << 14)
    132    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS13  (1
                                << 13)
    133    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS12  (1
                                << 12)
    134    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS11  (1
                                << 11)
    135    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS10  (1
                                << 10)
    136    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS9   (1
                                << 9)
    137    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS8   (1
                                << 8)
    138    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS7   (1
                                << 7)
    139    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS6   (1
                                << 6)
    140    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS5   (1
                                << 5)
    141    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS4   (1
                                << 4)
    142    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS3   (1
                                << 3)
    143    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS2   (1
                                << 2)
    144    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS1   (1
                                << 1)
    145    005F66              #define AD7124_8_IO_CTRL2_REG_GPIO_VBIAS0   (1
                                << 0)
    146    005F66              
    147    005F66              /* ID Register bits */
    148    005F66              #define AD7124_ID_REG_DEVICE_ID(x)   (((x) &
                                0xF) << 4)
    149    005F66              #define AD7124_ID_REG_SILICON_REV(x) (((x) &
                                0xF) << 0)
    150    005F66              
    151    005F66              /* Error Register bits */
    152    005F66              #define AD7124_ERR_REG_LDO_CAP_ERR        (1UL
                                << 19)
    153    005F66              #define AD7124_ERR_REG_ADC_CAL_ERR        (1UL
                                << 18)
    154    005F66              #define AD7124_ERR_REG_ADC_CONV_ERR       (1UL
                                << 17)
    155    005F66              #define AD7124_ERR_REG_ADC_SAT_ERR        (1UL
                                << 16)
    156    005F66              #define AD7124_ERR_REG_AINP_OV_ERR        (1UL
                                << 15)
    157    005F66              #define AD7124_ERR_REG_AINP_UV_ERR        (1UL
                                << 14)
    158    005F66              #define AD7124_ERR_REG_AINM_OV_ERR        (1UL
                                << 13)
    159    005F66              #define AD7124_ERR_REG_AINM_UV_ERR        (1UL
                                << 12)
    160    005F66              #define AD7124_ERR_REG_REF_DET_ERR        (1UL
                                << 11)
    161    005F66              #define AD7124_ERR_REG_DLDO_PSM_ERR       (1UL
                                << 9)
    162    005F66              #define AD7124_ERR_REG_ALDO_PSM_ERR       (1UL
                                << 7)
    163    005F66              #define AD7124_ERR_REG_SPI_IGNORE_ERR     (1UL
                                << 6)
    164    005F66              #define AD7124_ERR_REG_SPI_SLCK_CNT_ERR   (1UL
                                << 5)
    165    005F66              #define AD7124_ERR_REG_SPI_READ_ERR       (1UL
                                << 4)
    166    005F66              #define AD7124_ERR_REG_SPI_WRITE_ERR      (1UL
                                << 3)
    167    005F66              #define AD7124_ERR_REG_SPI_CRC_ERR        (1UL
                                << 2)
    168    005F66              #define AD7124_ERR_REG_MM_CRC_ERR         (1UL
                                << 1)
    169    005F66              
    170    005F66              /* Error_En Register bits */
    171    005F66              #define AD7124_ERREN_REG_MCLK_CNT_EN          
                                (1UL << 22)
    172    005F66              #define AD7124_ERREN_REG_LDO_CAP_CHK_TEST_EN  
                                (1UL << 21)
    173    005F66              #define AD7124_ERREN_REG_LDO_CAP_CHK(x)       
                                (((x) & 0x3) << 19)
    174    005F66              #define AD7124_ERREN_REG_ADC_CAL_ERR_EN       
                                (1UL << 18)
    175    005F66              #define AD7124_ERREN_REG_ADC_CONV_ERR_EN      
                                (1UL << 17)
    176    005F66              #define AD7124_ERREN_REG_ADC_SAT_ERR_EN       
                                (1UL << 16)
    177    005F66              #define AD7124_ERREN_REG_AINP_OV_ERR_EN       
                                (1UL << 15)
    178    005F66              #define AD7124_ERREN_REG_AINP_UV_ERR_EN       
                                (1UL << 14)
    179    005F66              #define AD7124_ERREN_REG_AINM_OV_ERR_EN       
                                (1UL << 13)
    180    005F66              #define AD7124_ERREN_REG_AINM_UV_ERR_EN       
                                (1UL << 12)
    181    005F66              #define AD7124_ERREN_REG_REF_DET_ERR_EN       
                                (1UL << 11)
    182    005F66              #define AD7124_ERREN_REG_DLDO_PSM_TRIP_TEST_EN
                                (1UL << 10)
    183    005F66              #define AD7124_ERREN_REG_DLDO_PSM_ERR_ERR     
                                (1UL << 9)
    184    005F66              #define AD7124_ERREN_REG_ALDO_PSM_TRIP_TEST_EN
                                (1UL << 8)
    185    005F66              #define AD7124_ERREN_REG_ALDO_PSM_ERR_EN      
                                (1UL << 7)
    186    005F66              #define AD7124_ERREN_REG_SPI_IGNORE_ERR_EN    
                                (1UL << 6)
    187    005F66              #define AD7124_ERREN_REG_SPI_SCLK_CNT_ERR_EN  
                                (1UL << 5)
    188    005F66              #define AD7124_ERREN_REG_SPI_READ_ERR_EN      
                                (1UL << 4)
    189    005F66              #define AD7124_ERREN_REG_SPI_WRITE_ERR_EN     
                                (1UL << 3)
    190    005F66              #define AD7124_ERREN_REG_SPI_CRC_ERR_EN       
                                (1UL << 2)
    191    005F66              #define AD7124_ERREN_REG_MM_CRC_ERR_EN        
                                (1UL << 1)
    192    005F66              
    193    005F66              /* Channel Registers 0-15 bits */
    194    005F66              #define AD7124_CH_MAP_REG_CH_ENABLE    (1UL <<
                                15)
    195    005F66              #define AD7124_CH_MAP_REG_SETUP(x)     (((x) &
                                0x7) << 12)
    196    005F66              #define AD7124_CH_MAP_REG_AINP(x)      (((x) &
                                0x1F) << 5)
    197    005F66              #define AD7124_CH_MAP_REG_AINM(x)      (((x) &
                                0x1F) << 0)
    198    005F66              
    199    005F66              /* Configuration Registers 0-7 bits */
    200    005F66              #define AD7124_CFG_REG_BIPOLAR     (1UL <<
                                11)
    201    005F66              #define AD7124_CFG_REG_BURNOUT(x)  (((x) & 0x3)
                                << 9)
    202    005F66              #define AD7124_CFG_REG_REF_BUFP    (1UL <<
                                8)
    203    005F66              #define AD7124_CFG_REG_REF_BUFM    (1UL <<
                                7)
    204    005F66              #define AD7124_CFG_REG_AIN_BUFP    (1UL <<
                                6)
    205    005F66              #define AD7124_CFG_REG_AINN_BUFM   (1UL <<
                                5)
    206    005F66              #define AD7124_CFG_REG_REF_SEL(x)  ((x) & 0x3)
                                << 3
    207    005F66              #define AD7124_CFG_REG_PGA(x)      (((x) & 0x7)
                                << 0)
    208    005F66              
    209    005F66              /* Filter Register 0-7 bits */
    210    005F66              #define AD7124_FILT_REG_FILTER(x)         (((x)
                                & 0x7) << 21)
    211    005F66              #define AD7124_FILT_REG_REJ60             (1UL
                                << 20)
    212    005F66              #define AD7124_FILT_REG_POST_FILTER(x)    (((x)
                                & 0x7) << 17)
    213    005F66              #define AD7124_FILT_REG_SINGLE_CYCLE      (1UL
                                << 16)
    214    005F66              #define AD7124_FILT_REG_FS(x)             (((x)
                                & 0x7FF) << 0)
    215    005F66              
    216    005F66              /***********************************************
                               *******************************/
    217    005F66              /******************* AD7124 Constants **********
                               *******************************/
    218    005F66              /***********************************************
                               *******************************/
    219    005F66              #define AD7124_CRC8_POLYNOMIAL_REPRESENTATION
                                0x07 /* x8 + x2 + x + 1 */
    220    005F66              #define AD7124_DISABLE_CRC 0
    221    005F66              #define AD7124_USE_CRC 1
    222    005F66              
    223    005F66              /* =============================================
                               ============================= */
    224    005F66              m_DEF_REG       MACRO  Name, WR, Val
    225    005F66                              DC8 Name
    226    005F66                              DC8 WR
    227    005F66                              DC32 Val
    228    005F66                              ENDM
    229    005F66                              
    230    005F66              #define Step_Tab_DEF_REG  6            
                                
    231    005F66              #define Step_REG24  4   
    232    005F66              /* =============================================
                               ============================= */
    233    005F66                      EVEN
    234    005F66              #define CTRL_VAL    AD7124_ADC_CTRL_REG_REF_EN |
                                AD7124_ADC_CTRL_REG_POWER_MODE(2) | AD7124_ADC_
                               CTRL_REG_MODE(0) | AD7124_ADC_CTRL_REG_CLK_SEL(0
                               ) | AD7124_ADC_CTRL_REG_DATA_STATUS  //
                                0x0580
    235    005F66              
    236    005F66              #define MAP_CH0    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(0) | AD7124_CH_MAP_REG_
                               AINP(0) | AD7124_CH_MAP_REG_AINM(1)
    237    005F66              #define MAP_CH1    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(1) | AD7124_CH_MAP_REG_
                               AINP(2) | AD7124_CH_MAP_REG_AINM(3)
    238    005F66              #define MAP_CH2    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(2) | AD7124_CH_MAP_REG_
                               AINP(4) | AD7124_CH_MAP_REG_AINM(5)
    239    005F66              #define MAP_CH3    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(3) | AD7124_CH_MAP_REG_
                               AINP(6) | AD7124_CH_MAP_REG_AINM(7)
    240    005F66              #define MAP_CH4    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(4) | AD7124_CH_MAP_REG_
                               AINP(5)| AD7124_CH_MAP_REG_AINM(4)
    241    005F66              #define MAP_CH5    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(5) | AD7124_CH_MAP_REG_
                               AINP(7)| AD7124_CH_MAP_REG_AINM(6)
    242    005F66              #define MAP_CH6    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(6) | AD7124_CH_MAP_REG_
                               AINP(28)| AD7124_CH_MAP_REG_AINM(29) //  20mV
                                
    243    005F66              #define MAP_CH7    AD7124_CH_MAP_REG_CH_ENABLE |
                                AD7124_CH_MAP_REG_SETUP(7) | AD7124_CH_MAP_REG_
                               AINP(18)| AD7124_CH_MAP_REG_AINM(17) // int
                                REF
    244    005F66              
    245    005F66              #define _CFG0     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    246    005F66              #define _CFG1     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    247    005F66              #define _CFG2     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    248    005F66              #define _CFG3     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    249    005F66              #define _CFG4     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    250    005F66              #define _CFG5     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    251    005F66              #define _CFG6     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    252    005F66              #define _CFG7     AD7124_CFG_REG_AIN_BUFP |
                                AD7124_CFG_REG_AINN_BUFM | AD7124_CFG_REG_REF_S
                               EL(2) | AD7124_CFG_REG_PGA(0)
    253    005F66              
    254    005F66              // ---------------------------------------------
                               --------------------------------
    255    005F66                      
    256    005F66              Tab_DEF_REG     // Name, WR, Val  step 6
                                byte
    257    005F66               //m_DEF_REG     AD7124_STATUS_REG  ,  1, 
                                0x0000       // 2 0x00  Status 
    258    005F66               m_DEF_REG       AD7124_ADC_CTRL_REG,  2, 
                                CTRL_VAL     // 1 0x01  ADC_Control -
                                0x0580
    258.1  005F66 01                           DC8 AD7124_ADC_CTRL_REG
    258.2  005F67 02                           DC8 2
    258.3  005F68 80050000                     DC32 CTRL_VAL
    258.4  005F6C                              ENDM
    259    005F6C               //m_DEF_REG     AD7124_DATA_REG    ,  3, 
                                0x0000       // 2 0x02  Data 
    260    005F6C               m_DEF_REG       AD7124_IO_CTRL1_REG,  3, 
                                0x0000       // 1 0x03  IOCon1 
    260.1  005F6C 03                           DC8 AD7124_IO_CTRL1_REG
    260.2  005F6D 03                           DC8 3
    260.3  005F6E 00000000                     DC32 0x0000
    260.4  005F72                              ENDM
    261    005F72               m_DEF_REG       AD7124_IO_CTRL2_REG,  2, 
                                0x8000       // 1 0x04  IOCon2       VBIAS to
                                AN15!
    261.1  005F72 04                           DC8 AD7124_IO_CTRL2_REG
    261.2  005F73 02                           DC8 2
    261.3  005F74 00800000                     DC32 0x8000
    261.4  005F78                              ENDM
    262    005F78               //m_DEF_REG     AD7124_ID_REG      ,  1, 
                                0x0000       // 2 0x05  ID 
    263    005F78               //m_DEF_REG     AD7124_ERR_REG     ,  3, 
                                0x0044       // 2 0x06  Error 
    264    005F78               m_DEF_REG       AD7124_ERREN_REG   ,  3,  0x00 
                                       // 1 0x07  Error_En 
    264.1  005F78 07                           DC8 AD7124_ERREN_REG
    264.2  005F79 03                           DC8 3
    264.3  005F7A 00000000                     DC32 0x00
    264.4  005F7E                              ENDM
    265    005F7E               //m_DEF_REG     AD7124_MCLK_CNT_REG,  1,  0x00 
                                       // 2 0x08  Mclk_Count 
    266    005F7E               m_DEF_REG       AD7124_CH0_MAP_REG ,  2, 
                                MAP_CH0      // 1 0x09  Channel_0 
    266.1  005F7E 09                           DC8 AD7124_CH0_MAP_REG
    266.2  005F7F 02                           DC8 2
    266.3  005F80 01800000                     DC32 MAP_CH0
    266.4  005F84                              ENDM
    267    005F84               m_DEF_REG       AD7124_CH1_MAP_REG ,  2, 
                                MAP_CH1      // 1 0x0A  Channel_1 
    267.1  005F84 0A                           DC8 AD7124_CH1_MAP_REG
    267.2  005F85 02                           DC8 2
    267.3  005F86 43900000                     DC32 MAP_CH1
    267.4  005F8A                              ENDM
    268    005F8A               m_DEF_REG       AD7124_CH2_MAP_REG ,  2, 
                                MAP_CH2      // 1 0x0B  Channel_2 
    268.1  005F8A 0B                           DC8 AD7124_CH2_MAP_REG
    268.2  005F8B 02                           DC8 2
    268.3  005F8C 85A00000                     DC32 MAP_CH2
    268.4  005F90                              ENDM
    269    005F90               m_DEF_REG       AD7124_CH3_MAP_REG ,  2, 
                                MAP_CH3      // 1 0x0C  Channel_3 
    269.1  005F90 0C                           DC8 AD7124_CH3_MAP_REG
    269.2  005F91 02                           DC8 2
    269.3  005F92 C7B00000                     DC32 MAP_CH3
    269.4  005F96                              ENDM
    270    005F96               m_DEF_REG       AD7124_CH4_MAP_REG ,  2, 
                                MAP_CH4      // 1 0x0D  Channel_4 
    270.1  005F96 0D                           DC8 AD7124_CH4_MAP_REG
    270.2  005F97 02                           DC8 2
    270.3  005F98 A4C00000                     DC32 MAP_CH4
    270.4  005F9C                              ENDM
    271    005F9C               m_DEF_REG       AD7124_CH5_MAP_REG ,  2, 
                                MAP_CH5      // 1 0x0E  Channel_5 
    271.1  005F9C 0E                           DC8 AD7124_CH5_MAP_REG
    271.2  005F9D 02                           DC8 2
    271.3  005F9E E6D00000                     DC32 MAP_CH5
    271.4  005FA2                              ENDM
    272    005FA2               m_DEF_REG       AD7124_CH6_MAP_REG ,  2, 
                                MAP_CH6      // 1 0x0F  Channel_6 
    272.1  005FA2 0F                           DC8 AD7124_CH6_MAP_REG
    272.2  005FA3 02                           DC8 2
    272.3  005FA4 9DE30000                     DC32 MAP_CH6
    272.4  005FA8                              ENDM
    273    005FA8               m_DEF_REG       AD7124_CH7_MAP_REG ,  2, 
                                MAP_CH7      // 1 0x10  Channel_7 
    273.1  005FA8 10                           DC8 AD7124_CH7_MAP_REG
    273.2  005FA9 02                           DC8 2
    273.3  005FAA 51F20000                     DC32 MAP_CH7
    273.4  005FAE                              ENDM
    274    005FAE               m_DEF_REG       AD7124_CH8_MAP_REG ,  2, 
                                0x0001       // 1 0x11  Channel_8 
    274.1  005FAE 11                           DC8 AD7124_CH8_MAP_REG
    274.2  005FAF 02                           DC8 2
    274.3  005FB0 01000000                     DC32 0x0001
    274.4  005FB4                              ENDM
    275    005FB4               m_DEF_REG       AD7124_CH9_MAP_REG ,  2, 
                                0x0001       // 1 0x12  Channel_9 
    275.1  005FB4 12                           DC8 AD7124_CH9_MAP_REG
    275.2  005FB5 02                           DC8 2
    275.3  005FB6 01000000                     DC32 0x0001
    275.4  005FBA                              ENDM
    276    005FBA               m_DEF_REG       AD7124_CH10_MAP_REG,  2, 
                                0x0001       // 1 0x13  Channel_10 
    276.1  005FBA 13                           DC8 AD7124_CH10_MAP_REG
    276.2  005FBB 02                           DC8 2
    276.3  005FBC 01000000                     DC32 0x0001
    276.4  005FC0                              ENDM
    277    005FC0               m_DEF_REG       AD7124_CH11_MAP_REG,  2, 
                                0x0001       // 1 0x14  Channel_11 
    277.1  005FC0 14                           DC8 AD7124_CH11_MAP_REG
    277.2  005FC1 02                           DC8 2
    277.3  005FC2 01000000                     DC32 0x0001
    277.4  005FC6                              ENDM
    278    005FC6               m_DEF_REG       AD7124_CH12_MAP_REG,  2, 
                                0x0001       // 1 0x15  Channel_12 
    278.1  005FC6 15                           DC8 AD7124_CH12_MAP_REG
    278.2  005FC7 02                           DC8 2
    278.3  005FC8 01000000                     DC32 0x0001
    278.4  005FCC                              ENDM
    279    005FCC               m_DEF_REG       AD7124_CH13_MAP_REG,  2, 
                                0x0001       // 1 0x16  Channel_13 
    279.1  005FCC 16                           DC8 AD7124_CH13_MAP_REG
    279.2  005FCD 02                           DC8 2
    279.3  005FCE 01000000                     DC32 0x0001
    279.4  005FD2                              ENDM
    280    005FD2               m_DEF_REG       AD7124_CH14_MAP_REG,  2, 
                                0x0001       // 1 0x17  Channel_14 
    280.1  005FD2 17                           DC8 AD7124_CH14_MAP_REG
    280.2  005FD3 02                           DC8 2
    280.3  005FD4 01000000                     DC32 0x0001
    280.4  005FD8                              ENDM
    281    005FD8               m_DEF_REG       AD7124_CH15_MAP_REG,  2, 
                                0x0001       // 1 0x18  Channel_15 
    281.1  005FD8 18                           DC8 AD7124_CH15_MAP_REG
    281.2  005FD9 02                           DC8 2
    281.3  005FDA 01000000                     DC32 0x0001
    281.4  005FDE                              ENDM
    282    005FDE               m_DEF_REG       AD7124_CFG0_REG    ,  2,  _CFG0
                                       // 1 0x19  Config_0 
    282.1  005FDE 19                           DC8 AD7124_CFG0_REG
    282.2  005FDF 02                           DC8 2
    282.3  005FE0 70000000                     DC32 _CFG0
    282.4  005FE4                              ENDM
    283    005FE4               m_DEF_REG       AD7124_CFG1_REG    ,  2,  _CFG1
                                       // 1 0x1A  Config_1 
    283.1  005FE4 1A                           DC8 AD7124_CFG1_REG
    283.2  005FE5 02                           DC8 2
    283.3  005FE6 70000000                     DC32 _CFG1
    283.4  005FEA                              ENDM
    284    005FEA               m_DEF_REG       AD7124_CFG2_REG    ,  2,  _CFG2
                                       // 1 0x1B  Config_2 
    284.1  005FEA 1B                           DC8 AD7124_CFG2_REG
    284.2  005FEB 02                           DC8 2
    284.3  005FEC 70000000                     DC32 _CFG2
    284.4  005FF0                              ENDM
    285    005FF0               m_DEF_REG       AD7124_CFG3_REG    ,  2,  _CFG3
                                       // 1 0x1C  Config_3 
    285.1  005FF0 1C                           DC8 AD7124_CFG3_REG
    285.2  005FF1 02                           DC8 2
    285.3  005FF2 70000000                     DC32 _CFG3
    285.4  005FF6                              ENDM
    286    005FF6               m_DEF_REG       AD7124_CFG4_REG    ,  2,  _CFG4
                                       // 1 0x1D  Config_4 
    286.1  005FF6 1D                           DC8 AD7124_CFG4_REG
    286.2  005FF7 02                           DC8 2
    286.3  005FF8 70000000                     DC32 _CFG4
    286.4  005FFC                              ENDM
    287    005FFC               m_DEF_REG       AD7124_CFG5_REG    ,  2,  _CFG5
                                       // 1 0x1E  Config_5 
    287.1  005FFC 1E                           DC8 AD7124_CFG5_REG
    287.2  005FFD 02                           DC8 2
    287.3  005FFE 70000000                     DC32 _CFG5
    287.4  006002                              ENDM
    288    006002               m_DEF_REG       AD7124_CFG6_REG    ,  2,  _CFG6
                                       // 1 0x1F  Config_6 
    288.1  006002 1F                           DC8 AD7124_CFG6_REG
    288.2  006003 02                           DC8 2
    288.3  006004 70000000                     DC32 _CFG6
    288.4  006008                              ENDM
    289    006008               m_DEF_REG       AD7124_CFG7_REG    ,  2,  _CFG7
                                       // 1 0x20  Config_7 
    289.1  006008 20                           DC8 AD7124_CFG7_REG
    289.2  006009 02                           DC8 2
    289.3  00600A 70000000                     DC32 _CFG7
    289.4  00600E                              ENDM
    290    00600E               m_DEF_REG       AD7124_FILT0_REG   ,  3, 
                                0x060180     // 1 0x21  Filter_0 
    290.1  00600E 21                           DC8 AD7124_FILT0_REG
    290.2  00600F 03                           DC8 3
    290.3  006010 80010600                     DC32 0x060180
    290.4  006014                              ENDM
    291    006014               m_DEF_REG       AD7124_FILT1_REG   ,  3, 
                                0x060180     // 1 0x22  Filter_1 
    291.1  006014 22                           DC8 AD7124_FILT1_REG
    291.2  006015 03                           DC8 3
    291.3  006016 80010600                     DC32 0x060180
    291.4  00601A                              ENDM
    292    00601A               m_DEF_REG       AD7124_FILT2_REG   ,  3, 
                                0x060180     // 1 0x23  Filter_2 
    292.1  00601A 23                           DC8 AD7124_FILT2_REG
    292.2  00601B 03                           DC8 3
    292.3  00601C 80010600                     DC32 0x060180
    292.4  006020                              ENDM
    293    006020               m_DEF_REG       AD7124_FILT3_REG   ,  3, 
                                0x060180     // 1 0x24  Filter_3 
    293.1  006020 24                           DC8 AD7124_FILT3_REG
    293.2  006021 03                           DC8 3
    293.3  006022 80010600                     DC32 0x060180
    293.4  006026                              ENDM
    294    006026               m_DEF_REG       AD7124_FILT4_REG   ,  3, 
                                0x060180     // 1 0x25  Filter_4 
    294.1  006026 25                           DC8 AD7124_FILT4_REG
    294.2  006027 03                           DC8 3
    294.3  006028 80010600                     DC32 0x060180
    294.4  00602C                              ENDM
    295    00602C               m_DEF_REG       AD7124_FILT5_REG   ,  3, 
                                0x060180     // 1 0x26  Filter_5 
    295.1  00602C 26                           DC8 AD7124_FILT5_REG
    295.2  00602D 03                           DC8 3
    295.3  00602E 80010600                     DC32 0x060180
    295.4  006032                              ENDM
    296    006032               m_DEF_REG       AD7124_FILT6_REG   ,  3, 
                                0x060180     // 1 0x27  Filter_6 
    296.1  006032 27                           DC8 AD7124_FILT6_REG
    296.2  006033 03                           DC8 3
    296.3  006034 80010600                     DC32 0x060180
    296.4  006038                              ENDM
    297    006038               m_DEF_REG       AD7124_FILT7_REG   ,  3, 
                                0x060180     // 1 0x28  Filter_7 
    297.1  006038 28                           DC8 AD7124_FILT7_REG
    297.2  006039 03                           DC8 3
    297.3  00603A 80010600                     DC32 0x060180
    297.4  00603E                              ENDM
    298    00603E               m_DEF_REG       AD7124_OFFS0_REG   ,  3, 
                                0x800000     // 1 0x29  Offset_0 
    298.1  00603E 29                           DC8 AD7124_OFFS0_REG
    298.2  00603F 03                           DC8 3
    298.3  006040 00008000                     DC32 0x800000
    298.4  006044                              ENDM
    299    006044               m_DEF_REG       AD7124_OFFS1_REG   ,  3, 
                                0x800000     // 1 0x2A  Offset_1 
    299.1  006044 2A                           DC8 AD7124_OFFS1_REG
    299.2  006045 03                           DC8 3
    299.3  006046 00008000                     DC32 0x800000
    299.4  00604A                              ENDM
    300    00604A               m_DEF_REG       AD7124_OFFS2_REG   ,  3, 
                                0x800000     // 1 0x2B  Offset_2 
    300.1  00604A 2B                           DC8 AD7124_OFFS2_REG
    300.2  00604B 03                           DC8 3
    300.3  00604C 00008000                     DC32 0x800000
    300.4  006050                              ENDM
    301    006050               m_DEF_REG       AD7124_OFFS3_REG   ,  3, 
                                0x800000     // 1 0x2C  Offset_3 
    301.1  006050 2C                           DC8 AD7124_OFFS3_REG
    301.2  006051 03                           DC8 3
    301.3  006052 00008000                     DC32 0x800000
    301.4  006056                              ENDM
    302    006056               m_DEF_REG       AD7124_OFFS4_REG   ,  3, 
                                0x800000     // 1 0x2D  Offset_4 
    302.1  006056 2D                           DC8 AD7124_OFFS4_REG
    302.2  006057 03                           DC8 3
    302.3  006058 00008000                     DC32 0x800000
    302.4  00605C                              ENDM
    303    00605C               m_DEF_REG       AD7124_OFFS5_REG   ,  3, 
                                0x800000     // 1 0x2E  Offset_5 
    303.1  00605C 2E                           DC8 AD7124_OFFS5_REG
    303.2  00605D 03                           DC8 3
    303.3  00605E 00008000                     DC32 0x800000
    303.4  006062                              ENDM
    304    006062               m_DEF_REG       AD7124_OFFS6_REG   ,  3, 
                                0x800000     // 1 0x2F  Offset_6 
    304.1  006062 2F                           DC8 AD7124_OFFS6_REG
    304.2  006063 03                           DC8 3
    304.3  006064 00008000                     DC32 0x800000
    304.4  006068                              ENDM
    305    006068               m_DEF_REG       AD7124_OFFS7_REG   ,  3, 
                                0x800000     // 1 0x30  Offset_7 
    305.1  006068 30                           DC8 AD7124_OFFS7_REG
    305.2  006069 03                           DC8 3
    305.3  00606A 00008000                     DC32 0x800000
    305.4  00606E                              ENDM
    306    00606E               m_DEF_REG       AD7124_GAIN0_REG   ,  3, 
                                0x500000     // 1 0x31  Gain_0 
    306.1  00606E 31                           DC8 AD7124_GAIN0_REG
    306.2  00606F 03                           DC8 3
    306.3  006070 00005000                     DC32 0x500000
    306.4  006074                              ENDM
    307    006074               m_DEF_REG       AD7124_GAIN1_REG   ,  3, 
                                0x500000     // 1 0x32  Gain_1 
    307.1  006074 32                           DC8 AD7124_GAIN1_REG
    307.2  006075 03                           DC8 3
    307.3  006076 00005000                     DC32 0x500000
    307.4  00607A                              ENDM
    308    00607A               m_DEF_REG       AD7124_GAIN2_REG   ,  3, 
                                0x500000     // 1 0x33  Gain_2 
    308.1  00607A 33                           DC8 AD7124_GAIN2_REG
    308.2  00607B 03                           DC8 3
    308.3  00607C 00005000                     DC32 0x500000
    308.4  006080                              ENDM
    309    006080               m_DEF_REG       AD7124_GAIN3_REG   ,  3, 
                                0x500000     // 1 0x34  Gain_3 
    309.1  006080 34                           DC8 AD7124_GAIN3_REG
    309.2  006081 03                           DC8 3
    309.3  006082 00005000                     DC32 0x500000
    309.4  006086                              ENDM
    310    006086               m_DEF_REG       AD7124_GAIN4_REG   ,  3, 
                                0x500000     // 1 0x35  Gain_4 
    310.1  006086 35                           DC8 AD7124_GAIN4_REG
    310.2  006087 03                           DC8 3
    310.3  006088 00005000                     DC32 0x500000
    310.4  00608C                              ENDM
    311    00608C               m_DEF_REG       AD7124_GAIN5_REG   ,  3, 
                                0x500000     // 1 0x36  Gain_5 
    311.1  00608C 36                           DC8 AD7124_GAIN5_REG
    311.2  00608D 03                           DC8 3
    311.3  00608E 00005000                     DC32 0x500000
    311.4  006092                              ENDM
    312    006092               m_DEF_REG       AD7124_GAIN6_REG   ,  3, 
                                0x500000     // 1 0x37  Gain_6 
    312.1  006092 37                           DC8 AD7124_GAIN6_REG
    312.2  006093 03                           DC8 3
    312.3  006094 00005000                     DC32 0x500000
    312.4  006098                              ENDM
    313    006098               m_DEF_REG       AD7124_GAIN7_REG   ,  3, 
                                0x500000     // 1 0x38  Gain_7 
    313.1  006098 38                           DC8 AD7124_GAIN7_REG
    313.2  006099 03                           DC8 3
    313.3  00609A 00005000                     DC32 0x500000
    313.4  00609E                              ENDM
    314    00609E              End_TAB_REG 
    315    00609E              // ---------------------------------------------
                               --------------------------------
    316    00609E              AD7124_SPI_WR   
    317    00609E 824C8E06                     mov   R12, &AD_SPI_TXBUF
    318    0060A2              SPI_WR_0
    319    0060A2 92B38806                     bit     #AD_SPI_BUSY_B
    320    0060A6 FD23                         jnz     SPI_WR_0
    321    0060A8 3041                         ret
    322    0060AA              // -------------
    323    0060AA              AD7124_SPI_RDY  
    324    0060AA E2B34002                     bit.b   #DRDYn_AD7124_B
    325    0060AE FD23                         jnz     AD7124_SPI_RDY
    326    0060B0              AD7124_SPI_RD   
    327    0060B0 B2438E06                     mov   #-1, &AD_SPI_TXBUF
    328    0060B4              SPI_RD_0
    329    0060B4 92B38806                     bit     #AD_SPI_BUSY_B
    330    0060B8 FD23                         jnz     SPI_RD_0
    331    0060BA 1C428C06                     mov     &AD_SPI_RXBUF,
                                                                       R12
    332    0060BE 3041                         ret
    333    0060C0              // -------------------------------------       
                                
    334    0060C0              Init_AD7124_All_Tab     // init adc from Tab   
                                
    335    0060C0 3D40665F             mov     #Tab_DEF_REG, R13       // set
                                                              up 4th position
    336    0060C4              _loop_tab_reg   
    337    0060C4 7C4D                 mov.b   @R13+, R12
    338    0060C6 7E4D                 mov.b   @R13+, R14
    339    0060C8 B012D460             call    #AD7124_WR_REG_TAB
    340    0060CC 3D909E60             cmp     #End_TAB_REG, R13
    341    0060D0 F92B                 jlo     _loop_tab_reg
    342    0060D2 3041                 ret
    343    0060D4              // -------------
    344    0060D4              AD7124_WR_REG_TAB               // R12-reg,
                                R14-N --> WR @R13   
    345    0060D4 F2C24202             bic.b   #CS_AD7124_B    // CS LOW
    346    0060D8 B0129E60             call    #AD7124_SPI_WR  // reg
    347    0060DC 0D5E                 add     R14, R13        // ptr to
                                                     MSB
    348    0060DE              _loop_rdw       
    349    0060DE 1D83                 dec     R13
    350    0060E0 6C4D                 mov.b   @R13, R12
    351    0060E2 B0129E60             call    #AD7124_SPI_WR  // data
    352    0060E6 1E83                 dec     R14
    353    0060E8 FA23                 jnz     _loop_rdw
    354    0060EA F2D24202             bis.b   #CS_AD7124_B    // CS HI
    355    0060EE 2D52                 add     #Step_Tab_DEF_REG-2, R13
    356    0060F0 3041                 ret
    357    0060F2                      
    358    0060F2              // -------------
    359    0060F2              AD7124_RD_REG_Ptr               // R12-reg,
                                R14-N --> RD @R13   
    360    0060F2 F2C24202             bic.b   #CS_AD7124_B    // CS LOW
    361    0060F6 B0129E60             call    #AD7124_SPI_WR  // reg
    362    0060FA 0D5E                 add     R14, R13        // ptr to
                                                     MSB
    363    0060FC              _loop_rdr       
    364    0060FC 1D83                 dec     R13
    365    0060FE B012B060             call    #AD7124_SPI_RD  // RD
    366    006102 CD4C0000             mov.b   R12, 0(R13)
    367    006106 1E83                 dec     R14
    368    006108 F923                 jnz     _loop_rdr
    369    00610A F2D24202             bis.b   #CS_AD7124_B    // CS HI
    370    00610E 3041                 ret
    371    006110              // ---------------------
    372    006110              AD7124_RD_DATA24        //  --> R14, R13 low,
                                stat - R12
    373    006110 3C404200             mov     #AD7124_COMM_REG_RD | AD7124_COM
 M_REG_RA(AD7124_DATA_REG), R12  // for Data Read 
    374    006114              AD7124_RD_24                    // R12-reg  -->
                                R14, R13 low, stat - R12
    375    006114 F2C24202             bic.b   #CS_AD7124_B    // CS LOW
    376    006118 B0129E60             call    #AD7124_SPI_WR  // reg
    377    00611C B012AA60             call    #AD7124_SPI_RDY // RDY &
                                                                RD
    378    006120 0E4C                 mov     R12, R14
    379    006122 8E10                 swpb    R14
    380    006124 B012B060             call    #AD7124_SPI_RD  // RD
    381    006128 0EDC                 bis     R12, R14
    382    00612A B012B060             call    #AD7124_SPI_RD  // RD
    383    00612E 0D4C                 mov     R12, R13
    384    006130 B012B060             call    #AD7124_SPI_RD  // RD
    385    006134 F2D24202             bis.b   #CS_AD7124_B    // CS HI
    386    006138 3041                 ret
    387    00613A              // ---------------------
    388    00613A              AD7124_ID_RD
    389    00613A 3C404500             mov     #AD7124_COMM_REG_RD | AD7124_COM
 M_REG_RA(AD7124_ID_REG), R12     // ID Read 
    390    00613E 023C                 jmp     AD7124_RD_8
    391    006140              AD7124_STATUS_RD
    392    006140 3C404000             mov     #AD7124_COMM_REG_RD | AD7124_COM
 M_REG_RA(AD7124_STATUS_REG), R12 // Status Read 
    393    006144              AD7124_RD_8                     // R12-reg  -->
                                R12
    394    006144 F2C24202             bic.b   #CS_AD7124_B    // CS LOW
    395    006148 B0129E60             call    #AD7124_SPI_WR  // reg
    396    00614C B012AA60             call    #AD7124_SPI_RDY // RDY &
                                                                RD
    397    006150 F2D24202             bis.b   #CS_AD7124_B    // CS HI
    398    006154 3041                 ret
    399    006156              // ---------------------------------------------
                               --------------------------------
    400    006156              // ---------------------------------------------
                               --------------------------------
    401    006156              TestADC24       // test AD7124
    402    006156 B0123A61                     call    #AD7124_ID_RD   // ID
                                                                        read
    403    00615A C24C191D                     mov.b   R12, &st_ADC_ID
    404    00615E 3C901400                     cmp     #0x14, R12      //
                                                                        A7124-8
                                                                        ?
    405    006162 0224                         jeq     _tst_24ok
    406    006164 3C901600                     cmp     #0x16, R12      //
                                                                        A7124B-
                                                                       8
                                                                        ?
    407    006168              _tst_24ok
    408    006168 3041                         ret
    409    00616A              // ---------------------------------------------
                               --------------------------------
    410    00616A              AD7124_RD_ALL
    411    00616A B0121061                     call    #AD7124_RD_DATA24      
  //  --> R14, R13 low, stat - R12
    412    00616E 0F4C                         mov     R12, R15
    413    006170 3CF00F00                     and     #0x0F, R12
    414    006174 0C5C                         rla     R12
    415    006176 0C5C                         rla     R12
    416    006178 CC4F4E1D                     mov.b   R15, D_ch_0+0(R12)
    417    00617C CC4D4F1D                     mov.b   R13, D_ch_0+1(R12)
    418    006180 8C4E501D                     mov     R14, D_ch_0+2(R12)
    419    006184 3041                         ret
    420    006186                              
    421    006186              // ---------------------------------------------
                               --------------------------------
    422    006186              Init_AD7124     // init adc from Tab
    423    006186 D2D30202                     bis.b   #AEN_B          //
                                                                        analog
                                                                        power
                                                                        On
    424    00618A 3D400500                     mov     #5, R13         // delay
                                                                        5
                                                                        [mS]
    425    00618E B0129A45                     call    #McuWait_mS     // delay
                                                                        N=R13
                                                                        [mS]
                                                                        
    426    006192 B012C060                     call    #Init_AD7124_All_Tab   
  // init adc from Tab
    427    006196 3041                         ret
    428    006198              // ---------------------------------------------
                               --------------------------------
    429    006198              // ---------------------------------------------
                               --------------------------------
    430    006198              
    431    006198              
    432    006198              
    433    006198              
    434    006198              
    435    006198              
    436    006198              
    437    006198              
    438    006198              
    439    006198              
    440    006198              
    441    006198              
    442    006198              
    443    006198              
    444    006198              
    445    006198              
    446    006198              
    447    006198              
    448    006198              
    449    006198              
    450    006198              
    451    006198              
    452    006198              
    453    006198              
    454    006198              
    455    006198              
    456    006198              
    457    006198              
    458    006198              
    459    006198              
    460    006198              
    461    006198              
    462    006198              
    463    006198              
    464    006198              
    465    006198              
    466    006198              
    467    006198              
    468    006198              
    469    006198              
    470    006198              
    471    006198              
    472    006198              
    473    006198              
    474    006198              
    475    006198              
    476    006198              
    477    006198              
    478    006198              
    479    006198              
    480    006198              
    481    006198              
    482    006198              
    937    006198              #include "UELEC_01_RELAY.s43"                   
                                       ; #define controlled include file
      1    006198              // =============================================
                               ================================
      2    006198              // ============================  UELEC RELAY
                                CONTROL ===========================
      3    006198              // =============================================
                               ================================
      4    006198              Tab_DEF_RELAY
      5    006198 000001000200*        DC16    0,1,2,3,4,5,6,7,8,9
      6    0061AC              
      7    0061AC              
      8    0061AC              
      9    0061AC              // =============================================
                               ================================
     10    0061AC              RELAY_SPI_WR    
     11    0061AC C24CCE06                     mov.b   R12, &RL_SPI_TXBUF
     12    0061B0              _RL_RD_0
     13    0061B0 92B3C806                     bit     #RL_SPI_BUSY_B
     14    0061B4 FD23                         jnz     _RL_RD_0
     15    0061B6 5C42CC06                     mov.b   &RL_SPI_RXBUF,
  R12
     16    0061BA 3041                         ret
     17    0061BC              // -------------------------------------       
                                
     18    0061BC              RELAY_WR_CHAIN          // @R12-dat, R14-N -->
                                @R13-dat 
     19    0061BC F24CCE06                     mov.b  @R12+, &RL_SPI_TXBUF
     20    0061C0              _RL_WR_0
     21    0061C0 92B3C806                     bit     #RL_SPI_BUSY_B
     22    0061C4 FD23                         jnz     _RL_WR_0
     23    0061C6 DD42CC060000                 mov.b   &RL_SPI_RXBUF,
  0(R13)
     24    0061CC 1D53                         inc     R13
     25    0061CE 1E83                         dec     R14
     26    0061D0 F523                         jnz     RELAY_WR_CHAIN
     27    0061D2 3041                         ret
     28    0061D4              // -------------
     29    0061D4              RELAY_WR_CHAIN1         // @R12-dat, R14-N -->
                                @R13-dat 
     30    0061D4 F2C26202                     bic.b   #CS_RELAY_B     // CS
                                                                        LOW
     31    0061D8 B012BC61                     call    #RELAY_WR_CHAIN
     32    0061DC F2D26202                     bis.b   #CS_RELAY_B     // CS HI
                                                                        - SET
                                                                        RELAY!!
                                                                       !
     33    0061E0 B012FC61                     call    #RELAY_TST_ERR1 // C=1 -
                                                                        Error
     34    0061E4 3041                         ret
     35    0061E6              // -------------
     36    0061E6              RELAY_WR_CHAIN2         // @R12-dat, R14-N -->
                                @R13-dat 
     37    0061E6 F2C010000202                 bic.b   #CS_RELAY2_B    // CS
                                                                        LOW
     38    0061EC B012BC61                     call    #RELAY_WR_CHAIN
     39    0061F0 F2D010000202                 bis.b   #CS_RELAY2_B    // CS HI
                                                                        - SET
                                                                        RELAY!!
                                                                       !
     40    0061F6 B0120C62                     call    #RELAY_TST_ERR2 // C=1 -
                                                                        Error
     41    0061FA 3041                         ret
     42    0061FC              // -------------
     43    0061FC              RELAY_TST_ERR1  // C=1 - Error
     44    0061FC F2C26202                     bic.b   #CS_RELAY_B     // CS
                                                                        LOW
     45    006200 E2B36002                     bit.b   #RL_DO_ERR_B
     46    006204 0024                         jz      _exerr
     47    006206                              // Error transaction !!!
     48    006206              _exerr
     49    006206 F2D26202                     bis.b   #CS_RELAY_B     // CS HI
                                                                        - SET
                                                                        RELAY!!
                                                                       !
     50    00620A 3041                         ret
     51    00620C              // -------------
     52    00620C              RELAY_TST_ERR2  // C=1 - Error
     53    00620C F2C010000202                 bic.b   #CS_RELAY2_B    // CS
                                                                        LOW
     54    006212 E2B36002                     bit.b   #RL_DO_ERR_B
     55    006216 0024                         jz      _exerr2
     56    006218                              // Error transaction !!!
     57    006218              _exerr2
     58    006218 F2D010000202                 bis.b   #CS_RELAY2_B    // CS HI
                                                                        - SET
                                                                        RELAY!!
                                                                       !
     59    00621E 3041                         ret
     60    006220              // =============================================
                               ================================
     61    006220              // ---------------------------------------------
                               --------------------------------
     62    006220              ALL_RELAY_RESET // reset relay
     63    006220 F2C010006202                 bic.b   #RESET_CHAIN1_B // reset
                                                                        relay
                                                                        chain1
     64    006226 F2C20202                     bic.b   #RESET_CHAIN2_B // reset
                                                                        relay
                                                                        chain2
     65    00622A F2D010002202                 bis.b   #DRV1_B         // Off
                                                                        DRV1
     66    006230 F2D020002202                 bis.b   #DRV2_B         // Off
                                                                        DRV2
     67    006236 F2D040002202                 bis.b   #DRV3_B         // Off
                                                                        DRV3
     68    00623C F2D080002202                 bis.b   #DRV4_B         // Off
                                                                        DRV4
     69    006242 1D43                         mov     #1, R13         // delay
                                                                        1
                                                                        [mS]
     70    006244 B0129A45                     call    #McuWait_mS    
                                                                        
     71    006248 F2D010006202                 bis.b   #RESET_CHAIN1_B // ready
                                                                        relay
                                                                        chain1
     72    00624E F2D20202                     bis.b   #RESET_CHAIN2_B // ready
                                                                        relay
                                                                        chain2
     73    006252 3041                         ret
     74    006254              // -------------
     75    006254              Init_RELAY_All  // init relay ALL
     76    006254 B0122062                     call    #ALL_RELAY_RESET       
  // reset relay
     77    006258 3C409861                     mov     #Tab_DEF_RELAY,
                                                                        R12
     78    00625C 3E401800                     mov     #24, R14
     79    006260 B012D461                     call    #RELAY_WR_CHAIN1       
  // @R12-dat, R14-N --> @R13-dat
     80    006264 3C40B061                     mov     #Tab_DEF_RELAY+24,
                                                                       R12
     81    006268 3E401800                     mov     #24, R14
     82    00626C B012E661                     call    #RELAY_WR_CHAIN2       
  // @R12-dat, R14-N --> @R13-dat
     83    006270 3041                         ret
     84    006272                      
     85    006272                      
     86    006272              // ---------------------------------------------
                               --------------------------------
     87    006272              // =============================================
                               ================================
     88    006272              
     89    006272              
     90    006272              
     91    006272              
     92    006272              
     93    006272              
     94    006272              
     95    006272              
     96    006272              
     97    006272              
     98    006272              
     99    006272              
    100    006272              
    101    006272              
    102    006272              
    103    006272              
    104    006272              
    105    006272              
    106    006272              
    107    006272              
    108    006272              
    109    006272              
    110    006272              
    111    006272              
    112    006272              
    113    006272              
    114    006272              
    115    006272              
    938    006272              #include "StepDrv.s43"                          
                                       ; #define controlled include file
                                
      1    006272              //======================= Step Drive ===========
                               =============
      2    006272              
      3    006272              Tab_StepDRV_1step
      4    006272 104020801040*        DB  0x10,0x40,0x20,0x80,0x10,0x40,0x20,0
                                            x80     
      5    00627A              Tab_StepDRV_05step
      6    00627A 1050406020A0*        DB  0x10,0x50,0x40,0x60,0x20,0xA0,0x80,0
                                            x90
      7    006282              //=======================
      8    006282              StepDRV_1dn
      9    006282 9283C61C                     dec     &IndexDrv
     10    006286 023C                         jmp     _step_x1
     11    006288              StepDRV_1up
     12    006288 9253C61C                     inc     &IndexDrv
     13    00628C 0C12         _step_x1        push    R12
                               _step_x1        push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\StepDrv.s43",13 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid w
                               arning.
     14    00628E 5C42C61C                     mov.b   &IndexDrv, R12
     15    006292 3CF00700                     and     #0x07, R12
     16    006296 D24C72622202                 mov.b   Tab_StepDRV_1step(R12),
                                                                          &Step
                                                                         DrvPor
                                                                         t
     17    00629C 3C41                         pop     R12
     18    00629E 3041                         ret
     19    0062A0              //------------------            
     20    0062A0              StepDRV_05dn    
     21    0062A0 9283C61C                     dec     &IndexDrv
     22    0062A4 023C                         jmp     _step_x05
     23    0062A6              StepDRV_05up
     24    0062A6 9253C61C                     inc     &IndexDrv
     25    0062AA 0C12         _step_x05       push    R12
                               _step_x05       push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\StepDrv.s43",25 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoid w
                               arning.
     26    0062AC 1C42C61C                     mov     &IndexDrv, R12
     27    0062B0 3CF00700                     and     #0x07, R12
     28    0062B4 D24C7A622202                 mov.b   Tab_StepDRV_05step(R12),
  &StepDrvPort
     29    0062BA 3C41                         pop     R12
     30    0062BC 3041                         ret
     31    0062BE              //------------------            
     32    0062BE              Off_DRV
     33    0062BE F2C00F002202                 bic.b   #0x0F, &StepDrvPort
     34    0062C4 3041                         ret
     35    0062C6              //=======================
     36    0062C6                      
     37    0062C6                      
     38    0062C6              
     39    0062C6              //==============================================
                               ==============
     40    0062C6              
     41    0062C6              
     42    0062C6              
     43    0062C6              
     44    0062C6              
     45    0062C6              
     46    0062C6              
     47    0062C6              
     48    0062C6              
     49    0062C6              
     50    0062C6              
     51    0062C6              
     52    0062C6              
     53    0062C6              
     54    0062C6              
     55    0062C6              
     56    0062C6              
     57    0062C6              
     58    0062C6              
     59    0062C6              
     60    0062C6              
     61    0062C6              
    939    0062C6              //#include "RS_COM_A1.s43"                      
                                       ; #define controlled include file
    940    0062C6              #include "SCRIPT_FR.s43"                        
                                       ; #define controlled include file
      1    0062C6              //==============================================
                               ================================================
                               ==============
      2    0062C6              //                               SCRIPT
      3    0062C6              //==============================================
                               ================================================
                               ==============
      4    0062C6              #ifndef SCRIPT_INCLUDE
      5    0062C6              #define SCRIPT_INCLUDE
      6    0062C6              #endif
      7    0062C6              //==============================================
                               =====================================
      8    0062C6              //            Warning!!! Stop Macro if change
                                macro file!
      9    0062C6              // Kn - Key function                           
                                'K[n=1-250]'....,CR,LF
     10    0062C6              // MnX - Menu function                         
                                'M[n=1-250]'....,CR,LF   M1x - short PB, M1X -
                                long PB
     11    0062C6              
     12    0062C6              // CA - Clear LCD                              
                                'CA',CR,LF
     13    0062C6              // CL - Clear line to end --- not used!
     14    0062C6              // G1 - Graph logo format BMP                  
                                'G1',CR,LF
     15    0062C6              // T1 - Text low CharGen                       
                                'T1y02x10:1234567890',CR,LF     
     16    0062C6              // T2 - Text big CharGen                       
                                'T2y04x50:asdfghjkl;',CR,LF
     17    0062C6              // P  - Print Register                         
                                'P104s1n1d0k2',CR,LF            -> [n=1,2,4]
     18    0062C6              //                                             
                                'P104s1n1/10d0k2',CR,LF         -> [n=1,2,4] 
                                /10
     19    0062C6              // W  - Memory change                          
                                'W105s2n2[c]1',CR,LF            -> [n=1,2],[c,s
                               ,x,w,a]
     20    0062C6              // N  - NWK transfer                           
                                'N4001b105s2n2>0b105s2n2',CR,LF
     21    0062C6              
     22    0062C6              // IF                                          
                                'IF105s2n2[&]1',CR,LF           -> [n=1,2],[&,<
                               ,>=,=]
     23    0062C6              // EL[S]
     24    0062C6              // EN[D]
     25    0062C6              
     26    0062C6              // b - block
     27    0062C6              // s - shift, offset
     28    0062C6              // n - length byte (1,2,[4])
     29    0062C6              // k - length digit [zero cut-0, digits
                                (1-8)]
     30    0062C6              // y - line (0-7)
     31    0062C6              // x - column (0-127)
     32    0062C6              // / - divide 10 or 100
     33    0062C6              // d - register DEC [pointer(0-4)], [zero cut-0,
                                digits (1-8)]
     34    0062C6              // h - register HEX [
     35    0062C6              // : - start string
     36    0062C6              // CR, LF - end string
     37    0062C6              //==============================================
                               =====================================
     38    0062C6              #define FALSE_B         BIT0    // 1 - False, 0
                                - True
     39    0062C6              #define PREV_FALSE_B    BIT1    // 1 - False, 0
                                - True
     40    0062C6              ServiceSCRIPT   
     41    0062C6 B2B00010F81C                 bit     #RefreshScript_B,
  &StatusAPP         // refresh SCRIPT (full time multitask 20mS)
     42    0062CC 1924                         jz      _ex_scrpt
     43    0062CE B2B00020F81C                 bit     #StopScript_B,
  &StatusAPP
     44    0062D4 1620                         jnz     Reset_ptr_script
     45    0062D6                #ifndef  _MULTY_TASK_ 
     46    0062D6 B0121663                     call    #TEST_EMERGENCY_STATE
     47    0062DA 1220                         jnz     _ex_scrpt
     48    0062DC                #endif
     49    0062DC              _decode_next            
     50    0062DC 1C42F01C                     mov     &ptr_ServScript,
                                                                         R12
     51    0062E0 3C90007A                     cmp     #Block_TextTask,
                                                                         R12
     52    0062E4 0E28                         jlo     Reset_ptr_script
     53    0062E6 3C90007E                     cmp     #Block_TextTask+SizeBloc
                                                                       k_TextTa
                                                                       sk,
                                                                        R12
     54    0062EA 0B2C                         jhs     Reset_ptr_script
     55    0062EC              _decode_        
     56    0062EC B0122063                     call    #DECODE_COM            
  // decode ALL COMMAND
     57    0062F0 0E42                         mov     SR, R14                
                                                            // status обработки
                                                            текущей записи
     58    0062F2 B012FE66                     call    #FndNextCOMMAND        
  // Z=NEXT! R12-ptr (R9, R10, R11, R13)
     59    0062F6 0520                         jnz     End_script             
  // Выход в MAIN если конец скрипта!
     60    0062F8 824CF01C                     mov     R12, &ptr_ServScript   
                                                             // сохранение
                                                             поинтера
                                                             скрипта
     61    0062FC 2EB3                         bit     #Z, R14                
  // status обработки текущей записи
     62    0062FE EE2B                         jnc     _decode_next           
  // если небыло обработано ни одной записи
     63    006300 3041         _ex_scrpt       ret                            
  // exit если была обработана одна запись
     64    006302              
     65    006302              End_script
     66    006302                              //call  #ServiceGraf           
                                // Graf...
     67    006302              #ifdef __E_inc__
     69    006302              #endif
     70    006302              
     71    006302              Reset_ptr_script
     72    006302 B2C00010F81C                 bic     #RefreshScript_B,
  &StatusAPP
     73    006308 C243F21C                     clr.b   &IF_STACK
     74    00630C B240007AF01C                 mov     #Block_TextTask,
                                                                         &ptr_S
                                                                        ervScri
                                                                        pt
     75    006312 22C3                         clrz
     76    006314 3041                         ret
     77    006316              //==============================================
                               =====================================
     78    006316              TEST_EMERGENCY_STATE
     79    006316 B2B00040F81C                 bit     #LOW_NOISE_MODE_B,
  &StatusAPP
     80    00631C 0020                         jnz     ex_e
     81    00631E                #ifdef  __RF_MODUL__
     87    00631E                #endif        
     88    00631E 3041         ex_e            ret
     89    006320              //==============================================
                               =====================================
     90    006320              //==============================================
                               =====================================
     91    006320              #define C_PB_SHORT  'x' 
     92    006320              #define C_PB_LONG   'X' 
     93    006320              #define C_PB_UP      1
     94    006320              #define C_PB_DN      2
     95    006320              #define C_PB_RIGHT   3
     96    006320              #define C_PB_LEFT    4
     97    006320              /*
     98    006320              //===================================          
                                
     99    006320              ServiceKBD                               
                                
    100    006320                              call    #TEST_EMERGENCY_STATE
    101    006320                              jnz     ex_e
    102    006320                              bit.b   #PB_UP
    103    006320                              jz      _tk2
    104    006320                              bic.b   #PB_UP
    105    006320                              mov     #C_PB_UP, R14          
                                // R14 - num KEY = 1
    106    006320                              call    #SetChangeMEMORY       
                                // set ChangeMemory_B   
    107    006320                              jmp     ScriptKBD
    108    006320                      _tk2:   
    109    006320                              bit.b   #PB_DN
    110    006320                              jz      _tk3
    111    006320                              bic.b   #PB_DN
    112    006320                              mov     #C_PB_DN, R14          
                                // R14 - num KEY = 2    
    113    006320                              call    #SetChangeMEMORY       
                                // set ChangeMemory_B   
    114    006320                              jmp     ScriptKBD
    115    006320                      _tk3:   
    116    006320                              bit.b   #PB_RIGHT
    117    006320                              jz      _tk4
    118    006320                              bic.b   #PB_RIGHT
    119    006320                              mov     #C_PB_RIGHT, R14       
                                // R14 - num KEY = 3    
    120    006320                              call    #SetChangeMEMORY       
                                // set ChangeMemory_B   
    121    006320                              jmp     ScriptKBD
    122    006320                      _tk4:   
    123    006320                              bit.b   #PB_LEFT
    124    006320                              jz      _tk5
    125    006320                              bic.b   #PB_LEFT
    126    006320                              mov     #C_PB_LEFT, R14        
                                // R14 - num KEY = 4    
    127    006320                              call    #SetChangeMEMORY       
                                // set ChangeMemory_B   
    128    006320                              jmp     ScriptKBD
    129    006320                      _tk5:   
    130    006320                              ret
    131    006320              //==============
    132    006320              ScriptKBD                                      
                                // R14 - num KEY        
    133    006320                              mov     #Block_TextTask,
                                R12
    134    006320              DECODE_COM_K            
    135    006320                              cmp.b   #'K', 0(R12)
    136    006320                              jne     Next_COMMAND_K
    137    006320              KEY_MODE
    138    006320                              call    #ConvDEC_BIN           
                                // n Digit
    139    006320                              cmp.b   R13, R14
    140    006320                              jne     Next_COMMAND_K
    141    006320                              call    #DECODE_COM            
                                // decode ALL COMMAND
    142    006320              Next_COMMAND_K
    143    006320                              call    #FndNextCOMMAND        
                                // Z=NEXT! (R9, R10, R11, R12, R13)
    144    006320                              jeq     DECODE_COM_K           
                                
    145    006320                              ret
    146    006320              */              
    147    006320              //==============================================
                               =====================================
    148    006320              //==============================================
                               =====================================
    149    006320              DECODE_COM              
    150    006320              //===================================          
                                
    151    006320 FC9049000000                 cmp.b   #'I', 0(R12)
    152    006326 2724                         jeq     IF_MODE
    153    006328 FC9045000000                 cmp.b   #'E', 0(R12)
    154    00632E 3124                         jeq     ELSE_MODE
    155    006330              //===================================          
                                
    156    006330 D2B3F21C                     bit.b   #FALSE_B, &IF_STACK     
         // inverse flag
    157    006334 1F20                         jnz     _false__                
         // false...
    158    006336                              
    159    006336              #ifdef  __LCD_PRESENT__
    160    006336 92B3F61C             bit     #st_LCD_B, &st_Periperal
    161    00633A 1824                 jz      _end_lcd_com_           // no
                                                                        LCD
                                                                        detect!
    162    00633C B2B00010901C         bit     #LCD_active_B
    163    006342 1424                 jz      _end_lcd_com_           // LCD
                                                                        sleep..
                                                                       .
    164    006344              
    165    006344 FC904D000000                 cmp.b   #'M', 0(R12)
    166    00634A 3624                         jeq     MENU_MODE              
  //=M=
    167    00634C              DECODE_MENU             
    168    00634C FC9054000000                 cmp.b   #'T', 0(R12)
    169    006352 A224                         jeq     TEXT_MODE              
  //=T=
    170    006354 FC9050000000                 cmp.b   #'P', 0(R12)
    171    00635A C924                         jeq     PRINT_REG              
  //=P=
    172    00635C FC9043000000                 cmp.b   #'C', 0(R12)
    173    006362 8024                         jeq     COMMAND_MODE           
  //=C=
    174    006364 FC9047000000                 cmp.b   #'G', 0(R12)
    175    00636A 8C24                         jeq     GRAPHICS_MODE          
  //=G=
    176    00636C              _end_lcd_com_           
    177    00636C              #endif
    178    00636C FC9057000000                 cmp.b   #'W', 0(R12)
    179    006372 6C25                         jeq     MEMORY_WR_             
  //=W=
    180    006374              #ifndef __NO_RF__
    183    006374              #endif
    184    006374 3041         _false__        ret
    185    006376              //==============================================
                               ================================
    186    006376              // #define FALSE_B  BIT0        // 1 - False, 0
                                - True
    187    006376              //===================================          
                                
    188    006376              IF_MODE 
    189    006376 FC9046000100                 cmp.b   #'F', 1(R12)
    190    00637C FB23                         jne     _false__
    191    00637E 1C53                         inc     R12
    192    006380 D252F21CF21C                 rla.b   &IF_STACK               
         // define flag
    193    006386 E2B3F21C                     bit.b   #PREV_FALSE_B, &IF_STACK
         // 1 - False, 0 - True
    194    00638A 6025                         jz      MEMORY_WR_              
         // for test
    195    00638C D2D3F21C                     bis.b   #FALSE_B, &IF_STACK     
         // 1 - False
    196    006390 F13F                         jmp     _false__                
         // false...
    197    006392              ELSE_MODE
    198    006392 FC904C000100                 cmp.b   #'L', 1(R12)
    199    006398 0620                         jne     END_MODE
    200    00639A E2B3F21C                     bit.b   #PREV_FALSE_B, &IF_STACK
         // 1 - False, 0 - True
    201    00639E 0920                         jnz     _inc_TRUE
    202    0063A0 D2E3F21C                     xor.b   #FALSE_B, &IF_STACK     
         // inverse flag
    203    0063A4 063C                         jmp     _inc_TRUE
    204    0063A6              END_MODE        
    205    0063A6 FC904E000100                 cmp.b   #'N', 1(R12)
    206    0063AC E323                         jne     _false__
    207    0063AE 5211F21C                     rra.b   &IF_STACK               
         // undefine flag
    208    0063B2                              
    209    0063B2 1C53         _inc_TRUE       inc     R12
    210    0063B4 22D3         _exept_TRUE     setz
    211    0063B6 3041                         ret
    212    0063B8              //===================================          
                                
    213    0063B8              #ifdef  __LCD_PRESENT__
    214    0063B8              MENU_MODE                                      
                                //=M=
    215    0063B8 B0124467                     call    #ConvDEC_BIN           
  // 3 Digit
    216    0063BC 5D921E1D                     cmp.b   &app_Menu_Line,
                                                                        R13
    217    0063C0 1620                         jne     Tag_no_eqval
    218    0063C2 FC9054000000                 cmp.b   #'T', 0(R12)
    219    0063C8 1124                         jeq     _decode_menu_
    220    0063CA FC9050000000                 cmp.b   #'P', 0(R12)
    221    0063D0 0D24                         jeq     _decode_menu_
    222    0063D2              Action_Menu
    223    0063D2 FC904B000000                 cmp.b   #'K', 0(R12)
    224    0063D8 1324                         jeq     Action_key
    225    0063DA FC9078000000                 cmp.b   #'x', 0(R12)
    226    0063E0 3324                         jeq     Action_pb_short
    227    0063E2 FC9058000000                 cmp.b   #'X', 0(R12)
    228    0063E8 3624                         jeq     Action_pb_long
    229    0063EA 3041                         ret
    230    0063EC              //--------------                
    231    0063EC              _decode_menu_           
    232    0063EC                #ifdef  COLOR_LCD
    233    0063EC               #ifdef _16BIT_LCD_     
    238    0063EC               #else
    243    0063EC               #endif
    244    0063EC                #endif
    245    0063EC 3041                         ret
    246    0063EE                              
    247    0063EE              Tag_no_eqval            
    248    0063EE FC9054000000                 cmp.b   #'T', 0(R12)
    249    0063F4 AB27                         jeq     DECODE_MENU
    250    0063F6 FC9050000000                 cmp.b   #'P', 0(R12)
    251    0063FC A727                         jeq     DECODE_MENU
    252    0063FE 3041                         ret
    253    006400              //--------------                
    254    006400                              
    255    006400              Action_key      // PB_SHORT, PB_LONG, PB_UP,
                                PB_DN, PB_RIGHT, PB_LEFT
    256    006400 B0124467                     call    #ConvDEC_BIN           
  // n Digit => R13
    257    006404 5D93                         cmp.b   #C_PB_UP, R13
    258    006406 0520                         jne     _tst_dn
    259    006408 E2B2EA1C                     bit.b   #PB_UP
    260    00640C E2C2EA1C                     bic.b   #PB_UP
    261    006410 8723                         jnz     DECODE_COM             
  // decode ALL COMMAND
    262    006412              _tst_dn         
    263    006412 6D93                         cmp.b   #C_PB_DN, R13
    264    006414 0520                         jne     _tst_right
    265    006416 F2B2EA1C                     bit.b   #PB_DN
    266    00641A F2C2EA1C                     bic.b   #PB_DN
    267    00641E 8023                         jnz     DECODE_COM             
  // decode ALL COMMAND
    268    006420              _tst_right      
    269    006420 7D900300                     cmp.b   #C_PB_RIGHT, R13
    270    006424 0720                         jne     _tst_left
    271    006426 F2B01000EA1C                 bit.b   #PB_RIGHT
    272    00642C F2C01000EA1C                 bic.b   #PB_RIGHT
    273    006432 7623                         jnz     DECODE_COM             
  // decode ALL COMMAND   
    274    006434              _tst_left       
    275    006434 6D92                         cmp.b   #C_PB_LEFT, R13
    276    006436 9E23                         jne     _false__
    277    006438 F2B02000EA1C                 bit.b   #PB_LEFT
    278    00643E F2C02000EA1C                 bic.b   #PB_LEFT
    279    006444 6D23                         jnz     DECODE_COM             
  // decode ALL COMMAND
    280    006446 3041                         ret
    281    006448              Action_pb_short         
    282    006448 1C53                         inc     R12
    283    00644A D2B3EA1C                     bit.b   #PB_SHORT
    284    00644E D2C3EA1C                     bic.b   #PB_SHORT
    285    006452 7C23                         jnz     DECODE_MENU
    286    006454 3041                         ret
    287    006456              Action_pb_long          
    288    006456 1C53                         inc     R12
    289    006458 E2B3EA1C                     bit.b   #PB_LONG
    290    00645C E2C3EA1C                     bic.b   #PB_LONG
    291    006460 7523                         jnz     DECODE_MENU
    292    006462 3041                         ret
    293    006464              //===================================          
                                
    294    006464              COMMAND_MODE                                   
                                //=C=
    295    006464 FC9041000100                 cmp.b   #'A', 1(R12)
    296    00646A 0520                         jne     nxt_COM
    297    00646C              #ifdef  COLOR_LCD
    300    00646C               #ifdef _16BIT_LCD_     
    302    00646C               #else
    304    00646C               #endif
    305    00646C              #endif
    306    00646C 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",306 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    307    00646E B0127E5C                     call    #ClrLcdScript
    308    006472 3C41                         pop     R12
    309    006474 9F3F                         jmp     _exept_TRUE
    310    006476                      nxt_COM:
    311    006476 FC904C000100                 cmp.b   #'L', 1(R12)
    312    00647C 3720                         jne     _Ex___
    313    00647E 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",313 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    314    006480                      //      call    #ClrLineEnd
    315    006480 3C41                         pop     R12
    316    006482 983F                         jmp     _exept_TRUE
    317    006484              //===================================          
                                
    318    006484              GRAPHICS_MODE                                  
                                //=G=
    319    006484 FC9031000100                 cmp.b   #'1', 1(R12)           
  // BMP mode
    320    00648A 0124                         jeq     _BMP_Mode
    321    00648C              #ifdef  COLOR_LCD
    347    00648C               #ifdef _16BIT_LCD_     
    349    00648C               #endif
    356    00648C               #ifdef _16BIT_LCD_     
    359    00648C               #else
    361    00648C               #endif
    365    00648C               #ifdef _16BIT_LCD_     
    368    00648C               #else
    370    00648C               #endif
    372    00648C              #else
    373    00648C 3041                         ret
    374    00648E              #endif
    375    00648E              //==============                
    376    00648E 0C12         _BMP_Mode       push    R12
                               _BMP_Mode       push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",376 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    377    006490 B012345C                     call    #LogoToLCD             
  // 16mS         
    378    006494 3C41                         pop     R12
    379    006496 8D3F                         jmp     _inc_TRUE
    380    006498              //===================================          
                                
    381    006498              TEXT_MODE                                      
                                //=T=
    382    006498 B2C00007EA1C                 bic     #TextSize_mask,
  &StatusLCD
    383    00649E 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",383 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    384    0064A0 5C4C0100                     mov.b   1(R12), R12
    385    0064A4 7CF00F00                     and.b   #0x0F, R12
    386    0064A8 4C93                         tst.b   R12
    387    0064AA 0524                         jz      TMX
    388    0064AC 5C83                         dec.b   R12
    389    0064AE 7CF00700                     and.b   #0x07, R12
    390    0064B2 C2DCEB1C                     bis.b   R12, &StatusLCD+1
    391    0064B6 3C41                 TMX:    pop     R12
    392    0064B8                              
    393    0064B8 FC9079000200                 cmp.b   #'y', 2(R12)
    394    0064BE 1620                         jne     _Ex___
    395    0064C0 2C53                         add     #2, R12
    396    0064C2 B0124467                     call    #ConvDEC_BIN           
  // 3 Digit
    397    0064C6 C24DEE1C                     mov.b   R13, &PageAddress      
                                                             ; Page Address
    398    0064CA FC9078000000                 cmp.b   #'x', 0(R12)
    399    0064D0 0D20                         jne     _Ex___
    400    0064D2 B0124467                     call    #ConvDEC_BIN           
  // 3 Digit
    401    0064D6 C24DEC1C                     mov.b   R13, &ColumnAddress
    402    0064DA              //======================               
                                
    403    0064DA FC903A000000 NEXT_           cmp.b   #':', 0(R12)
    404    0064E0 6923                         jne     _exept_TRUE
    405    0064E2 1C53                         inc     R12
    406    0064E4 B012FE5B     STRING_LCD      call    #StringToLCD           
  ; string to LCD
    407    0064E8 1C83                         dec     R12             // !!!!!
                                                                        decd
                                                                        
    408    0064EA 643F                         jmp     _exept_TRUE
    409    0064EC              #endif          
    410    0064EC              //==============================================
                               ================================
    411    0064EC              #ifndef __NO_RF__
    508    0064EC              #else           
    509    0064EC 3041         _Ex___          ret
    510    0064EE              #endif          
    511    0064EE              //==============================================
                               ================================
    512    0064EE              #ifdef  __LCD_PRESENT__
    513    0064EE              PRINT_REG                                      
                                // =P=
    514    0064EE B0121E67                     call    #Ld_MB_com             
  // ptr R12 => R4-BlockID, R14-OffSet, R15-Nbyte
    515    0064F2 B2C0400C901C                 bic     #Sign_B|scr_div10_B|scr_
 div100_B, &Status01      // clr sign!!!
    516    0064F8 FC9064000000 _nxt_prn        cmp.b   #'d', 0(R12)           
  
    517    0064FE 3924                         jeq     scr_DEC                
  // --DEC--
    518    006500 FC9068000000                 cmp.b   #'h', 0(R12)
    519    006506 6424                         jeq     scr_HEX                
  // --HEX--
    520    006508 FC902F000000                 cmp.b   #'/', 0(R12)
    521    00650E EE23                         jne     _Ex___                 
  // --DIV--
    522    006510              //======================               
                                
    523    006510              scr_DIV
    524    006510 B0124467                     call    #ConvDEC_BIN           
  
    525    006514 7D900A00                     cmp.b   #10, R13                
  // value  10
    526    006518 0420                         jne     _tst100
    527    00651A B2D00004901C                 bis     #scr_div10_B, &Status01
  // scr_div10_B
    528    006520 EB3F                         jmp     _nxt_prn
    529    006522              _tst100
    530    006522 7D906400                     cmp.b   #100, R13               
   // value  100
    531    006526 E823                         jne     _nxt_prn
    532    006528 B2D00008901C                 bis     #scr_div100_B, &Status01
  // scr_div100_B
    533    00652E E43F                         jmp     _nxt_prn
    534    006530                              
    535    006530              DEC_DIV         // divide 10 or 100?           
                                
    536    006530 B2B0000C901C                 bit     #scr_div10_B|scr_div100_
 B, &Status01    
    537    006536 1C24                         jz      _ex_scr_div     // no
                                                                        divide
    538    006538 B2B00004901C                 bit     #scr_div10_B, &Status01
    539    00653E 0C20                         jnz     _div_10_
    540    006540 0E11         _div_100_       rra     R14
    541    006542 0D10                         rrc     R13
    542    006544 0C10                         rrc     R12
    543    006546 0E11                         rra     R14
    544    006548 0D10                         rrc     R13
    545    00654A 0C10                         rrc     R12
    546    00654C 0E11                         rra     R14
    547    00654E 0D10                         rrc     R13
    548    006550 0C10                         rrc     R12
    549    006552 0E11                         rra     R14
    550    006554 0D10                         rrc     R13
    551    006556 0C10                         rrc     R12
    552    006558 0E11         _div_10_        rra     R14
    553    00655A 0D10                         rrc     R13
    554    00655C 0C10                         rrc     R12
    555    00655E 0E11                         rra     R14
    556    006560 0D10                         rrc     R13
    557    006562 0C10                         rrc     R12
    558    006564 0E11                         rra     R14
    559    006566 0D10                         rrc     R13
    560    006568 0C10                         rrc     R12
    561    00656A 0E11                         rra     R14
    562    00656C 0D10                         rrc     R13
    563    00656E 0C10                         rrc     R12
    564    006570              _ex_scr_div
    565    006570 3041                         ret
    566    006572              //======================               
                                
    567    006572              scr_DEC         
    568    006572 B0124467                     call    #ConvDEC_BIN           
  // d Pointer
    569    006576 454D                         mov.b   R13, R5                
                                                             // pointer DEC -->
                                                             low R5
    570    006578 FC906B000000                 cmp.b   #'k', 0(R12)
    571    00657E B623                         jne     _Ex___
    572    006580 B0124467                     call    #ConvDEC_BIN           
  // k Digit
    573    006584 8D10                         swpb    R13
    574    006586 05DD                         bis     R13, R5                
                                                             // N digits -->
                                                             high R5
    575    006588              Reg_To_LCD_DEC:         
    576    006588 B012E266                     call    #TstAddrAccess         
  // R11 - tupe memory -> R15=SizeBlocl, R7=StartAddrBlock, R8=Address,
  R9=Nbyte
    577    00658C AF23                         jnz     _Ex___                 
  // Error!!!
    578    00658E                #ifdef EXT_SPI_RAM                           
                                // External SPI RAM
    582    00658E                #endif
    583    00658E 0C12         L_xx            push    R12
                               L_xx            push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",583 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    584    006590 0C48                         mov     R8, R12 
    585    006592 1993                         cmp     #1, R9
    586    006594 1024                         jeq     L_1b
    587    006596 2993                         cmp     #2, R9
    588    006598 0724                         jeq     L_2b
    589    00659A B0125068     L_4b            call    #Hex2bcd32             
  // bin-@12 --> bcd-R14, R13, R12
    590    00659E B0123065                     call    #DEC_DIV               
  // divide 10 or 100?    
    591    0065A2 B012B067     L_4c            call    #ConvHEXtoLCD10        
  // R14,R13,R12 - BCD, R5 - N.Point
    592    0065A6 0D3C                         jmp     L_ex
    593    0065A8 B0123E68     L_2b            call    #Hex2bcd16             
  // bin-@12 --> bcd-R13, R12
    594    0065AC B0123065                     call    #DEC_DIV               
  // divide 10 or 100?    
    595    0065B0 B012B067     L_2c            call    #ConvHEXtoLCD10        
  // R14,R13,R12 - BCD, R5 - N.Point
    596    0065B4 063C                         jmp     L_ex
    597    0065B6 B0122A68     L_1b            call    #Hex2bcd8              
  // bin-@12 --> bcd-R12
    598    0065BA B0123065                     call    #DEC_DIV               
  // divide 10 or 100?    
    599    0065BE B012B067     L_1c            call    #ConvHEXtoLCD10        
  // R14,R13,R12 - BCD, R5 - N.Point
    600    0065C2 3C41         L_ex            pop     R12
    601    0065C4              NEXT_2
    602    0065C4 FC903A000000                 cmp.b   #':', 0(R12)
    603    0065CA F422                         jne     _exept_TRUE
    604    0065CC 1C53                         inc     R12
    605    0065CE                              
    606    0065CE                              //  cmp.b       #' ', 0(R12)   
                                // если 2 пробела - то смена фона на дефолт!!!
                                NEW!!!
    607    0065CE                              //  jne     STRING_LCD
    608    0065CE                              //  cmp.b       #' ', 1(R12)
    609    0065CE                              //  jne     STRING_LCD
    610    0065CE              #ifdef  COLOR_LCD
    612    0065CE              #endif            
    613    0065CE 8A3F                         jmp     STRING_LCD
    614    0065D0              //======================               
                                
    615    0065D0              scr_HEX:        
    616    0065D0 1C53                         inc     R12
    617    0065D2              Reg_To_LCD_HEX          
    618    0065D2 79403000                     mov.b   #'0', R9
    619    0065D6 B012E25C                     call    #SUMB_TO_LCD
    620    0065DA 79407800                     mov.b   #'x', R9
    621    0065DE B012E25C                     call    #SUMB_TO_LCD
    622    0065E2 B012E266                     call    #TstAddrAccess         
  // -> R11 - tupe memory, R15=SizeBlocl, R7=StartAddrBlock, R8=Address,
  R9=Nbyte
    623    0065E6 8223                         jnz     _Ex___                 
  // Error!!!
    624    0065E8 6B93                         cmp.b   #EXT_RAM, R11          
                                                                  // ram
                                                                  write?
    625    0065EA 0120                         jne     L_xxh
    626    0065EC                #ifdef EXT_SPI_RAM                           
                                // External SPI RAM
    628    0065EC                #else         
    629    0065EC 3041                         ret                            
  // Error!!!
    630    0065EE                #endif
    631    0065EE 0C12         L_xxh           push    R12
                               L_xxh           push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",631 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    632    0065F0 1993                         cmp     #1, R9
    633    0065F2 0B24                         jeq     L_1bh
    634    0065F4 2993                         cmp     #2, R9
    635    0065F6 0524                         jeq     L_2bh
    636    0065F8 3C48         L_4bh           mov     @R8+, R12
    637    0065FA 2D48                         mov     @R8, R13
    638    0065FC 35400008                     mov     #0x0800, R5
    639    006600 D03F                         jmp     L_4c
    640    006602 2C48         L_2bh           mov     @R8, R12
    641    006604 35400004                     mov     #0x0400, R5
    642    006608 D33F                         jmp     L_2c
    643    00660A 6C48         L_1bh           mov.b   @R8, R12
    644    00660C 35400002                     mov     #0x0200, R5
    645    006610 D63F                         jmp     L_1c
    646    006612              //======================               
                                
    647    006612                #ifdef EXT_SPI_RAM                           
                                // External SPI RAM
    655    006612                #endif
    656    006612              #endif
    657    006612              //==============================================
                               ================================
    658    006612              _TEST_IF
    659    006612 75902600             _and:   cmp.b   #'&', R5
    660    006616 0320                         jne     _eq
    661    006618 0CFD                         and     R13, R12               
                                                             // - & -
    662    00661A 1224                         jz      _false_if
    663    00661C 143C                         jmp     _true_if
    664    00661E                              
    665    00661E 75903D00             _eq:    cmp.b   #'=', R5
    666    006622 0320                         jne     _lo
    667    006624 0C9D                         cmp     R13, R12               
                                                             // - = -
    668    006626 0C20                         jne     _false_if
    669    006628 0E3C                         jmp     _true_if
    670    00662A                              
    671    00662A 75903C00             _lo:    cmp.b   #'<', R5
    672    00662E 0320                         jne     _hi
    673    006630 0C9D                         cmp     R13, R12               
                                                             // - < -
    674    006632 062C                         jhs     _false_if
    675    006634 083C                         jmp     _true_if
    676    006636                              
    677    006636 75903E00             _hi:    cmp.b   #'>', R5
    678    00663A 4520                         jne     ex_k
    679    00663C 0C9D                         cmp     R13, R12               
                                                             // - > -
    680    00663E 032C                         jhs     _true_if
    681    006640              _false_if
    682    006640 D2D3F21C                     bis.b   #FALSE_B, &IF_STACK     
         // false
    683    006644 403C                         jmp     ex_k
    684    006646              _true_if
    685    006646 D2C3F21C                     bic.b   #FALSE_B, &IF_STACK     
         // true
    686    00664A 3D3C                         jmp     ex_k
    687    00664C              //===============
    688    00664C              MEMORY_WR_                                     
                                //=W=
    689    00664C B0121E67                     call    #Ld_MB_com             
  // ptr R12 => R4-BlockID, R14-OffSet, R15-Nbyte
    690    006650 654C                         mov.b   @R12, R5               
                                                              // c,s,x,w,a,
                                                              &,<,>,=, -->
                                                              R5
    691    006652 FC9052000100                 cmp.b   #'R', 1(R12)
    692    006658 0320                         jne     _value
    693    00665A                      _reg:
    694    00665A 1D42221D                     mov     &app_RegOperand,
                                                                         R13
    695    00665E 023C                         jmp     _end_operand
    696    006660                      _value: 
    697    006660 B0124467                     call    #ConvDEC_BIN           
  // 5 Digit , R13 - bin operand
    698    006664                _end_operand:         
    699    006664 B012E266                     call    #TstAddrAccess         
  // R11 - tupe memory -> R15=SizeBlocl, R7=StartAddrBlock, R8=Address,
  R9=Nbyte
    700    006668 4123                         jnz     _Ex___                 
  // Error!!!
    701    00666A 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",701 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    702    00666C              #ifdef EXT_SPI_RAM                             
                                // External SPI RAM
    708    00666C              #endif
    709    00666C 1993         _no_sram        cmp     #1, R9                 
  // R9 - cnt
    710    00666E 0320                         jne     _word
    711    006670 6C48                 _byte:  mov.b   @R8, R12               
                                                             // for byte
                                                             access
    712    006672 4D4D                         mov.b   R13, R13               
                                                             // for byte
                                                             access
    713    006674 023C                         jmp     _bic
    714    006676 2943                 _word:  mov     #2, R9                 
  // R9 - cnt
    715    006678 2C48                         mov     @R8, R12               
                                                             // for word
                                                             access
    716    00667A                              //--------------
    717    00667A 75906300             _bic:   cmp.b   #'c', R5
    718    00667E 0220                         jne     _bis
    719    006680 0CCD                         bic     R13, R12               
                                                             // - bic
                                                             -
    720    006682 173C                         jmp     _ok_xx
    721    006684 75907300             _bis:   cmp.b   #'s', R5
    722    006688 0220                         jne     _xor
    723    00668A 0CDD                         bis     R13, R12               
                                                             // - bis
                                                             -
    724    00668C 123C                         jmp     _ok_xx
    725    00668E 75907800             _xor:   cmp.b   #'x', R5
    726    006692 0220                         jne     _wr
    727    006694 0CED                         xor     R13, R12               
                                                             // - xor
                                                             -
    728    006696 0D3C                         jmp     _ok_xx
    729    006698 75907700             _wr:    cmp.b   #'w', R5
    730    00669C 0220                         jne     _add
    731    00669E 0C4D                         mov     R13, R12               
                                                             // - wr -
    732    0066A0 083C                         jmp     _ok_xx
    733    0066A2 75906100             _add:   cmp.b   #'a', R5
    734    0066A6 B523                         jne     _TEST_IF               
  // test if conditions
    735    0066A8 1993                         cmp     #1, R9                 
  // R9 - cnt
    736    0066AA 0220                         jne     _addw
    737    0066AC 4C5D                         add.b   R13, R12               
                                                             // - add -
                                                             byte
    738    0066AE 013C                         jmp     _ok_xx
    739    0066B0 0C5D                 _addw:  add     R13, R12               
                                                             // - add -
                                                             word
    740    0066B2                      _ok_xx:
    741    0066B2                      
    742    0066B2 B012C245                     call    #SetChangeMEMORY       
  // set ChangeMemory_B   
    743    0066B6 824CBA1C                     mov     R12, &TemporaryWord
    744    0066BA 3740BA1C                     mov     #TemporaryWord,
                                                                        R7
    745    0066BE 0B93                         tst     R11
    746    0066C0 0524                         jeq     _fl_w
    747    0066C2 5B93                         cmp.b   #MEM_RAM, R11          
                                                                  // ram
                                                                  write?
    748    0066C4 0624                         jeq     _ram_w
    749    0066C6              #ifdef EXT_SPI_RAM                             
                                // External SPI RAM
    753    0066C6              #endif
    754    0066C6 3C41                 ex_k:   pop     R12
    755    0066C8 22D3         _ex_TRUE        setz
    756    0066CA 3041                         ret
    757    0066CC                              
    758    0066CC B012D245             _fl_w:  call    #FR_WRITE       // write
                                                                        @R7 ->
                                                                        @R8
                                                                        N=R9
    759    0066D0 FA3F                         jmp     ex_k
    760    0066D2                              
    761    0066D2 5993                 _ram_w: cmp.b   #1, R9                 
  // byte write?
    762    0066D4 0320                         jne     _w_w
    763    0066D6 C84C0000                     mov.b   R12, 0(R8)             
                                                             // byte write
    764    0066DA F53F                         jmp     ex_k
    765    0066DC 884C0000             _w_w:   mov     R12, 0(R8)             
                                                             // word write
    766    0066E0 F23F                         jmp     ex_k
    767    0066E2              //======================
    768    0066E2              TstAddrAccess                                  
                                // R11 - tupe memory -> R15=SizeBlocl,
                                R7=StartAddrBlock, R8=Address, R9=Nbyte
    769    0066E2 0744                         mov     R4, R7
    770    0066E4 084E                         mov     R14, R8
    771    0066E6 094F                         mov     R15, R9
    772    0066E8 B012B04B                     call    #BlockToRealAddr       
  // R7=BlockID, R8=OffSet, R9=Nbyte,
    773    0066EC FF22                         jnz     _Ex___                 
  ; error if not real block
    774    0066EE B012C64B                     call    #TstAddrBlock         
  // -> R15=SizeBlocl, R7=StartAddrBlock, R8=Address
    775    0066F2 FC22                         jnz     _Ex___                 
  ; error if address overflow
    776    0066F4 8B10                         swpb    R11
    777    0066F6 7BF00F00                     and.b   #MaskLocation, R11     
  ; test Location memory
    778    0066FA 3040964B                     br      #TestAccessWrAddr      
  ; test access address to write, Ok = Z
    779    0066FE              //==============================================
                               ================================
    780    0066FE              FndNextCOMMAND          // Z=NEXT! (R9, R10,
                                R11, R12, R13)
    781    0066FE 3B40007E                     mov     #Block_TextTask+SizeBloc
                                                                       k_TextTa
                                                                       sk,
                                                                        R11
    782    006702 7A400300                     mov.b   #END_TEXT, R10
    783    006706 79400A00                     mov.b   #LF, R9
    784    00670A              FndNextCOM      
    785    00670A 7D4C                         mov.b   @R12+, R13
    786    00670C 0C9B                         cmp     R11, R12
    787    00670E 052C                         jhs     __end__
    788    006710 4D9A                         cmp.b   R10, R13
    789    006712 0324                         jeq     __end__
    790    006714 4D99                         cmp.b   R9, R13
    791    006716 F923                         jne     FndNextCOM
    792    006718 3041                         ret
    793    00671A                              
    794    00671A 22C3         __end__         clrz
    795    00671C 3041                         ret
    796    00671E              //******************************
    797    00671E              Ld_MB_com               // ptr R12 => R4-BlockID
                               , R14-OffSet, R15-Nbyte
    798    00671E B0124467                     call    #ConvDEC_BIN           
  // 3 Digit
    799    006722 044D                         mov     R13, R4                
                                                             // BlockID --> low
                                                             R4
    800    006724 FC9073000000                 cmp.b   #'s', 0(R12)
    801    00672A F723                         jne     __end__
    802    00672C B0124467                     call    #ConvDEC_BIN           
  // 5 Digit
    803    006730 0E4D                         mov     R13, R14                
                                                             // OffSet  -->
                                                             R14
    804    006732 FC906E000000                 cmp.b   #'n', 0(R12)
    805    006738 F023                         jne     __end__
    806    00673A B0124467                     call    #ConvDEC_BIN           
  // 1 Digit
    807    00673E 0F4D                         mov     R13, R15               
                                                             // Nbyte -->
                                                             R15
    808    006740 22D3                         setz
    809    006742 3041                         ret
    810    006744              //======================               
                                
    811    006744              ConvDEC_BIN     // => R13
    812    006744 1C53                         inc     R12
    813    006746              ConvDecBin16            
    814    006746 0E12                         push    R14
                                               push    R14
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",814 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    815    006748 0E43                         clr     R14
    816    00674A 0D43                         clr     R13
    817    00674C              _tst_n_ch               
    818    00674C FC9030000000                 cmp.b   #'0', 0(R12)
    819    006752 0728                         jlo     _tst_n_
    820    006754 FC903A000000                 cmp.b   #':', 0(R12)           
  
    821    00675A 032C                         jhs     _tst_n_
    822    00675C 1E53                         inc     R14
    823    00675E 1C53                         inc     R12
    824    006760 F53F                         jmp     _tst_n_ch
    825    006762              _tst_n_         
    826    006762 0E93                         tst     R14
    827    006764 1A24                         jz      _er_no_ch
    828    006766 0C12                         push    R12
                                               push    R12
                               --------------------^
                               "D:\USER\430\U_ELECTRO\SCRIPT_FR.s43",828 
                     Warning[408]: Only 16bit will be pushed to the stack. Use
                     size specifier to avoi
                               d warning.
    829    006768 1C83                         dec     R12
    830    00676A                              
    831    00676A 1A43                         mov     #1, R10                
  // *1
    832    00676C B0129E67                     call    #cnv_tetr
    833    006770 1324                         jz      _end_cnv
    834    006772 3A400A00                     mov     #10, R10               
  // *10
    835    006776 B0129E67                     call    #cnv_tetr
    836    00677A 0E24                         jz      _end_cnv
    837    00677C 3A406400                     mov     #100, R10              
  // *100
    838    006780 B0129E67                     call    #cnv_tetr
    839    006784 0924                         jz      _end_cnv
    840    006786 3A40E803                     mov     #1000, R10             
  // *1000
    841    00678A B0129E67                     call    #cnv_tetr
    842    00678E 0424                         jz      _end_cnv
    843    006790 3A401027                     mov     #10000, R10            
  // *10000
    844    006794 B0129E67                     call    #cnv_tetr
    845    006798              _end_cnv
    846    006798 3C41                         pop     R12
    847    00679A              _er_no_ch
    848    00679A 3E41                         pop     R14
    849    00679C 3041                         ret
    850    00679E              //======================               
                                
    851    00679E              cnv_tetr                
    852    00679E 6B4C                         mov.b   @R12, R11
    853    0067A0 7BF00F00                     and.b   #0x0F, R11
    854    0067A4 1C83                         dec     R12
    855    0067A6 B0127C46                     call    #MUL16S_               
  //R11*R10=R8.R9 signed mul - 150 cycles
    856    0067AA 0D59                         add     R9, R13
    857    0067AC 1E83                         dec     R14
    858    0067AE 3041                         ret
    859    0067B0              //==============================================
                               ================================
    860    0067B0              #ifdef  __LCD_PRESENT__          
    861    000005              lenght_Sign = 5
    862    0067B0              ConvHEXtoLCD10:                                
                                // R14,R13,R12 - BCD, R5 - N.Point
    863    0067B0 4845                         mov.b   R5, R8                 
                                                            // point XXXXX.xxx
    864    0067B2 B2B04000901C                 bit     #Sign_B, &Status01
    865    0067B8 0424                         jz      x10tet_conv
    866    0067BA                     //         sub.b   #lenght_Sign,
                                &ColumnAddress
    867    0067BA 79402D00                     mov.b   #'-', R9               
  // Sign
    868    0067BE B012E25C                     call    #SUMB_TO_LCD
    869    0067C2              x10tet_conv:    
    870    0067C2 3A400A00                     mov     #10, R10
    871    0067C6              x_conv:
    872    0067C6 0748                         mov     R8, R7
    873    0067C8 1753                         inc     R7
    874    0067CA              
    875    0067CA 8510                         swpb    R5                     
  // N digit to LCD
    876    0067CC 4593                         tst.b   R5
    877    0067CE 0C24                         jz      xtet_conv
    878    0067D0              
    879    0067D0 4B4A                         mov.b   R10, R11
    880    0067D2 4B85                         sub.b   R5, R11
    881    0067D4 0924                         jz      xtet_conv
    882    0067D6 0828                         jlo     xtet_conv
    883    0067D8 4A8B                         sub.b   R11, R10
    884    0067DA 4B5B                         rla.b   R11
    885    0067DC 4B5B                         rla.b   R11             //
                                                                        *4
    886    0067DE                 loop_x_c:    
    887    0067DE 0C5C                         rla     R12
    888    0067E0 0D6D                         rlc     R13
    889    0067E2 4E6E                         rlc.b   R14
    890    0067E4 1B83                         dec     R11
    891    0067E6 FB23                         jnz     loop_x_c
    892    0067E8              
    893    0067E8              xtet_conv:
    894    0067E8 089A                         cmp     R10, R8
    895    0067EA 0420                         jne     npnp
    896    0067EC 79402E00                     mov.b   #'.', R9
    897    0067F0 B012E25C                     call    #SUMB_TO_LCD
    898    0067F4                      npnp:
    899    0067F4 39400010                     mov     #BITC, R9
    900    0067F8                      loopRla:        
    901    0067F8 0C5C                         rla     R12
    902    0067FA 0D6D                         rlc     R13
    903    0067FC 4E6E                         rlc.b   R14
    904    0067FE 0969                         rlc     R9
    905    006800 FB2B                         jnc     loopRla
    906    006802 0420                         jnz     convChar        //
                                                                        0?
    907    006804 4593                         tst.b   R5              // cut
                                                                        zero?
                                                                        high R5
                                                                        =
                                                                        0
    908    006806 0220                         jnz     convChar        //
                                                                        no
    909    006808 079A                         cmp     R10, R7         // end
                                                             zero cut?
    910    00680A 0B28                         jlo     nxtSmb
    911    00680C                     convChar:
    912    00680C 35D0FF00                     bis     #0x00FF, R5     // cut
                                                                        zero
                                                                        off
    913    006810 79503000                     add.b   #'0', R9        //
                                                                        convert
                                                                        BIN to
                                                                        CHAR
    914    006814 79903A00                     cmp.b   #':', R9
    915    006818 0228                         jlo     wrSmb
    916    00681A 79500700                     add.b   #'A'-':', R9
    917    00681E                      wrSmb:  
    918    00681E B012E25C                     call    #SUMB_TO_LCD
    919    006822                      nxtSmb:
    920    006822 1A83                         dec     R10
    921    006824 E123                         jnz     xtet_conv
    922    006826 8510                         swpb    R5              //
                                                                        restore
                                                                        R5
    923    006828 3041                         ret
    924    00682A                              
    925    00682A              //==============================================
                               ================================
    926    00682A              //==============================================
                               ================================
    927    00682A              Hex2bcd8:               // bin-@12 -->
                                bcd-R12
    928    00682A 3942                         mov     #8, R9
    929    00682C 7B4C                         mov.b   @R12+, R11
    930    00682E 8B10                         swpb    R11
    931    006830 3BB00080                     bit     #BITF, R11
    932    006834 1B24                         jz      ToBcd
    933    006836 3BE3                         inv     R11
    934    006838 3B500001                     add     #0x100, R11
    935    00683C 143C                         jmp     ToBcdSign
    936    00683E              Hex2bcd16:              // bin-@12 --> bcd-R13,
                                R12
    937    00683E 39401000                     mov     #16, R9
    938    006842 3B4C                         mov     @R12+, R11
    939    006844 3BB00080                     bit     #BITF, R11
    940    006848 1124                         jz      ToBcd
    941    00684A 3BE3                         inv     R11
    942    00684C 1B53                         inc     R11
    943    00684E 0B3C                         jmp     ToBcdSign
    944    006850              Hex2bcd32:              // bin-@12 --> bcd-R14,
                                R13, R12
    945    006850 39402000                     mov     #32, R9
    946    006854 3A4C                         mov     @R12+, R10
    947    006856 3B4C                         mov     @R12+, R11
    948    006858 3BB00080                     bit     #BITF, R11
    949    00685C 0724                         jz      ToBcd
    950    00685E 3AE3                         inv     R10
    951    006860 3BE3                         inv     R11
    952    006862 1A53                         inc     R10
    953    006864 0B63                         adc     R11
    954    006866                      ToBcdSign:      
    955    006866 B2D04000901C                 bis     #Sign_B, &Status01    
  // set sign!!!
    956    00686C                      ToBcd:  
    957    00686C 0C43                         clr     R12
    958    00686E 0D43                         clr     R13
    959    006870 0E43                         clr     R14
    960    006872                L$1:
    961    006872 0A5A                         rla     R10
    962    006874 0B6B                         rlc     R11
    963    006876 0CAC                         dadd    R12, R12
    964    006878 0DAD                         dadd    R13, R13
    965    00687A 0EAE                         dadd    R14, R14
    966    00687C 1983                         dec     R9
    967    00687E F923                         jnz     L$1
    968    006880 3041                         ret
    969    006882              //==============================================
                               ================================
    970    006882              #endif
    941    006882              //--------------
    942    006882              #ifdef  __LCD_PRESENT__
    943    006882              AdrTab8x8
    944    006882              #include "8X8X.inc"     // chargen 8x8
                                
      1    006882 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h
      2    00688A 1088C8902226*db 010h, 088h, 0c8h, 090h, 022h, 026h, 012h,
                                    008h
      3    006892 FE9282F81020*db 0feh, 092h, 082h, 0f8h, 010h, 020h, 010h,
                                    0f8h
      4    00689A 202028080810*db 020h, 020h, 028h, 008h, 008h, 010h, 020h,
                                    020h
      5    0068A2 20283C080810*db 020h, 028h, 03ch, 008h, 008h, 010h, 020h,
                                    020h
      6    0068AA 0609090600AA*db 006h, 009h, 009h, 006h, 000h, 0aah, 000h,
                                    000h
      7    0068B2 FF818100AA00*db 0ffh, 081h, 081h, 000h, 0aah, 000h, 000h,
                                    000h
      8    0068BA 8181FFAA0000*db 081h, 081h, 0ffh, 0aah, 000h, 000h, 000h,
                                    000h
      9    0068C2 1C1C1C08081C*db 01ch, 01ch, 01ch, 008h, 008h, 01ch, 01ch,
                                    01ch
     10    0068CA 1C1C1C00AA00*db 01ch, 01ch, 01ch, 000h, 0aah, 000h, 000h,
                                    000h
     11    0068D2 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h
     12    0068DA 007C7E13137E*db 000h, 07ch, 07eh, 013h, 013h, 07eh, 07ch,
                                    000h
     13    0068E2 001F3F60603F*db 000h, 01fh, 03fh, 060h, 060h, 03fh, 01fh,
                                    000h
     14    0068EA 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h
     15    0068F2 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h
     16    0068FA 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h
     17    006902 7F3E1C0800AA*db 07fh, 03eh, 01ch, 008h, 000h, 0aah, 000h,
                                    000h
     18    00690A 081C3E7F00AA*db 008h, 01ch, 03eh, 07fh, 000h, 0aah, 000h,
                                    000h
     19    006912 023F1248FC40*db 002h, 03fh, 012h, 048h, 0fch, 040h, 000h,
                                    0aah
     20    00691A 4090A5A9A590*db 040h, 090h, 0a5h, 0a9h, 0a5h, 090h, 040h,
                                    000h
     21    006922 63775D494163*db 063h, 077h, 05dh, 049h, 041h, 063h, 000h,
                                    0aah
     22    00692A 9ABFA5FD5900*db 09ah, 0bfh, 0a5h, 0fdh, 059h, 000h, 0aah,
                                    000h
     23    006932 000018242418*db 000h, 000h, 018h, 024h, 024h, 018h, 000h,
                                    000h
     24    00693A 94B6FFB69400*db 094h, 0b6h, 0ffh, 0b6h, 094h, 000h, 0aah,
                                    000h
     25    006942 04067F060400*db 004h, 006h, 07fh, 006h, 004h, 000h, 0aah,
                                    000h
     26    00694A 10307F301000*db 010h, 030h, 07fh, 030h, 010h, 000h, 0aah,
                                    000h
     27    006952 08082A3E1C08*db 008h, 008h, 02ah, 03eh, 01ch, 008h, 000h,
                                    0aah
     28    00695A 081C3E2A0808*db 008h, 01ch, 03eh, 02ah, 008h, 008h, 000h,
                                    0aah
     29    006962 BE848884BE00*db 0beh, 084h, 088h, 084h, 0beh, 000h, 0aah,
                                    000h
     30    00696A 081C3E083E1C*db 008h, 01ch, 03eh, 008h, 03eh, 01ch, 008h,
                                    000h
     31    006972 406070604000*db 040h, 060h, 070h, 060h, 040h, 000h, 0aah,
                                    000h
     32    00697A 02060E060200*db 002h, 006h, 00eh, 006h, 002h, 000h, 0aah,
                                    000h
     33    006982 00000000AA00*db 000h, 000h, 000h, 000h, 0aah, 000h, 000h,
                                    000h       // 20h
     34    00698A 065F5F0600AA*db 006h, 05fh, 05fh, 006h, 000h, 0aah, 000h,
                                    000h
     35    006992 070700070700*db 007h, 007h, 000h, 007h, 007h, 000h, 0aah,
                                    000h
     36    00699A 147F147F1400*db 014h, 07fh, 014h, 07fh, 014h, 000h, 0aah,
                                    000h
     37    0069A2 242E6B6B3A12*db 024h, 02eh, 06bh, 06bh, 03ah, 012h, 000h,
                                    0aah
     38    0069AA 466630180C66*db 046h, 066h, 030h, 018h, 00ch, 066h, 062h,
                                    000h
     39    0069B2 307A4F5D377A*db 030h, 07ah, 04fh, 05dh, 037h, 07ah, 048h,
                                    000h
     40    0069BA 070300AA0000*db 007h, 003h, 000h, 0aah, 000h, 000h, 000h,
                                    000h
     41    0069C2 1C3E634100AA*db 01ch, 03eh, 063h, 041h, 000h, 0aah, 000h,
                                    000h
     42    0069CA 41633E1C00AA*db 041h, 063h, 03eh, 01ch, 000h, 0aah, 000h,
                                    000h
     43    0069D2 2A2A1C1C2A2A*db 02ah, 02ah, 01ch, 01ch, 02ah, 02ah, 000h,
                                    0aah
     44    0069DA 08083E3E0808*db 008h, 008h, 03eh, 03eh, 008h, 008h, 000h,
                                    0aah
     45    0069E2 E06000AA0000*db 0e0h, 060h, 000h, 0aah, 000h, 000h, 000h,
                                    000h
     46    0069EA 18181800AA00*db 018h, 018h, 018h, 000h, 0aah, 000h, 000h,
                                    000h   // -
     47    0069F2 606000AA0000*db 060h, 060h, 000h, 0aah, 000h, 000h, 000h,
                                    000h  
     48    0069FA 6030180C0603*db 060h, 030h, 018h, 00ch, 006h, 003h, 000h,
                                    0aah
     49    006A02 3E7F41417F3E*db 03eh, 07fh, 041h, 041h, 07fh, 03eh, 000h,
                                    0aah
     50    006A0A 00427F7F4000*db 000h, 042h, 07fh, 07fh, 040h, 000h, 000h,
                                    0aah
     51    006A12 627359496F66*db 062h, 073h, 059h, 049h, 06fh, 066h, 000h,
                                    0aah
     52    006A1A 226349497F36*db 022h, 063h, 049h, 049h, 07fh, 036h, 000h,
                                    0aah
     53    006A22 1814527F7F50*db 018h, 014h, 052h, 07fh, 07fh, 050h, 000h,
                                    0aah
     54    006A2A 276745457D39*db 027h, 067h, 045h, 045h, 07dh, 039h, 000h,
                                    0aah
     55    006A32 3C7E4B497930*db 03ch, 07eh, 04bh, 049h, 079h, 030h, 000h,
                                    0aah
     56    006A3A 030371790F07*db 003h, 003h, 071h, 079h, 00fh, 007h, 000h,
                                    0aah
     57    006A42 367F49497F36*db 036h, 07fh, 049h, 049h, 07fh, 036h, 000h,
                                    0aah
     58    006A4A 064F49693F1E*db 006h, 04fh, 049h, 069h, 03fh, 01eh, 000h,
                                    0aah
     59    006A52 666600AA0000*db 066h, 066h, 000h, 0aah, 000h, 000h, 000h,
                                    000h
     60    006A5A E66600AA0000*db 0e6h, 066h, 000h, 0aah, 000h, 000h, 000h,
                                    000h
     61    006A62 081C3E00AA00*db 008h, 01ch, 03eh, 000h, 0aah, 000h, 000h,
                                    000h
     62    006A6A 2424242400AA*db 024h, 024h, 024h, 024h, 000h, 0aah, 000h,
                                    000h
     63    006A72 3E1C0800AA00*db 03eh, 01ch, 008h, 000h, 0aah, 000h, 000h,
                                    000h
     64    006A7A 060351590F06*db 006h, 003h, 051h, 059h, 00fh, 006h, 000h,
                                    0aah
     65    006A82 3E7F415D5F1E*db 03eh, 07fh, 041h, 05dh, 05fh, 01eh, 000h,
                                    0aah
     66    006A8A 007C7E13137E*db 000h, 07ch, 07eh, 013h, 013h, 07eh, 07ch,
                                    000h
     67    006A92 417F7F49497F*db 041h, 07fh, 07fh, 049h, 049h, 07fh, 036h,
                                    000h
     68    006A9A 003E7F414163*db 000h, 03eh, 07fh, 041h, 041h, 063h, 022h,
                                    000h
     69    006AA2 417F7F41417F*db 041h, 07fh, 07fh, 041h, 041h, 07fh, 03eh,
                                    000h
     70    006AAA 417F7F495D41*db 041h, 07fh, 07fh, 049h, 05dh, 041h, 063h,
                                    000h
     71    006AB2 417F7F491D01*db 041h, 07fh, 07fh, 049h, 01dh, 001h, 003h,
                                    000h
     72    006ABA 1C3E63415173*db 01ch, 03eh, 063h, 041h, 051h, 073h, 072h,
                                    000h
     73    006AC2 007F7F08087F*db 000h, 07fh, 07fh, 008h, 008h, 07fh, 07fh,
                                    000h
     74    006ACA 00417F7F4100*db 000h, 041h, 07fh, 07fh, 041h, 000h, 000h,
                                    0aah
     75    006AD2 3070417F3F01*db 030h, 070h, 041h, 07fh, 03fh, 001h, 000h,
                                    0aah
     76    006ADA 417F7F081C77*db 041h, 07fh, 07fh, 008h, 01ch, 077h, 063h,
                                    000h
     77    006AE2 417F7F416070*db 041h, 07fh, 07fh, 041h, 060h, 070h, 000h,
                                    0aah
     78    006AEA 7F7F0E1C0E7F*db 07fh, 07fh, 00eh, 01ch, 00eh, 07fh, 07fh,
                                    000h
     79    006AF2 7F7F0C187F7F*db 07fh, 07fh, 00ch, 018h, 07fh, 07fh, 000h,
                                    0aah
     80    006AFA 3E7F41417F3E*db 03eh, 07fh, 041h, 041h, 07fh, 03eh, 000h,
                                    0aah
     81    006B02 417F7F490F06*db 041h, 07fh, 07fh, 049h, 00fh, 006h, 000h,
                                    0aah
     82    006B0A 1E3F21717F5E*db 01eh, 03fh, 021h, 071h, 07fh, 05eh, 000h,
                                    0aah
     83    006B12 417F7F09197F*db 041h, 07fh, 07fh, 009h, 019h, 07fh, 066h,
                                    000h
     84    006B1A 266F4D597332*db 026h, 06fh, 04dh, 059h, 073h, 032h, 000h,
                                    0aah
     85    006B22 03417F7F4103*db 003h, 041h, 07fh, 07fh, 041h, 003h, 000h,
                                    0aah
     86    006B2A 3F7F40407F3F*db 03fh, 07fh, 040h, 040h, 07fh, 03fh, 000h,
                                    0aah
     87    006B32 001F3F60603F*db 000h, 01fh, 03fh, 060h, 060h, 03fh, 01fh,
                                    000h
     88    006B3A 7F7F3018307F*db 07fh, 07fh, 030h, 018h, 030h, 07fh, 07fh,
                                    000h
     89    006B42 43673C183C67*db 043h, 067h, 03ch, 018h, 03ch, 067h, 043h,
                                    000h
     90    006B4A 074F78784F07*db 007h, 04fh, 078h, 078h, 04fh, 007h, 000h,
                                    0aah
     91    006B52 6773594D6773*db 067h, 073h, 059h, 04dh, 067h, 073h, 000h,
                                    0aah
     92    006B5A 7F7F414100AA*db 07fh, 07fh, 041h, 041h, 000h, 0aah, 000h,
                                    000h
     93    006B62 03060C183060*db 003h, 006h, 00ch, 018h, 030h, 060h, 000h,
                                    0aah
     94    006B6A 41417F7F00AA*db 041h, 041h, 07fh, 07fh, 000h, 0aah, 000h,
                                    000h
     95    006B72 0C0603060C00*db 00ch, 006h, 003h, 006h, 00ch, 000h, 0aah,
                                    000h
     96    006B7A 8080808000AA*db 080h, 080h, 080h, 080h, 000h, 0aah, 000h,
                                    000h
     97    006B82 030700AA0000*db 003h, 007h, 000h, 0aah, 000h, 000h, 000h,
                                    000h
     98    006B8A 2074543C7840*db 020h, 074h, 054h, 03ch, 078h, 040h, 000h,
                                    0aah
     99    006B92 417F3F487830*db 041h, 07fh, 03fh, 048h, 078h, 030h, 000h,
                                    0aah
    100    006B9A 387C44446C28*db 038h, 07ch, 044h, 044h, 06ch, 028h, 000h,
                                    0aah
    101    006BA2 3078493F7F40*db 030h, 078h, 049h, 03fh, 07fh, 040h, 000h,
                                    0aah
    102    006BAA 387C54545C18*db 038h, 07ch, 054h, 054h, 05ch, 018h, 000h,
                                    0aah
    103    006BB2 487E7F490302*db 048h, 07eh, 07fh, 049h, 003h, 002h, 000h,
                                    0aah
    104    006BBA 98BCA4F87C04*db 098h, 0bch, 0a4h, 0f8h, 07ch, 004h, 000h,
                                    0aah
    105    006BC2 417F7F047C78*db 041h, 07fh, 07fh, 004h, 07ch, 078h, 000h,
                                    0aah
    106    006BCA 447D7D400000*db 044h, 07dh, 07dh, 040h, 000h, 000h, 0aah,
                                    000h
    107    006BD2 60E08080FA7A*db 060h, 0e0h, 080h, 080h, 0fah, 07ah, 000h,
                                    0aah
    108    006BDA 417F7F386C44*db 041h, 07fh, 07fh, 038h, 06ch, 044h, 000h,
                                    0aah
    109    006BE2 417F7F4000AA*db 041h, 07fh, 07fh, 040h, 000h, 0aah, 000h,
                                    000h
    110    006BEA 7C7C1C381C7C*db 07ch, 07ch, 01ch, 038h, 01ch, 07ch, 078h,
                                    000h
    111    006BF2 7C7C04047C78*db 07ch, 07ch, 004h, 004h, 07ch, 078h, 000h,
                                    0aah
    112    006BFA 387C44447C38*db 038h, 07ch, 044h, 044h, 07ch, 038h, 000h,
                                    0aah
    113    006C02 84FCF8A43C18*db 084h, 0fch, 0f8h, 0a4h, 03ch, 018h, 000h,
                                    0aah
    114    006C0A 183CA4F8FC84*db 018h, 03ch, 0a4h, 0f8h, 0fch, 084h, 000h,
                                    0aah
    115    006C12 447C78441C18*db 044h, 07ch, 078h, 044h, 01ch, 018h, 000h,
                                    0aah
    116    006C1A 485C54547424*db 048h, 05ch, 054h, 054h, 074h, 024h, 000h,
                                    0aah
    117    006C22 043E7F442400*db 004h, 03eh, 07fh, 044h, 024h, 000h, 0aah,
                                    000h
    118    006C2A 3C7C403C7C40*db 03ch, 07ch, 040h, 03ch, 07ch, 040h, 000h,
                                    0aah
    119    006C32 1C3C60603C1C*db 01ch, 03ch, 060h, 060h, 03ch, 01ch, 000h,
                                    0aah
    120    006C3A 3C7C7038707C*db 03ch, 07ch, 070h, 038h, 070h, 07ch, 03ch,
                                    000h
    121    006C42 446C3810386C*db 044h, 06ch, 038h, 010h, 038h, 06ch, 044h,
                                    000h
    122    006C4A 9CBCA0A0FC7C*db 09ch, 0bch, 0a0h, 0a0h, 0fch, 07ch, 000h,
                                    0aah
    123    006C52 4C64745C4C64*db 04ch, 064h, 074h, 05ch, 04ch, 064h, 000h,
                                    0aah
    124    006C5A 083E77414100*db 008h, 03eh, 077h, 041h, 041h, 000h, 0aah,
                                    000h
    125    006C62 777700AA0000*db 077h, 077h, 000h, 0aah, 000h, 000h, 000h,
                                    000h
    126    006C6A 4141773E0800*db 041h, 041h, 077h, 03eh, 008h, 000h, 0aah,
                                    000h
    127    006C72 040602040602*db 004h, 006h, 002h, 004h, 006h, 002h, 000h,
                                    0aah
    128    006C7A 70784C464C78*db 070h, 078h, 04ch, 046h, 04ch, 078h, 070h,
                                    000h
    945    006C82              end_Tab8x8
    946    006C82              AdrTab8x16
    947    006C82              #include "8x16x.inc"    // chargen 8x16
      1    006C82 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h
      2    006C92 F80494040494*db 0f8h, 004h, 094h, 004h, 004h, 094h, 004h,
                                    0f8h, 007h, 008h, 008h, 009h, 009h, 008h,
                                    008h, 007h
      3    006CA2 F8FC6CFCFC6C*db 0f8h, 0fch, 06ch, 0fch, 0fch, 06ch, 0fch,
                                    0f8h, 007h, 00fh, 00fh, 00eh, 00eh, 00fh,
                                    00fh, 007h
      4    006CB2 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h
      5    006CC2 80C0E0F0E0C0*db 080h, 0c0h, 0e0h, 0f0h, 0e0h, 0c0h, 080h,
                                    000h, 000h, 001h, 003h, 007h, 003h, 001h,
                                    000h, 000h
      6    006CD2 0C12120C00AA*db 00ch, 012h, 012h, 00ch, 000h, 0aah, 000h,
                                    000h, 000h, 000h, 000h, 000h, 000h, 0aah,
                                    000h, 000h
      7    006CE2 C0E0F0F8F8F0*db 0c0h, 0e0h, 0f0h, 0f8h, 0f8h, 0f0h, 0e0h,
                                    0c0h, 000h, 001h, 009h, 00fh, 00fh, 009h,
                                    001h, 000h
      8    006CF2 000080C0C080*db 000h, 000h, 080h, 0c0h, 0c0h, 080h, 000h,
                                    000h, 000h, 000h, 001h, 003h, 003h, 001h,
                                    000h, 000h
      9    006D02 FFFF7F3F3F7F*db 0ffh, 0ffh, 07fh, 03fh, 03fh, 07fh, 0ffh,
                                    0ffh, 0ffh, 0ffh, 0feh, 0fch, 0fch, 0feh,
                                    0ffh, 0ffh
     10    006D12 00C060202060*db 000h, 0c0h, 060h, 020h, 020h, 060h, 0c0h,
                                    000h, 000h, 003h, 006h, 004h, 004h, 006h,
                                    003h, 000h
     11    006D22 FF3F9FDFDF9F*db 0ffh, 03fh, 09fh, 0dfh, 0dfh, 09fh, 03fh,
                                    0ffh, 0ffh, 0fch, 0f9h, 0fbh, 0fbh, 0f9h,
                                    0fch, 0ffh
     12    006D32 F0F89CF8F000*db 0f0h, 0f8h, 09ch, 0f8h, 0f0h, 000h, 0aah,
                                    000h, 00fh, 00fh, 000h, 00fh, 00fh, 000h,
                                    0aah, 000h
     13    006D42 FCFC00FCFC00*db 0fch, 0fch, 000h, 0fch, 0fch, 000h, 0aah,
                                    000h, 003h, 007h, 00eh, 007h, 003h, 000h,
                                    0aah, 000h
     14    006D52 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h
     15    006D62 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h
     16    006D72 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 000h
     17    006D82 FCF8F0E04000*db 0fch, 0f8h, 0f0h, 0e0h, 040h, 000h, 0aah,
                                    000h, 007h, 003h, 001h, 000h, 000h, 000h,
                                    0aah, 000h
     18    006D92 40E0F0F8FC00*db 040h, 0e0h, 0f0h, 0f8h, 0fch, 000h, 0aah,
                                    000h, 000h, 000h, 001h, 003h, 007h, 000h,
                                    0aah, 000h
     19    006DA2 1018FCFC1810*db 010h, 018h, 0fch, 0fch, 018h, 010h, 000h,
                                    0aah, 002h, 006h, 00fh, 00fh, 006h, 002h,
                                    000h, 0aah
     20    006DB2 FCFC0000FCFC*db 0fch, 0fch, 000h, 000h, 0fch, 0fch, 000h,
                                    0aah, 00dh, 00dh, 000h, 000h, 00dh, 00dh,
                                    000h, 0aah
     21    006DC2 0C1C34E4C40C*db 00ch, 01ch, 034h, 0e4h, 0c4h, 00ch, 01ch,
                                    000h, 00ch, 00eh, 00bh, 009h, 008h, 00ch,
                                    00eh, 000h
     22    006DD2 C4EE3A1232E6*db 0c4h, 0eeh, 03ah, 012h, 032h, 0e6h, 0c4h,
                                    000h, 008h, 019h, 013h, 012h, 017h, 01dh,
                                    008h, 000h
     23    006DE2 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 0aah,
                                    000h, 00fh, 00fh, 00fh, 00fh, 00fh, 000h,
                                    0aah, 000h
     24    006DF2 1018FCFC1810*db 010h, 018h, 0fch, 0fch, 018h, 010h, 000h,
                                    0aah, 009h, 00bh, 00fh, 00fh, 00bh, 009h,
                                    000h, 0aah
     25    006E02 1018FCFC1810*db 010h, 018h, 0fch, 0fch, 018h, 010h, 000h,
                                    0aah, 000h, 000h, 00fh, 00fh, 000h, 000h,
                                    000h, 0aah
     26    006E12 0000FCFC0000*db 000h, 000h, 0fch, 0fch, 000h, 000h, 000h,
                                    0aah, 002h, 006h, 00fh, 00fh, 006h, 002h,
                                    000h, 0aah
     27    006E22 8080A0E0C080*db 080h, 080h, 0a0h, 0e0h, 0c0h, 080h, 000h,
                                    0aah, 000h, 000h, 002h, 003h, 001h, 000h,
                                    000h, 0aah
     28    006E32 80C0E0A08080*db 080h, 0c0h, 0e0h, 0a0h, 080h, 080h, 000h,
                                    0aah, 000h, 001h, 003h, 002h, 000h, 000h,
                                    000h, 0aah
     29    006E42 C0C000000000*db 0c0h, 0c0h, 000h, 000h, 000h, 000h, 000h,
                                    0aah, 003h, 003h, 002h, 002h, 002h, 002h,
                                    000h, 0aah
     30    006E52 80C0E080E0C0*db 080h, 0c0h, 0e0h, 080h, 0e0h, 0c0h, 080h,
                                    000h, 000h, 001h, 003h, 000h, 003h, 001h,
                                    000h, 000h
     31    006E62 000080C08000*db 000h, 000h, 080h, 0c0h, 080h, 000h, 000h,
                                    000h, 006h, 007h, 007h, 007h, 007h, 007h,
                                    006h, 000h
     32    006E72 3070F0F0F070*db 030h, 070h, 0f0h, 0f0h, 0f0h, 070h, 030h,
                                    000h, 000h, 000h, 000h, 001h, 000h, 000h,
                                    000h, 000h
     33    006E82 00000000AA00*db 000h, 000h, 000h, 000h, 0aah, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 0aah, 000h,
                                    000h, 000h
     34    006E92 38FCFC3800AA*db 038h, 0fch, 0fch, 038h, 000h, 0aah, 000h,
                                    000h, 000h, 00dh, 00dh, 000h, 000h, 0aah,
                                    000h, 000h
     35    006EA2 0E1E00001E0E*db 00eh, 01eh, 000h, 000h, 01eh, 00eh, 000h,
                                    0aah, 000h, 000h, 000h, 000h, 000h, 000h,
                                    000h, 0aah
     36    006EB2 20F8F820F8F8*db 020h, 0f8h, 0f8h, 020h, 0f8h, 0f8h, 020h,
                                    000h, 002h, 00fh, 00fh, 002h, 00fh, 00fh,
                                    002h, 000h
     37    006EC2 387C444747CC*db 038h, 07ch, 044h, 047h, 047h, 0cch, 098h,
                                    000h, 006h, 00ch, 008h, 038h, 038h, 00fh,
                                    007h, 000h
     38    006ED2 30300080C060*db 030h, 030h, 000h, 080h, 0c0h, 060h, 030h,
                                    000h, 00ch, 006h, 003h, 001h, 000h, 00ch,
                                    00ch, 000h
     39    006EE2 80D87CE4BCD8*db 080h, 0d8h, 07ch, 0e4h, 0bch, 0d8h, 040h,
                                    000h, 007h, 00fh, 008h, 008h, 007h, 00fh,
                                    008h, 000h
     40    006EF2 1E0E00AA0000*db 01eh, 00eh, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 0aah, 000h, 000h,
                                    000h, 000h
     41    006F02 F0F80C0400AA*db 0f0h, 0f8h, 00ch, 004h, 000h, 0aah, 000h,
                                    000h, 003h, 007h, 00ch, 008h, 000h, 0aah,
                                    000h, 000h
     42    006F12 040CF8F000AA*db 004h, 00ch, 0f8h, 0f0h, 000h, 0aah, 000h,
                                    000h, 008h, 00ch, 007h, 003h, 000h, 0aah,
                                    000h, 000h
     43    006F22 A0A0C0C0A0A0*db 0a0h, 0a0h, 0c0h, 0c0h, 0a0h, 0a0h, 000h,
                                    0aah, 002h, 002h, 001h, 001h, 002h, 002h,
                                    000h, 0aah
     44    006F32 8080E0808000*db 080h, 080h, 0e0h, 080h, 080h, 000h, 0aah,
                                    000h, 000h, 000h, 003h, 000h, 000h, 000h,
                                    0aah, 000h
     45    006F42 000000AA0000*db 000h, 000h, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 016h, 00eh, 000h, 0aah, 000h, 000h,
                                    000h, 000h
     46    006F52 C0C0C000AA00*db 0C0h, 0C0h, 0C0h, 000h, 0aah, 000h, 000h,
                                    000h, 000h, 000h, 000h, 000h, 0aah, 000h,
                                    000h, 000h  // -
     47    006F62 000000AA0000*db 000h, 000h, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 00ch, 00ch, 000h, 0aah, 000h, 000h,
                                    000h, 000h
     48    006F72 00000080C060*db 000h, 000h, 000h, 080h, 0c0h, 060h, 030h,
                                    000h, 00ch, 006h, 003h, 001h, 000h, 000h,
                                    000h, 000h
     49    006F82 F0F80C040CF8*db 0f0h, 0f8h, 00ch, 004h, 00ch, 0f8h, 0f0h,
                                    000h, 003h, 007h, 00ch, 008h, 00ch, 007h,
                                    003h, 000h
     50    006F92 001018FCFC00*db 000h, 010h, 018h, 0fch, 0fch, 000h, 000h,
                                    000h, 000h, 008h, 008h, 00fh, 00fh, 008h,
                                    008h, 000h
     51    006FA2 080C84C4643C*db 008h, 00ch, 084h, 0c4h, 064h, 03ch, 018h,
                                    000h, 00eh, 00fh, 009h, 008h, 008h, 00ch,
                                    00ch, 000h
     52    006FB2 080C444444FC*db 008h, 00ch, 044h, 044h, 044h, 0fch, 0b8h,
                                    000h, 004h, 00ch, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     53    006FC2 C0E0B098FCFC*db 0c0h, 0e0h, 0b0h, 098h, 0fch, 0fch, 080h,
                                    000h, 000h, 000h, 000h, 008h, 00fh, 00fh,
                                    008h, 000h
     54    006FD2 7C7C444444C4*db 07ch, 07ch, 044h, 044h, 044h, 0c4h, 084h,
                                    000h, 004h, 00ch, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     55    006FE2 F0F84C4444C0*db 0f0h, 0f8h, 04ch, 044h, 044h, 0c0h, 080h,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     56    006FF2 0C0C0484C47C*db 00ch, 00ch, 004h, 084h, 0c4h, 07ch, 03ch,
                                    000h, 000h, 000h, 00fh, 00fh, 000h, 000h,
                                    000h, 000h
     57    007002 B8FC444444FC*db 0b8h, 0fch, 044h, 044h, 044h, 0fch, 0b8h,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     58    007012 387C444444FC*db 038h, 07ch, 044h, 044h, 044h, 0fch, 0f8h,
                                    000h, 000h, 008h, 008h, 008h, 00ch, 007h,
                                    003h, 000h
     59    007022 303000AA0000*db 030h, 030h, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 006h, 006h, 000h, 0aah, 000h, 000h,
                                    000h, 000h
     60    007032 303000AA0000*db 030h, 030h, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 00eh, 006h, 000h, 0aah, 000h, 000h,
                                    000h, 000h
     61    007042 80C060301800*db 080h, 0c0h, 060h, 030h, 018h, 000h, 0aah,
                                    000h, 000h, 001h, 003h, 006h, 00ch, 000h,
                                    0aah, 000h
     62    007052 202020202000*db 020h, 020h, 020h, 020h, 020h, 000h, 0aah,
                                    000h, 001h, 001h, 001h, 001h, 001h, 000h,
                                    0aah, 000h
     63    007062 183060C08000*db 018h, 030h, 060h, 0c0h, 080h, 000h, 0aah,
                                    000h, 00ch, 006h, 003h, 001h, 000h, 000h,
                                    0aah, 000h
     64    007072 180CC4E43C18*db 018h, 00ch, 0c4h, 0e4h, 03ch, 018h, 000h,
                                    0aah, 000h, 000h, 00dh, 00dh, 000h, 000h,
                                    000h, 0aah
     65    007082 F0F808C8C8F8*db 0f0h, 0f8h, 008h, 0c8h, 0c8h, 0f8h, 0f0h,
                                    000h, 007h, 00fh, 008h, 00bh, 00bh, 00bh,
                                    001h, 000h
     66    007092 E0F0988C98F0*db 0e0h, 0f0h, 098h, 08ch, 098h, 0f0h, 0e0h,
                                    000h, 00fh, 00fh, 000h, 000h, 000h, 00fh,
                                    00fh, 000h
     67    0070A2 04FCFC4444FC*db 004h, 0fch, 0fch, 044h, 044h, 0fch, 0b8h,
                                    000h, 008h, 00fh, 00fh, 008h, 008h, 00fh,
                                    007h, 000h
     68    0070B2 F0F80C04040C*db 0f0h, 0f8h, 00ch, 004h, 004h, 00ch, 018h,
                                    000h, 003h, 007h, 00ch, 008h, 008h, 00ch,
                                    006h, 000h
     69    0070C2 04FCFC040CF8*db 004h, 0fch, 0fch, 004h, 00ch, 0f8h, 0f0h,
                                    000h, 008h, 00fh, 00fh, 008h, 00ch, 007h,
                                    003h, 000h
     70    0070D2 04FCFC44E40C*db 004h, 0fch, 0fch, 044h, 0e4h, 00ch, 01ch,
                                    000h, 008h, 00fh, 00fh, 008h, 008h, 00ch,
                                    00eh, 000h
     71    0070E2 04FCFC44E40C*db 004h, 0fch, 0fch, 044h, 0e4h, 00ch, 01ch,
                                    000h, 008h, 00fh, 00fh, 008h, 000h, 000h,
                                    000h, 000h
     72    0070F2 F0F80C84848C*db 0f0h, 0f8h, 00ch, 084h, 084h, 08ch, 098h,
                                    000h, 003h, 007h, 00ch, 008h, 008h, 007h,
                                    00fh, 000h
     73    007102 FCFC404040FC*db 0fch, 0fch, 040h, 040h, 040h, 0fch, 0fch,
                                    000h, 00fh, 00fh, 000h, 000h, 000h, 00fh,
                                    00fh, 000h
     74    007112 000004FCFC04*db 000h, 000h, 004h, 0fch, 0fch, 004h, 000h,
                                    000h, 000h, 000h, 008h, 00fh, 00fh, 008h,
                                    000h, 000h
     75    007122 00000004FCFC*db 000h, 000h, 000h, 004h, 0fch, 0fch, 004h,
                                    000h, 007h, 00fh, 008h, 008h, 00fh, 007h,
                                    000h, 000h
     76    007132 04FCFCC0E03C*db 004h, 0fch, 0fch, 0c0h, 0e0h, 03ch, 01ch,
                                    000h, 008h, 00fh, 00fh, 000h, 001h, 00fh,
                                    00eh, 000h
     77    007142 04FCFC040000*db 004h, 0fch, 0fch, 004h, 000h, 000h, 000h,
                                    000h, 008h, 00fh, 00fh, 008h, 008h, 00ch,
                                    00eh, 000h
     78    007152 FCFC387038FC*db 0fch, 0fch, 038h, 070h, 038h, 0fch, 0fch,
                                    000h, 00fh, 00fh, 000h, 000h, 000h, 00fh,
                                    00fh, 000h
     79    007162 FCFC3870E0FC*db 0fch, 0fch, 038h, 070h, 0e0h, 0fch, 0fch,
                                    000h, 00fh, 00fh, 000h, 000h, 000h, 00fh,
                                    00fh, 000h
     80    007172 F8FC040404FC*db 0f8h, 0fch, 004h, 004h, 004h, 0fch, 0f8h,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     81    007182 04FCFC44447C*db 004h, 0fch, 0fch, 044h, 044h, 07ch, 038h,
                                    000h, 008h, 00fh, 00fh, 008h, 000h, 000h,
                                    000h, 000h
     82    007192 F8FC040404FC*db 0f8h, 0fch, 004h, 004h, 004h, 0fch, 0f8h,
                                    000h, 007h, 00fh, 008h, 00eh, 03ch, 03fh,
                                    027h, 000h
     83    0071A2 04FCFC44C4FC*db 004h, 0fch, 0fch, 044h, 0c4h, 0fch, 038h,
                                    000h, 008h, 00fh, 00fh, 000h, 000h, 00fh,
                                    00fh, 000h
     84    0071B2 183C6444C49C*db 018h, 03ch, 064h, 044h, 0c4h, 09ch, 018h,
                                    000h, 006h, 00eh, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     85    0071C2 001C0CFCFC0C*db 000h, 01ch, 00ch, 0fch, 0fch, 00ch, 01ch,
                                    000h, 000h, 000h, 008h, 00fh, 00fh, 008h,
                                    000h, 000h
     86    0071D2 FCFC000000FC*db 0fch, 0fch, 000h, 000h, 000h, 0fch, 0fch,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00fh,
                                    007h, 000h
     87    0071E2 FCFC000000FC*db 0fch, 0fch, 000h, 000h, 000h, 0fch, 0fch,
                                    000h, 001h, 003h, 006h, 00ch, 006h, 003h,
                                    001h, 000h
     88    0071F2 FCFC00C000FC*db 0fch, 0fch, 000h, 0c0h, 000h, 0fch, 0fch,
                                    000h, 007h, 00fh, 00eh, 003h, 00eh, 00fh,
                                    007h, 000h
     89    007202 0C3CF0E0F03C*db 00ch, 03ch, 0f0h, 0e0h, 0f0h, 03ch, 00ch,
                                    000h, 00ch, 00fh, 003h, 001h, 003h, 00fh,
                                    00ch, 000h
     90    007212 003C7CC0C07C*db 000h, 03ch, 07ch, 0c0h, 0c0h, 07ch, 03ch,
                                    000h, 000h, 000h, 008h, 00fh, 00fh, 008h,
                                    000h, 000h
     91    007222 1C0C84C4643C*db 01ch, 00ch, 084h, 0c4h, 064h, 03ch, 01ch,
                                    000h, 00eh, 00fh, 009h, 008h, 008h, 00ch,
                                    00eh, 000h
     92    007232 FCFC040400AA*db 0fch, 0fch, 004h, 004h, 000h, 0aah, 000h,
                                    000h, 00fh, 00fh, 008h, 008h, 000h, 0aah,
                                    000h, 000h
     93    007242 3060C0800000*db 030h, 060h, 0c0h, 080h, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 001h, 003h, 006h,
                                    00ch, 000h
     94    007252 0404FCFC00AA*db 004h, 004h, 0fch, 0fch, 000h, 0aah, 000h,
                                    000h, 008h, 008h, 00fh, 00fh, 000h, 0aah,
                                    000h, 000h
     95    007262 180C060C1800*db 018h, 00ch, 006h, 00ch, 018h, 000h, 0aah,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    0aah, 000h
     96    007272 000000000000*db 000h, 000h, 000h, 000h, 000h, 000h, 0aah,
                                    000h, 020h, 020h, 020h, 020h, 020h, 000h,
                                    0aah, 000h
     97    007282 030700AA0000*db 003h, 007h, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 000h, 000h, 000h, 0aah, 000h, 000h,
                                    000h, 000h
     98    007292 00A0A0A0E0C0*db 000h, 0a0h, 0a0h, 0a0h, 0e0h, 0c0h, 000h,
                                    000h, 007h, 00fh, 008h, 008h, 007h, 00fh,
                                    008h, 000h
     99    0072A2 04FCFC2060C0*db 004h, 0fch, 0fch, 020h, 060h, 0c0h, 080h,
                                    000h, 000h, 00fh, 00fh, 008h, 008h, 00fh,
                                    007h, 000h
    100    0072B2 C0E020202060*db 0c0h, 0e0h, 020h, 020h, 020h, 060h, 040h,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00ch,
                                    004h, 000h
    101    0072C2 80C06024FCFC*db 080h, 0c0h, 060h, 024h, 0fch, 0fch, 000h,
                                    000h, 007h, 00fh, 008h, 008h, 007h, 00fh,
                                    008h, 000h
    102    0072D2 C0E0A0A0A0E0*db 0c0h, 0e0h, 0a0h, 0a0h, 0a0h, 0e0h, 0c0h,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00ch,
                                    004h, 000h
    103    0072E2 40F8FC440C18*db 040h, 0f8h, 0fch, 044h, 00ch, 018h, 000h,
                                    000h, 008h, 00fh, 00fh, 008h, 000h, 000h,
                                    000h, 000h
    104    0072F2 C0E02020C0E0*db 0c0h, 0e0h, 020h, 020h, 0c0h, 0e0h, 020h,
                                    000h, 027h, 06fh, 048h, 048h, 07fh, 03fh,
                                    000h, 000h
    105    007302 04FCFC4020E0*db 004h, 0fch, 0fch, 040h, 020h, 0e0h, 0c0h,
                                    000h, 008h, 00fh, 00fh, 000h, 000h, 00fh,
                                    00fh, 000h
    106    007312 000020ECEC00*db 000h, 000h, 020h, 0ech, 0ech, 000h, 000h,
                                    000h, 000h, 000h, 008h, 00fh, 00fh, 008h,
                                    000h, 000h
    107    007322 0000000020EC*db 000h, 000h, 000h, 000h, 020h, 0ech, 0ech,
                                    000h, 000h, 030h, 070h, 040h, 040h, 07fh,
                                    03fh, 000h
    108    007332 04FCFC80C060*db 004h, 0fch, 0fch, 080h, 0c0h, 060h, 030h,
                                    000h, 008h, 00fh, 00fh, 001h, 003h, 00eh,
                                    00ch, 000h
    109    007342 000004FCFC00*db 000h, 000h, 004h, 0fch, 0fch, 000h, 000h,
                                    000h, 000h, 000h, 008h, 00fh, 00fh, 008h,
                                    000h, 000h
    110    007352 E0E060C060E0*db 0e0h, 0e0h, 060h, 0c0h, 060h, 0e0h, 0c0h,
                                    000h, 00fh, 00fh, 000h, 007h, 000h, 00fh,
                                    00fh, 000h
    111    007362 20E0C02020E0*db 020h, 0e0h, 0c0h, 020h, 020h, 0e0h, 0c0h,
                                    000h, 000h, 00fh, 00fh, 000h, 000h, 00fh,
                                    00fh, 000h
    112    007372 C0E0202020E0*db 0c0h, 0e0h, 020h, 020h, 020h, 0e0h, 0c0h,
                                    000h, 007h, 00fh, 008h, 008h, 008h, 00fh,
                                    007h, 000h
    113    007382 20E0C02020E0*db 020h, 0e0h, 0c0h, 020h, 020h, 0e0h, 0c0h,
                                    000h, 040h, 07fh, 07fh, 048h, 008h, 00fh,
                                    007h, 000h
    114    007392 C0E02020C0E0*db 0c0h, 0e0h, 020h, 020h, 0c0h, 0e0h, 020h,
                                    000h, 007h, 00fh, 008h, 048h, 07fh, 07fh,
                                    040h, 000h
    115    0073A2 20E0C06020E0*db 020h, 0e0h, 0c0h, 060h, 020h, 0e0h, 0c0h,
                                    000h, 008h, 00fh, 00fh, 008h, 000h, 000h,
                                    000h, 000h
    116    0073B2 40E0A0202060*db 040h, 0e0h, 0a0h, 020h, 020h, 060h, 040h,
                                    000h, 004h, 00ch, 009h, 009h, 00bh, 00eh,
                                    004h, 000h
    117    0073C2 2020F8FC2020*db 020h, 020h, 0f8h, 0fch, 020h, 020h, 000h,
                                    000h, 000h, 000h, 007h, 00fh, 008h, 00ch,
                                    004h, 000h
    118    0073D2 E0E00000E0E0*db 0e0h, 0e0h, 000h, 000h, 0e0h, 0e0h, 000h,
                                    000h, 007h, 00fh, 008h, 008h, 007h, 00fh,
                                    008h, 000h
    119    0073E2 00E0E00000E0*db 000h, 0e0h, 0e0h, 000h, 000h, 0e0h, 0e0h,
                                    000h, 000h, 003h, 007h, 00ch, 00ch, 007h,
                                    003h, 000h
    120    0073F2 E0E0008000E0*db 0e0h, 0e0h, 000h, 080h, 000h, 0e0h, 0e0h,
                                    000h, 007h, 00fh, 00ch, 007h, 00ch, 00fh,
                                    007h, 000h
    121    007402 2060C080C060*db 020h, 060h, 0c0h, 080h, 0c0h, 060h, 020h,
                                    000h, 008h, 00ch, 007h, 003h, 007h, 00ch,
                                    008h, 000h
    122    007412 E0E0000000E0*db 0e0h, 0e0h, 000h, 000h, 000h, 0e0h, 0e0h,
                                    000h, 047h, 04fh, 048h, 048h, 068h, 03fh,
                                    01fh, 000h
    123    007422 606020A0E060*db 060h, 060h, 020h, 0a0h, 0e0h, 060h, 020h,
                                    000h, 00ch, 00eh, 00bh, 009h, 008h, 00ch,
                                    00ch, 000h
    124    007432 40F8BC040400*db 040h, 0f8h, 0bch, 004h, 004h, 000h, 0aah,
                                    000h, 000h, 007h, 00fh, 008h, 008h, 000h,
                                    0aah, 000h
    125    007442 3C3C00AA0000*db 03ch, 03ch, 000h, 0aah, 000h, 000h, 000h,
                                    000h, 00fh, 00fh, 000h, 0aah, 000h, 000h,
                                    000h, 000h
    126    007452 0404BCF84000*db 004h, 004h, 0bch, 0f8h, 040h, 000h, 0aah,
                                    000h, 008h, 008h, 00fh, 007h, 000h, 000h,
                                    0aah, 000h
    127    007462 08040C080400*db 008h, 004h, 00ch, 008h, 004h, 000h, 0aah,
                                    000h, 000h, 000h, 000h, 000h, 000h, 000h,
                                    0aah, 000h
    128    007472 80C0603060C0*db 080h, 0c0h, 060h, 030h, 060h, 0c0h, 080h,
                                    000h, 007h, 007h, 004h, 004h, 004h, 007h,
                                    007h, 000h
    129    007482              
    948    007482              end_Tab8x16
    949    007482              Block_Logo              // logo file
    950    007482              //#include "lcd_skill.h"                       
                                
    951    007482              //#include "lcd_glazz.h"                       
                                
    952    007482              //#include "lcd_cyber.h"                       
                                
    953    007482              //#include "lcd_tigr_fs.h"                     
                                
    954    007482              #include "lcd_ton.h"                           
                                
      1    007482              // ton
      2    007482              //const uint8_t duino[] PROGMEM={ //-- width:
                                128, height: 64
      3    007482 FFFFFFFFFFFF*db  0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xdf,0xff
                                    ,0xff,0xef,0x7f,0xff,0xbf,0xf7,0xff
      4    007492 BFF7FFEFBFFB*db  0xbf,0xf7,0xff,0xef,0xbf,0xfb,0xef,0xbf,0xfb
                                    ,0xef,0xbf,0xfb,0xaf,0xfb,0xbf,0xeb
      5    0074A2 BFEBBFEBBFEB*db  0xbf,0xeb,0xbf,0xeb,0xbf,0xeb,0xb7,0x5d,0xf7
                                    ,0xab,0xdf,0x75,0xab,0xdf,0x75,0x9b
      6    0074B2 F74DBB67DDAB*db  0xf7,0x4d,0xbb,0x67,0xdd,0xab,0x55,0xef,0x99
                                    ,0x67,0xdd,0x23,0xdd,0x2b,0xd5,0x2b
      7    0074C2 D52BD52BD52B*db  0xd5,0x2b,0xd5,0x2b,0xd5,0x2b,0x45,0xbb,0x41
                                    ,0x37,0xc9,0x13,0x6d,0x81,0x5b,0x25
      8    0074D2 499325499325*db  0x49,0x93,0x25,0x49,0x93,0x25,0x51,0x85,0x2b
                                    ,0x41,0x15,0x41,0x95,0x49,0x5,0x51
      9    0074E2 055105219501*db  0x5,0x51,0x5,0x21,0x95,0x1,0x51,0x5,0x91,0x1
                                    ,0x25,0x1,0x49,0x1,0x89,0x1
     10    0074F2 210901410901*db  0x21,0x9,0x1,0x41,0x9,0x1,0x41,0x1,0x11,0x1,
                                    0x1,0x41,0x1,0x1,0x1,0xff
     11    007502 FFFFFFFFFFEF*db  0xff,0xff,0xff,0xff,0xff,0xef,0xfe,0xff,0xbf
                                    ,0xfb,0xdf,0xff,0xff,0xdb,0xff,0xfd
     12    007512 DFFE77FFDE77*db  0xdf,0xfe,0x77,0xff,0xde,0x77,0xfd,0xef,0xbe
                                    ,0xfb,0xef,0xbe,0xeb,0x7f,0xda,0x6f
     13    007522 FAAFFAD7BE75*db  0xfa,0xaf,0xfa,0xd7,0xbe,0x75,0xef,0x55,0xbe
                                    ,0xeb,0xb6,0x5b,0xed,0xb6,0x5b,0xed
     14    007532 56BDE31EF5AA*db  0x56,0xbd,0xe3,0x1e,0xf5,0xaa,0x57,0xb8,0x47
                                    ,0xfc,0xb,0xf2,0x4d,0xb3,0x6c,0x93
     15    007542 6C936C936C93*db  0x6c,0x93,0x6c,0x93,0x6c,0x93,0x28,0xd7,0x28
                                    ,0x45,0xba,0x41,0x96,0x28,0xd3,0xc
     16    007552 A19A214A9421*db  0xa1,0x9a,0x21,0x4a,0x94,0x21,0x8a,0x24,0x51
                                    ,0x84,0x29,0x42,0x14,0x40,0x15,0x40
     17    007562 950029841042*db  0x95,0x0,0x29,0x84,0x10,0x42,0x8,0x2,0x50,0x
                                    0,0x5,0x50,0x0,0x82,0x8,0x20
     18    007572 008900440002*db  0x0,0x89,0x0,0x44,0x0,0x2,0x20,0x0,0x10,0x2,
                                    0x0,0x0,0x20,0x0,0x0,0xff
     19    007582 FFFFFFFFFFF7*db  0xff,0xff,0xff,0xff,0xff,0xf7,0x7e,0xff,0xbf
                                    ,0xff,0xfb,0xff,0xdd,0xff,0xfe,0x6f
     20    007592 FFBDF7DFFFF5*db  0xff,0xbd,0xf7,0xdf,0xff,0xf5,0xdf,0xff,0x6a
                                    ,0xff,0xb6,0xff,0xd5,0xff,0xbb,0xed
     21    0075A2 5FFA57FE55FF*db  0x5f,0xfa,0x57,0xfe,0x55,0xff,0x55,0xef,0xb5
                                    ,0x7a,0xaf,0xd5,0x7a,0xaf,0xd5,0x7a
     22    0075B2 CFBA65DF28F7*db  0xcf,0xba,0x65,0xdf,0x28,0xf7,0x4d,0xb2,0x6f
                                    ,0x98,0x67,0xda,0x25,0xda,0xa5,0x5a
     23    0075C2 A55AA55AA558*db  0xa5,0x5a,0xa5,0x5a,0xa5,0x58,0x27,0xc8,0x35
                                    ,0x8a,0x64,0x9b,0x40,0x36,0x49,0x92
     24    0075D2 244AA14A14A1*db  0x24,0x4a,0xa1,0x4a,0x14,0xa1,0x4a,0x14,0xa1
                                    ,0x8,0xa2,0x49,0x24,0x81,0x2a,0x80
     25    0075E2 2A0045104208*db  0x2a,0x0,0x45,0x10,0x42,0x8,0x21,0x84,0x11,0
                                    x40,0x4,0x11,0x40,0x4,0x80,0x12
     26    0075F2 400024000012*db  0x40,0x0,0x24,0x0,0x0,0x12,0x80,0x0,0x2,0x20
                                    ,0x1,0x0,0x0,0x0,0x0,0xff
     27    007602 FFFFFFFFFFFB*db  0xff,0xff,0xff,0xff,0xff,0xfb,0xbf,0xff,0xff
                                    ,0xf7,0xbf,0xfe,0xdf,0xfb,0xff,0xdf
     28    007612 FBFFBDEFFEB7*db  0xfb,0xff,0xbd,0xef,0xfe,0xb7,0xfe,0xff,0xab
                                    ,0xff,0xfb,0xae,0xff,0x6a,0xff,0x55
     29    007622 FFB5DF75EF5D*db  0xff,0xb5,0xdf,0x75,0xef,0x5d,0xfb,0x96,0xfd
                                    ,0x57,0xad,0xfa,0x57,0xad,0xfa,0x57
     30    007632 AAFD26DDB36E*db  0xaa,0xfd,0x26,0xdd,0xb3,0x6e,0x95,0x6a,0xdd
                                    ,0xa3,0x5c,0xeb,0x14,0xeb,0x54,0xab
     31    007642 54AB54AB54A3*db  0x54,0xab,0x54,0xab,0x54,0xa3,0x5c,0x21,0xd6
                                    ,0x29,0x92,0x64,0x9b,0x24,0x49,0x92
     32    007652 299224499224*db  0x29,0x92,0x24,0x49,0x92,0x24,0x49,0xa2,0x8,
                                    0x52,0x4,0x52,0x88,0x42,0x14,0x40
     33    007662 15A005500441*db  0x15,0xa0,0x5,0x50,0x4,0x41,0x14,0x80,0x22,0
                                    x8,0x80,0x25,0x0,0x20,0x4,0x10
     34    007672 800802400110*db  0x80,0x8,0x2,0x40,0x1,0x10,0x0,0x8,0x0,0x4,0
                                    x80,0x1,0x0,0x0,0x0,0xff
     35    007682 FFFFFFFFFFDD*db  0xff,0xff,0xff,0xff,0xff,0xdd,0xff,0xef,0xff
                                    ,0xff,0x7d,0xef,0xff,0xf7,0xfe,0xbf
     36    007692 F7FEDF77FDBF*db  0xf7,0xfe,0xdf,0x77,0xfd,0xbf,0xee,0xfb,0xbf
                                    ,0xee,0x7b,0xde,0xf7,0x7d,0xd7,0x7f
     37    0076A2 D57ED7FDAB7F*db  0xd5,0x7e,0xd7,0xfd,0xab,0x7f,0xaa,0xf7,0x5a
                                    ,0xef,0xb5,0xda,0x6f,0xb5,0xda,0xaf
     38    0076B2 7AA55FE8977D*db  0x7a,0xa5,0x5f,0xe8,0x97,0x7d,0xc2,0xbf,0x48
                                    ,0xf7,0xc,0xf3,0x8c,0x7b,0x84,0x7b
     39    0076C2 847B847B845A*db  0x84,0x7b,0x84,0x7b,0x84,0x5a,0xa5,0x4a,0xb5
                                    ,0x42,0x9c,0x61,0x8a,0x35,0x48,0xa5
     40    0076D2 0AB144299224*db  0xa,0xb1,0x44,0x29,0x92,0x24,0x49,0x12,0x44,
                                    0x91,0x24,0x49,0x4,0x50,0x89,0x22
     41    0076E2 480290240148*db  0x48,0x2,0x90,0x24,0x1,0x48,0x22,0x0,0x28,0x
                                    82,0x0,0x54,0x0,0x1,0x44,0x10
     42    0076F2 008802400008*db  0x0,0x88,0x2,0x40,0x0,0x8,0x1,0x20,0x0,0x4,0
                                    x80,0x0,0x20,0x0,0x0,0xff
     43    007702 FFFFFFFFFF7B*db  0xff,0xff,0xff,0xff,0xff,0x7b,0xff,0xbd,0xff
                                    ,0xdf,0xff,0xf7,0xff,0x7e,0xdf,0xfb
     44    007712 BFFEF7BFEFFD*db  0xbf,0xfe,0xf7,0xbf,0xef,0xfd,0xf7,0xbe,0xf7
                                    ,0xdf,0x7d,0xf7,0x5d,0xff,0x55,0xff
     45    007722 5BF75EF55FF5*db  0x5b,0xf7,0x5e,0xf5,0x5f,0xf5,0xdb,0xae,0x7d
                                    ,0xeb,0x56,0xbd,0xeb,0x56,0x7b,0xd6
     46    007732 AD5BF59A67DC*db  0xad,0x5b,0xf5,0x9a,0x67,0xdc,0xb3,0x4e,0xb9
                                    ,0x46,0xfd,0x2,0xfd,0xa,0xf5,0xa
     47    007742 F50AF50AF50A*db  0xf5,0xa,0xf5,0xa,0xf5,0xa,0xd1,0x2e,0x50,0x
                                    ad,0x42,0x1c,0xe1,0x16,0xa9,0x44
     48    007752 299224492449*db  0x29,0x92,0x24,0x49,0x24,0x49,0x92,0x25,0x88
                                    ,0x52,0x1,0x54,0x89,0x20,0x4a,0x0
     49    007762 952082280114*db  0x95,0x20,0x82,0x28,0x1,0x14,0x40,0x5,0x10,0
                                    x40,0xa,0x80,0x10,0x1,0x24,0x0
     50    007772 108400200200*db  0x10,0x84,0x0,0x20,0x2,0x0,0x11,0x0,0x80,0x8
                                    ,0x0,0x40,0x0,0x0,0x0,0xff
     51    007782 FFFFFFFFFFEF*db  0xff,0xff,0xff,0xff,0xff,0xef,0xff,0xf7,0xff
                                    ,0x7f,0xff,0xed,0xff,0xff,0xb7,0xff
     52    007792 DDFFFBBFEEFB*db  0xdd,0xff,0xfb,0xbf,0xee,0xfb,0xbf,0xf6,0xdf
                                    ,0xfd,0xb7,0xff,0xad,0xf7,0x7f,0xd5
     53    0077A2 7FD5FFADFBAE*db  0x7f,0xd5,0xff,0xad,0xfb,0xae,0xdb,0x76,0xad
                                    ,0xfb,0xaf,0xda,0xb5,0x6f,0xd5,0xb6
     54    0077B2 6DDBAC5BE65D*db  0x6d,0xdb,0xac,0x5b,0xe6,0x5d,0xaa,0x75,0x8b
                                    ,0x7c,0xa3,0x5e,0xa1,0xdf,0x20,0xdf
     55    0077C2 20DF20DF205D*db  0x20,0xdf,0x20,0xdf,0x20,0x5d,0xa2,0x15,0xea
                                    ,0x15,0xa0,0x4f,0x30,0x46,0xa8,0x13
     56    0077D2 648952254895*db  0x64,0x89,0x52,0x25,0x48,0x95,0x42,0x14,0xa0
                                    ,0x55,0x2,0x28,0x42,0x94,0x1,0xa8
     57    0077E2 025400A20920*db  0x2,0x54,0x0,0xa2,0x9,0x20,0x85,0x10,0x41,0x
                                    4,0x10,0x42,0x0,0x11,0x80,0x12
     58    0077F2 000840022001*db  0x0,0x8,0x40,0x2,0x20,0x1,0x10,0x0,0x8,0x0,0
                                    x80,0x0,0x10,0x0,0x0,0xff
     59    007802 FFFFFFFFFFBD*db  0xff,0xff,0xff,0xff,0xff,0xbd,0xff,0xde,0xff
                                    ,0xff,0xef,0xff,0xfe,0xf7,0xbf,0xfb
     60    007812 DFFEEFFBFFEE*db  0xdf,0xfe,0xef,0xfb,0xff,0xee,0xbb,0xff,0xee
                                    ,0xfb,0xdf,0xf6,0xff,0xd5,0xff,0xad
     61    007822 FFEADFFAD7FE*db  0xff,0xea,0xdf,0xfa,0xd7,0xfe,0xd5,0xef,0xb5
                                    ,0xfa,0xcf,0xba,0xed,0xdb,0xb6,0xed
     62    007832 D3BEE9D7ACFB*db  0xd3,0xbe,0xe9,0xd7,0xac,0xfb,0x85,0xfe,0x91
                                    ,0xef,0xd4,0xab,0xd4,0xbb,0xc4,0xbb
     63    007842 C4BBC4BBC4AB*db  0xc4,0xbb,0xc4,0xbb,0xc4,0xab,0xd4,0xa3,0xdc
                                    ,0xa1,0xda,0x85,0xb2,0xcd,0xa0,0xcb
     64    007852 94E289A4C992*db  0x94,0xe2,0x89,0xa4,0xc9,0x92,0xa4,0x89,0xe0
                                    ,0x8a,0xa5,0x90,0xc5,0xa0,0x8a,0xd0
     65    007862 8489A08A80A8*db  0x84,0x89,0xa0,0x8a,0x80,0xa8,0x82,0x90,0xc4
                                    ,0x81,0x90,0x84,0xa1,0x80,0x84,0x90
     66    007872 8089C08084A0*db  0x80,0x89,0xc0,0x80,0x84,0xa0,0x82,0x80,0x81
                                    ,0xa0,0x80,0x80,0x80,0x0,0x80,0xff
    955    007882              //#include "lcd_bars.h"                        
                                
    956    007882              end_Logo
    957    007882              #endif
    958    007882              //--------------
    959    007882              
    960    007882              #include "UELEC_01_Block_def.h"                 
                                       ; #define controlled include file
                                
      1    007882              ;-----------------------------------------------
                                       
      2    007882              #include "BlockDef.h"                          
                                // #define Blocks ID
      1    007882              ;-----------------------------------------------
                               --------------------------------
      2    007882              ;           ***** Blocks Definition *****
      3    007882              ;-----------------------------------------------
                               --------------------------------
      4    000064              IdShift                 equ            
                                100
      5    000001              IdBlock_Header          equ             1      
                                
      6    000066              IdBlock_Info            equ            
                                IdShift+2
      7    000067              IdBlock_Constant        equ            
                                IdShift+3       // Block System Constant
      8    000068              IdBlock_Data            equ            
                                IdShift+4
      9    000069              IdBlock_Settings        equ            
                                IdShift+5
     10    00006A              IdBlock_Status          equ            
                                IdShift+6
     11    00006B              IdBlock_Key             equ            
                                IdShift+7
     12    00006C              IdBlock_RF_Key          equ            
                                IdShift+8
     13    00006D              IdBlock_ROUTE           equ            
                                IdShift+9
     14    00006E              IdBlock_COLLECT         equ            
                                IdShift+10
     15    00006F              IdBlock_Available_Nodes equ            
                                IdShift+11              
     16    000070              IdBlock_LIST            equ            
                                IdShift+12
     17    000071              IdBlock_VirtualData     equ            
                                IdShift+13      
     18    000072              IdBlock_ROUTE_02        equ            
                                IdShift+14
     19    007882              
     20    000073              IdBlock_Profile_E       equ            
                                IdShift+15      // E - ProFile Power
     21    000074              IdBlock_Profile_A       equ            
                                IdShift+16      // A - ProFile Temperature
     22    000075              IdBlock_Profile_B       equ            
                                IdShift+17      // B - ProFile Voice
     23    000076              IdBlock_Profile_C       equ            
                                IdShift+18      // C - ProFile Light
     24    000077              IdBlock_Profile_D       equ            
                                IdShift+19      // D - ProFile Motion
     25    007882              
     26    000078              IdBlock_Association_Table equ          
                                IdShift+20      // Table Association -
                                4byte[addr lo, addr hi, capability, rssi]
     27    007882                                                              
                                       // Internal RAM  4*24=96byte
     28    007882              
     29    000079              IdBlock_MessageDATA     equ            
                                IdShift+21      // Store buffer for pending
                                data - 128*Xbyte
     30    00007A              IdBlock_Association_Table_X     equ    
                                IdShift+22      // Table Association -
                                4byte[addr lo, addr hi, capability, rssi]
     31    007882                                                              
                                       // таблица разрешенных для ассоциации
                                адресов!
     32    00007D              IdBlock_VirtBl_Message_Notify   equ    
                                IdShift+25      // используется для разбора
                                message внешними приложениями!!!
     33    007882              
     34    000050              IdBlock_CharGen         equ             80     
                                // Char Generator
     35    000051              IdBlock_Logo            equ             81     
                                // size 1 KB
     36    000051              IdBlock_Picture         equ            
                                IdBlock_Logo
     37    000052              IdBlock_TextTask        equ             82     
                                // SCRIPT
     38    000053              IdBlock_RAM_BUFF        equ             83     
                                // SPI RAM Buffer
     39    000053              IdBlock_Ext_RAM         equ             83     
                                // RAM Buffer
     40    000054              IdBlock_Ext_EEPROM      equ             84     
                                // EEPROM Buffer
     41    007882              
     42    000032              IdBlock_BW_DataIO_CTRL  equ             50     
                                // bit => word expander block
     43    000033              IdBlock_PageMem         equ             51     
                                // PageMem block, size => (65536*X)-1
     44    000035              IdBlock_ConstantII      equ             53     
                                // Block alt Constant
     45    007882              
     46    007882              // *** use only TRAFFIC LIGHT! *****************
                               ****************************************
     47    00003C              IdBlock_CONSTANT_TR     equ             60     
                                // == Block_CONSTANT_TR TRAFFIC_LIGHT
                                ==
     48    00003D              IdBlock_DATA_TR         equ             61     
                                // == Block_SETTINGS_TR TRAFFIC_LIGHT
                                ==
     49    00003E              IdBlock_SETTINGS_TR     equ             62     
                                // == Block_SETTINGS_TR TRAFFIC_LIGHT
                                ==
     50    00003F              IdBlock_STATUS_TR       equ             63     
                                // == Block_STATUS_TR   TRAFFIC_LIGHT
                                ==
     51    000040              IdBlock_CONFIG_TR       equ             64     
                                // == Block_CONFIG_TR   TRAFFIC_LIGHT
                                ==
     52    000041              IdBlock_STAT_CH_TR      equ             65     
                                // == Block_STAT_CH_TR  TRAFFIC_LIGHT
                                ==
     53    007882              
     54    000042              IdBlock_TASK_01_TR      equ             66     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     55    000043              IdBlock_TASK_02_TR      equ             67     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     56    000044              IdBlock_TASK_03_TR      equ             68     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     57    000045              IdBlock_TASK_04_TR      equ             69     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     58    000046              IdBlock_TASK_05_TR      equ             70     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     59    000047              IdBlock_TASK_06_TR      equ             71     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     60    000048              IdBlock_TASK_07_TR      equ             72     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     61    000049              IdBlock_TASK_08_TR      equ             73     
                                // == Block_TASK_01_TR  TRAFFIC_LIGHT
                                ==
     62    007882              //**********************************************
                               ****************************************
     63    007882              
     64    007882              
     65    007882              //#include "All_Block.s43"                     
                                
     66    007882              ;-----------------------------------------------
                               --------------------------------
      3    007882              ;-----------------------------------------------
                                       
      4    007882              Block_Header:
      5    007882 01017000                     DC8     IdBlock_Header,   Ver1,
                                                         ACL(Rd0,WrrX),
                                                         MEM_FLASH
      6    007886 827800007000*                DC32    Block_Header, SizeBlock_
                                                        Header, 0
      7    007892              Block_HeaderX:          
      8    007892 66027000                     DC8     IdBlock_Info,     Ver2,
                                                         ACL(Rd0,WrrX),
                                                         MEM_FLASH
      9    007896 F27800003500*                DC32    Block_Info, SizeBlock_In
                                                        fo, 0
     10    0078A2                              
     11    0078A2 67063000                     DC8     IdBlock_Constant, Ver6,
                                                         ACL(Rd0,Wrr3),
                                                         MEM_FLASH
     12    0078A6 001800000001*                DC32    Block_Constant,
                                                         SizeBlock_Constant,
                                                         0
     13    0078B2                              
     14    0078B2 68060001                     DC8     IdBlock_Data, Ver6,
                                                         ACL(Rd0,Wrr0),
                                                         MEM_RAM
     15    0078B6 241D00004C00*                DC32    Block_Data, SizeBlock_Da
                                                        ta, 0
     16    0078C2                              
     17    0078C2 69061001                     DC8     IdBlock_Settings, Ver6,
                                                         ACL(Rd0,Wrr1),
                                                         MEM_RAM
     18    0078C6 1A1D00000A00*                DC32    Block_Settings,
                                                         SizeBlock_Settings,
                                                         0
     19    0078D2                              
     20    0078D2 6A067001                     DC8     IdBlock_Status,   Ver6,
                                                         ACL(Rd0,WrrX),
                                                         MEM_RAM
     21    0078D6 F61C00002400*                DC32    Block_Status, SizeBlock_
                                                        Status, 0
     22    0078E2                              
     23    0078E2 52061000                     DC8     IdBlock_TextTask,  
                                                         Ver6, ACL(Rd0,Wrr1),
                                                         MEM_FLASH
     24    0078E6 007A00000004*                DC32    Block_TextTask,
                                                         SizeBlock_TextTask,
                                                         0
     25    0078F2                              
     26    0078F2              
     27    0078F2              
     28    0078F2              EndBlock_Header:                
     29    000070              SizeBlock_Header equ ($-Block_Header)
     30    0078F2              /*
     31    0078F2              Type&_Name:             ds 1            ; 0-not,
                                1-Header, 2-MeterID, 3-CryptoKey, 4-Constants
                                ...
     32    0078F2              SubType&_Name:          ds 1            ;
                                VerX
     33    0078F2              Acces&_Name:            ds 1
     34    0078F2              Location&_Name:         ds 1            ;
                                location & tupe
     35    0078F2              Adress&_Name:           ds 4            ; BIN
                                format
     36    0078F2              Size&_Name:             ds 4            ; BIN
                                format
     37    0078F2              Pointer&_Name:          ds 4            ;
                                Reserved
     38    0078F2              */
     39    0078F2              ;-----------------------------------------------
                                       
     40    0078F2              Block_Info:              // location in
                                ROM
     41    0078F2 4007                                 DB      MaxPDU,
                                                                 (SizeBlock_Hea
                                                                der/16)
     42    0078F4 0100                                 DB      YES, 0
     43    0078F6 55454C454320*                        DB      'UELEC
                                                                 v1.00',0
     44    007902 4D6172203239*                        DB      __DATE__,
                                                                 __TIME__,0
     45    007918 6973635F6C61*                        DB      'isc_labs@i.ua',
                                                                0
     46    007926 03                                   DB      END_TEXT
     47    007927              
     48    000035              SizeBlock_Info = $-Block_Info
     49    007927              //==============================================
                               ================================================
                               ===
     50    0079FF              END_PROGRAMM_CODE equ (($+SizeSeg-1) & 0xFE00)-1
                                               // end write protect!!
     51    007927                      // ALIGN   (9)      // Now align to a
                                SizeSeg byte boundary
     52    007A00                              ORG     END_PROGRAMM_CODE+1
     53    007A00              //==============================================
                               ================================================
                               ===
     54    007A00              /*                Block_CharGen:                
                                               // location in ROM - Char
                                Generator
     55    007A00                      M_Font8x11                             
                                // Font_U1 
     56    007A00                      M_Font13x16                            
                                // Font_U2      
     57    007A00              Font_U3   
     58    007A00              #include "Arial_Arrow_22x26_20.h"              
                                // Font_U3 
     59    007A00              //#include "Agency FB_16x29_20.h"              
                                // Font_U3     
     60    007A00              Font_U4
     61    007A00              #include "Arial_Arrow_30x37_28.h"              
                                // Font_U4      
     62    007A00              //#include "Agency FB_23x39_28.h"              
                                // Font_U4      
     63    007A00                      
     64    007A00                      DS8     SizeBlock_CharGen-($-Block_CharG
                               en)
     65    007A00              SizeBlock_CharGen = (SizeSeg*24)
     66    007A00              //=======================
     67    007A00              */
     68    007A00              Block_TextTask:                                
                                // location in ROM
     69    007A00              #include "UELEC_01_Scr_Menu.s43"
      1    007A00              //==============================================
                               ================================================
                               ==============
      2    007A00              // *****  MOT V1.00 Scrypt *****
      3    007A00              //==============================================
                               ================================================
                               ==============
      4    007A00              //            Warning!!! Stop Macro if change
                                macro file!
      5    007A00              // Kn - Key function                           
                                'K[n=1-250]'....,LF
      6    007A00              // C_PB_UP      1
      7    007A00              // C_PB_DN      2
      8    007A00              // C_PB_RIGHT   3
      9    007A00              // C_PB_LEFT    4
     10    007A00              
     11    007A00              // MnX - Menu function                         
                                'M[n=1-250]'....,LF   M1x - short PB, M1X -
                                long PB
     12    007A00              // C_PB_SHORT  'x' 
     13    007A00              // C_PB_LONG   'X' 
     14    007A00              
     15    007A00              // CA - Clear LCD                              
                                'CA',LF
     16    007A00              // CL - Clear line to end --- not used!
     17    007A00              // G1 - Graph logo format BMP                  
                                'G1',LF
     18    007A00              // T1 - Text low CharGen                       
                                'T1y02x10:1234567890',LF        
     19    007A00              // T2 - Text big CharGen                       
                                'T2y04x50:asdfghjkl;',LF
     20    007A00              // P  - Print Register                         
                                'P104s1n1d0k2',LF               -> [n=1,2,4]
     21    007A00              //                                             
                                'P104s1n1/10d0k2',LF            -> [n=1,2,4] 
                                /10
     22    007A00              // W  - Memory change                          
                                'W105s2n2[c]1',LF               -> [n=1,2],[c]c
                               lr,[s]set,[x]xor,[w]write,[a]add
     23    007A00              // N  - NWK DATA transfer                      
                                'N4001b105s2n2>0b105s2n2',LF
     24    007A00              // N  - NWK CONST transfer                     
                                'N#1>4002b105s2n2',LF
     25    007A00              
     26    007A00              // IF                                          
                                'IF105s2n2[&]1',LF              -> [n=1,2],[&,<
                               ,>=,=]
     27    007A00              // EL[S]
     28    007A00              // EN[D]
     29    007A00              
     30    007A00              // # - constant
     31    007A00              // b - block
     32    007A00              // s - shift, offset
     33    007A00              // n - length byte (1,2,[4])
     34    007A00              // k - length digit [zero cut-0, digits
                                (1-8)]
     35    007A00              // y - line (0-7)
     36    007A00              // x - column (0-127)
     37    007A00              // / - divide 10 or 100
     38    007A00              // d - register DEC [pointer(0-4)], k]
     39    007A00              // h - register HEX [
     40    007A00              // : - start string
     41    007A00              // CR, LF - end string
     42    007A00              
     43    007A00              
     44    007A00              //..............................................
                               .........................................
     45    007A00              //==============================================
                               ================================================
                               ==============
     46    007A00              // *****  MOT_FR V1.00 Scrypt *****
     47    007A00              //==============================================
                               ================================================
                               ==============
     48    007A00              //Block_TextTask:                              
                                
     49    007A00                      //DC8   'CA',LF
     50    007A00                
     51    007A00              
     52    007A00 494631303573*        DC8     'IF105s5n1=0',LF                
                                                        // Page1
     53    007A0C              
     54    007A0C                      //DC8   'CA',LF
     55    007A0C                      //DC8   'K1W105s0n1w16',LF
     56    007A0C                      //DC8   'K2W105s5n1x1',LF
     57    007A0C                      
     58    007A0C               //   DC8       'IF104s8n1&4',LF       
                                
     59    007A0C              //      DC8     'T1y0x0:BS ',LF
     60    007A0C               //   DC8       'EL',LF
     61    007A0C              //      DC8     'T1y0x0:EL ',LF
     62    007A0C              //    DC8       'EN',LF
     63    007A0C              //      DC8     'P103s6n1d0k2 ',LF
     64    007A0C                      
     65    007A0C 543179307830*        DC8     'T1y0x0:-A- ',LF
     66    007A18 543179307833*        DC8     'T1y0x32:-B- ',LF
     67    007A25 543179307836*        DC8     'T1y0x64:-m- ',LF
     68    007A32 543179307839*        DC8     'T1y0x96:-n- ',LF
     69    007A3F                      
     70    007A3F 543179317830*        DC8     'T1y1x0:',LF
     71    007A47 503130347332*        DC8     'P104s26n1d0k2 ',LF
     72    007A56 543179317833*        DC8     'T1y1x32:',LF
     73    007A5F 503130347332*        DC8     'P104s27n1d0k2 ',LF
     74    007A6E 543179317836*        DC8     'T1y1x64:',LF
     75    007A77 503130347332*        DC8     'P104s28n1d0k2 ',LF
     76    007A86 543179317839*        DC8     'T1y1x96:',LF
     77    007A8F 503130347332*        DC8     'P104s29n1d0k2 ',LF
     78    007A9E                      
     79    007A9E 543179327830*        DC8     'T1y2x0:amp ',LF
     80    007AAA 503130367333*        DC8     'P106s30n2d0k0:     ',LF
     81    007ABE 543179327836*        DC8     'T1y2x64:val ',LF
     82    007ACB 503130367333*        DC8     'P106s32n2d0k0:     ',LF
     83    007ADF                      
     84    007ADF 543179347830*        DC8     'T1y4x0:anx ',LF
     85    007AEB 503130367332*        DC8     'P106s20n2d0k0:     ',LF
     86    007AFF 543179357830*        DC8     'T1y5x0:any ',LF
     87    007B0B 503130367332*        DC8     'P106s22n2d0k0:     ',LF
     88    007B1F 543179367830*        DC8     'T1y6x0:t ',LF
     89    007B29 503130347331*        DC8     'P104s10n2d1k0: ',LF    
                                                 
     90    007B39                      
     91    007B39 543179337837*        DC8     'T1y3x72:rx ',LF
     92    007B45 503130367332*        DC8     'P106s20n2d0k0:    ',LF //
                                                 rx_Counter
     93    007B58 543179347837*        DC8     'T1y4x72:tx ',LF
     94    007B64 503130367332*        DC8     'P106s22n2d0k0:    ',LF //
                                                 tx_Counter
     95    007B77 543179357837*        DC8     'T1y5x72:err ',LF
     96    007B84 503130367331*        DC8     'P106s18n2d0k0:    ',LF //
                                                 er_Counter
     97    007B97              
     98    007B97              
     99    007B97 543179377830*        DC8     'T1y7x0:',LF
    100    007B9F 503130347331*        DC8     'P104s12n2/10d1k0:v',LF
    101    007BB2 543179377834*        DC8     'T1y7x40:',LF
    102    007BBB 503130347331*        DC8     'P104s14n2/10d1k0:v',LF
    103    007BCE                      
    104    007BCE 543179377837*        DC8     'T1y7x76: ',LF          // Clock
                                                 , x=77 NOT!
    105    007BD8 503130347333*        DC8     'P104s3n1d0k2::',LF
    106    007BE7 503130347332*        DC8     'P104s2n1d0k2::',LF
    107    007BF6 503130347331*        DC8     'P104s1n1d0k2',LF      
                                                 
    108    007C03              
    109    007C03 454E0A               DC8     'EN',LF
    110    007C06                      
    111    007C06              //**********************************************
                               ********************    
    112    007C06 494631303573*        DC8     'IF105s5n1=1',LF                
                                                        // Page2
    113    007C12                      
    114    007C12                      //DC8   'CA',LF
    115    007C12                      //DC8   'K1W105s0n1w16',LF
    116    007C12                      //DC8   'K2W105s5n1x1',LF
    117    007C12 543179307831*        DC8     'T1y0x1:Ap ',LF
    118    007C1D 503130357332*        DC8     'P105s2n2d0k4',LF
    119    007C2A 543179307836*        DC8     'T1y0x64:Rssi ',LF
    120    007C38 503130367333*        DC8     'P106s3n1d0k2:',LF
    121    007C46 543179317831*        DC8     'T1y1x1:My ',LF
    122    007C51 503130357336*        DC8     'P105s6n2d0k4:',LF
    123    007C5F                      
    124    007C5F 543179317836*        DC8     'T1y1x64:',LF
    125    007C68 503130347333*        DC8     'P104s3n1d0k2::',LF
    126    007C77 503130347332*        DC8     'P104s2n1d0k2::',LF
    127    007C86 503130347331*        DC8     'P104s1n1d0k2',LF      
                                                 
    128    007C93                      
    129    007C93 543179377836*        DC8     'T1y7x64:r',LF
    130    007C9D 503130357335*        DC8     'P105s5n1d0k1:',LF
    131    007CAB 543179377839*        DC8     'T1y7x92:',LF
    132    007CB4 503130347332*        DC8     'P104s28n2d2k3:v',LF
    133    007CC4                      
    134    007CC4 454E0A               DC8     'EN',LF
    135    007CC7              //**********************************************
                               ********************    
    136    007CC7                      
    137    007CC7                      
    138    007CC7 0303                 DC8     END_TEXT, END_TEXT
    139    007CC9              //**********************************************
                               ********************    
    140    007CC9              
    141    007CC9              
    142    007CC9              
    143    007CC9              
    144    007CC9              
    145    007CC9              
    146    007CC9              
    147    007CC9              
    148    007CC9              
     70    007CC9                              DS8     SizeBlock_TextTask-($-Bl
 ock_TextTask)
     71    000400              SizeBlock_TextTask = SizeSeg*2
     72    007E00              
     73    007E00               #ifdef PROFILE_32_A
     79    007E00               #endif
     80    007E00              ;-----------------------------------------------
     81    007E00              //F_TEMP_SEG            DS8     SizeSeg        
                                // for TEMPORARY STORAGE SEG
     82    007E00              ;-----------------------------------------------
     83    007E00              F_END_ALL_SEGMENT
     84    007E00              ;-----------------------------------------------
     85    001800                      ORG     AddrInfoSegD
     86    001800              Block_Constant:                                
                                //  id=103,  == Block_CONSTANT ==
     87    001800 0F000000     C_DEVICE_NUMBER         DC32    DEVICE_ID      
                                                                 // 00 reserved
                                                                 for METER
                                                                 Number /1-
                                                                 99999999/
     88    001804 0000         C_DEVICE_CHANNEL        DC16    0              
  // 04 4bits Channels
     89    001806 0100         C_DEVICE_ADDR           DC16    DEVICE_ADDR    
                                                                 // 06 6bits
                                                                 Device
                                                                 Address
     90    001808 0000         C_FLAGS                 DC16    0              
  // 08 [flags]
     91    00180A 0000         C_FLAGS_APP             DC16    0              
  // 10
     92    00180C 0000         C_PPM                   DC16    0              
  // 12 Pulse Per Milion -240ppm to +240ppm, bit15 - or +
     93    00180E 0000         C_OFFSET_TEMP           DC16    0              
  // 14 TEMP OffSet
     94    001810 0000         C_OFFSET_AVIN           DC16    0              
  // 16 AVIN OffSet
     95    001812 0000         C_OFFSET_AVEX           DC16    0              
  // 18 AVEX OffSet
     96    001814 0000         C_OFFSET_ANX            DC16    0              
  // 20 ANX  OffSet
     97    001816 0000         C_OFFSET_ANY            DC16    0              
  // 22 ANY  OffSet
     98    001818              
     99    001818 0000         C_PARAMS                DC16    0              
  // 24 params
    100    00181A 9227         C_SEA_LEVEL             DC16    sea_level      
                                                                 // 26
                                                                 [mbar]*10
    101    00181C C800         C_TRASHOLD_CD           DC16    200            
                                                                 // 28 [amp]
                                                                 amplitude
                                                                 1-10000
    102    00181E 0000         C_RESPONCE_DELAY        DC16    0// [uS] -
                                                                 Info!!!
    103    001820 0000         C_SHIFT_ANGLE           DC16    0              
  // 30 [deg], step = 1.4  (-45...+45) 
    104    001822 0000         C_GANE_AMP              DC16    0              
  // 32 [n] Gain  
    105    001824 0000         C_A_R_AMP___            DC16    0              
  // 34 [n] 
    106    001826 B400         C_TIME_NAV_POLLING__    DC16    180            
                                                                 // 36
                                                                 [sec]
    107    001828 3C00         C_INTERVAL_BEACON__     DC16    60             
                                                                 // 38
                                                                 [sec]
    108    00182A 0000         C_DELAY_SINC            DC16    0              
  // 40 [uS*100] 100 = 1uS
    109    00182C              
    110    00182C 0F00         C_TIME_POWER_OFF        DC16    15             
                                                                 // 42 [min]
                                                                 power
                                                                 off
    111    00182E E803         C_BAT_LOW               DC16    1000           
                                                                 // 44
                                                                 [0.01v]
    112    001830 8C05         C_BAT_FULL              DC16    1420           
                                                                 // 46
                                                                 [0.01v]
    113    001832 00           C_LCD_FLAGS             DC8     0              
  // 48 [flags] LCD_ROTATE_B
    114    001833 7F           C_LCD_BRIGHT            DC8     0x7F           
                                                                 // 49
                                                                 [n]
    115    001834 0000         C_PHASE_ERR_CD          DC16    0     // 50
                                                                      [deg],
                                                                      step =
                                                                      1.4
    116    001836              
    117    001836              
    118    001836              //C_PERIPERAL           DC16    st_LCD_B|st_COMP
                               ASS_B   // Periperal present
    119    001836              
    120    001880                      ORG     Block_Constant+SizeInfoSeg     
                                                               // == Block_CONS
                                                              TANT II
                                                               ==
    121    001880 0000         C_CRC_FD        DC16    0  //     
    122    001882 0000         C_C1            DC16    0  //
    123    001884 0000         C_C2            DC16    0  //
    124    001886 0000         C_C3            DC16    0  //
    125    001888 0000         C_C4            DC16    0  //
    126    00188A 0000         C_C5            DC16    0  //
    127    00188C 0000         C_C6            DC16    0  //
    128    00188E 0000         C_DEPTH_mm      DC16    0  //
    129    001890              
    130    001890              C_FLT1_SET
    131    001890              //#include "PROFI_FIR_Coeff.h"                  
                                       // define coefficient FIR
    132    000100              SizeBlock_Constant = (SizeInfoSeg*2)
    133    001890              
    134    001890              //*** C_FLAGS bit ***
    135    000001              SERIAL_CRC_OFF_B        =       0x0001         
                                // CRC = 0xAA55
    136    000010              BEACON_ON_B             =       0x0010 
                                
    137    000020              ACCESS_CCA_B            =       0x0020 
                                
    138    000100              POW_AMP_CLASS_D_B       =       0x0100
    139    001890              
    140    001890              
    141    001890              //*** C_FLAGS_APP bit ***
    142    000003              UWM_MODE_MASK_B         =       0x0003         
                                // mode 0-off,
    143    000001              UWM_MODE_0_B            =       0x0001         
                                // mode 0
    144    000002              UWM_MODE_1_B            =       0x0002         
                                // mode 1
    145    000004              UWM_BASE_STATION_B      =       0x0004         
                                // 1 - Navi BASE STATION 
    146    001890              
    147    000200              MODBUS_CRC_OFF_B        =       0x0200         
                                
    148    000400              MESSAGE_ON_B            =       0x0400 
                                
    149    001890              
    150    001890              
    151    001890              
    152    001890              //*** C_LCD_FLAGS bit ***
    153    000001              LCD_ROTATE_B            =       0x01          //
                                
    154    000002              LCD_REVERSE_B           =       0x02          //
                                
    155    001890              ;-----------------------------------------------
    156    001890              ;-----------------------------------------------
    157    001890              ;-----------------------------------------------
    158    001890              ;-----------------------------------------------
    159    001CF6                      ASEG    EndVariableRAM  //<<< RAM
                                                                Definition
                                                                >>>
    160    001CF6              ;-----------------------------------------------
    161    001CF6                      EVEN
    162    001CF6              Block_Status:           // id=106, == Block_Stat
                               us ==
    163    001CF6              ;---------------
    164    001CF6              // sys section
    165    001CF6              st_Periperal            DS16    1       // 00
                                                                        dinamic
                                                                        status
                                                                        Periper
                                                                       al
    166    001CF8              st_StatusAPP            DS16    1       //
                                                                        02
    167    001CFA              st_ch_AB                DS16    1       //
                                                                        04
    168    001CFC              st_ch_mn                DS16    1       //
                                                                        06
    169    001CFE              st_Val_AB               DS16    1       // 08 
                                                                        
    170    001D00              st_Val_mn               DS16    1       // 10 
                                                                        
    171    001D02              st_Phase                DS16    1       //
                                                                        12
    172    001D04              st_Phase_min            DS16    1       //
                                                                        14
    173    001D06              st_Phase_max            DS16    1       //
                                                                        16
    174    001D08              st_CntErrPack           DS16    1       // 18
                                                                        
    175    001D0A              st_CntResivPac          DS16    1       //
                                                                        20
    176    001D0C              st_CntTrxPac            DS16    1       //
                                                                        22
    177    001D0E              st_CntReset             DS16    1       // 24
                                                                        reset
                                                                        counter
    178    001D10              st_EvtReset             DS16    1       //
                                                                        26
    179    001D12              st_CntAdcOvfl           DS16    1       //
                                                                        28
    180    001D14              st_Level_max            DS16    1       //
                                                                        30
    181    001D16              st_BIAS                 DS16    1       //
                                                                        32
    182    001D18              st_SN                   DS8     1       // 34
                                                                        SN
    183    001D19              st_ADC_ID               DS8     1       //
                                                                        33
    184    001D1A              //------- *** st_Periperal bits *** ----// 
                                dinamic status Periperal
    185    000001              st_LCD_B        equ     0x0001          // 
                                |
    186    000004              st_NFC_B        equ     0x0004          // 
                                |
    187    000008              st_LIGHT_B      equ     0x0008          // 
                                |
    188    000010              st_TMP_B        equ     0x0010          // 
                                |
    189    000020              st_BAROM_B      equ     0x0020          //  | 
                                
    190    000040              st_ADC24_B      equ     0x0040          //  | 
                                
    191    001D1A                                                      // 
                                |
    192    000400              st_RS_B         equ     0x0400          //  |
                                host connect
    193    000800              st_485_B        equ     0x0800
    194    001D1A              
    195    001000              st_EEPROM_B     equ     0x1000          // 
                                |
    196    004000              st_PS_B         equ     0x4000          //  |
                                Power Supply 12v
    197    008000              st_PSEX_B       equ     0x8000          //  |
                                Power Supply 5v EX
    198    001D1A              
    199    000024              SizeBlock_Status = $-Block_Status
    200    001D1A              ;-----------------------------------------------
    201    001D1A              ;-----------------------------------------------
    202    001D1A                      EVEN
    203    001D1A              Block_Settings          // id=105,  ==
                                Block_Settings ==
    204    001D1A              app_CtrlFlags           DS16    1       // 00 lo
                                                                        -
                                                                        command
                                                                       , hi -
                                                                        params
    205    001D1C              app_MODE                DS16    1       // 02
                                                                        C_FLAGS
                                                                       _APP ->
                                                                        app_MOD
                                                                       E ->
                                                                        D_STATU
                                                                       S
                                                                        ????
    206    001D1E              app_Menu_Line           DS8     1       // 04
                                                                        0-7
    207    001D1F              app_Menu_Page           DS8     1       // 05
                                                                        0-7
    208    001D20              app_ScriptFlags         DS8     1       //
                                                                        06
    209    001D21              app_ScriptStatus        DS8     1       //
                                                                        07
    210    001D22              app_RegOperand          DS16    1       //
                                                                        08
    211    001D24              
    212    001D24              //---- *** app_CtrlFlags *** ----
    213    000002              COM_POWER_MODE          equ  2  // lo - command 
                                hi - 0-Activ, 1-PD
    214    000004              COM_BS_MODE             equ  4  // lo - command 
                                hi - 0-reset, 1-set
    215    000006              COM_BEACON              equ  6  // lo - command 
                                hi - 0-stop, 1-start
    216    00000A              COM_SCRYPT              equ  10 // lo - command 
                                hi - 0-stop, 1-start 
    217    00001E              COM_RST_UWM             equ  30 // lo -
                                command
    218    00001F              COM_RST_PHASE_MIN_MAX   equ  31 // lo -
                                command
    219    000020              COM_RST_CNT             equ  32 // lo -
                                command
    220    001D24              
    221    000014              COM_RELOAD_CONST_DEFAULT    equ  20  // lo -
                                command=20  hi - param=TAB_DEFAULT
    222    000015              COM_RELOAD_MB_ID_DEFAULT    equ  21  // lo -
                                command=21  hi - param=0 or MB_ID
    223    001D24              
    224    00000A              SizeBlock_Settings = $-Block_Settings
    225    001D24              ;-----------------------------------------------
    226    001D24              ;-----------------------------------------------
    227    001D24                      EVEN
    228    001D24              Block_Data:             // id=104,  ==
                                Block_Data ==
    229    001D24              D_SEC_256               DS8     1       //
                                                                        SEC/256
    230    001D25              D_SEC                   DS8     1       //
                                                                        ss
    231    001D26              D_MIN                   DS8     1       //
                                                                        mm
    232    001D27              D_HR                    DS8     1       //
                                                                        hh
    233    001D28              D_DATE                  DS8     1       //
                                                                        DD
    234    001D29              D_MONTH                 DS8     1       //
                                                                        MM
    235    001D2A              D_YEAR                  DS8     1       //
                                                                        YY
    236    001D2B              D_DAY                   DS8     1       //
                                                                        Day
    237    001D2C              // message data! 
    238    001D2C              D_STATUS                DS16    1       // 08
                                                                        C_FLAGS
                                                                       _APP ->
                                                                        app_MOD
                                                                       E ->
                                                                        D_STATU
                                                                       S
    239    001D2E              D_TEMP                  DS16    1       // 10
                                                                        Interna
                                                                       l
                                                                        Tempera
                                                                       ture
                                                                        Sensor 
                                                                         [T]*10
                                                                         (200 =
                                                                        20.0C)
    240    001D30              D_AVIN                  DS16    1       // 12
                                                                        Data
                                                                        AVIN
                                                                        [V]*100
                                                                         (100 =
                                                                        1.00V)
    241    001D32              D_AVEX                  DS16    1       // 14
                                                                        Data
                                                                        AVEX
                                                                        [V]*100
                                                                         (100 =
                                                                        1.00V)
    242    001D34              D_PRESSURE              DS16    1       // 16
                                                                        Pressur
                                                                       e Sensor
                                                                        [mbar] 
                                                                        
    243    001D36              D_DEPTH                 DS16    1       // 18
                                                                        Depth
                                                                        [sm]
    244    001D38              D_ANX                   DS16    1       // 20
                                                                        ANX
    245    001D3A              D_ANY                   DS16    1       // 22
                                                                        ANY
    246    001D3C              D_PRS_DP                DS16    1       // 24 Hi
                                                                        tetrada
                                                                        PRESSUR
                                                                       E,DEPTH
    247    001D3E              D_ch_AB                 DS16    1       // 26
                                                                        
    248    001D40              D_ch_nm                 DS16    1       // 28
                                                                        
    249    001D42              D_amp_AB                DS16    1       // 30
                                                                        
    250    001D44              D_val_mn                DS16    1       //
                                                                        32
    251    001D46              D_YAW                   DS16    1       // 34
                                                                        Рыскани
                                                                       е
                                                                        [deg]*1
                                                                       0
                                                                        0-3599
    252    001D48              D_ROLL                  DS16    1       // 36
                                                                        Тангаж
                                                                        [deg]*1
                                                                       0 -900
                                                                        +899
    253    001D4A              D_PITCH                 DS16    1       // 38
                                                                        Крен
                                                                        [deg]*1
                                                                       0 -1800
                                                                        +1790
    254    001D4C              D_ST_CAL                DS16    1       // 40
                                                                        Compass
                                                                        status
                                                                        calibra
                                                                       tion
                                                                        
    255    001D4E              D_ch_0                  DS32    1       //
                                                                        42
    256    001D52              D_ch_1                  DS32    1       //
                                                                        46
    257    001D56              D_ch_2                  DS32    1       //
                                                                        50
    258    001D5A              D_ch_3                  DS32    1       // 54
                                                                        inv
                                                                        ch2
    259    001D5E              D_ch_4                  DS32    1       //
                                                                        58
    260    001D62              D_ch_5                  DS32    1       // 62
                                                                        inv
                                                                        ch4
    261    001D66              D_ch_6                  DS32    1       //
                                                                        66
    262    001D6A              D_ch_7                  DS32    1       // 70
                                                                        int
                                                                        REF
    263    001D6E              
    264    001D6E              // end message data!
    265    001D6E              
    266    001D6E              tstSize                 DS16    1
    267    00004C              SizeBlock_Data = $-Block_Data
    268    001D70              ;---------- *** D_DAY bits *** ----------
    269    000080              ErrorRTC_B       equ    BIT7          // D_DAY -
                                RTC not correct
    270    000040              DayLightRTC_B    equ    BIT6          // D_DAY -
                                day light RTC - летнее время
    271    001D70              ;---------- *** D_STATUS bits *** -------
    272    000003              MODE_MASK_B     =       0x03            // mode
                                0-off, 1-64, 2-32
    273    000001              MODE0_B         =       0x01            // MODE
                                0
    274    000002              MODE1_B         =       0x02            // MODE
                                1
    275    000004              BASE_STATION_B  =       0x04            // 1 -
                                Navi BASE STATION 
    276    001D70              
    277    000010              COORD_VALID_B   =       0x10            //
                                Coordinate time valid
    278    001D70              
    279    000040              SW_DOWN_B       =       0x40            // 0-
                                UP, 1 - DOWN
    280    000080              POWER_ERR_B     =       0x80            //
                                battery low
    281    001D70              
    282    000100              INVAL_COM_B     =       0x100
    283    000200              WATER_SENS_B    =       0x200
    284    000080              BatteryLow_B    = POWER_ERR_B
    285    001D70              ;-----------------------------------------------
    286    001D70              ;-----------------------------------------------
    287    001D70              //==============================================
    288    001D70              #ifdef  __RAM_FUNCTION__
    303    001D70              #endif            
    304    001D70                      EVEN
    305    001D70              END_USED_RAM                    
    306    001D70              //==============================================
    307    001D70              
    308    001D70              
    961    001D70              #include "ToDo_UELEC.h"                         
                                       ; #define controlled include file
                                
      1    001D70              // ****************  To Do  UWM  ***************
                               ***********
      2    001D70              
      3    001D70              // ОК C18 заменить на 330pF  LPF 87kHz
      4    001D70              // ОК R37 заменить на 47k
      5    001D70              // ОК TRS3221 добавить резисторы переразвести
                                PCB
      6    001D70              // ОК рассчет LRC!!!! для всех нулей!
      7    001D70              // время просыпания POW AMP  большое!!!!
      8    001D70              // сенс.клав. на детект воды!!!
      9    001D70              // НЕТ 32 bit timer  TA1.2 -> TA0CLK проблемма
                                нужен CCR0 и CCR2!!!(slaa726) ???
     10    001D70              // MP2307 -> MP2393 или TPS54334
     11    001D70              
     12    001D70              
     13    001D70              
     14    001D70              
     15    001D70              
     16    001D70              
     17    001D70              
     18    001D70              
     19    001D70              
     20    001D70              
     21    001D70              
     22    001D70              
     23    001D70              
     24    001D70              
     25    001D70              
     26    001D70              
     27    001D70              
     28    001D70              
     29    001D70              
     30    001D70              
     31    001D70              
     32    001D70              
     33    001D70              
     34    001D70              //  single radially expanding ring, a <$10
                                Steminc model SMC26D22H13SMQA
     35    001D70              //двухкомпонентную уретановую заливку EN12,
                                производимое Cytec Industries [13],
     36    001D70              
     37    001D70              
     38    001D70              
     39    001D70              
     40    001D70              
     41    001D70              
     42    001D70              
     43    001D70              
     44    001D70              
     45    001D70              
     46    001D70              
     47    001D70              
     48    001D70              
     49    001D70              
     50    001D70              
     51    001D70              
     52    001D70              
     53    001D70              
     54    001D70              
     55    001D70              
     56    001D70              
     57    001D70              
     58    001D70              
     59    001D70              
     60    001D70              
     61    001D70              
     62    001D70              
    962    001D70              //==============================================
                               ============================
    963    001D70                     END
##############################
#          CRC:1BB8          #
#        Errors:   0         #
#        Warnings: 79        #
#        Bytes: 15490        #
##############################



