57|9850|Public
25|$|A key {{advantage}} of modern film capacitor internal construction is direct contact to the electrodes {{on both ends}} of the winding. This contact keeps all current paths to the entire electrode very short. The setup behaves like a large number of individual capacitors connected in parallel, thus reducing the internal ohmic losses (ESR) and <b>the</b> <b>parasitic</b> <b>inductance</b> (ESL). The inherent geometry of film capacitor structure results in very low ohmic losses and a very low parasitic inductance, which makes them especially suitable for applications with very high surge currents (snubbers) and for AC power applications, or for applications at higher frequencies.|$|E
50|$|Research is also ongoing on {{electrical}} {{issues such}} as reducing <b>the</b> <b>parasitic</b> <b>inductance</b> of packaging; this inductance limits the operating frequency, because it generates losses during commutation.|$|E
50|$|Transient load {{decoupling}} {{as described}} above is needed {{when there is a}} large load that gets switched quickly. <b>The</b> <b>parasitic</b> <b>inductance</b> in every (decoupling) capacitor may limit the suitable capacity and influence appropriate type if switching occurs very fast.|$|E
40|$|New {{analytical}} {{extraction procedure}} is developed for determining independently <b>the</b> <b>parasitic</b> <b>inductances</b> of high frequency on-wafer coplanar Heterojunction Bipolar Transistor. It {{takes into account}} the influence of inductive effect due to other device parameters which can not be neglected for these transistors and it does not require any numerical optimizations or special test structures. In particular the analytical expressions demonstrate that base resistance and intrinsic and extrinsic base-collector capacitances {{have a significant effect on}} the accurate determination of <b>the</b> HBT <b>parasitic</b> <b>inductances.</b> Our theoretical investigations are validated using two types of transistors: A on-wafer coplanar GalnP/GaAs HBT and a microstrip mounted GalnP/GaAs which have a unity current gain cutoff frequency of 80 GHz respectively...|$|R
50|$|To achieve fastest {{possible}} transmission {{rates the}} fastest possible switching rates are applied. The faster the switching rate {{the more likely}} over- and undershooting (ringing) will occur. Ringing of the output signal is mainly caused by <b>parasitic</b> elements of <b>the</b> output structure e.g. the capacitive components like <b>the</b> <b>parasitic</b> capacities and <b>the</b> load capacitances as well as <b>the</b> <b>parasitic</b> <b>inductances</b> that are built by the bond wire and the lead frame.|$|R
5000|$|... <b>the</b> source <b>parasitic</b> <b>inductance</b> has <b>the</b> same {{behaviour}} as {{the drain}} inductance, plus a feedback effect that makes commutation last longer, thus increasing commutation losses.|$|R
50|$|Ground bounce is {{a voltage}} bounce caused by {{simultaneous}} switching of several outputs from one logic {{state to the}} other, for example from high to low. The voltage built up across <b>the</b> <b>parasitic</b> <b>inductance</b> of the IC ground return connection causes a transient voltage potential shift in the ground reference potential {{with respect to the}} system ground. Ground bounce is caused by CMOS crowbar current and the dynamic switching currents of capacitive loads.|$|E
50|$|One another simple {{constructive}} measure changes <b>the</b> <b>parasitic</b> <b>inductance</b> of the capacitor, the ESL. Since {{the length}} of the leads inside the capacitor case has a large amount of the total ESL the inductance of the capacitor can be reduced by reducing {{the length of}} the internal leads by asymmetric sintering of the anode lead. This technique is called “face-down” construction. Due to the lower ESL of this face-down construction the resonance of the capacitor is shifted to higher frequencies, which take into account the faster load changes of digital circuits with ever-higher switching frequencies..|$|E
50|$|The most {{commonly}} seen manifestations of parasitic elements in components are in <b>the</b> <b>parasitic</b> <b>inductance</b> and {{resistance of the}} component leads and the parasitic capacitance of the component packaging. For wound components such as inductors and transformers, there is additionally the important effect of parasitic capacitance that exists between the individual turns of the windings. This winding parasitic capacitance will cause the inductor {{to act as a}} resonant circuit at some frequency, known as the self-resonant frequency, at which point (and all frequencies above) the component is useless as an inductor.|$|E
40|$|The high {{frequency}} distortions sources in DCI-NPC (Diode Clamped Inverter-Neutral Point Converter) amplifiers topology are studied and analyzed. It is justified {{the need of}} designing a model which contains <b>the</b> different <b>parasitic</b> inductive circuits that presents dynamically this kind of amplifier, {{as a function of}} the combination of its active transistors. By means of a proposed pattern layout it is presented a dynamic model of <b>the</b> <b>parasitic</b> <b>inductances</b> of <b>the</b> amplifier Full-Bridge DCI-NPC, and this is used to propose some simple rules for the optimal designing of layouts for this type of amplifiers. Simulation and experimental results are presented to justify the proposed model and the affirmations and recommendations given in this paper. Peer ReviewedPostprint (published version...|$|R
40|$|The {{amount of}} {{electrical}} loads and {{the complexity of}} the electric system in a vehicle is increasing {{at the same time as}} the allowed development time is decreasing. Possibilities to predict the electromagnetic behaviour is therefore of great importance. This paper addresses the problems of low frequency electromagnetic crosstalk between cables in a harness. Analytical expressions for estimation of <b>the</b> <b>parasitic</b> <b>inductances</b> and capacitances are employed and compared to measured as well as simulated results. The results show that an analytical calculation of the parameters is a good way to start to analyse the crosstalk since the parameter values agree well with both the simulated and measured values. When the values for <b>the</b> <b>parasitic</b> components are estimated, they can be employed in circuit simulations in order to investigate the sensitivity to crosstalk for different conductor layouts...|$|R
40|$|Quantitative {{understanding}} of <b>the</b> <b>parasitic</b> capacitances and <b>inductances,</b> {{and the resultant}} propagation delays and crosstalk phenomena associated with the metallic interconnections on the very large scale integrated (VLSI) circuits has become extremely important for the optimum design of the state-of-the-art integrated circuits. More than 65 percent of the delays on the integrated circuit chip occur in the interconnections {{and not in the}} transistors on the chip. Mathematical techniques to model <b>the</b> <b>parasitic</b> capacitances, <b>inductances,</b> propagation delays, crosstalk noise, and electromigration-induced failure associated with the interconnections in the realistic high-density environment on a chip will be discussed. A One-Semester Course in Modeling of VLSI Interconnections also includes an overview of the future interconnection technologies for the nanotechnology circuits...|$|R
50|$|A key {{advantage}} of modern film capacitor internal construction is direct contact to the electrodes {{on both ends}} of the winding. This contact keeps all current paths to the entire electrode very short. The setup behaves like a large number of individual capacitors connected in parallel, thus reducing the internal ohmic losses (ESR) and <b>the</b> <b>parasitic</b> <b>inductance</b> (ESL). The inherent geometry of film capacitor structure results in very low ohmic losses and a very low parasitic inductance, which makes them especially suitable for applications with very high surge currents (snubbers) and for AC power applications, or for applications at higher frequencies.|$|E
50|$|The {{capacitor}} CIN {{is required}} to reduce the effects of <b>the</b> <b>parasitic</b> <b>inductance</b> and internal resistance of the power supply. The boost/buck capabilities of the SEPIC are possible because of capacitor C1 and inductor L2. Inductor L1 and switch S1 create a standard boost converter, which generates a voltage (VS1) that is higher than VIN, whose magnitude {{is determined by the}} duty cycle of the switch S1. Since the average voltage across C1 is VIN, the output voltage (VO) is VS1 - VIN. If VS1 is less than double VIN, then the output voltage will be less than the input voltage. If VS1 is greater than double VIN, then the output voltage will be greater than the input voltage.|$|E
50|$|Parasitic {{inductance}} and capacitance (see Self-resonant frequency) of {{the antenna}} wire and the shelf steel limit {{the range of}} tuned frequency of any antenna circuit. A simple loop of speaker wire about 100 ft (30 m) in diameter maybe tuned to resonate at 131 kHz with a simple external capacitor. A loop of only a 1 inch (25 mm) may be also tuned to resonate at 131 kHz. At 30 MHz, however, {{you might be able}} to tune the 1 inch (25 mm) antenna, but not the 100 ft (30 m) antenna, and not the shelf.At 30 MHz the largest tunable loop is about 1 ft. RuBee's frequency is low on purpose so that it can nearly always re-tune to compensate for <b>the</b> <b>parasitic</b> <b>inductance</b> and capacitance despite use in harsh environments like steel shelves (see Roche et al. 2007). Back to the shelf example—the RuBee installation actually tunes the steel in the shelf, and the shelf itself becomes the antenna - the shelf becomes part of the resonate circuit and the H signal gets stronger near the shelf. For frequencies over 1 MHz it's not possible to incorporate most things you find in a warehouse, office building or factory as part of the antenna.|$|E
40|$|A modern power {{electronic}} module can save significant energy usage in the {{power electronic}} systems by improving their switching efficiencies. One way to improve {{the efficiency of the}} power electronic module is to reduce its <b>parasitic</b> circuit elements. <b>The</b> purpose of this thesis is to investigate <b>the</b> mitigation of <b>parasitic</b> circuit elements in power electronic modules. General methods of mitigating <b>parasitic</b> <b>inductances</b> were analyzed by the Q 3 D Extractor and verified by the time-domain reflectometry (TDR) measurements. In most cases, the TDR measurement results closely matched those predicted by the Q 3 D Extractor. These methods were applied to design and analyze a 50 KVA 650 V silicon carbide (SiC) half-bridge power electronic power module consisting of three separate power substrates interconnected in parallel. The layout of this power module was constrained by the existing module housing. <b>The</b> <b>parasitic</b> <b>inductances</b> of <b>the</b> power module substrates were measured by TDR, and compared to those simulated values by the Q 3 D Extractor. Due to the differences in the lengths of current paths, <b>the</b> <b>parasitic</b> circuit elements for the three paralleled SiC power substrates, each consisting of 10 SiC power MOSFETs and 9 SiC diodes, were different...|$|R
40|$|Capacitor <b>parasitic</b> <b>inductance</b> often limits <b>the</b> {{high-frequency}} {{performance of}} filters for power applications. However, these limitations {{can be overcome}} {{through the use of}} specially-coupled magnetic windings that effectively ify <b>the</b> capacitor <b>parasitic</b> <b>inductance.</b> This paper explores the use of printed circuit board (PCB) transformers to realize <b>parasitic</b> <b>inductance</b> cancellation of filter capacitors. Design of such inductance cancellation transformers is explored, and applicable design rules are established and experimentally validated. The high performance of the proposed inductance cancellation technology is demonstrated in an electromagnetic interference (EMI) filter design. United States. Office of Naval Research (Grant N 00014 - 00 - 1 - 0381) United States. Office of Naval Research (Grant N 00014 - 02 - 1 - 0481...|$|R
40|$|One of the {{principal}} conducted EMI(electromagnetic interferences) sources of low voltage DC (direct current) motors is the commutation occurring during rotation. In this paper the small-signal impedance of low voltage DC motors under different functioning modes, including the dynamic one is studied over a large frequency range [0 Hz - 200 MHz]. Different test benches inspired from military and European standards (MIL-STD) have been set up. The measurements were performed on the motor’s armature, on the DC motor under static mode and during idle rotation. The setups provided repeatable and precise impedance results. They also highlight {{the impact of the}} stator and suppression filters in the low frequency range. The role of <b>the</b> <b>parasitic</b> <b>inductances</b> and capacitances in the high frequency range is also pointed out. The results were compared with those of other measurement techniques...|$|R
40|$|Using <b>the</b> <b>parasitic</b> <b>inductance</b> usually {{associated}} with a bondwire in an IC package, a bipolar GHz LC-tuned oscillator is designed. Bondwires have very low series resistance and are thus suitable for high-Q applications. Measured results indicate very low phase noise and low power consumption. status: publishe...|$|E
40|$|Using virtual {{prototyping}} (VP) design tool to eval¬uate power converter electro-thermal performance can help designers to validate prototype {{in a quick}} way. However, different system time-scale requires efficient electro-thermal simulation techniques. Thus, an approach by using average power losses of one switching cycle {{is presented in the}} paper to decouple electrical and thermal simulation so as to evaluate the influence of <b>the</b> <b>parasitic</b> <b>inductance</b> on device junction temperature quickly. This approach is validated by comparing with a method to obtain device junction temperature by using instantaneous power losses. By implementing it in the VP design tool, where a SiC-MOSFET behavioural model is developed and validated, it is shown <b>the</b> <b>parasitic</b> <b>inductance</b> influence on power converter electro-thermal waveforms. Thus, designers can evaluate power converter electro-thermal performance more quickly than other commercial software...|$|E
40|$|A {{numerical}} procedure for extracting parasitic circuit elements using a quasi-static field solver, {{as part of}} the Virtual Test Bed (VTB), is discussed. <b>The</b> <b>parasitic</b> <b>inductance</b> and capacitance values obtained from the model are compared to measured values from a low-inductance Power Electronic Building Block (PEBB) module, designed and constructed at Harris Semiconductor...|$|E
50|$|Ideally, the {{impedance}} of {{a capacitor}} falls with increasing frequency at 20 dB/decade. However, due partly to the inductive properties of the connections, and partly to non-ideal characteristics of the capacitor material, real capacitors also have inductive properties whose impedance rises with frequency at 20 dB/decade. At the resonance frequency the sum of both is minimal, above it <b>the</b> <b>parasitic</b> series <b>inductance</b> of <b>the</b> capacitor dominates.|$|R
50|$|Continuous-time devices {{work more}} like an array of {{transistors}} or op amps which can operate at their full bandwidth. The components are connected in a particular arrangement through a configurable array of switches. During circuit design, <b>the</b> switch matrix's <b>parasitic</b> <b>inductance,</b> capacitance and noise contributions {{must be taken into}} account.|$|R
40|$|The {{emergence}} of silicon carbide MOSFETs and Schottky Barrier Diodes (SBD) at higher {{voltage and current}} ratings is opening up new possibilities {{in the design of}} energy dense power converters. One of the main advantages of these wide bandgap unipolar devices is the use of fast switching to enable the size reduction of passive components. However, packaging constraints like <b>parasitic</b> <b>inductances</b> limit how fast the MOSFETs and diodes can switch, because of high frequency electromagnetic oscillations or ringing. Ringing is a reliability concern as it stresses the devices and causes additional losses to the switching losses. In this paper, a framework of power converter design is introduced based on the analytical modelling of current commutation between the MOSFET and the diode. The analysis of the model is done in the frequency domain which lends it to easy use and computational efficiency. The impact of <b>the</b> <b>parasitic</b> <b>inductances</b> on <b>the</b> switching transients have been analyzed. The models are compared with experimental measurements and are shown to provide fast and accurate analysis of the switching transients. The results show the necessity of accounting for ringing when modelling power losses...|$|R
40|$|Abstract- The {{ultra-fast}} switching {{of power}} MOSFETs, in ~ 1 ns, is very challenging. This is {{largely due to}} <b>the</b> <b>parasitic</b> <b>inductance</b> that is intrinsic to commercial packages used for both MOSFETs and drivers. Parasitic gate and source inductance not only limit the voltage rise time on the MOSFET internal gate structure but can also cause the gate voltage to oscillate. This paper describes a hybrid approach that substantially reduces <b>the</b> <b>parasitic</b> <b>inductance</b> between the driver and MOSFET gate as well as between the MOSFET source and its external connection. A flip chip assembly is used to directly attach the die-form power MOSFET and driver on a PCB. The parasitic inductances are significantly reduced by eliminating bond wires and minimizing lead length. The experimental results demonstrate ultra-fast switching of the power MOSFET with excellent control of the gate-source voltage. I...|$|E
40|$|Inductive {{cross-talk}} within IC packaging {{is becoming}} a significant bottleneck in high-speed inter-chip communication. <b>The</b> <b>parasitic</b> <b>inductance</b> within IC packaging causes bounce on the power supply pins in addition to glitches and rise-time degradation on the signal pins. Until recently, <b>the</b> <b>parasitic</b> <b>inductance</b> problem was addressed by aggressive package design. In this work we present a technique to encode the off-chip data transmission to limit bounce on the supplies and reduce inductive signal coupling due to transitions on neighboring signal lines. Both these performance limiting factors are modeled in a common mathematical framework. Our experimental {{results show that the}} proposed encoding based techniques result in reduced supply bounce and signal degradation due to inductive cross-talk, closely matching the theoretical predictions. We demonstrate that the overall bandwidth of a bus actually increases by 85 % using our technique, even after accounting for the encoding overhead. The asymptotic bus size overhead is between 30 % and 50 %, depending on how stringent the userspecified inductive cross-talk parameters are. ...|$|E
40|$|A {{realistic}} {{power grid}} and pseudo-random signal lines con-nected to on-chip drivers are included for accurate extraction of <b>the</b> <b>parasitic</b> <b>inductance</b> in a 5 -metal layer 0. 25 −µm CMOS technology. A new ring oscillator for {{the extraction of}} signal delay and characteristic impedance is demon-strated. The increase of signal delay due to mutual induc-tance of clock lines is measured directly with S-parameter characterization techniques...|$|E
40|$|Fast {{boosting}} {{of supply}} rails {{is critical for}} near-threshold computing to overcome serial code bottlenecks. A novel supply boosting technique, called Shortstop, boosts a 3 nF core in 26 ns while maintaining acceptable supply voltage droops. <b>The</b> innate <b>parasitic</b> <b>inductance</b> of a dedicated dirty supply rail {{is used as a}} boost-converter and combined with an on-chip boost capacitor. Shortstop boosts a core up to 1. 8 × faster than a header-based approach, while reducing supply droop by 2 - 7 ×...|$|R
40|$|This paper investigates {{different}} {{thermal management}} solutions for GaN HEMT mounted on Printed Circuit Board (PCB) substrates. Wide bandgap (WBG) power semiconductors like GaN devices {{have the ability}} to operate at high switching-frequency (from few 100 kHz to several MHz). To take advantage of their high frequency switching capabilities, <b>the</b> <b>parasitic</b> <b>inductances</b> of power connections as well as the connections between the dies and the gate driver must be minimized. So the majority of GaN chips available on the market are packaged {{so that they can be}} directly attached to a PCB. The embedding technology of GaN dies in PCB substrate is attractive because it offers various interconnection possibilities. However, the low thermal conductivity of glass epoxy will result in high thermal resistance of the substrate. So it is of the first importance to seek technological means in order to improve the cooling of GaN chips soldered or embedded in such PCB structures...|$|R
40|$|Abstract Capacitor <b>parasitic</b> <b>inductance</b> often limits <b>the</b> {{high-frequency}} {{performance of}} Electromagnetic Interference (EMI) lters in both common- and differential-mode ltering domains. However, these limitations {{can be overcome}} {{through the use of}} specially-coupled magnetic windings that effectively nullify <b>the</b> capacitor <b>parasitic</b> <b>inductance.</b> This document explores the use of a single coupled magnetic winding to provide inductance compensation for multiple capacitors (e. g. both differential- and common-mode capacitors) simultaneously, reducing the number of coils previously required. The substantial advantages of this method are illustrated both in a proof-of-concept test circuit and in an improved version of an existing EMI lter. The coupling between multiple inductance compensation windings in a single lter enclosure is also investigated. I...|$|R
40|$|Direct {{measurements}} of propagation delay of single-flux-quantum (SFQ) circuits were performed using SFQ double-oscillator time-to-digital converters. The propagation delay of several SFQ logic gates in our cell library named CONNECT were measured in picosecond resolution. Small discrepancy in the propagation delay of picosecond level was observed between measurement and circuit simulation results. The discrepancy is well explained assuming <b>the</b> <b>parasitic</b> <b>inductance</b> around shunt resistors of Josephson junctions...|$|E
40|$|Submitted {{on behalf}} of EDAA ([URL] audienceInductive {{cross-talk}} within IC packaging is becoming a significant bottleneck in high-speed inter-chip communication. <b>The</b> <b>parasitic</b> <b>inductance</b> within IC packaging causes bounce on the power supply pins in addition to glitches and rise-time degradation on the signal pins. Until recently, <b>the</b> <b>parasitic</b> <b>inductance</b> problem was addressed by aggressive package design. In this work we present a technique to encode the off-chip data transmission to limit bounce on the supplies and reduce inductive signal coupling due to transitions on neighboring signal lines. Both these performance limiting factors are modeled in a common mathematical framework. Our experimental {{results show that the}} proposed encoding based techniques result in reduced supply bounce and signal degradation due to inductive cross-talk, closely matching the theoretical predictions. We demonstrate that the overall bandwidth of a bus actually increases by 85 % using our technique, even after accounting for the encoding overhead. The asymptotic bus size overhead is between 30 % and 50 %, depending on how stringent the user-specified inductive cross-talk parameters are...|$|E
40|$|This paper {{describes}} a simple technique to achieve fine tuning in bandpass impedance matching circuits. The technique {{takes advantage of}} <b>the</b> <b>parasitic</b> <b>inductance</b> of the required bondwire interconnection between the active device and the microstrip circuit using {{the shape of the}} bondwire as the means of tuning. An experimental tuning range of 160 MHz at 20 GHz was obtained for a single bondwire of 0. 5 mm in length. The technique can easily be extended to other applications, which require bondwire interconnects...|$|E
40|$|This paper {{discusses}} <b>the</b> quantification of <b>parasitic</b> components {{inherent in}} {{printed circuit board}} (PCB) wiring, which can be of considerable value in power conversion circuits. <b>The</b> influence of <b>parasitic</b> <b>inductance</b> and mutual coupling are evaluated in terms of electromagnetic compatibility (EMC) for the switching operation of power MOSFETs in a dc-dc buck converter. <b>The</b> <b>parasitic</b> components are identified based on the partial element equivalent circuit (PEEC) method and modeled with circuit simulation. The estimated effect of <b>the</b> <b>parasitic</b> component on <b>the</b> switching operation of a power MOSFET is validated by comparing it with experimental results...|$|R
40|$|In this thesis, a {{half-bridge}} module {{rated at}} 1. 2 kV, 300, 175 °C A employing SiC MOSFETs and SiC Schottky diodes {{has been developed}} and evaluated using computer tools. The developed module emulated a commercial available SiC MOSFET half-bridge module from Cree. As {{a part of the}} design methodology, a literature review of packaging approach and trends specific to unfolding the properties of SiC MOSFETs was conducted and is provided for the reader. The 3 D CAD model of the module was realized in SolidWorks, and <b>the</b> <b>parasitic</b> <b>inductances</b> were extracted in ANSYS Q 3 D. The main contributors to the internal stray inductances were disclosed to be the power terminals and DBC terminals. A test circuit rated at 800 V and 150 A were developed in LTSpice to assess the performance of the developed module. The test-circuit incorporated <b>the</b> extracted <b>parasitic</b> <b>inductances</b> and <b>the</b> device models (supplied by Cree). The turn-on and turn-off times were in the range of 25 to 50 ns, respectively. The study revealed that the power loop inductance gave a notch of 193. 4 V (606. 4 V) at turn-on and an overshoot of 137. 2 V (937. 2 V) at turn-off. In addition, ringing in device waveforms were discussed and verified as being an effect of the power loop inductance resonating with the junction and output capacitances of the devices. The developed module had a power loop inductance of 16. 6 nH, yielding a mismatch of only 1. 6 nH from the real Cree module. The study validates the use of computer tools for investigating power module designs, as well as it being a valuable tool for studying the performance of SiC MOSFET modules...|$|R
40|$|Area {{and power}} have become larger {{motivators}} recently {{than in the}} past in both the general purpose and ASIC environment. With the advent of sub- 45 micron technologies, more transistors can be fit into a specified area, creating much more dense and complex circuitry. There has also been an increased pressure in time-to-market deadlines causing shorter product cycles. These motivators have pushed the necessity for better VLSI-level algorithms that can find the trade-offs involved with minimizing the total area of the circuit while keeping delay constrained. Most VLSI algorithms, such as those used in Cadence, focus only on finding <b>the</b> <b>parasitic</b> capacitances within a circuit, which up until recently have been the dominating forces that cause delays due to stray electric fields. Now that circuits have become much denser and more complex, the magnetic field effects are starting to become significant as well, causing these so-called <b>parasitic</b> <b>inductances.</b> These effects become more profound as technologies get smaller that more accurate algorithms become necessary, yet the speed of them must remain the same. Typically these algorithms are very fast compared {{to other parts of the}} design flow, but the accuracy is becoming much worse. We desire an algorithm that can calculate <b>the</b> <b>parasitic</b> <b>inductances</b> within a circuit efficiently, necessitating both accuracy and speed We use an existing treecode algorithm from previous works provided by Professor Andrew J. Christlieb. We consider this an efficient algorithm in that it ensures the necessary accuracy we desire at reasonable computation speed...|$|R
