// Seed: 2590897255
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    output tri   id_2,
    output tri1  id_3,
    output tri1  id_4,
    output wire  id_5,
    output tri1  id_6,
    input  wand  id_7,
    output tri   id_8,
    input  uwire id_9
);
  wire id_11;
  wire id_12;
  ;
  wire id_13 = id_13;
  wire id_14 = 'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input wand id_2,
    output wor id_3,
    output uwire id_4,
    output wire id_5,
    input tri id_6,
    input wire id_7
);
  wire id_9 = id_6, id_10 = id_7;
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_1,
      id_4,
      id_5,
      id_1,
      id_7,
      id_1,
      id_2
  );
  assign modCall_1.id_9 = 0;
endmodule
