// Generated by CIRCT firtool-1.76.0
module ROB_entry_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeDataA_valid,
               io_writeDataA_is_branch,
  input  [1:0] io_writeDataA_memory_type,
  input  [6:0] io_writeDataA_RD,
  input        io_writeDataA_RD_valid,
  input  [4:0] io_writeDataA_RDold,
  input        io_writeEnableA,
  input  [5:0] io_addrB,
  output       io_readDataB_valid,
               io_readDataB_is_branch,
  output [1:0] io_readDataB_memory_type,
  output [6:0] io_readDataB_RD,
  output       io_readDataB_RD_valid,
  output [4:0] io_readDataB_RDold
);

  wire [16:0] _mem_ext_R0_data;
  mem_64x17 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data
      ({io_writeDataA_RDold,
        io_writeDataA_RD_valid,
        io_writeDataA_RD,
        io_writeDataA_memory_type,
        io_writeDataA_is_branch,
        io_writeDataA_valid})
  );
  assign io_readDataB_valid = _mem_ext_R0_data[0];
  assign io_readDataB_is_branch = _mem_ext_R0_data[1];
  assign io_readDataB_memory_type = _mem_ext_R0_data[3:2];
  assign io_readDataB_RD = _mem_ext_R0_data[10:4];
  assign io_readDataB_RD_valid = _mem_ext_R0_data[11];
  assign io_readDataB_RDold = _mem_ext_R0_data[16:12];
endmodule

