module tri_mode_eth_mac_v5_2 
(
    input           glbl_rstn, 
    input           rx_axi_rstn, 
    input           tx_axi_rstn, 
    input           rx_axi_clk, 
    output          rx_reset_out, 
    output [7:0]    rx_axis_mac_tdata, 
    output          rx_axis_mac_tvalid, 
    output          rx_axis_mac_tlast, 
    output          rx_axis_mac_tuser, 
    output [27:0]   rx_statistics_vector, 
    output          rx_statistics_valid, 
    input           tx_axi_clk, 
    output          tx_reset_out, 
    input  [7:0]    tx_axis_mac_tdata, 
    input           tx_axis_mac_tvalid, 
    input           tx_axis_mac_tlast, 
    input           tx_axis_mac_tuser, 
    output          tx_axis_mac_tready, 
    output          tx_retransmit, 
    output          tx_collision, 
    input  [7:0]    tx_ifg_delay, 
    output [31:0]   tx_statistics_vector, 
    output          tx_statistics_valid, 
    input           pause_req, 
    input  [15:0]   pause_val, 
    output          speed_is_100, 
    output          speed_is_10_100, 
    output [7:0]    gmii_txd, 
    output          gmii_tx_en, 
    output          gmii_tx_er, 
    input           gmii_col, 
    input           gmii_crs, 
    input  [7:0]    gmii_rxd, 
    input           gmii_rx_dv, 
    input           gmii_rx_er, 
    output          mdc_out, 
    input           mdio_in, 
    output          mdio_out, 
    output          mdio_tri, 
    input           bus2ip_clk, 
    input           bus2ip_reset, 
    input  [31:0]   bus2ip_addr, 
    input           bus2ip_cs, 
    input           bus2ip_rdce, 
    input           bus2ip_wrce, 
    input  [31:0]   bus2ip_data, 
    output [31:0]   ip2bus_data, 
    output          ip2bus_wrack, 
    output          ip2bus_rdack, 
    output          ip2bus_error, 
    output          mac_irq 
);
endmodule 