# do DP2_Spring2015.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DP2_Spring2015
# 
# Top level modules:
# 	DP2_Spring2015
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DP2_Spring2015_vlg_sample_tst
# -- Compiling module DP2_Spring2015_vlg_check_tst
# -- Compiling module DP2_Spring2015_vlg_vec_tst
# 
# Top level modules:
# 	DP2_Spring2015_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.DP2_Spring2015_vlg_vec_tst 
# Loading work.DP2_Spring2015_vlg_vec_tst
# Loading work.DP2_Spring2015
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.DP2_Spring2015_vlg_sample_tst
# Loading work.DP2_Spring2015_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port LED[0] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[1] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[2] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[3] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[4] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[5] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[6] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
# ERROR! Vector Mismatch for output port LED[7] :: @time = 190000.000 ps
#      Expected value = 00001111
#      Real value = 11110000
#           8 mismatched vectors : Simulation failed !
# ** Note: $finish    : dp2_spring2015_input_waveform_example.vwf.vt(293)
#    Time: 1 us  Iteration: 0  Instance: /DP2_Spring2015_vlg_vec_tst/tb_out
