
---------- Begin Simulation Statistics ----------
final_tick                               2542224139500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   227766                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.42                       # Real time elapsed on the host
host_tick_rate                              663054785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195724                       # Number of instructions simulated
sim_ops                                       4195724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012214                       # Number of seconds simulated
sim_ticks                                 12214294500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.726636                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  379767                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               812742                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2747                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122550                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            891897                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40014                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239426                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1105093                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72825                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32531                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195724                       # Number of instructions committed
system.cpu.committedOps                       4195724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.818977                       # CPI: cycles per instruction
system.cpu.discardedOps                        315737                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621725                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480886                       # DTB hits
system.cpu.dtb.data_misses                       8901                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419698                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876623                       # DTB read hits
system.cpu.dtb.read_misses                       7894                       # DTB read misses
system.cpu.dtb.write_accesses                  202027                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604263                       # DTB write hits
system.cpu.dtb.write_misses                      1007                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18204                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3706725                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1177091                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693317                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17116115                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171852                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1010582                       # ITB accesses
system.cpu.itb.fetch_acv                          576                       # ITB acv
system.cpu.itb.fetch_hits                     1003395                       # ITB hits
system.cpu.itb.fetch_misses                      7187                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11262909000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9786500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19887500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925940000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12218523000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8196784500     67.08%     67.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4021738500     32.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24414823                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85383      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541347     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839211     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592492     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195724                       # Class of committed instruction
system.cpu.quiesceCycles                        13766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7298708                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22667457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22667457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22667457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22667457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116243.369231                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116243.369231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116243.369231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116243.369231                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12903492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12903492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12903492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12903492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66171.753846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66171.753846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66171.753846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66171.753846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22317960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22317960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116239.375000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116239.375000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12703995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12703995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66166.640625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66166.640625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.281737                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539717805000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.281737                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205109                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205109                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131234                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34910                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89173                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34581                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41365                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11447744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11447744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18183929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160520                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051808                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160088     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160520                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838332538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378460000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476002000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5740672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10242176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5740672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5740672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469996200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368543922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838540122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469996200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469996200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182920102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182920102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182920102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469996200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368543922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021460224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206697750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7491                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123865                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10553                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2048                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2046160500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848929250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13688.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32438.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105618                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.320276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.051776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.835042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35432     42.52%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24566     29.48%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10301     12.36%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4729      5.68%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2425      2.91%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1493      1.79%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.12%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2841      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.952082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.357211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.613208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1334     17.81%     17.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5669     75.67%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.07%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.05%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.53%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6635     88.57%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.35%     89.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              510      6.81%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.39%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.80%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7491                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9566784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7794496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10242176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7927360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12214289500                       # Total gap between requests
system.mem_ctrls.avgGap                      43023.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5099648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7794496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417514740.618052065372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365730169.679468572140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638145412.328153729439                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2589223000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259706250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299728107250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28866.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32127.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419796.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320043360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170076720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570643080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315314100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963755520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5333063070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199288800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7872184650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.505882                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    465657250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11340957250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275018520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146153040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496651260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320403600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963755520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5279591370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244317600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7725890910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.528625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    580184000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11226430500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12207094500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726288                       # number of overall hits
system.cpu.icache.overall_hits::total         1726288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89764                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89764                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89764                       # number of overall misses
system.cpu.icache.overall_misses::total         89764                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5524784500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5524784500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5524784500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5524784500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049428                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049428                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61547.886681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61547.886681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61547.886681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61547.886681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89173                       # number of writebacks
system.cpu.icache.writebacks::total             89173                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89764                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89764                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5435021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5435021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5435021500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5435021500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049428                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60547.897821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60547.897821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60547.897821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60547.897821                       # average overall mshr miss latency
system.cpu.icache.replacements                  89173                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89764                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89764                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5524784500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5524784500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61547.886681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61547.886681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5435021500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5435021500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60547.897821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60547.897821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.844721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89251                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.901928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.844721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3721867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3721867                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337387                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337387                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337387                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106042                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106042                       # number of overall misses
system.cpu.dcache.overall_misses::total        106042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796671500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796671500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796671500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796671500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443429                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073465                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64094.146659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64094.146659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64094.146659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64094.146659                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34734                       # number of writebacks
system.cpu.dcache.writebacks::total             34734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36568                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4423438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4423438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4423438000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4423438000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63670.409074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63670.409074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63670.409074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63670.409074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66983.134061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66983.134061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703082000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703082000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66769.143365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66769.143365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474509000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474509000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61555.655948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61555.655948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59343.083822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59343.083822                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62308000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62308000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078635                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078635                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70804.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70804.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61428000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61428000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078635                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078635                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69804.545455                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69804.545455                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542224139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.390331                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.185711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.390331                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001824                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552139070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 653108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   653102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.83                       # Real time elapsed on the host
host_tick_rate                              643060391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728881                       # Number of instructions simulated
sim_ops                                       7728881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007610                       # Number of seconds simulated
sim_ticks                                  7610060000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.719255                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181790                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               469508                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12383                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             71164                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            483826                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22318                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          184853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           162535                       # Number of indirect misses.
system.cpu.branchPred.lookups                  653945                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81162                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19991                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793724                       # Number of instructions committed
system.cpu.committedOps                       2793724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.396290                       # CPI: cycles per instruction
system.cpu.discardedOps                        266230                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   353883                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       879537                       # DTB hits
system.cpu.dtb.data_misses                       2286                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   236715                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       546966                       # DTB read hits
system.cpu.dtb.read_misses                       1816                       # DTB read misses
system.cpu.dtb.write_accesses                  117168                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332571                       # DTB write hits
system.cpu.dtb.write_misses                       470                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205127                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2410699                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            721829                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           384369                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10525653                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185312                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  595155                       # ITB accesses
system.cpu.itb.fetch_acv                          183                       # ITB acv
system.cpu.itb.fetch_hits                      593538                       # ITB hits
system.cpu.itb.fetch_misses                      1617                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4343     82.35%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      3.62%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.82%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5274                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7335                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       98                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1824     38.83%     38.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2826     60.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4698                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1821     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1821     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3690                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5144837500     67.58%     67.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73384500      0.96%     68.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8819500      0.12%     68.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2385656000     31.34%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7612697500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998355                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644374                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785441                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  10                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.551653                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706349                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5903090000     77.54%     77.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1512095500     19.86%     97.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            197512000      2.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15075746                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        98                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108402      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700767     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4409      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470558     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295739     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40196      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793724                       # Class of committed instruction
system.cpu.quiesceCycles                       144374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4550093                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2982606409                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2982606409                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2982606409                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2982606409                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118272.916528                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118272.916528                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118272.916528                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118272.916528                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           316                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   105.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1720280492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1720280492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1720280492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1720280492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68216.372908                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68216.372908                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68216.372908                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68216.372908                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7609968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7609968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115302.545455                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115302.545455                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4309968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4309968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65302.545455                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65302.545455                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2974996441                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2974996441                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118280.710918                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118280.710918                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1715970524                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1715970524                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68224.018925                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68224.018925                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              81230                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38932                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67684                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9396                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10364                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67685                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12815                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8662848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8662848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2361152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2363744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12636320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117489                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001430                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117321     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     168      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117489                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2529500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           669143861                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          127113000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          359876250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1479232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5810304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4331072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4331072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2491648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2491648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38932                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38932                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569124554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194378494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763503047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569124554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569124554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      327415027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327415027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      327415027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569124554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194378494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1090918074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000334656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              250841                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106553                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   958                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1346591500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  436160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2982191500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15436.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34186.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73807                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    452                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.644370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.449189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.831175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22871     40.51%     40.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17014     30.14%     70.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7172     12.70%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3172      5.62%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1839      3.26%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          932      1.65%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          572      1.01%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          430      0.76%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2450      4.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.423977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.658998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.965631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1576     24.25%     24.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              46      0.71%     24.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            116      1.79%     26.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           647      9.96%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3435     52.86%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           427      6.57%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           108      1.66%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            68      1.05%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35      0.54%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.156097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          6024     92.71%     92.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           423      6.51%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            35      0.54%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             9      0.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6498                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5582848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6757824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5810304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6819392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       888.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    896.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7610060000                       # Total gap between requests
system.mem_ctrls.avgGap                      38563.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4110080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1472768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6757824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 540085097.883590936661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193529091.754861325026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 888011921.062383174896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2165815250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    816376250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191249361500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32004.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35321.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1794875.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            224817180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119481780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333323760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          288321480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     601117920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3093266310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        319451040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4979779470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.367964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    803079750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    254280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6558022000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178564260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94905360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           290026800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          263291580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     601117920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3219665520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        213009600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4860581040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.704694                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    525604750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    254280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6835497000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               211000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131326409                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1484000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              726000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 196                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            98                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     787755.102041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    289264.649318                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           98    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       225500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              98                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9837731000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     77200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1035593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1035593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1035593                       # number of overall hits
system.cpu.icache.overall_hits::total         1035593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67685                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67685                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67685                       # number of overall misses
system.cpu.icache.overall_misses::total         67685                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4442261000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4442261000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4442261000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4442261000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1103278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1103278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1103278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1103278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061349                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65631.395435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65631.395435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65631.395435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65631.395435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67684                       # number of writebacks
system.cpu.icache.writebacks::total             67684                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67685                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67685                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67685                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67685                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4374576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4374576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4374576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4374576000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061349                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64631.395435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64631.395435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64631.395435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64631.395435                       # average overall mshr miss latency
system.cpu.icache.replacements                  67684                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1035593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1035593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67685                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67685                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4442261000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4442261000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1103278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1103278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65631.395435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65631.395435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67685                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67685                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4374576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4374576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64631.395435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64631.395435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1154321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67684                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.054562                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2274241                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2274241                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       815032                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           815032                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       815032                       # number of overall hits
system.cpu.dcache.overall_hits::total          815032                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33948                       # number of overall misses
system.cpu.dcache.overall_misses::total         33948                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2244061500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2244061500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2244061500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2244061500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       848980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       848980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       848980                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       848980                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66102.907388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66102.907388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66102.907388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66102.907388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13780                       # number of writebacks
system.cpu.dcache.writebacks::total             13780                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1520584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1520584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1520584000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1520584000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138676000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138676000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66962.480183                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66962.480183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66962.480183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66962.480183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94983.561644                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94983.561644                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23110                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       513248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          513248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1025641500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1025641500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72457.894737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72457.894737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    898764500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    898764500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138676000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138676000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72874.766886                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72874.766886                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189967.123288                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189967.123288                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1218420000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1218420000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61558.126610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61558.126610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    621819500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    621819500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032263                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032263                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59934.409639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59934.409639                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6633                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6633                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          419                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          419                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32677500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32677500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059416                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059416                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77989.260143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77989.260143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77028.708134                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77028.708134                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6919                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6919                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9914931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895819                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              832475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.017609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1749015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1749015                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3194923316500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442357                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   442357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.30                       # Real time elapsed on the host
host_tick_rate                              364327197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   780451863                       # Number of instructions simulated
sim_ops                                     780451863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.642784                       # Number of seconds simulated
sim_ticks                                642784246000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.772572                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18958224                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22102898                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2258                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5288092                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22443759                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             733617                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1819621                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1086004                       # Number of indirect misses.
system.cpu.branchPred.lookups                32694581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4221861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       346118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   772722982                       # Number of instructions committed
system.cpu.committedOps                     772722982                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.662873                       # CPI: cycles per instruction
system.cpu.discardedOps                      14276446                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                173246990                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    174798284                       # DTB hits
system.cpu.dtb.data_misses                       4894                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124050336                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    124763901                       # DTB read hits
system.cpu.dtb.read_misses                       4211                       # DTB read misses
system.cpu.dtb.write_accesses                49196654                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50034383                       # DTB write hits
system.cpu.dtb.write_misses                       683                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              510228                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          592141753                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134591914                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52791300                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       602347399                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601369                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               116227048                       # ITB accesses
system.cpu.itb.fetch_acv                        75714                       # ITB acv
system.cpu.itb.fetch_hits                   116197718                       # ITB hits
system.cpu.itb.fetch_misses                     29330                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13885     82.40%     82.76% # number of callpals executed
system.cpu.kern.callpal::rdps                    1456      8.64%     91.40% # number of callpals executed
system.cpu.kern.callpal::rti                     1219      7.23%     98.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16851                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      46891                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4399     27.88%     27.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      17      0.11%     27.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     658      4.17%     32.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10704     67.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15778                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4360     46.40%     46.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       17      0.18%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      658      7.00%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4361     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9396                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             630672343500     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                30315000      0.00%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               903403000      0.14%     98.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10607171000      1.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         642213232500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991134                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.407418                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.595513                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1154                      
system.cpu.kern.mode_good::user                  1152                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1276                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1152                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.904389                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.949013                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20632456500      3.21%      3.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         621498916000     96.77%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             81808000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1284940173                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48736857      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               546945151     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5186752      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                505040      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              121285709     15.70%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49801639      6.44%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12294      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9063      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               240125      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                772722982                       # Class of committed instruction
system.cpu.quiesceCycles                       628319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       682592774                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7598                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5486555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10973065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033421972                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033421972                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033421972                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033421972                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117845.376529                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117845.376529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117845.376529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117845.376529                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            93                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169707346                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169707346                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169707346                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169707346                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67789.472385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67789.472385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67789.472385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67789.472385                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4754484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4754484                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121909.846154                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121909.846154                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2804484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2804484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71909.846154                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71909.846154                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028667488                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028667488                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117836.169145                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117836.169145                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166902862                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166902862                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67780.138360                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67780.138360                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 448                       # Transaction distribution
system.membus.trans_dist::ReadResp            5334145                       # Transaction distribution
system.membus.trans_dist::WriteReq               1210                       # Transaction distribution
system.membus.trans_dist::WriteResp              1210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       226626                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5055653                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204231                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135597                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135597                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5055653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        278044                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15160842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15160842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1240810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1244126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16439480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    646732096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    646732096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6715                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39872768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39879483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               687713531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6154                       # Total snoops (count)
system.membus.snoopTraffic                     393856                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5488172                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001384                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037182                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5480574     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7598      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5488172                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3460000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32535804390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2238785500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26694256750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      323170304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26470528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          349640960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    323170304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     323170304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14504064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14504064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5049536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          413602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5463140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       226626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         502766373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41181047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543947619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    502766373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        502766373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22564436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22564436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22564436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        502766373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41181047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566512055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5237177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4892017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    410985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000637052500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       323446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       323446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15682518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4917623                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5463140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5274875                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5463140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5274875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            868863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            532248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            221891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           225139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           304290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           384526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           420761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           743073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            847058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            185662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            535769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            283855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           301214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           355861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           417311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           242708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           736872                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56328808250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26515020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155760133250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10622.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29372.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        41                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4499232                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4256065                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5463140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5274875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5130897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 311658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 323791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 325287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 323940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 323659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 323856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 323857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 323789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 323661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 323385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 323568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 323601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    141                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1784878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.936545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.504037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.210676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       432631     24.24%     24.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       411530     23.06%     47.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       241663     13.54%     60.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158476      8.88%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110566      6.19%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91766      5.14%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61397      3.44%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46234      2.59%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230615     12.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1784878                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       323446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.395321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.113885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.186045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          30795      9.52%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        291471     90.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           800      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           195      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            82      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            48      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        323446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       323446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.643528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           294131     90.94%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2579      0.80%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22615      6.99%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2540      0.79%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1416      0.44%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              126      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        323446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              339392256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10248704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335179200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               349640960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337592000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       528.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       521.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    525.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  642782242000                       # Total gap between requests
system.mem_ctrls.avgGap                      59860.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    313089088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26303040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335179200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 487082703.019451439381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40920480.182397007942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 199.133691898230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 521448996.433556079865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5049536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       413602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5274875                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 141126075750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14633827750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       229750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15631094595000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27948.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35381.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    114875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2963310.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6268577280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3331827840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19456357200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14026823820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50740375920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     230713840110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52543811520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       377081613690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.637921                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 134337954000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21463780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 486982512000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6475480200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3441784170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18407091360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13311229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50740375920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227393060580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55340257440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       375109279350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.569497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 141792104500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21463780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 479528361500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  487                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 487                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18426                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18426                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          407                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108851                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1734500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2106000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89945972                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              691500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1016500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131173.480649                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       280000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    642462245500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    112496950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        112496950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    112496950                       # number of overall hits
system.cpu.icache.overall_hits::total       112496950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5055652                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5055652                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5055652                       # number of overall misses
system.cpu.icache.overall_misses::total       5055652                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 314494978500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 314494978500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 314494978500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 314494978500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    117552602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    117552602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    117552602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    117552602                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62206.611234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62206.611234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62206.611234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62206.611234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5055653                       # number of writebacks
system.cpu.icache.writebacks::total           5055653                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5055652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5055652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5055652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5055652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 309439325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 309439325500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 309439325500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 309439325500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61206.611037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61206.611037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61206.611037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61206.611037                       # average overall mshr miss latency
system.cpu.icache.replacements                5055653                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    112496950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       112496950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5055652                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5055652                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 314494978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 314494978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    117552602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    117552602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62206.611234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62206.611234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5055652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5055652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 309439325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 309439325500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61206.611037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61206.611037                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           117560609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5056165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.250944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         240160857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        240160857                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    169017012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        169017012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    169017012                       # number of overall hits
system.cpu.dcache.overall_hits::total       169017012                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       554989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         554989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       554989                       # number of overall misses
system.cpu.dcache.overall_misses::total        554989                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37113970500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37113970500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37113970500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37113970500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    169572001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    169572001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    169572001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    169572001                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66873.344337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66873.344337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66873.344337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66873.344337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       209410                       # number of writebacks
system.cpu.dcache.writebacks::total            209410                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142846                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       412143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       412143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       412143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       412143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1658                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1658                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27690369500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27690369500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27690369500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27690369500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     88170500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     88170500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67186.315187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67186.315187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67186.315187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67186.315187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53178.829916                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53178.829916                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 413602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    119466847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       119466847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       311764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        311764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21618953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21618953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    119778611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    119778611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69343.968515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69343.968515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       276543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       276543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          448                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          448                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18978996500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18978996500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     88170500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88170500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68629.459071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68629.459071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196809.151786                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196809.151786                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49550165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49550165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15495017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15495017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49793390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49793390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63706.516600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63706.516600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107625                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107625                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8711373000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8711373000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64243.163717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64243.163717                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10760                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10760                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1464                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1464                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    107675500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107675500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.119764                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.119764                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73548.838798                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73548.838798                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1463                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1463                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    106137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    106137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.119683                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.119683                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72547.505126                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72547.505126                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12202                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12202                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12202                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12202                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 642784246000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           169505229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            414626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            408.814761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          780                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         339606456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        339606456                       # Number of data accesses

---------- End Simulation Statistics   ----------
