ARM GAS   			page 1


   1              	 .cpu cortex-m4
   2              	 .arch armv7e-m
   3              	 .fpu fpv4-sp-d16
   4              	 .eabi_attribute 27,1
   5              	 .eabi_attribute 28,1
   6              	 .eabi_attribute 23,1
   7              	 .eabi_attribute 24,1
   8              	 .eabi_attribute 25,1
   9              	 .eabi_attribute 26,1
  10              	 .eabi_attribute 30,2
  11              	 .eabi_attribute 34,1
  12              	 .eabi_attribute 18,4
  13              	 .file "dac.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .file 1 "Core/Src/dac.c"
  18              	 .section .text.MX_DAC1_Init,"ax",%progbits
  19              	 .align 1
  20              	 .p2align 2,,3
  21              	 .global MX_DAC1_Init
  22              	 .syntax unified
  23              	 .thumb
  24              	 .thumb_func
  26              	MX_DAC1_Init:
  27              	.LFB361:
   1:Core/Src/dac.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dac.c **** /**
   3:Core/Src/dac.c ****   ******************************************************************************
   4:Core/Src/dac.c ****   * @file    dac.c
   5:Core/Src/dac.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dac.c ****   *          of the DAC instances.
   7:Core/Src/dac.c ****   ******************************************************************************
   8:Core/Src/dac.c ****   * @attention
   9:Core/Src/dac.c ****   *
  10:Core/Src/dac.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/dac.c ****   * All rights reserved.
  12:Core/Src/dac.c ****   *
  13:Core/Src/dac.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dac.c ****   * in the root directory of this software component.
  15:Core/Src/dac.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dac.c ****   *
  17:Core/Src/dac.c ****   ******************************************************************************
  18:Core/Src/dac.c ****   */
  19:Core/Src/dac.c **** /* USER CODE END Header */
  20:Core/Src/dac.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/dac.c **** #include "dac.h"
  22:Core/Src/dac.c **** 
  23:Core/Src/dac.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/dac.c **** 
  25:Core/Src/dac.c **** /* USER CODE END 0 */
  26:Core/Src/dac.c **** 
  27:Core/Src/dac.c **** DAC_HandleTypeDef hdac1;
  28:Core/Src/dac.c **** 
  29:Core/Src/dac.c **** /* DAC1 init function */
  30:Core/Src/dac.c **** void MX_DAC1_Init(void)
  31:Core/Src/dac.c **** {
ARM GAS   			page 2


  28              	 .loc 1 31 1 view-0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32:Core/Src/dac.c **** 
  33:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_Init 0 */
  34:Core/Src/dac.c **** 
  35:Core/Src/dac.c ****   /* USER CODE END DAC1_Init 0 */
  36:Core/Src/dac.c **** 
  37:Core/Src/dac.c ****   DAC_ChannelConfTypeDef sConfig = {0};
  32              	 .loc 1 37 3 view .LVU1
  31:Core/Src/dac.c **** 
  33              	 .loc 1 31 1 is_stmt 0 view .LVU2
  34 0000 00B5     	 push {lr}
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 14,-4
  37 0002 8FB0     	 sub sp,sp,#60
  38              	 .cfi_def_cfa_offset 64
  39              	 .loc 1 37 26 view .LVU3
  40 0004 3022     	 movs r2,#48
  41 0006 0021     	 movs r1,#0
  42 0008 02A8     	 add r0,sp,#8
  43 000a FFF7FEFF 	 bl memset
  44              	.LVL0:
  38:Core/Src/dac.c **** 
  39:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_Init 1 */
  40:Core/Src/dac.c **** 
  41:Core/Src/dac.c ****   /* USER CODE END DAC1_Init 1 */
  42:Core/Src/dac.c **** 
  43:Core/Src/dac.c ****   /** DAC Initialization
  44:Core/Src/dac.c ****   */
  45:Core/Src/dac.c ****   hdac1.Instance = DAC1;
  45              	 .loc 1 45 3 is_stmt 1 view .LVU4
  46              	 .loc 1 45 18 is_stmt 0 view .LVU5
  47 000e 2848     	 ldr r0,.L29
  48 0010 284B     	 ldr r3,.L29+4
  49 0012 0360     	 str r3,[r0]
  46:Core/Src/dac.c ****   if (HAL_DAC_Init(&hdac1) != HAL_OK)
  50              	 .loc 1 46 3 is_stmt 1 view .LVU6
  51              	 .loc 1 46 7 is_stmt 0 view .LVU7
  52 0014 FFF7FEFF 	 bl HAL_DAC_Init
  53              	.LVL1:
  54              	 .loc 1 46 6 discriminator 1 view .LVU8
  55 0018 0028     	 cmp r0,#0
  56 001a 38D1     	 bne .L24
  57              	.L2:
  47:Core/Src/dac.c ****   {
  48:Core/Src/dac.c ****     Error_Handler();
  49:Core/Src/dac.c ****   }
  50:Core/Src/dac.c **** 
  51:Core/Src/dac.c ****   /** DAC channel OUT1 config
  52:Core/Src/dac.c ****   */
  53:Core/Src/dac.c ****   sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
  58              	 .loc 1 53 3 is_stmt 1 view .LVU9
  54:Core/Src/dac.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
  59              	 .loc 1 54 33 is_stmt 0 view .LVU10
  60 001c 0022     	 movs r2,#0
ARM GAS   			page 3


  53:Core/Src/dac.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
  61              	 .loc 1 53 29 view .LVU11
  62 001e 4FF40040 	 mov r0,#32768
  55:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = DISABLE;
  56:Core/Src/dac.c ****   sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
  57:Core/Src/dac.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_HRTIM_RST_TRG2;
  58:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_HRTIM_STEP_TRG2;
  59:Core/Src/dac.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  60:Core/Src/dac.c ****   sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
  63              	 .loc 1 60 39 view .LVU12
  64 0022 0421     	 movs r1,#4
  57:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_HRTIM_STEP_TRG2;
  65              	 .loc 1 57 23 view .LVU13
  66 0024 2A23     	 movs r3,#42
  67              	 .loc 1 60 39 view .LVU14
  68 0026 CDE90721 	 strd r2,r1,[sp,#28]
  53:Core/Src/dac.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
  69              	 .loc 1 53 29 view .LVU15
  70 002a 0290     	 str r0,[sp,#8]
  54:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = DISABLE;
  71              	 .loc 1 54 3 is_stmt 1 view .LVU16
  55:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = DISABLE;
  72              	 .loc 1 55 3 view .LVU17
  61:Core/Src/dac.c ****   sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  62:Core/Src/dac.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
  73              	 .loc 1 62 7 is_stmt 0 view .LVU18
  74 002c 02A9     	 add r1,sp,#8
  75 002e 2048     	 ldr r0,.L29
  54:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = DISABLE;
  76              	 .loc 1 54 33 view .LVU19
  77 0030 ADF80C20 	 strh r2,[sp,#12]
  56:Core/Src/dac.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_HRTIM_RST_TRG2;
  78              	 .loc 1 56 3 is_stmt 1 view .LVU20
  57:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_HRTIM_STEP_TRG2;
  79              	 .loc 1 57 23 is_stmt 0 view .LVU21
  80 0034 CDE90423 	 strd r2,r3,[sp,#16]
  58:Core/Src/dac.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  81              	 .loc 1 58 3 is_stmt 1 view .LVU22
  58:Core/Src/dac.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  82              	 .loc 1 58 24 is_stmt 0 view .LVU23
  83 0038 0693     	 str r3,[sp,#24]
  59:Core/Src/dac.c ****   sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
  84              	 .loc 1 59 3 is_stmt 1 view .LVU24
  61:Core/Src/dac.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
  85              	 .loc 1 61 3 view .LVU25
  61:Core/Src/dac.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
  86              	 .loc 1 61 28 is_stmt 0 view .LVU26
  87 003a 0992     	 str r2,[sp,#36]
  88              	 .loc 1 62 3 is_stmt 1 view .LVU27
  89              	 .loc 1 62 7 is_stmt 0 view .LVU28
  90 003c FFF7FEFF 	 bl HAL_DAC_ConfigChannel
  91              	.LVL2:
  92              	 .loc 1 62 6 discriminator 1 view .LVU29
  93 0040 98BB     	 cbnz r0,.L25
  94              	.L3:
  63:Core/Src/dac.c ****   {
  64:Core/Src/dac.c ****     Error_Handler();
ARM GAS   			page 4


  65:Core/Src/dac.c ****   }
  66:Core/Src/dac.c **** 
  67:Core/Src/dac.c ****   /** Configure Sawtooth wave generation on DAC OUT1
  68:Core/Src/dac.c ****   */
  69:Core/Src/dac.c ****   if (HAL_DACEx_SawtoothWaveGenerate(&hdac1, DAC_CHANNEL_1, DAC_SAWTOOTH_POLARITY_DECREMENT, 2300, 
  95              	 .loc 1 69 3 is_stmt 1 view .LVU30
  96              	 .loc 1 69 7 is_stmt 0 view .LVU31
  97 0042 4FF4FA73 	 mov r3,#500
  98 0046 0022     	 movs r2,#0
  99 0048 0093     	 str r3,[sp]
 100 004a 1948     	 ldr r0,.L29
 101 004c 40F6FC03 	 movw r3,#2300
 102 0050 1146     	 mov r1,r2
 103 0052 FFF7FEFF 	 bl HAL_DACEx_SawtoothWaveGenerate
 104              	.LVL3:
 105              	 .loc 1 69 6 discriminator 1 view .LVU32
 106 0056 28BB     	 cbnz r0,.L26
 107              	.L4:
  70:Core/Src/dac.c ****   {
  71:Core/Src/dac.c ****     Error_Handler();
  72:Core/Src/dac.c ****   }
  73:Core/Src/dac.c **** 
  74:Core/Src/dac.c ****   /** DAC channel OUT2 config
  75:Core/Src/dac.c ****   */
  76:Core/Src/dac.c ****   sConfig.DAC_DMADoubleDataMode = ENABLE;
 108              	 .loc 1 76 3 is_stmt 1 view .LVU33
  77:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = ENABLE;
 109              	 .loc 1 77 3 view .LVU34
  78:Core/Src/dac.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_HRTIM_RST_TRG1;
 110              	 .loc 1 78 23 is_stmt 0 view .LVU35
 111 0058 2623     	 movs r3,#38
  76:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = ENABLE;
 112              	 .loc 1 76 33 view .LVU36
 113 005a 40F2011C 	 movw ip,#257
  79:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_HRTIM_STEP_TRG1;
  80:Core/Src/dac.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 114              	 .loc 1 80 7 view .LVU37
 115 005e 1448     	 ldr r0,.L29
  76:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = ENABLE;
 116              	 .loc 1 76 33 view .LVU38
 117 0060 ADF80CC0 	 strh ip,[sp,#12]
  78:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_HRTIM_STEP_TRG1;
 118              	 .loc 1 78 3 is_stmt 1 view .LVU39
 119              	 .loc 1 80 7 is_stmt 0 view .LVU40
 120 0064 1022     	 movs r2,#16
 121 0066 02A9     	 add r1,sp,#8
  79:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_HRTIM_STEP_TRG1;
 122              	 .loc 1 79 24 view .LVU41
 123 0068 CDE90533 	 strd r3,r3,[sp,#20]
 124              	 .loc 1 80 3 is_stmt 1 view .LVU42
 125              	 .loc 1 80 7 is_stmt 0 view .LVU43
 126 006c FFF7FEFF 	 bl HAL_DAC_ConfigChannel
 127              	.LVL4:
 128              	 .loc 1 80 6 discriminator 1 view .LVU44
 129 0070 A8B9     	 cbnz r0,.L27
 130              	.L5:
  81:Core/Src/dac.c ****   {
ARM GAS   			page 5


  82:Core/Src/dac.c ****     Error_Handler();
  83:Core/Src/dac.c ****   }
  84:Core/Src/dac.c **** 
  85:Core/Src/dac.c ****   /** Configure Sawtooth wave generation on DAC OUT2
  86:Core/Src/dac.c ****   */
  87:Core/Src/dac.c ****   if (HAL_DACEx_SawtoothWaveGenerate(&hdac1, DAC_CHANNEL_2, DAC_SAWTOOTH_POLARITY_INCREMENT, 2300, 
 131              	 .loc 1 87 3 is_stmt 1 view .LVU45
 132              	 .loc 1 87 7 is_stmt 0 view .LVU46
 133 0072 1423     	 movs r3,#20
 134 0074 0093     	 str r3,[sp]
 135 0076 0E48     	 ldr r0,.L29
 136 0078 40F6FC03 	 movw r3,#2300
 137 007c 4FF48052 	 mov r2,#4096
 138 0080 1021     	 movs r1,#16
 139 0082 FFF7FEFF 	 bl HAL_DACEx_SawtoothWaveGenerate
 140              	.LVL5:
 141              	 .loc 1 87 6 discriminator 1 view .LVU47
 142 0086 28B9     	 cbnz r0,.L28
  88:Core/Src/dac.c ****   {
  89:Core/Src/dac.c ****     Error_Handler();
  90:Core/Src/dac.c ****   }
  91:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_Init 2 */
  92:Core/Src/dac.c **** 
  93:Core/Src/dac.c ****   /* USER CODE END DAC1_Init 2 */
  94:Core/Src/dac.c **** 
  95:Core/Src/dac.c **** }
 143              	 .loc 1 95 1 view .LVU48
 144 0088 0FB0     	 add sp,sp,#60
 145              	 .cfi_remember_state
 146              	 .cfi_def_cfa_offset 4
 147              	 
 148 008a 5DF804FB 	 ldr pc,[sp],#4
 149              	.L24:
 150              	 .cfi_restore_state
  48:Core/Src/dac.c ****   }
 151              	 .loc 1 48 5 is_stmt 1 view .LVU49
 152 008e FFF7FEFF 	 bl Error_Handler
 153              	.LVL6:
 154 0092 C3E7     	 b .L2
 155              	.L28:
  89:Core/Src/dac.c ****   }
 156              	 .loc 1 89 5 view .LVU50
 157 0094 FFF7FEFF 	 bl Error_Handler
 158              	.LVL7:
 159              	 .loc 1 95 1 is_stmt 0 view .LVU51
 160 0098 0FB0     	 add sp,sp,#60
 161              	 .cfi_remember_state
 162              	 .cfi_def_cfa_offset 4
 163              	 
 164 009a 5DF804FB 	 ldr pc,[sp],#4
 165              	.L27:
 166              	 .cfi_restore_state
  82:Core/Src/dac.c ****   }
 167              	 .loc 1 82 5 is_stmt 1 view .LVU52
 168 009e FFF7FEFF 	 bl Error_Handler
 169              	.LVL8:
 170 00a2 E6E7     	 b .L5
ARM GAS   			page 6


 171              	.L26:
  71:Core/Src/dac.c ****   }
 172              	 .loc 1 71 5 view .LVU53
 173 00a4 FFF7FEFF 	 bl Error_Handler
 174              	.LVL9:
 175 00a8 D6E7     	 b .L4
 176              	.L25:
  64:Core/Src/dac.c ****   }
 177              	 .loc 1 64 5 view .LVU54
 178 00aa FFF7FEFF 	 bl Error_Handler
 179              	.LVL10:
 180 00ae C8E7     	 b .L3
 181              	.L30:
 182              	 .align 2
 183              	.L29:
 184 00b0 00000000 	 .word hdac1
 185 00b4 00080050 	 .word 1342179328
 186              	 .cfi_endproc
 187              	.LFE361:
 189              	 .section .text.HAL_DAC_MspInit,"ax",%progbits
 190              	 .align 1
 191              	 .p2align 2,,3
 192              	 .global HAL_DAC_MspInit
 193              	 .syntax unified
 194              	 .thumb
 195              	 .thumb_func
 197              	HAL_DAC_MspInit:
 198              	.LVL11:
 199              	.LFB362:
  96:Core/Src/dac.c **** 
  97:Core/Src/dac.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
  98:Core/Src/dac.c **** {
 200              	 .loc 1 98 1 view-0
 201              	 .cfi_startproc
 202              	 
 203              	 
  99:Core/Src/dac.c **** 
 100:Core/Src/dac.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 204              	 .loc 1 100 3 view .LVU56
  98:Core/Src/dac.c **** 
 205              	 .loc 1 98 1 is_stmt 0 view .LVU57
 206 0000 10B5     	 push {r4,lr}
 207              	 .cfi_def_cfa_offset 8
 208              	 .cfi_offset 4,-8
 209              	 .cfi_offset 14,-4
 101:Core/Src/dac.c ****   if(dacHandle->Instance==DAC1)
 210              	 .loc 1 101 5 view .LVU58
 211 0002 1B4B     	 ldr r3,.L35
 212 0004 0268     	 ldr r2,[r0]
  98:Core/Src/dac.c **** 
 213              	 .loc 1 98 1 view .LVU59
 214 0006 88B0     	 sub sp,sp,#32
 215              	 .cfi_def_cfa_offset 40
 100:Core/Src/dac.c ****   if(dacHandle->Instance==DAC1)
 216              	 .loc 1 100 20 view .LVU60
 217 0008 0024     	 movs r4,#0
 218              	 .loc 1 101 5 view .LVU61
ARM GAS   			page 7


 219 000a 9A42     	 cmp r2,r3
 100:Core/Src/dac.c ****   if(dacHandle->Instance==DAC1)
 220              	 .loc 1 100 20 view .LVU62
 221 000c CDE90244 	 strd r4,r4,[sp,#8]
 222 0010 CDE90444 	 strd r4,r4,[sp,#16]
 223 0014 0694     	 str r4,[sp,#24]
 224              	 .loc 1 101 3 is_stmt 1 view .LVU63
 225              	 .loc 1 101 5 is_stmt 0 view .LVU64
 226 0016 01D0     	 beq .L34
 102:Core/Src/dac.c ****   {
 103:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspInit 0 */
 104:Core/Src/dac.c **** 
 105:Core/Src/dac.c ****   /* USER CODE END DAC1_MspInit 0 */
 106:Core/Src/dac.c ****     /* DAC1 clock enable */
 107:Core/Src/dac.c ****     __HAL_RCC_DAC1_CLK_ENABLE();
 108:Core/Src/dac.c **** 
 109:Core/Src/dac.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 111:Core/Src/dac.c ****     PA4     ------> DAC1_OUT1
 112:Core/Src/dac.c ****     PA5     ------> DAC1_OUT2
 113:Core/Src/dac.c ****     */
 114:Core/Src/dac.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 115:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 116:Core/Src/dac.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/dac.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 118:Core/Src/dac.c **** 
 119:Core/Src/dac.c ****     /* DAC1 interrupt Init */
 120:Core/Src/dac.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 121:Core/Src/dac.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 122:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspInit 1 */
 123:Core/Src/dac.c **** 
 124:Core/Src/dac.c ****   /* USER CODE END DAC1_MspInit 1 */
 125:Core/Src/dac.c ****   }
 126:Core/Src/dac.c **** }
 227              	 .loc 1 126 1 view .LVU65
 228 0018 08B0     	 add sp,sp,#32
 229              	 .cfi_remember_state
 230              	 .cfi_def_cfa_offset 8
 231              	 
 232 001a 10BD     	 pop {r4,pc}
 233              	.L34:
 234              	 .cfi_restore_state
 107:Core/Src/dac.c **** 
 235              	 .loc 1 107 5 is_stmt 1 view .LVU66
 236              	.LBB2:
 107:Core/Src/dac.c **** 
 237              	 .loc 1 107 5 view .LVU67
 107:Core/Src/dac.c **** 
 238              	 .loc 1 107 5 view .LVU68
 239 001c 03F17043 	 add r3,r3,#-268435456
 240 0020 03F50233 	 add r3,r3,#133120
 241              	.LBE2:
 117:Core/Src/dac.c **** 
 242              	 .loc 1 117 5 is_stmt 0 view .LVU69
 243 0024 02A9     	 add r1,sp,#8
 244              	.LBB3:
 107:Core/Src/dac.c **** 
ARM GAS   			page 8


 245              	 .loc 1 107 5 view .LVU70
 246 0026 DA6C     	 ldr r2,[r3,#76]
 247 0028 42F48032 	 orr r2,r2,#65536
 248 002c DA64     	 str r2,[r3,#76]
 107:Core/Src/dac.c **** 
 249              	 .loc 1 107 5 is_stmt 1 view .LVU71
 250 002e DA6C     	 ldr r2,[r3,#76]
 251 0030 02F48032 	 and r2,r2,#65536
 252 0034 0092     	 str r2,[sp]
 107:Core/Src/dac.c **** 
 253              	 .loc 1 107 5 view .LVU72
 254 0036 009A     	 ldr r2,[sp]
 255              	.LBE3:
 107:Core/Src/dac.c **** 
 256              	 .loc 1 107 5 view .LVU73
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 257              	 .loc 1 109 5 view .LVU74
 258              	.LBB4:
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 259              	 .loc 1 109 5 view .LVU75
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 260              	 .loc 1 109 5 view .LVU76
 261 0038 DA6C     	 ldr r2,[r3,#76]
 262 003a 42F00102 	 orr r2,r2,#1
 263 003e DA64     	 str r2,[r3,#76]
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 264              	 .loc 1 109 5 view .LVU77
 265 0040 DB6C     	 ldr r3,[r3,#76]
 266 0042 03F00103 	 and r3,r3,#1
 267 0046 0193     	 str r3,[sp,#4]
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 268              	 .loc 1 109 5 view .LVU78
 269              	.LBE4:
 114:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 270              	 .loc 1 114 25 is_stmt 0 view .LVU79
 271 0048 3022     	 movs r2,#48
 272 004a 0323     	 movs r3,#3
 117:Core/Src/dac.c **** 
 273              	 .loc 1 117 5 view .LVU80
 274 004c 4FF09040 	 mov r0,#1207959552
 275              	.LVL12:
 114:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 276              	 .loc 1 114 25 view .LVU81
 277 0050 CDE90223 	 strd r2,[sp,#8]
 278              	.LBB5:
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 279              	 .loc 1 109 5 view .LVU82
 280 0054 019B     	 ldr r3,[sp,#4]
 281              	.LBE5:
 109:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 282              	 .loc 1 109 5 is_stmt 1 view .LVU83
 114:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 283              	 .loc 1 114 5 view .LVU84
 115:Core/Src/dac.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 284              	 .loc 1 115 5 view .LVU85
 116:Core/Src/dac.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              	 .loc 1 116 5 view .LVU86
ARM GAS   			page 9


 117:Core/Src/dac.c **** 
 286              	 .loc 1 117 5 view .LVU87
 287 0056 FFF7FEFF 	 bl HAL_GPIO_Init
 288              	.LVL13:
 120:Core/Src/dac.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 289              	 .loc 1 120 5 view .LVU88
 290 005a 2246     	 mov r2,r4
 291 005c 0221     	 movs r1,#2
 292 005e 3620     	 movs r0,#54
 293 0060 FFF7FEFF 	 bl HAL_NVIC_SetPriority
 294              	.LVL14:
 121:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspInit 1 */
 295              	 .loc 1 121 5 view .LVU89
 296 0064 3620     	 movs r0,#54
 297 0066 FFF7FEFF 	 bl HAL_NVIC_EnableIRQ
 298              	.LVL15:
 299              	 .loc 1 126 1 is_stmt 0 view .LVU90
 300 006a 08B0     	 add sp,sp,#32
 301              	 .cfi_def_cfa_offset 8
 302              	 
 303 006c 10BD     	 pop {r4,pc}
 304              	.L36:
 305 006e 00BF     	 .align 2
 306              	.L35:
 307 0070 00080050 	 .word 1342179328
 308              	 .cfi_endproc
 309              	.LFE362:
 311              	 .section .text.HAL_DAC_MspDeInit,"ax",%progbits
 312              	 .align 1
 313              	 .p2align 2,,3
 314              	 .global HAL_DAC_MspDeInit
 315              	 .syntax unified
 316              	 .thumb
 317              	 .thumb_func
 319              	HAL_DAC_MspDeInit:
 320              	.LVL16:
 321              	.LFB363:
 127:Core/Src/dac.c **** 
 128:Core/Src/dac.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* dacHandle)
 129:Core/Src/dac.c **** {
 322              	 .loc 1 129 1 is_stmt 1 view-0
 323              	 .cfi_startproc
 324              	 
 325              	 
 326              	 
 130:Core/Src/dac.c **** 
 131:Core/Src/dac.c ****   if(dacHandle->Instance==DAC1)
 327              	 .loc 1 131 3 view .LVU92
 328              	 .loc 1 131 5 is_stmt 0 view .LVU93
 329 0000 074B     	 ldr r3,.L40
 330 0002 0268     	 ldr r2,[r0]
 331 0004 9A42     	 cmp r2,r3
 332 0006 00D0     	 beq .L39
 132:Core/Src/dac.c ****   {
 133:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspDeInit 0 */
 134:Core/Src/dac.c **** 
 135:Core/Src/dac.c ****   /* USER CODE END DAC1_MspDeInit 0 */
ARM GAS   			page 10


 136:Core/Src/dac.c ****     /* Peripheral clock disable */
 137:Core/Src/dac.c ****     __HAL_RCC_DAC1_CLK_DISABLE();
 138:Core/Src/dac.c **** 
 139:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 140:Core/Src/dac.c ****     PA4     ------> DAC1_OUT1
 141:Core/Src/dac.c ****     PA5     ------> DAC1_OUT2
 142:Core/Src/dac.c ****     */
 143:Core/Src/dac.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5);
 144:Core/Src/dac.c **** 
 145:Core/Src/dac.c ****     /* DAC1 interrupt Deinit */
 146:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1:TIM6_DAC_IRQn disable */
 147:Core/Src/dac.c ****     /**
 148:Core/Src/dac.c ****     * Uncomment the line below to disable the "TIM6_DAC_IRQn" interrupt
 149:Core/Src/dac.c ****     * Be aware, disabling shared interrupt may affect other IPs
 150:Core/Src/dac.c ****     */
 151:Core/Src/dac.c ****     /* HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn); */
 152:Core/Src/dac.c ****   /* USER CODE END DAC1:TIM6_DAC_IRQn disable */
 153:Core/Src/dac.c **** 
 154:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspDeInit 1 */
 155:Core/Src/dac.c **** 
 156:Core/Src/dac.c ****   /* USER CODE END DAC1_MspDeInit 1 */
 157:Core/Src/dac.c ****   }
 158:Core/Src/dac.c **** }
 333              	 .loc 1 158 1 view .LVU94
 334 0008 7047     	 bx lr
 335              	.L39:
 137:Core/Src/dac.c **** 
 336              	 .loc 1 137 5 is_stmt 1 view .LVU95
 337 000a 064A     	 ldr r2,.L40+4
 338 000c D36C     	 ldr r3,[r2,#76]
 339 000e 23F48033 	 bic r3,r3,#65536
 143:Core/Src/dac.c **** 
 340              	 .loc 1 143 5 is_stmt 0 view .LVU96
 341 0012 3021     	 movs r1,#48
 342 0014 4FF09040 	 mov r0,#1207959552
 343              	.LVL17:
 137:Core/Src/dac.c **** 
 344              	 .loc 1 137 5 view .LVU97
 345 0018 D364     	 str r3,[r2,#76]
 143:Core/Src/dac.c **** 
 346              	 .loc 1 143 5 is_stmt 1 view .LVU98
 347 001a FFF7FEBF 	 b HAL_GPIO_DeInit
 348              	.LVL18:
 349              	.L41:
 350 001e 00BF     	 .align 2
 351              	.L40:
 352 0020 00080050 	 .word 1342179328
 353 0024 00100240 	 .word 1073876992
 354              	 .cfi_endproc
 355              	.LFE363:
 357              	 .global hdac1
 358              	 .section .bss.hdac1,"aw",%nobits
 359              	 .align 2
 362              	hdac1:
 363 0000 00000000 	 .space 20
 363      00000000 
 363      00000000 
ARM GAS   			page 11


 363      00000000 
 363      00000000 
 364              	 .text
 365              	.Letext0:
 366              	 .file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 367              	 .file 3 "D:/msys2/mingw64/arm-none-eabi/include/machine/_default_types.h"
 368              	 .file 4 "D:/msys2/mingw64/arm-none-eabi/include/sys/_stdint.h"
 369              	 .file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 370              	 .file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 371              	 .file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 372              	 .file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 373              	 .file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dac.h"
 374              	 .file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 375              	 .file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dac_ex.h"
 376              	 .file 12 "Core/Inc/dac.h"
 377              	 .file 13 "Core/Inc/main.h"
 378              	 .file 14 "<built-in>"
ARM GAS   			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 dac.c
    {standard input}:19     .text.MX_DAC1_Init:00000000 $t
    {standard input}:26     .text.MX_DAC1_Init:00000000 MX_DAC1_Init
    {standard input}:184    .text.MX_DAC1_Init:000000b0 $d
    {standard input}:362    .bss.hdac1:00000000 hdac1
    {standard input}:190    .text.HAL_DAC_MspInit:00000000 $t
    {standard input}:197    .text.HAL_DAC_MspInit:00000000 HAL_DAC_MspInit
    {standard input}:307    .text.HAL_DAC_MspInit:00000070 $d
    {standard input}:312    .text.HAL_DAC_MspDeInit:00000000 $t
    {standard input}:319    .text.HAL_DAC_MspDeInit:00000000 HAL_DAC_MspDeInit
    {standard input}:352    .text.HAL_DAC_MspDeInit:00000020 $d
    {standard input}:359    .bss.hdac1:00000000 $d
                           .group:00000000 wm4.0.0a7385083264a66d46f50bd0ca9333d7
                           .group:00000000 wm4.stm32g4xx_hal_conf.h.23.29f848e16b8f40ab9160f466e02fbac5
                           .group:00000000 wm4.stm32g4xx.h.38.4ce5d67cecf3db23972af81b516b937b
                           .group:00000000 wm4.stm32g474xx.h.34.0f14ed7ce45f8c3c7c55af7520d7efa5
                           .group:00000000 wm4._newlib_version.h.4.0eb654b64686e2bd29646258853f6c22
                           .group:00000000 wm4.features.h.33.d554620bb17bd3b714c3fb5c268772bc
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32g474xx.h.714.40df4d5d8bd1a3a0e2dcb49e18b09038
                           .group:00000000 wm4.stm32g4xx.h.158.aa4340ed3b15fb0d4b1741cf5ce96563
                           .group:00000000 wm4.stm32_hal_legacy.h.22.e1e932ae083ad1562e3b1af87ae47999
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32g4xx_hal_def.h.57.460ac21f0caebde175d7222cb23afe15
                           .group:00000000 wm4.stm32g4xx_hal_rcc.h.135.8d28bdf720f4165758e115c83d05a7c2
                           .group:00000000 wm4.stm32g4xx_hal_rcc_ex.h.20.a381de89af88802207f549f948fabbc4
                           .group:00000000 wm4.stm32g4xx_hal_gpio.h.21.2ca30689d7a5ad939e06f5298d557243
                           .group:00000000 wm4.stm32g4xx_hal_gpio_ex.h.22.1b7da6fc7615b2341724123ae8e461d9
                           .group:00000000 wm4.stm32g4xx_hal_dma.h.21.2e23b0d56595a6b838cda841e78b2cf2
                           .group:00000000 wm4.stm32g4xx_hal_dma_ex.h.21.93a1fe56678997ad72754076070f4a0d
                           .group:00000000 wm4.stm32g4xx_hal_dma.h.803.dd88ea57b632f588d556f066658ac8d8
                           .group:00000000 wm4.stm32g4xx_hal_cortex.h.20.1ad77fb6b4fc679887cb0a980ea44a7a
                           .group:00000000 wm4.stm32g4xx_ll_adc.h.21.8052bcc80fb264686ac0eb0df096b4eb
                           .group:00000000 wm4.stm32g4xx_hal_adc.h.441.b9143c2a34e1e7389f3042e2226178dc
                           .group:00000000 wm4.stm32g4xx_hal_adc_ex.h.21.bf5e513b0c782ac53971b6599734b8c4
                           .group:00000000 wm4.stm32g4xx_ll_exti.h.21.3148a6980741767f71761eb445f346e9
                           .group:00000000 wm4.stm32g4xx_hal_comp.h.74.993852ecfac8b19c902e64e33c61511c
                           .group:00000000 wm4.stm32g4xx_hal_dac.h.21.db627068e52007634376a4c972c5d419
                           .group:00000000 wm4.stm32g4xx_hal_dac_ex.h.21.3725e9b2e9e08a08e2a598b2d2f18a92
                           .group:00000000 wm4.stm32g4xx_hal_exti.h.21.723acd8e98480aae634680651af4eb2a
                           .group:00000000 wm4.stm32g4xx_hal_fdcan.h.21.7e3b4b48cfc4adf8b669f7e4b16ec2a0
                           .group:00000000 wm4.stm32g4xx_hal_flash.h.20.d5eb04c7abbe2eb79b40a04b3414a774
                           .group:00000000 wm4.stm32g4xx_hal_flash.h.868.06dd2f9ca2f40ac164951ad647480079
                           .group:00000000 wm4.stm32g4xx_hal_hrtim.h.21.5bb9cc2116aa63503a68d53ce84fbb8c
                           .group:00000000 wm4.stm32g4xx_hal_opamp.h.21.0de86917e81e98dccfa125838db59b66
                           .group:00000000 wm4.stm32g4xx_hal_pwr.h.21.9b149e14c0ecf58cee46e8fb7f654b77
                           .group:00000000 wm4.stm32g4xx_hal_pwr_ex.h.21.32206cbbd2cbec024b8600a98cfa3df7
                           .group:00000000 wm4.stm32g4xx_hal_tim.h.21.48998681c932026239437f6645b6b47f
ARM GAS   			page 13


                           .group:00000000 wm4.stm32g4xx_hal_tim_ex.h.21.931c546f492dcdbc9ac587da38712500
                           .group:00000000 wm4.stm32g4xx_hal.h.49.77ad48c45d6a59e5132483403b560be0
                           .group:00000000 wm4.main.h.60.b5d5fcf8e20642920eaa5e2c93fc5ae7

UNDEFINED SYMBOLS
memset
HAL_DAC_Init
HAL_DAC_ConfigChannel
HAL_DACEx_SawtoothWaveGenerate
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
