{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632034985951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632034985951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 12:33:05 2021 " "Processing started: Sun Sep 19 12:33:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632034985951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034985951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MidSem_ATM -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MidSem_ATM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034985951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632034986197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632034986197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034995399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-beh " "Found design unit 1: div-beh" {  } { { "div.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/div.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995402 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/div.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034995402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atm-struct " "Found design unit 1: atm-struct" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995404 ""} { "Info" "ISGN_ENTITY_NAME" "1 atm " "Found entity 1: atm" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034995404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995405 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632034995405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034995405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632034995429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atm atm:add_instance " "Elaborating entity \"atm\" for hierarchy \"atm:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/DUT.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632034995430 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t_b0 atm.vhd(32) " "VHDL Signal Declaration warning at atm.vhd(32): used implicit default value for signal \"t_b0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del0 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del0\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del1 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del1\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del2 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del2\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del3 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del3\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del4 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del4\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del5 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del5\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del6 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del6\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del7 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del7\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del8 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del8\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del10 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del10\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del11 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del11\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del12 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del12\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del13 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del13\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del14 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del14\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "del15 atm.vhd(32) " "Verilog HDL or VHDL warning at atm.vhd(32): object \"del15\" assigned a value but never read" {  } { { "atm.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632034995432 "|DUT|atm:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div atm:add_instance\|div:div1 " "Elaborating entity \"div\" for hierarchy \"atm:add_instance\|div:div1\"" {  } { { "atm.vhd" "div1" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632034995440 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "k div.vhd(56) " "VHDL Variable Declaration warning at div.vhd(56): used initial value expression for variable \"k\" because variable was never assigned a value" {  } { { "div.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/div.vhd" 56 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632034995441 "|DUT|atm:add_instance|div:div1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "W div.vhd(36) " "VHDL Variable Declaration warning at div.vhd(36): used initial value expression for variable \"W\" because variable was never assigned a value" {  } { { "div.vhd" "" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/div.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632034995441 "|DUT|atm:add_instance|div:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 atm:add_instance\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"atm:add_instance\|OR_2:or1\"" {  } { { "atm.vhd" "or1" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632034995442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER atm:add_instance\|INVERTER:inv1 " "Elaborating entity \"INVERTER\" for hierarchy \"atm:add_instance\|INVERTER:inv1\"" {  } { { "atm.vhd" "inv1" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632034995443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 atm:add_instance\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"atm:add_instance\|AND_2:and1\"" {  } { { "atm.vhd" "and1" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632034995444 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "atm:add_instance\|b0 atm:add_instance\|b0 " "Net \"atm:add_instance\|b0\", which fans out to \"atm:add_instance\|b0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "atm:add_instance\|div:div2\|RQ\[0\] " "Net is fed by \"atm:add_instance\|div:div2\|RQ\[0\]\"" {  } { { "div.vhd" "RQ\[0\]" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/div.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632034995474 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "atm:add_instance\|OR_2:or6\|Y " "Net is fed by \"atm:add_instance\|OR_2:or6\|Y\"" {  } { { "Gates.vhd" "Y" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/Gates.vhd" 76 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632034995474 ""}  } { { "atm.vhd" "b0" { Text "D:/IITB/Semester_3/EE214/MidSem/200070008_MidSem/atm.vhd" 15 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632034995474 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632034995570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 19 12:33:15 2021 " "Processing ended: Sun Sep 19 12:33:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632034995570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632034995570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632034995570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034995570 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632034996195 ""}
