#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 23 10:15:14 2023
# Process ID: 5236
# Current directory: C:/Users/Brian/Desktop/proyectoarqui1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9328 C:\Users\Brian\Desktop\proyectoarqui1\project_1\project_1.xpr
# Log file: C:/Users/Brian/Desktop/proyectoarqui1/project_1/vivado.log
# Journal file: C:/Users/Brian/Desktop/proyectoarqui1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 741.168 ; gain = 119.133
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_behav -key {Behavioral:sim_1:Functional:tb_riscv} -tclbatch {tb_riscv.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_riscv.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 751.965 ; gain = 5.141
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: riscv_pi
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1163.203 ; gain = 176.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (1#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'c3.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:34]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:31]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'imem' (2#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux1_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv:4]
	Parameter ANCHO bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux1_pi' (3#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux2_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv:4]
	Parameter ANCHO bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_pi' (4#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'alu_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'alu_pi' (5#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pcounter_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv:3]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'pcounter_pi' (6#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv:3]
INFO: [Synth 8-6157] synthesizing module 'regfile_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:3]
	Parameter ANCHO bound to: 32 - type: integer 
	Parameter SEL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile_pi' (7#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:3]
INFO: [Synth 8-6157] synthesizing module 'control_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'control_pi' (8#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'imm1_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'imm1_pi' (9#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'imm2_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'imm2_pi' (10#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'forward_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'forward_pi' (12#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_if_id' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'reg_if_id' (13#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:4]
INFO: [Synth 8-6157] synthesizing module 'reg_id_ex' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_id_ex' (14#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_ex_mem' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'reg_ex_mem' (15#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'reg_mem_wb' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_mem_wb' (16#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hazard_pi' [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_pi' (17#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_pi' (18#1) [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:4]
WARNING: [Synth 8-3331] design reg_id_ex has unconnected port stall
WARNING: [Synth 8-3331] design imem has unconnected port a[31]
WARNING: [Synth 8-3331] design imem has unconnected port a[30]
WARNING: [Synth 8-3331] design imem has unconnected port a[29]
WARNING: [Synth 8-3331] design imem has unconnected port a[28]
WARNING: [Synth 8-3331] design imem has unconnected port a[27]
WARNING: [Synth 8-3331] design imem has unconnected port a[26]
WARNING: [Synth 8-3331] design imem has unconnected port a[25]
WARNING: [Synth 8-3331] design imem has unconnected port a[24]
WARNING: [Synth 8-3331] design imem has unconnected port a[23]
WARNING: [Synth 8-3331] design imem has unconnected port a[22]
WARNING: [Synth 8-3331] design imem has unconnected port a[21]
WARNING: [Synth 8-3331] design imem has unconnected port a[20]
WARNING: [Synth 8-3331] design imem has unconnected port a[19]
WARNING: [Synth 8-3331] design imem has unconnected port a[18]
WARNING: [Synth 8-3331] design imem has unconnected port a[17]
WARNING: [Synth 8-3331] design imem has unconnected port a[16]
WARNING: [Synth 8-3331] design imem has unconnected port a[15]
WARNING: [Synth 8-3331] design imem has unconnected port a[14]
WARNING: [Synth 8-3331] design imem has unconnected port a[13]
WARNING: [Synth 8-3331] design imem has unconnected port a[12]
WARNING: [Synth 8-3331] design imem has unconnected port a[11]
WARNING: [Synth 8-3331] design imem has unconnected port a[10]
WARNING: [Synth 8-3331] design imem has unconnected port a[9]
WARNING: [Synth 8-3331] design imem has unconnected port a[1]
WARNING: [Synth 8-3331] design imem has unconnected port a[0]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.035 ; gain = 224.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.035 ; gain = 224.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.035 ; gain = 224.898
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1343.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1350.324 ; gain = 363.188
42 Infos, 146 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1350.324 ; gain = 592.473
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1379.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.242 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.242 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1546.242 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.242 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1546.242 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.223 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1557.223 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.473 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.473 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1608.473 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.695 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.695 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1690.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 12:33:10 2023...
