# started on Tue Jan 14 23:10:48 2025

1802.05	msec	task-clock:u	1802051082	100.00	0.999	CPUs utilized
0		context-switches:u	1802051082	100.00	0.000	/sec
0		cpu-migrations:u	1802051082	100.00	0.000	/sec
33		page-faults:u	1802051082	100.00	18.312	/sec
4317189680		cycles:u	896351065	49.00	2.396	GHz
6484503807		instructions:u	900287865	49.00	1.50	insn per cycle
2149290655		branches:u	904383924	50.00	1.193	G/sec
4610		branch-misses:u	906426054	50.00	0.00	of all branches
77716		L1-dcache-loads:u	906983627	50.00	43.126	K/sec
3850		L1-dcache-load-misses:u	906927275	50.00	4.95	of all L1-dcache accesses
8001		LLC-loads:u	906929774	50.00	4.440	K/sec
624		LLC-load-misses:u	773768148	42.00	7.80	of all LL-cache accesses
4291358998		L1-icache-loads:u	769764881	42.00	2.381	G/sec
25		L1-icache-load-misses:u	767816028	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	767625476	42.00	0.000	/sec
11		dTLB-load-misses:u	767128121	42.00		
4280543501		iTLB-loads:u	767122864	42.00	2.375	G/sec
49		iTLB-load-misses:u	767142455	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
