#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul  9 05:17:26 2025
# Process ID: 131141
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2408.324 ; gain = 113.992 ; free physical = 355834 ; free virtual = 431972
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 131158
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.812 ; gain = 390.656 ; free physical = 354877 ; free virtual = 431269
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_40_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_40_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3006.594 ; gain = 574.438 ; free physical = 354662 ; free virtual = 431097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3006.594 ; gain = 574.438 ; free physical = 354657 ; free virtual = 431100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3014.598 ; gain = 582.441 ; free physical = 354644 ; free virtual = 431102
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3136.012 ; gain = 703.855 ; free physical = 351077 ; free virtual = 428973
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 140   
+---XORs : 
	   2 Input      1 Bit         XORs := 220   
+---Registers : 
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 371   
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 70    
	                2 Bit    Registers := 70    
	                1 Bit    Registers := 320   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 70    
	   2 Input   10 Bit        Muxes := 849   
	   3 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 70    
	   5 Input    9 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 100   
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 73    
	   2 Input    1 Bit        Muxes := 449   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:02:12 . Memory (MB): peak = 4172.348 ; gain = 1740.191 ; free physical = 342784 ; free virtual = 425258
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:02:13 . Memory (MB): peak = 4172.348 ; gain = 1740.191 ; free physical = 341336 ; free virtual = 423901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:02:18 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 339874 ; free virtual = 422540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:02:22 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 338307 ; free virtual = 420673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:02:23 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 338211 ; free virtual = 420583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:02:23 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 337820 ; free virtual = 420186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 337670 ; free virtual = 420036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:02:24 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 336965 ; free virtual = 419331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:02:24 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 336926 ; free virtual = 419292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   214|
|3     |LUT1   |   117|
|4     |LUT2   |   237|
|5     |LUT3   |  1127|
|6     |LUT4   |  2078|
|7     |LUT5   |  1474|
|8     |LUT6   |  3413|
|9     |FDRE   |  4177|
|10    |FDSE   |   213|
|11    |IBUF   |   404|
|12    |OBUF   |   443|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                                    |Cells |
+------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                            |                                                                          | 13898|
|2     |  Block_entry28_proc_U0                                                        |hls_dummy_Block_entry28_proc                                              |   400|
|3     |  flatten_out_10_U                                                             |hls_dummy_fifo_w10_d2_S                                                   |    50|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_154                                      |    40|
|5     |  flatten_out_11_U                                                             |hls_dummy_fifo_w10_d2_S_0                                                 |    51|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_153                                      |    40|
|7     |  flatten_out_12_U                                                             |hls_dummy_fifo_w10_d2_S_1                                                 |    49|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_152                                      |    40|
|9     |  flatten_out_13_U                                                             |hls_dummy_fifo_w10_d2_S_2                                                 |    49|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_151                                      |    40|
|11    |  flatten_out_14_U                                                             |hls_dummy_fifo_w10_d2_S_3                                                 |    50|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_150                                      |    40|
|13    |  flatten_out_15_U                                                             |hls_dummy_fifo_w10_d2_S_4                                                 |    49|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_149                                      |    40|
|15    |  flatten_out_16_U                                                             |hls_dummy_fifo_w10_d2_S_5                                                 |    49|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_148                                      |    40|
|17    |  flatten_out_17_U                                                             |hls_dummy_fifo_w10_d2_S_6                                                 |    49|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_147                                      |    40|
|19    |  flatten_out_18_U                                                             |hls_dummy_fifo_w10_d2_S_7                                                 |    51|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_146                                      |    40|
|21    |  flatten_out_19_U                                                             |hls_dummy_fifo_w10_d2_S_8                                                 |    50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_145                                      |    40|
|23    |  flatten_out_1_U                                                              |hls_dummy_fifo_w10_d2_S_9                                                 |    49|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_144                                      |    40|
|25    |  flatten_out_20_U                                                             |hls_dummy_fifo_w10_d2_S_10                                                |    49|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_143                                      |    40|
|27    |  flatten_out_21_U                                                             |hls_dummy_fifo_w10_d2_S_11                                                |    50|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_142                                      |    40|
|29    |  flatten_out_22_U                                                             |hls_dummy_fifo_w10_d2_S_12                                                |    49|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_141                                      |    40|
|31    |  flatten_out_23_U                                                             |hls_dummy_fifo_w10_d2_S_13                                                |    50|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_140                                      |    40|
|33    |  flatten_out_24_U                                                             |hls_dummy_fifo_w10_d2_S_14                                                |    49|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_139                                      |    40|
|35    |  flatten_out_25_U                                                             |hls_dummy_fifo_w10_d2_S_15                                                |    49|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_138                                      |    40|
|37    |  flatten_out_26_U                                                             |hls_dummy_fifo_w10_d2_S_16                                                |    51|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_137                                      |    40|
|39    |  flatten_out_27_U                                                             |hls_dummy_fifo_w10_d2_S_17                                                |    49|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_136                                      |    40|
|41    |  flatten_out_28_U                                                             |hls_dummy_fifo_w10_d2_S_18                                                |    49|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_135                                      |    40|
|43    |  flatten_out_29_U                                                             |hls_dummy_fifo_w10_d2_S_19                                                |    50|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_134                                      |    40|
|45    |  flatten_out_2_U                                                              |hls_dummy_fifo_w10_d2_S_20                                                |    52|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_133                                      |    40|
|47    |  flatten_out_30_U                                                             |hls_dummy_fifo_w10_d2_S_21                                                |    49|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_132                                      |    40|
|49    |  flatten_out_31_U                                                             |hls_dummy_fifo_w10_d2_S_22                                                |    51|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_131                                      |    40|
|51    |  flatten_out_32_U                                                             |hls_dummy_fifo_w10_d2_S_23                                                |    49|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_130                                      |    40|
|53    |  flatten_out_33_U                                                             |hls_dummy_fifo_w10_d2_S_24                                                |    50|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_129                                      |    40|
|55    |  flatten_out_34_U                                                             |hls_dummy_fifo_w10_d2_S_25                                                |    50|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_128                                      |    40|
|57    |  flatten_out_35_U                                                             |hls_dummy_fifo_w10_d2_S_26                                                |    49|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_127                                      |    40|
|59    |  flatten_out_36_U                                                             |hls_dummy_fifo_w10_d2_S_27                                                |    50|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_126                                      |    40|
|61    |  flatten_out_37_U                                                             |hls_dummy_fifo_w10_d2_S_28                                                |    49|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_125                                      |    40|
|63    |  flatten_out_38_U                                                             |hls_dummy_fifo_w10_d2_S_29                                                |    49|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_124                                      |    40|
|65    |  flatten_out_39_U                                                             |hls_dummy_fifo_w10_d2_S_30                                                |    49|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_123                                      |    40|
|67    |  flatten_out_3_U                                                              |hls_dummy_fifo_w10_d2_S_31                                                |    49|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_122                                      |    40|
|69    |  flatten_out_4_U                                                              |hls_dummy_fifo_w10_d2_S_32                                                |    50|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_121                                      |    40|
|71    |  flatten_out_5_U                                                              |hls_dummy_fifo_w10_d2_S_33                                                |    49|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_120                                      |    40|
|73    |  flatten_out_6_U                                                              |hls_dummy_fifo_w10_d2_S_34                                                |    49|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_119                                      |    40|
|75    |  flatten_out_7_U                                                              |hls_dummy_fifo_w10_d2_S_35                                                |    51|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_118                                      |    40|
|77    |  flatten_out_8_U                                                              |hls_dummy_fifo_w10_d2_S_36                                                |    49|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_117                                      |    40|
|79    |  flatten_out_9_U                                                              |hls_dummy_fifo_w10_d2_S_37                                                |    49|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_116                                      |    40|
|81    |  flatten_out_U                                                                |hls_dummy_fifo_w10_d2_S_38                                                |    49|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_115                                      |    40|
|83    |  sparse_arr_feat_conv1_out_1_U                                                |hls_dummy_fifo_w10_d2_S_39                                                |    91|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_114                                      |    82|
|85    |  sparse_arr_feat_conv1_out_2_U                                                |hls_dummy_fifo_w10_d2_S_40                                                |   137|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_113                                      |   128|
|87    |  sparse_arr_feat_conv1_out_3_U                                                |hls_dummy_fifo_w10_d2_S_41                                                |    41|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_112                                      |    32|
|89    |  sparse_arr_feat_conv1_out_4_U                                                |hls_dummy_fifo_w10_d2_S_42                                                |    41|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_111                                      |    32|
|91    |  sparse_arr_feat_conv1_out_U                                                  |hls_dummy_fifo_w10_d2_S_43                                                |    40|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_110                                      |    30|
|93    |  sparse_arr_feat_reduce_out_1_U                                               |hls_dummy_fifo_w10_d2_S_44                                                |   388|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_109                                      |   379|
|95    |  sparse_arr_feat_reduce_out_2_U                                               |hls_dummy_fifo_w10_d2_S_45                                                |   389|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_108                                      |   379|
|97    |  sparse_arr_feat_reduce_out_3_U                                               |hls_dummy_fifo_w10_d2_S_46                                                |   395|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_107                                      |   385|
|99    |  sparse_arr_feat_reduce_out_4_U                                               |hls_dummy_fifo_w10_d2_S_47                                                |   408|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg_106                                      |   397|
|101   |  sparse_arr_feat_reduce_out_U                                                 |hls_dummy_fifo_w10_d2_S_48                                                |   451|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                         |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |   442|
|103   |  sparse_arr_hash_reduce_out_1_c13_channel_U                                   |hls_dummy_fifo_w3_d2_S                                                    |    31|
|104   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_105                                       |    21|
|105   |  sparse_arr_hash_reduce_out_1_c_U                                             |hls_dummy_fifo_w3_d2_S_49                                                 |    19|
|106   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_104                                       |    10|
|107   |  sparse_arr_hash_reduce_out_2_c14_channel_U                                   |hls_dummy_fifo_w3_d2_S_50                                                 |    29|
|108   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_103                                       |    20|
|109   |  sparse_arr_hash_reduce_out_2_c_U                                             |hls_dummy_fifo_w3_d2_S_51                                                 |    19|
|110   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_102                                       |    10|
|111   |  sparse_arr_hash_reduce_out_3_c15_channel_U                                   |hls_dummy_fifo_w3_d2_S_52                                                 |    27|
|112   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_101                                       |    17|
|113   |  sparse_arr_hash_reduce_out_3_c_U                                             |hls_dummy_fifo_w3_d2_S_53                                                 |    21|
|114   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_100                                       |    10|
|115   |  sparse_arr_hash_reduce_out_4_c16_channel_U                                   |hls_dummy_fifo_w3_d2_S_54                                                 |    28|
|116   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_99                                        |    19|
|117   |  sparse_arr_hash_reduce_out_4_c_U                                             |hls_dummy_fifo_w3_d2_S_55                                                 |    20|
|118   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_98                                        |    10|
|119   |  sparse_arr_hash_reduce_out_5_c17_channel_U                                   |hls_dummy_fifo_w3_d2_S_56                                                 |    27|
|120   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_97                                        |    18|
|121   |  sparse_arr_hash_reduce_out_5_c_U                                             |hls_dummy_fifo_w3_d2_S_57                                                 |    19|
|122   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_96                                        |    10|
|123   |  sparse_arr_hash_reduce_out_6_c18_channel_U                                   |hls_dummy_fifo_w3_d2_S_58                                                 |    28|
|124   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_95                                        |    18|
|125   |  sparse_arr_hash_reduce_out_6_c_U                                             |hls_dummy_fifo_w3_d2_S_59                                                 |    19|
|126   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_94                                        |    10|
|127   |  sparse_arr_hash_reduce_out_7_c19_channel_U                                   |hls_dummy_fifo_w3_d2_S_60                                                 |    29|
|128   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_93                                        |    19|
|129   |  sparse_arr_hash_reduce_out_7_c_U                                             |hls_dummy_fifo_w3_d2_S_61                                                 |    20|
|130   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_92                                        |    10|
|131   |  sparse_arr_hash_reduce_out_8_c20_channel_U                                   |hls_dummy_fifo_w3_d2_S_62                                                 |    26|
|132   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_91                                        |    17|
|133   |  sparse_arr_hash_reduce_out_8_c_U                                             |hls_dummy_fifo_w3_d2_S_63                                                 |    19|
|134   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_90                                        |    10|
|135   |  sparse_arr_hash_reduce_out_9_c21_channel_U                                   |hls_dummy_fifo_w3_d2_S_64                                                 |    30|
|136   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_89                                        |    20|
|137   |  sparse_arr_hash_reduce_out_9_c_U                                             |hls_dummy_fifo_w3_d2_S_65                                                 |    19|
|138   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_88                                        |    10|
|139   |  sparse_arr_hash_reduce_out_c12_channel_U                                     |hls_dummy_fifo_w3_d2_S_66                                                 |    30|
|140   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_87                                        |    21|
|141   |  sparse_arr_hash_reduce_out_c_U                                               |hls_dummy_fifo_w3_d2_S_67                                                 |    19|
|142   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg                                           |    10|
|143   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0             |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s |  1608|
|144   |    mul_10s_10s_18_1_1_U10                                                     |hls_dummy_mul_10s_10s_18_1_1                                              |   110|
|145   |    mul_10s_10s_18_1_1_U11                                                     |hls_dummy_mul_10s_10s_18_1_1_68                                           |    95|
|146   |    mul_10s_10s_18_1_1_U12                                                     |hls_dummy_mul_10s_10s_18_1_1_69                                           |    95|
|147   |    mul_10s_10s_18_1_1_U13                                                     |hls_dummy_mul_10s_10s_18_1_1_70                                           |   100|
|148   |    mul_10s_10s_18_1_1_U14                                                     |hls_dummy_mul_10s_10s_18_1_1_71                                           |    52|
|149   |    mul_10s_10s_18_1_1_U15                                                     |hls_dummy_mul_10s_10s_18_1_1_72                                           |    42|
|150   |    mul_10s_10s_18_1_1_U16                                                     |hls_dummy_mul_10s_10s_18_1_1_73                                           |    42|
|151   |    mul_10s_10s_18_1_1_U17                                                     |hls_dummy_mul_10s_10s_18_1_1_74                                           |    42|
|152   |    mul_10s_10s_18_1_1_U18                                                     |hls_dummy_mul_10s_10s_18_1_1_75                                           |    52|
|153   |    mul_10s_10s_18_1_1_U19                                                     |hls_dummy_mul_10s_10s_18_1_1_76                                           |    42|
|154   |    mul_10s_10s_18_1_1_U20                                                     |hls_dummy_mul_10s_10s_18_1_1_77                                           |    42|
|155   |    mul_10s_10s_18_1_1_U21                                                     |hls_dummy_mul_10s_10s_18_1_1_78                                           |    42|
|156   |    mul_10s_10s_18_1_1_U22                                                     |hls_dummy_mul_10s_10s_18_1_1_79                                           |    52|
|157   |    mul_10s_10s_18_1_1_U23                                                     |hls_dummy_mul_10s_10s_18_1_1_80                                           |    42|
|158   |    mul_10s_10s_18_1_1_U24                                                     |hls_dummy_mul_10s_10s_18_1_1_81                                           |    42|
|159   |    mul_10s_10s_18_1_1_U25                                                     |hls_dummy_mul_10s_10s_18_1_1_82                                           |    42|
|160   |    mul_10s_10s_18_1_1_U26                                                     |hls_dummy_mul_10s_10s_18_1_1_83                                           |    52|
|161   |    mul_10s_10s_18_1_1_U27                                                     |hls_dummy_mul_10s_10s_18_1_1_84                                           |    42|
|162   |    mul_10s_10s_18_1_1_U28                                                     |hls_dummy_mul_10s_10s_18_1_1_85                                           |    42|
|163   |    mul_10s_10s_18_1_1_U29                                                     |hls_dummy_mul_10s_10s_18_1_1_86                                           |    42|
|164   |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_U0                     |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_s         |  4402|
|165   |    grp_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr_fu_466 |hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr |  3860|
|166   |      flow_control_loop_pipe_sequential_init_U                                 |hls_dummy_flow_control_loop_pipe_sequential_init                          |     9|
|167   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_4_U0              |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_5_4    |  1737|
+------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:02:24 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 336906 ; free virtual = 419273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:02:24 . Memory (MB): peak = 4250.348 ; gain = 1818.191 ; free physical = 336893 ; free virtual = 419260
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:02:24 . Memory (MB): peak = 4250.355 ; gain = 1818.191 ; free physical = 336893 ; free virtual = 419259
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4250.355 ; gain = 0.000 ; free physical = 336704 ; free virtual = 419070
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4333.180 ; gain = 0.000 ; free physical = 333860 ; free virtual = 416558
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 404 instances

Synth Design complete | Checksum: b8ccbdbc
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:02:32 . Memory (MB): peak = 4333.180 ; gain = 1924.855 ; free physical = 333493 ; free virtual = 416455
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3698.164; main = 3419.460; forked = 368.840
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5217.711; main = 4333.184; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4397.211 ; gain = 64.031 ; free physical = 332482 ; free virtual = 416357

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12f6c5c2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4436.789 ; gain = 39.578 ; free physical = 335597 ; free virtual = 417963

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 35 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1725bd49c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334820 ; free virtual = 417186
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 111e01ef4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334736 ; free virtual = 417103
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: deb63a28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334672 ; free virtual = 417038
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f35591e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334278 ; free virtual = 416648
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f35591e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334224 ; free virtual = 416591
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f35591e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334212 ; free virtual = 416579

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f35591e6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334125 ; free virtual = 416492

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f35591e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334124 ; free virtual = 416491

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334122 ; free virtual = 416489
Ending Netlist Obfuscation Task | Checksum: f35591e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4519.742 ; gain = 0.000 ; free physical = 334122 ; free virtual = 416489
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4519.742 ; gain = 186.562 ; free physical = 334122 ; free virtual = 416489
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 05:20:48 2025...
