{:input (genetic.crossover/dumb-crossover 1623847453 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_8 , \\wire1_:missing_9 , \\wire2_:missing , \\wire:missing_edge , \\wire25_:missing , \\wire26_38_39_:missing , \\wire27_:missing , wire28_44, wire29_46);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  wire \\wire10_:missing ;\n  wire \\wire12_:missing_14 ;\n  wire \\wire13_:missing ;\n  wire wire17_23;\n  wire wire18_10;\n  wire wire18_14;\n  wire wire18_15;\n  wire wire18_22;\n  wire wire18_38;\n  wire \\wire18_:missing_19_21 ;\n  wire \\wire18_:missing_20 ;\n  wire \\wire18_:missing_39 ;\n  wire \\wire18_:missing_46 ;\n  wire \\wire18_:missing_47 ;\n  wire \\wire18_:missing_8_9 ;\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  wire wire20;\n  wire wire21;\n  wire wire22;\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  input \\wire26_38_39_:missing ;\n  wire \\wire26_38_39_:missing ;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  output wire28_44;\n  wire wire28_44;\n  output wire29_46;\n  wire wire29_46;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire31_46;\n  wire \\wire31_:missing ;\n  wire wire32_39;\n  wire wire33_46_49;\n  wire wire34_45;\n  wire \\wire34_:missing ;\n  wire wire35_41;\n  wire \\wire35_:missing ;\n  wire wire36_46;\n  wire \\wire37_42_:missing ;\n  wire wire37_48;\n  wire \\wire40_41_:missing_36 ;\n  wire \\wire40_:missing ;\n  wire wire45_49;\n  wire wire48;\n  wire wire5_10;\n  wire wire5_8;\n  wire wire6_11;\n  wire wire6_12;\n  wire wire7_12;\n  wire wire7_16;\n  wire \\wire:missing_11_13_36 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_42_46 ;\n  wire \\wire:missing_46_23 ;\n  wire \\wire:missing_46_24 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_10 = 2'h1 >> wire5_8;\n  assign wire21 = 2'hx >> \\wire18_:missing_19_21 ;\n  assign wire6_12 = 2'h1 >> wire6_11;\n  assign \\wire31_:missing  = 2'h1 >> wire31_46;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_39;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_46_49;\n  assign \\wire34_:missing  = 2'h1 >> wire34_45;\n  assign \\wire35_:missing  = 2'h1 >> wire35_41;\n  assign \\wire:missing_11_13_36  = 2'h1 >> wire36_46;\n  assign wire37_48 = 2'h1 >> \\wire37_42_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire26_38_39_:missing , wire18_38 };\n  assign wire32_39 = 4'h8 >> { \\wire26_38_39_:missing , \\wire18_:missing_39  };\n  assign wire7_16 = 2'h1 >> wire7_12;\n  assign \\wire40_:missing  = 4'h4 >> { \\wire40_41_:missing_36 , \\wire40_41_:missing_36  };\n  assign wire35_41 = 4'h8 >> { \\wire40_41_:missing_36 , \\wire40_41_:missing_36  };\n  assign \\wire37_42_:missing  = 4'h8 >> { \\wire:missing_42_46 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire18_:missing_47 ;\n  assign wire5_8 = 4'h8 >> { \\wire0_:missing_8 , \\wire18_:missing_8_9  };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire1_:missing_9 , \\wire18_:missing_8_9  };\n  assign \\wire10_:missing  = 4'h8 >> { wire18_10, wire5_10 };\n  assign wire6_11 = 4'h8 >> { \\wire:missing_11_13_36 , \\wire:missing_11_13_36  };\n  assign wire7_12 = 4'h6 >> { wire6_12, \\wire12_:missing_14  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_11_13_36 , \\wire:missing_11_13_36  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_49 = wire33_46_49;\n  assign wire48 = wire37_48;\n  assign \\wire:missing_46_24  = \\wire18_:missing_46 ;\n  assign wire34_45 = wire45_49;\n  assign wire28_44 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_46_24 ;\n  assign wire17_23 = \\wire:missing_46_23 ;\n  assign wire22 = wire18_22;\n  assign wire20 = \\wire18_:missing_20 ;\n  assign \\wire:missing_edge  = \\wire18_:missing_19_21 ;\n  assign \\wire18_:missing_19_21  = \\wire18_:missing_20 ;\n  assign \\wire:missing_edge  = wire17_23;\n  assign \\wire:missing_16  = wire7_16;\n  assign \\wire:missing_15  = wire18_15;\n  assign \\wire12_:missing_14  = wire18_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:3.1-111.10\" *)\nmodule postsynth(\\wire0_:missing_8 , \\wire1_:missing_9 , \\wire2_:missing , \\wire:missing_edge , \\wire25_:missing , \\wire26_38_39_:missing , \\wire27_:missing , wire28_44, wire29_46);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:5.9-5.26\" *)\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:10.8-10.17\" *)\n  wire wire17_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:16.8-16.30\" *)\n  wire \\wire18_:missing_19_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:17.8-17.27\" *)\n  wire \\wire18_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:19.8-19.27\" *)\n  wire \\wire18_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:22.9-22.26\" *)\n  input \\wire1_:missing_9 ;\n  wire \\wire1_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:24.8-24.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:25.8-25.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:27.9-27.25\" *)\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:29.9-29.31\" *)\n  input \\wire26_38_39_:missing ;\n  wire \\wire26_38_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:31.9-31.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:33.10-33.19\" *)\n  output wire28_44;\n  wire wire28_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:35.10-35.19\" *)\n  output wire29_46;\n  wire wire29_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:37.9-37.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:64.8-64.27\" *)\n  wire \\wire:missing_46_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:65.8-65.27\" *)\n  wire \\wire:missing_46_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8E7B607E.v:67.10-67.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_23 = 1'h0;\n  assign \\wire18_:missing_19_21  = 1'h0;\n  assign \\wire18_:missing_20  = 1'h0;\n  assign \\wire18_:missing_46  = 1'h0;\n  assign wire20 = 1'h0;\n  assign wire21 = 1'hx;\n  assign wire28_44 = 1'h0;\n  assign wire29_46 = 1'hx;\n  assign \\wire:missing_46_23  = 1'h0;\n  assign \\wire:missing_46_24  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:46:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1/src/top.v'.\nSBY  3:46:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] Copy '/tmp/fuzzmount2DDF5D8C/8E7B607E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1/src/8E7B607E.v'.\nSBY  3:46:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] Copy '/tmp/fuzzmount2DDF5D8C/8E7B607E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1/src/8E7B607E.post.v'.\nSBY  3:46:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: abc pdr\nSBY  3:46:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:46:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:85$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:85$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:46:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:79$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:79$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:46:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:74$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:74$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:46:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:73$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8E7B607E.v:73$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:46:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: Warning: Wire presynth.\\wire29_46 is used but has no driver.\nSBY  3:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] base: finished (returncode=0)\nSBY  3:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:46:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] aig: Warning: Wire presynth.\\wire29_46 is used but has no driver.\nSBY  3:46:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] aig: finished (returncode=0)\nSBY  3:46:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: Warning: The network has no constraints.\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: finished (returncode=0)\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] engine_0: Status returned by engine: FAIL\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1'.\nSBY  3:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbyqw_vv1] DONE (FAIL, rc=2)\n", :err ""}}}