INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_dma_pcie_aclk_0/sim/emu_dma_pcie_aclk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_dma_pcie_aclk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_aximm_master_v1_0
INFO: [VRFC 10-2458] undeclared symbol m00_axi_txn_done, assumed default net type wire [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xdma_dummy_0/sim/emu_xdma_dummy_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xdma_dummy_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_kernel_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_kernel2_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_axi_lite_control_clk_0/sim/emu_axi_lite_control_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_axi_lite_control_clk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim/emu_sdaccel_generic_pcie_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sdaccel_generic_pcie_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_systemc_synchronizer_0_0/sim/emu_systemc_synchronizer_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_systemc_synchronizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ipshared/ee89/hdl/sim_axilite_slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_axilite_slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_to_delete_kernel_ctrl_0/sim/emu_to_delete_kernel_ctrl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_to_delete_kernel_ctrl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr0_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_ddr1_ui_clk_0/sim/emu_ddr1_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr1_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_ddr2_ui_clk_0/sim/emu_ddr2_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr2_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_ddr3_ui_clk_0/sim/emu_ddr3_ui_clk_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_ddr3_ui_clk_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xbar_0/sim/emu_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_default_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_default_function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_gmem_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_knn_set_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_knn_set_V_ram
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_knn_set_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mac_muladd_4ns_12ns_11ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mac_muladd_4ns_12ns_11ns_15_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mac_muladd_4ns_12ns_11ns_15_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mac_muladd_12ns_4ns_11ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mac_muladd_12ns_4ns_11ns_15_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mac_muladd_12ns_4ns_11ns_15_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mul_51ns_49ns_99_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mul_51ns_49ns_99_3_1_MulnS_0
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mul_51ns_49ns_99_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_mul_52ns_50ns_100_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mul_52ns_50ns_100_3_1_MulnS_1
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_mul_52ns_50ns_100_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_training_instance_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_training_instance_V_ram
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_training_instance_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec_urem_9ns_3ns_6_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_urem_9ns_3ns_6_13_1_div_u
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_urem_9ns_3ns_6_13_1_div
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec_urem_9ns_3ns_6_13_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_knn_vote.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_knn_vote
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_knn_vote_score.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_knn_vote_score_ram
INFO: [VRFC 10-311] analyzing module DigitRec_knn_vote_score
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/ipshared/343c/hdl/verilog/DigitRec_DigitRec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitRec_DigitRec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_DigitRec_1_0/sim/emu_DigitRec_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_DigitRec_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xbar_1/sim/emu_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xbar_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sim/emu_sim_axi_perf_mon_0_0_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sim_axi_perf_mon_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sim/emu_sim_axi_perf_mon_1_0_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sim_axi_perf_mon_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sim/emu_sim_axi_perf_mon_2_0_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sim_axi_perf_mon_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sim/emu_sim_axi_perf_mon_3_0_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sim_axi_perf_mon_3_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sim/emu_sim_axi_perf_mon2_0_0_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sim_axi_perf_mon2_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_accel_mon_0_0/sim/emu_sim_accel_mon_0_0_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_sim_accel_mon_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ipshared/521f/hdl/Verilog/sdx_aximm_wv_v1_0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdx_aximm_wv_v1_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_DigitRec_1_m_axi_gmem_0/sim/emu_xilmonitor_DigitRec_1_m_axi_gmem_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_DigitRec_1_m_axi_gmem_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem0_0/sim/emu_xilmonitor_ddrmem0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_ddrmem0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem1_0/sim/emu_xilmonitor_ddrmem1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_ddrmem1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem2_0/sim/emu_xilmonitor_ddrmem2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_ddrmem2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem3_0/sim/emu_xilmonitor_ddrmem3_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_xilmonitor_ddrmem3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_s01_regslice_0/sim/emu_s01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_s01_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_us_cc_df_0/sim/emu_auto_us_cc_df_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_us_cc_df_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_m01_regslice_0/sim/emu_m01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_m01_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_cc_4/sim/emu_auto_cc_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_cc_3/sim/emu_auto_cc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_cc_2/sim/emu_auto_cc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_cc_1/sim/emu_auto_cc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_cc_0/sim/emu_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_auto_us_0/sim/emu_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/sim/emu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu
INFO: [VRFC 10-311] analyzing module emu_interconnect_axilite_user_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem0_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem1_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem2_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_ddrmem3_0
INFO: [VRFC 10-311] analyzing module emu_interconnect_aximm_host_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_22V5CA
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_9CW7ZN
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_V0RRUK
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1DHK7JT
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XYWBUE
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_4BHP87
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1M9XOXE
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11X62IX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1CEDJHS
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1J6CUBQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1YGPZZO
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_BLF2CZ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_XXVXO7
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_W6GCC5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.srcs/sources_1/bd/emu/hdl/emu_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emu_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.sim/sim_1/behav_gdb/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_psr_dma_pcie_0/sim/emu_psr_dma_pcie_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_dma_pcie_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_psr_kernel_clk_0/sim/emu_psr_kernel_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_kernel_clk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_psr_axi_lite_control_clk_0/sim/emu_psr_axi_lite_control_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_axi_lite_control_clk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_psr_kernel2_clk_0/sim/emu_psr_kernel2_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_kernel2_clk_0
Multi-threading is on. Using 6 slave threads.
Running compilation flow
Waiting for 2 sub-compilation(s) to finish...
Done compilation
