# Changelog

All notable changes to this project will be documented in this file.

### Added
- Complete RTL-to-GDSII flow for 4-bit ALU
- RTL design with 8 operations (AND, OR, ADD, SUB, XOR, SHL, SHR, PASS)
- Functional verification using Icarus Verilog
- Synthesis using Yosys with Sky130 PDK
- Physical design using OpenLane
- Timing closure at 100 MHz
- DRC/LVS clean verification
- Complete documentation

### Achieved
- Die Area: 0.0033 mm²
- Power Consumption: 0.113 µW
- Zero timing violations
- Zero DRC violations
- Production-ready GDSII
