# Reading pref.tcl
# do datapath_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/franc/Documents/quartus/adder/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/adder/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/adder/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/adder/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture structural of adder
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/bitwise_and/bitwise_and.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/bitwise_and/bitwise_and.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitwise_and
# -- Compiling architecture behavioral of bitwise_and
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/bitwise_identity/bitwise_identity.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/bitwise_identity/bitwise_identity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitwise_identity
# -- Compiling architecture behavioral of bitwise_identity
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/bitwise_not/bitwise_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/bitwise_not/bitwise_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitwise_not
# -- Compiling architecture behavioral of bitwise_not
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/bitwise_or/bitwise_or.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/bitwise_or/bitwise_or.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitwise_or
# -- Compiling architecture behavioral of bitwise_or
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/decrementer/decrementer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:16 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/decrementer/decrementer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decrementer
# -- Compiling architecture structural of decrementer
# End time: 04:29:16 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/incrementer/incrementer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/incrementer/incrementer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity incrementer
# -- Compiling architecture structural of incrementer
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity subtractor
# -- Compiling architecture structural of subtractor
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/subtractor/full_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/subtractor/full_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_subtractor
# -- Compiling architecture behavioral of full_subtractor
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/register_file/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/register_file/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/mux/mux2a1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/mux/mux2a1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2a1
# -- Compiling architecture Behavioral of mux2a1
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/shifter/shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/alu/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/tri_state_buffer/tri_state_buffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/tri_state_buffer/tri_state_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tri_state_buffer
# -- Compiling architecture behavioral of tri_state_buffer
# End time: 04:29:17 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/franc/Documents/quartus/datapath/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:17 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# End time: 04:29:18 on Jan 28,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/franc/Documents/quartus/datapath/simulation/modelsim/datapath.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:29:18 on Jan 28,2026
# vcom -reportprogress 300 -93 -work work C:/Users/franc/Documents/quartus/datapath/simulation/modelsim/datapath.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity datapath_vhd_tst
# -- Compiling architecture datapath_arch of datapath_vhd_tst
# End time: 04:29:18 on Jan 28,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  datapath
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" datapath 
# Start time: 04:29:18 on Jan 28,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.datapath(structural)
# Loading work.mux2a1(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.register_file(behavioral)
# Loading work.alu(structural)
# Loading work.bitwise_identity(behavioral)
# Loading work.adder(structural)
# Loading work.full_adder(behavioral)
# Loading work.subtractor(structural)
# Loading work.full_subtractor(behavioral)
# Loading work.incrementer(structural)
# Loading work.decrementer(structural)
# Loading work.bitwise_and(behavioral)
# Loading work.bitwise_or(behavioral)
# Loading work.bitwise_not(behavioral)
# Loading work.shifter(structural)
# Loading work.tri_state_buffer(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
force -freeze sim:/datapath/clk 0 0
force -freeze sim:/datapath/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/datapath/input 1010 0
force -freeze sim:/datapath/ie 1 0
force -freeze sim:/datapath/we 1 0
force -freeze sim:/datapath/wa 00 0
force -freeze sim:/datapath/rae 1 0
force -freeze sim:/datapath/rae U 0
run
force -freeze sim:/datapath/input 0011 0
force -freeze sim:/datapath/wa 01 0
run
force -freeze sim:/datapath/ie 0 0
force -freeze sim:/datapath/we 0 0
force -freeze sim:/datapath/rae 1 0
force -freeze sim:/datapath/raa 00 0
force -freeze sim:/datapath/alu_ctrl 00 0
# Value length (2) does not equal array index length (3).
# ** UI-Msg: (vsim-4011) Invalid force value: 00 0.
# 
force -freeze sim:/datapath/alu_ctrl 000 0
force -freeze sim:/datapath/sh_ctrl 00 0
force -freeze sim:/datapath/oe 1 0
run
force -freeze sim:/datapath/raa 01 0
run
force -freeze sim:/datapath/we 1 0
force -freeze sim:/datapath/wa 10 0
force -freeze sim:/datapath/rbe 1 0
force -freeze sim:/datapath/rba 00 0
force -freeze sim:/datapath/alu_ctrl 001 0
run
force -freeze sim:/datapath/we 0 0
force -freeze sim:/datapath/alu_ctrl 000 0
force -freeze sim:/datapath/raa 10 0
run
force -freeze sim:/datapath/we 1 0
force -freeze sim:/datapath/alu_ctrl 010 0
force -freeze sim:/datapath/wa 11 0
run
force -freeze sim:/datapath/we 0 0
force -freeze sim:/datapath/alu_ctrl 000 0
force -freeze sim:/datapath/raa 11 0
run
# End time: 04:35:19 on Jan 28,2026, Elapsed time: 0:06:01
# Errors: 0, Warnings: 0
