INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/VGA_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/clk_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_n is not allowed [D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/clk_unit.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/Snake_Eating_Apple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Snake_Eatting_Apple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/Snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Snake
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Key
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/Game_Ctrl_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Game_Ctrl_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/VGA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/top_greedy_snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_greedy_snake
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/Snake/Snake.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
