# Reading pref.tcl
# OpenFile C:/Users/Titania/Desktop/ms/lab3/conv1d_core/conv1d_core.mpf
# Loading project conv1d_core
vsim -gui work.tb_conv
# vsim -gui work.tb_conv 
# Start time: 03:33:55 on Jan 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_conv(behavioral)
# Loading work.mux_2(behavioral)
# Loading work.mux_2_1b(behavioral)
# Loading work.ram(beh)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.conv1d_core(beh)
# ** Fatal: (vsim-3817) Port "ACCEPTED_DONE_TOT" of entity "conv1d_core" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/conv1d_uut File: C:/Users/Titania/Desktop/ms/lab3/conv1d_core/conv1d_core.vhd Line: 31
# FATAL ERROR while loading design
# Error loading design
# End time: 03:33:56 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
