#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 31 17:06:37 2022
# Process ID: 32641
# Current directory: /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2401.676 ; gain = 0.000 ; free physical = 1550 ; free virtual = 10115
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2406.023 ; gain = 0.000 ; free physical = 1108 ; free virtual = 9656
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2620.859 ; gain = 0.000 ; free physical = 490 ; free virtual = 9137
Restored from archive | CPU: 0.260000 secs | Memory: 1.384880 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2620.859 ; gain = 0.000 ; free physical = 490 ; free virtual = 9137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.859 ; gain = 0.000 ; free physical = 490 ; free virtual = 9138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2620.859 ; gain = 219.184 ; free physical = 489 ; free virtual = 9137
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ashwin/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/HDD/Vivado/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.266 ; gain = 125.469 ; free physical = 474 ; free virtual = 9117

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 154f2bd48

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2797.078 ; gain = 44.812 ; free physical = 474 ; free virtual = 9117

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2d77b95

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 309 ; free virtual = 8954
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 64 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 682f7dc0

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 309 ; free virtual = 8954
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1417b3a4a

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 309 ; free virtual = 8953
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 237 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1417b3a4a

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 309 ; free virtual = 8953
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1417b3a4a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 308 ; free virtual = 8953
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1417b3a4a

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 308 ; free virtual = 8953
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              64  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             237  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.105 ; gain = 0.000 ; free physical = 308 ; free virtual = 8953
Ending Logic Optimization Task | Checksum: 12dae94d1

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3004.105 ; gain = 56.027 ; free physical = 308 ; free virtual = 8953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12dae94d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.105 ; gain = 0.000 ; free physical = 308 ; free virtual = 8953

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12dae94d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.105 ; gain = 0.000 ; free physical = 308 ; free virtual = 8953

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.105 ; gain = 0.000 ; free physical = 308 ; free virtual = 8953
Ending Netlist Obfuscation Task | Checksum: 12dae94d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.105 ; gain = 0.000 ; free physical = 308 ; free virtual = 8953
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3044.125 ; gain = 0.000 ; free physical = 302 ; free virtual = 8948
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 284 ; free virtual = 8894
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 57b727ec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 284 ; free virtual = 8894
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 284 ; free virtual = 8894

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e8bc870

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 306 ; free virtual = 8917

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1576de19b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 298 ; free virtual = 8925

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1576de19b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 298 ; free virtual = 8925
Phase 1 Placer Initialization | Checksum: 1576de19b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 298 ; free virtual = 8924

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e25ad7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 279 ; free virtual = 8905

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c8e4c9cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 283 ; free virtual = 8909

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 11 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 244 ; free virtual = 8884

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: a6c97189

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 244 ; free virtual = 8884
Phase 2.3 Global Placement Core | Checksum: 9577acd8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 242 ; free virtual = 8882
Phase 2 Global Placement | Checksum: 9577acd8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 243 ; free virtual = 8883

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 102917237

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 242 ; free virtual = 8883

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c0036ed3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 242 ; free virtual = 8883

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144de25eb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 242 ; free virtual = 8883

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16fafb9e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 242 ; free virtual = 8883

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d087c9b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 241 ; free virtual = 8883

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22ca17ee9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 240 ; free virtual = 8883

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 251710ad6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 240 ; free virtual = 8883
Phase 3 Detail Placement | Checksum: 251710ad6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 240 ; free virtual = 8883

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d2e66dcb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.492 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd6edeef

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 26ffa0ed8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d2e66dcb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.492. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
Phase 4.1 Post Commit Optimization | Checksum: 1ae234b0a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ae234b0a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ae234b0a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
Phase 4.3 Placer Reporting | Checksum: 1ae234b0a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199d8adbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
Ending Placer Task | Checksum: 185b804a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 239 ; free virtual = 8882
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 264 ; free virtual = 8907
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 255 ; free virtual = 8901
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 242 ; free virtual = 8879
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 253 ; free virtual = 8890
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 212 ; free virtual = 8854
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: db6efbc1 ConstDB: 0 ShapeSum: aa4908e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 126653d49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 173 ; free virtual = 8749
Post Restoration Checksum: NetGraph: 5806f7e8 NumContArr: ce5e4561 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 126653d49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3218.242 ; gain = 0.000 ; free physical = 174 ; free virtual = 8750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 126653d49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3233.988 ; gain = 15.746 ; free physical = 176 ; free virtual = 8715

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 126653d49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3233.988 ; gain = 15.746 ; free physical = 215 ; free virtual = 8715
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 207c80902

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 224 ; free virtual = 8704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.471  | TNS=0.000  | WHS=-0.143 | THS=-17.207|

Phase 2 Router Initialization | Checksum: 1afd9588d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 222 ; free virtual = 8703

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1933
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1933
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1afd9588d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 218 ; free virtual = 8699
Phase 3 Initial Routing | Checksum: 24397b03d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 219 ; free virtual = 8699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.990  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aadc1f2f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.990  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1089077ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698
Phase 4 Rip-up And Reroute | Checksum: 1089077ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1089077ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1089077ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698
Phase 5 Delay and Skew Optimization | Checksum: 1089077ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9b530502

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.105  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 109c42a21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698
Phase 6 Post Hold Fix | Checksum: 109c42a21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.294191 %
  Global Horizontal Routing Utilization  = 0.367732 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 151b7518e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 217 ; free virtual = 8698

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 151b7518e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.871 ; gain = 43.629 ; free physical = 216 ; free virtual = 8697

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15fbf3b0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3293.887 ; gain = 75.645 ; free physical = 213 ; free virtual = 8696

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.105  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15fbf3b0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3293.887 ; gain = 75.645 ; free physical = 214 ; free virtual = 8695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3293.887 ; gain = 75.645 ; free physical = 250 ; free virtual = 8731

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3293.887 ; gain = 75.645 ; free physical = 251 ; free virtual = 8732
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3293.887 ; gain = 0.000 ; free physical = 237 ; free virtual = 8725
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ashwin/Projects/cordic_ip_zynq/cordic_ip_zynq.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 31 17:07:51 2022...
