{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700328244269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700328244269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 18:24:04 2023 " "Processing started: Sat Nov 18 18:24:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700328244269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700328244269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700328244270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700328244647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700328244647 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MyARM_MultiCycle.sv(137) " "Verilog HDL warning at MyARM_MultiCycle.sv(137): extended using \"x\" or \"z\"" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700328251064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH MyARM_MultiCycle.sv(165) " "Verilog HDL Declaration information at MyARM_MultiCycle.sv(165): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700328251065 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MyARM_MultiCycle.sv(365) " "Verilog HDL warning at MyARM_MultiCycle.sv(365): extended using \"x\" or \"z\"" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 365 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700328251065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myarm_multicycle.sv 15 15 " "Found 15 design units, including 15 entities, in source file myarm_multicycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode " "Found entity 3: decode" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "4 mainfsm " "Found entity 4: mainfsm" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "5 condlogic " "Found entity 5: condlogic" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "6 condcheck " "Found entity 6: condcheck" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux3 " "Found entity 8: mux3" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "9 regfile " "Found entity 9: regfile" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "10 extend " "Found entity 10: extend" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "11 adder " "Found entity 11: adder" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "12 flopenr " "Found entity 12: flopenr" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "13 flopr " "Found entity 13: flopr" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux2 " "Found entity 14: mux2" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""} { "Info" "ISGN_ENTITY_NAME" "15 alu " "Found entity 15: alu" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328251067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myde0_nano.sv 2 2 " "Found 2 design units, including 2 entities, in source file myde0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDE0_Nano " "Found entity 1: MyDE0_Nano" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251070 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem " "Found entity 2: mem" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328251070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mytestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyTestbench " "Found entity 1: MyTestbench" {  } { { "MyTestbench.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyTestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328251072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328251072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyDE0_Nano " "Elaborating entity \"MyDE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700328251107 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED MyDE0_Nano.sv(12) " "Output port \"LED\" at MyDE0_Nano.sv(12) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251108 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR MyDE0_Nano.sv(21) " "Output port \"DRAM_ADDR\" at MyDE0_Nano.sv(21) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA MyDE0_Nano.sv(22) " "Output port \"DRAM_BA\" at MyDE0_Nano.sv(22) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM MyDE0_Nano.sv(28) " "Output port \"DRAM_DQM\" at MyDE0_Nano.sv(28) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N MyDE0_Nano.sv(23) " "Output port \"DRAM_CAS_N\" at MyDE0_Nano.sv(23) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE MyDE0_Nano.sv(24) " "Output port \"DRAM_CKE\" at MyDE0_Nano.sv(24) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK MyDE0_Nano.sv(25) " "Output port \"DRAM_CLK\" at MyDE0_Nano.sv(25) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N MyDE0_Nano.sv(26) " "Output port \"DRAM_CS_N\" at MyDE0_Nano.sv(26) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N MyDE0_Nano.sv(29) " "Output port \"DRAM_RAS_N\" at MyDE0_Nano.sv(29) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N MyDE0_Nano.sv(30) " "Output port \"DRAM_WE_N\" at MyDE0_Nano.sv(30) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO MyDE0_Nano.sv(33) " "Output port \"EPCS_ASDO\" at MyDE0_Nano.sv(33) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK MyDE0_Nano.sv(35) " "Output port \"EPCS_DCLK\" at MyDE0_Nano.sv(35) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO MyDE0_Nano.sv(36) " "Output port \"EPCS_NCSO\" at MyDE0_Nano.sv(36) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N MyDE0_Nano.sv(39) " "Output port \"G_SENSOR_CS_N\" at MyDE0_Nano.sv(39) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK MyDE0_Nano.sv(41) " "Output port \"I2C_SCLK\" at MyDE0_Nano.sv(41) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N MyDE0_Nano.sv(45) " "Output port \"ADC_CS_N\" at MyDE0_Nano.sv(45) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR MyDE0_Nano.sv(46) " "Output port \"ADC_SADDR\" at MyDE0_Nano.sv(46) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK MyDE0_Nano.sv(47) " "Output port \"ADC_SCLK\" at MyDE0_Nano.sv(47) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700328251109 "|MyDE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "MyDE0_Nano.sv" "arm" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "MyARM_MultiCycle.sv" "c" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode arm:arm\|controller:c\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"arm:arm\|controller:c\|decode:dec\"" {  } { { "MyARM_MultiCycle.sv" "dec" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainfsm arm:arm\|controller:c\|decode:dec\|mainfsm:fsm " "Elaborating entity \"mainfsm\" for hierarchy \"arm:arm\|controller:c\|decode:dec\|mainfsm:fsm\"" {  } { { "MyARM_MultiCycle.sv" "fsm" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251133 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MyARM_MultiCycle.sv(181) " "Verilog HDL Case Statement information at MyARM_MultiCycle.sv(181): all case item expressions in this case statement are onehot" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 181 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1700328251133 "|MyDE0_Nano|arm:arm|controller:c|decode:dec|mainfsm:fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MyARM_MultiCycle.sv(205) " "Verilog HDL Case Statement information at MyARM_MultiCycle.sv(205): all case item expressions in this case statement are onehot" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1700328251134 "|MyDE0_Nano|arm:arm|controller:c|decode:dec|mainfsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "MyARM_MultiCycle.sv" "cl" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "MyARM_MultiCycle.sv" "flagreg1" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "MyARM_MultiCycle.sv" "cc" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|controller:c\|condlogic:cl\|flopr:condreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopr:condreg\"" {  } { { "MyARM_MultiCycle.sv" "condreg" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "MyARM_MultiCycle.sv" "dp" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|datapath:dp\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|datapath:dp\|flopenr:pcreg\"" {  } { { "MyARM_MultiCycle.sv" "pcreg" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:adrmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:adrmux\"" {  } { { "MyARM_MultiCycle.sv" "adrmux" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:datareg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:datareg\"" {  } { { "MyARM_MultiCycle.sv" "datareg" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:muxRA1 " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:muxRA1\"" {  } { { "MyARM_MultiCycle.sv" "muxRA1" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "MyARM_MultiCycle.sv" "rf" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "MyARM_MultiCycle.sv" "ext" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 arm:arm\|datapath:dp\|mux3:srcamux " "Elaborating entity \"mux3\" for hierarchy \"arm:arm\|datapath:dp\|mux3:srcamux\"" {  } { { "MyARM_MultiCycle.sv" "srcamux" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "MyARM_MultiCycle.sv" "alu" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 MyARM_MultiCycle.sv(418) " "Verilog HDL assignment warning at MyARM_MultiCycle.sv(418): truncated value with size 33 to match size of target (32)" {  } { { "MyARM_MultiCycle.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyARM_MultiCycle.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700328251209 "|MyDE0_Nano|arm:arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem " "Elaborating entity \"mem\" for hierarchy \"mem:mem\"" {  } { { "MyDE0_Nano.sv" "mem" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700328251217 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 MyDE0_Nano.sv(96) " "Verilog HDL warning at MyDE0_Nano.sv(96): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.sv" 96 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1700328251219 "|MyDE0_Nano|mem:mem"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e24 " "Found entity 1: altsyncram_4e24" {  } { { "db/altsyncram_4e24.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/altsyncram_4e24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328252981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328252981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhi " "Found entity 1: cntr_uhi" {  } { { "db/cntr_uhi.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cntr_uhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328253668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328253668 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1700328254027 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1700328254111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.18.18:24:16 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl " "2023.11.18.18:24:16 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328256617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328259398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328259478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328264673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328264739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328264812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328264903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328264906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1700328264906 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1700328265587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe248a27/alt_sld_fab.v" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328265801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328265801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328265878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328265878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328265895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328265895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328265953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328265953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328266035 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328266035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328266035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328266097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700328266097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.map.smsg " "Generated suppressed messages file C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531---Design-and-architecture-of-digital-electronic-systems-master/Quartus/Homework/Homework_7/Quartus-MultiCycle/MyDE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700328266967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700328266976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 18:24:26 2023 " "Processing ended: Sat Nov 18 18:24:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700328266976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700328266976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700328266976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700328266976 ""}
