0.6
2017.4
Dec 15 2017
21:07:18
D:/vivado_projects/memory/memory.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,,,,,,,,,
D:/vivado_projects/memory/memory.srcs/sim_1/new/memory_tb.v,1699270344,verilog,,,,memory_tb,,,,,,,,
D:/vivado_projects/memory/memory.srcs/sources_1/ip/Ins_Rom/Ins_Rom_sim_netlist.v,1699269479,verilog,,D:/vivado_projects/memory/memory.srcs/sources_1/new/display_7seg.v,,Ins_Rom;Ins_Rom_blk_mem_gen_generic_cstr;Ins_Rom_blk_mem_gen_prim_width;Ins_Rom_blk_mem_gen_prim_wrapper_init;Ins_Rom_blk_mem_gen_top;Ins_Rom_blk_mem_gen_v8_4_1;Ins_Rom_blk_mem_gen_v8_4_1_synth;glbl,,,,,,,,
D:/vivado_projects/memory/memory.srcs/sources_1/new/display_7seg.v,1698683798,verilog,,D:/vivado_projects/memory/memory.srcs/sources_1/new/memory.v,,display_7seg,,,,,,,,
D:/vivado_projects/memory/memory.srcs/sources_1/new/memory.v,1698683798,verilog,,D:/vivado_projects/memory/memory.srcs/sim_1/new/memory_tb.v,,memory,,,,,,,,
