<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 12:33:52 on 22.11.2019 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>-- VHDL Entity alien_game_lib.c4_t3_pause_block.symbol</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - wirdatma.UNKNOWN (HTC219-716-SPC)</span>
<span class=C>--          at - 16:11:36 21.11.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> c4_t3_pause_block <span class=K>IS</span>
   <span class=K>PORT</span>(
      btn     : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (3 <span class=K>DOWNTO</span> 0);
      sw0     : <span class=A>IN</span>     <span class=T>std_logic</span>;
      btn_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (3 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> c4_t3_pause_block ;

<span class=C>--</span>
<span class=C>-- VHDL Architecture alien_game_lib.c4_t3_pause_block.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - wirdatma.UNKNOWN (HTC219-714-SPC)</span>
<span class=C>--          at - 11:57:01 22.11.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;


<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> c4_t3_pause_block <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>
   <span class=K>SIGNAL</span> dout  : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout1 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout2 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout3 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout4 : <span class=T>std_logic</span>;



<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_0' of 'and'</span>
   dout1 <= btn(0) <span class=K>AND</span> dout;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_1' of 'and'</span>
   dout2 <= btn(1) <span class=K>AND</span> dout;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_2' of 'and'</span>
   dout3 <= btn(2) <span class=K>AND</span> dout;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_4' of 'and'</span>
   dout4 <= btn(3) <span class=K>AND</span> dout;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_3' of 'inv'</span>
   dout <= <span class=K>NOT</span>(sw0);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_5' of 'merge'</span>
   btn_out <= dout4 & dout3 & dout2 & dout1;

   <span class=C>-- Instance port mappings.</span>

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
