// Seed: 233928560
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11
);
  wire id_13;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output logic id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    input uwire id_13,
    input wand id_14,
    output supply0 id_15,
    input tri1 id_16
);
  parameter id_18 = !1'b0;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_6,
      id_2,
      id_2,
      id_13,
      id_6,
      id_12,
      id_11,
      id_10,
      id_5,
      id_16
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_1) id_7 <= -1'b0;
endmodule
