
finalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008884  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08008a48  08008a48  00009a48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e80  08008e80  0000a278  2**0
                  CONTENTS
  4 .ARM          00000008  08008e80  08008e80  00009e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e88  08008e88  0000a278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e88  08008e88  00009e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e8c  08008e8c  00009e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  08008e90  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000278  08009108  0000a278  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  08009108  0000a53c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a278  2**0
                  CONTENTS, READONLY
 12 .debug_info   000131ca  00000000  00000000  0000a2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b78  00000000  00000000  0001d472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  0001fff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c4e  00000000  00000000  00021000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c69d  00000000  00000000  00021c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ff4  00000000  00000000  0004e2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108d27  00000000  00000000  000632df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016c006  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005244  00000000  00000000  0016c04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00171290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000278 	.word	0x20000278
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008a2c 	.word	0x08008a2c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000027c 	.word	0x2000027c
 80001fc:	08008a2c 	.word	0x08008a2c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <Kalmanfilter>:
#include <math.h>
#include "kalman_c.h"

float Kalmanfilter(float inputNum, kalman_state* kstate){
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ed2:	6038      	str	r0, [r7, #0]

	if (isnan(kstate->x) || isnan(kstate->p) || isinf(kstate->x) || isinf(kstate->p) || (kstate->p + kstate->r==0)){
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	edd3 7a03 	vldr	s15, [r3, #12]
 8000eda:	eef4 7a67 	vcmp.f32	s15, s15
 8000ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee2:	d63c      	bvs.n	8000f5e <Kalmanfilter+0x96>
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	edd3 7a02 	vldr	s15, [r3, #8]
 8000eea:	eef4 7a67 	vcmp.f32	s15, s15
 8000eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef2:	d634      	bvs.n	8000f5e <Kalmanfilter+0x96>
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	edd3 7a03 	vldr	s15, [r3, #12]
 8000efa:	eef0 7ae7 	vabs.f32	s15, s15
 8000efe:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000ff4 <Kalmanfilter+0x12c>
 8000f02:	eef4 7a47 	vcmp.f32	s15, s14
 8000f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0a:	bfd4      	ite	le
 8000f0c:	2301      	movle	r3, #1
 8000f0e:	2300      	movgt	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	f083 0301 	eor.w	r3, r3, #1
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d120      	bne.n	8000f5e <Kalmanfilter+0x96>
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f22:	eef0 7ae7 	vabs.f32	s15, s15
 8000f26:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000ff4 <Kalmanfilter+0x12c>
 8000f2a:	eef4 7a47 	vcmp.f32	s15, s14
 8000f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f32:	bfd4      	ite	le
 8000f34:	2301      	movle	r3, #1
 8000f36:	2300      	movgt	r3, #0
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	f083 0301 	eor.w	r3, r3, #1
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10c      	bne.n	8000f5e <Kalmanfilter+0x96>
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f54:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5c:	d101      	bne.n	8000f62 <Kalmanfilter+0x9a>
		return -1;
 8000f5e:	4b26      	ldr	r3, [pc, #152]	@ (8000ff8 <Kalmanfilter+0x130>)
 8000f60:	e03f      	b.n	8000fe2 <Kalmanfilter+0x11a>
	}
	kstate->p = kstate->p + kstate->q;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	edd3 7a00 	vldr	s15, [r3]
 8000f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	edc3 7a02 	vstr	s15, [r3, #8]
	kstate->k = kstate->p/(kstate->p + kstate->r);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	edc3 7a04 	vstr	s15, [r3, #16]
	kstate->x = kstate->x + kstate->k * (inputNum - kstate->x);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	ed93 7a03 	vldr	s14, [r3, #12]
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	edd3 6a04 	vldr	s13, [r3, #16]
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	edd3 7a03 	vldr	s15, [r3, #12]
 8000faa:	ed97 6a01 	vldr	s12, [r7, #4]
 8000fae:	ee76 7a67 	vsub.f32	s15, s12, s15
 8000fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	edc3 7a03 	vstr	s15, [r3, #12]
	kstate->p = (1 - kstate->k) * kstate->p;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	edd3 7a04 	vldr	s15, [r3, #16]
 8000fc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	edc3 7a02 	vstr	s15, [r3, #8]

	return kstate->x;
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	68db      	ldr	r3, [r3, #12]
}
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	7f7fffff 	.word	0x7f7fffff
 8000ff8:	bf800000 	.word	0xbf800000

08000ffc <MapCoordinatesToBoard>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Function to map accelerometer coordinates to the board's grid
void MapCoordinatesToBoard(int x, int y, char board[BOARD_SIZE][BOARD_SIZE]) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b089      	sub	sp, #36	@ 0x24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
    // Clear the board
    for (int i = 0; i < BOARD_SIZE; i++) {
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
 800100c:	e017      	b.n	800103e <MapCoordinatesToBoard+0x42>
        for (int j = 0; j < BOARD_SIZE; j++) {
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
 8001012:	e00e      	b.n	8001032 <MapCoordinatesToBoard+0x36>
            board[i][j] = EMPTY_CELL;
 8001014:	69fa      	ldr	r2, [r7, #28]
 8001016:	4613      	mov	r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4413      	add	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	461a      	mov	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	441a      	add	r2, r3
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	4413      	add	r3, r2
 8001028:	222e      	movs	r2, #46	@ 0x2e
 800102a:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < BOARD_SIZE; j++) {
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	3301      	adds	r3, #1
 8001030:	61bb      	str	r3, [r7, #24]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	2b09      	cmp	r3, #9
 8001036:	dded      	ble.n	8001014 <MapCoordinatesToBoard+0x18>
    for (int i = 0; i < BOARD_SIZE; i++) {
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	3301      	adds	r3, #1
 800103c:	61fb      	str	r3, [r7, #28]
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	2b09      	cmp	r3, #9
 8001042:	dde4      	ble.n	800100e <MapCoordinatesToBoard+0x12>
        }
    }

    // Scale and map coordinates to the board
    int mappedX = BOARD_SIZE / 2 + (x / 100);  // Adjust scaling factor (/100) as needed
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4a1c      	ldr	r2, [pc, #112]	@ (80010b8 <MapCoordinatesToBoard+0xbc>)
 8001048:	fb82 1203 	smull	r1, r2, r2, r3
 800104c:	1152      	asrs	r2, r2, #5
 800104e:	17db      	asrs	r3, r3, #31
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	3305      	adds	r3, #5
 8001054:	617b      	str	r3, [r7, #20]
    int mappedY = BOARD_SIZE / 2 - (y / 100);  // Flip Y-axis
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	4a17      	ldr	r2, [pc, #92]	@ (80010b8 <MapCoordinatesToBoard+0xbc>)
 800105a:	fb82 1203 	smull	r1, r2, r2, r3
 800105e:	1152      	asrs	r2, r2, #5
 8001060:	17db      	asrs	r3, r3, #31
 8001062:	1a9b      	subs	r3, r3, r2
 8001064:	3305      	adds	r3, #5
 8001066:	613b      	str	r3, [r7, #16]

    // Clamp the car position within board boundaries
    if (mappedX < 0) mappedX = 0;
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	2b00      	cmp	r3, #0
 800106c:	da01      	bge.n	8001072 <MapCoordinatesToBoard+0x76>
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
    if (mappedX >= BOARD_SIZE) mappedX = BOARD_SIZE - 1;
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	2b09      	cmp	r3, #9
 8001076:	dd01      	ble.n	800107c <MapCoordinatesToBoard+0x80>
 8001078:	2309      	movs	r3, #9
 800107a:	617b      	str	r3, [r7, #20]
    if (mappedY < 0) mappedY = 0;
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	2b00      	cmp	r3, #0
 8001080:	da01      	bge.n	8001086 <MapCoordinatesToBoard+0x8a>
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
    if (mappedY >= BOARD_SIZE) mappedY = BOARD_SIZE - 1;
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	2b09      	cmp	r3, #9
 800108a:	dd01      	ble.n	8001090 <MapCoordinatesToBoard+0x94>
 800108c:	2309      	movs	r3, #9
 800108e:	613b      	str	r3, [r7, #16]

    // Place the car on the board
    board[mappedY][mappedX] = CAR_SYMBOL;
 8001090:	490a      	ldr	r1, [pc, #40]	@ (80010bc <MapCoordinatesToBoard+0xc0>)
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4613      	mov	r3, r2
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	4413      	add	r3, r2
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	461a      	mov	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	441a      	add	r2, r3
 80010a2:	b2c9      	uxtb	r1, r1
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	4413      	add	r3, r2
 80010a8:	460a      	mov	r2, r1
 80010aa:	701a      	strb	r2, [r3, #0]
}
 80010ac:	bf00      	nop
 80010ae:	3724      	adds	r7, #36	@ 0x24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	51eb851f 	.word	0x51eb851f
 80010bc:	08008a48 	.word	0x08008a48

080010c0 <PrintBoardToUART>:

// Function to transmit the 2D board to UART
void PrintBoardToUART(char board[BOARD_SIZE][BOARD_SIZE]) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b0b8      	sub	sp, #224	@ 0xe0
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    char buffer[200];  // Buffer to store the board as a string
    int index = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

    // Convert the board to a string representation
    for (int i = 0; i < BOARD_SIZE; i++) {
 80010ce:	2300      	movs	r3, #0
 80010d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80010d4:	e03b      	b.n	800114e <PrintBoardToUART+0x8e>
        for (int j = 0; j < BOARD_SIZE; j++) {
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80010dc:	e01a      	b.n	8001114 <PrintBoardToUART+0x54>
            buffer[index++] = board[i][j];
 80010de:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80010e2:	4613      	mov	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	461a      	mov	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	1899      	adds	r1, r3, r2
 80010f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80010f4:	1c5a      	adds	r2, r3, #1
 80010f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80010fa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80010fe:	440a      	add	r2, r1
 8001100:	7812      	ldrb	r2, [r2, #0]
 8001102:	33e0      	adds	r3, #224	@ 0xe0
 8001104:	443b      	add	r3, r7
 8001106:	f803 2cd4 	strb.w	r2, [r3, #-212]
        for (int j = 0; j < BOARD_SIZE; j++) {
 800110a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800110e:	3301      	adds	r3, #1
 8001110:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001114:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001118:	2b09      	cmp	r3, #9
 800111a:	dde0      	ble.n	80010de <PrintBoardToUART+0x1e>
        }
        buffer[index++] = '\r';  // Carriage return
 800111c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001120:	1c5a      	adds	r2, r3, #1
 8001122:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001126:	33e0      	adds	r3, #224	@ 0xe0
 8001128:	443b      	add	r3, r7
 800112a:	220d      	movs	r2, #13
 800112c:	f803 2cd4 	strb.w	r2, [r3, #-212]
        buffer[index++] = '\n';  // New line
 8001130:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001134:	1c5a      	adds	r2, r3, #1
 8001136:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800113a:	33e0      	adds	r3, #224	@ 0xe0
 800113c:	443b      	add	r3, r7
 800113e:	220a      	movs	r2, #10
 8001140:	f803 2cd4 	strb.w	r2, [r3, #-212]
    for (int i = 0; i < BOARD_SIZE; i++) {
 8001144:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001148:	3301      	adds	r3, #1
 800114a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800114e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001152:	2b09      	cmp	r3, #9
 8001154:	ddbf      	ble.n	80010d6 <PrintBoardToUART+0x16>
    }
    buffer[index] = '\0';  // Null-terminate the string
 8001156:	f107 020c 	add.w	r2, r7, #12
 800115a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800115e:	4413      	add	r3, r2
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]

    // Transmit the board over UART
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001164:	f107 030c 	add.w	r3, r7, #12
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f899 	bl	80002a0 <strlen>
 800116e:	4603      	mov	r3, r0
 8001170:	b29a      	uxth	r2, r3
 8001172:	f107 010c 	add.w	r1, r7, #12
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	4803      	ldr	r0, [pc, #12]	@ (8001188 <PrintBoardToUART+0xc8>)
 800117c:	f003 ff62 	bl	8005044 <HAL_UART_Transmit>
}
 8001180:	bf00      	nop
 8001182:	37e0      	adds	r7, #224	@ 0xe0
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200002e8 	.word	0x200002e8

0800118c <Sensor_Read_with_Kalman>:
//function to read measurements of 5 sensors and send it over UART
void Sensor_Read_with_Kalman(void) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b09c      	sub	sp, #112	@ 0x70
 8001190:	af02      	add	r7, sp, #8
	char buffer[100];  // Buffer to store the formatted string

	// Read sensor data
	//BSP_MAGNETO_GetXYZ(magnetometer_data);
	BSP_ACCELERO_AccGetXYZ(accelerometer_data);
 8001192:	4843      	ldr	r0, [pc, #268]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 8001194:	f000 fb4c 	bl	8001830 <BSP_ACCELERO_AccGetXYZ>

	smoothed_accelerometer_data[0]=Kalmanfilter((float)accelerometer_data[0], &stateX);
 8001198:	4b41      	ldr	r3, [pc, #260]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 800119a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800119e:	ee07 3a90 	vmov	s15, r3
 80011a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a6:	483f      	ldr	r0, [pc, #252]	@ (80012a4 <Sensor_Read_with_Kalman+0x118>)
 80011a8:	eeb0 0a67 	vmov.f32	s0, s15
 80011ac:	f7ff fe8c 	bl	8000ec8 <Kalmanfilter>
 80011b0:	eef0 7a40 	vmov.f32	s15, s0
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b21a      	sxth	r2, r3
 80011be:	4b3a      	ldr	r3, [pc, #232]	@ (80012a8 <Sensor_Read_with_Kalman+0x11c>)
 80011c0:	801a      	strh	r2, [r3, #0]
	smoothed_accelerometer_data[1]=Kalmanfilter((float)accelerometer_data[1], &stateY);
 80011c2:	4b37      	ldr	r3, [pc, #220]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 80011c4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011d0:	4836      	ldr	r0, [pc, #216]	@ (80012ac <Sensor_Read_with_Kalman+0x120>)
 80011d2:	eeb0 0a67 	vmov.f32	s0, s15
 80011d6:	f7ff fe77 	bl	8000ec8 <Kalmanfilter>
 80011da:	eef0 7a40 	vmov.f32	s15, s0
 80011de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e2:	ee17 3a90 	vmov	r3, s15
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <Sensor_Read_with_Kalman+0x11c>)
 80011ea:	805a      	strh	r2, [r3, #2]
	smoothed_accelerometer_data[2]=Kalmanfilter((float)accelerometer_data[2], &stateZ);
 80011ec:	4b2c      	ldr	r3, [pc, #176]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 80011ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011f2:	ee07 3a90 	vmov	s15, r3
 80011f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011fa:	482d      	ldr	r0, [pc, #180]	@ (80012b0 <Sensor_Read_with_Kalman+0x124>)
 80011fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001200:	f7ff fe62 	bl	8000ec8 <Kalmanfilter>
 8001204:	eef0 7a40 	vmov.f32	s15, s0
 8001208:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800120c:	ee17 3a90 	vmov	r3, s15
 8001210:	b21a      	sxth	r2, r3
 8001212:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <Sensor_Read_with_Kalman+0x11c>)
 8001214:	809a      	strh	r2, [r3, #4]

	sprintf(buffer, "Accelerometer: X=%d, Y=%d, Z=%d\r\n",
		accelerometer_data[0], accelerometer_data[1],
 8001216:	4b22      	ldr	r3, [pc, #136]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 8001218:	f9b3 3000 	ldrsh.w	r3, [r3]
	sprintf(buffer, "Accelerometer: X=%d, Y=%d, Z=%d\r\n",
 800121c:	461a      	mov	r2, r3
		accelerometer_data[0], accelerometer_data[1],
 800121e:	4b20      	ldr	r3, [pc, #128]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 8001220:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	sprintf(buffer, "Accelerometer: X=%d, Y=%d, Z=%d\r\n",
 8001224:	4619      	mov	r1, r3
		accelerometer_data[2]);
 8001226:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <Sensor_Read_with_Kalman+0x114>)
 8001228:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	sprintf(buffer, "Accelerometer: X=%d, Y=%d, Z=%d\r\n",
 800122c:	1d38      	adds	r0, r7, #4
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	460b      	mov	r3, r1
 8001232:	4920      	ldr	r1, [pc, #128]	@ (80012b4 <Sensor_Read_with_Kalman+0x128>)
 8001234:	f005 facc 	bl	80067d0 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer),
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f830 	bl	80002a0 <strlen>
 8001240:	4603      	mov	r3, r0
 8001242:	b29a      	uxth	r2, r3
 8001244:	1d39      	adds	r1, r7, #4
 8001246:	f04f 33ff 	mov.w	r3, #4294967295
 800124a:	481b      	ldr	r0, [pc, #108]	@ (80012b8 <Sensor_Read_with_Kalman+0x12c>)
 800124c:	f003 fefa 	bl	8005044 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	sprintf(buffer, " Smoothed Accelerometer: X=%d, Y=%d, Z=%d\r\n",
		smoothed_accelerometer_data[0], smoothed_accelerometer_data[1],
 8001250:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <Sensor_Read_with_Kalman+0x11c>)
 8001252:	f9b3 3000 	ldrsh.w	r3, [r3]
	sprintf(buffer, " Smoothed Accelerometer: X=%d, Y=%d, Z=%d\r\n",
 8001256:	461a      	mov	r2, r3
		smoothed_accelerometer_data[0], smoothed_accelerometer_data[1],
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <Sensor_Read_with_Kalman+0x11c>)
 800125a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	sprintf(buffer, " Smoothed Accelerometer: X=%d, Y=%d, Z=%d\r\n",
 800125e:	4619      	mov	r1, r3
		smoothed_accelerometer_data[2]);
 8001260:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <Sensor_Read_with_Kalman+0x11c>)
 8001262:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	sprintf(buffer, " Smoothed Accelerometer: X=%d, Y=%d, Z=%d\r\n",
 8001266:	1d38      	adds	r0, r7, #4
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	460b      	mov	r3, r1
 800126c:	4913      	ldr	r1, [pc, #76]	@ (80012bc <Sensor_Read_with_Kalman+0x130>)
 800126e:	f005 faaf 	bl	80067d0 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer),
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f813 	bl	80002a0 <strlen>
 800127a:	4603      	mov	r3, r0
 800127c:	b29a      	uxth	r2, r3
 800127e:	1d39      	adds	r1, r7, #4
 8001280:	f04f 33ff 	mov.w	r3, #4294967295
 8001284:	480c      	ldr	r0, [pc, #48]	@ (80012b8 <Sensor_Read_with_Kalman+0x12c>)
 8001286:	f003 fedd 	bl	8005044 <HAL_UART_Transmit>
			HAL_MAX_DELAY);


	HAL_UART_Transmit(&huart1, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY); // Newline for clarity
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	2202      	movs	r2, #2
 8001290:	490b      	ldr	r1, [pc, #44]	@ (80012c0 <Sensor_Read_with_Kalman+0x134>)
 8001292:	4809      	ldr	r0, [pc, #36]	@ (80012b8 <Sensor_Read_with_Kalman+0x12c>)
 8001294:	f003 fed6 	bl	8005044 <HAL_UART_Transmit>
}
 8001298:	bf00      	nop
 800129a:	3768      	adds	r7, #104	@ 0x68
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000037c 	.word	0x2000037c
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000384 	.word	0x20000384
 80012ac:	20000014 	.word	0x20000014
 80012b0:	20000028 	.word	0x20000028
 80012b4:	08008a4c 	.word	0x08008a4c
 80012b8:	200002e8 	.word	0x200002e8
 80012bc:	08008a70 	.word	0x08008a70
 80012c0:	08008a9c 	.word	0x08008a9c

080012c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b09a      	sub	sp, #104	@ 0x68
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ca:	f000 ff37 	bl	800213c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ce:	f000 f825 	bl	800131c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d2:	f000 f901 	bl	80014d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012d6:	f000 f873 	bl	80013c0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80012da:	f000 f8b1 	bl	8001440 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_MAGNETO_Init();
 80012de:	f000 fabf 	bl	8001860 <BSP_MAGNETO_Init>
  BSP_ACCELERO_Init();
 80012e2:	f000 fa67 	bl	80017b4 <BSP_ACCELERO_Init>
  /* USER CODE BEGIN WHILE */
  char board[BOARD_SIZE][BOARD_SIZE];  // 2D board

  while (1) {
      // Read accelerometer data and smooth it
      Sensor_Read_with_Kalman();
 80012e6:	f7ff ff51 	bl	800118c <Sensor_Read_with_Kalman>

      // Map smoothed accelerometer data to the board
      MapCoordinatesToBoard(smoothed_accelerometer_data[0], smoothed_accelerometer_data[1], board);
 80012ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <main+0x54>)
 80012ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f0:	4618      	mov	r0, r3
 80012f2:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <main+0x54>)
 80012f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012f8:	4619      	mov	r1, r3
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	461a      	mov	r2, r3
 80012fe:	f7ff fe7d 	bl	8000ffc <MapCoordinatesToBoard>

      // Print the updated board to UART
      PrintBoardToUART(board);
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fedb 	bl	80010c0 <PrintBoardToUART>

      // Add a 1-second delay for a 1 fps refresh rate
      HAL_Delay(300);
 800130a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800130e:	f000 ff89 	bl	8002224 <HAL_Delay>
      Sensor_Read_with_Kalman();
 8001312:	bf00      	nop
 8001314:	e7e7      	b.n	80012e6 <main+0x22>
 8001316:	bf00      	nop
 8001318:	20000384 	.word	0x20000384

0800131c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b096      	sub	sp, #88	@ 0x58
 8001320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	2244      	movs	r2, #68	@ 0x44
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fab3 	bl	8006896 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001330:	463b      	mov	r3, r7
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	60da      	str	r2, [r3, #12]
 800133c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800133e:	2000      	movs	r0, #0
 8001340:	f002 f99c 	bl	800367c <HAL_PWREx_ControlVoltageScaling>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800134a:	f000 f8dd 	bl	8001508 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800134e:	2310      	movs	r3, #16
 8001350:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001352:	2301      	movs	r3, #1
 8001354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800135a:	2360      	movs	r3, #96	@ 0x60
 800135c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800135e:	2302      	movs	r3, #2
 8001360:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001362:	2301      	movs	r3, #1
 8001364:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001366:	2301      	movs	r3, #1
 8001368:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800136a:	233c      	movs	r3, #60	@ 0x3c
 800136c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800136e:	2302      	movs	r3, #2
 8001370:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001372:	2302      	movs	r3, #2
 8001374:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001376:	2302      	movs	r3, #2
 8001378:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fa20 	bl	80037c4 <HAL_RCC_OscConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800138a:	f000 f8bd 	bl	8001508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800138e:	230f      	movs	r3, #15
 8001390:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001392:	2303      	movs	r3, #3
 8001394:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013a2:	463b      	mov	r3, r7
 80013a4:	2105      	movs	r1, #5
 80013a6:	4618      	mov	r0, r3
 80013a8:	f002 fe26 	bl	8003ff8 <HAL_RCC_ClockConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013b2:	f000 f8a9 	bl	8001508 <Error_Handler>
  }
}
 80013b6:	bf00      	nop
 80013b8:	3758      	adds	r7, #88	@ 0x58
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001438 <MX_I2C1_Init+0x78>)
 80013c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 80013ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013cc:	4a1b      	ldr	r2, [pc, #108]	@ (800143c <MX_I2C1_Init+0x7c>)
 80013ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013d0:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013d6:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013d8:	2201      	movs	r2, #1
 80013da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013dc:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013e2:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ee:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013fa:	480e      	ldr	r0, [pc, #56]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013fc:	f001 facc 	bl	8002998 <HAL_I2C_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001406:	f000 f87f 	bl	8001508 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800140a:	2100      	movs	r1, #0
 800140c:	4809      	ldr	r0, [pc, #36]	@ (8001434 <MX_I2C1_Init+0x74>)
 800140e:	f002 f87d 	bl	800350c <HAL_I2CEx_ConfigAnalogFilter>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001418:	f000 f876 	bl	8001508 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800141c:	2100      	movs	r1, #0
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <MX_I2C1_Init+0x74>)
 8001420:	f002 f8bf 	bl	80035a2 <HAL_I2CEx_ConfigDigitalFilter>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800142a:	f000 f86d 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000294 	.word	0x20000294
 8001438:	40005400 	.word	0x40005400
 800143c:	30a175ab 	.word	0x30a175ab

08001440 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001444:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001446:	4a23      	ldr	r2, [pc, #140]	@ (80014d4 <MX_USART1_UART_Init+0x94>)
 8001448:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800144a:	4b21      	ldr	r3, [pc, #132]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800144c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001450:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b1f      	ldr	r3, [pc, #124]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800145e:	4b1c      	ldr	r3, [pc, #112]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b17      	ldr	r3, [pc, #92]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001476:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800147c:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001482:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001484:	2200      	movs	r2, #0
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001488:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800148a:	f003 fd8b 	bl	8004fa4 <HAL_UART_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001494:	f000 f838 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001498:	2100      	movs	r1, #0
 800149a:	480d      	ldr	r0, [pc, #52]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800149c:	f004 fbb4 	bl	8005c08 <HAL_UARTEx_SetTxFifoThreshold>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014a6:	f000 f82f 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014aa:	2100      	movs	r1, #0
 80014ac:	4808      	ldr	r0, [pc, #32]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 80014ae:	f004 fbe9 	bl	8005c84 <HAL_UARTEx_SetRxFifoThreshold>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80014b8:	f000 f826 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80014bc:	4804      	ldr	r0, [pc, #16]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 80014be:	f004 fb6a 	bl	8005b96 <HAL_UARTEx_DisableFifoMode>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80014c8:	f000 f81e 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200002e8 	.word	0x200002e8
 80014d4:	40013800 	.word	0x40013800

080014d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014de:	4b09      	ldr	r3, [pc, #36]	@ (8001504 <MX_GPIO_Init+0x2c>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	4a08      	ldr	r2, [pc, #32]	@ (8001504 <MX_GPIO_Init+0x2c>)
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <MX_GPIO_Init+0x2c>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000

08001508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <Error_Handler+0x8>

08001514 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08a      	sub	sp, #40	@ 0x28
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800151c:	4b27      	ldr	r3, [pc, #156]	@ (80015bc <I2Cx_MspInit+0xa8>)
 800151e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001520:	4a26      	ldr	r2, [pc, #152]	@ (80015bc <I2Cx_MspInit+0xa8>)
 8001522:	f043 0302 	orr.w	r3, r3, #2
 8001526:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001528:	4b24      	ldr	r3, [pc, #144]	@ (80015bc <I2Cx_MspInit+0xa8>)
 800152a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001534:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001538:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800153a:	2312      	movs	r3, #18
 800153c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800153e:	2301      	movs	r3, #1
 8001540:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001542:	2303      	movs	r3, #3
 8001544:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001546:	2304      	movs	r3, #4
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800154a:	f107 0314 	add.w	r3, r7, #20
 800154e:	4619      	mov	r1, r3
 8001550:	481b      	ldr	r0, [pc, #108]	@ (80015c0 <I2Cx_MspInit+0xac>)
 8001552:	f000 ff9d 	bl	8002490 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4619      	mov	r1, r3
 800155c:	4818      	ldr	r0, [pc, #96]	@ (80015c0 <I2Cx_MspInit+0xac>)
 800155e:	f000 ff97 	bl	8002490 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001562:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <I2Cx_MspInit+0xa8>)
 8001564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001566:	4a15      	ldr	r2, [pc, #84]	@ (80015bc <I2Cx_MspInit+0xa8>)
 8001568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800156c:	6593      	str	r3, [r2, #88]	@ 0x58
 800156e:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <I2Cx_MspInit+0xa8>)
 8001570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <I2Cx_MspInit+0xa8>)
 800157c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800157e:	4a0f      	ldr	r2, [pc, #60]	@ (80015bc <I2Cx_MspInit+0xa8>)
 8001580:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001584:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001586:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <I2Cx_MspInit+0xa8>)
 8001588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800158a:	4a0c      	ldr	r2, [pc, #48]	@ (80015bc <I2Cx_MspInit+0xa8>)
 800158c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001590:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	210f      	movs	r1, #15
 8001596:	2021      	movs	r0, #33	@ 0x21
 8001598:	f000 ff43 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800159c:	2021      	movs	r0, #33	@ 0x21
 800159e:	f000 ff5c 	bl	800245a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	210f      	movs	r1, #15
 80015a6:	2022      	movs	r0, #34	@ 0x22
 80015a8:	f000 ff3b 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80015ac:	2022      	movs	r0, #34	@ 0x22
 80015ae:	f000 ff54 	bl	800245a <HAL_NVIC_EnableIRQ>
}
 80015b2:	bf00      	nop
 80015b4:	3728      	adds	r7, #40	@ 0x28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000
 80015c0:	48000400 	.word	0x48000400

080015c4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a12      	ldr	r2, [pc, #72]	@ (8001618 <I2Cx_Init+0x54>)
 80015d0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a11      	ldr	r2, [pc, #68]	@ (800161c <I2Cx_Init+0x58>)
 80015d6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ff89 	bl	8001514 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f001 f9c8 	bl	8002998 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001608:	2100      	movs	r1, #0
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f001 ff7e 	bl	800350c <HAL_I2CEx_ConfigAnalogFilter>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40005800 	.word	0x40005800
 800161c:	00702681 	.word	0x00702681

08001620 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08a      	sub	sp, #40	@ 0x28
 8001624:	af04      	add	r7, sp, #16
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	4608      	mov	r0, r1
 800162a:	4611      	mov	r1, r2
 800162c:	461a      	mov	r2, r3
 800162e:	4603      	mov	r3, r0
 8001630:	72fb      	strb	r3, [r7, #11]
 8001632:	460b      	mov	r3, r1
 8001634:	813b      	strh	r3, [r7, #8]
 8001636:	4613      	mov	r3, r2
 8001638:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800163e:	7afb      	ldrb	r3, [r7, #11]
 8001640:	b299      	uxth	r1, r3
 8001642:	88f8      	ldrh	r0, [r7, #6]
 8001644:	893a      	ldrh	r2, [r7, #8]
 8001646:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800164a:	9302      	str	r3, [sp, #8]
 800164c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	6a3b      	ldr	r3, [r7, #32]
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	4603      	mov	r3, r0
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f001 fb7c 	bl	8002d54 <HAL_I2C_Mem_Read>
 800165c:	4603      	mov	r3, r0
 800165e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001660:	7dfb      	ldrb	r3, [r7, #23]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d004      	beq.n	8001670 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001666:	7afb      	ldrb	r3, [r7, #11]
 8001668:	4619      	mov	r1, r3
 800166a:	68f8      	ldr	r0, [r7, #12]
 800166c:	f000 f832 	bl	80016d4 <I2Cx_Error>
  }
  return status;
 8001670:	7dfb      	ldrb	r3, [r7, #23]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b08a      	sub	sp, #40	@ 0x28
 800167e:	af04      	add	r7, sp, #16
 8001680:	60f8      	str	r0, [r7, #12]
 8001682:	4608      	mov	r0, r1
 8001684:	4611      	mov	r1, r2
 8001686:	461a      	mov	r2, r3
 8001688:	4603      	mov	r3, r0
 800168a:	72fb      	strb	r3, [r7, #11]
 800168c:	460b      	mov	r3, r1
 800168e:	813b      	strh	r3, [r7, #8]
 8001690:	4613      	mov	r3, r2
 8001692:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001698:	7afb      	ldrb	r3, [r7, #11]
 800169a:	b299      	uxth	r1, r3
 800169c:	88f8      	ldrh	r0, [r7, #6]
 800169e:	893a      	ldrh	r2, [r7, #8]
 80016a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016a4:	9302      	str	r3, [sp, #8]
 80016a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	4603      	mov	r3, r0
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f001 fa3b 	bl	8002b2c <HAL_I2C_Mem_Write>
 80016b6:	4603      	mov	r3, r0
 80016b8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d004      	beq.n	80016ca <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80016c0:	7afb      	ldrb	r3, [r7, #11]
 80016c2:	4619      	mov	r1, r3
 80016c4:	68f8      	ldr	r0, [r7, #12]
 80016c6:	f000 f805 	bl	80016d4 <I2Cx_Error>
  }
  return status;
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f001 f9f4 	bl	8002ace <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ff6c 	bl	80015c4 <I2Cx_Init>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <SENSOR_IO_Init+0x10>)
 80016fa:	f7ff ff63 	bl	80015c4 <I2Cx_Init>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	2000038c 	.word	0x2000038c

08001708 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af02      	add	r7, sp, #8
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
 8001712:	460b      	mov	r3, r1
 8001714:	71bb      	strb	r3, [r7, #6]
 8001716:	4613      	mov	r3, r2
 8001718:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800171a:	79bb      	ldrb	r3, [r7, #6]
 800171c:	b29a      	uxth	r2, r3
 800171e:	79f9      	ldrb	r1, [r7, #7]
 8001720:	2301      	movs	r3, #1
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	1d7b      	adds	r3, r7, #5
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	2301      	movs	r3, #1
 800172a:	4803      	ldr	r0, [pc, #12]	@ (8001738 <SENSOR_IO_Write+0x30>)
 800172c:	f7ff ffa5 	bl	800167a <I2Cx_WriteMultiple>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	2000038c 	.word	0x2000038c

0800173c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af02      	add	r7, sp, #8
 8001742:	4603      	mov	r3, r0
 8001744:	460a      	mov	r2, r1
 8001746:	71fb      	strb	r3, [r7, #7]
 8001748:	4613      	mov	r3, r2
 800174a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001750:	79bb      	ldrb	r3, [r7, #6]
 8001752:	b29a      	uxth	r2, r3
 8001754:	79f9      	ldrb	r1, [r7, #7]
 8001756:	2301      	movs	r3, #1
 8001758:	9301      	str	r3, [sp, #4]
 800175a:	f107 030f 	add.w	r3, r7, #15
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2301      	movs	r3, #1
 8001762:	4804      	ldr	r0, [pc, #16]	@ (8001774 <SENSOR_IO_Read+0x38>)
 8001764:	f7ff ff5c 	bl	8001620 <I2Cx_ReadMultiple>

  return read_value;
 8001768:	7bfb      	ldrb	r3, [r7, #15]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	2000038c 	.word	0x2000038c

08001778 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af02      	add	r7, sp, #8
 800177e:	603a      	str	r2, [r7, #0]
 8001780:	461a      	mov	r2, r3
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
 8001786:	460b      	mov	r3, r1
 8001788:	71bb      	strb	r3, [r7, #6]
 800178a:	4613      	mov	r3, r2
 800178c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800178e:	79bb      	ldrb	r3, [r7, #6]
 8001790:	b29a      	uxth	r2, r3
 8001792:	79f9      	ldrb	r1, [r7, #7]
 8001794:	88bb      	ldrh	r3, [r7, #4]
 8001796:	9301      	str	r3, [sp, #4]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2301      	movs	r3, #1
 800179e:	4804      	ldr	r0, [pc, #16]	@ (80017b0 <SENSOR_IO_ReadMultiple+0x38>)
 80017a0:	f7ff ff3e 	bl	8001620 <I2Cx_ReadMultiple>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	2000038c 	.word	0x2000038c

080017b4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80017ba:	2300      	movs	r3, #0
 80017bc:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80017be:	2300      	movs	r3, #0
 80017c0:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <BSP_ACCELERO_Init+0x74>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	4798      	blx	r3
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b6a      	cmp	r3, #106	@ 0x6a
 80017cc:	d002      	beq.n	80017d4 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	73fb      	strb	r3, [r7, #15]
 80017d2:	e024      	b.n	800181e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80017d4:	4b15      	ldr	r3, [pc, #84]	@ (800182c <BSP_ACCELERO_Init+0x78>)
 80017d6:	4a14      	ldr	r2, [pc, #80]	@ (8001828 <BSP_ACCELERO_Init+0x74>)
 80017d8:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80017da:	2330      	movs	r3, #48	@ 0x30
 80017dc:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80017e2:	2300      	movs	r3, #0
 80017e4:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80017e6:	2340      	movs	r3, #64	@ 0x40
 80017e8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80017f2:	797a      	ldrb	r2, [r7, #5]
 80017f4:	7abb      	ldrb	r3, [r7, #10]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80017fc:	7a3b      	ldrb	r3, [r7, #8]
 80017fe:	f043 0304 	orr.w	r3, r3, #4
 8001802:	b2db      	uxtb	r3, r3
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	b21a      	sxth	r2, r3
 8001808:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800180c:	4313      	orrs	r3, r2
 800180e:	b21b      	sxth	r3, r3
 8001810:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <BSP_ACCELERO_Init+0x78>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	89ba      	ldrh	r2, [r7, #12]
 800181a:	4610      	mov	r0, r2
 800181c:	4798      	blx	r3
  }  

  return ret;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000074 	.word	0x20000074
 800182c:	200003e0 	.word	0x200003e0

08001830 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001838:	4b08      	ldr	r3, [pc, #32]	@ (800185c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d009      	beq.n	8001854 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	2b00      	cmp	r3, #0
 8001848:	d004      	beq.n	8001854 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800184a:	4b04      	ldr	r3, [pc, #16]	@ (800185c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	4798      	blx	r3
    }
  }
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200003e0 	.word	0x200003e0

08001860 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 800186a:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <BSP_MAGNETO_Init+0x50>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	4798      	blx	r3
 8001870:	4603      	mov	r3, r0
 8001872:	2b3d      	cmp	r3, #61	@ 0x3d
 8001874:	d002      	beq.n	800187c <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	71fb      	strb	r3, [r7, #7]
 800187a:	e013      	b.n	80018a4 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 800187c:	4b0d      	ldr	r3, [pc, #52]	@ (80018b4 <BSP_MAGNETO_Init+0x54>)
 800187e:	4a0c      	ldr	r2, [pc, #48]	@ (80018b0 <BSP_MAGNETO_Init+0x50>)
 8001880:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001882:	2358      	movs	r3, #88	@ 0x58
 8001884:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001886:	2300      	movs	r3, #0
 8001888:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800188a:	2300      	movs	r3, #0
 800188c:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800188e:	2308      	movs	r3, #8
 8001890:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001892:	2340      	movs	r3, #64	@ 0x40
 8001894:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8001896:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <BSP_MAGNETO_Init+0x54>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	463a      	mov	r2, r7
 800189e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018a2:	4798      	blx	r3
  } 

  return ret;  
 80018a4:	79fb      	ldrb	r3, [r7, #7]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000040 	.word	0x20000040
 80018b4:	200003e4 	.word	0x200003e4

080018b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	4b0f      	ldr	r3, [pc, #60]	@ (80018fc <HAL_MspInit+0x44>)
 80018c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c2:	4a0e      	ldr	r2, [pc, #56]	@ (80018fc <HAL_MspInit+0x44>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <HAL_MspInit+0x44>)
 80018cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <HAL_MspInit+0x44>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	4a08      	ldr	r2, [pc, #32]	@ (80018fc <HAL_MspInit+0x44>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <HAL_MspInit+0x44>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000

08001900 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b0ae      	sub	sp, #184	@ 0xb8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	2294      	movs	r2, #148	@ 0x94
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f004 ffb8 	bl	8006896 <memset>
  if(hi2c->Instance==I2C1)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a21      	ldr	r2, [pc, #132]	@ (80019b0 <HAL_I2C_MspInit+0xb0>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d13b      	bne.n	80019a8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001930:	2340      	movs	r3, #64	@ 0x40
 8001932:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001934:	2300      	movs	r3, #0
 8001936:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001938:	f107 0310 	add.w	r3, r7, #16
 800193c:	4618      	mov	r0, r3
 800193e:	f002 fe19 	bl	8004574 <HAL_RCCEx_PeriphCLKConfig>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001948:	f7ff fdde 	bl	8001508 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194c:	4b19      	ldr	r3, [pc, #100]	@ (80019b4 <HAL_I2C_MspInit+0xb4>)
 800194e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001950:	4a18      	ldr	r2, [pc, #96]	@ (80019b4 <HAL_I2C_MspInit+0xb4>)
 8001952:	f043 0302 	orr.w	r3, r3, #2
 8001956:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001958:	4b16      	ldr	r3, [pc, #88]	@ (80019b4 <HAL_I2C_MspInit+0xb4>)
 800195a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001964:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001968:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800196c:	2312      	movs	r3, #18
 800196e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	2303      	movs	r3, #3
 800197a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800197e:	2304      	movs	r3, #4
 8001980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001984:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001988:	4619      	mov	r1, r3
 800198a:	480b      	ldr	r0, [pc, #44]	@ (80019b8 <HAL_I2C_MspInit+0xb8>)
 800198c:	f000 fd80 	bl	8002490 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <HAL_I2C_MspInit+0xb4>)
 8001992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001994:	4a07      	ldr	r2, [pc, #28]	@ (80019b4 <HAL_I2C_MspInit+0xb4>)
 8001996:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800199a:	6593      	str	r3, [r2, #88]	@ 0x58
 800199c:	4b05      	ldr	r3, [pc, #20]	@ (80019b4 <HAL_I2C_MspInit+0xb4>)
 800199e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80019a8:	bf00      	nop
 80019aa:	37b8      	adds	r7, #184	@ 0xb8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40005400 	.word	0x40005400
 80019b4:	40021000 	.word	0x40021000
 80019b8:	48000400 	.word	0x48000400

080019bc <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0b      	ldr	r2, [pc, #44]	@ (80019f8 <HAL_I2C_MspDeInit+0x3c>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d10f      	bne.n	80019ee <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80019ce:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <HAL_I2C_MspDeInit+0x40>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d2:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <HAL_I2C_MspDeInit+0x40>)
 80019d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80019d8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80019da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019de:	4808      	ldr	r0, [pc, #32]	@ (8001a00 <HAL_I2C_MspDeInit+0x44>)
 80019e0:	f000 fee8 	bl	80027b4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80019e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019e8:	4805      	ldr	r0, [pc, #20]	@ (8001a00 <HAL_I2C_MspDeInit+0x44>)
 80019ea:	f000 fee3 	bl	80027b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40005400 	.word	0x40005400
 80019fc:	40021000 	.word	0x40021000
 8001a00:	48000400 	.word	0x48000400

08001a04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b0ae      	sub	sp, #184	@ 0xb8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	2294      	movs	r2, #148	@ 0x94
 8001a22:	2100      	movs	r1, #0
 8001a24:	4618      	mov	r0, r3
 8001a26:	f004 ff36 	bl	8006896 <memset>
  if(huart->Instance==USART1)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a21      	ldr	r2, [pc, #132]	@ (8001ab4 <HAL_UART_MspInit+0xb0>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d13a      	bne.n	8001aaa <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a34:	2301      	movs	r3, #1
 8001a36:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a3c:	f107 0310 	add.w	r3, r7, #16
 8001a40:	4618      	mov	r0, r3
 8001a42:	f002 fd97 	bl	8004574 <HAL_RCCEx_PeriphCLKConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a4c:	f7ff fd5c 	bl	8001508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a50:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <HAL_UART_MspInit+0xb4>)
 8001a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a54:	4a18      	ldr	r2, [pc, #96]	@ (8001ab8 <HAL_UART_MspInit+0xb4>)
 8001a56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5c:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <HAL_UART_MspInit+0xb4>)
 8001a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a68:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <HAL_UART_MspInit+0xb4>)
 8001a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6c:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <HAL_UART_MspInit+0xb4>)
 8001a6e:	f043 0302 	orr.w	r3, r3, #2
 8001a72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a74:	4b10      	ldr	r3, [pc, #64]	@ (8001ab8 <HAL_UART_MspInit+0xb4>)
 8001a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a80:	23c0      	movs	r3, #192	@ 0xc0
 8001a82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a98:	2307      	movs	r3, #7
 8001a9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4805      	ldr	r0, [pc, #20]	@ (8001abc <HAL_UART_MspInit+0xb8>)
 8001aa6:	f000 fcf3 	bl	8002490 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001aaa:	bf00      	nop
 8001aac:	37b8      	adds	r7, #184	@ 0xb8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40013800 	.word	0x40013800
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	48000400 	.word	0x48000400

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <HardFault_Handler+0x4>

08001ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <MemManage_Handler+0x4>

08001ad8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <BusFault_Handler+0x4>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <UsageFault_Handler+0x4>

08001ae8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b16:	f000 fb65 	bl	80021e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  return 1;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <_kill>:

int _kill(int pid, int sig)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b38:	f004 ff00 	bl	800693c <__errno>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2216      	movs	r2, #22
 8001b40:	601a      	str	r2, [r3, #0]
  return -1;
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <_exit>:

void _exit (int status)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b56:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff ffe7 	bl	8001b2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <_exit+0x12>

08001b64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	e00a      	b.n	8001b8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b76:	f3af 8000 	nop.w
 8001b7a:	4601      	mov	r1, r0
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	60ba      	str	r2, [r7, #8]
 8001b82:	b2ca      	uxtb	r2, r1
 8001b84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	dbf0      	blt.n	8001b76 <_read+0x12>
  }

  return len;
 8001b94:	687b      	ldr	r3, [r7, #4]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b086      	sub	sp, #24
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	60f8      	str	r0, [r7, #12]
 8001ba6:	60b9      	str	r1, [r7, #8]
 8001ba8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	e009      	b.n	8001bc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	60ba      	str	r2, [r7, #8]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	dbf1      	blt.n	8001bb0 <_write+0x12>
  }
  return len;
 8001bcc:	687b      	ldr	r3, [r7, #4]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <_close>:

int _close(int file)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bfe:	605a      	str	r2, [r3, #4]
  return 0;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <_isatty>:

int _isatty(int file)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c16:	2301      	movs	r3, #1
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c48:	4a14      	ldr	r2, [pc, #80]	@ (8001c9c <_sbrk+0x5c>)
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <_sbrk+0x60>)
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d102      	bne.n	8001c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <_sbrk+0x64>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <_sbrk+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d207      	bcs.n	8001c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c70:	f004 fe64 	bl	800693c <__errno>
 8001c74:	4603      	mov	r3, r0
 8001c76:	220c      	movs	r2, #12
 8001c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	e009      	b.n	8001c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <_sbrk+0x64>)
 8001c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	200a0000 	.word	0x200a0000
 8001ca0:	00000400 	.word	0x00000400
 8001ca4:	200003e8 	.word	0x200003e8
 8001ca8:	20000540 	.word	0x20000540

08001cac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <SystemInit+0x20>)
 8001cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ccc <SystemInit+0x20>)
 8001cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cd4:	f7ff ffea 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cd8:	480c      	ldr	r0, [pc, #48]	@ (8001d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8001cda:	490d      	ldr	r1, [pc, #52]	@ (8001d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d14 <LoopForever+0xe>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce0:	e002      	b.n	8001ce8 <LoopCopyDataInit>

08001ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce6:	3304      	adds	r3, #4

08001ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cec:	d3f9      	bcc.n	8001ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cee:	4a0a      	ldr	r2, [pc, #40]	@ (8001d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8001d1c <LoopForever+0x16>)
  movs r3, #0
 8001cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf4:	e001      	b.n	8001cfa <LoopFillZerobss>

08001cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf8:	3204      	adds	r2, #4

08001cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cfc:	d3fb      	bcc.n	8001cf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cfe:	f004 fe23 	bl	8006948 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d02:	f7ff fadf 	bl	80012c4 <main>

08001d06 <LoopForever>:

LoopForever:
    b LoopForever
 8001d06:	e7fe      	b.n	8001d06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d08:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d10:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8001d14:	08008e90 	.word	0x08008e90
  ldr r2, =_sbss
 8001d18:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8001d1c:	2000053c 	.word	0x2000053c

08001d20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC1_IRQHandler>

08001d22 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b082      	sub	sp, #8
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	463b      	mov	r3, r7
 8001d2a:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8001d2e:	783b      	ldrb	r3, [r7, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	2120      	movs	r1, #32
 8001d34:	203c      	movs	r0, #60	@ 0x3c
 8001d36:	f7ff fce7 	bl	8001708 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8001d3a:	787b      	ldrb	r3, [r7, #1]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	2121      	movs	r1, #33	@ 0x21
 8001d40:	203c      	movs	r0, #60	@ 0x3c
 8001d42:	f7ff fce1 	bl	8001708 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8001d46:	78bb      	ldrb	r3, [r7, #2]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	2122      	movs	r1, #34	@ 0x22
 8001d4c:	203c      	movs	r0, #60	@ 0x3c
 8001d4e:	f7ff fcdb 	bl	8001708 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8001d52:	78fb      	ldrb	r3, [r7, #3]
 8001d54:	461a      	mov	r2, r3
 8001d56:	2123      	movs	r1, #35	@ 0x23
 8001d58:	203c      	movs	r0, #60	@ 0x3c
 8001d5a:	f7ff fcd5 	bl	8001708 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8001d5e:	793b      	ldrb	r3, [r7, #4]
 8001d60:	461a      	mov	r2, r3
 8001d62:	2124      	movs	r1, #36	@ 0x24
 8001d64:	203c      	movs	r0, #60	@ 0x3c
 8001d66:	f7ff fccf 	bl	8001708 <SENSOR_IO_Write>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001d7c:	2122      	movs	r1, #34	@ 0x22
 8001d7e:	203c      	movs	r0, #60	@ 0x3c
 8001d80:	f7ff fcdc 	bl	800173c <SENSOR_IO_Read>
 8001d84:	4603      	mov	r3, r0
 8001d86:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	f023 0303 	bic.w	r3, r3, #3
 8001d8e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	f043 0303 	orr.w	r3, r3, #3
 8001d96:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	2122      	movs	r1, #34	@ 0x22
 8001d9e:	203c      	movs	r0, #60	@ 0x3c
 8001da0:	f7ff fcb2 	bl	8001708 <SENSOR_IO_Write>
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8001db0:	f7ff fca0 	bl	80016f4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8001db4:	210f      	movs	r1, #15
 8001db6:	203c      	movs	r0, #60	@ 0x3c
 8001db8:	f7ff fcc0 	bl	800173c <SENSOR_IO_Read>
 8001dbc:	4603      	mov	r3, r0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b084      	sub	sp, #16
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	4603      	mov	r3, r0
 8001dca:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001dd0:	2122      	movs	r1, #34	@ 0x22
 8001dd2:	203c      	movs	r0, #60	@ 0x3c
 8001dd4:	f7ff fcb2 	bl	800173c <SENSOR_IO_Read>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	f023 0320 	bic.w	r3, r3, #32
 8001de2:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001de4:	88fb      	ldrh	r3, [r7, #6]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
 8001dec:	f043 0320 	orr.w	r3, r3, #32
 8001df0:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001df2:	7bfb      	ldrb	r3, [r7, #15]
 8001df4:	461a      	mov	r2, r3
 8001df6:	2122      	movs	r1, #34	@ 0x22
 8001df8:	203c      	movs	r0, #60	@ 0x3c
 8001dfa:	f7ff fc85 	bl	8001708 <SENSOR_IO_Write>
}
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001e14:	2300      	movs	r3, #0
 8001e16:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001e1e:	2121      	movs	r1, #33	@ 0x21
 8001e20:	203c      	movs	r0, #60	@ 0x3c
 8001e22:	f7ff fc8b 	bl	800173c <SENSOR_IO_Read>
 8001e26:	4603      	mov	r3, r0
 8001e28:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8001e2a:	f107 0208 	add.w	r2, r7, #8
 8001e2e:	2306      	movs	r3, #6
 8001e30:	21a8      	movs	r1, #168	@ 0xa8
 8001e32:	203c      	movs	r0, #60	@ 0x3c
 8001e34:	f7ff fca0 	bl	8001778 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001e38:	2300      	movs	r3, #0
 8001e3a:	77fb      	strb	r3, [r7, #31]
 8001e3c:	e01a      	b.n	8001e74 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001e3e:	7ffb      	ldrb	r3, [r7, #31]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	3301      	adds	r3, #1
 8001e44:	3320      	adds	r3, #32
 8001e46:	443b      	add	r3, r7
 8001e48:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001e4c:	021b      	lsls	r3, r3, #8
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	7ffa      	ldrb	r2, [r7, #31]
 8001e52:	0052      	lsls	r2, r2, #1
 8001e54:	3220      	adds	r2, #32
 8001e56:	443a      	add	r2, r7
 8001e58:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	7ffb      	ldrb	r3, [r7, #31]
 8001e62:	b212      	sxth	r2, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	3320      	adds	r3, #32
 8001e68:	443b      	add	r3, r7
 8001e6a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8001e6e:	7ffb      	ldrb	r3, [r7, #31]
 8001e70:	3301      	adds	r3, #1
 8001e72:	77fb      	strb	r3, [r7, #31]
 8001e74:	7ffb      	ldrb	r3, [r7, #31]
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d9e1      	bls.n	8001e3e <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
 8001e7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001e80:	2b60      	cmp	r3, #96	@ 0x60
 8001e82:	d013      	beq.n	8001eac <LIS3MDL_MagReadXYZ+0xa4>
 8001e84:	2b60      	cmp	r3, #96	@ 0x60
 8001e86:	dc14      	bgt.n	8001eb2 <LIS3MDL_MagReadXYZ+0xaa>
 8001e88:	2b40      	cmp	r3, #64	@ 0x40
 8001e8a:	d00c      	beq.n	8001ea6 <LIS3MDL_MagReadXYZ+0x9e>
 8001e8c:	2b40      	cmp	r3, #64	@ 0x40
 8001e8e:	dc10      	bgt.n	8001eb2 <LIS3MDL_MagReadXYZ+0xaa>
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d002      	beq.n	8001e9a <LIS3MDL_MagReadXYZ+0x92>
 8001e94:	2b20      	cmp	r3, #32
 8001e96:	d003      	beq.n	8001ea0 <LIS3MDL_MagReadXYZ+0x98>
 8001e98:	e00b      	b.n	8001eb2 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8001e9a:	4b19      	ldr	r3, [pc, #100]	@ (8001f00 <LIS3MDL_MagReadXYZ+0xf8>)
 8001e9c:	61bb      	str	r3, [r7, #24]
    break;
 8001e9e:	e008      	b.n	8001eb2 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8001ea0:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <LIS3MDL_MagReadXYZ+0xfc>)
 8001ea2:	61bb      	str	r3, [r7, #24]
    break;
 8001ea4:	e005      	b.n	8001eb2 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8001ea6:	4b18      	ldr	r3, [pc, #96]	@ (8001f08 <LIS3MDL_MagReadXYZ+0x100>)
 8001ea8:	61bb      	str	r3, [r7, #24]
    break;
 8001eaa:	e002      	b.n	8001eb2 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8001eac:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <LIS3MDL_MagReadXYZ+0x104>)
 8001eae:	61bb      	str	r3, [r7, #24]
    break;    
 8001eb0:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	77fb      	strb	r3, [r7, #31]
 8001eb6:	e01a      	b.n	8001eee <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8001eb8:	7ffb      	ldrb	r3, [r7, #31]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	3320      	adds	r3, #32
 8001ebe:	443b      	add	r3, r7
 8001ec0:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001ec4:	ee07 3a90 	vmov	s15, r3
 8001ec8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ecc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed4:	7ffb      	ldrb	r3, [r7, #31]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ee0:	ee17 2a90 	vmov	r2, s15
 8001ee4:	b212      	sxth	r2, r2
 8001ee6:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8001ee8:	7ffb      	ldrb	r3, [r7, #31]
 8001eea:	3301      	adds	r3, #1
 8001eec:	77fb      	strb	r3, [r7, #31]
 8001eee:	7ffb      	ldrb	r3, [r7, #31]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d9e1      	bls.n	8001eb8 <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 8001ef4:	bf00      	nop
 8001ef6:	bf00      	nop
 8001ef8:	3720      	adds	r7, #32
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	3e0f5c29 	.word	0x3e0f5c29
 8001f04:	3e947ae1 	.word	0x3e947ae1
 8001f08:	3edc28f6 	.word	0x3edc28f6
 8001f0c:	3f147ae1 	.word	0x3f147ae1

08001f10 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001f1e:	2110      	movs	r1, #16
 8001f20:	20d4      	movs	r0, #212	@ 0xd4
 8001f22:	f7ff fc0b 	bl	800173c <SENSOR_IO_Read>
 8001f26:	4603      	mov	r3, r0
 8001f28:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8001f2e:	7bbb      	ldrb	r3, [r7, #14]
 8001f30:	f003 0303 	and.w	r3, r3, #3
 8001f34:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001f36:	7bba      	ldrb	r2, [r7, #14]
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8001f3e:	7bbb      	ldrb	r3, [r7, #14]
 8001f40:	461a      	mov	r2, r3
 8001f42:	2110      	movs	r1, #16
 8001f44:	20d4      	movs	r0, #212	@ 0xd4
 8001f46:	f7ff fbdf 	bl	8001708 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001f4a:	2112      	movs	r1, #18
 8001f4c:	20d4      	movs	r0, #212	@ 0xd4
 8001f4e:	f7ff fbf5 	bl	800173c <SENSOR_IO_Read>
 8001f52:	4603      	mov	r3, r0
 8001f54:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	0a1b      	lsrs	r3, r3, #8
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8001f5e:	7bbb      	ldrb	r3, [r7, #14]
 8001f60:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8001f64:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001f66:	7bba      	ldrb	r2, [r7, #14]
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001f6e:	7bbb      	ldrb	r3, [r7, #14]
 8001f70:	461a      	mov	r2, r3
 8001f72:	2112      	movs	r1, #18
 8001f74:	20d4      	movs	r0, #212	@ 0xd4
 8001f76:	f7ff fbc7 	bl	8001708 <SENSOR_IO_Write>
}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001f8c:	2110      	movs	r1, #16
 8001f8e:	20d4      	movs	r0, #212	@ 0xd4
 8001f90:	f7ff fbd4 	bl	800173c <SENSOR_IO_Read>
 8001f94:	4603      	mov	r3, r0
 8001f96:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2110      	movs	r1, #16
 8001fa6:	20d4      	movs	r0, #212	@ 0xd4
 8001fa8:	f7ff fbae 	bl	8001708 <SENSOR_IO_Write>
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8001fb8:	f7ff fb9c 	bl	80016f4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8001fbc:	210f      	movs	r1, #15
 8001fbe:	20d4      	movs	r0, #212	@ 0xd4
 8001fc0:	f7ff fbbc 	bl	800173c <SENSOR_IO_Read>
 8001fc4:	4603      	mov	r3, r0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b084      	sub	sp, #16
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8001fd8:	2115      	movs	r1, #21
 8001fda:	20d4      	movs	r0, #212	@ 0xd4
 8001fdc:	f7ff fbae 	bl	800173c <SENSOR_IO_Read>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	f023 0310 	bic.w	r3, r3, #16
 8001fea:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001fec:	88fb      	ldrh	r3, [r7, #6]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	f043 0310 	orr.w	r3, r3, #16
 8001ff8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	2115      	movs	r1, #21
 8002000:	20d4      	movs	r0, #212	@ 0xd4
 8002002:	f7ff fb81 	bl	8001708 <SENSOR_IO_Write>
}
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002018:	2300      	movs	r3, #0
 800201a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002026:	2110      	movs	r1, #16
 8002028:	20d4      	movs	r0, #212	@ 0xd4
 800202a:	f7ff fb87 	bl	800173c <SENSOR_IO_Read>
 800202e:	4603      	mov	r3, r0
 8002030:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002032:	f107 0208 	add.w	r2, r7, #8
 8002036:	2306      	movs	r3, #6
 8002038:	2128      	movs	r1, #40	@ 0x28
 800203a:	20d4      	movs	r0, #212	@ 0xd4
 800203c:	f7ff fb9c 	bl	8001778 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002040:	2300      	movs	r3, #0
 8002042:	77fb      	strb	r3, [r7, #31]
 8002044:	e01a      	b.n	800207c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002046:	7ffb      	ldrb	r3, [r7, #31]
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	3301      	adds	r3, #1
 800204c:	3320      	adds	r3, #32
 800204e:	443b      	add	r3, r7
 8002050:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	b29b      	uxth	r3, r3
 8002058:	7ffa      	ldrb	r2, [r7, #31]
 800205a:	0052      	lsls	r2, r2, #1
 800205c:	3220      	adds	r2, #32
 800205e:	443a      	add	r2, r7
 8002060:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002064:	4413      	add	r3, r2
 8002066:	b29a      	uxth	r2, r3
 8002068:	7ffb      	ldrb	r3, [r7, #31]
 800206a:	b212      	sxth	r2, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	3320      	adds	r3, #32
 8002070:	443b      	add	r3, r7
 8002072:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002076:	7ffb      	ldrb	r3, [r7, #31]
 8002078:	3301      	adds	r3, #1
 800207a:	77fb      	strb	r3, [r7, #31]
 800207c:	7ffb      	ldrb	r3, [r7, #31]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d9e1      	bls.n	8002046 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002082:	7dfb      	ldrb	r3, [r7, #23]
 8002084:	f003 030c 	and.w	r3, r3, #12
 8002088:	2b0c      	cmp	r3, #12
 800208a:	d829      	bhi.n	80020e0 <LSM6DSL_AccReadXYZ+0xd0>
 800208c:	a201      	add	r2, pc, #4	@ (adr r2, 8002094 <LSM6DSL_AccReadXYZ+0x84>)
 800208e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002092:	bf00      	nop
 8002094:	080020c9 	.word	0x080020c9
 8002098:	080020e1 	.word	0x080020e1
 800209c:	080020e1 	.word	0x080020e1
 80020a0:	080020e1 	.word	0x080020e1
 80020a4:	080020db 	.word	0x080020db
 80020a8:	080020e1 	.word	0x080020e1
 80020ac:	080020e1 	.word	0x080020e1
 80020b0:	080020e1 	.word	0x080020e1
 80020b4:	080020cf 	.word	0x080020cf
 80020b8:	080020e1 	.word	0x080020e1
 80020bc:	080020e1 	.word	0x080020e1
 80020c0:	080020e1 	.word	0x080020e1
 80020c4:	080020d5 	.word	0x080020d5
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80020c8:	4b18      	ldr	r3, [pc, #96]	@ (800212c <LSM6DSL_AccReadXYZ+0x11c>)
 80020ca:	61bb      	str	r3, [r7, #24]
    break;
 80020cc:	e008      	b.n	80020e0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80020ce:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <LSM6DSL_AccReadXYZ+0x120>)
 80020d0:	61bb      	str	r3, [r7, #24]
    break;
 80020d2:	e005      	b.n	80020e0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80020d4:	4b17      	ldr	r3, [pc, #92]	@ (8002134 <LSM6DSL_AccReadXYZ+0x124>)
 80020d6:	61bb      	str	r3, [r7, #24]
    break;
 80020d8:	e002      	b.n	80020e0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80020da:	4b17      	ldr	r3, [pc, #92]	@ (8002138 <LSM6DSL_AccReadXYZ+0x128>)
 80020dc:	61bb      	str	r3, [r7, #24]
    break;    
 80020de:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80020e0:	2300      	movs	r3, #0
 80020e2:	77fb      	strb	r3, [r7, #31]
 80020e4:	e01a      	b.n	800211c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80020e6:	7ffb      	ldrb	r3, [r7, #31]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	3320      	adds	r3, #32
 80020ec:	443b      	add	r3, r7
 80020ee:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80020f2:	ee07 3a90 	vmov	s15, r3
 80020f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80020fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002102:	7ffb      	ldrb	r3, [r7, #31]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800210e:	ee17 2a90 	vmov	r2, s15
 8002112:	b212      	sxth	r2, r2
 8002114:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002116:	7ffb      	ldrb	r3, [r7, #31]
 8002118:	3301      	adds	r3, #1
 800211a:	77fb      	strb	r3, [r7, #31]
 800211c:	7ffb      	ldrb	r3, [r7, #31]
 800211e:	2b02      	cmp	r3, #2
 8002120:	d9e1      	bls.n	80020e6 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8002122:	bf00      	nop
 8002124:	bf00      	nop
 8002126:	3720      	adds	r7, #32
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	3d79db23 	.word	0x3d79db23
 8002130:	3df9db23 	.word	0x3df9db23
 8002134:	3e79db23 	.word	0x3e79db23
 8002138:	3ef9db23 	.word	0x3ef9db23

0800213c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002146:	2003      	movs	r0, #3
 8002148:	f000 f960 	bl	800240c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800214c:	2000      	movs	r0, #0
 800214e:	f000 f80d 	bl	800216c <HAL_InitTick>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	71fb      	strb	r3, [r7, #7]
 800215c:	e001      	b.n	8002162 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800215e:	f7ff fbab 	bl	80018b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002162:	79fb      	ldrb	r3, [r7, #7]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002178:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <HAL_InitTick+0x6c>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d023      	beq.n	80021c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002180:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <HAL_InitTick+0x70>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <HAL_InitTick+0x6c>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	4619      	mov	r1, r3
 800218a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800218e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002192:	fbb2 f3f3 	udiv	r3, r2, r3
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f96d 	bl	8002476 <HAL_SYSTICK_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10f      	bne.n	80021c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b0f      	cmp	r3, #15
 80021a6:	d809      	bhi.n	80021bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a8:	2200      	movs	r2, #0
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	f04f 30ff 	mov.w	r0, #4294967295
 80021b0:	f000 f937 	bl	8002422 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021b4:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <HAL_InitTick+0x74>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	e007      	b.n	80021cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	73fb      	strb	r3, [r7, #15]
 80021c0:	e004      	b.n	80021cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	73fb      	strb	r3, [r7, #15]
 80021c6:	e001      	b.n	80021cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200000ac 	.word	0x200000ac
 80021dc:	2000003c 	.word	0x2000003c
 80021e0:	200000a8 	.word	0x200000a8

080021e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021e8:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <HAL_IncTick+0x20>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	461a      	mov	r2, r3
 80021ee:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <HAL_IncTick+0x24>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4413      	add	r3, r2
 80021f4:	4a04      	ldr	r2, [pc, #16]	@ (8002208 <HAL_IncTick+0x24>)
 80021f6:	6013      	str	r3, [r2, #0]
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	200000ac 	.word	0x200000ac
 8002208:	200003ec 	.word	0x200003ec

0800220c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  return uwTick;
 8002210:	4b03      	ldr	r3, [pc, #12]	@ (8002220 <HAL_GetTick+0x14>)
 8002212:	681b      	ldr	r3, [r3, #0]
}
 8002214:	4618      	mov	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	200003ec 	.word	0x200003ec

08002224 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800222c:	f7ff ffee 	bl	800220c <HAL_GetTick>
 8002230:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800223c:	d005      	beq.n	800224a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800223e:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <HAL_Delay+0x44>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4413      	add	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800224a:	bf00      	nop
 800224c:	f7ff ffde 	bl	800220c <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	429a      	cmp	r2, r3
 800225a:	d8f7      	bhi.n	800224c <HAL_Delay+0x28>
  {
  }
}
 800225c:	bf00      	nop
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200000ac 	.word	0x200000ac

0800226c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800227c:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002288:	4013      	ands	r3, r2
 800228a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800229c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800229e:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	60d3      	str	r3, [r2, #12]
}
 80022a4:	bf00      	nop
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b8:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <__NVIC_GetPriorityGrouping+0x18>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	f003 0307 	and.w	r3, r3, #7
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	db0b      	blt.n	80022fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	f003 021f 	and.w	r2, r3, #31
 80022e8:	4907      	ldr	r1, [pc, #28]	@ (8002308 <__NVIC_EnableIRQ+0x38>)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	2001      	movs	r0, #1
 80022f2:	fa00 f202 	lsl.w	r2, r0, r2
 80022f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	e000e100 	.word	0xe000e100

0800230c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	6039      	str	r1, [r7, #0]
 8002316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	db0a      	blt.n	8002336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	b2da      	uxtb	r2, r3
 8002324:	490c      	ldr	r1, [pc, #48]	@ (8002358 <__NVIC_SetPriority+0x4c>)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	0112      	lsls	r2, r2, #4
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	440b      	add	r3, r1
 8002330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002334:	e00a      	b.n	800234c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4908      	ldr	r1, [pc, #32]	@ (800235c <__NVIC_SetPriority+0x50>)
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	3b04      	subs	r3, #4
 8002344:	0112      	lsls	r2, r2, #4
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	440b      	add	r3, r1
 800234a:	761a      	strb	r2, [r3, #24]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	e000e100 	.word	0xe000e100
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002360:	b480      	push	{r7}
 8002362:	b089      	sub	sp, #36	@ 0x24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f1c3 0307 	rsb	r3, r3, #7
 800237a:	2b04      	cmp	r3, #4
 800237c:	bf28      	it	cs
 800237e:	2304      	movcs	r3, #4
 8002380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3304      	adds	r3, #4
 8002386:	2b06      	cmp	r3, #6
 8002388:	d902      	bls.n	8002390 <NVIC_EncodePriority+0x30>
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3b03      	subs	r3, #3
 800238e:	e000      	b.n	8002392 <NVIC_EncodePriority+0x32>
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	f04f 32ff 	mov.w	r2, #4294967295
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43da      	mvns	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	401a      	ands	r2, r3
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	fa01 f303 	lsl.w	r3, r1, r3
 80023b2:	43d9      	mvns	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	4313      	orrs	r3, r2
         );
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3724      	adds	r7, #36	@ 0x24
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023d8:	d301      	bcc.n	80023de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023da:	2301      	movs	r3, #1
 80023dc:	e00f      	b.n	80023fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023de:	4a0a      	ldr	r2, [pc, #40]	@ (8002408 <SysTick_Config+0x40>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023e6:	210f      	movs	r1, #15
 80023e8:	f04f 30ff 	mov.w	r0, #4294967295
 80023ec:	f7ff ff8e 	bl	800230c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <SysTick_Config+0x40>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023f6:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <SysTick_Config+0x40>)
 80023f8:	2207      	movs	r2, #7
 80023fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	e000e010 	.word	0xe000e010

0800240c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ff29 	bl	800226c <__NVIC_SetPriorityGrouping>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b086      	sub	sp, #24
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	60b9      	str	r1, [r7, #8]
 800242c:	607a      	str	r2, [r7, #4]
 800242e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002434:	f7ff ff3e 	bl	80022b4 <__NVIC_GetPriorityGrouping>
 8002438:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	68b9      	ldr	r1, [r7, #8]
 800243e:	6978      	ldr	r0, [r7, #20]
 8002440:	f7ff ff8e 	bl	8002360 <NVIC_EncodePriority>
 8002444:	4602      	mov	r2, r0
 8002446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800244a:	4611      	mov	r1, r2
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff5d 	bl	800230c <__NVIC_SetPriority>
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	4603      	mov	r3, r0
 8002462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ff31 	bl	80022d0 <__NVIC_EnableIRQ>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b082      	sub	sp, #8
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7ff ffa2 	bl	80023c8 <SysTick_Config>
 8002484:	4603      	mov	r3, r0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800249a:	2300      	movs	r3, #0
 800249c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249e:	e166      	b.n	800276e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	2101      	movs	r1, #1
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ac:	4013      	ands	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 8158 	beq.w	8002768 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d005      	beq.n	80024d0 <HAL_GPIO_Init+0x40>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d130      	bne.n	8002532 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	2203      	movs	r2, #3
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	4013      	ands	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002506:	2201      	movs	r2, #1
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4013      	ands	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	091b      	lsrs	r3, r3, #4
 800251c:	f003 0201 	and.w	r2, r3, #1
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f003 0303 	and.w	r3, r3, #3
 800253a:	2b03      	cmp	r3, #3
 800253c:	d017      	beq.n	800256e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	2203      	movs	r2, #3
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43db      	mvns	r3, r3
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	4013      	ands	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d123      	bne.n	80025c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	08da      	lsrs	r2, r3, #3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3208      	adds	r2, #8
 8002582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	220f      	movs	r2, #15
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4013      	ands	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	691a      	ldr	r2, [r3, #16]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	08da      	lsrs	r2, r3, #3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3208      	adds	r2, #8
 80025bc:	6939      	ldr	r1, [r7, #16]
 80025be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	2203      	movs	r2, #3
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 0203 	and.w	r2, r3, #3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 80b2 	beq.w	8002768 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002604:	4b61      	ldr	r3, [pc, #388]	@ (800278c <HAL_GPIO_Init+0x2fc>)
 8002606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002608:	4a60      	ldr	r2, [pc, #384]	@ (800278c <HAL_GPIO_Init+0x2fc>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002610:	4b5e      	ldr	r3, [pc, #376]	@ (800278c <HAL_GPIO_Init+0x2fc>)
 8002612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	60bb      	str	r3, [r7, #8]
 800261a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800261c:	4a5c      	ldr	r2, [pc, #368]	@ (8002790 <HAL_GPIO_Init+0x300>)
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	089b      	lsrs	r3, r3, #2
 8002622:	3302      	adds	r3, #2
 8002624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002628:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f003 0303 	and.w	r3, r3, #3
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	220f      	movs	r2, #15
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	4013      	ands	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002646:	d02b      	beq.n	80026a0 <HAL_GPIO_Init+0x210>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a52      	ldr	r2, [pc, #328]	@ (8002794 <HAL_GPIO_Init+0x304>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d025      	beq.n	800269c <HAL_GPIO_Init+0x20c>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a51      	ldr	r2, [pc, #324]	@ (8002798 <HAL_GPIO_Init+0x308>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d01f      	beq.n	8002698 <HAL_GPIO_Init+0x208>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a50      	ldr	r2, [pc, #320]	@ (800279c <HAL_GPIO_Init+0x30c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d019      	beq.n	8002694 <HAL_GPIO_Init+0x204>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a4f      	ldr	r2, [pc, #316]	@ (80027a0 <HAL_GPIO_Init+0x310>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d013      	beq.n	8002690 <HAL_GPIO_Init+0x200>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a4e      	ldr	r2, [pc, #312]	@ (80027a4 <HAL_GPIO_Init+0x314>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d00d      	beq.n	800268c <HAL_GPIO_Init+0x1fc>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a4d      	ldr	r2, [pc, #308]	@ (80027a8 <HAL_GPIO_Init+0x318>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d007      	beq.n	8002688 <HAL_GPIO_Init+0x1f8>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a4c      	ldr	r2, [pc, #304]	@ (80027ac <HAL_GPIO_Init+0x31c>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d101      	bne.n	8002684 <HAL_GPIO_Init+0x1f4>
 8002680:	2307      	movs	r3, #7
 8002682:	e00e      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 8002684:	2308      	movs	r3, #8
 8002686:	e00c      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 8002688:	2306      	movs	r3, #6
 800268a:	e00a      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 800268c:	2305      	movs	r3, #5
 800268e:	e008      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 8002690:	2304      	movs	r3, #4
 8002692:	e006      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 8002694:	2303      	movs	r3, #3
 8002696:	e004      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 8002698:	2302      	movs	r3, #2
 800269a:	e002      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <HAL_GPIO_Init+0x212>
 80026a0:	2300      	movs	r3, #0
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	f002 0203 	and.w	r2, r2, #3
 80026a8:	0092      	lsls	r2, r2, #2
 80026aa:	4093      	lsls	r3, r2
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026b2:	4937      	ldr	r1, [pc, #220]	@ (8002790 <HAL_GPIO_Init+0x300>)
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	089b      	lsrs	r3, r3, #2
 80026b8:	3302      	adds	r3, #2
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026c0:	4b3b      	ldr	r3, [pc, #236]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026e4:	4a32      	ldr	r2, [pc, #200]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026ea:	4b31      	ldr	r3, [pc, #196]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800270e:	4a28      	ldr	r2, [pc, #160]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002714:	4b26      	ldr	r3, [pc, #152]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	43db      	mvns	r3, r3
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002738:	4a1d      	ldr	r2, [pc, #116]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800273e:	4b1c      	ldr	r3, [pc, #112]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002762:	4a13      	ldr	r2, [pc, #76]	@ (80027b0 <HAL_GPIO_Init+0x320>)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	3301      	adds	r3, #1
 800276c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	fa22 f303 	lsr.w	r3, r2, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	f47f ae91 	bne.w	80024a0 <HAL_GPIO_Init+0x10>
  }
}
 800277e:	bf00      	nop
 8002780:	bf00      	nop
 8002782:	371c      	adds	r7, #28
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	40021000 	.word	0x40021000
 8002790:	40010000 	.word	0x40010000
 8002794:	48000400 	.word	0x48000400
 8002798:	48000800 	.word	0x48000800
 800279c:	48000c00 	.word	0x48000c00
 80027a0:	48001000 	.word	0x48001000
 80027a4:	48001400 	.word	0x48001400
 80027a8:	48001800 	.word	0x48001800
 80027ac:	48001c00 	.word	0x48001c00
 80027b0:	40010400 	.word	0x40010400

080027b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027be:	2300      	movs	r3, #0
 80027c0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80027c2:	e0c9      	b.n	8002958 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80027c4:	2201      	movs	r2, #1
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	4013      	ands	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80bc 	beq.w	8002952 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80027da:	4a66      	ldr	r2, [pc, #408]	@ (8002974 <HAL_GPIO_DeInit+0x1c0>)
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	089b      	lsrs	r3, r3, #2
 80027e0:	3302      	adds	r3, #2
 80027e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	220f      	movs	r2, #15
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	4013      	ands	r3, r2
 80027fa:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002802:	d02b      	beq.n	800285c <HAL_GPIO_DeInit+0xa8>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a5c      	ldr	r2, [pc, #368]	@ (8002978 <HAL_GPIO_DeInit+0x1c4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d025      	beq.n	8002858 <HAL_GPIO_DeInit+0xa4>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a5b      	ldr	r2, [pc, #364]	@ (800297c <HAL_GPIO_DeInit+0x1c8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d01f      	beq.n	8002854 <HAL_GPIO_DeInit+0xa0>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a5a      	ldr	r2, [pc, #360]	@ (8002980 <HAL_GPIO_DeInit+0x1cc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d019      	beq.n	8002850 <HAL_GPIO_DeInit+0x9c>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a59      	ldr	r2, [pc, #356]	@ (8002984 <HAL_GPIO_DeInit+0x1d0>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d013      	beq.n	800284c <HAL_GPIO_DeInit+0x98>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a58      	ldr	r2, [pc, #352]	@ (8002988 <HAL_GPIO_DeInit+0x1d4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d00d      	beq.n	8002848 <HAL_GPIO_DeInit+0x94>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a57      	ldr	r2, [pc, #348]	@ (800298c <HAL_GPIO_DeInit+0x1d8>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d007      	beq.n	8002844 <HAL_GPIO_DeInit+0x90>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a56      	ldr	r2, [pc, #344]	@ (8002990 <HAL_GPIO_DeInit+0x1dc>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d101      	bne.n	8002840 <HAL_GPIO_DeInit+0x8c>
 800283c:	2307      	movs	r3, #7
 800283e:	e00e      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 8002840:	2308      	movs	r3, #8
 8002842:	e00c      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 8002844:	2306      	movs	r3, #6
 8002846:	e00a      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 8002848:	2305      	movs	r3, #5
 800284a:	e008      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 800284c:	2304      	movs	r3, #4
 800284e:	e006      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 8002850:	2303      	movs	r3, #3
 8002852:	e004      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 8002854:	2302      	movs	r3, #2
 8002856:	e002      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_GPIO_DeInit+0xaa>
 800285c:	2300      	movs	r3, #0
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	f002 0203 	and.w	r2, r2, #3
 8002864:	0092      	lsls	r2, r2, #2
 8002866:	4093      	lsls	r3, r2
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	429a      	cmp	r2, r3
 800286c:	d132      	bne.n	80028d4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800286e:	4b49      	ldr	r3, [pc, #292]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	43db      	mvns	r3, r3
 8002876:	4947      	ldr	r1, [pc, #284]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 8002878:	4013      	ands	r3, r2
 800287a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800287c:	4b45      	ldr	r3, [pc, #276]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	43db      	mvns	r3, r3
 8002884:	4943      	ldr	r1, [pc, #268]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 8002886:	4013      	ands	r3, r2
 8002888:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800288a:	4b42      	ldr	r3, [pc, #264]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	43db      	mvns	r3, r3
 8002892:	4940      	ldr	r1, [pc, #256]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 8002894:	4013      	ands	r3, r2
 8002896:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002898:	4b3e      	ldr	r3, [pc, #248]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	43db      	mvns	r3, r3
 80028a0:	493c      	ldr	r1, [pc, #240]	@ (8002994 <HAL_GPIO_DeInit+0x1e0>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f003 0303 	and.w	r3, r3, #3
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	220f      	movs	r2, #15
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80028b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002974 <HAL_GPIO_DeInit+0x1c0>)
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	089b      	lsrs	r3, r3, #2
 80028bc:	3302      	adds	r3, #2
 80028be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	43da      	mvns	r2, r3
 80028c6:	482b      	ldr	r0, [pc, #172]	@ (8002974 <HAL_GPIO_DeInit+0x1c0>)
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	400a      	ands	r2, r1
 80028ce:	3302      	adds	r3, #2
 80028d0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	2103      	movs	r1, #3
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	08da      	lsrs	r2, r3, #3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3208      	adds	r2, #8
 80028f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	220f      	movs	r2, #15
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	08d2      	lsrs	r2, r2, #3
 8002908:	4019      	ands	r1, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	3208      	adds	r2, #8
 800290e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	2103      	movs	r1, #3
 800291c:	fa01 f303 	lsl.w	r3, r1, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	401a      	ands	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	2101      	movs	r1, #1
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	fa01 f303 	lsl.w	r3, r1, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	401a      	ands	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	2103      	movs	r1, #3
 8002946:	fa01 f303 	lsl.w	r3, r1, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	401a      	ands	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	3301      	adds	r3, #1
 8002956:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	f47f af2f 	bne.w	80027c4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002966:	bf00      	nop
 8002968:	bf00      	nop
 800296a:	371c      	adds	r7, #28
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	40010000 	.word	0x40010000
 8002978:	48000400 	.word	0x48000400
 800297c:	48000800 	.word	0x48000800
 8002980:	48000c00 	.word	0x48000c00
 8002984:	48001000 	.word	0x48001000
 8002988:	48001400 	.word	0x48001400
 800298c:	48001800 	.word	0x48001800
 8002990:	48001c00 	.word	0x48001c00
 8002994:	40010400 	.word	0x40010400

08002998 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e08d      	b.n	8002ac6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d106      	bne.n	80029c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7fe ff9e 	bl	8001900 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2224      	movs	r2, #36	@ 0x24
 80029c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0201 	bic.w	r2, r2, #1
 80029da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d107      	bne.n	8002a12 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	e006      	b.n	8002a20 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a1e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d108      	bne.n	8002a3a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a36:	605a      	str	r2, [r3, #4]
 8002a38:	e007      	b.n	8002a4a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68da      	ldr	r2, [r3, #12]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69d9      	ldr	r1, [r3, #28]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1a      	ldr	r2, [r3, #32]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f042 0201 	orr.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b082      	sub	sp, #8
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e021      	b.n	8002b24 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2224      	movs	r2, #36	@ 0x24
 8002ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0201 	bic.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7fe ff5f 	bl	80019bc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af02      	add	r7, sp, #8
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	4608      	mov	r0, r1
 8002b36:	4611      	mov	r1, r2
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	817b      	strh	r3, [r7, #10]
 8002b3e:	460b      	mov	r3, r1
 8002b40:	813b      	strh	r3, [r7, #8]
 8002b42:	4613      	mov	r3, r2
 8002b44:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b20      	cmp	r3, #32
 8002b50:	f040 80f9 	bne.w	8002d46 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b54:	6a3b      	ldr	r3, [r7, #32]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d002      	beq.n	8002b60 <HAL_I2C_Mem_Write+0x34>
 8002b5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d105      	bne.n	8002b6c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b66:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e0ed      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d101      	bne.n	8002b7a <HAL_I2C_Mem_Write+0x4e>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e0e6      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b82:	f7ff fb43 	bl	800220c <HAL_GetTick>
 8002b86:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	2319      	movs	r3, #25
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fac3 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e0d1      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2221      	movs	r2, #33	@ 0x21
 8002ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2240      	movs	r2, #64	@ 0x40
 8002bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a3a      	ldr	r2, [r7, #32]
 8002bbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002bc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bcc:	88f8      	ldrh	r0, [r7, #6]
 8002bce:	893a      	ldrh	r2, [r7, #8]
 8002bd0:	8979      	ldrh	r1, [r7, #10]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	9301      	str	r3, [sp, #4]
 8002bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	4603      	mov	r3, r0
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 f9d3 	bl	8002f88 <I2C_RequestMemoryWrite>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d005      	beq.n	8002bf4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0a9      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	2bff      	cmp	r3, #255	@ 0xff
 8002bfc:	d90e      	bls.n	8002c1c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	22ff      	movs	r2, #255	@ 0xff
 8002c02:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	8979      	ldrh	r1, [r7, #10]
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 fc47 	bl	80034a8 <I2C_TransferConfig>
 8002c1a:	e00f      	b.n	8002c3c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	8979      	ldrh	r1, [r7, #10]
 8002c2e:	2300      	movs	r3, #0
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 fc36 	bl	80034a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 fac6 	bl	80031d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e07b      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	781a      	ldrb	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c60:	1c5a      	adds	r2, r3, #1
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d034      	beq.n	8002cf4 <HAL_I2C_Mem_Write+0x1c8>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d130      	bne.n	8002cf4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2180      	movs	r1, #128	@ 0x80
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 fa3f 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e04d      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	2bff      	cmp	r3, #255	@ 0xff
 8002cb4:	d90e      	bls.n	8002cd4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	22ff      	movs	r2, #255	@ 0xff
 8002cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	8979      	ldrh	r1, [r7, #10]
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 fbeb 	bl	80034a8 <I2C_TransferConfig>
 8002cd2:	e00f      	b.n	8002cf4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	8979      	ldrh	r1, [r7, #10]
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fbda 	bl	80034a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d19e      	bne.n	8002c3c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f000 faac 	bl	8003260 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e01a      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2220      	movs	r2, #32
 8002d18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6859      	ldr	r1, [r3, #4]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b0a      	ldr	r3, [pc, #40]	@ (8002d50 <HAL_I2C_Mem_Write+0x224>)
 8002d26:	400b      	ands	r3, r1
 8002d28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	e000      	b.n	8002d48 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002d46:	2302      	movs	r3, #2
  }
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3718      	adds	r7, #24
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	fe00e800 	.word	0xfe00e800

08002d54 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b088      	sub	sp, #32
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	4608      	mov	r0, r1
 8002d5e:	4611      	mov	r1, r2
 8002d60:	461a      	mov	r2, r3
 8002d62:	4603      	mov	r3, r0
 8002d64:	817b      	strh	r3, [r7, #10]
 8002d66:	460b      	mov	r3, r1
 8002d68:	813b      	strh	r3, [r7, #8]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	f040 80fd 	bne.w	8002f76 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d002      	beq.n	8002d88 <HAL_I2C_Mem_Read+0x34>
 8002d82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d105      	bne.n	8002d94 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d8e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0f1      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_I2C_Mem_Read+0x4e>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e0ea      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002daa:	f7ff fa2f 	bl	800220c <HAL_GetTick>
 8002dae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	2319      	movs	r3, #25
 8002db6:	2201      	movs	r2, #1
 8002db8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 f9af 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e0d5      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2222      	movs	r2, #34	@ 0x22
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2240      	movs	r2, #64	@ 0x40
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a3a      	ldr	r2, [r7, #32]
 8002de6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002dec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002df4:	88f8      	ldrh	r0, [r7, #6]
 8002df6:	893a      	ldrh	r2, [r7, #8]
 8002df8:	8979      	ldrh	r1, [r7, #10]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	9301      	str	r3, [sp, #4]
 8002dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	4603      	mov	r3, r0
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 f913 	bl	8003030 <I2C_RequestMemoryRead>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d005      	beq.n	8002e1c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0ad      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2bff      	cmp	r3, #255	@ 0xff
 8002e24:	d90e      	bls.n	8002e44 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	8979      	ldrh	r1, [r7, #10]
 8002e34:	4b52      	ldr	r3, [pc, #328]	@ (8002f80 <HAL_I2C_Mem_Read+0x22c>)
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f000 fb33 	bl	80034a8 <I2C_TransferConfig>
 8002e42:	e00f      	b.n	8002e64 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e52:	b2da      	uxtb	r2, r3
 8002e54:	8979      	ldrh	r1, [r7, #10]
 8002e56:	4b4a      	ldr	r3, [pc, #296]	@ (8002f80 <HAL_I2C_Mem_Read+0x22c>)
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 fb22 	bl	80034a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2104      	movs	r1, #4
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 f956 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e07c      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	1c5a      	adds	r2, r3, #1
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d034      	beq.n	8002f24 <HAL_I2C_Mem_Read+0x1d0>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d130      	bne.n	8002f24 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	9300      	str	r3, [sp, #0]
 8002ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec8:	2200      	movs	r2, #0
 8002eca:	2180      	movs	r1, #128	@ 0x80
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f927 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e04d      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2bff      	cmp	r3, #255	@ 0xff
 8002ee4:	d90e      	bls.n	8002f04 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	8979      	ldrh	r1, [r7, #10]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f000 fad3 	bl	80034a8 <I2C_TransferConfig>
 8002f02:	e00f      	b.n	8002f24 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f12:	b2da      	uxtb	r2, r3
 8002f14:	8979      	ldrh	r1, [r7, #10]
 8002f16:	2300      	movs	r3, #0
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f000 fac2 	bl	80034a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d19a      	bne.n	8002e64 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f994 	bl	8003260 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e01a      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2220      	movs	r2, #32
 8002f48:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6859      	ldr	r1, [r3, #4]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <HAL_I2C_Mem_Read+0x230>)
 8002f56:	400b      	ands	r3, r1
 8002f58:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e000      	b.n	8002f78 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f76:	2302      	movs	r3, #2
  }
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	80002400 	.word	0x80002400
 8002f84:	fe00e800 	.word	0xfe00e800

08002f88 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	4608      	mov	r0, r1
 8002f92:	4611      	mov	r1, r2
 8002f94:	461a      	mov	r2, r3
 8002f96:	4603      	mov	r3, r0
 8002f98:	817b      	strh	r3, [r7, #10]
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	813b      	strh	r3, [r7, #8]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002fa2:	88fb      	ldrh	r3, [r7, #6]
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	8979      	ldrh	r1, [r7, #10]
 8002fa8:	4b20      	ldr	r3, [pc, #128]	@ (800302c <I2C_RequestMemoryWrite+0xa4>)
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f000 fa79 	bl	80034a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fb6:	69fa      	ldr	r2, [r7, #28]
 8002fb8:	69b9      	ldr	r1, [r7, #24]
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 f909 	bl	80031d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e02c      	b.n	8003024 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fca:	88fb      	ldrh	r3, [r7, #6]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d105      	bne.n	8002fdc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fd0:	893b      	ldrh	r3, [r7, #8]
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fda:	e015      	b.n	8003008 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fdc:	893b      	ldrh	r3, [r7, #8]
 8002fde:	0a1b      	lsrs	r3, r3, #8
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fea:	69fa      	ldr	r2, [r7, #28]
 8002fec:	69b9      	ldr	r1, [r7, #24]
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 f8ef 	bl	80031d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e012      	b.n	8003024 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ffe:	893b      	ldrh	r3, [r7, #8]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	2200      	movs	r2, #0
 8003010:	2180      	movs	r1, #128	@ 0x80
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f884 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	80002000 	.word	0x80002000

08003030 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	4608      	mov	r0, r1
 800303a:	4611      	mov	r1, r2
 800303c:	461a      	mov	r2, r3
 800303e:	4603      	mov	r3, r0
 8003040:	817b      	strh	r3, [r7, #10]
 8003042:	460b      	mov	r3, r1
 8003044:	813b      	strh	r3, [r7, #8]
 8003046:	4613      	mov	r3, r2
 8003048:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	8979      	ldrh	r1, [r7, #10]
 8003050:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <I2C_RequestMemoryRead+0xa4>)
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	2300      	movs	r3, #0
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 fa26 	bl	80034a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800305c:	69fa      	ldr	r2, [r7, #28]
 800305e:	69b9      	ldr	r1, [r7, #24]
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f8b6 	bl	80031d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e02c      	b.n	80030ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003070:	88fb      	ldrh	r3, [r7, #6]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d105      	bne.n	8003082 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003076:	893b      	ldrh	r3, [r7, #8]
 8003078:	b2da      	uxtb	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003080:	e015      	b.n	80030ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003082:	893b      	ldrh	r3, [r7, #8]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	b29b      	uxth	r3, r3
 8003088:	b2da      	uxtb	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003090:	69fa      	ldr	r2, [r7, #28]
 8003092:	69b9      	ldr	r1, [r7, #24]
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 f89c 	bl	80031d2 <I2C_WaitOnTXISFlagUntilTimeout>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e012      	b.n	80030ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030a4:	893b      	ldrh	r3, [r7, #8]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	2200      	movs	r2, #0
 80030b6:	2140      	movs	r1, #64	@ 0x40
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	f000 f831 	bl	8003120 <I2C_WaitOnFlagUntilTimeout>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e000      	b.n	80030ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	80002000 	.word	0x80002000

080030d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d103      	bne.n	80030f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2200      	movs	r2, #0
 80030f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b01      	cmp	r3, #1
 8003102:	d007      	beq.n	8003114 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699a      	ldr	r2, [r3, #24]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	619a      	str	r2, [r3, #24]
  }
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	4613      	mov	r3, r2
 800312e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003130:	e03b      	b.n	80031aa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	6839      	ldr	r1, [r7, #0]
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 f8d6 	bl	80032e8 <I2C_IsErrorOccurred>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e041      	b.n	80031ca <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d02d      	beq.n	80031aa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314e:	f7ff f85d 	bl	800220c <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	d302      	bcc.n	8003164 <I2C_WaitOnFlagUntilTimeout+0x44>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d122      	bne.n	80031aa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	699a      	ldr	r2, [r3, #24]
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	4013      	ands	r3, r2
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	429a      	cmp	r2, r3
 8003172:	bf0c      	ite	eq
 8003174:	2301      	moveq	r3, #1
 8003176:	2300      	movne	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	461a      	mov	r2, r3
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	429a      	cmp	r2, r3
 8003180:	d113      	bne.n	80031aa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003186:	f043 0220 	orr.w	r2, r3, #32
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2220      	movs	r2, #32
 8003192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e00f      	b.n	80031ca <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	699a      	ldr	r2, [r3, #24]
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4013      	ands	r3, r2
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	bf0c      	ite	eq
 80031ba:	2301      	moveq	r3, #1
 80031bc:	2300      	movne	r3, #0
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	461a      	mov	r2, r3
 80031c2:	79fb      	ldrb	r3, [r7, #7]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d0b4      	beq.n	8003132 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b084      	sub	sp, #16
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031de:	e033      	b.n	8003248 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f87f 	bl	80032e8 <I2C_IsErrorOccurred>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e031      	b.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fa:	d025      	beq.n	8003248 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031fc:	f7ff f806 	bl	800220c <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	68ba      	ldr	r2, [r7, #8]
 8003208:	429a      	cmp	r2, r3
 800320a:	d302      	bcc.n	8003212 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d11a      	bne.n	8003248 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b02      	cmp	r3, #2
 800321e:	d013      	beq.n	8003248 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003224:	f043 0220 	orr.w	r2, r3, #32
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2220      	movs	r2, #32
 8003230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e007      	b.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b02      	cmp	r3, #2
 8003254:	d1c4      	bne.n	80031e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800326c:	e02f      	b.n	80032ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	68b9      	ldr	r1, [r7, #8]
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 f838 	bl	80032e8 <I2C_IsErrorOccurred>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e02d      	b.n	80032de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003282:	f7fe ffc3 	bl	800220c <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	429a      	cmp	r2, r3
 8003290:	d302      	bcc.n	8003298 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d11a      	bne.n	80032ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	f003 0320 	and.w	r3, r3, #32
 80032a2:	2b20      	cmp	r3, #32
 80032a4:	d013      	beq.n	80032ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032aa:	f043 0220 	orr.w	r2, r3, #32
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2220      	movs	r2, #32
 80032b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e007      	b.n	80032de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	f003 0320 	and.w	r3, r3, #32
 80032d8:	2b20      	cmp	r3, #32
 80032da:	d1c8      	bne.n	800326e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
	...

080032e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	@ 0x28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003302:	2300      	movs	r3, #0
 8003304:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	f003 0310 	and.w	r3, r3, #16
 8003310:	2b00      	cmp	r3, #0
 8003312:	d068      	beq.n	80033e6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2210      	movs	r2, #16
 800331a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800331c:	e049      	b.n	80033b2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003324:	d045      	beq.n	80033b2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003326:	f7fe ff71 	bl	800220c <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	68ba      	ldr	r2, [r7, #8]
 8003332:	429a      	cmp	r2, r3
 8003334:	d302      	bcc.n	800333c <I2C_IsErrorOccurred+0x54>
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d13a      	bne.n	80033b2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003346:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800334e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800335a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800335e:	d121      	bne.n	80033a4 <I2C_IsErrorOccurred+0xbc>
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003366:	d01d      	beq.n	80033a4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003368:	7cfb      	ldrb	r3, [r7, #19]
 800336a:	2b20      	cmp	r3, #32
 800336c:	d01a      	beq.n	80033a4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800337c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800337e:	f7fe ff45 	bl	800220c <HAL_GetTick>
 8003382:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003384:	e00e      	b.n	80033a4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003386:	f7fe ff41 	bl	800220c <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b19      	cmp	r3, #25
 8003392:	d907      	bls.n	80033a4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	f043 0320 	orr.w	r3, r3, #32
 800339a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80033a2:	e006      	b.n	80033b2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	f003 0320 	and.w	r3, r3, #32
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	d1e9      	bne.n	8003386 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0320 	and.w	r3, r3, #32
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d003      	beq.n	80033c8 <I2C_IsErrorOccurred+0xe0>
 80033c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0aa      	beq.n	800331e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80033c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d103      	bne.n	80033d8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2220      	movs	r2, #32
 80033d6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	f043 0304 	orr.w	r3, r3, #4
 80033de:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00b      	beq.n	8003410 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003408:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00b      	beq.n	8003432 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	f043 0308 	orr.w	r3, r3, #8
 8003420:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800342a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00b      	beq.n	8003454 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	f043 0302 	orr.w	r3, r3, #2
 8003442:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800344c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01c      	beq.n	8003496 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f7ff fe3b 	bl	80030d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	6859      	ldr	r1, [r3, #4]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <I2C_IsErrorOccurred+0x1bc>)
 800346e:	400b      	ands	r3, r1
 8003470:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	431a      	orrs	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003496:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800349a:	4618      	mov	r0, r3
 800349c:	3728      	adds	r7, #40	@ 0x28
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	fe00e800 	.word	0xfe00e800

080034a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	607b      	str	r3, [r7, #4]
 80034b2:	460b      	mov	r3, r1
 80034b4:	817b      	strh	r3, [r7, #10]
 80034b6:	4613      	mov	r3, r2
 80034b8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034ba:	897b      	ldrh	r3, [r7, #10]
 80034bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034c0:	7a7b      	ldrb	r3, [r7, #9]
 80034c2:	041b      	lsls	r3, r3, #16
 80034c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034c8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034d6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	0d5b      	lsrs	r3, r3, #21
 80034e2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80034e6:	4b08      	ldr	r3, [pc, #32]	@ (8003508 <I2C_TransferConfig+0x60>)
 80034e8:	430b      	orrs	r3, r1
 80034ea:	43db      	mvns	r3, r3
 80034ec:	ea02 0103 	and.w	r1, r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80034fa:	bf00      	nop
 80034fc:	371c      	adds	r7, #28
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	03ff63ff 	.word	0x03ff63ff

0800350c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b20      	cmp	r3, #32
 8003520:	d138      	bne.n	8003594 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800352c:	2302      	movs	r3, #2
 800352e:	e032      	b.n	8003596 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2224      	movs	r2, #36	@ 0x24
 800353c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0201 	bic.w	r2, r2, #1
 800354e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800355e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6819      	ldr	r1, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	683a      	ldr	r2, [r7, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	e000      	b.n	8003596 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
  }
}
 8003596:	4618      	mov	r0, r3
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b085      	sub	sp, #20
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
 80035aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b20      	cmp	r3, #32
 80035b6:	d139      	bne.n	800362c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035c2:	2302      	movs	r3, #2
 80035c4:	e033      	b.n	800362e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2224      	movs	r2, #36	@ 0x24
 80035d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 0201 	bic.w	r2, r2, #1
 80035e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0201 	orr.w	r2, r2, #1
 8003616:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	e000      	b.n	800362e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800362c:	2302      	movs	r3, #2
  }
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003640:	4b0d      	ldr	r3, [pc, #52]	@ (8003678 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003648:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800364c:	d102      	bne.n	8003654 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800364e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003652:	e00b      	b.n	800366c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003654:	4b08      	ldr	r3, [pc, #32]	@ (8003678 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800365a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003662:	d102      	bne.n	800366a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003664:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003668:	e000      	b.n	800366c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800366a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40007000 	.word	0x40007000

0800367c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d141      	bne.n	800370e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800368a:	4b4b      	ldr	r3, [pc, #300]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003696:	d131      	bne.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003698:	4b47      	ldr	r3, [pc, #284]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800369a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800369e:	4a46      	ldr	r2, [pc, #280]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036a8:	4b43      	ldr	r3, [pc, #268]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036b0:	4a41      	ldr	r2, [pc, #260]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80036b8:	4b40      	ldr	r3, [pc, #256]	@ (80037bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2232      	movs	r2, #50	@ 0x32
 80036be:	fb02 f303 	mul.w	r3, r2, r3
 80036c2:	4a3f      	ldr	r2, [pc, #252]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036c4:	fba2 2303 	umull	r2, r3, r2, r3
 80036c8:	0c9b      	lsrs	r3, r3, #18
 80036ca:	3301      	adds	r3, #1
 80036cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036ce:	e002      	b.n	80036d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036d6:	4b38      	ldr	r3, [pc, #224]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036e2:	d102      	bne.n	80036ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1f2      	bne.n	80036d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036ea:	4b33      	ldr	r3, [pc, #204]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036f6:	d158      	bne.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e057      	b.n	80037ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036fc:	4b2e      	ldr	r3, [pc, #184]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003702:	4a2d      	ldr	r2, [pc, #180]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003708:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800370c:	e04d      	b.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003714:	d141      	bne.n	800379a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003716:	4b28      	ldr	r3, [pc, #160]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800371e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003722:	d131      	bne.n	8003788 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003724:	4b24      	ldr	r3, [pc, #144]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800372a:	4a23      	ldr	r2, [pc, #140]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800372c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003730:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003734:	4b20      	ldr	r3, [pc, #128]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800373c:	4a1e      	ldr	r2, [pc, #120]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800373e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003742:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003744:	4b1d      	ldr	r3, [pc, #116]	@ (80037bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2232      	movs	r2, #50	@ 0x32
 800374a:	fb02 f303 	mul.w	r3, r2, r3
 800374e:	4a1c      	ldr	r2, [pc, #112]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003750:	fba2 2303 	umull	r2, r3, r2, r3
 8003754:	0c9b      	lsrs	r3, r3, #18
 8003756:	3301      	adds	r3, #1
 8003758:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800375a:	e002      	b.n	8003762 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	3b01      	subs	r3, #1
 8003760:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003762:	4b15      	ldr	r3, [pc, #84]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800376a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800376e:	d102      	bne.n	8003776 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1f2      	bne.n	800375c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003776:	4b10      	ldr	r3, [pc, #64]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800377e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003782:	d112      	bne.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e011      	b.n	80037ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800378a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800378e:	4a0a      	ldr	r2, [pc, #40]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003794:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003798:	e007      	b.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800379a:	4b07      	ldr	r3, [pc, #28]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037a2:	4a05      	ldr	r2, [pc, #20]	@ (80037b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037a8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	40007000 	.word	0x40007000
 80037bc:	2000003c 	.word	0x2000003c
 80037c0:	431bde83 	.word	0x431bde83

080037c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d102      	bne.n	80037d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	f000 bc08 	b.w	8003fe8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037d8:	4b96      	ldr	r3, [pc, #600]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037e2:	4b94      	ldr	r3, [pc, #592]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0310 	and.w	r3, r3, #16
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f000 80e4 	beq.w	80039c2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d007      	beq.n	8003810 <HAL_RCC_OscConfig+0x4c>
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	2b0c      	cmp	r3, #12
 8003804:	f040 808b 	bne.w	800391e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	2b01      	cmp	r3, #1
 800380c:	f040 8087 	bne.w	800391e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003810:	4b88      	ldr	r3, [pc, #544]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d005      	beq.n	8003828 <HAL_RCC_OscConfig+0x64>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e3df      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a1a      	ldr	r2, [r3, #32]
 800382c:	4b81      	ldr	r3, [pc, #516]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0308 	and.w	r3, r3, #8
 8003834:	2b00      	cmp	r3, #0
 8003836:	d004      	beq.n	8003842 <HAL_RCC_OscConfig+0x7e>
 8003838:	4b7e      	ldr	r3, [pc, #504]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003840:	e005      	b.n	800384e <HAL_RCC_OscConfig+0x8a>
 8003842:	4b7c      	ldr	r3, [pc, #496]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003848:	091b      	lsrs	r3, r3, #4
 800384a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800384e:	4293      	cmp	r3, r2
 8003850:	d223      	bcs.n	800389a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	4618      	mov	r0, r3
 8003858:	f000 fdcc 	bl	80043f4 <RCC_SetFlashLatencyFromMSIRange>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e3c0      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003866:	4b73      	ldr	r3, [pc, #460]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a72      	ldr	r2, [pc, #456]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800386c:	f043 0308 	orr.w	r3, r3, #8
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	4b70      	ldr	r3, [pc, #448]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	496d      	ldr	r1, [pc, #436]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003880:	4313      	orrs	r3, r2
 8003882:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003884:	4b6b      	ldr	r3, [pc, #428]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	021b      	lsls	r3, r3, #8
 8003892:	4968      	ldr	r1, [pc, #416]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003894:	4313      	orrs	r3, r2
 8003896:	604b      	str	r3, [r1, #4]
 8003898:	e025      	b.n	80038e6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800389a:	4b66      	ldr	r3, [pc, #408]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a65      	ldr	r2, [pc, #404]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038a0:	f043 0308 	orr.w	r3, r3, #8
 80038a4:	6013      	str	r3, [r2, #0]
 80038a6:	4b63      	ldr	r3, [pc, #396]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	4960      	ldr	r1, [pc, #384]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	69db      	ldr	r3, [r3, #28]
 80038c4:	021b      	lsls	r3, r3, #8
 80038c6:	495b      	ldr	r1, [pc, #364]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d109      	bne.n	80038e6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 fd8c 	bl	80043f4 <RCC_SetFlashLatencyFromMSIRange>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e380      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038e6:	f000 fcc1 	bl	800426c <HAL_RCC_GetSysClockFreq>
 80038ea:	4602      	mov	r2, r0
 80038ec:	4b51      	ldr	r3, [pc, #324]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	091b      	lsrs	r3, r3, #4
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	4950      	ldr	r1, [pc, #320]	@ (8003a38 <HAL_RCC_OscConfig+0x274>)
 80038f8:	5ccb      	ldrb	r3, [r1, r3]
 80038fa:	f003 031f 	and.w	r3, r3, #31
 80038fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003902:	4a4e      	ldr	r2, [pc, #312]	@ (8003a3c <HAL_RCC_OscConfig+0x278>)
 8003904:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003906:	4b4e      	ldr	r3, [pc, #312]	@ (8003a40 <HAL_RCC_OscConfig+0x27c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4618      	mov	r0, r3
 800390c:	f7fe fc2e 	bl	800216c <HAL_InitTick>
 8003910:	4603      	mov	r3, r0
 8003912:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d052      	beq.n	80039c0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800391a:	7bfb      	ldrb	r3, [r7, #15]
 800391c:	e364      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d032      	beq.n	800398c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003926:	4b43      	ldr	r3, [pc, #268]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a42      	ldr	r2, [pc, #264]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003932:	f7fe fc6b 	bl	800220c <HAL_GetTick>
 8003936:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003938:	e008      	b.n	800394c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800393a:	f7fe fc67 	bl	800220c <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d901      	bls.n	800394c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e34d      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800394c:	4b39      	ldr	r3, [pc, #228]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d0f0      	beq.n	800393a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003958:	4b36      	ldr	r3, [pc, #216]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a35      	ldr	r2, [pc, #212]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800395e:	f043 0308 	orr.w	r3, r3, #8
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	4b33      	ldr	r3, [pc, #204]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	4930      	ldr	r1, [pc, #192]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003972:	4313      	orrs	r3, r2
 8003974:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003976:	4b2f      	ldr	r3, [pc, #188]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	021b      	lsls	r3, r3, #8
 8003984:	492b      	ldr	r1, [pc, #172]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003986:	4313      	orrs	r3, r2
 8003988:	604b      	str	r3, [r1, #4]
 800398a:	e01a      	b.n	80039c2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800398c:	4b29      	ldr	r3, [pc, #164]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a28      	ldr	r2, [pc, #160]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003992:	f023 0301 	bic.w	r3, r3, #1
 8003996:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003998:	f7fe fc38 	bl	800220c <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800399e:	e008      	b.n	80039b2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039a0:	f7fe fc34 	bl	800220c <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e31a      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039b2:	4b20      	ldr	r3, [pc, #128]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1f0      	bne.n	80039a0 <HAL_RCC_OscConfig+0x1dc>
 80039be:	e000      	b.n	80039c2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d073      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d005      	beq.n	80039e0 <HAL_RCC_OscConfig+0x21c>
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	2b0c      	cmp	r3, #12
 80039d8:	d10e      	bne.n	80039f8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d10b      	bne.n	80039f8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e0:	4b14      	ldr	r3, [pc, #80]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d063      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x2f0>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d15f      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e2f7      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a00:	d106      	bne.n	8003a10 <HAL_RCC_OscConfig+0x24c>
 8003a02:	4b0c      	ldr	r3, [pc, #48]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a0b      	ldr	r2, [pc, #44]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	e025      	b.n	8003a5c <HAL_RCC_OscConfig+0x298>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a18:	d114      	bne.n	8003a44 <HAL_RCC_OscConfig+0x280>
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a05      	ldr	r2, [pc, #20]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a24:	6013      	str	r3, [r2, #0]
 8003a26:	4b03      	ldr	r3, [pc, #12]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a02      	ldr	r2, [pc, #8]	@ (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a30:	6013      	str	r3, [r2, #0]
 8003a32:	e013      	b.n	8003a5c <HAL_RCC_OscConfig+0x298>
 8003a34:	40021000 	.word	0x40021000
 8003a38:	08008aa0 	.word	0x08008aa0
 8003a3c:	2000003c 	.word	0x2000003c
 8003a40:	200000a8 	.word	0x200000a8
 8003a44:	4ba0      	ldr	r3, [pc, #640]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a9f      	ldr	r2, [pc, #636]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	4b9d      	ldr	r3, [pc, #628]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a9c      	ldr	r2, [pc, #624]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d013      	beq.n	8003a8c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fe fbd2 	bl	800220c <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a6c:	f7fe fbce 	bl	800220c <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	@ 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e2b4      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a7e:	4b92      	ldr	r3, [pc, #584]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0x2a8>
 8003a8a:	e014      	b.n	8003ab6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a8c:	f7fe fbbe 	bl	800220c <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a94:	f7fe fbba 	bl	800220c <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b64      	cmp	r3, #100	@ 0x64
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e2a0      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aa6:	4b88      	ldr	r3, [pc, #544]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f0      	bne.n	8003a94 <HAL_RCC_OscConfig+0x2d0>
 8003ab2:	e000      	b.n	8003ab6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d060      	beq.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d005      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x310>
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	2b0c      	cmp	r3, #12
 8003acc:	d119      	bne.n	8003b02 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d116      	bne.n	8003b02 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ad4:	4b7c      	ldr	r3, [pc, #496]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <HAL_RCC_OscConfig+0x328>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e27d      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aec:	4b76      	ldr	r3, [pc, #472]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	061b      	lsls	r3, r3, #24
 8003afa:	4973      	ldr	r1, [pc, #460]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b00:	e040      	b.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d023      	beq.n	8003b52 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b0a:	4b6f      	ldr	r3, [pc, #444]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a6e      	ldr	r2, [pc, #440]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7fe fb79 	bl	800220c <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7fe fb75 	bl	800220c <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e25b      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b30:	4b65      	ldr	r3, [pc, #404]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b62      	ldr	r3, [pc, #392]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	061b      	lsls	r3, r3, #24
 8003b4a:	495f      	ldr	r1, [pc, #380]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	604b      	str	r3, [r1, #4]
 8003b50:	e018      	b.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b5d      	ldr	r3, [pc, #372]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a5c      	ldr	r2, [pc, #368]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5e:	f7fe fb55 	bl	800220c <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b66:	f7fe fb51 	bl	800220c <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e237      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b78:	4b53      	ldr	r3, [pc, #332]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1f0      	bne.n	8003b66 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d03c      	beq.n	8003c0a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d01c      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b98:	4b4b      	ldr	r3, [pc, #300]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b9e:	4a4a      	ldr	r2, [pc, #296]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003ba0:	f043 0301 	orr.w	r3, r3, #1
 8003ba4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fe fb30 	bl	800220c <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb0:	f7fe fb2c 	bl	800220c <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e212      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bc2:	4b41      	ldr	r3, [pc, #260]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ef      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x3ec>
 8003bd0:	e01b      	b.n	8003c0a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd8:	4a3b      	ldr	r2, [pc, #236]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bda:	f023 0301 	bic.w	r3, r3, #1
 8003bde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be2:	f7fe fb13 	bl	800220c <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bea:	f7fe fb0f 	bl	800220c <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e1f5      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bfc:	4b32      	ldr	r3, [pc, #200]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1ef      	bne.n	8003bea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 80a6 	beq.w	8003d64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10d      	bne.n	8003c44 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c28:	4b27      	ldr	r3, [pc, #156]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2c:	4a26      	ldr	r2, [pc, #152]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c34:	4b24      	ldr	r3, [pc, #144]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c40:	2301      	movs	r3, #1
 8003c42:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c44:	4b21      	ldr	r3, [pc, #132]	@ (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d118      	bne.n	8003c82 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c50:	4b1e      	ldr	r3, [pc, #120]	@ (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a1d      	ldr	r2, [pc, #116]	@ (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c5c:	f7fe fad6 	bl	800220c <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c64:	f7fe fad2 	bl	800220c <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e1b8      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c76:	4b15      	ldr	r3, [pc, #84]	@ (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d108      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4d8>
 8003c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c90:	4a0d      	ldr	r2, [pc, #52]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c9a:	e029      	b.n	8003cf0 <HAL_RCC_OscConfig+0x52c>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d115      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x50c>
 8003ca4:	4b08      	ldr	r3, [pc, #32]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003caa:	4a07      	ldr	r2, [pc, #28]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003cac:	f043 0304 	orr.w	r3, r3, #4
 8003cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cb4:	4b04      	ldr	r3, [pc, #16]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cba:	4a03      	ldr	r2, [pc, #12]	@ (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003cbc:	f043 0301 	orr.w	r3, r3, #1
 8003cc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cc4:	e014      	b.n	8003cf0 <HAL_RCC_OscConfig+0x52c>
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40007000 	.word	0x40007000
 8003cd0:	4b9d      	ldr	r3, [pc, #628]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cd6:	4a9c      	ldr	r2, [pc, #624]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ce0:	4b99      	ldr	r3, [pc, #612]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce6:	4a98      	ldr	r2, [pc, #608]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003ce8:	f023 0304 	bic.w	r3, r3, #4
 8003cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d016      	beq.n	8003d26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf8:	f7fe fa88 	bl	800220c <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cfe:	e00a      	b.n	8003d16 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d00:	f7fe fa84 	bl	800220c <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e168      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d16:	4b8c      	ldr	r3, [pc, #560]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0ed      	beq.n	8003d00 <HAL_RCC_OscConfig+0x53c>
 8003d24:	e015      	b.n	8003d52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d26:	f7fe fa71 	bl	800220c <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d2c:	e00a      	b.n	8003d44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2e:	f7fe fa6d 	bl	800220c <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e151      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d44:	4b80      	ldr	r3, [pc, #512]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1ed      	bne.n	8003d2e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d52:	7ffb      	ldrb	r3, [r7, #31]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d105      	bne.n	8003d64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d58:	4b7b      	ldr	r3, [pc, #492]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5c:	4a7a      	ldr	r2, [pc, #488]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0320 	and.w	r3, r3, #32
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d03c      	beq.n	8003dea <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d01c      	beq.n	8003db2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d78:	4b73      	ldr	r3, [pc, #460]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003d7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d7e:	4a72      	ldr	r2, [pc, #456]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d88:	f7fe fa40 	bl	800220c <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d90:	f7fe fa3c 	bl	800220c <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e122      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003da2:	4b69      	ldr	r3, [pc, #420]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0ef      	beq.n	8003d90 <HAL_RCC_OscConfig+0x5cc>
 8003db0:	e01b      	b.n	8003dea <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003db2:	4b65      	ldr	r3, [pc, #404]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003db4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003db8:	4a63      	ldr	r2, [pc, #396]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003dba:	f023 0301 	bic.w	r3, r3, #1
 8003dbe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc2:	f7fe fa23 	bl	800220c <HAL_GetTick>
 8003dc6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003dc8:	e008      	b.n	8003ddc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dca:	f7fe fa1f 	bl	800220c <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e105      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ddc:	4b5a      	ldr	r3, [pc, #360]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003dde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1ef      	bne.n	8003dca <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 80f9 	beq.w	8003fe6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	f040 80cf 	bne.w	8003f9c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003dfe:	4b52      	ldr	r3, [pc, #328]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	f003 0203 	and.w	r2, r3, #3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d12c      	bne.n	8003e6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d123      	bne.n	8003e6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e2e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d11b      	bne.n	8003e6c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d113      	bne.n	8003e6c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4e:	085b      	lsrs	r3, r3, #1
 8003e50:	3b01      	subs	r3, #1
 8003e52:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d109      	bne.n	8003e6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e62:	085b      	lsrs	r3, r3, #1
 8003e64:	3b01      	subs	r3, #1
 8003e66:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d071      	beq.n	8003f50 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	2b0c      	cmp	r3, #12
 8003e70:	d068      	beq.n	8003f44 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e72:	4b35      	ldr	r3, [pc, #212]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d105      	bne.n	8003e8a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e7e:	4b32      	ldr	r3, [pc, #200]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e0ac      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a2d      	ldr	r2, [pc, #180]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003e94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e98:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e9a:	f7fe f9b7 	bl	800220c <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea2:	f7fe f9b3 	bl	800220c <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e099      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eb4:	4b24      	ldr	r3, [pc, #144]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1f0      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ec0:	4b21      	ldr	r3, [pc, #132]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003ec2:	68da      	ldr	r2, [r3, #12]
 8003ec4:	4b21      	ldr	r3, [pc, #132]	@ (8003f4c <HAL_RCC_OscConfig+0x788>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ed0:	3a01      	subs	r2, #1
 8003ed2:	0112      	lsls	r2, r2, #4
 8003ed4:	4311      	orrs	r1, r2
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003eda:	0212      	lsls	r2, r2, #8
 8003edc:	4311      	orrs	r1, r2
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ee2:	0852      	lsrs	r2, r2, #1
 8003ee4:	3a01      	subs	r2, #1
 8003ee6:	0552      	lsls	r2, r2, #21
 8003ee8:	4311      	orrs	r1, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003eee:	0852      	lsrs	r2, r2, #1
 8003ef0:	3a01      	subs	r2, #1
 8003ef2:	0652      	lsls	r2, r2, #25
 8003ef4:	4311      	orrs	r1, r2
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003efa:	06d2      	lsls	r2, r2, #27
 8003efc:	430a      	orrs	r2, r1
 8003efe:	4912      	ldr	r1, [pc, #72]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f04:	4b10      	ldr	r3, [pc, #64]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a0f      	ldr	r2, [pc, #60]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003f0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f10:	4b0d      	ldr	r3, [pc, #52]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	4a0c      	ldr	r2, [pc, #48]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f1c:	f7fe f976 	bl	800220c <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f24:	f7fe f972 	bl	800220c <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e058      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f36:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d0f0      	beq.n	8003f24 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f42:	e050      	b.n	8003fe6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e04f      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f50:	4b27      	ldr	r3, [pc, #156]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d144      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f5c:	4b24      	ldr	r3, [pc, #144]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a23      	ldr	r2, [pc, #140]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003f62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f68:	4b21      	ldr	r3, [pc, #132]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4a20      	ldr	r2, [pc, #128]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003f6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f74:	f7fe f94a 	bl	800220c <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f7c:	f7fe f946 	bl	800220c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e02c      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f8e:	4b18      	ldr	r3, [pc, #96]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0f0      	beq.n	8003f7c <HAL_RCC_OscConfig+0x7b8>
 8003f9a:	e024      	b.n	8003fe6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	2b0c      	cmp	r3, #12
 8003fa0:	d01f      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa2:	4b13      	ldr	r3, [pc, #76]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a12      	ldr	r2, [pc, #72]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003fa8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fae:	f7fe f92d 	bl	800220c <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb4:	e008      	b.n	8003fc8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb6:	f7fe f929 	bl	800220c <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e00f      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fc8:	4b09      	ldr	r3, [pc, #36]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1f0      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003fd4:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	4905      	ldr	r1, [pc, #20]	@ (8003ff0 <HAL_RCC_OscConfig+0x82c>)
 8003fda:	4b06      	ldr	r3, [pc, #24]	@ (8003ff4 <HAL_RCC_OscConfig+0x830>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	60cb      	str	r3, [r1, #12]
 8003fe0:	e001      	b.n	8003fe6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3720      	adds	r7, #32
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	feeefffc 	.word	0xfeeefffc

08003ff8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004002:	2300      	movs	r3, #0
 8004004:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e11d      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004010:	4b90      	ldr	r3, [pc, #576]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	429a      	cmp	r2, r3
 800401c:	d910      	bls.n	8004040 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800401e:	4b8d      	ldr	r3, [pc, #564]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f023 020f 	bic.w	r2, r3, #15
 8004026:	498b      	ldr	r1, [pc, #556]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	4313      	orrs	r3, r2
 800402c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800402e:	4b89      	ldr	r3, [pc, #548]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e105      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d010      	beq.n	800406e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	4b81      	ldr	r3, [pc, #516]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004058:	429a      	cmp	r2, r3
 800405a:	d908      	bls.n	800406e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405c:	4b7e      	ldr	r3, [pc, #504]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	497b      	ldr	r1, [pc, #492]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800406a:	4313      	orrs	r3, r2
 800406c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d079      	beq.n	800416e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b03      	cmp	r3, #3
 8004080:	d11e      	bne.n	80040c0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004082:	4b75      	ldr	r3, [pc, #468]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e0dc      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004092:	f000 fa09 	bl	80044a8 <RCC_GetSysClockFreqFromPLLSource>
 8004096:	4603      	mov	r3, r0
 8004098:	4a70      	ldr	r2, [pc, #448]	@ (800425c <HAL_RCC_ClockConfig+0x264>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d946      	bls.n	800412c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800409e:	4b6e      	ldr	r3, [pc, #440]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d140      	bne.n	800412c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80040aa:	4b6b      	ldr	r3, [pc, #428]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040b2:	4a69      	ldr	r2, [pc, #420]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80040b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80040ba:	2380      	movs	r3, #128	@ 0x80
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	e035      	b.n	800412c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d107      	bne.n	80040d8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040c8:	4b63      	ldr	r3, [pc, #396]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d115      	bne.n	8004100 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0b9      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d107      	bne.n	80040f0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040e0:	4b5d      	ldr	r3, [pc, #372]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d109      	bne.n	8004100 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0ad      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040f0:	4b59      	ldr	r3, [pc, #356]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0a5      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004100:	f000 f8b4 	bl	800426c <HAL_RCC_GetSysClockFreq>
 8004104:	4603      	mov	r3, r0
 8004106:	4a55      	ldr	r2, [pc, #340]	@ (800425c <HAL_RCC_ClockConfig+0x264>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d90f      	bls.n	800412c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800410c:	4b52      	ldr	r3, [pc, #328]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d109      	bne.n	800412c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004118:	4b4f      	ldr	r3, [pc, #316]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004120:	4a4d      	ldr	r2, [pc, #308]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004126:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004128:	2380      	movs	r3, #128	@ 0x80
 800412a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800412c:	4b4a      	ldr	r3, [pc, #296]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f023 0203 	bic.w	r2, r3, #3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4947      	ldr	r1, [pc, #284]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800413a:	4313      	orrs	r3, r2
 800413c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800413e:	f7fe f865 	bl	800220c <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004144:	e00a      	b.n	800415c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004146:	f7fe f861 	bl	800220c <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004154:	4293      	cmp	r3, r2
 8004156:	d901      	bls.n	800415c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e077      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415c:	4b3e      	ldr	r3, [pc, #248]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f003 020c 	and.w	r2, r3, #12
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	429a      	cmp	r2, r3
 800416c:	d1eb      	bne.n	8004146 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2b80      	cmp	r3, #128	@ 0x80
 8004172:	d105      	bne.n	8004180 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004174:	4b38      	ldr	r3, [pc, #224]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	4a37      	ldr	r2, [pc, #220]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800417a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800417e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d010      	beq.n	80041ae <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	4b31      	ldr	r3, [pc, #196]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004198:	429a      	cmp	r2, r3
 800419a:	d208      	bcs.n	80041ae <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800419c:	4b2e      	ldr	r3, [pc, #184]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	492b      	ldr	r1, [pc, #172]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041ae:	4b29      	ldr	r3, [pc, #164]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	683a      	ldr	r2, [r7, #0]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d210      	bcs.n	80041de <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041bc:	4b25      	ldr	r3, [pc, #148]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f023 020f 	bic.w	r2, r3, #15
 80041c4:	4923      	ldr	r1, [pc, #140]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041cc:	4b21      	ldr	r3, [pc, #132]	@ (8004254 <HAL_RCC_ClockConfig+0x25c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 030f 	and.w	r3, r3, #15
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d001      	beq.n	80041de <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e036      	b.n	800424c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0304 	and.w	r3, r3, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d008      	beq.n	80041fc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	4918      	ldr	r1, [pc, #96]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0308 	and.w	r3, r3, #8
 8004204:	2b00      	cmp	r3, #0
 8004206:	d009      	beq.n	800421c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004208:	4b13      	ldr	r3, [pc, #76]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	4910      	ldr	r1, [pc, #64]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004218:	4313      	orrs	r3, r2
 800421a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800421c:	f000 f826 	bl	800426c <HAL_RCC_GetSysClockFreq>
 8004220:	4602      	mov	r2, r0
 8004222:	4b0d      	ldr	r3, [pc, #52]	@ (8004258 <HAL_RCC_ClockConfig+0x260>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	091b      	lsrs	r3, r3, #4
 8004228:	f003 030f 	and.w	r3, r3, #15
 800422c:	490c      	ldr	r1, [pc, #48]	@ (8004260 <HAL_RCC_ClockConfig+0x268>)
 800422e:	5ccb      	ldrb	r3, [r1, r3]
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	fa22 f303 	lsr.w	r3, r2, r3
 8004238:	4a0a      	ldr	r2, [pc, #40]	@ (8004264 <HAL_RCC_ClockConfig+0x26c>)
 800423a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800423c:	4b0a      	ldr	r3, [pc, #40]	@ (8004268 <HAL_RCC_ClockConfig+0x270>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7fd ff93 	bl	800216c <HAL_InitTick>
 8004246:	4603      	mov	r3, r0
 8004248:	73fb      	strb	r3, [r7, #15]

  return status;
 800424a:	7bfb      	ldrb	r3, [r7, #15]
}
 800424c:	4618      	mov	r0, r3
 800424e:	3718      	adds	r7, #24
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40022000 	.word	0x40022000
 8004258:	40021000 	.word	0x40021000
 800425c:	04c4b400 	.word	0x04c4b400
 8004260:	08008aa0 	.word	0x08008aa0
 8004264:	2000003c 	.word	0x2000003c
 8004268:	200000a8 	.word	0x200000a8

0800426c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800426c:	b480      	push	{r7}
 800426e:	b089      	sub	sp, #36	@ 0x24
 8004270:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004272:	2300      	movs	r3, #0
 8004274:	61fb      	str	r3, [r7, #28]
 8004276:	2300      	movs	r3, #0
 8004278:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800427a:	4b3e      	ldr	r3, [pc, #248]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 030c 	and.w	r3, r3, #12
 8004282:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004284:	4b3b      	ldr	r3, [pc, #236]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f003 0303 	and.w	r3, r3, #3
 800428c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <HAL_RCC_GetSysClockFreq+0x34>
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	2b0c      	cmp	r3, #12
 8004298:	d121      	bne.n	80042de <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d11e      	bne.n	80042de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80042a0:	4b34      	ldr	r3, [pc, #208]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0308 	and.w	r3, r3, #8
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d107      	bne.n	80042bc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80042ac:	4b31      	ldr	r3, [pc, #196]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 80042ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b2:	0a1b      	lsrs	r3, r3, #8
 80042b4:	f003 030f 	and.w	r3, r3, #15
 80042b8:	61fb      	str	r3, [r7, #28]
 80042ba:	e005      	b.n	80042c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80042bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	091b      	lsrs	r3, r3, #4
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80042c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x10c>)
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10d      	bne.n	80042f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042dc:	e00a      	b.n	80042f4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d102      	bne.n	80042ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042e4:	4b25      	ldr	r3, [pc, #148]	@ (800437c <HAL_RCC_GetSysClockFreq+0x110>)
 80042e6:	61bb      	str	r3, [r7, #24]
 80042e8:	e004      	b.n	80042f4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b08      	cmp	r3, #8
 80042ee:	d101      	bne.n	80042f4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042f0:	4b23      	ldr	r3, [pc, #140]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x114>)
 80042f2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	2b0c      	cmp	r3, #12
 80042f8:	d134      	bne.n	8004364 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b02      	cmp	r3, #2
 8004308:	d003      	beq.n	8004312 <HAL_RCC_GetSysClockFreq+0xa6>
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b03      	cmp	r3, #3
 800430e:	d003      	beq.n	8004318 <HAL_RCC_GetSysClockFreq+0xac>
 8004310:	e005      	b.n	800431e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004312:	4b1a      	ldr	r3, [pc, #104]	@ (800437c <HAL_RCC_GetSysClockFreq+0x110>)
 8004314:	617b      	str	r3, [r7, #20]
      break;
 8004316:	e005      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004318:	4b19      	ldr	r3, [pc, #100]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x114>)
 800431a:	617b      	str	r3, [r7, #20]
      break;
 800431c:	e002      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	617b      	str	r3, [r7, #20]
      break;
 8004322:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004324:	4b13      	ldr	r3, [pc, #76]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	091b      	lsrs	r3, r3, #4
 800432a:	f003 030f 	and.w	r3, r3, #15
 800432e:	3301      	adds	r3, #1
 8004330:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004332:	4b10      	ldr	r3, [pc, #64]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	0a1b      	lsrs	r3, r3, #8
 8004338:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	fb03 f202 	mul.w	r2, r3, r2
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	fbb2 f3f3 	udiv	r3, r2, r3
 8004348:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800434a:	4b0a      	ldr	r3, [pc, #40]	@ (8004374 <HAL_RCC_GetSysClockFreq+0x108>)
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	0e5b      	lsrs	r3, r3, #25
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	3301      	adds	r3, #1
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004362:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004364:	69bb      	ldr	r3, [r7, #24]
}
 8004366:	4618      	mov	r0, r3
 8004368:	3724      	adds	r7, #36	@ 0x24
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	40021000 	.word	0x40021000
 8004378:	08008ab8 	.word	0x08008ab8
 800437c:	00f42400 	.word	0x00f42400
 8004380:	007a1200 	.word	0x007a1200

08004384 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004384:	b480      	push	{r7}
 8004386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004388:	4b03      	ldr	r3, [pc, #12]	@ (8004398 <HAL_RCC_GetHCLKFreq+0x14>)
 800438a:	681b      	ldr	r3, [r3, #0]
}
 800438c:	4618      	mov	r0, r3
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	2000003c 	.word	0x2000003c

0800439c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043a0:	f7ff fff0 	bl	8004384 <HAL_RCC_GetHCLKFreq>
 80043a4:	4602      	mov	r2, r0
 80043a6:	4b06      	ldr	r3, [pc, #24]	@ (80043c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	0a1b      	lsrs	r3, r3, #8
 80043ac:	f003 0307 	and.w	r3, r3, #7
 80043b0:	4904      	ldr	r1, [pc, #16]	@ (80043c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80043b2:	5ccb      	ldrb	r3, [r1, r3]
 80043b4:	f003 031f 	and.w	r3, r3, #31
 80043b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043bc:	4618      	mov	r0, r3
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	40021000 	.word	0x40021000
 80043c4:	08008ab0 	.word	0x08008ab0

080043c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043cc:	f7ff ffda 	bl	8004384 <HAL_RCC_GetHCLKFreq>
 80043d0:	4602      	mov	r2, r0
 80043d2:	4b06      	ldr	r3, [pc, #24]	@ (80043ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	0adb      	lsrs	r3, r3, #11
 80043d8:	f003 0307 	and.w	r3, r3, #7
 80043dc:	4904      	ldr	r1, [pc, #16]	@ (80043f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043de:	5ccb      	ldrb	r3, [r1, r3]
 80043e0:	f003 031f 	and.w	r3, r3, #31
 80043e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	40021000 	.word	0x40021000
 80043f0:	08008ab0 	.word	0x08008ab0

080043f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043fc:	2300      	movs	r3, #0
 80043fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004400:	4b27      	ldr	r3, [pc, #156]	@ (80044a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d003      	beq.n	8004414 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800440c:	f7ff f916 	bl	800363c <HAL_PWREx_GetVoltageRange>
 8004410:	6178      	str	r0, [r7, #20]
 8004412:	e014      	b.n	800443e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004414:	4b22      	ldr	r3, [pc, #136]	@ (80044a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004418:	4a21      	ldr	r2, [pc, #132]	@ (80044a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800441a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800441e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004420:	4b1f      	ldr	r3, [pc, #124]	@ (80044a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800442c:	f7ff f906 	bl	800363c <HAL_PWREx_GetVoltageRange>
 8004430:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004432:	4b1b      	ldr	r3, [pc, #108]	@ (80044a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004436:	4a1a      	ldr	r2, [pc, #104]	@ (80044a0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800443c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004444:	d10b      	bne.n	800445e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b80      	cmp	r3, #128	@ 0x80
 800444a:	d913      	bls.n	8004474 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004450:	d902      	bls.n	8004458 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004452:	2302      	movs	r3, #2
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	e00d      	b.n	8004474 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004458:	2301      	movs	r3, #1
 800445a:	613b      	str	r3, [r7, #16]
 800445c:	e00a      	b.n	8004474 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b7f      	cmp	r3, #127	@ 0x7f
 8004462:	d902      	bls.n	800446a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004464:	2302      	movs	r3, #2
 8004466:	613b      	str	r3, [r7, #16]
 8004468:	e004      	b.n	8004474 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b70      	cmp	r3, #112	@ 0x70
 800446e:	d101      	bne.n	8004474 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004470:	2301      	movs	r3, #1
 8004472:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004474:	4b0b      	ldr	r3, [pc, #44]	@ (80044a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f023 020f 	bic.w	r2, r3, #15
 800447c:	4909      	ldr	r1, [pc, #36]	@ (80044a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004484:	4b07      	ldr	r3, [pc, #28]	@ (80044a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 030f 	and.w	r3, r3, #15
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	429a      	cmp	r2, r3
 8004490:	d001      	beq.n	8004496 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e000      	b.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40021000 	.word	0x40021000
 80044a4:	40022000 	.word	0x40022000

080044a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d00b      	beq.n	80044d6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2b03      	cmp	r3, #3
 80044c2:	d825      	bhi.n	8004510 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d008      	beq.n	80044dc <RCC_GetSysClockFreqFromPLLSource+0x34>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d11f      	bne.n	8004510 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80044d0:	4b25      	ldr	r3, [pc, #148]	@ (8004568 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80044d2:	613b      	str	r3, [r7, #16]
    break;
 80044d4:	e01f      	b.n	8004516 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80044d6:	4b25      	ldr	r3, [pc, #148]	@ (800456c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80044d8:	613b      	str	r3, [r7, #16]
    break;
 80044da:	e01c      	b.n	8004516 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044dc:	4b21      	ldr	r3, [pc, #132]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d107      	bne.n	80044f8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044e8:	4b1e      	ldr	r3, [pc, #120]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044ee:	0a1b      	lsrs	r3, r3, #8
 80044f0:	f003 030f 	and.w	r3, r3, #15
 80044f4:	617b      	str	r3, [r7, #20]
 80044f6:	e005      	b.n	8004504 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	091b      	lsrs	r3, r3, #4
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004504:	4a1a      	ldr	r2, [pc, #104]	@ (8004570 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800450c:	613b      	str	r3, [r7, #16]
    break;
 800450e:	e002      	b.n	8004516 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	613b      	str	r3, [r7, #16]
    break;
 8004514:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004516:	4b13      	ldr	r3, [pc, #76]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	091b      	lsrs	r3, r3, #4
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	3301      	adds	r3, #1
 8004522:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004524:	4b0f      	ldr	r3, [pc, #60]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	0a1b      	lsrs	r3, r3, #8
 800452a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	fb03 f202 	mul.w	r2, r3, r2
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	fbb2 f3f3 	udiv	r3, r2, r3
 800453a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800453c:	4b09      	ldr	r3, [pc, #36]	@ (8004564 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	0e5b      	lsrs	r3, r3, #25
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	3301      	adds	r3, #1
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	fbb2 f3f3 	udiv	r3, r2, r3
 8004554:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004556:	683b      	ldr	r3, [r7, #0]
}
 8004558:	4618      	mov	r0, r3
 800455a:	371c      	adds	r7, #28
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	40021000 	.word	0x40021000
 8004568:	00f42400 	.word	0x00f42400
 800456c:	007a1200 	.word	0x007a1200
 8004570:	08008ab8 	.word	0x08008ab8

08004574 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800457c:	2300      	movs	r3, #0
 800457e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004580:	2300      	movs	r3, #0
 8004582:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800458c:	2b00      	cmp	r3, #0
 800458e:	d040      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004594:	2b80      	cmp	r3, #128	@ 0x80
 8004596:	d02a      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004598:	2b80      	cmp	r3, #128	@ 0x80
 800459a:	d825      	bhi.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800459c:	2b60      	cmp	r3, #96	@ 0x60
 800459e:	d026      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80045a0:	2b60      	cmp	r3, #96	@ 0x60
 80045a2:	d821      	bhi.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045a4:	2b40      	cmp	r3, #64	@ 0x40
 80045a6:	d006      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80045a8:	2b40      	cmp	r3, #64	@ 0x40
 80045aa:	d81d      	bhi.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80045b0:	2b20      	cmp	r3, #32
 80045b2:	d010      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80045b4:	e018      	b.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045b6:	4b89      	ldr	r3, [pc, #548]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	4a88      	ldr	r2, [pc, #544]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045c0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045c2:	e015      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	3304      	adds	r3, #4
 80045c8:	2100      	movs	r1, #0
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fb02 	bl	8004bd4 <RCCEx_PLLSAI1_Config>
 80045d0:	4603      	mov	r3, r0
 80045d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045d4:	e00c      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3320      	adds	r3, #32
 80045da:	2100      	movs	r1, #0
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 fbed 	bl	8004dbc <RCCEx_PLLSAI2_Config>
 80045e2:	4603      	mov	r3, r0
 80045e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045e6:	e003      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	74fb      	strb	r3, [r7, #19]
      break;
 80045ec:	e000      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80045ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045f0:	7cfb      	ldrb	r3, [r7, #19]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10b      	bne.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045f6:	4b79      	ldr	r3, [pc, #484]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045fc:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004604:	4975      	ldr	r1, [pc, #468]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004606:	4313      	orrs	r3, r2
 8004608:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800460c:	e001      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800460e:	7cfb      	ldrb	r3, [r7, #19]
 8004610:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d047      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004626:	d030      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004628:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800462c:	d82a      	bhi.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800462e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004632:	d02a      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004634:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004638:	d824      	bhi.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800463a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800463e:	d008      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004644:	d81e      	bhi.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00a      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800464a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800464e:	d010      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004650:	e018      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004652:	4b62      	ldr	r3, [pc, #392]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	4a61      	ldr	r2, [pc, #388]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800465c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800465e:	e015      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3304      	adds	r3, #4
 8004664:	2100      	movs	r1, #0
 8004666:	4618      	mov	r0, r3
 8004668:	f000 fab4 	bl	8004bd4 <RCCEx_PLLSAI1_Config>
 800466c:	4603      	mov	r3, r0
 800466e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004670:	e00c      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3320      	adds	r3, #32
 8004676:	2100      	movs	r1, #0
 8004678:	4618      	mov	r0, r3
 800467a:	f000 fb9f 	bl	8004dbc <RCCEx_PLLSAI2_Config>
 800467e:	4603      	mov	r3, r0
 8004680:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004682:	e003      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	74fb      	strb	r3, [r7, #19]
      break;
 8004688:	e000      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800468a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800468c:	7cfb      	ldrb	r3, [r7, #19]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10b      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004692:	4b52      	ldr	r3, [pc, #328]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004694:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004698:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a0:	494e      	ldr	r1, [pc, #312]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80046a8:	e001      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046aa:	7cfb      	ldrb	r3, [r7, #19]
 80046ac:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 809f 	beq.w	80047fa <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046bc:	2300      	movs	r3, #0
 80046be:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046c0:	4b46      	ldr	r3, [pc, #280]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80046d0:	2300      	movs	r3, #0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00d      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d6:	4b41      	ldr	r3, [pc, #260]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046da:	4a40      	ldr	r2, [pc, #256]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80046e2:	4b3e      	ldr	r3, [pc, #248]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ee:	2301      	movs	r3, #1
 80046f0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f2:	4b3b      	ldr	r3, [pc, #236]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a3a      	ldr	r2, [pc, #232]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80046f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046fe:	f7fd fd85 	bl	800220c <HAL_GetTick>
 8004702:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004704:	e009      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004706:	f7fd fd81 	bl	800220c <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b02      	cmp	r3, #2
 8004712:	d902      	bls.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	74fb      	strb	r3, [r7, #19]
        break;
 8004718:	e005      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800471a:	4b31      	ldr	r3, [pc, #196]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0ef      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004726:	7cfb      	ldrb	r3, [r7, #19]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d15b      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800472c:	4b2b      	ldr	r3, [pc, #172]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800472e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004736:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d01f      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	429a      	cmp	r2, r3
 8004748:	d019      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800474a:	4b24      	ldr	r3, [pc, #144]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800474c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004754:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004756:	4b21      	ldr	r3, [pc, #132]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800475c:	4a1f      	ldr	r2, [pc, #124]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800475e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004762:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004766:	4b1d      	ldr	r3, [pc, #116]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476c:	4a1b      	ldr	r2, [pc, #108]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800476e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004776:	4a19      	ldr	r2, [pc, #100]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b00      	cmp	r3, #0
 8004786:	d016      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fd fd40 	bl	800220c <HAL_GetTick>
 800478c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800478e:	e00b      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004790:	f7fd fd3c 	bl	800220c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479e:	4293      	cmp	r3, r2
 80047a0:	d902      	bls.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	74fb      	strb	r3, [r7, #19]
            break;
 80047a6:	e006      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047a8:	4b0c      	ldr	r3, [pc, #48]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0ec      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80047b6:	7cfb      	ldrb	r3, [r7, #19]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10c      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047bc:	4b07      	ldr	r3, [pc, #28]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047cc:	4903      	ldr	r1, [pc, #12]	@ (80047dc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80047d4:	e008      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	74bb      	strb	r3, [r7, #18]
 80047da:	e005      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80047dc:	40021000 	.word	0x40021000
 80047e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e4:	7cfb      	ldrb	r3, [r7, #19]
 80047e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047e8:	7c7b      	ldrb	r3, [r7, #17]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d105      	bne.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ee:	4ba0      	ldr	r3, [pc, #640]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f2:	4a9f      	ldr	r2, [pc, #636]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00a      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004806:	4b9a      	ldr	r3, [pc, #616]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480c:	f023 0203 	bic.w	r2, r3, #3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004814:	4996      	ldr	r1, [pc, #600]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004816:	4313      	orrs	r3, r2
 8004818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00a      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004828:	4b91      	ldr	r3, [pc, #580]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800482a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482e:	f023 020c 	bic.w	r2, r3, #12
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004836:	498e      	ldr	r1, [pc, #568]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004838:	4313      	orrs	r3, r2
 800483a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800484a:	4b89      	ldr	r3, [pc, #548]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004850:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004858:	4985      	ldr	r1, [pc, #532]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00a      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800486c:	4b80      	ldr	r3, [pc, #512]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800487a:	497d      	ldr	r1, [pc, #500]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0310 	and.w	r3, r3, #16
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00a      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800488e:	4b78      	ldr	r3, [pc, #480]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004894:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800489c:	4974      	ldr	r1, [pc, #464]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0320 	and.w	r3, r3, #32
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00a      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048be:	496c      	ldr	r1, [pc, #432]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048d2:	4b67      	ldr	r3, [pc, #412]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048e0:	4963      	ldr	r1, [pc, #396]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00a      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004902:	495b      	ldr	r1, [pc, #364]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004904:	4313      	orrs	r3, r2
 8004906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004916:	4b56      	ldr	r3, [pc, #344]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004924:	4952      	ldr	r1, [pc, #328]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004926:	4313      	orrs	r3, r2
 8004928:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004934:	2b00      	cmp	r3, #0
 8004936:	d00a      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004938:	4b4d      	ldr	r3, [pc, #308]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800493a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004946:	494a      	ldr	r1, [pc, #296]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004948:	4313      	orrs	r3, r2
 800494a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00a      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800495a:	4b45      	ldr	r3, [pc, #276]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800495c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004960:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004968:	4941      	ldr	r1, [pc, #260]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800496a:	4313      	orrs	r3, r2
 800496c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00a      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800497c:	4b3c      	ldr	r3, [pc, #240]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800497e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004982:	f023 0203 	bic.w	r2, r3, #3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800498a:	4939      	ldr	r1, [pc, #228]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800498c:	4313      	orrs	r3, r2
 800498e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d028      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800499e:	4b34      	ldr	r3, [pc, #208]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ac:	4930      	ldr	r1, [pc, #192]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049bc:	d106      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049be:	4b2c      	ldr	r3, [pc, #176]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049c8:	60d3      	str	r3, [r2, #12]
 80049ca:	e011      	b.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049d4:	d10c      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	2101      	movs	r1, #1
 80049dc:	4618      	mov	r0, r3
 80049de:	f000 f8f9 	bl	8004bd4 <RCCEx_PLLSAI1_Config>
 80049e2:	4603      	mov	r3, r0
 80049e4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80049e6:	7cfb      	ldrb	r3, [r7, #19]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80049ec:	7cfb      	ldrb	r3, [r7, #19]
 80049ee:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d04d      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a04:	d108      	bne.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004a06:	4b1a      	ldr	r3, [pc, #104]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a0c:	4a18      	ldr	r2, [pc, #96]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a12:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004a16:	e012      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004a18:	4b15      	ldr	r3, [pc, #84]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a1e:	4a14      	ldr	r2, [pc, #80]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a24:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004a28:	4b11      	ldr	r3, [pc, #68]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a36:	490e      	ldr	r1, [pc, #56]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a46:	d106      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a48:	4b09      	ldr	r3, [pc, #36]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	4a08      	ldr	r2, [pc, #32]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a52:	60d3      	str	r3, [r2, #12]
 8004a54:	e020      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a5e:	d109      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a60:	4b03      	ldr	r3, [pc, #12]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	4a02      	ldr	r2, [pc, #8]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a6a:	60d3      	str	r3, [r2, #12]
 8004a6c:	e014      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004a6e:	bf00      	nop
 8004a70:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a7c:	d10c      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3304      	adds	r3, #4
 8004a82:	2101      	movs	r1, #1
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 f8a5 	bl	8004bd4 <RCCEx_PLLSAI1_Config>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a8e:	7cfb      	ldrb	r3, [r7, #19]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d001      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004a94:	7cfb      	ldrb	r3, [r7, #19]
 8004a96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d028      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004aa4:	4b4a      	ldr	r3, [pc, #296]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aaa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ab2:	4947      	ldr	r1, [pc, #284]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004abe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ac2:	d106      	bne.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ac4:	4b42      	ldr	r3, [pc, #264]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4a41      	ldr	r2, [pc, #260]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ace:	60d3      	str	r3, [r2, #12]
 8004ad0:	e011      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ad6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ada:	d10c      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3304      	adds	r3, #4
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f000 f876 	bl	8004bd4 <RCCEx_PLLSAI1_Config>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004aec:	7cfb      	ldrb	r3, [r7, #19]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004af2:	7cfb      	ldrb	r3, [r7, #19]
 8004af4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d01e      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b02:	4b33      	ldr	r3, [pc, #204]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b08:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b12:	492f      	ldr	r1, [pc, #188]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b24:	d10c      	bne.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	2102      	movs	r1, #2
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f000 f851 	bl	8004bd4 <RCCEx_PLLSAI1_Config>
 8004b32:	4603      	mov	r3, r0
 8004b34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b36:	7cfb      	ldrb	r3, [r7, #19]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004b3c:	7cfb      	ldrb	r3, [r7, #19]
 8004b3e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00b      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b4c:	4b20      	ldr	r3, [pc, #128]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b52:	f023 0204 	bic.w	r2, r3, #4
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5c:	491c      	ldr	r1, [pc, #112]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00b      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b70:	4b17      	ldr	r3, [pc, #92]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b76:	f023 0218 	bic.w	r2, r3, #24
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b80:	4913      	ldr	r1, [pc, #76]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d017      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004b94:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ba4:	490a      	ldr	r1, [pc, #40]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bb6:	d105      	bne.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb8:	4b05      	ldr	r3, [pc, #20]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	4a04      	ldr	r2, [pc, #16]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bc2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bc4:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	40021000 	.word	0x40021000

08004bd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bde:	2300      	movs	r3, #0
 8004be0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004be2:	4b72      	ldr	r3, [pc, #456]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00e      	beq.n	8004c0c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004bee:	4b6f      	ldr	r3, [pc, #444]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f003 0203 	and.w	r2, r3, #3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d103      	bne.n	8004c06 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
       ||
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d142      	bne.n	8004c8c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	73fb      	strb	r3, [r7, #15]
 8004c0a:	e03f      	b.n	8004c8c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2b03      	cmp	r3, #3
 8004c12:	d018      	beq.n	8004c46 <RCCEx_PLLSAI1_Config+0x72>
 8004c14:	2b03      	cmp	r3, #3
 8004c16:	d825      	bhi.n	8004c64 <RCCEx_PLLSAI1_Config+0x90>
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d002      	beq.n	8004c22 <RCCEx_PLLSAI1_Config+0x4e>
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d009      	beq.n	8004c34 <RCCEx_PLLSAI1_Config+0x60>
 8004c20:	e020      	b.n	8004c64 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c22:	4b62      	ldr	r3, [pc, #392]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d11d      	bne.n	8004c6a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c32:	e01a      	b.n	8004c6a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c34:	4b5d      	ldr	r3, [pc, #372]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d116      	bne.n	8004c6e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c44:	e013      	b.n	8004c6e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c46:	4b59      	ldr	r3, [pc, #356]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10f      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c52:	4b56      	ldr	r3, [pc, #344]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d109      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c62:	e006      	b.n	8004c72 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	73fb      	strb	r3, [r7, #15]
      break;
 8004c68:	e004      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004c6a:	bf00      	nop
 8004c6c:	e002      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004c6e:	bf00      	nop
 8004c70:	e000      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004c72:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d108      	bne.n	8004c8c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004c7a:	4b4c      	ldr	r3, [pc, #304]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f023 0203 	bic.w	r2, r3, #3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4949      	ldr	r1, [pc, #292]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004c8c:	7bfb      	ldrb	r3, [r7, #15]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	f040 8086 	bne.w	8004da0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c94:	4b45      	ldr	r3, [pc, #276]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a44      	ldr	r2, [pc, #272]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca0:	f7fd fab4 	bl	800220c <HAL_GetTick>
 8004ca4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ca6:	e009      	b.n	8004cbc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ca8:	f7fd fab0 	bl	800220c <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d902      	bls.n	8004cbc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	73fb      	strb	r3, [r7, #15]
        break;
 8004cba:	e005      	b.n	8004cc8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cbc:	4b3b      	ldr	r3, [pc, #236]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1ef      	bne.n	8004ca8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d168      	bne.n	8004da0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d113      	bne.n	8004cfc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cd4:	4b35      	ldr	r3, [pc, #212]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cd6:	691a      	ldr	r2, [r3, #16]
 8004cd8:	4b35      	ldr	r3, [pc, #212]	@ (8004db0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cda:	4013      	ands	r3, r2
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	6892      	ldr	r2, [r2, #8]
 8004ce0:	0211      	lsls	r1, r2, #8
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	68d2      	ldr	r2, [r2, #12]
 8004ce6:	06d2      	lsls	r2, r2, #27
 8004ce8:	4311      	orrs	r1, r2
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6852      	ldr	r2, [r2, #4]
 8004cee:	3a01      	subs	r2, #1
 8004cf0:	0112      	lsls	r2, r2, #4
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	492d      	ldr	r1, [pc, #180]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	610b      	str	r3, [r1, #16]
 8004cfa:	e02d      	b.n	8004d58 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d115      	bne.n	8004d2e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d02:	4b2a      	ldr	r3, [pc, #168]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	4b2b      	ldr	r3, [pc, #172]	@ (8004db4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6892      	ldr	r2, [r2, #8]
 8004d0e:	0211      	lsls	r1, r2, #8
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6912      	ldr	r2, [r2, #16]
 8004d14:	0852      	lsrs	r2, r2, #1
 8004d16:	3a01      	subs	r2, #1
 8004d18:	0552      	lsls	r2, r2, #21
 8004d1a:	4311      	orrs	r1, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6852      	ldr	r2, [r2, #4]
 8004d20:	3a01      	subs	r2, #1
 8004d22:	0112      	lsls	r2, r2, #4
 8004d24:	430a      	orrs	r2, r1
 8004d26:	4921      	ldr	r1, [pc, #132]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	610b      	str	r3, [r1, #16]
 8004d2c:	e014      	b.n	8004d58 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d30:	691a      	ldr	r2, [r3, #16]
 8004d32:	4b21      	ldr	r3, [pc, #132]	@ (8004db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d34:	4013      	ands	r3, r2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6892      	ldr	r2, [r2, #8]
 8004d3a:	0211      	lsls	r1, r2, #8
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6952      	ldr	r2, [r2, #20]
 8004d40:	0852      	lsrs	r2, r2, #1
 8004d42:	3a01      	subs	r2, #1
 8004d44:	0652      	lsls	r2, r2, #25
 8004d46:	4311      	orrs	r1, r2
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6852      	ldr	r2, [r2, #4]
 8004d4c:	3a01      	subs	r2, #1
 8004d4e:	0112      	lsls	r2, r2, #4
 8004d50:	430a      	orrs	r2, r1
 8004d52:	4916      	ldr	r1, [pc, #88]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d58:	4b14      	ldr	r3, [pc, #80]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a13      	ldr	r2, [pc, #76]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d64:	f7fd fa52 	bl	800220c <HAL_GetTick>
 8004d68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d6a:	e009      	b.n	8004d80 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d6c:	f7fd fa4e 	bl	800220c <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d902      	bls.n	8004d80 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	73fb      	strb	r3, [r7, #15]
          break;
 8004d7e:	e005      	b.n	8004d8c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d80:	4b0a      	ldr	r3, [pc, #40]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d0ef      	beq.n	8004d6c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d106      	bne.n	8004da0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d92:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d94:	691a      	ldr	r2, [r3, #16]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	4904      	ldr	r1, [pc, #16]	@ (8004dac <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	40021000 	.word	0x40021000
 8004db0:	07ff800f 	.word	0x07ff800f
 8004db4:	ff9f800f 	.word	0xff9f800f
 8004db8:	f9ff800f 	.word	0xf9ff800f

08004dbc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dca:	4b72      	ldr	r3, [pc, #456]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00e      	beq.n	8004df4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004dd6:	4b6f      	ldr	r3, [pc, #444]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f003 0203 	and.w	r2, r3, #3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d103      	bne.n	8004dee <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
       ||
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d142      	bne.n	8004e74 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	73fb      	strb	r3, [r7, #15]
 8004df2:	e03f      	b.n	8004e74 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b03      	cmp	r3, #3
 8004dfa:	d018      	beq.n	8004e2e <RCCEx_PLLSAI2_Config+0x72>
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d825      	bhi.n	8004e4c <RCCEx_PLLSAI2_Config+0x90>
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d002      	beq.n	8004e0a <RCCEx_PLLSAI2_Config+0x4e>
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d009      	beq.n	8004e1c <RCCEx_PLLSAI2_Config+0x60>
 8004e08:	e020      	b.n	8004e4c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e0a:	4b62      	ldr	r3, [pc, #392]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d11d      	bne.n	8004e52 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e1a:	e01a      	b.n	8004e52 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e1c:	4b5d      	ldr	r3, [pc, #372]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d116      	bne.n	8004e56 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e2c:	e013      	b.n	8004e56 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e2e:	4b59      	ldr	r3, [pc, #356]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10f      	bne.n	8004e5a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e3a:	4b56      	ldr	r3, [pc, #344]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d109      	bne.n	8004e5a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e4a:	e006      	b.n	8004e5a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e50:	e004      	b.n	8004e5c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004e52:	bf00      	nop
 8004e54:	e002      	b.n	8004e5c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004e56:	bf00      	nop
 8004e58:	e000      	b.n	8004e5c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004e5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d108      	bne.n	8004e74 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004e62:	4b4c      	ldr	r3, [pc, #304]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f023 0203 	bic.w	r2, r3, #3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4949      	ldr	r1, [pc, #292]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f040 8086 	bne.w	8004f88 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e7c:	4b45      	ldr	r3, [pc, #276]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a44      	ldr	r2, [pc, #272]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e88:	f7fd f9c0 	bl	800220c <HAL_GetTick>
 8004e8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e8e:	e009      	b.n	8004ea4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e90:	f7fd f9bc 	bl	800220c <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d902      	bls.n	8004ea4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	73fb      	strb	r3, [r7, #15]
        break;
 8004ea2:	e005      	b.n	8004eb0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ea4:	4b3b      	ldr	r3, [pc, #236]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1ef      	bne.n	8004e90 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004eb0:	7bfb      	ldrb	r3, [r7, #15]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d168      	bne.n	8004f88 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d113      	bne.n	8004ee4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ebc:	4b35      	ldr	r3, [pc, #212]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	4b35      	ldr	r3, [pc, #212]	@ (8004f98 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6892      	ldr	r2, [r2, #8]
 8004ec8:	0211      	lsls	r1, r2, #8
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	68d2      	ldr	r2, [r2, #12]
 8004ece:	06d2      	lsls	r2, r2, #27
 8004ed0:	4311      	orrs	r1, r2
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	6852      	ldr	r2, [r2, #4]
 8004ed6:	3a01      	subs	r2, #1
 8004ed8:	0112      	lsls	r2, r2, #4
 8004eda:	430a      	orrs	r2, r1
 8004edc:	492d      	ldr	r1, [pc, #180]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	614b      	str	r3, [r1, #20]
 8004ee2:	e02d      	b.n	8004f40 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d115      	bne.n	8004f16 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004eea:	4b2a      	ldr	r3, [pc, #168]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004eec:	695a      	ldr	r2, [r3, #20]
 8004eee:	4b2b      	ldr	r3, [pc, #172]	@ (8004f9c <RCCEx_PLLSAI2_Config+0x1e0>)
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6892      	ldr	r2, [r2, #8]
 8004ef6:	0211      	lsls	r1, r2, #8
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6912      	ldr	r2, [r2, #16]
 8004efc:	0852      	lsrs	r2, r2, #1
 8004efe:	3a01      	subs	r2, #1
 8004f00:	0552      	lsls	r2, r2, #21
 8004f02:	4311      	orrs	r1, r2
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	6852      	ldr	r2, [r2, #4]
 8004f08:	3a01      	subs	r2, #1
 8004f0a:	0112      	lsls	r2, r2, #4
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	4921      	ldr	r1, [pc, #132]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	614b      	str	r3, [r1, #20]
 8004f14:	e014      	b.n	8004f40 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f16:	4b1f      	ldr	r3, [pc, #124]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f18:	695a      	ldr	r2, [r3, #20]
 8004f1a:	4b21      	ldr	r3, [pc, #132]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	6892      	ldr	r2, [r2, #8]
 8004f22:	0211      	lsls	r1, r2, #8
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6952      	ldr	r2, [r2, #20]
 8004f28:	0852      	lsrs	r2, r2, #1
 8004f2a:	3a01      	subs	r2, #1
 8004f2c:	0652      	lsls	r2, r2, #25
 8004f2e:	4311      	orrs	r1, r2
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	6852      	ldr	r2, [r2, #4]
 8004f34:	3a01      	subs	r2, #1
 8004f36:	0112      	lsls	r2, r2, #4
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	4916      	ldr	r1, [pc, #88]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f40:	4b14      	ldr	r3, [pc, #80]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a13      	ldr	r2, [pc, #76]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f4c:	f7fd f95e 	bl	800220c <HAL_GetTick>
 8004f50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f52:	e009      	b.n	8004f68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f54:	f7fd f95a 	bl	800220c <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d902      	bls.n	8004f68 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	73fb      	strb	r3, [r7, #15]
          break;
 8004f66:	e005      	b.n	8004f74 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f68:	4b0a      	ldr	r3, [pc, #40]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d0ef      	beq.n	8004f54 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d106      	bne.n	8004f88 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f7a:	4b06      	ldr	r3, [pc, #24]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f7c:	695a      	ldr	r2, [r3, #20]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	4904      	ldr	r1, [pc, #16]	@ (8004f94 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40021000 	.word	0x40021000
 8004f98:	07ff800f 	.word	0x07ff800f
 8004f9c:	ff9f800f 	.word	0xff9f800f
 8004fa0:	f9ff800f 	.word	0xf9ff800f

08004fa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e042      	b.n	800503c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7fc fd1b 	bl	8001a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2224      	movs	r2, #36	@ 0x24
 8004fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f022 0201 	bic.w	r2, r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d002      	beq.n	8004ff4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fbb2 	bl	8005758 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f8b3 	bl	8005160 <UART_SetConfig>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d101      	bne.n	8005004 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e01b      	b.n	800503c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005012:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	689a      	ldr	r2, [r3, #8]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005022:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0201 	orr.w	r2, r2, #1
 8005032:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 fc31 	bl	800589c <UART_CheckIdleState>
 800503a:	4603      	mov	r3, r0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b08a      	sub	sp, #40	@ 0x28
 8005048:	af02      	add	r7, sp, #8
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	603b      	str	r3, [r7, #0]
 8005050:	4613      	mov	r3, r2
 8005052:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800505a:	2b20      	cmp	r3, #32
 800505c:	d17b      	bne.n	8005156 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <HAL_UART_Transmit+0x26>
 8005064:	88fb      	ldrh	r3, [r7, #6]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e074      	b.n	8005158 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2221      	movs	r2, #33	@ 0x21
 800507a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800507e:	f7fd f8c5 	bl	800220c <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	88fa      	ldrh	r2, [r7, #6]
 8005090:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800509c:	d108      	bne.n	80050b0 <HAL_UART_Transmit+0x6c>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d104      	bne.n	80050b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	e003      	b.n	80050b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050b8:	e030      	b.n	800511c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2200      	movs	r2, #0
 80050c2:	2180      	movs	r1, #128	@ 0x80
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f000 fc93 	bl	80059f0 <UART_WaitOnFlagUntilTimeout>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d005      	beq.n	80050dc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e03d      	b.n	8005158 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10b      	bne.n	80050fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	881a      	ldrh	r2, [r3, #0]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050ee:	b292      	uxth	r2, r2
 80050f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	3302      	adds	r3, #2
 80050f6:	61bb      	str	r3, [r7, #24]
 80050f8:	e007      	b.n	800510a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	781a      	ldrb	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	3301      	adds	r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1c8      	bne.n	80050ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	2200      	movs	r2, #0
 8005130:	2140      	movs	r1, #64	@ 0x40
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 fc5c 	bl	80059f0 <UART_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d005      	beq.n	800514a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2220      	movs	r2, #32
 8005142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e006      	b.n	8005158 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2220      	movs	r2, #32
 800514e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005152:	2300      	movs	r3, #0
 8005154:	e000      	b.n	8005158 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005156:	2302      	movs	r3, #2
  }
}
 8005158:	4618      	mov	r0, r3
 800515a:	3720      	adds	r7, #32
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005164:	b08c      	sub	sp, #48	@ 0x30
 8005166:	af00      	add	r7, sp, #0
 8005168:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800516a:	2300      	movs	r3, #0
 800516c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	431a      	orrs	r2, r3
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	431a      	orrs	r2, r3
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	4313      	orrs	r3, r2
 8005186:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	4baa      	ldr	r3, [pc, #680]	@ (8005438 <UART_SetConfig+0x2d8>)
 8005190:	4013      	ands	r3, r2
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	6812      	ldr	r2, [r2, #0]
 8005196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005198:	430b      	orrs	r3, r1
 800519a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	68da      	ldr	r2, [r3, #12]
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a9f      	ldr	r2, [pc, #636]	@ (800543c <UART_SetConfig+0x2dc>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d004      	beq.n	80051cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051c8:	4313      	orrs	r3, r2
 80051ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80051d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051e0:	430b      	orrs	r3, r1
 80051e2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ea:	f023 010f 	bic.w	r1, r3, #15
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a90      	ldr	r2, [pc, #576]	@ (8005440 <UART_SetConfig+0x2e0>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d125      	bne.n	8005250 <UART_SetConfig+0xf0>
 8005204:	4b8f      	ldr	r3, [pc, #572]	@ (8005444 <UART_SetConfig+0x2e4>)
 8005206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800520a:	f003 0303 	and.w	r3, r3, #3
 800520e:	2b03      	cmp	r3, #3
 8005210:	d81a      	bhi.n	8005248 <UART_SetConfig+0xe8>
 8005212:	a201      	add	r2, pc, #4	@ (adr r2, 8005218 <UART_SetConfig+0xb8>)
 8005214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005218:	08005229 	.word	0x08005229
 800521c:	08005239 	.word	0x08005239
 8005220:	08005231 	.word	0x08005231
 8005224:	08005241 	.word	0x08005241
 8005228:	2301      	movs	r3, #1
 800522a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800522e:	e116      	b.n	800545e <UART_SetConfig+0x2fe>
 8005230:	2302      	movs	r3, #2
 8005232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005236:	e112      	b.n	800545e <UART_SetConfig+0x2fe>
 8005238:	2304      	movs	r3, #4
 800523a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800523e:	e10e      	b.n	800545e <UART_SetConfig+0x2fe>
 8005240:	2308      	movs	r3, #8
 8005242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005246:	e10a      	b.n	800545e <UART_SetConfig+0x2fe>
 8005248:	2310      	movs	r3, #16
 800524a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800524e:	e106      	b.n	800545e <UART_SetConfig+0x2fe>
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a7c      	ldr	r2, [pc, #496]	@ (8005448 <UART_SetConfig+0x2e8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d138      	bne.n	80052cc <UART_SetConfig+0x16c>
 800525a:	4b7a      	ldr	r3, [pc, #488]	@ (8005444 <UART_SetConfig+0x2e4>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	f003 030c 	and.w	r3, r3, #12
 8005264:	2b0c      	cmp	r3, #12
 8005266:	d82d      	bhi.n	80052c4 <UART_SetConfig+0x164>
 8005268:	a201      	add	r2, pc, #4	@ (adr r2, 8005270 <UART_SetConfig+0x110>)
 800526a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526e:	bf00      	nop
 8005270:	080052a5 	.word	0x080052a5
 8005274:	080052c5 	.word	0x080052c5
 8005278:	080052c5 	.word	0x080052c5
 800527c:	080052c5 	.word	0x080052c5
 8005280:	080052b5 	.word	0x080052b5
 8005284:	080052c5 	.word	0x080052c5
 8005288:	080052c5 	.word	0x080052c5
 800528c:	080052c5 	.word	0x080052c5
 8005290:	080052ad 	.word	0x080052ad
 8005294:	080052c5 	.word	0x080052c5
 8005298:	080052c5 	.word	0x080052c5
 800529c:	080052c5 	.word	0x080052c5
 80052a0:	080052bd 	.word	0x080052bd
 80052a4:	2300      	movs	r3, #0
 80052a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052aa:	e0d8      	b.n	800545e <UART_SetConfig+0x2fe>
 80052ac:	2302      	movs	r3, #2
 80052ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b2:	e0d4      	b.n	800545e <UART_SetConfig+0x2fe>
 80052b4:	2304      	movs	r3, #4
 80052b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ba:	e0d0      	b.n	800545e <UART_SetConfig+0x2fe>
 80052bc:	2308      	movs	r3, #8
 80052be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052c2:	e0cc      	b.n	800545e <UART_SetConfig+0x2fe>
 80052c4:	2310      	movs	r3, #16
 80052c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ca:	e0c8      	b.n	800545e <UART_SetConfig+0x2fe>
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a5e      	ldr	r2, [pc, #376]	@ (800544c <UART_SetConfig+0x2ec>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d125      	bne.n	8005322 <UART_SetConfig+0x1c2>
 80052d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005444 <UART_SetConfig+0x2e4>)
 80052d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80052e0:	2b30      	cmp	r3, #48	@ 0x30
 80052e2:	d016      	beq.n	8005312 <UART_SetConfig+0x1b2>
 80052e4:	2b30      	cmp	r3, #48	@ 0x30
 80052e6:	d818      	bhi.n	800531a <UART_SetConfig+0x1ba>
 80052e8:	2b20      	cmp	r3, #32
 80052ea:	d00a      	beq.n	8005302 <UART_SetConfig+0x1a2>
 80052ec:	2b20      	cmp	r3, #32
 80052ee:	d814      	bhi.n	800531a <UART_SetConfig+0x1ba>
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d002      	beq.n	80052fa <UART_SetConfig+0x19a>
 80052f4:	2b10      	cmp	r3, #16
 80052f6:	d008      	beq.n	800530a <UART_SetConfig+0x1aa>
 80052f8:	e00f      	b.n	800531a <UART_SetConfig+0x1ba>
 80052fa:	2300      	movs	r3, #0
 80052fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005300:	e0ad      	b.n	800545e <UART_SetConfig+0x2fe>
 8005302:	2302      	movs	r3, #2
 8005304:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005308:	e0a9      	b.n	800545e <UART_SetConfig+0x2fe>
 800530a:	2304      	movs	r3, #4
 800530c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005310:	e0a5      	b.n	800545e <UART_SetConfig+0x2fe>
 8005312:	2308      	movs	r3, #8
 8005314:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005318:	e0a1      	b.n	800545e <UART_SetConfig+0x2fe>
 800531a:	2310      	movs	r3, #16
 800531c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005320:	e09d      	b.n	800545e <UART_SetConfig+0x2fe>
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a4a      	ldr	r2, [pc, #296]	@ (8005450 <UART_SetConfig+0x2f0>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d125      	bne.n	8005378 <UART_SetConfig+0x218>
 800532c:	4b45      	ldr	r3, [pc, #276]	@ (8005444 <UART_SetConfig+0x2e4>)
 800532e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005332:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005336:	2bc0      	cmp	r3, #192	@ 0xc0
 8005338:	d016      	beq.n	8005368 <UART_SetConfig+0x208>
 800533a:	2bc0      	cmp	r3, #192	@ 0xc0
 800533c:	d818      	bhi.n	8005370 <UART_SetConfig+0x210>
 800533e:	2b80      	cmp	r3, #128	@ 0x80
 8005340:	d00a      	beq.n	8005358 <UART_SetConfig+0x1f8>
 8005342:	2b80      	cmp	r3, #128	@ 0x80
 8005344:	d814      	bhi.n	8005370 <UART_SetConfig+0x210>
 8005346:	2b00      	cmp	r3, #0
 8005348:	d002      	beq.n	8005350 <UART_SetConfig+0x1f0>
 800534a:	2b40      	cmp	r3, #64	@ 0x40
 800534c:	d008      	beq.n	8005360 <UART_SetConfig+0x200>
 800534e:	e00f      	b.n	8005370 <UART_SetConfig+0x210>
 8005350:	2300      	movs	r3, #0
 8005352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005356:	e082      	b.n	800545e <UART_SetConfig+0x2fe>
 8005358:	2302      	movs	r3, #2
 800535a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800535e:	e07e      	b.n	800545e <UART_SetConfig+0x2fe>
 8005360:	2304      	movs	r3, #4
 8005362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005366:	e07a      	b.n	800545e <UART_SetConfig+0x2fe>
 8005368:	2308      	movs	r3, #8
 800536a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800536e:	e076      	b.n	800545e <UART_SetConfig+0x2fe>
 8005370:	2310      	movs	r3, #16
 8005372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005376:	e072      	b.n	800545e <UART_SetConfig+0x2fe>
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a35      	ldr	r2, [pc, #212]	@ (8005454 <UART_SetConfig+0x2f4>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d12a      	bne.n	80053d8 <UART_SetConfig+0x278>
 8005382:	4b30      	ldr	r3, [pc, #192]	@ (8005444 <UART_SetConfig+0x2e4>)
 8005384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005388:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800538c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005390:	d01a      	beq.n	80053c8 <UART_SetConfig+0x268>
 8005392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005396:	d81b      	bhi.n	80053d0 <UART_SetConfig+0x270>
 8005398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800539c:	d00c      	beq.n	80053b8 <UART_SetConfig+0x258>
 800539e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053a2:	d815      	bhi.n	80053d0 <UART_SetConfig+0x270>
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d003      	beq.n	80053b0 <UART_SetConfig+0x250>
 80053a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053ac:	d008      	beq.n	80053c0 <UART_SetConfig+0x260>
 80053ae:	e00f      	b.n	80053d0 <UART_SetConfig+0x270>
 80053b0:	2300      	movs	r3, #0
 80053b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053b6:	e052      	b.n	800545e <UART_SetConfig+0x2fe>
 80053b8:	2302      	movs	r3, #2
 80053ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053be:	e04e      	b.n	800545e <UART_SetConfig+0x2fe>
 80053c0:	2304      	movs	r3, #4
 80053c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053c6:	e04a      	b.n	800545e <UART_SetConfig+0x2fe>
 80053c8:	2308      	movs	r3, #8
 80053ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ce:	e046      	b.n	800545e <UART_SetConfig+0x2fe>
 80053d0:	2310      	movs	r3, #16
 80053d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d6:	e042      	b.n	800545e <UART_SetConfig+0x2fe>
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a17      	ldr	r2, [pc, #92]	@ (800543c <UART_SetConfig+0x2dc>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d13a      	bne.n	8005458 <UART_SetConfig+0x2f8>
 80053e2:	4b18      	ldr	r3, [pc, #96]	@ (8005444 <UART_SetConfig+0x2e4>)
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80053ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053f0:	d01a      	beq.n	8005428 <UART_SetConfig+0x2c8>
 80053f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053f6:	d81b      	bhi.n	8005430 <UART_SetConfig+0x2d0>
 80053f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053fc:	d00c      	beq.n	8005418 <UART_SetConfig+0x2b8>
 80053fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005402:	d815      	bhi.n	8005430 <UART_SetConfig+0x2d0>
 8005404:	2b00      	cmp	r3, #0
 8005406:	d003      	beq.n	8005410 <UART_SetConfig+0x2b0>
 8005408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800540c:	d008      	beq.n	8005420 <UART_SetConfig+0x2c0>
 800540e:	e00f      	b.n	8005430 <UART_SetConfig+0x2d0>
 8005410:	2300      	movs	r3, #0
 8005412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005416:	e022      	b.n	800545e <UART_SetConfig+0x2fe>
 8005418:	2302      	movs	r3, #2
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800541e:	e01e      	b.n	800545e <UART_SetConfig+0x2fe>
 8005420:	2304      	movs	r3, #4
 8005422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005426:	e01a      	b.n	800545e <UART_SetConfig+0x2fe>
 8005428:	2308      	movs	r3, #8
 800542a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800542e:	e016      	b.n	800545e <UART_SetConfig+0x2fe>
 8005430:	2310      	movs	r3, #16
 8005432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005436:	e012      	b.n	800545e <UART_SetConfig+0x2fe>
 8005438:	cfff69f3 	.word	0xcfff69f3
 800543c:	40008000 	.word	0x40008000
 8005440:	40013800 	.word	0x40013800
 8005444:	40021000 	.word	0x40021000
 8005448:	40004400 	.word	0x40004400
 800544c:	40004800 	.word	0x40004800
 8005450:	40004c00 	.word	0x40004c00
 8005454:	40005000 	.word	0x40005000
 8005458:	2310      	movs	r3, #16
 800545a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4aae      	ldr	r2, [pc, #696]	@ (800571c <UART_SetConfig+0x5bc>)
 8005464:	4293      	cmp	r3, r2
 8005466:	f040 8097 	bne.w	8005598 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800546a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800546e:	2b08      	cmp	r3, #8
 8005470:	d823      	bhi.n	80054ba <UART_SetConfig+0x35a>
 8005472:	a201      	add	r2, pc, #4	@ (adr r2, 8005478 <UART_SetConfig+0x318>)
 8005474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005478:	0800549d 	.word	0x0800549d
 800547c:	080054bb 	.word	0x080054bb
 8005480:	080054a5 	.word	0x080054a5
 8005484:	080054bb 	.word	0x080054bb
 8005488:	080054ab 	.word	0x080054ab
 800548c:	080054bb 	.word	0x080054bb
 8005490:	080054bb 	.word	0x080054bb
 8005494:	080054bb 	.word	0x080054bb
 8005498:	080054b3 	.word	0x080054b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800549c:	f7fe ff7e 	bl	800439c <HAL_RCC_GetPCLK1Freq>
 80054a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054a2:	e010      	b.n	80054c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054a4:	4b9e      	ldr	r3, [pc, #632]	@ (8005720 <UART_SetConfig+0x5c0>)
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054a8:	e00d      	b.n	80054c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054aa:	f7fe fedf 	bl	800426c <HAL_RCC_GetSysClockFreq>
 80054ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054b0:	e009      	b.n	80054c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054b8:	e005      	b.n	80054c6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 8130 	beq.w	800572e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	4a94      	ldr	r2, [pc, #592]	@ (8005724 <UART_SetConfig+0x5c4>)
 80054d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054d8:	461a      	mov	r2, r3
 80054da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80054e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	4613      	mov	r3, r2
 80054e8:	005b      	lsls	r3, r3, #1
 80054ea:	4413      	add	r3, r2
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d305      	bcc.n	80054fe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054f8:	69ba      	ldr	r2, [r7, #24]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d903      	bls.n	8005506 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005504:	e113      	b.n	800572e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005508:	2200      	movs	r2, #0
 800550a:	60bb      	str	r3, [r7, #8]
 800550c:	60fa      	str	r2, [r7, #12]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	4a84      	ldr	r2, [pc, #528]	@ (8005724 <UART_SetConfig+0x5c4>)
 8005514:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005518:	b29b      	uxth	r3, r3
 800551a:	2200      	movs	r2, #0
 800551c:	603b      	str	r3, [r7, #0]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005524:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005528:	f7fb fb56 	bl	8000bd8 <__aeabi_uldivmod>
 800552c:	4602      	mov	r2, r0
 800552e:	460b      	mov	r3, r1
 8005530:	4610      	mov	r0, r2
 8005532:	4619      	mov	r1, r3
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	020b      	lsls	r3, r1, #8
 800553e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005542:	0202      	lsls	r2, r0, #8
 8005544:	6979      	ldr	r1, [r7, #20]
 8005546:	6849      	ldr	r1, [r1, #4]
 8005548:	0849      	lsrs	r1, r1, #1
 800554a:	2000      	movs	r0, #0
 800554c:	460c      	mov	r4, r1
 800554e:	4605      	mov	r5, r0
 8005550:	eb12 0804 	adds.w	r8, r2, r4
 8005554:	eb43 0905 	adc.w	r9, r3, r5
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	469a      	mov	sl, r3
 8005560:	4693      	mov	fp, r2
 8005562:	4652      	mov	r2, sl
 8005564:	465b      	mov	r3, fp
 8005566:	4640      	mov	r0, r8
 8005568:	4649      	mov	r1, r9
 800556a:	f7fb fb35 	bl	8000bd8 <__aeabi_uldivmod>
 800556e:	4602      	mov	r2, r0
 8005570:	460b      	mov	r3, r1
 8005572:	4613      	mov	r3, r2
 8005574:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800557c:	d308      	bcc.n	8005590 <UART_SetConfig+0x430>
 800557e:	6a3b      	ldr	r3, [r7, #32]
 8005580:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005584:	d204      	bcs.n	8005590 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6a3a      	ldr	r2, [r7, #32]
 800558c:	60da      	str	r2, [r3, #12]
 800558e:	e0ce      	b.n	800572e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005596:	e0ca      	b.n	800572e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	69db      	ldr	r3, [r3, #28]
 800559c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055a0:	d166      	bne.n	8005670 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80055a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80055a6:	2b08      	cmp	r3, #8
 80055a8:	d827      	bhi.n	80055fa <UART_SetConfig+0x49a>
 80055aa:	a201      	add	r2, pc, #4	@ (adr r2, 80055b0 <UART_SetConfig+0x450>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	080055d5 	.word	0x080055d5
 80055b4:	080055dd 	.word	0x080055dd
 80055b8:	080055e5 	.word	0x080055e5
 80055bc:	080055fb 	.word	0x080055fb
 80055c0:	080055eb 	.word	0x080055eb
 80055c4:	080055fb 	.word	0x080055fb
 80055c8:	080055fb 	.word	0x080055fb
 80055cc:	080055fb 	.word	0x080055fb
 80055d0:	080055f3 	.word	0x080055f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d4:	f7fe fee2 	bl	800439c <HAL_RCC_GetPCLK1Freq>
 80055d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055da:	e014      	b.n	8005606 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055dc:	f7fe fef4 	bl	80043c8 <HAL_RCC_GetPCLK2Freq>
 80055e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055e2:	e010      	b.n	8005606 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e4:	4b4e      	ldr	r3, [pc, #312]	@ (8005720 <UART_SetConfig+0x5c0>)
 80055e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055e8:	e00d      	b.n	8005606 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ea:	f7fe fe3f 	bl	800426c <HAL_RCC_GetSysClockFreq>
 80055ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055f0:	e009      	b.n	8005606 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055f8:	e005      	b.n	8005606 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005604:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 8090 	beq.w	800572e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	4a44      	ldr	r2, [pc, #272]	@ (8005724 <UART_SetConfig+0x5c4>)
 8005614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005618:	461a      	mov	r2, r3
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005620:	005a      	lsls	r2, r3, #1
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	085b      	lsrs	r3, r3, #1
 8005628:	441a      	add	r2, r3
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005632:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	2b0f      	cmp	r3, #15
 8005638:	d916      	bls.n	8005668 <UART_SetConfig+0x508>
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005640:	d212      	bcs.n	8005668 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	b29b      	uxth	r3, r3
 8005646:	f023 030f 	bic.w	r3, r3, #15
 800564a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	085b      	lsrs	r3, r3, #1
 8005650:	b29b      	uxth	r3, r3
 8005652:	f003 0307 	and.w	r3, r3, #7
 8005656:	b29a      	uxth	r2, r3
 8005658:	8bfb      	ldrh	r3, [r7, #30]
 800565a:	4313      	orrs	r3, r2
 800565c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	8bfa      	ldrh	r2, [r7, #30]
 8005664:	60da      	str	r2, [r3, #12]
 8005666:	e062      	b.n	800572e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800566e:	e05e      	b.n	800572e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005670:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005674:	2b08      	cmp	r3, #8
 8005676:	d828      	bhi.n	80056ca <UART_SetConfig+0x56a>
 8005678:	a201      	add	r2, pc, #4	@ (adr r2, 8005680 <UART_SetConfig+0x520>)
 800567a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567e:	bf00      	nop
 8005680:	080056a5 	.word	0x080056a5
 8005684:	080056ad 	.word	0x080056ad
 8005688:	080056b5 	.word	0x080056b5
 800568c:	080056cb 	.word	0x080056cb
 8005690:	080056bb 	.word	0x080056bb
 8005694:	080056cb 	.word	0x080056cb
 8005698:	080056cb 	.word	0x080056cb
 800569c:	080056cb 	.word	0x080056cb
 80056a0:	080056c3 	.word	0x080056c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056a4:	f7fe fe7a 	bl	800439c <HAL_RCC_GetPCLK1Freq>
 80056a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056aa:	e014      	b.n	80056d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056ac:	f7fe fe8c 	bl	80043c8 <HAL_RCC_GetPCLK2Freq>
 80056b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056b2:	e010      	b.n	80056d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005720 <UART_SetConfig+0x5c0>)
 80056b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056b8:	e00d      	b.n	80056d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056ba:	f7fe fdd7 	bl	800426c <HAL_RCC_GetSysClockFreq>
 80056be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056c0:	e009      	b.n	80056d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056c8:	e005      	b.n	80056d6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80056ca:	2300      	movs	r3, #0
 80056cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056d4:	bf00      	nop
    }

    if (pclk != 0U)
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d028      	beq.n	800572e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e0:	4a10      	ldr	r2, [pc, #64]	@ (8005724 <UART_SetConfig+0x5c4>)
 80056e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056e6:	461a      	mov	r2, r3
 80056e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	085b      	lsrs	r3, r3, #1
 80056f4:	441a      	add	r2, r3
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80056fe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	2b0f      	cmp	r3, #15
 8005704:	d910      	bls.n	8005728 <UART_SetConfig+0x5c8>
 8005706:	6a3b      	ldr	r3, [r7, #32]
 8005708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800570c:	d20c      	bcs.n	8005728 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	b29a      	uxth	r2, r3
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60da      	str	r2, [r3, #12]
 8005718:	e009      	b.n	800572e <UART_SetConfig+0x5ce>
 800571a:	bf00      	nop
 800571c:	40008000 	.word	0x40008000
 8005720:	00f42400 	.word	0x00f42400
 8005724:	08008ae8 	.word	0x08008ae8
      }
      else
      {
        ret = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2201      	movs	r2, #1
 8005732:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2201      	movs	r2, #1
 800573a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	2200      	movs	r2, #0
 8005742:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	2200      	movs	r2, #0
 8005748:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800574a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800574e:	4618      	mov	r0, r3
 8005750:	3730      	adds	r7, #48	@ 0x30
 8005752:	46bd      	mov	sp, r7
 8005754:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005758 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00a      	beq.n	80057c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ca:	f003 0304 	and.w	r3, r3, #4
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00a      	beq.n	800580a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005834:	2b00      	cmp	r3, #0
 8005836:	d01a      	beq.n	800586e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005856:	d10a      	bne.n	800586e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	605a      	str	r2, [r3, #4]
  }
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b098      	sub	sp, #96	@ 0x60
 80058a0:	af02      	add	r7, sp, #8
 80058a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058ac:	f7fc fcae 	bl	800220c <HAL_GetTick>
 80058b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0308 	and.w	r3, r3, #8
 80058bc:	2b08      	cmp	r3, #8
 80058be:	d12f      	bne.n	8005920 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058c8:	2200      	movs	r2, #0
 80058ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f88e 	bl	80059f0 <UART_WaitOnFlagUntilTimeout>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d022      	beq.n	8005920 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e2:	e853 3f00 	ldrex	r3, [r3]
 80058e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	461a      	mov	r2, r3
 80058f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80058fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e6      	bne.n	80058da <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e063      	b.n	80059e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b04      	cmp	r3, #4
 800592c:	d149      	bne.n	80059c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800592e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005936:	2200      	movs	r2, #0
 8005938:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f857 	bl	80059f0 <UART_WaitOnFlagUntilTimeout>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d03c      	beq.n	80059c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	e853 3f00 	ldrex	r3, [r3]
 8005954:	623b      	str	r3, [r7, #32]
   return(result);
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800595c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005966:	633b      	str	r3, [r7, #48]	@ 0x30
 8005968:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800596c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800596e:	e841 2300 	strex	r3, r2, [r1]
 8005972:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1e6      	bne.n	8005948 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3308      	adds	r3, #8
 8005980:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	e853 3f00 	ldrex	r3, [r3]
 8005988:	60fb      	str	r3, [r7, #12]
   return(result);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f023 0301 	bic.w	r3, r3, #1
 8005990:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	3308      	adds	r3, #8
 8005998:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800599a:	61fa      	str	r2, [r7, #28]
 800599c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599e:	69b9      	ldr	r1, [r7, #24]
 80059a0:	69fa      	ldr	r2, [r7, #28]
 80059a2:	e841 2300 	strex	r3, r2, [r1]
 80059a6:	617b      	str	r3, [r7, #20]
   return(result);
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e5      	bne.n	800597a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2220      	movs	r2, #32
 80059b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e012      	b.n	80059e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2220      	movs	r2, #32
 80059c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3758      	adds	r7, #88	@ 0x58
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	603b      	str	r3, [r7, #0]
 80059fc:	4613      	mov	r3, r2
 80059fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a00:	e04f      	b.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a08:	d04b      	beq.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a0a:	f7fc fbff 	bl	800220c <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d302      	bcc.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e04e      	b.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0304 	and.w	r3, r3, #4
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d037      	beq.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	2b80      	cmp	r3, #128	@ 0x80
 8005a36:	d034      	beq.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	2b40      	cmp	r3, #64	@ 0x40
 8005a3c:	d031      	beq.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69db      	ldr	r3, [r3, #28]
 8005a44:	f003 0308 	and.w	r3, r3, #8
 8005a48:	2b08      	cmp	r3, #8
 8005a4a:	d110      	bne.n	8005a6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2208      	movs	r2, #8
 8005a52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f000 f838 	bl	8005aca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2208      	movs	r2, #8
 8005a5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e029      	b.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a7c:	d111      	bne.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a88:	68f8      	ldr	r0, [r7, #12]
 8005a8a:	f000 f81e 	bl	8005aca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2220      	movs	r2, #32
 8005a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e00f      	b.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	69da      	ldr	r2, [r3, #28]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	bf0c      	ite	eq
 8005ab2:	2301      	moveq	r3, #1
 8005ab4:	2300      	movne	r3, #0
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	461a      	mov	r2, r3
 8005aba:	79fb      	ldrb	r3, [r7, #7]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d0a0      	beq.n	8005a02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3710      	adds	r7, #16
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b095      	sub	sp, #84	@ 0x54
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ada:	e853 3f00 	ldrex	r3, [r3]
 8005ade:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	461a      	mov	r2, r3
 8005aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005af0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005af2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005af6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005af8:	e841 2300 	strex	r3, r2, [r1]
 8005afc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e6      	bne.n	8005ad2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3308      	adds	r3, #8
 8005b0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	e853 3f00 	ldrex	r3, [r3]
 8005b12:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b1a:	f023 0301 	bic.w	r3, r3, #1
 8005b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3308      	adds	r3, #8
 8005b26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e3      	bne.n	8005b04 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d118      	bne.n	8005b76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	e853 3f00 	ldrex	r3, [r3]
 8005b50:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f023 0310 	bic.w	r3, r3, #16
 8005b58:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	461a      	mov	r2, r3
 8005b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b62:	61bb      	str	r3, [r7, #24]
 8005b64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b66:	6979      	ldr	r1, [r7, #20]
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e6      	bne.n	8005b44 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005b8a:	bf00      	nop
 8005b8c:	3754      	adds	r7, #84	@ 0x54
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b085      	sub	sp, #20
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d101      	bne.n	8005bac <HAL_UARTEx_DisableFifoMode+0x16>
 8005ba8:	2302      	movs	r3, #2
 8005baa:	e027      	b.n	8005bfc <HAL_UARTEx_DisableFifoMode+0x66>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2224      	movs	r2, #36	@ 0x24
 8005bb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f022 0201 	bic.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005bda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3714      	adds	r7, #20
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e02d      	b.n	8005c7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2224      	movs	r2, #36	@ 0x24
 8005c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f022 0201 	bic.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 f84f 	bl	8005d00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d101      	bne.n	8005c9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c98:	2302      	movs	r3, #2
 8005c9a:	e02d      	b.n	8005cf8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2224      	movs	r2, #36	@ 0x24
 8005ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f022 0201 	bic.w	r2, r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f811 	bl	8005d00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2220      	movs	r2, #32
 8005cea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3710      	adds	r7, #16
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d108      	bne.n	8005d22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d20:	e031      	b.n	8005d86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d22:	2308      	movs	r3, #8
 8005d24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d26:	2308      	movs	r3, #8
 8005d28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	0e5b      	lsrs	r3, r3, #25
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	0f5b      	lsrs	r3, r3, #29
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	f003 0307 	and.w	r3, r3, #7
 8005d48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d4a:	7bbb      	ldrb	r3, [r7, #14]
 8005d4c:	7b3a      	ldrb	r2, [r7, #12]
 8005d4e:	4911      	ldr	r1, [pc, #68]	@ (8005d94 <UARTEx_SetNbDataToProcess+0x94>)
 8005d50:	5c8a      	ldrb	r2, [r1, r2]
 8005d52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d56:	7b3a      	ldrb	r2, [r7, #12]
 8005d58:	490f      	ldr	r1, [pc, #60]	@ (8005d98 <UARTEx_SetNbDataToProcess+0x98>)
 8005d5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
 8005d6a:	7b7a      	ldrb	r2, [r7, #13]
 8005d6c:	4909      	ldr	r1, [pc, #36]	@ (8005d94 <UARTEx_SetNbDataToProcess+0x94>)
 8005d6e:	5c8a      	ldrb	r2, [r1, r2]
 8005d70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d74:	7b7a      	ldrb	r2, [r7, #13]
 8005d76:	4908      	ldr	r1, [pc, #32]	@ (8005d98 <UARTEx_SetNbDataToProcess+0x98>)
 8005d78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d86:	bf00      	nop
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	08008b00 	.word	0x08008b00
 8005d98:	08008b08 	.word	0x08008b08

08005d9c <__cvt>:
 8005d9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005da0:	ec57 6b10 	vmov	r6, r7, d0
 8005da4:	2f00      	cmp	r7, #0
 8005da6:	460c      	mov	r4, r1
 8005da8:	4619      	mov	r1, r3
 8005daa:	463b      	mov	r3, r7
 8005dac:	bfbb      	ittet	lt
 8005dae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005db2:	461f      	movlt	r7, r3
 8005db4:	2300      	movge	r3, #0
 8005db6:	232d      	movlt	r3, #45	@ 0x2d
 8005db8:	700b      	strb	r3, [r1, #0]
 8005dba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005dbc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005dc0:	4691      	mov	r9, r2
 8005dc2:	f023 0820 	bic.w	r8, r3, #32
 8005dc6:	bfbc      	itt	lt
 8005dc8:	4632      	movlt	r2, r6
 8005dca:	4616      	movlt	r6, r2
 8005dcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dd0:	d005      	beq.n	8005dde <__cvt+0x42>
 8005dd2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005dd6:	d100      	bne.n	8005dda <__cvt+0x3e>
 8005dd8:	3401      	adds	r4, #1
 8005dda:	2102      	movs	r1, #2
 8005ddc:	e000      	b.n	8005de0 <__cvt+0x44>
 8005dde:	2103      	movs	r1, #3
 8005de0:	ab03      	add	r3, sp, #12
 8005de2:	9301      	str	r3, [sp, #4]
 8005de4:	ab02      	add	r3, sp, #8
 8005de6:	9300      	str	r3, [sp, #0]
 8005de8:	ec47 6b10 	vmov	d0, r6, r7
 8005dec:	4653      	mov	r3, sl
 8005dee:	4622      	mov	r2, r4
 8005df0:	f000 fe6a 	bl	8006ac8 <_dtoa_r>
 8005df4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005df8:	4605      	mov	r5, r0
 8005dfa:	d119      	bne.n	8005e30 <__cvt+0x94>
 8005dfc:	f019 0f01 	tst.w	r9, #1
 8005e00:	d00e      	beq.n	8005e20 <__cvt+0x84>
 8005e02:	eb00 0904 	add.w	r9, r0, r4
 8005e06:	2200      	movs	r2, #0
 8005e08:	2300      	movs	r3, #0
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	4639      	mov	r1, r7
 8005e0e:	f7fa fe73 	bl	8000af8 <__aeabi_dcmpeq>
 8005e12:	b108      	cbz	r0, 8005e18 <__cvt+0x7c>
 8005e14:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e18:	2230      	movs	r2, #48	@ 0x30
 8005e1a:	9b03      	ldr	r3, [sp, #12]
 8005e1c:	454b      	cmp	r3, r9
 8005e1e:	d31e      	bcc.n	8005e5e <__cvt+0xc2>
 8005e20:	9b03      	ldr	r3, [sp, #12]
 8005e22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e24:	1b5b      	subs	r3, r3, r5
 8005e26:	4628      	mov	r0, r5
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	b004      	add	sp, #16
 8005e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e34:	eb00 0904 	add.w	r9, r0, r4
 8005e38:	d1e5      	bne.n	8005e06 <__cvt+0x6a>
 8005e3a:	7803      	ldrb	r3, [r0, #0]
 8005e3c:	2b30      	cmp	r3, #48	@ 0x30
 8005e3e:	d10a      	bne.n	8005e56 <__cvt+0xba>
 8005e40:	2200      	movs	r2, #0
 8005e42:	2300      	movs	r3, #0
 8005e44:	4630      	mov	r0, r6
 8005e46:	4639      	mov	r1, r7
 8005e48:	f7fa fe56 	bl	8000af8 <__aeabi_dcmpeq>
 8005e4c:	b918      	cbnz	r0, 8005e56 <__cvt+0xba>
 8005e4e:	f1c4 0401 	rsb	r4, r4, #1
 8005e52:	f8ca 4000 	str.w	r4, [sl]
 8005e56:	f8da 3000 	ldr.w	r3, [sl]
 8005e5a:	4499      	add	r9, r3
 8005e5c:	e7d3      	b.n	8005e06 <__cvt+0x6a>
 8005e5e:	1c59      	adds	r1, r3, #1
 8005e60:	9103      	str	r1, [sp, #12]
 8005e62:	701a      	strb	r2, [r3, #0]
 8005e64:	e7d9      	b.n	8005e1a <__cvt+0x7e>

08005e66 <__exponent>:
 8005e66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e68:	2900      	cmp	r1, #0
 8005e6a:	bfba      	itte	lt
 8005e6c:	4249      	neglt	r1, r1
 8005e6e:	232d      	movlt	r3, #45	@ 0x2d
 8005e70:	232b      	movge	r3, #43	@ 0x2b
 8005e72:	2909      	cmp	r1, #9
 8005e74:	7002      	strb	r2, [r0, #0]
 8005e76:	7043      	strb	r3, [r0, #1]
 8005e78:	dd29      	ble.n	8005ece <__exponent+0x68>
 8005e7a:	f10d 0307 	add.w	r3, sp, #7
 8005e7e:	461d      	mov	r5, r3
 8005e80:	270a      	movs	r7, #10
 8005e82:	461a      	mov	r2, r3
 8005e84:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e88:	fb07 1416 	mls	r4, r7, r6, r1
 8005e8c:	3430      	adds	r4, #48	@ 0x30
 8005e8e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e92:	460c      	mov	r4, r1
 8005e94:	2c63      	cmp	r4, #99	@ 0x63
 8005e96:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	dcf1      	bgt.n	8005e82 <__exponent+0x1c>
 8005e9e:	3130      	adds	r1, #48	@ 0x30
 8005ea0:	1e94      	subs	r4, r2, #2
 8005ea2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ea6:	1c41      	adds	r1, r0, #1
 8005ea8:	4623      	mov	r3, r4
 8005eaa:	42ab      	cmp	r3, r5
 8005eac:	d30a      	bcc.n	8005ec4 <__exponent+0x5e>
 8005eae:	f10d 0309 	add.w	r3, sp, #9
 8005eb2:	1a9b      	subs	r3, r3, r2
 8005eb4:	42ac      	cmp	r4, r5
 8005eb6:	bf88      	it	hi
 8005eb8:	2300      	movhi	r3, #0
 8005eba:	3302      	adds	r3, #2
 8005ebc:	4403      	add	r3, r0
 8005ebe:	1a18      	subs	r0, r3, r0
 8005ec0:	b003      	add	sp, #12
 8005ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ec4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005ec8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ecc:	e7ed      	b.n	8005eaa <__exponent+0x44>
 8005ece:	2330      	movs	r3, #48	@ 0x30
 8005ed0:	3130      	adds	r1, #48	@ 0x30
 8005ed2:	7083      	strb	r3, [r0, #2]
 8005ed4:	70c1      	strb	r1, [r0, #3]
 8005ed6:	1d03      	adds	r3, r0, #4
 8005ed8:	e7f1      	b.n	8005ebe <__exponent+0x58>
	...

08005edc <_printf_float>:
 8005edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee0:	b08d      	sub	sp, #52	@ 0x34
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ee8:	4616      	mov	r6, r2
 8005eea:	461f      	mov	r7, r3
 8005eec:	4605      	mov	r5, r0
 8005eee:	f000 fcdb 	bl	80068a8 <_localeconv_r>
 8005ef2:	6803      	ldr	r3, [r0, #0]
 8005ef4:	9304      	str	r3, [sp, #16]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fa f9d2 	bl	80002a0 <strlen>
 8005efc:	2300      	movs	r3, #0
 8005efe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f00:	f8d8 3000 	ldr.w	r3, [r8]
 8005f04:	9005      	str	r0, [sp, #20]
 8005f06:	3307      	adds	r3, #7
 8005f08:	f023 0307 	bic.w	r3, r3, #7
 8005f0c:	f103 0208 	add.w	r2, r3, #8
 8005f10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005f14:	f8d4 b000 	ldr.w	fp, [r4]
 8005f18:	f8c8 2000 	str.w	r2, [r8]
 8005f1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005f24:	9307      	str	r3, [sp, #28]
 8005f26:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005f2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f32:	4b9c      	ldr	r3, [pc, #624]	@ (80061a4 <_printf_float+0x2c8>)
 8005f34:	f04f 32ff 	mov.w	r2, #4294967295
 8005f38:	f7fa fe10 	bl	8000b5c <__aeabi_dcmpun>
 8005f3c:	bb70      	cbnz	r0, 8005f9c <_printf_float+0xc0>
 8005f3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f42:	4b98      	ldr	r3, [pc, #608]	@ (80061a4 <_printf_float+0x2c8>)
 8005f44:	f04f 32ff 	mov.w	r2, #4294967295
 8005f48:	f7fa fdea 	bl	8000b20 <__aeabi_dcmple>
 8005f4c:	bb30      	cbnz	r0, 8005f9c <_printf_float+0xc0>
 8005f4e:	2200      	movs	r2, #0
 8005f50:	2300      	movs	r3, #0
 8005f52:	4640      	mov	r0, r8
 8005f54:	4649      	mov	r1, r9
 8005f56:	f7fa fdd9 	bl	8000b0c <__aeabi_dcmplt>
 8005f5a:	b110      	cbz	r0, 8005f62 <_printf_float+0x86>
 8005f5c:	232d      	movs	r3, #45	@ 0x2d
 8005f5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f62:	4a91      	ldr	r2, [pc, #580]	@ (80061a8 <_printf_float+0x2cc>)
 8005f64:	4b91      	ldr	r3, [pc, #580]	@ (80061ac <_printf_float+0x2d0>)
 8005f66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f6a:	bf94      	ite	ls
 8005f6c:	4690      	movls	r8, r2
 8005f6e:	4698      	movhi	r8, r3
 8005f70:	2303      	movs	r3, #3
 8005f72:	6123      	str	r3, [r4, #16]
 8005f74:	f02b 0304 	bic.w	r3, fp, #4
 8005f78:	6023      	str	r3, [r4, #0]
 8005f7a:	f04f 0900 	mov.w	r9, #0
 8005f7e:	9700      	str	r7, [sp, #0]
 8005f80:	4633      	mov	r3, r6
 8005f82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f84:	4621      	mov	r1, r4
 8005f86:	4628      	mov	r0, r5
 8005f88:	f000 f9d2 	bl	8006330 <_printf_common>
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	f040 808d 	bne.w	80060ac <_printf_float+0x1d0>
 8005f92:	f04f 30ff 	mov.w	r0, #4294967295
 8005f96:	b00d      	add	sp, #52	@ 0x34
 8005f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9c:	4642      	mov	r2, r8
 8005f9e:	464b      	mov	r3, r9
 8005fa0:	4640      	mov	r0, r8
 8005fa2:	4649      	mov	r1, r9
 8005fa4:	f7fa fdda 	bl	8000b5c <__aeabi_dcmpun>
 8005fa8:	b140      	cbz	r0, 8005fbc <_printf_float+0xe0>
 8005faa:	464b      	mov	r3, r9
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	bfbc      	itt	lt
 8005fb0:	232d      	movlt	r3, #45	@ 0x2d
 8005fb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80061b0 <_printf_float+0x2d4>)
 8005fb8:	4b7e      	ldr	r3, [pc, #504]	@ (80061b4 <_printf_float+0x2d8>)
 8005fba:	e7d4      	b.n	8005f66 <_printf_float+0x8a>
 8005fbc:	6863      	ldr	r3, [r4, #4]
 8005fbe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005fc2:	9206      	str	r2, [sp, #24]
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	d13b      	bne.n	8006040 <_printf_float+0x164>
 8005fc8:	2306      	movs	r3, #6
 8005fca:	6063      	str	r3, [r4, #4]
 8005fcc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	6022      	str	r2, [r4, #0]
 8005fd4:	9303      	str	r3, [sp, #12]
 8005fd6:	ab0a      	add	r3, sp, #40	@ 0x28
 8005fd8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005fdc:	ab09      	add	r3, sp, #36	@ 0x24
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	6861      	ldr	r1, [r4, #4]
 8005fe2:	ec49 8b10 	vmov	d0, r8, r9
 8005fe6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005fea:	4628      	mov	r0, r5
 8005fec:	f7ff fed6 	bl	8005d9c <__cvt>
 8005ff0:	9b06      	ldr	r3, [sp, #24]
 8005ff2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ff4:	2b47      	cmp	r3, #71	@ 0x47
 8005ff6:	4680      	mov	r8, r0
 8005ff8:	d129      	bne.n	800604e <_printf_float+0x172>
 8005ffa:	1cc8      	adds	r0, r1, #3
 8005ffc:	db02      	blt.n	8006004 <_printf_float+0x128>
 8005ffe:	6863      	ldr	r3, [r4, #4]
 8006000:	4299      	cmp	r1, r3
 8006002:	dd41      	ble.n	8006088 <_printf_float+0x1ac>
 8006004:	f1aa 0a02 	sub.w	sl, sl, #2
 8006008:	fa5f fa8a 	uxtb.w	sl, sl
 800600c:	3901      	subs	r1, #1
 800600e:	4652      	mov	r2, sl
 8006010:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006014:	9109      	str	r1, [sp, #36]	@ 0x24
 8006016:	f7ff ff26 	bl	8005e66 <__exponent>
 800601a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800601c:	1813      	adds	r3, r2, r0
 800601e:	2a01      	cmp	r2, #1
 8006020:	4681      	mov	r9, r0
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	dc02      	bgt.n	800602c <_printf_float+0x150>
 8006026:	6822      	ldr	r2, [r4, #0]
 8006028:	07d2      	lsls	r2, r2, #31
 800602a:	d501      	bpl.n	8006030 <_printf_float+0x154>
 800602c:	3301      	adds	r3, #1
 800602e:	6123      	str	r3, [r4, #16]
 8006030:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0a2      	beq.n	8005f7e <_printf_float+0xa2>
 8006038:	232d      	movs	r3, #45	@ 0x2d
 800603a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800603e:	e79e      	b.n	8005f7e <_printf_float+0xa2>
 8006040:	9a06      	ldr	r2, [sp, #24]
 8006042:	2a47      	cmp	r2, #71	@ 0x47
 8006044:	d1c2      	bne.n	8005fcc <_printf_float+0xf0>
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1c0      	bne.n	8005fcc <_printf_float+0xf0>
 800604a:	2301      	movs	r3, #1
 800604c:	e7bd      	b.n	8005fca <_printf_float+0xee>
 800604e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006052:	d9db      	bls.n	800600c <_printf_float+0x130>
 8006054:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006058:	d118      	bne.n	800608c <_printf_float+0x1b0>
 800605a:	2900      	cmp	r1, #0
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	dd0b      	ble.n	8006078 <_printf_float+0x19c>
 8006060:	6121      	str	r1, [r4, #16]
 8006062:	b913      	cbnz	r3, 800606a <_printf_float+0x18e>
 8006064:	6822      	ldr	r2, [r4, #0]
 8006066:	07d0      	lsls	r0, r2, #31
 8006068:	d502      	bpl.n	8006070 <_printf_float+0x194>
 800606a:	3301      	adds	r3, #1
 800606c:	440b      	add	r3, r1
 800606e:	6123      	str	r3, [r4, #16]
 8006070:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006072:	f04f 0900 	mov.w	r9, #0
 8006076:	e7db      	b.n	8006030 <_printf_float+0x154>
 8006078:	b913      	cbnz	r3, 8006080 <_printf_float+0x1a4>
 800607a:	6822      	ldr	r2, [r4, #0]
 800607c:	07d2      	lsls	r2, r2, #31
 800607e:	d501      	bpl.n	8006084 <_printf_float+0x1a8>
 8006080:	3302      	adds	r3, #2
 8006082:	e7f4      	b.n	800606e <_printf_float+0x192>
 8006084:	2301      	movs	r3, #1
 8006086:	e7f2      	b.n	800606e <_printf_float+0x192>
 8006088:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800608c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800608e:	4299      	cmp	r1, r3
 8006090:	db05      	blt.n	800609e <_printf_float+0x1c2>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	6121      	str	r1, [r4, #16]
 8006096:	07d8      	lsls	r0, r3, #31
 8006098:	d5ea      	bpl.n	8006070 <_printf_float+0x194>
 800609a:	1c4b      	adds	r3, r1, #1
 800609c:	e7e7      	b.n	800606e <_printf_float+0x192>
 800609e:	2900      	cmp	r1, #0
 80060a0:	bfd4      	ite	le
 80060a2:	f1c1 0202 	rsble	r2, r1, #2
 80060a6:	2201      	movgt	r2, #1
 80060a8:	4413      	add	r3, r2
 80060aa:	e7e0      	b.n	800606e <_printf_float+0x192>
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	055a      	lsls	r2, r3, #21
 80060b0:	d407      	bmi.n	80060c2 <_printf_float+0x1e6>
 80060b2:	6923      	ldr	r3, [r4, #16]
 80060b4:	4642      	mov	r2, r8
 80060b6:	4631      	mov	r1, r6
 80060b8:	4628      	mov	r0, r5
 80060ba:	47b8      	blx	r7
 80060bc:	3001      	adds	r0, #1
 80060be:	d12b      	bne.n	8006118 <_printf_float+0x23c>
 80060c0:	e767      	b.n	8005f92 <_printf_float+0xb6>
 80060c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060c6:	f240 80dd 	bls.w	8006284 <_printf_float+0x3a8>
 80060ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060ce:	2200      	movs	r2, #0
 80060d0:	2300      	movs	r3, #0
 80060d2:	f7fa fd11 	bl	8000af8 <__aeabi_dcmpeq>
 80060d6:	2800      	cmp	r0, #0
 80060d8:	d033      	beq.n	8006142 <_printf_float+0x266>
 80060da:	4a37      	ldr	r2, [pc, #220]	@ (80061b8 <_printf_float+0x2dc>)
 80060dc:	2301      	movs	r3, #1
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	f43f af54 	beq.w	8005f92 <_printf_float+0xb6>
 80060ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80060ee:	4543      	cmp	r3, r8
 80060f0:	db02      	blt.n	80060f8 <_printf_float+0x21c>
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	07d8      	lsls	r0, r3, #31
 80060f6:	d50f      	bpl.n	8006118 <_printf_float+0x23c>
 80060f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060fc:	4631      	mov	r1, r6
 80060fe:	4628      	mov	r0, r5
 8006100:	47b8      	blx	r7
 8006102:	3001      	adds	r0, #1
 8006104:	f43f af45 	beq.w	8005f92 <_printf_float+0xb6>
 8006108:	f04f 0900 	mov.w	r9, #0
 800610c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006110:	f104 0a1a 	add.w	sl, r4, #26
 8006114:	45c8      	cmp	r8, r9
 8006116:	dc09      	bgt.n	800612c <_printf_float+0x250>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	079b      	lsls	r3, r3, #30
 800611c:	f100 8103 	bmi.w	8006326 <_printf_float+0x44a>
 8006120:	68e0      	ldr	r0, [r4, #12]
 8006122:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006124:	4298      	cmp	r0, r3
 8006126:	bfb8      	it	lt
 8006128:	4618      	movlt	r0, r3
 800612a:	e734      	b.n	8005f96 <_printf_float+0xba>
 800612c:	2301      	movs	r3, #1
 800612e:	4652      	mov	r2, sl
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	f43f af2b 	beq.w	8005f92 <_printf_float+0xb6>
 800613c:	f109 0901 	add.w	r9, r9, #1
 8006140:	e7e8      	b.n	8006114 <_printf_float+0x238>
 8006142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006144:	2b00      	cmp	r3, #0
 8006146:	dc39      	bgt.n	80061bc <_printf_float+0x2e0>
 8006148:	4a1b      	ldr	r2, [pc, #108]	@ (80061b8 <_printf_float+0x2dc>)
 800614a:	2301      	movs	r3, #1
 800614c:	4631      	mov	r1, r6
 800614e:	4628      	mov	r0, r5
 8006150:	47b8      	blx	r7
 8006152:	3001      	adds	r0, #1
 8006154:	f43f af1d 	beq.w	8005f92 <_printf_float+0xb6>
 8006158:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800615c:	ea59 0303 	orrs.w	r3, r9, r3
 8006160:	d102      	bne.n	8006168 <_printf_float+0x28c>
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	07d9      	lsls	r1, r3, #31
 8006166:	d5d7      	bpl.n	8006118 <_printf_float+0x23c>
 8006168:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800616c:	4631      	mov	r1, r6
 800616e:	4628      	mov	r0, r5
 8006170:	47b8      	blx	r7
 8006172:	3001      	adds	r0, #1
 8006174:	f43f af0d 	beq.w	8005f92 <_printf_float+0xb6>
 8006178:	f04f 0a00 	mov.w	sl, #0
 800617c:	f104 0b1a 	add.w	fp, r4, #26
 8006180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006182:	425b      	negs	r3, r3
 8006184:	4553      	cmp	r3, sl
 8006186:	dc01      	bgt.n	800618c <_printf_float+0x2b0>
 8006188:	464b      	mov	r3, r9
 800618a:	e793      	b.n	80060b4 <_printf_float+0x1d8>
 800618c:	2301      	movs	r3, #1
 800618e:	465a      	mov	r2, fp
 8006190:	4631      	mov	r1, r6
 8006192:	4628      	mov	r0, r5
 8006194:	47b8      	blx	r7
 8006196:	3001      	adds	r0, #1
 8006198:	f43f aefb 	beq.w	8005f92 <_printf_float+0xb6>
 800619c:	f10a 0a01 	add.w	sl, sl, #1
 80061a0:	e7ee      	b.n	8006180 <_printf_float+0x2a4>
 80061a2:	bf00      	nop
 80061a4:	7fefffff 	.word	0x7fefffff
 80061a8:	08008b10 	.word	0x08008b10
 80061ac:	08008b14 	.word	0x08008b14
 80061b0:	08008b18 	.word	0x08008b18
 80061b4:	08008b1c 	.word	0x08008b1c
 80061b8:	08008b20 	.word	0x08008b20
 80061bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80061c2:	4553      	cmp	r3, sl
 80061c4:	bfa8      	it	ge
 80061c6:	4653      	movge	r3, sl
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	4699      	mov	r9, r3
 80061cc:	dc36      	bgt.n	800623c <_printf_float+0x360>
 80061ce:	f04f 0b00 	mov.w	fp, #0
 80061d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061d6:	f104 021a 	add.w	r2, r4, #26
 80061da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061dc:	9306      	str	r3, [sp, #24]
 80061de:	eba3 0309 	sub.w	r3, r3, r9
 80061e2:	455b      	cmp	r3, fp
 80061e4:	dc31      	bgt.n	800624a <_printf_float+0x36e>
 80061e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061e8:	459a      	cmp	sl, r3
 80061ea:	dc3a      	bgt.n	8006262 <_printf_float+0x386>
 80061ec:	6823      	ldr	r3, [r4, #0]
 80061ee:	07da      	lsls	r2, r3, #31
 80061f0:	d437      	bmi.n	8006262 <_printf_float+0x386>
 80061f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061f4:	ebaa 0903 	sub.w	r9, sl, r3
 80061f8:	9b06      	ldr	r3, [sp, #24]
 80061fa:	ebaa 0303 	sub.w	r3, sl, r3
 80061fe:	4599      	cmp	r9, r3
 8006200:	bfa8      	it	ge
 8006202:	4699      	movge	r9, r3
 8006204:	f1b9 0f00 	cmp.w	r9, #0
 8006208:	dc33      	bgt.n	8006272 <_printf_float+0x396>
 800620a:	f04f 0800 	mov.w	r8, #0
 800620e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006212:	f104 0b1a 	add.w	fp, r4, #26
 8006216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006218:	ebaa 0303 	sub.w	r3, sl, r3
 800621c:	eba3 0309 	sub.w	r3, r3, r9
 8006220:	4543      	cmp	r3, r8
 8006222:	f77f af79 	ble.w	8006118 <_printf_float+0x23c>
 8006226:	2301      	movs	r3, #1
 8006228:	465a      	mov	r2, fp
 800622a:	4631      	mov	r1, r6
 800622c:	4628      	mov	r0, r5
 800622e:	47b8      	blx	r7
 8006230:	3001      	adds	r0, #1
 8006232:	f43f aeae 	beq.w	8005f92 <_printf_float+0xb6>
 8006236:	f108 0801 	add.w	r8, r8, #1
 800623a:	e7ec      	b.n	8006216 <_printf_float+0x33a>
 800623c:	4642      	mov	r2, r8
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	d1c2      	bne.n	80061ce <_printf_float+0x2f2>
 8006248:	e6a3      	b.n	8005f92 <_printf_float+0xb6>
 800624a:	2301      	movs	r3, #1
 800624c:	4631      	mov	r1, r6
 800624e:	4628      	mov	r0, r5
 8006250:	9206      	str	r2, [sp, #24]
 8006252:	47b8      	blx	r7
 8006254:	3001      	adds	r0, #1
 8006256:	f43f ae9c 	beq.w	8005f92 <_printf_float+0xb6>
 800625a:	9a06      	ldr	r2, [sp, #24]
 800625c:	f10b 0b01 	add.w	fp, fp, #1
 8006260:	e7bb      	b.n	80061da <_printf_float+0x2fe>
 8006262:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006266:	4631      	mov	r1, r6
 8006268:	4628      	mov	r0, r5
 800626a:	47b8      	blx	r7
 800626c:	3001      	adds	r0, #1
 800626e:	d1c0      	bne.n	80061f2 <_printf_float+0x316>
 8006270:	e68f      	b.n	8005f92 <_printf_float+0xb6>
 8006272:	9a06      	ldr	r2, [sp, #24]
 8006274:	464b      	mov	r3, r9
 8006276:	4442      	add	r2, r8
 8006278:	4631      	mov	r1, r6
 800627a:	4628      	mov	r0, r5
 800627c:	47b8      	blx	r7
 800627e:	3001      	adds	r0, #1
 8006280:	d1c3      	bne.n	800620a <_printf_float+0x32e>
 8006282:	e686      	b.n	8005f92 <_printf_float+0xb6>
 8006284:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006288:	f1ba 0f01 	cmp.w	sl, #1
 800628c:	dc01      	bgt.n	8006292 <_printf_float+0x3b6>
 800628e:	07db      	lsls	r3, r3, #31
 8006290:	d536      	bpl.n	8006300 <_printf_float+0x424>
 8006292:	2301      	movs	r3, #1
 8006294:	4642      	mov	r2, r8
 8006296:	4631      	mov	r1, r6
 8006298:	4628      	mov	r0, r5
 800629a:	47b8      	blx	r7
 800629c:	3001      	adds	r0, #1
 800629e:	f43f ae78 	beq.w	8005f92 <_printf_float+0xb6>
 80062a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062a6:	4631      	mov	r1, r6
 80062a8:	4628      	mov	r0, r5
 80062aa:	47b8      	blx	r7
 80062ac:	3001      	adds	r0, #1
 80062ae:	f43f ae70 	beq.w	8005f92 <_printf_float+0xb6>
 80062b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062b6:	2200      	movs	r2, #0
 80062b8:	2300      	movs	r3, #0
 80062ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062be:	f7fa fc1b 	bl	8000af8 <__aeabi_dcmpeq>
 80062c2:	b9c0      	cbnz	r0, 80062f6 <_printf_float+0x41a>
 80062c4:	4653      	mov	r3, sl
 80062c6:	f108 0201 	add.w	r2, r8, #1
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	d10c      	bne.n	80062ee <_printf_float+0x412>
 80062d4:	e65d      	b.n	8005f92 <_printf_float+0xb6>
 80062d6:	2301      	movs	r3, #1
 80062d8:	465a      	mov	r2, fp
 80062da:	4631      	mov	r1, r6
 80062dc:	4628      	mov	r0, r5
 80062de:	47b8      	blx	r7
 80062e0:	3001      	adds	r0, #1
 80062e2:	f43f ae56 	beq.w	8005f92 <_printf_float+0xb6>
 80062e6:	f108 0801 	add.w	r8, r8, #1
 80062ea:	45d0      	cmp	r8, sl
 80062ec:	dbf3      	blt.n	80062d6 <_printf_float+0x3fa>
 80062ee:	464b      	mov	r3, r9
 80062f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80062f4:	e6df      	b.n	80060b6 <_printf_float+0x1da>
 80062f6:	f04f 0800 	mov.w	r8, #0
 80062fa:	f104 0b1a 	add.w	fp, r4, #26
 80062fe:	e7f4      	b.n	80062ea <_printf_float+0x40e>
 8006300:	2301      	movs	r3, #1
 8006302:	4642      	mov	r2, r8
 8006304:	e7e1      	b.n	80062ca <_printf_float+0x3ee>
 8006306:	2301      	movs	r3, #1
 8006308:	464a      	mov	r2, r9
 800630a:	4631      	mov	r1, r6
 800630c:	4628      	mov	r0, r5
 800630e:	47b8      	blx	r7
 8006310:	3001      	adds	r0, #1
 8006312:	f43f ae3e 	beq.w	8005f92 <_printf_float+0xb6>
 8006316:	f108 0801 	add.w	r8, r8, #1
 800631a:	68e3      	ldr	r3, [r4, #12]
 800631c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800631e:	1a5b      	subs	r3, r3, r1
 8006320:	4543      	cmp	r3, r8
 8006322:	dcf0      	bgt.n	8006306 <_printf_float+0x42a>
 8006324:	e6fc      	b.n	8006120 <_printf_float+0x244>
 8006326:	f04f 0800 	mov.w	r8, #0
 800632a:	f104 0919 	add.w	r9, r4, #25
 800632e:	e7f4      	b.n	800631a <_printf_float+0x43e>

08006330 <_printf_common>:
 8006330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006334:	4616      	mov	r6, r2
 8006336:	4698      	mov	r8, r3
 8006338:	688a      	ldr	r2, [r1, #8]
 800633a:	690b      	ldr	r3, [r1, #16]
 800633c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006340:	4293      	cmp	r3, r2
 8006342:	bfb8      	it	lt
 8006344:	4613      	movlt	r3, r2
 8006346:	6033      	str	r3, [r6, #0]
 8006348:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800634c:	4607      	mov	r7, r0
 800634e:	460c      	mov	r4, r1
 8006350:	b10a      	cbz	r2, 8006356 <_printf_common+0x26>
 8006352:	3301      	adds	r3, #1
 8006354:	6033      	str	r3, [r6, #0]
 8006356:	6823      	ldr	r3, [r4, #0]
 8006358:	0699      	lsls	r1, r3, #26
 800635a:	bf42      	ittt	mi
 800635c:	6833      	ldrmi	r3, [r6, #0]
 800635e:	3302      	addmi	r3, #2
 8006360:	6033      	strmi	r3, [r6, #0]
 8006362:	6825      	ldr	r5, [r4, #0]
 8006364:	f015 0506 	ands.w	r5, r5, #6
 8006368:	d106      	bne.n	8006378 <_printf_common+0x48>
 800636a:	f104 0a19 	add.w	sl, r4, #25
 800636e:	68e3      	ldr	r3, [r4, #12]
 8006370:	6832      	ldr	r2, [r6, #0]
 8006372:	1a9b      	subs	r3, r3, r2
 8006374:	42ab      	cmp	r3, r5
 8006376:	dc26      	bgt.n	80063c6 <_printf_common+0x96>
 8006378:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800637c:	6822      	ldr	r2, [r4, #0]
 800637e:	3b00      	subs	r3, #0
 8006380:	bf18      	it	ne
 8006382:	2301      	movne	r3, #1
 8006384:	0692      	lsls	r2, r2, #26
 8006386:	d42b      	bmi.n	80063e0 <_printf_common+0xb0>
 8006388:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800638c:	4641      	mov	r1, r8
 800638e:	4638      	mov	r0, r7
 8006390:	47c8      	blx	r9
 8006392:	3001      	adds	r0, #1
 8006394:	d01e      	beq.n	80063d4 <_printf_common+0xa4>
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	6922      	ldr	r2, [r4, #16]
 800639a:	f003 0306 	and.w	r3, r3, #6
 800639e:	2b04      	cmp	r3, #4
 80063a0:	bf02      	ittt	eq
 80063a2:	68e5      	ldreq	r5, [r4, #12]
 80063a4:	6833      	ldreq	r3, [r6, #0]
 80063a6:	1aed      	subeq	r5, r5, r3
 80063a8:	68a3      	ldr	r3, [r4, #8]
 80063aa:	bf0c      	ite	eq
 80063ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063b0:	2500      	movne	r5, #0
 80063b2:	4293      	cmp	r3, r2
 80063b4:	bfc4      	itt	gt
 80063b6:	1a9b      	subgt	r3, r3, r2
 80063b8:	18ed      	addgt	r5, r5, r3
 80063ba:	2600      	movs	r6, #0
 80063bc:	341a      	adds	r4, #26
 80063be:	42b5      	cmp	r5, r6
 80063c0:	d11a      	bne.n	80063f8 <_printf_common+0xc8>
 80063c2:	2000      	movs	r0, #0
 80063c4:	e008      	b.n	80063d8 <_printf_common+0xa8>
 80063c6:	2301      	movs	r3, #1
 80063c8:	4652      	mov	r2, sl
 80063ca:	4641      	mov	r1, r8
 80063cc:	4638      	mov	r0, r7
 80063ce:	47c8      	blx	r9
 80063d0:	3001      	adds	r0, #1
 80063d2:	d103      	bne.n	80063dc <_printf_common+0xac>
 80063d4:	f04f 30ff 	mov.w	r0, #4294967295
 80063d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063dc:	3501      	adds	r5, #1
 80063de:	e7c6      	b.n	800636e <_printf_common+0x3e>
 80063e0:	18e1      	adds	r1, r4, r3
 80063e2:	1c5a      	adds	r2, r3, #1
 80063e4:	2030      	movs	r0, #48	@ 0x30
 80063e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063ea:	4422      	add	r2, r4
 80063ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063f4:	3302      	adds	r3, #2
 80063f6:	e7c7      	b.n	8006388 <_printf_common+0x58>
 80063f8:	2301      	movs	r3, #1
 80063fa:	4622      	mov	r2, r4
 80063fc:	4641      	mov	r1, r8
 80063fe:	4638      	mov	r0, r7
 8006400:	47c8      	blx	r9
 8006402:	3001      	adds	r0, #1
 8006404:	d0e6      	beq.n	80063d4 <_printf_common+0xa4>
 8006406:	3601      	adds	r6, #1
 8006408:	e7d9      	b.n	80063be <_printf_common+0x8e>
	...

0800640c <_printf_i>:
 800640c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006410:	7e0f      	ldrb	r7, [r1, #24]
 8006412:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006414:	2f78      	cmp	r7, #120	@ 0x78
 8006416:	4691      	mov	r9, r2
 8006418:	4680      	mov	r8, r0
 800641a:	460c      	mov	r4, r1
 800641c:	469a      	mov	sl, r3
 800641e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006422:	d807      	bhi.n	8006434 <_printf_i+0x28>
 8006424:	2f62      	cmp	r7, #98	@ 0x62
 8006426:	d80a      	bhi.n	800643e <_printf_i+0x32>
 8006428:	2f00      	cmp	r7, #0
 800642a:	f000 80d2 	beq.w	80065d2 <_printf_i+0x1c6>
 800642e:	2f58      	cmp	r7, #88	@ 0x58
 8006430:	f000 80b9 	beq.w	80065a6 <_printf_i+0x19a>
 8006434:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006438:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800643c:	e03a      	b.n	80064b4 <_printf_i+0xa8>
 800643e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006442:	2b15      	cmp	r3, #21
 8006444:	d8f6      	bhi.n	8006434 <_printf_i+0x28>
 8006446:	a101      	add	r1, pc, #4	@ (adr r1, 800644c <_printf_i+0x40>)
 8006448:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800644c:	080064a5 	.word	0x080064a5
 8006450:	080064b9 	.word	0x080064b9
 8006454:	08006435 	.word	0x08006435
 8006458:	08006435 	.word	0x08006435
 800645c:	08006435 	.word	0x08006435
 8006460:	08006435 	.word	0x08006435
 8006464:	080064b9 	.word	0x080064b9
 8006468:	08006435 	.word	0x08006435
 800646c:	08006435 	.word	0x08006435
 8006470:	08006435 	.word	0x08006435
 8006474:	08006435 	.word	0x08006435
 8006478:	080065b9 	.word	0x080065b9
 800647c:	080064e3 	.word	0x080064e3
 8006480:	08006573 	.word	0x08006573
 8006484:	08006435 	.word	0x08006435
 8006488:	08006435 	.word	0x08006435
 800648c:	080065db 	.word	0x080065db
 8006490:	08006435 	.word	0x08006435
 8006494:	080064e3 	.word	0x080064e3
 8006498:	08006435 	.word	0x08006435
 800649c:	08006435 	.word	0x08006435
 80064a0:	0800657b 	.word	0x0800657b
 80064a4:	6833      	ldr	r3, [r6, #0]
 80064a6:	1d1a      	adds	r2, r3, #4
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6032      	str	r2, [r6, #0]
 80064ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064b4:	2301      	movs	r3, #1
 80064b6:	e09d      	b.n	80065f4 <_printf_i+0x1e8>
 80064b8:	6833      	ldr	r3, [r6, #0]
 80064ba:	6820      	ldr	r0, [r4, #0]
 80064bc:	1d19      	adds	r1, r3, #4
 80064be:	6031      	str	r1, [r6, #0]
 80064c0:	0606      	lsls	r6, r0, #24
 80064c2:	d501      	bpl.n	80064c8 <_printf_i+0xbc>
 80064c4:	681d      	ldr	r5, [r3, #0]
 80064c6:	e003      	b.n	80064d0 <_printf_i+0xc4>
 80064c8:	0645      	lsls	r5, r0, #25
 80064ca:	d5fb      	bpl.n	80064c4 <_printf_i+0xb8>
 80064cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064d0:	2d00      	cmp	r5, #0
 80064d2:	da03      	bge.n	80064dc <_printf_i+0xd0>
 80064d4:	232d      	movs	r3, #45	@ 0x2d
 80064d6:	426d      	negs	r5, r5
 80064d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064dc:	4859      	ldr	r0, [pc, #356]	@ (8006644 <_printf_i+0x238>)
 80064de:	230a      	movs	r3, #10
 80064e0:	e011      	b.n	8006506 <_printf_i+0xfa>
 80064e2:	6821      	ldr	r1, [r4, #0]
 80064e4:	6833      	ldr	r3, [r6, #0]
 80064e6:	0608      	lsls	r0, r1, #24
 80064e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80064ec:	d402      	bmi.n	80064f4 <_printf_i+0xe8>
 80064ee:	0649      	lsls	r1, r1, #25
 80064f0:	bf48      	it	mi
 80064f2:	b2ad      	uxthmi	r5, r5
 80064f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80064f6:	4853      	ldr	r0, [pc, #332]	@ (8006644 <_printf_i+0x238>)
 80064f8:	6033      	str	r3, [r6, #0]
 80064fa:	bf14      	ite	ne
 80064fc:	230a      	movne	r3, #10
 80064fe:	2308      	moveq	r3, #8
 8006500:	2100      	movs	r1, #0
 8006502:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006506:	6866      	ldr	r6, [r4, #4]
 8006508:	60a6      	str	r6, [r4, #8]
 800650a:	2e00      	cmp	r6, #0
 800650c:	bfa2      	ittt	ge
 800650e:	6821      	ldrge	r1, [r4, #0]
 8006510:	f021 0104 	bicge.w	r1, r1, #4
 8006514:	6021      	strge	r1, [r4, #0]
 8006516:	b90d      	cbnz	r5, 800651c <_printf_i+0x110>
 8006518:	2e00      	cmp	r6, #0
 800651a:	d04b      	beq.n	80065b4 <_printf_i+0x1a8>
 800651c:	4616      	mov	r6, r2
 800651e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006522:	fb03 5711 	mls	r7, r3, r1, r5
 8006526:	5dc7      	ldrb	r7, [r0, r7]
 8006528:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800652c:	462f      	mov	r7, r5
 800652e:	42bb      	cmp	r3, r7
 8006530:	460d      	mov	r5, r1
 8006532:	d9f4      	bls.n	800651e <_printf_i+0x112>
 8006534:	2b08      	cmp	r3, #8
 8006536:	d10b      	bne.n	8006550 <_printf_i+0x144>
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	07df      	lsls	r7, r3, #31
 800653c:	d508      	bpl.n	8006550 <_printf_i+0x144>
 800653e:	6923      	ldr	r3, [r4, #16]
 8006540:	6861      	ldr	r1, [r4, #4]
 8006542:	4299      	cmp	r1, r3
 8006544:	bfde      	ittt	le
 8006546:	2330      	movle	r3, #48	@ 0x30
 8006548:	f806 3c01 	strble.w	r3, [r6, #-1]
 800654c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006550:	1b92      	subs	r2, r2, r6
 8006552:	6122      	str	r2, [r4, #16]
 8006554:	f8cd a000 	str.w	sl, [sp]
 8006558:	464b      	mov	r3, r9
 800655a:	aa03      	add	r2, sp, #12
 800655c:	4621      	mov	r1, r4
 800655e:	4640      	mov	r0, r8
 8006560:	f7ff fee6 	bl	8006330 <_printf_common>
 8006564:	3001      	adds	r0, #1
 8006566:	d14a      	bne.n	80065fe <_printf_i+0x1f2>
 8006568:	f04f 30ff 	mov.w	r0, #4294967295
 800656c:	b004      	add	sp, #16
 800656e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	f043 0320 	orr.w	r3, r3, #32
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	4833      	ldr	r0, [pc, #204]	@ (8006648 <_printf_i+0x23c>)
 800657c:	2778      	movs	r7, #120	@ 0x78
 800657e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006582:	6823      	ldr	r3, [r4, #0]
 8006584:	6831      	ldr	r1, [r6, #0]
 8006586:	061f      	lsls	r7, r3, #24
 8006588:	f851 5b04 	ldr.w	r5, [r1], #4
 800658c:	d402      	bmi.n	8006594 <_printf_i+0x188>
 800658e:	065f      	lsls	r7, r3, #25
 8006590:	bf48      	it	mi
 8006592:	b2ad      	uxthmi	r5, r5
 8006594:	6031      	str	r1, [r6, #0]
 8006596:	07d9      	lsls	r1, r3, #31
 8006598:	bf44      	itt	mi
 800659a:	f043 0320 	orrmi.w	r3, r3, #32
 800659e:	6023      	strmi	r3, [r4, #0]
 80065a0:	b11d      	cbz	r5, 80065aa <_printf_i+0x19e>
 80065a2:	2310      	movs	r3, #16
 80065a4:	e7ac      	b.n	8006500 <_printf_i+0xf4>
 80065a6:	4827      	ldr	r0, [pc, #156]	@ (8006644 <_printf_i+0x238>)
 80065a8:	e7e9      	b.n	800657e <_printf_i+0x172>
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	f023 0320 	bic.w	r3, r3, #32
 80065b0:	6023      	str	r3, [r4, #0]
 80065b2:	e7f6      	b.n	80065a2 <_printf_i+0x196>
 80065b4:	4616      	mov	r6, r2
 80065b6:	e7bd      	b.n	8006534 <_printf_i+0x128>
 80065b8:	6833      	ldr	r3, [r6, #0]
 80065ba:	6825      	ldr	r5, [r4, #0]
 80065bc:	6961      	ldr	r1, [r4, #20]
 80065be:	1d18      	adds	r0, r3, #4
 80065c0:	6030      	str	r0, [r6, #0]
 80065c2:	062e      	lsls	r6, r5, #24
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	d501      	bpl.n	80065cc <_printf_i+0x1c0>
 80065c8:	6019      	str	r1, [r3, #0]
 80065ca:	e002      	b.n	80065d2 <_printf_i+0x1c6>
 80065cc:	0668      	lsls	r0, r5, #25
 80065ce:	d5fb      	bpl.n	80065c8 <_printf_i+0x1bc>
 80065d0:	8019      	strh	r1, [r3, #0]
 80065d2:	2300      	movs	r3, #0
 80065d4:	6123      	str	r3, [r4, #16]
 80065d6:	4616      	mov	r6, r2
 80065d8:	e7bc      	b.n	8006554 <_printf_i+0x148>
 80065da:	6833      	ldr	r3, [r6, #0]
 80065dc:	1d1a      	adds	r2, r3, #4
 80065de:	6032      	str	r2, [r6, #0]
 80065e0:	681e      	ldr	r6, [r3, #0]
 80065e2:	6862      	ldr	r2, [r4, #4]
 80065e4:	2100      	movs	r1, #0
 80065e6:	4630      	mov	r0, r6
 80065e8:	f7f9 fe0a 	bl	8000200 <memchr>
 80065ec:	b108      	cbz	r0, 80065f2 <_printf_i+0x1e6>
 80065ee:	1b80      	subs	r0, r0, r6
 80065f0:	6060      	str	r0, [r4, #4]
 80065f2:	6863      	ldr	r3, [r4, #4]
 80065f4:	6123      	str	r3, [r4, #16]
 80065f6:	2300      	movs	r3, #0
 80065f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065fc:	e7aa      	b.n	8006554 <_printf_i+0x148>
 80065fe:	6923      	ldr	r3, [r4, #16]
 8006600:	4632      	mov	r2, r6
 8006602:	4649      	mov	r1, r9
 8006604:	4640      	mov	r0, r8
 8006606:	47d0      	blx	sl
 8006608:	3001      	adds	r0, #1
 800660a:	d0ad      	beq.n	8006568 <_printf_i+0x15c>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	079b      	lsls	r3, r3, #30
 8006610:	d413      	bmi.n	800663a <_printf_i+0x22e>
 8006612:	68e0      	ldr	r0, [r4, #12]
 8006614:	9b03      	ldr	r3, [sp, #12]
 8006616:	4298      	cmp	r0, r3
 8006618:	bfb8      	it	lt
 800661a:	4618      	movlt	r0, r3
 800661c:	e7a6      	b.n	800656c <_printf_i+0x160>
 800661e:	2301      	movs	r3, #1
 8006620:	4632      	mov	r2, r6
 8006622:	4649      	mov	r1, r9
 8006624:	4640      	mov	r0, r8
 8006626:	47d0      	blx	sl
 8006628:	3001      	adds	r0, #1
 800662a:	d09d      	beq.n	8006568 <_printf_i+0x15c>
 800662c:	3501      	adds	r5, #1
 800662e:	68e3      	ldr	r3, [r4, #12]
 8006630:	9903      	ldr	r1, [sp, #12]
 8006632:	1a5b      	subs	r3, r3, r1
 8006634:	42ab      	cmp	r3, r5
 8006636:	dcf2      	bgt.n	800661e <_printf_i+0x212>
 8006638:	e7eb      	b.n	8006612 <_printf_i+0x206>
 800663a:	2500      	movs	r5, #0
 800663c:	f104 0619 	add.w	r6, r4, #25
 8006640:	e7f5      	b.n	800662e <_printf_i+0x222>
 8006642:	bf00      	nop
 8006644:	08008b22 	.word	0x08008b22
 8006648:	08008b33 	.word	0x08008b33

0800664c <std>:
 800664c:	2300      	movs	r3, #0
 800664e:	b510      	push	{r4, lr}
 8006650:	4604      	mov	r4, r0
 8006652:	e9c0 3300 	strd	r3, r3, [r0]
 8006656:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800665a:	6083      	str	r3, [r0, #8]
 800665c:	8181      	strh	r1, [r0, #12]
 800665e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006660:	81c2      	strh	r2, [r0, #14]
 8006662:	6183      	str	r3, [r0, #24]
 8006664:	4619      	mov	r1, r3
 8006666:	2208      	movs	r2, #8
 8006668:	305c      	adds	r0, #92	@ 0x5c
 800666a:	f000 f914 	bl	8006896 <memset>
 800666e:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <std+0x58>)
 8006670:	6263      	str	r3, [r4, #36]	@ 0x24
 8006672:	4b0d      	ldr	r3, [pc, #52]	@ (80066a8 <std+0x5c>)
 8006674:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006676:	4b0d      	ldr	r3, [pc, #52]	@ (80066ac <std+0x60>)
 8006678:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800667a:	4b0d      	ldr	r3, [pc, #52]	@ (80066b0 <std+0x64>)
 800667c:	6323      	str	r3, [r4, #48]	@ 0x30
 800667e:	4b0d      	ldr	r3, [pc, #52]	@ (80066b4 <std+0x68>)
 8006680:	6224      	str	r4, [r4, #32]
 8006682:	429c      	cmp	r4, r3
 8006684:	d006      	beq.n	8006694 <std+0x48>
 8006686:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800668a:	4294      	cmp	r4, r2
 800668c:	d002      	beq.n	8006694 <std+0x48>
 800668e:	33d0      	adds	r3, #208	@ 0xd0
 8006690:	429c      	cmp	r4, r3
 8006692:	d105      	bne.n	80066a0 <std+0x54>
 8006694:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800669c:	f000 b978 	b.w	8006990 <__retarget_lock_init_recursive>
 80066a0:	bd10      	pop	{r4, pc}
 80066a2:	bf00      	nop
 80066a4:	08006811 	.word	0x08006811
 80066a8:	08006833 	.word	0x08006833
 80066ac:	0800686b 	.word	0x0800686b
 80066b0:	0800688f 	.word	0x0800688f
 80066b4:	200003f0 	.word	0x200003f0

080066b8 <stdio_exit_handler>:
 80066b8:	4a02      	ldr	r2, [pc, #8]	@ (80066c4 <stdio_exit_handler+0xc>)
 80066ba:	4903      	ldr	r1, [pc, #12]	@ (80066c8 <stdio_exit_handler+0x10>)
 80066bc:	4803      	ldr	r0, [pc, #12]	@ (80066cc <stdio_exit_handler+0x14>)
 80066be:	f000 b869 	b.w	8006794 <_fwalk_sglue>
 80066c2:	bf00      	nop
 80066c4:	200000b0 	.word	0x200000b0
 80066c8:	0800830d 	.word	0x0800830d
 80066cc:	200000c0 	.word	0x200000c0

080066d0 <cleanup_stdio>:
 80066d0:	6841      	ldr	r1, [r0, #4]
 80066d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006704 <cleanup_stdio+0x34>)
 80066d4:	4299      	cmp	r1, r3
 80066d6:	b510      	push	{r4, lr}
 80066d8:	4604      	mov	r4, r0
 80066da:	d001      	beq.n	80066e0 <cleanup_stdio+0x10>
 80066dc:	f001 fe16 	bl	800830c <_fflush_r>
 80066e0:	68a1      	ldr	r1, [r4, #8]
 80066e2:	4b09      	ldr	r3, [pc, #36]	@ (8006708 <cleanup_stdio+0x38>)
 80066e4:	4299      	cmp	r1, r3
 80066e6:	d002      	beq.n	80066ee <cleanup_stdio+0x1e>
 80066e8:	4620      	mov	r0, r4
 80066ea:	f001 fe0f 	bl	800830c <_fflush_r>
 80066ee:	68e1      	ldr	r1, [r4, #12]
 80066f0:	4b06      	ldr	r3, [pc, #24]	@ (800670c <cleanup_stdio+0x3c>)
 80066f2:	4299      	cmp	r1, r3
 80066f4:	d004      	beq.n	8006700 <cleanup_stdio+0x30>
 80066f6:	4620      	mov	r0, r4
 80066f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066fc:	f001 be06 	b.w	800830c <_fflush_r>
 8006700:	bd10      	pop	{r4, pc}
 8006702:	bf00      	nop
 8006704:	200003f0 	.word	0x200003f0
 8006708:	20000458 	.word	0x20000458
 800670c:	200004c0 	.word	0x200004c0

08006710 <global_stdio_init.part.0>:
 8006710:	b510      	push	{r4, lr}
 8006712:	4b0b      	ldr	r3, [pc, #44]	@ (8006740 <global_stdio_init.part.0+0x30>)
 8006714:	4c0b      	ldr	r4, [pc, #44]	@ (8006744 <global_stdio_init.part.0+0x34>)
 8006716:	4a0c      	ldr	r2, [pc, #48]	@ (8006748 <global_stdio_init.part.0+0x38>)
 8006718:	601a      	str	r2, [r3, #0]
 800671a:	4620      	mov	r0, r4
 800671c:	2200      	movs	r2, #0
 800671e:	2104      	movs	r1, #4
 8006720:	f7ff ff94 	bl	800664c <std>
 8006724:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006728:	2201      	movs	r2, #1
 800672a:	2109      	movs	r1, #9
 800672c:	f7ff ff8e 	bl	800664c <std>
 8006730:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006734:	2202      	movs	r2, #2
 8006736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800673a:	2112      	movs	r1, #18
 800673c:	f7ff bf86 	b.w	800664c <std>
 8006740:	20000528 	.word	0x20000528
 8006744:	200003f0 	.word	0x200003f0
 8006748:	080066b9 	.word	0x080066b9

0800674c <__sfp_lock_acquire>:
 800674c:	4801      	ldr	r0, [pc, #4]	@ (8006754 <__sfp_lock_acquire+0x8>)
 800674e:	f000 b920 	b.w	8006992 <__retarget_lock_acquire_recursive>
 8006752:	bf00      	nop
 8006754:	20000531 	.word	0x20000531

08006758 <__sfp_lock_release>:
 8006758:	4801      	ldr	r0, [pc, #4]	@ (8006760 <__sfp_lock_release+0x8>)
 800675a:	f000 b91b 	b.w	8006994 <__retarget_lock_release_recursive>
 800675e:	bf00      	nop
 8006760:	20000531 	.word	0x20000531

08006764 <__sinit>:
 8006764:	b510      	push	{r4, lr}
 8006766:	4604      	mov	r4, r0
 8006768:	f7ff fff0 	bl	800674c <__sfp_lock_acquire>
 800676c:	6a23      	ldr	r3, [r4, #32]
 800676e:	b11b      	cbz	r3, 8006778 <__sinit+0x14>
 8006770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006774:	f7ff bff0 	b.w	8006758 <__sfp_lock_release>
 8006778:	4b04      	ldr	r3, [pc, #16]	@ (800678c <__sinit+0x28>)
 800677a:	6223      	str	r3, [r4, #32]
 800677c:	4b04      	ldr	r3, [pc, #16]	@ (8006790 <__sinit+0x2c>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1f5      	bne.n	8006770 <__sinit+0xc>
 8006784:	f7ff ffc4 	bl	8006710 <global_stdio_init.part.0>
 8006788:	e7f2      	b.n	8006770 <__sinit+0xc>
 800678a:	bf00      	nop
 800678c:	080066d1 	.word	0x080066d1
 8006790:	20000528 	.word	0x20000528

08006794 <_fwalk_sglue>:
 8006794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006798:	4607      	mov	r7, r0
 800679a:	4688      	mov	r8, r1
 800679c:	4614      	mov	r4, r2
 800679e:	2600      	movs	r6, #0
 80067a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067a4:	f1b9 0901 	subs.w	r9, r9, #1
 80067a8:	d505      	bpl.n	80067b6 <_fwalk_sglue+0x22>
 80067aa:	6824      	ldr	r4, [r4, #0]
 80067ac:	2c00      	cmp	r4, #0
 80067ae:	d1f7      	bne.n	80067a0 <_fwalk_sglue+0xc>
 80067b0:	4630      	mov	r0, r6
 80067b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067b6:	89ab      	ldrh	r3, [r5, #12]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d907      	bls.n	80067cc <_fwalk_sglue+0x38>
 80067bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067c0:	3301      	adds	r3, #1
 80067c2:	d003      	beq.n	80067cc <_fwalk_sglue+0x38>
 80067c4:	4629      	mov	r1, r5
 80067c6:	4638      	mov	r0, r7
 80067c8:	47c0      	blx	r8
 80067ca:	4306      	orrs	r6, r0
 80067cc:	3568      	adds	r5, #104	@ 0x68
 80067ce:	e7e9      	b.n	80067a4 <_fwalk_sglue+0x10>

080067d0 <siprintf>:
 80067d0:	b40e      	push	{r1, r2, r3}
 80067d2:	b500      	push	{lr}
 80067d4:	b09c      	sub	sp, #112	@ 0x70
 80067d6:	ab1d      	add	r3, sp, #116	@ 0x74
 80067d8:	9002      	str	r0, [sp, #8]
 80067da:	9006      	str	r0, [sp, #24]
 80067dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80067e0:	4809      	ldr	r0, [pc, #36]	@ (8006808 <siprintf+0x38>)
 80067e2:	9107      	str	r1, [sp, #28]
 80067e4:	9104      	str	r1, [sp, #16]
 80067e6:	4909      	ldr	r1, [pc, #36]	@ (800680c <siprintf+0x3c>)
 80067e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ec:	9105      	str	r1, [sp, #20]
 80067ee:	6800      	ldr	r0, [r0, #0]
 80067f0:	9301      	str	r3, [sp, #4]
 80067f2:	a902      	add	r1, sp, #8
 80067f4:	f001 fc0a 	bl	800800c <_svfiprintf_r>
 80067f8:	9b02      	ldr	r3, [sp, #8]
 80067fa:	2200      	movs	r2, #0
 80067fc:	701a      	strb	r2, [r3, #0]
 80067fe:	b01c      	add	sp, #112	@ 0x70
 8006800:	f85d eb04 	ldr.w	lr, [sp], #4
 8006804:	b003      	add	sp, #12
 8006806:	4770      	bx	lr
 8006808:	200000bc 	.word	0x200000bc
 800680c:	ffff0208 	.word	0xffff0208

08006810 <__sread>:
 8006810:	b510      	push	{r4, lr}
 8006812:	460c      	mov	r4, r1
 8006814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006818:	f000 f86c 	bl	80068f4 <_read_r>
 800681c:	2800      	cmp	r0, #0
 800681e:	bfab      	itete	ge
 8006820:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006822:	89a3      	ldrhlt	r3, [r4, #12]
 8006824:	181b      	addge	r3, r3, r0
 8006826:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800682a:	bfac      	ite	ge
 800682c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800682e:	81a3      	strhlt	r3, [r4, #12]
 8006830:	bd10      	pop	{r4, pc}

08006832 <__swrite>:
 8006832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006836:	461f      	mov	r7, r3
 8006838:	898b      	ldrh	r3, [r1, #12]
 800683a:	05db      	lsls	r3, r3, #23
 800683c:	4605      	mov	r5, r0
 800683e:	460c      	mov	r4, r1
 8006840:	4616      	mov	r6, r2
 8006842:	d505      	bpl.n	8006850 <__swrite+0x1e>
 8006844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006848:	2302      	movs	r3, #2
 800684a:	2200      	movs	r2, #0
 800684c:	f000 f840 	bl	80068d0 <_lseek_r>
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006856:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800685a:	81a3      	strh	r3, [r4, #12]
 800685c:	4632      	mov	r2, r6
 800685e:	463b      	mov	r3, r7
 8006860:	4628      	mov	r0, r5
 8006862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006866:	f000 b857 	b.w	8006918 <_write_r>

0800686a <__sseek>:
 800686a:	b510      	push	{r4, lr}
 800686c:	460c      	mov	r4, r1
 800686e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006872:	f000 f82d 	bl	80068d0 <_lseek_r>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	89a3      	ldrh	r3, [r4, #12]
 800687a:	bf15      	itete	ne
 800687c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800687e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006882:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006886:	81a3      	strheq	r3, [r4, #12]
 8006888:	bf18      	it	ne
 800688a:	81a3      	strhne	r3, [r4, #12]
 800688c:	bd10      	pop	{r4, pc}

0800688e <__sclose>:
 800688e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006892:	f000 b80d 	b.w	80068b0 <_close_r>

08006896 <memset>:
 8006896:	4402      	add	r2, r0
 8006898:	4603      	mov	r3, r0
 800689a:	4293      	cmp	r3, r2
 800689c:	d100      	bne.n	80068a0 <memset+0xa>
 800689e:	4770      	bx	lr
 80068a0:	f803 1b01 	strb.w	r1, [r3], #1
 80068a4:	e7f9      	b.n	800689a <memset+0x4>
	...

080068a8 <_localeconv_r>:
 80068a8:	4800      	ldr	r0, [pc, #0]	@ (80068ac <_localeconv_r+0x4>)
 80068aa:	4770      	bx	lr
 80068ac:	200001fc 	.word	0x200001fc

080068b0 <_close_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d06      	ldr	r5, [pc, #24]	@ (80068cc <_close_r+0x1c>)
 80068b4:	2300      	movs	r3, #0
 80068b6:	4604      	mov	r4, r0
 80068b8:	4608      	mov	r0, r1
 80068ba:	602b      	str	r3, [r5, #0]
 80068bc:	f7fb f98b 	bl	8001bd6 <_close>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_close_r+0x1a>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_close_r+0x1a>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	2000052c 	.word	0x2000052c

080068d0 <_lseek_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4d07      	ldr	r5, [pc, #28]	@ (80068f0 <_lseek_r+0x20>)
 80068d4:	4604      	mov	r4, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	602a      	str	r2, [r5, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f7fb f9a0 	bl	8001c24 <_lseek>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_lseek_r+0x1e>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_lseek_r+0x1e>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	2000052c 	.word	0x2000052c

080068f4 <_read_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d07      	ldr	r5, [pc, #28]	@ (8006914 <_read_r+0x20>)
 80068f8:	4604      	mov	r4, r0
 80068fa:	4608      	mov	r0, r1
 80068fc:	4611      	mov	r1, r2
 80068fe:	2200      	movs	r2, #0
 8006900:	602a      	str	r2, [r5, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	f7fb f92e 	bl	8001b64 <_read>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_read_r+0x1e>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_read_r+0x1e>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	2000052c 	.word	0x2000052c

08006918 <_write_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4d07      	ldr	r5, [pc, #28]	@ (8006938 <_write_r+0x20>)
 800691c:	4604      	mov	r4, r0
 800691e:	4608      	mov	r0, r1
 8006920:	4611      	mov	r1, r2
 8006922:	2200      	movs	r2, #0
 8006924:	602a      	str	r2, [r5, #0]
 8006926:	461a      	mov	r2, r3
 8006928:	f7fb f939 	bl	8001b9e <_write>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_write_r+0x1e>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_write_r+0x1e>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	2000052c 	.word	0x2000052c

0800693c <__errno>:
 800693c:	4b01      	ldr	r3, [pc, #4]	@ (8006944 <__errno+0x8>)
 800693e:	6818      	ldr	r0, [r3, #0]
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	200000bc 	.word	0x200000bc

08006948 <__libc_init_array>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	4d0d      	ldr	r5, [pc, #52]	@ (8006980 <__libc_init_array+0x38>)
 800694c:	4c0d      	ldr	r4, [pc, #52]	@ (8006984 <__libc_init_array+0x3c>)
 800694e:	1b64      	subs	r4, r4, r5
 8006950:	10a4      	asrs	r4, r4, #2
 8006952:	2600      	movs	r6, #0
 8006954:	42a6      	cmp	r6, r4
 8006956:	d109      	bne.n	800696c <__libc_init_array+0x24>
 8006958:	4d0b      	ldr	r5, [pc, #44]	@ (8006988 <__libc_init_array+0x40>)
 800695a:	4c0c      	ldr	r4, [pc, #48]	@ (800698c <__libc_init_array+0x44>)
 800695c:	f002 f866 	bl	8008a2c <_init>
 8006960:	1b64      	subs	r4, r4, r5
 8006962:	10a4      	asrs	r4, r4, #2
 8006964:	2600      	movs	r6, #0
 8006966:	42a6      	cmp	r6, r4
 8006968:	d105      	bne.n	8006976 <__libc_init_array+0x2e>
 800696a:	bd70      	pop	{r4, r5, r6, pc}
 800696c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006970:	4798      	blx	r3
 8006972:	3601      	adds	r6, #1
 8006974:	e7ee      	b.n	8006954 <__libc_init_array+0xc>
 8006976:	f855 3b04 	ldr.w	r3, [r5], #4
 800697a:	4798      	blx	r3
 800697c:	3601      	adds	r6, #1
 800697e:	e7f2      	b.n	8006966 <__libc_init_array+0x1e>
 8006980:	08008e88 	.word	0x08008e88
 8006984:	08008e88 	.word	0x08008e88
 8006988:	08008e88 	.word	0x08008e88
 800698c:	08008e8c 	.word	0x08008e8c

08006990 <__retarget_lock_init_recursive>:
 8006990:	4770      	bx	lr

08006992 <__retarget_lock_acquire_recursive>:
 8006992:	4770      	bx	lr

08006994 <__retarget_lock_release_recursive>:
 8006994:	4770      	bx	lr

08006996 <memcpy>:
 8006996:	440a      	add	r2, r1
 8006998:	4291      	cmp	r1, r2
 800699a:	f100 33ff 	add.w	r3, r0, #4294967295
 800699e:	d100      	bne.n	80069a2 <memcpy+0xc>
 80069a0:	4770      	bx	lr
 80069a2:	b510      	push	{r4, lr}
 80069a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069ac:	4291      	cmp	r1, r2
 80069ae:	d1f9      	bne.n	80069a4 <memcpy+0xe>
 80069b0:	bd10      	pop	{r4, pc}

080069b2 <quorem>:
 80069b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b6:	6903      	ldr	r3, [r0, #16]
 80069b8:	690c      	ldr	r4, [r1, #16]
 80069ba:	42a3      	cmp	r3, r4
 80069bc:	4607      	mov	r7, r0
 80069be:	db7e      	blt.n	8006abe <quorem+0x10c>
 80069c0:	3c01      	subs	r4, #1
 80069c2:	f101 0814 	add.w	r8, r1, #20
 80069c6:	00a3      	lsls	r3, r4, #2
 80069c8:	f100 0514 	add.w	r5, r0, #20
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069d2:	9301      	str	r3, [sp, #4]
 80069d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069dc:	3301      	adds	r3, #1
 80069de:	429a      	cmp	r2, r3
 80069e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80069e8:	d32e      	bcc.n	8006a48 <quorem+0x96>
 80069ea:	f04f 0a00 	mov.w	sl, #0
 80069ee:	46c4      	mov	ip, r8
 80069f0:	46ae      	mov	lr, r5
 80069f2:	46d3      	mov	fp, sl
 80069f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80069f8:	b298      	uxth	r0, r3
 80069fa:	fb06 a000 	mla	r0, r6, r0, sl
 80069fe:	0c02      	lsrs	r2, r0, #16
 8006a00:	0c1b      	lsrs	r3, r3, #16
 8006a02:	fb06 2303 	mla	r3, r6, r3, r2
 8006a06:	f8de 2000 	ldr.w	r2, [lr]
 8006a0a:	b280      	uxth	r0, r0
 8006a0c:	b292      	uxth	r2, r2
 8006a0e:	1a12      	subs	r2, r2, r0
 8006a10:	445a      	add	r2, fp
 8006a12:	f8de 0000 	ldr.w	r0, [lr]
 8006a16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a20:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a24:	b292      	uxth	r2, r2
 8006a26:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a2a:	45e1      	cmp	r9, ip
 8006a2c:	f84e 2b04 	str.w	r2, [lr], #4
 8006a30:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a34:	d2de      	bcs.n	80069f4 <quorem+0x42>
 8006a36:	9b00      	ldr	r3, [sp, #0]
 8006a38:	58eb      	ldr	r3, [r5, r3]
 8006a3a:	b92b      	cbnz	r3, 8006a48 <quorem+0x96>
 8006a3c:	9b01      	ldr	r3, [sp, #4]
 8006a3e:	3b04      	subs	r3, #4
 8006a40:	429d      	cmp	r5, r3
 8006a42:	461a      	mov	r2, r3
 8006a44:	d32f      	bcc.n	8006aa6 <quorem+0xf4>
 8006a46:	613c      	str	r4, [r7, #16]
 8006a48:	4638      	mov	r0, r7
 8006a4a:	f001 f97b 	bl	8007d44 <__mcmp>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	db25      	blt.n	8006a9e <quorem+0xec>
 8006a52:	4629      	mov	r1, r5
 8006a54:	2000      	movs	r0, #0
 8006a56:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a5a:	f8d1 c000 	ldr.w	ip, [r1]
 8006a5e:	fa1f fe82 	uxth.w	lr, r2
 8006a62:	fa1f f38c 	uxth.w	r3, ip
 8006a66:	eba3 030e 	sub.w	r3, r3, lr
 8006a6a:	4403      	add	r3, r0
 8006a6c:	0c12      	lsrs	r2, r2, #16
 8006a6e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a72:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a7c:	45c1      	cmp	r9, r8
 8006a7e:	f841 3b04 	str.w	r3, [r1], #4
 8006a82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a86:	d2e6      	bcs.n	8006a56 <quorem+0xa4>
 8006a88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a90:	b922      	cbnz	r2, 8006a9c <quorem+0xea>
 8006a92:	3b04      	subs	r3, #4
 8006a94:	429d      	cmp	r5, r3
 8006a96:	461a      	mov	r2, r3
 8006a98:	d30b      	bcc.n	8006ab2 <quorem+0x100>
 8006a9a:	613c      	str	r4, [r7, #16]
 8006a9c:	3601      	adds	r6, #1
 8006a9e:	4630      	mov	r0, r6
 8006aa0:	b003      	add	sp, #12
 8006aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa6:	6812      	ldr	r2, [r2, #0]
 8006aa8:	3b04      	subs	r3, #4
 8006aaa:	2a00      	cmp	r2, #0
 8006aac:	d1cb      	bne.n	8006a46 <quorem+0x94>
 8006aae:	3c01      	subs	r4, #1
 8006ab0:	e7c6      	b.n	8006a40 <quorem+0x8e>
 8006ab2:	6812      	ldr	r2, [r2, #0]
 8006ab4:	3b04      	subs	r3, #4
 8006ab6:	2a00      	cmp	r2, #0
 8006ab8:	d1ef      	bne.n	8006a9a <quorem+0xe8>
 8006aba:	3c01      	subs	r4, #1
 8006abc:	e7ea      	b.n	8006a94 <quorem+0xe2>
 8006abe:	2000      	movs	r0, #0
 8006ac0:	e7ee      	b.n	8006aa0 <quorem+0xee>
 8006ac2:	0000      	movs	r0, r0
 8006ac4:	0000      	movs	r0, r0
	...

08006ac8 <_dtoa_r>:
 8006ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006acc:	69c7      	ldr	r7, [r0, #28]
 8006ace:	b099      	sub	sp, #100	@ 0x64
 8006ad0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006ad4:	ec55 4b10 	vmov	r4, r5, d0
 8006ad8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006ada:	9109      	str	r1, [sp, #36]	@ 0x24
 8006adc:	4683      	mov	fp, r0
 8006ade:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ae0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ae2:	b97f      	cbnz	r7, 8006b04 <_dtoa_r+0x3c>
 8006ae4:	2010      	movs	r0, #16
 8006ae6:	f000 fdfd 	bl	80076e4 <malloc>
 8006aea:	4602      	mov	r2, r0
 8006aec:	f8cb 001c 	str.w	r0, [fp, #28]
 8006af0:	b920      	cbnz	r0, 8006afc <_dtoa_r+0x34>
 8006af2:	4ba7      	ldr	r3, [pc, #668]	@ (8006d90 <_dtoa_r+0x2c8>)
 8006af4:	21ef      	movs	r1, #239	@ 0xef
 8006af6:	48a7      	ldr	r0, [pc, #668]	@ (8006d94 <_dtoa_r+0x2cc>)
 8006af8:	f001 fc5a 	bl	80083b0 <__assert_func>
 8006afc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b00:	6007      	str	r7, [r0, #0]
 8006b02:	60c7      	str	r7, [r0, #12]
 8006b04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b08:	6819      	ldr	r1, [r3, #0]
 8006b0a:	b159      	cbz	r1, 8006b24 <_dtoa_r+0x5c>
 8006b0c:	685a      	ldr	r2, [r3, #4]
 8006b0e:	604a      	str	r2, [r1, #4]
 8006b10:	2301      	movs	r3, #1
 8006b12:	4093      	lsls	r3, r2
 8006b14:	608b      	str	r3, [r1, #8]
 8006b16:	4658      	mov	r0, fp
 8006b18:	f000 feda 	bl	80078d0 <_Bfree>
 8006b1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b20:	2200      	movs	r2, #0
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	1e2b      	subs	r3, r5, #0
 8006b26:	bfb9      	ittee	lt
 8006b28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b2c:	9303      	strlt	r3, [sp, #12]
 8006b2e:	2300      	movge	r3, #0
 8006b30:	6033      	strge	r3, [r6, #0]
 8006b32:	9f03      	ldr	r7, [sp, #12]
 8006b34:	4b98      	ldr	r3, [pc, #608]	@ (8006d98 <_dtoa_r+0x2d0>)
 8006b36:	bfbc      	itt	lt
 8006b38:	2201      	movlt	r2, #1
 8006b3a:	6032      	strlt	r2, [r6, #0]
 8006b3c:	43bb      	bics	r3, r7
 8006b3e:	d112      	bne.n	8006b66 <_dtoa_r+0x9e>
 8006b40:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b4c:	4323      	orrs	r3, r4
 8006b4e:	f000 854d 	beq.w	80075ec <_dtoa_r+0xb24>
 8006b52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006dac <_dtoa_r+0x2e4>
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f000 854f 	beq.w	80075fc <_dtoa_r+0xb34>
 8006b5e:	f10a 0303 	add.w	r3, sl, #3
 8006b62:	f000 bd49 	b.w	80075f8 <_dtoa_r+0xb30>
 8006b66:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	ec51 0b17 	vmov	r0, r1, d7
 8006b70:	2300      	movs	r3, #0
 8006b72:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006b76:	f7f9 ffbf 	bl	8000af8 <__aeabi_dcmpeq>
 8006b7a:	4680      	mov	r8, r0
 8006b7c:	b158      	cbz	r0, 8006b96 <_dtoa_r+0xce>
 8006b7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b80:	2301      	movs	r3, #1
 8006b82:	6013      	str	r3, [r2, #0]
 8006b84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b86:	b113      	cbz	r3, 8006b8e <_dtoa_r+0xc6>
 8006b88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b8a:	4b84      	ldr	r3, [pc, #528]	@ (8006d9c <_dtoa_r+0x2d4>)
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006db0 <_dtoa_r+0x2e8>
 8006b92:	f000 bd33 	b.w	80075fc <_dtoa_r+0xb34>
 8006b96:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006b9a:	aa16      	add	r2, sp, #88	@ 0x58
 8006b9c:	a917      	add	r1, sp, #92	@ 0x5c
 8006b9e:	4658      	mov	r0, fp
 8006ba0:	f001 f980 	bl	8007ea4 <__d2b>
 8006ba4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006ba8:	4681      	mov	r9, r0
 8006baa:	2e00      	cmp	r6, #0
 8006bac:	d077      	beq.n	8006c9e <_dtoa_r+0x1d6>
 8006bae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bb0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006bb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bbc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006bc0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bc4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006bc8:	4619      	mov	r1, r3
 8006bca:	2200      	movs	r2, #0
 8006bcc:	4b74      	ldr	r3, [pc, #464]	@ (8006da0 <_dtoa_r+0x2d8>)
 8006bce:	f7f9 fb73 	bl	80002b8 <__aeabi_dsub>
 8006bd2:	a369      	add	r3, pc, #420	@ (adr r3, 8006d78 <_dtoa_r+0x2b0>)
 8006bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd8:	f7f9 fd26 	bl	8000628 <__aeabi_dmul>
 8006bdc:	a368      	add	r3, pc, #416	@ (adr r3, 8006d80 <_dtoa_r+0x2b8>)
 8006bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be2:	f7f9 fb6b 	bl	80002bc <__adddf3>
 8006be6:	4604      	mov	r4, r0
 8006be8:	4630      	mov	r0, r6
 8006bea:	460d      	mov	r5, r1
 8006bec:	f7f9 fcb2 	bl	8000554 <__aeabi_i2d>
 8006bf0:	a365      	add	r3, pc, #404	@ (adr r3, 8006d88 <_dtoa_r+0x2c0>)
 8006bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf6:	f7f9 fd17 	bl	8000628 <__aeabi_dmul>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	4620      	mov	r0, r4
 8006c00:	4629      	mov	r1, r5
 8006c02:	f7f9 fb5b 	bl	80002bc <__adddf3>
 8006c06:	4604      	mov	r4, r0
 8006c08:	460d      	mov	r5, r1
 8006c0a:	f7f9 ffbd 	bl	8000b88 <__aeabi_d2iz>
 8006c0e:	2200      	movs	r2, #0
 8006c10:	4607      	mov	r7, r0
 8006c12:	2300      	movs	r3, #0
 8006c14:	4620      	mov	r0, r4
 8006c16:	4629      	mov	r1, r5
 8006c18:	f7f9 ff78 	bl	8000b0c <__aeabi_dcmplt>
 8006c1c:	b140      	cbz	r0, 8006c30 <_dtoa_r+0x168>
 8006c1e:	4638      	mov	r0, r7
 8006c20:	f7f9 fc98 	bl	8000554 <__aeabi_i2d>
 8006c24:	4622      	mov	r2, r4
 8006c26:	462b      	mov	r3, r5
 8006c28:	f7f9 ff66 	bl	8000af8 <__aeabi_dcmpeq>
 8006c2c:	b900      	cbnz	r0, 8006c30 <_dtoa_r+0x168>
 8006c2e:	3f01      	subs	r7, #1
 8006c30:	2f16      	cmp	r7, #22
 8006c32:	d851      	bhi.n	8006cd8 <_dtoa_r+0x210>
 8006c34:	4b5b      	ldr	r3, [pc, #364]	@ (8006da4 <_dtoa_r+0x2dc>)
 8006c36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c42:	f7f9 ff63 	bl	8000b0c <__aeabi_dcmplt>
 8006c46:	2800      	cmp	r0, #0
 8006c48:	d048      	beq.n	8006cdc <_dtoa_r+0x214>
 8006c4a:	3f01      	subs	r7, #1
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006c50:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006c52:	1b9b      	subs	r3, r3, r6
 8006c54:	1e5a      	subs	r2, r3, #1
 8006c56:	bf44      	itt	mi
 8006c58:	f1c3 0801 	rsbmi	r8, r3, #1
 8006c5c:	2300      	movmi	r3, #0
 8006c5e:	9208      	str	r2, [sp, #32]
 8006c60:	bf54      	ite	pl
 8006c62:	f04f 0800 	movpl.w	r8, #0
 8006c66:	9308      	strmi	r3, [sp, #32]
 8006c68:	2f00      	cmp	r7, #0
 8006c6a:	db39      	blt.n	8006ce0 <_dtoa_r+0x218>
 8006c6c:	9b08      	ldr	r3, [sp, #32]
 8006c6e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006c70:	443b      	add	r3, r7
 8006c72:	9308      	str	r3, [sp, #32]
 8006c74:	2300      	movs	r3, #0
 8006c76:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c7a:	2b09      	cmp	r3, #9
 8006c7c:	d864      	bhi.n	8006d48 <_dtoa_r+0x280>
 8006c7e:	2b05      	cmp	r3, #5
 8006c80:	bfc4      	itt	gt
 8006c82:	3b04      	subgt	r3, #4
 8006c84:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c88:	f1a3 0302 	sub.w	r3, r3, #2
 8006c8c:	bfcc      	ite	gt
 8006c8e:	2400      	movgt	r4, #0
 8006c90:	2401      	movle	r4, #1
 8006c92:	2b03      	cmp	r3, #3
 8006c94:	d863      	bhi.n	8006d5e <_dtoa_r+0x296>
 8006c96:	e8df f003 	tbb	[pc, r3]
 8006c9a:	372a      	.short	0x372a
 8006c9c:	5535      	.short	0x5535
 8006c9e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006ca2:	441e      	add	r6, r3
 8006ca4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ca8:	2b20      	cmp	r3, #32
 8006caa:	bfc1      	itttt	gt
 8006cac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006cb0:	409f      	lslgt	r7, r3
 8006cb2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006cb6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cba:	bfd6      	itet	le
 8006cbc:	f1c3 0320 	rsble	r3, r3, #32
 8006cc0:	ea47 0003 	orrgt.w	r0, r7, r3
 8006cc4:	fa04 f003 	lslle.w	r0, r4, r3
 8006cc8:	f7f9 fc34 	bl	8000534 <__aeabi_ui2d>
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006cd2:	3e01      	subs	r6, #1
 8006cd4:	9214      	str	r2, [sp, #80]	@ 0x50
 8006cd6:	e777      	b.n	8006bc8 <_dtoa_r+0x100>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e7b8      	b.n	8006c4e <_dtoa_r+0x186>
 8006cdc:	9012      	str	r0, [sp, #72]	@ 0x48
 8006cde:	e7b7      	b.n	8006c50 <_dtoa_r+0x188>
 8006ce0:	427b      	negs	r3, r7
 8006ce2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	eba8 0807 	sub.w	r8, r8, r7
 8006cea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006cec:	e7c4      	b.n	8006c78 <_dtoa_r+0x1b0>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	dc35      	bgt.n	8006d64 <_dtoa_r+0x29c>
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	9307      	str	r3, [sp, #28]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d02:	e00b      	b.n	8006d1c <_dtoa_r+0x254>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e7f3      	b.n	8006cf0 <_dtoa_r+0x228>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d0e:	18fb      	adds	r3, r7, r3
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	3301      	adds	r3, #1
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	9307      	str	r3, [sp, #28]
 8006d18:	bfb8      	it	lt
 8006d1a:	2301      	movlt	r3, #1
 8006d1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006d20:	2100      	movs	r1, #0
 8006d22:	2204      	movs	r2, #4
 8006d24:	f102 0514 	add.w	r5, r2, #20
 8006d28:	429d      	cmp	r5, r3
 8006d2a:	d91f      	bls.n	8006d6c <_dtoa_r+0x2a4>
 8006d2c:	6041      	str	r1, [r0, #4]
 8006d2e:	4658      	mov	r0, fp
 8006d30:	f000 fd8e 	bl	8007850 <_Balloc>
 8006d34:	4682      	mov	sl, r0
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d13c      	bne.n	8006db4 <_dtoa_r+0x2ec>
 8006d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006da8 <_dtoa_r+0x2e0>)
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d42:	e6d8      	b.n	8006af6 <_dtoa_r+0x2e>
 8006d44:	2301      	movs	r3, #1
 8006d46:	e7e0      	b.n	8006d0a <_dtoa_r+0x242>
 8006d48:	2401      	movs	r4, #1
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d50:	f04f 33ff 	mov.w	r3, #4294967295
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	9307      	str	r3, [sp, #28]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2312      	movs	r3, #18
 8006d5c:	e7d0      	b.n	8006d00 <_dtoa_r+0x238>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d62:	e7f5      	b.n	8006d50 <_dtoa_r+0x288>
 8006d64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d66:	9300      	str	r3, [sp, #0]
 8006d68:	9307      	str	r3, [sp, #28]
 8006d6a:	e7d7      	b.n	8006d1c <_dtoa_r+0x254>
 8006d6c:	3101      	adds	r1, #1
 8006d6e:	0052      	lsls	r2, r2, #1
 8006d70:	e7d8      	b.n	8006d24 <_dtoa_r+0x25c>
 8006d72:	bf00      	nop
 8006d74:	f3af 8000 	nop.w
 8006d78:	636f4361 	.word	0x636f4361
 8006d7c:	3fd287a7 	.word	0x3fd287a7
 8006d80:	8b60c8b3 	.word	0x8b60c8b3
 8006d84:	3fc68a28 	.word	0x3fc68a28
 8006d88:	509f79fb 	.word	0x509f79fb
 8006d8c:	3fd34413 	.word	0x3fd34413
 8006d90:	08008b51 	.word	0x08008b51
 8006d94:	08008b68 	.word	0x08008b68
 8006d98:	7ff00000 	.word	0x7ff00000
 8006d9c:	08008b21 	.word	0x08008b21
 8006da0:	3ff80000 	.word	0x3ff80000
 8006da4:	08008c60 	.word	0x08008c60
 8006da8:	08008bc0 	.word	0x08008bc0
 8006dac:	08008b4d 	.word	0x08008b4d
 8006db0:	08008b20 	.word	0x08008b20
 8006db4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006db8:	6018      	str	r0, [r3, #0]
 8006dba:	9b07      	ldr	r3, [sp, #28]
 8006dbc:	2b0e      	cmp	r3, #14
 8006dbe:	f200 80a4 	bhi.w	8006f0a <_dtoa_r+0x442>
 8006dc2:	2c00      	cmp	r4, #0
 8006dc4:	f000 80a1 	beq.w	8006f0a <_dtoa_r+0x442>
 8006dc8:	2f00      	cmp	r7, #0
 8006dca:	dd33      	ble.n	8006e34 <_dtoa_r+0x36c>
 8006dcc:	4bad      	ldr	r3, [pc, #692]	@ (8007084 <_dtoa_r+0x5bc>)
 8006dce:	f007 020f 	and.w	r2, r7, #15
 8006dd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dd6:	ed93 7b00 	vldr	d7, [r3]
 8006dda:	05f8      	lsls	r0, r7, #23
 8006ddc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006de0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006de4:	d516      	bpl.n	8006e14 <_dtoa_r+0x34c>
 8006de6:	4ba8      	ldr	r3, [pc, #672]	@ (8007088 <_dtoa_r+0x5c0>)
 8006de8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006df0:	f7f9 fd44 	bl	800087c <__aeabi_ddiv>
 8006df4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006df8:	f004 040f 	and.w	r4, r4, #15
 8006dfc:	2603      	movs	r6, #3
 8006dfe:	4da2      	ldr	r5, [pc, #648]	@ (8007088 <_dtoa_r+0x5c0>)
 8006e00:	b954      	cbnz	r4, 8006e18 <_dtoa_r+0x350>
 8006e02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e0a:	f7f9 fd37 	bl	800087c <__aeabi_ddiv>
 8006e0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e12:	e028      	b.n	8006e66 <_dtoa_r+0x39e>
 8006e14:	2602      	movs	r6, #2
 8006e16:	e7f2      	b.n	8006dfe <_dtoa_r+0x336>
 8006e18:	07e1      	lsls	r1, r4, #31
 8006e1a:	d508      	bpl.n	8006e2e <_dtoa_r+0x366>
 8006e1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e24:	f7f9 fc00 	bl	8000628 <__aeabi_dmul>
 8006e28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e2c:	3601      	adds	r6, #1
 8006e2e:	1064      	asrs	r4, r4, #1
 8006e30:	3508      	adds	r5, #8
 8006e32:	e7e5      	b.n	8006e00 <_dtoa_r+0x338>
 8006e34:	f000 80d2 	beq.w	8006fdc <_dtoa_r+0x514>
 8006e38:	427c      	negs	r4, r7
 8006e3a:	4b92      	ldr	r3, [pc, #584]	@ (8007084 <_dtoa_r+0x5bc>)
 8006e3c:	4d92      	ldr	r5, [pc, #584]	@ (8007088 <_dtoa_r+0x5c0>)
 8006e3e:	f004 020f 	and.w	r2, r4, #15
 8006e42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e4e:	f7f9 fbeb 	bl	8000628 <__aeabi_dmul>
 8006e52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e56:	1124      	asrs	r4, r4, #4
 8006e58:	2300      	movs	r3, #0
 8006e5a:	2602      	movs	r6, #2
 8006e5c:	2c00      	cmp	r4, #0
 8006e5e:	f040 80b2 	bne.w	8006fc6 <_dtoa_r+0x4fe>
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1d3      	bne.n	8006e0e <_dtoa_r+0x346>
 8006e66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f000 80b7 	beq.w	8006fe0 <_dtoa_r+0x518>
 8006e72:	4b86      	ldr	r3, [pc, #536]	@ (800708c <_dtoa_r+0x5c4>)
 8006e74:	2200      	movs	r2, #0
 8006e76:	4620      	mov	r0, r4
 8006e78:	4629      	mov	r1, r5
 8006e7a:	f7f9 fe47 	bl	8000b0c <__aeabi_dcmplt>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	f000 80ae 	beq.w	8006fe0 <_dtoa_r+0x518>
 8006e84:	9b07      	ldr	r3, [sp, #28]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f000 80aa 	beq.w	8006fe0 <_dtoa_r+0x518>
 8006e8c:	9b00      	ldr	r3, [sp, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	dd37      	ble.n	8006f02 <_dtoa_r+0x43a>
 8006e92:	1e7b      	subs	r3, r7, #1
 8006e94:	9304      	str	r3, [sp, #16]
 8006e96:	4620      	mov	r0, r4
 8006e98:	4b7d      	ldr	r3, [pc, #500]	@ (8007090 <_dtoa_r+0x5c8>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	4629      	mov	r1, r5
 8006e9e:	f7f9 fbc3 	bl	8000628 <__aeabi_dmul>
 8006ea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ea6:	9c00      	ldr	r4, [sp, #0]
 8006ea8:	3601      	adds	r6, #1
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f7f9 fb52 	bl	8000554 <__aeabi_i2d>
 8006eb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006eb4:	f7f9 fbb8 	bl	8000628 <__aeabi_dmul>
 8006eb8:	4b76      	ldr	r3, [pc, #472]	@ (8007094 <_dtoa_r+0x5cc>)
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f7f9 f9fe 	bl	80002bc <__adddf3>
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ec6:	2c00      	cmp	r4, #0
 8006ec8:	f040 808d 	bne.w	8006fe6 <_dtoa_r+0x51e>
 8006ecc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ed0:	4b71      	ldr	r3, [pc, #452]	@ (8007098 <_dtoa_r+0x5d0>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f7f9 f9f0 	bl	80002b8 <__aeabi_dsub>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ee0:	462a      	mov	r2, r5
 8006ee2:	4633      	mov	r3, r6
 8006ee4:	f7f9 fe30 	bl	8000b48 <__aeabi_dcmpgt>
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	f040 828b 	bne.w	8007404 <_dtoa_r+0x93c>
 8006eee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ef2:	462a      	mov	r2, r5
 8006ef4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006ef8:	f7f9 fe08 	bl	8000b0c <__aeabi_dcmplt>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	f040 8128 	bne.w	8007152 <_dtoa_r+0x68a>
 8006f02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006f0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f2c0 815a 	blt.w	80071c6 <_dtoa_r+0x6fe>
 8006f12:	2f0e      	cmp	r7, #14
 8006f14:	f300 8157 	bgt.w	80071c6 <_dtoa_r+0x6fe>
 8006f18:	4b5a      	ldr	r3, [pc, #360]	@ (8007084 <_dtoa_r+0x5bc>)
 8006f1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f1e:	ed93 7b00 	vldr	d7, [r3]
 8006f22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	ed8d 7b00 	vstr	d7, [sp]
 8006f2a:	da03      	bge.n	8006f34 <_dtoa_r+0x46c>
 8006f2c:	9b07      	ldr	r3, [sp, #28]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f340 8101 	ble.w	8007136 <_dtoa_r+0x66e>
 8006f34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006f38:	4656      	mov	r6, sl
 8006f3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f3e:	4620      	mov	r0, r4
 8006f40:	4629      	mov	r1, r5
 8006f42:	f7f9 fc9b 	bl	800087c <__aeabi_ddiv>
 8006f46:	f7f9 fe1f 	bl	8000b88 <__aeabi_d2iz>
 8006f4a:	4680      	mov	r8, r0
 8006f4c:	f7f9 fb02 	bl	8000554 <__aeabi_i2d>
 8006f50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f54:	f7f9 fb68 	bl	8000628 <__aeabi_dmul>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	4629      	mov	r1, r5
 8006f60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006f64:	f7f9 f9a8 	bl	80002b8 <__aeabi_dsub>
 8006f68:	f806 4b01 	strb.w	r4, [r6], #1
 8006f6c:	9d07      	ldr	r5, [sp, #28]
 8006f6e:	eba6 040a 	sub.w	r4, r6, sl
 8006f72:	42a5      	cmp	r5, r4
 8006f74:	4602      	mov	r2, r0
 8006f76:	460b      	mov	r3, r1
 8006f78:	f040 8117 	bne.w	80071aa <_dtoa_r+0x6e2>
 8006f7c:	f7f9 f99e 	bl	80002bc <__adddf3>
 8006f80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f84:	4604      	mov	r4, r0
 8006f86:	460d      	mov	r5, r1
 8006f88:	f7f9 fdde 	bl	8000b48 <__aeabi_dcmpgt>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	f040 80f9 	bne.w	8007184 <_dtoa_r+0x6bc>
 8006f92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f96:	4620      	mov	r0, r4
 8006f98:	4629      	mov	r1, r5
 8006f9a:	f7f9 fdad 	bl	8000af8 <__aeabi_dcmpeq>
 8006f9e:	b118      	cbz	r0, 8006fa8 <_dtoa_r+0x4e0>
 8006fa0:	f018 0f01 	tst.w	r8, #1
 8006fa4:	f040 80ee 	bne.w	8007184 <_dtoa_r+0x6bc>
 8006fa8:	4649      	mov	r1, r9
 8006faa:	4658      	mov	r0, fp
 8006fac:	f000 fc90 	bl	80078d0 <_Bfree>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	7033      	strb	r3, [r6, #0]
 8006fb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006fb6:	3701      	adds	r7, #1
 8006fb8:	601f      	str	r7, [r3, #0]
 8006fba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 831d 	beq.w	80075fc <_dtoa_r+0xb34>
 8006fc2:	601e      	str	r6, [r3, #0]
 8006fc4:	e31a      	b.n	80075fc <_dtoa_r+0xb34>
 8006fc6:	07e2      	lsls	r2, r4, #31
 8006fc8:	d505      	bpl.n	8006fd6 <_dtoa_r+0x50e>
 8006fca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fce:	f7f9 fb2b 	bl	8000628 <__aeabi_dmul>
 8006fd2:	3601      	adds	r6, #1
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	1064      	asrs	r4, r4, #1
 8006fd8:	3508      	adds	r5, #8
 8006fda:	e73f      	b.n	8006e5c <_dtoa_r+0x394>
 8006fdc:	2602      	movs	r6, #2
 8006fde:	e742      	b.n	8006e66 <_dtoa_r+0x39e>
 8006fe0:	9c07      	ldr	r4, [sp, #28]
 8006fe2:	9704      	str	r7, [sp, #16]
 8006fe4:	e761      	b.n	8006eaa <_dtoa_r+0x3e2>
 8006fe6:	4b27      	ldr	r3, [pc, #156]	@ (8007084 <_dtoa_r+0x5bc>)
 8006fe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006fea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ff2:	4454      	add	r4, sl
 8006ff4:	2900      	cmp	r1, #0
 8006ff6:	d053      	beq.n	80070a0 <_dtoa_r+0x5d8>
 8006ff8:	4928      	ldr	r1, [pc, #160]	@ (800709c <_dtoa_r+0x5d4>)
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	f7f9 fc3e 	bl	800087c <__aeabi_ddiv>
 8007000:	4633      	mov	r3, r6
 8007002:	462a      	mov	r2, r5
 8007004:	f7f9 f958 	bl	80002b8 <__aeabi_dsub>
 8007008:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800700c:	4656      	mov	r6, sl
 800700e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007012:	f7f9 fdb9 	bl	8000b88 <__aeabi_d2iz>
 8007016:	4605      	mov	r5, r0
 8007018:	f7f9 fa9c 	bl	8000554 <__aeabi_i2d>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007024:	f7f9 f948 	bl	80002b8 <__aeabi_dsub>
 8007028:	3530      	adds	r5, #48	@ 0x30
 800702a:	4602      	mov	r2, r0
 800702c:	460b      	mov	r3, r1
 800702e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007032:	f806 5b01 	strb.w	r5, [r6], #1
 8007036:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800703a:	f7f9 fd67 	bl	8000b0c <__aeabi_dcmplt>
 800703e:	2800      	cmp	r0, #0
 8007040:	d171      	bne.n	8007126 <_dtoa_r+0x65e>
 8007042:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007046:	4911      	ldr	r1, [pc, #68]	@ (800708c <_dtoa_r+0x5c4>)
 8007048:	2000      	movs	r0, #0
 800704a:	f7f9 f935 	bl	80002b8 <__aeabi_dsub>
 800704e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007052:	f7f9 fd5b 	bl	8000b0c <__aeabi_dcmplt>
 8007056:	2800      	cmp	r0, #0
 8007058:	f040 8095 	bne.w	8007186 <_dtoa_r+0x6be>
 800705c:	42a6      	cmp	r6, r4
 800705e:	f43f af50 	beq.w	8006f02 <_dtoa_r+0x43a>
 8007062:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007066:	4b0a      	ldr	r3, [pc, #40]	@ (8007090 <_dtoa_r+0x5c8>)
 8007068:	2200      	movs	r2, #0
 800706a:	f7f9 fadd 	bl	8000628 <__aeabi_dmul>
 800706e:	4b08      	ldr	r3, [pc, #32]	@ (8007090 <_dtoa_r+0x5c8>)
 8007070:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007074:	2200      	movs	r2, #0
 8007076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800707a:	f7f9 fad5 	bl	8000628 <__aeabi_dmul>
 800707e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007082:	e7c4      	b.n	800700e <_dtoa_r+0x546>
 8007084:	08008c60 	.word	0x08008c60
 8007088:	08008c38 	.word	0x08008c38
 800708c:	3ff00000 	.word	0x3ff00000
 8007090:	40240000 	.word	0x40240000
 8007094:	401c0000 	.word	0x401c0000
 8007098:	40140000 	.word	0x40140000
 800709c:	3fe00000 	.word	0x3fe00000
 80070a0:	4631      	mov	r1, r6
 80070a2:	4628      	mov	r0, r5
 80070a4:	f7f9 fac0 	bl	8000628 <__aeabi_dmul>
 80070a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80070ae:	4656      	mov	r6, sl
 80070b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070b4:	f7f9 fd68 	bl	8000b88 <__aeabi_d2iz>
 80070b8:	4605      	mov	r5, r0
 80070ba:	f7f9 fa4b 	bl	8000554 <__aeabi_i2d>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070c6:	f7f9 f8f7 	bl	80002b8 <__aeabi_dsub>
 80070ca:	3530      	adds	r5, #48	@ 0x30
 80070cc:	f806 5b01 	strb.w	r5, [r6], #1
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	42a6      	cmp	r6, r4
 80070d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070da:	f04f 0200 	mov.w	r2, #0
 80070de:	d124      	bne.n	800712a <_dtoa_r+0x662>
 80070e0:	4bac      	ldr	r3, [pc, #688]	@ (8007394 <_dtoa_r+0x8cc>)
 80070e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070e6:	f7f9 f8e9 	bl	80002bc <__adddf3>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070f2:	f7f9 fd29 	bl	8000b48 <__aeabi_dcmpgt>
 80070f6:	2800      	cmp	r0, #0
 80070f8:	d145      	bne.n	8007186 <_dtoa_r+0x6be>
 80070fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070fe:	49a5      	ldr	r1, [pc, #660]	@ (8007394 <_dtoa_r+0x8cc>)
 8007100:	2000      	movs	r0, #0
 8007102:	f7f9 f8d9 	bl	80002b8 <__aeabi_dsub>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800710e:	f7f9 fcfd 	bl	8000b0c <__aeabi_dcmplt>
 8007112:	2800      	cmp	r0, #0
 8007114:	f43f aef5 	beq.w	8006f02 <_dtoa_r+0x43a>
 8007118:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800711a:	1e73      	subs	r3, r6, #1
 800711c:	9315      	str	r3, [sp, #84]	@ 0x54
 800711e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007122:	2b30      	cmp	r3, #48	@ 0x30
 8007124:	d0f8      	beq.n	8007118 <_dtoa_r+0x650>
 8007126:	9f04      	ldr	r7, [sp, #16]
 8007128:	e73e      	b.n	8006fa8 <_dtoa_r+0x4e0>
 800712a:	4b9b      	ldr	r3, [pc, #620]	@ (8007398 <_dtoa_r+0x8d0>)
 800712c:	f7f9 fa7c 	bl	8000628 <__aeabi_dmul>
 8007130:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007134:	e7bc      	b.n	80070b0 <_dtoa_r+0x5e8>
 8007136:	d10c      	bne.n	8007152 <_dtoa_r+0x68a>
 8007138:	4b98      	ldr	r3, [pc, #608]	@ (800739c <_dtoa_r+0x8d4>)
 800713a:	2200      	movs	r2, #0
 800713c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007140:	f7f9 fa72 	bl	8000628 <__aeabi_dmul>
 8007144:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007148:	f7f9 fcf4 	bl	8000b34 <__aeabi_dcmpge>
 800714c:	2800      	cmp	r0, #0
 800714e:	f000 8157 	beq.w	8007400 <_dtoa_r+0x938>
 8007152:	2400      	movs	r4, #0
 8007154:	4625      	mov	r5, r4
 8007156:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007158:	43db      	mvns	r3, r3
 800715a:	9304      	str	r3, [sp, #16]
 800715c:	4656      	mov	r6, sl
 800715e:	2700      	movs	r7, #0
 8007160:	4621      	mov	r1, r4
 8007162:	4658      	mov	r0, fp
 8007164:	f000 fbb4 	bl	80078d0 <_Bfree>
 8007168:	2d00      	cmp	r5, #0
 800716a:	d0dc      	beq.n	8007126 <_dtoa_r+0x65e>
 800716c:	b12f      	cbz	r7, 800717a <_dtoa_r+0x6b2>
 800716e:	42af      	cmp	r7, r5
 8007170:	d003      	beq.n	800717a <_dtoa_r+0x6b2>
 8007172:	4639      	mov	r1, r7
 8007174:	4658      	mov	r0, fp
 8007176:	f000 fbab 	bl	80078d0 <_Bfree>
 800717a:	4629      	mov	r1, r5
 800717c:	4658      	mov	r0, fp
 800717e:	f000 fba7 	bl	80078d0 <_Bfree>
 8007182:	e7d0      	b.n	8007126 <_dtoa_r+0x65e>
 8007184:	9704      	str	r7, [sp, #16]
 8007186:	4633      	mov	r3, r6
 8007188:	461e      	mov	r6, r3
 800718a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800718e:	2a39      	cmp	r2, #57	@ 0x39
 8007190:	d107      	bne.n	80071a2 <_dtoa_r+0x6da>
 8007192:	459a      	cmp	sl, r3
 8007194:	d1f8      	bne.n	8007188 <_dtoa_r+0x6c0>
 8007196:	9a04      	ldr	r2, [sp, #16]
 8007198:	3201      	adds	r2, #1
 800719a:	9204      	str	r2, [sp, #16]
 800719c:	2230      	movs	r2, #48	@ 0x30
 800719e:	f88a 2000 	strb.w	r2, [sl]
 80071a2:	781a      	ldrb	r2, [r3, #0]
 80071a4:	3201      	adds	r2, #1
 80071a6:	701a      	strb	r2, [r3, #0]
 80071a8:	e7bd      	b.n	8007126 <_dtoa_r+0x65e>
 80071aa:	4b7b      	ldr	r3, [pc, #492]	@ (8007398 <_dtoa_r+0x8d0>)
 80071ac:	2200      	movs	r2, #0
 80071ae:	f7f9 fa3b 	bl	8000628 <__aeabi_dmul>
 80071b2:	2200      	movs	r2, #0
 80071b4:	2300      	movs	r3, #0
 80071b6:	4604      	mov	r4, r0
 80071b8:	460d      	mov	r5, r1
 80071ba:	f7f9 fc9d 	bl	8000af8 <__aeabi_dcmpeq>
 80071be:	2800      	cmp	r0, #0
 80071c0:	f43f aebb 	beq.w	8006f3a <_dtoa_r+0x472>
 80071c4:	e6f0      	b.n	8006fa8 <_dtoa_r+0x4e0>
 80071c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80071c8:	2a00      	cmp	r2, #0
 80071ca:	f000 80db 	beq.w	8007384 <_dtoa_r+0x8bc>
 80071ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071d0:	2a01      	cmp	r2, #1
 80071d2:	f300 80bf 	bgt.w	8007354 <_dtoa_r+0x88c>
 80071d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80071d8:	2a00      	cmp	r2, #0
 80071da:	f000 80b7 	beq.w	800734c <_dtoa_r+0x884>
 80071de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80071e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80071e4:	4646      	mov	r6, r8
 80071e6:	9a08      	ldr	r2, [sp, #32]
 80071e8:	2101      	movs	r1, #1
 80071ea:	441a      	add	r2, r3
 80071ec:	4658      	mov	r0, fp
 80071ee:	4498      	add	r8, r3
 80071f0:	9208      	str	r2, [sp, #32]
 80071f2:	f000 fc21 	bl	8007a38 <__i2b>
 80071f6:	4605      	mov	r5, r0
 80071f8:	b15e      	cbz	r6, 8007212 <_dtoa_r+0x74a>
 80071fa:	9b08      	ldr	r3, [sp, #32]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	dd08      	ble.n	8007212 <_dtoa_r+0x74a>
 8007200:	42b3      	cmp	r3, r6
 8007202:	9a08      	ldr	r2, [sp, #32]
 8007204:	bfa8      	it	ge
 8007206:	4633      	movge	r3, r6
 8007208:	eba8 0803 	sub.w	r8, r8, r3
 800720c:	1af6      	subs	r6, r6, r3
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	9308      	str	r3, [sp, #32]
 8007212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007214:	b1f3      	cbz	r3, 8007254 <_dtoa_r+0x78c>
 8007216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 80b7 	beq.w	800738c <_dtoa_r+0x8c4>
 800721e:	b18c      	cbz	r4, 8007244 <_dtoa_r+0x77c>
 8007220:	4629      	mov	r1, r5
 8007222:	4622      	mov	r2, r4
 8007224:	4658      	mov	r0, fp
 8007226:	f000 fcc7 	bl	8007bb8 <__pow5mult>
 800722a:	464a      	mov	r2, r9
 800722c:	4601      	mov	r1, r0
 800722e:	4605      	mov	r5, r0
 8007230:	4658      	mov	r0, fp
 8007232:	f000 fc17 	bl	8007a64 <__multiply>
 8007236:	4649      	mov	r1, r9
 8007238:	9004      	str	r0, [sp, #16]
 800723a:	4658      	mov	r0, fp
 800723c:	f000 fb48 	bl	80078d0 <_Bfree>
 8007240:	9b04      	ldr	r3, [sp, #16]
 8007242:	4699      	mov	r9, r3
 8007244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007246:	1b1a      	subs	r2, r3, r4
 8007248:	d004      	beq.n	8007254 <_dtoa_r+0x78c>
 800724a:	4649      	mov	r1, r9
 800724c:	4658      	mov	r0, fp
 800724e:	f000 fcb3 	bl	8007bb8 <__pow5mult>
 8007252:	4681      	mov	r9, r0
 8007254:	2101      	movs	r1, #1
 8007256:	4658      	mov	r0, fp
 8007258:	f000 fbee 	bl	8007a38 <__i2b>
 800725c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800725e:	4604      	mov	r4, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 81cf 	beq.w	8007604 <_dtoa_r+0xb3c>
 8007266:	461a      	mov	r2, r3
 8007268:	4601      	mov	r1, r0
 800726a:	4658      	mov	r0, fp
 800726c:	f000 fca4 	bl	8007bb8 <__pow5mult>
 8007270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007272:	2b01      	cmp	r3, #1
 8007274:	4604      	mov	r4, r0
 8007276:	f300 8095 	bgt.w	80073a4 <_dtoa_r+0x8dc>
 800727a:	9b02      	ldr	r3, [sp, #8]
 800727c:	2b00      	cmp	r3, #0
 800727e:	f040 8087 	bne.w	8007390 <_dtoa_r+0x8c8>
 8007282:	9b03      	ldr	r3, [sp, #12]
 8007284:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007288:	2b00      	cmp	r3, #0
 800728a:	f040 8089 	bne.w	80073a0 <_dtoa_r+0x8d8>
 800728e:	9b03      	ldr	r3, [sp, #12]
 8007290:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007294:	0d1b      	lsrs	r3, r3, #20
 8007296:	051b      	lsls	r3, r3, #20
 8007298:	b12b      	cbz	r3, 80072a6 <_dtoa_r+0x7de>
 800729a:	9b08      	ldr	r3, [sp, #32]
 800729c:	3301      	adds	r3, #1
 800729e:	9308      	str	r3, [sp, #32]
 80072a0:	f108 0801 	add.w	r8, r8, #1
 80072a4:	2301      	movs	r3, #1
 80072a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80072a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f000 81b0 	beq.w	8007610 <_dtoa_r+0xb48>
 80072b0:	6923      	ldr	r3, [r4, #16]
 80072b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072b6:	6918      	ldr	r0, [r3, #16]
 80072b8:	f000 fb72 	bl	80079a0 <__hi0bits>
 80072bc:	f1c0 0020 	rsb	r0, r0, #32
 80072c0:	9b08      	ldr	r3, [sp, #32]
 80072c2:	4418      	add	r0, r3
 80072c4:	f010 001f 	ands.w	r0, r0, #31
 80072c8:	d077      	beq.n	80073ba <_dtoa_r+0x8f2>
 80072ca:	f1c0 0320 	rsb	r3, r0, #32
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	dd6b      	ble.n	80073aa <_dtoa_r+0x8e2>
 80072d2:	9b08      	ldr	r3, [sp, #32]
 80072d4:	f1c0 001c 	rsb	r0, r0, #28
 80072d8:	4403      	add	r3, r0
 80072da:	4480      	add	r8, r0
 80072dc:	4406      	add	r6, r0
 80072de:	9308      	str	r3, [sp, #32]
 80072e0:	f1b8 0f00 	cmp.w	r8, #0
 80072e4:	dd05      	ble.n	80072f2 <_dtoa_r+0x82a>
 80072e6:	4649      	mov	r1, r9
 80072e8:	4642      	mov	r2, r8
 80072ea:	4658      	mov	r0, fp
 80072ec:	f000 fcbe 	bl	8007c6c <__lshift>
 80072f0:	4681      	mov	r9, r0
 80072f2:	9b08      	ldr	r3, [sp, #32]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dd05      	ble.n	8007304 <_dtoa_r+0x83c>
 80072f8:	4621      	mov	r1, r4
 80072fa:	461a      	mov	r2, r3
 80072fc:	4658      	mov	r0, fp
 80072fe:	f000 fcb5 	bl	8007c6c <__lshift>
 8007302:	4604      	mov	r4, r0
 8007304:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007306:	2b00      	cmp	r3, #0
 8007308:	d059      	beq.n	80073be <_dtoa_r+0x8f6>
 800730a:	4621      	mov	r1, r4
 800730c:	4648      	mov	r0, r9
 800730e:	f000 fd19 	bl	8007d44 <__mcmp>
 8007312:	2800      	cmp	r0, #0
 8007314:	da53      	bge.n	80073be <_dtoa_r+0x8f6>
 8007316:	1e7b      	subs	r3, r7, #1
 8007318:	9304      	str	r3, [sp, #16]
 800731a:	4649      	mov	r1, r9
 800731c:	2300      	movs	r3, #0
 800731e:	220a      	movs	r2, #10
 8007320:	4658      	mov	r0, fp
 8007322:	f000 faf7 	bl	8007914 <__multadd>
 8007326:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007328:	4681      	mov	r9, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 8172 	beq.w	8007614 <_dtoa_r+0xb4c>
 8007330:	2300      	movs	r3, #0
 8007332:	4629      	mov	r1, r5
 8007334:	220a      	movs	r2, #10
 8007336:	4658      	mov	r0, fp
 8007338:	f000 faec 	bl	8007914 <__multadd>
 800733c:	9b00      	ldr	r3, [sp, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	4605      	mov	r5, r0
 8007342:	dc67      	bgt.n	8007414 <_dtoa_r+0x94c>
 8007344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007346:	2b02      	cmp	r3, #2
 8007348:	dc41      	bgt.n	80073ce <_dtoa_r+0x906>
 800734a:	e063      	b.n	8007414 <_dtoa_r+0x94c>
 800734c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800734e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007352:	e746      	b.n	80071e2 <_dtoa_r+0x71a>
 8007354:	9b07      	ldr	r3, [sp, #28]
 8007356:	1e5c      	subs	r4, r3, #1
 8007358:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800735a:	42a3      	cmp	r3, r4
 800735c:	bfbf      	itttt	lt
 800735e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007360:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007362:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007364:	1ae3      	sublt	r3, r4, r3
 8007366:	bfb4      	ite	lt
 8007368:	18d2      	addlt	r2, r2, r3
 800736a:	1b1c      	subge	r4, r3, r4
 800736c:	9b07      	ldr	r3, [sp, #28]
 800736e:	bfbc      	itt	lt
 8007370:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007372:	2400      	movlt	r4, #0
 8007374:	2b00      	cmp	r3, #0
 8007376:	bfb5      	itete	lt
 8007378:	eba8 0603 	sublt.w	r6, r8, r3
 800737c:	9b07      	ldrge	r3, [sp, #28]
 800737e:	2300      	movlt	r3, #0
 8007380:	4646      	movge	r6, r8
 8007382:	e730      	b.n	80071e6 <_dtoa_r+0x71e>
 8007384:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007386:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007388:	4646      	mov	r6, r8
 800738a:	e735      	b.n	80071f8 <_dtoa_r+0x730>
 800738c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800738e:	e75c      	b.n	800724a <_dtoa_r+0x782>
 8007390:	2300      	movs	r3, #0
 8007392:	e788      	b.n	80072a6 <_dtoa_r+0x7de>
 8007394:	3fe00000 	.word	0x3fe00000
 8007398:	40240000 	.word	0x40240000
 800739c:	40140000 	.word	0x40140000
 80073a0:	9b02      	ldr	r3, [sp, #8]
 80073a2:	e780      	b.n	80072a6 <_dtoa_r+0x7de>
 80073a4:	2300      	movs	r3, #0
 80073a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80073a8:	e782      	b.n	80072b0 <_dtoa_r+0x7e8>
 80073aa:	d099      	beq.n	80072e0 <_dtoa_r+0x818>
 80073ac:	9a08      	ldr	r2, [sp, #32]
 80073ae:	331c      	adds	r3, #28
 80073b0:	441a      	add	r2, r3
 80073b2:	4498      	add	r8, r3
 80073b4:	441e      	add	r6, r3
 80073b6:	9208      	str	r2, [sp, #32]
 80073b8:	e792      	b.n	80072e0 <_dtoa_r+0x818>
 80073ba:	4603      	mov	r3, r0
 80073bc:	e7f6      	b.n	80073ac <_dtoa_r+0x8e4>
 80073be:	9b07      	ldr	r3, [sp, #28]
 80073c0:	9704      	str	r7, [sp, #16]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	dc20      	bgt.n	8007408 <_dtoa_r+0x940>
 80073c6:	9300      	str	r3, [sp, #0]
 80073c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	dd1e      	ble.n	800740c <_dtoa_r+0x944>
 80073ce:	9b00      	ldr	r3, [sp, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f47f aec0 	bne.w	8007156 <_dtoa_r+0x68e>
 80073d6:	4621      	mov	r1, r4
 80073d8:	2205      	movs	r2, #5
 80073da:	4658      	mov	r0, fp
 80073dc:	f000 fa9a 	bl	8007914 <__multadd>
 80073e0:	4601      	mov	r1, r0
 80073e2:	4604      	mov	r4, r0
 80073e4:	4648      	mov	r0, r9
 80073e6:	f000 fcad 	bl	8007d44 <__mcmp>
 80073ea:	2800      	cmp	r0, #0
 80073ec:	f77f aeb3 	ble.w	8007156 <_dtoa_r+0x68e>
 80073f0:	4656      	mov	r6, sl
 80073f2:	2331      	movs	r3, #49	@ 0x31
 80073f4:	f806 3b01 	strb.w	r3, [r6], #1
 80073f8:	9b04      	ldr	r3, [sp, #16]
 80073fa:	3301      	adds	r3, #1
 80073fc:	9304      	str	r3, [sp, #16]
 80073fe:	e6ae      	b.n	800715e <_dtoa_r+0x696>
 8007400:	9c07      	ldr	r4, [sp, #28]
 8007402:	9704      	str	r7, [sp, #16]
 8007404:	4625      	mov	r5, r4
 8007406:	e7f3      	b.n	80073f0 <_dtoa_r+0x928>
 8007408:	9b07      	ldr	r3, [sp, #28]
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 8104 	beq.w	800761c <_dtoa_r+0xb54>
 8007414:	2e00      	cmp	r6, #0
 8007416:	dd05      	ble.n	8007424 <_dtoa_r+0x95c>
 8007418:	4629      	mov	r1, r5
 800741a:	4632      	mov	r2, r6
 800741c:	4658      	mov	r0, fp
 800741e:	f000 fc25 	bl	8007c6c <__lshift>
 8007422:	4605      	mov	r5, r0
 8007424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007426:	2b00      	cmp	r3, #0
 8007428:	d05a      	beq.n	80074e0 <_dtoa_r+0xa18>
 800742a:	6869      	ldr	r1, [r5, #4]
 800742c:	4658      	mov	r0, fp
 800742e:	f000 fa0f 	bl	8007850 <_Balloc>
 8007432:	4606      	mov	r6, r0
 8007434:	b928      	cbnz	r0, 8007442 <_dtoa_r+0x97a>
 8007436:	4b84      	ldr	r3, [pc, #528]	@ (8007648 <_dtoa_r+0xb80>)
 8007438:	4602      	mov	r2, r0
 800743a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800743e:	f7ff bb5a 	b.w	8006af6 <_dtoa_r+0x2e>
 8007442:	692a      	ldr	r2, [r5, #16]
 8007444:	3202      	adds	r2, #2
 8007446:	0092      	lsls	r2, r2, #2
 8007448:	f105 010c 	add.w	r1, r5, #12
 800744c:	300c      	adds	r0, #12
 800744e:	f7ff faa2 	bl	8006996 <memcpy>
 8007452:	2201      	movs	r2, #1
 8007454:	4631      	mov	r1, r6
 8007456:	4658      	mov	r0, fp
 8007458:	f000 fc08 	bl	8007c6c <__lshift>
 800745c:	f10a 0301 	add.w	r3, sl, #1
 8007460:	9307      	str	r3, [sp, #28]
 8007462:	9b00      	ldr	r3, [sp, #0]
 8007464:	4453      	add	r3, sl
 8007466:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007468:	9b02      	ldr	r3, [sp, #8]
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	462f      	mov	r7, r5
 8007470:	930a      	str	r3, [sp, #40]	@ 0x28
 8007472:	4605      	mov	r5, r0
 8007474:	9b07      	ldr	r3, [sp, #28]
 8007476:	4621      	mov	r1, r4
 8007478:	3b01      	subs	r3, #1
 800747a:	4648      	mov	r0, r9
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	f7ff fa98 	bl	80069b2 <quorem>
 8007482:	4639      	mov	r1, r7
 8007484:	9002      	str	r0, [sp, #8]
 8007486:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800748a:	4648      	mov	r0, r9
 800748c:	f000 fc5a 	bl	8007d44 <__mcmp>
 8007490:	462a      	mov	r2, r5
 8007492:	9008      	str	r0, [sp, #32]
 8007494:	4621      	mov	r1, r4
 8007496:	4658      	mov	r0, fp
 8007498:	f000 fc70 	bl	8007d7c <__mdiff>
 800749c:	68c2      	ldr	r2, [r0, #12]
 800749e:	4606      	mov	r6, r0
 80074a0:	bb02      	cbnz	r2, 80074e4 <_dtoa_r+0xa1c>
 80074a2:	4601      	mov	r1, r0
 80074a4:	4648      	mov	r0, r9
 80074a6:	f000 fc4d 	bl	8007d44 <__mcmp>
 80074aa:	4602      	mov	r2, r0
 80074ac:	4631      	mov	r1, r6
 80074ae:	4658      	mov	r0, fp
 80074b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80074b2:	f000 fa0d 	bl	80078d0 <_Bfree>
 80074b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074ba:	9e07      	ldr	r6, [sp, #28]
 80074bc:	ea43 0102 	orr.w	r1, r3, r2
 80074c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074c2:	4319      	orrs	r1, r3
 80074c4:	d110      	bne.n	80074e8 <_dtoa_r+0xa20>
 80074c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074ca:	d029      	beq.n	8007520 <_dtoa_r+0xa58>
 80074cc:	9b08      	ldr	r3, [sp, #32]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	dd02      	ble.n	80074d8 <_dtoa_r+0xa10>
 80074d2:	9b02      	ldr	r3, [sp, #8]
 80074d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80074d8:	9b00      	ldr	r3, [sp, #0]
 80074da:	f883 8000 	strb.w	r8, [r3]
 80074de:	e63f      	b.n	8007160 <_dtoa_r+0x698>
 80074e0:	4628      	mov	r0, r5
 80074e2:	e7bb      	b.n	800745c <_dtoa_r+0x994>
 80074e4:	2201      	movs	r2, #1
 80074e6:	e7e1      	b.n	80074ac <_dtoa_r+0x9e4>
 80074e8:	9b08      	ldr	r3, [sp, #32]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	db04      	blt.n	80074f8 <_dtoa_r+0xa30>
 80074ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074f0:	430b      	orrs	r3, r1
 80074f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074f4:	430b      	orrs	r3, r1
 80074f6:	d120      	bne.n	800753a <_dtoa_r+0xa72>
 80074f8:	2a00      	cmp	r2, #0
 80074fa:	dded      	ble.n	80074d8 <_dtoa_r+0xa10>
 80074fc:	4649      	mov	r1, r9
 80074fe:	2201      	movs	r2, #1
 8007500:	4658      	mov	r0, fp
 8007502:	f000 fbb3 	bl	8007c6c <__lshift>
 8007506:	4621      	mov	r1, r4
 8007508:	4681      	mov	r9, r0
 800750a:	f000 fc1b 	bl	8007d44 <__mcmp>
 800750e:	2800      	cmp	r0, #0
 8007510:	dc03      	bgt.n	800751a <_dtoa_r+0xa52>
 8007512:	d1e1      	bne.n	80074d8 <_dtoa_r+0xa10>
 8007514:	f018 0f01 	tst.w	r8, #1
 8007518:	d0de      	beq.n	80074d8 <_dtoa_r+0xa10>
 800751a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800751e:	d1d8      	bne.n	80074d2 <_dtoa_r+0xa0a>
 8007520:	9a00      	ldr	r2, [sp, #0]
 8007522:	2339      	movs	r3, #57	@ 0x39
 8007524:	7013      	strb	r3, [r2, #0]
 8007526:	4633      	mov	r3, r6
 8007528:	461e      	mov	r6, r3
 800752a:	3b01      	subs	r3, #1
 800752c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007530:	2a39      	cmp	r2, #57	@ 0x39
 8007532:	d052      	beq.n	80075da <_dtoa_r+0xb12>
 8007534:	3201      	adds	r2, #1
 8007536:	701a      	strb	r2, [r3, #0]
 8007538:	e612      	b.n	8007160 <_dtoa_r+0x698>
 800753a:	2a00      	cmp	r2, #0
 800753c:	dd07      	ble.n	800754e <_dtoa_r+0xa86>
 800753e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007542:	d0ed      	beq.n	8007520 <_dtoa_r+0xa58>
 8007544:	9a00      	ldr	r2, [sp, #0]
 8007546:	f108 0301 	add.w	r3, r8, #1
 800754a:	7013      	strb	r3, [r2, #0]
 800754c:	e608      	b.n	8007160 <_dtoa_r+0x698>
 800754e:	9b07      	ldr	r3, [sp, #28]
 8007550:	9a07      	ldr	r2, [sp, #28]
 8007552:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007558:	4293      	cmp	r3, r2
 800755a:	d028      	beq.n	80075ae <_dtoa_r+0xae6>
 800755c:	4649      	mov	r1, r9
 800755e:	2300      	movs	r3, #0
 8007560:	220a      	movs	r2, #10
 8007562:	4658      	mov	r0, fp
 8007564:	f000 f9d6 	bl	8007914 <__multadd>
 8007568:	42af      	cmp	r7, r5
 800756a:	4681      	mov	r9, r0
 800756c:	f04f 0300 	mov.w	r3, #0
 8007570:	f04f 020a 	mov.w	r2, #10
 8007574:	4639      	mov	r1, r7
 8007576:	4658      	mov	r0, fp
 8007578:	d107      	bne.n	800758a <_dtoa_r+0xac2>
 800757a:	f000 f9cb 	bl	8007914 <__multadd>
 800757e:	4607      	mov	r7, r0
 8007580:	4605      	mov	r5, r0
 8007582:	9b07      	ldr	r3, [sp, #28]
 8007584:	3301      	adds	r3, #1
 8007586:	9307      	str	r3, [sp, #28]
 8007588:	e774      	b.n	8007474 <_dtoa_r+0x9ac>
 800758a:	f000 f9c3 	bl	8007914 <__multadd>
 800758e:	4629      	mov	r1, r5
 8007590:	4607      	mov	r7, r0
 8007592:	2300      	movs	r3, #0
 8007594:	220a      	movs	r2, #10
 8007596:	4658      	mov	r0, fp
 8007598:	f000 f9bc 	bl	8007914 <__multadd>
 800759c:	4605      	mov	r5, r0
 800759e:	e7f0      	b.n	8007582 <_dtoa_r+0xaba>
 80075a0:	9b00      	ldr	r3, [sp, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	bfcc      	ite	gt
 80075a6:	461e      	movgt	r6, r3
 80075a8:	2601      	movle	r6, #1
 80075aa:	4456      	add	r6, sl
 80075ac:	2700      	movs	r7, #0
 80075ae:	4649      	mov	r1, r9
 80075b0:	2201      	movs	r2, #1
 80075b2:	4658      	mov	r0, fp
 80075b4:	f000 fb5a 	bl	8007c6c <__lshift>
 80075b8:	4621      	mov	r1, r4
 80075ba:	4681      	mov	r9, r0
 80075bc:	f000 fbc2 	bl	8007d44 <__mcmp>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	dcb0      	bgt.n	8007526 <_dtoa_r+0xa5e>
 80075c4:	d102      	bne.n	80075cc <_dtoa_r+0xb04>
 80075c6:	f018 0f01 	tst.w	r8, #1
 80075ca:	d1ac      	bne.n	8007526 <_dtoa_r+0xa5e>
 80075cc:	4633      	mov	r3, r6
 80075ce:	461e      	mov	r6, r3
 80075d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075d4:	2a30      	cmp	r2, #48	@ 0x30
 80075d6:	d0fa      	beq.n	80075ce <_dtoa_r+0xb06>
 80075d8:	e5c2      	b.n	8007160 <_dtoa_r+0x698>
 80075da:	459a      	cmp	sl, r3
 80075dc:	d1a4      	bne.n	8007528 <_dtoa_r+0xa60>
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	3301      	adds	r3, #1
 80075e2:	9304      	str	r3, [sp, #16]
 80075e4:	2331      	movs	r3, #49	@ 0x31
 80075e6:	f88a 3000 	strb.w	r3, [sl]
 80075ea:	e5b9      	b.n	8007160 <_dtoa_r+0x698>
 80075ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800764c <_dtoa_r+0xb84>
 80075f2:	b11b      	cbz	r3, 80075fc <_dtoa_r+0xb34>
 80075f4:	f10a 0308 	add.w	r3, sl, #8
 80075f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80075fa:	6013      	str	r3, [r2, #0]
 80075fc:	4650      	mov	r0, sl
 80075fe:	b019      	add	sp, #100	@ 0x64
 8007600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007606:	2b01      	cmp	r3, #1
 8007608:	f77f ae37 	ble.w	800727a <_dtoa_r+0x7b2>
 800760c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800760e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007610:	2001      	movs	r0, #1
 8007612:	e655      	b.n	80072c0 <_dtoa_r+0x7f8>
 8007614:	9b00      	ldr	r3, [sp, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	f77f aed6 	ble.w	80073c8 <_dtoa_r+0x900>
 800761c:	4656      	mov	r6, sl
 800761e:	4621      	mov	r1, r4
 8007620:	4648      	mov	r0, r9
 8007622:	f7ff f9c6 	bl	80069b2 <quorem>
 8007626:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800762a:	f806 8b01 	strb.w	r8, [r6], #1
 800762e:	9b00      	ldr	r3, [sp, #0]
 8007630:	eba6 020a 	sub.w	r2, r6, sl
 8007634:	4293      	cmp	r3, r2
 8007636:	ddb3      	ble.n	80075a0 <_dtoa_r+0xad8>
 8007638:	4649      	mov	r1, r9
 800763a:	2300      	movs	r3, #0
 800763c:	220a      	movs	r2, #10
 800763e:	4658      	mov	r0, fp
 8007640:	f000 f968 	bl	8007914 <__multadd>
 8007644:	4681      	mov	r9, r0
 8007646:	e7ea      	b.n	800761e <_dtoa_r+0xb56>
 8007648:	08008bc0 	.word	0x08008bc0
 800764c:	08008b44 	.word	0x08008b44

08007650 <_free_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	4605      	mov	r5, r0
 8007654:	2900      	cmp	r1, #0
 8007656:	d041      	beq.n	80076dc <_free_r+0x8c>
 8007658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800765c:	1f0c      	subs	r4, r1, #4
 800765e:	2b00      	cmp	r3, #0
 8007660:	bfb8      	it	lt
 8007662:	18e4      	addlt	r4, r4, r3
 8007664:	f000 f8e8 	bl	8007838 <__malloc_lock>
 8007668:	4a1d      	ldr	r2, [pc, #116]	@ (80076e0 <_free_r+0x90>)
 800766a:	6813      	ldr	r3, [r2, #0]
 800766c:	b933      	cbnz	r3, 800767c <_free_r+0x2c>
 800766e:	6063      	str	r3, [r4, #4]
 8007670:	6014      	str	r4, [r2, #0]
 8007672:	4628      	mov	r0, r5
 8007674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007678:	f000 b8e4 	b.w	8007844 <__malloc_unlock>
 800767c:	42a3      	cmp	r3, r4
 800767e:	d908      	bls.n	8007692 <_free_r+0x42>
 8007680:	6820      	ldr	r0, [r4, #0]
 8007682:	1821      	adds	r1, r4, r0
 8007684:	428b      	cmp	r3, r1
 8007686:	bf01      	itttt	eq
 8007688:	6819      	ldreq	r1, [r3, #0]
 800768a:	685b      	ldreq	r3, [r3, #4]
 800768c:	1809      	addeq	r1, r1, r0
 800768e:	6021      	streq	r1, [r4, #0]
 8007690:	e7ed      	b.n	800766e <_free_r+0x1e>
 8007692:	461a      	mov	r2, r3
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	b10b      	cbz	r3, 800769c <_free_r+0x4c>
 8007698:	42a3      	cmp	r3, r4
 800769a:	d9fa      	bls.n	8007692 <_free_r+0x42>
 800769c:	6811      	ldr	r1, [r2, #0]
 800769e:	1850      	adds	r0, r2, r1
 80076a0:	42a0      	cmp	r0, r4
 80076a2:	d10b      	bne.n	80076bc <_free_r+0x6c>
 80076a4:	6820      	ldr	r0, [r4, #0]
 80076a6:	4401      	add	r1, r0
 80076a8:	1850      	adds	r0, r2, r1
 80076aa:	4283      	cmp	r3, r0
 80076ac:	6011      	str	r1, [r2, #0]
 80076ae:	d1e0      	bne.n	8007672 <_free_r+0x22>
 80076b0:	6818      	ldr	r0, [r3, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	6053      	str	r3, [r2, #4]
 80076b6:	4408      	add	r0, r1
 80076b8:	6010      	str	r0, [r2, #0]
 80076ba:	e7da      	b.n	8007672 <_free_r+0x22>
 80076bc:	d902      	bls.n	80076c4 <_free_r+0x74>
 80076be:	230c      	movs	r3, #12
 80076c0:	602b      	str	r3, [r5, #0]
 80076c2:	e7d6      	b.n	8007672 <_free_r+0x22>
 80076c4:	6820      	ldr	r0, [r4, #0]
 80076c6:	1821      	adds	r1, r4, r0
 80076c8:	428b      	cmp	r3, r1
 80076ca:	bf04      	itt	eq
 80076cc:	6819      	ldreq	r1, [r3, #0]
 80076ce:	685b      	ldreq	r3, [r3, #4]
 80076d0:	6063      	str	r3, [r4, #4]
 80076d2:	bf04      	itt	eq
 80076d4:	1809      	addeq	r1, r1, r0
 80076d6:	6021      	streq	r1, [r4, #0]
 80076d8:	6054      	str	r4, [r2, #4]
 80076da:	e7ca      	b.n	8007672 <_free_r+0x22>
 80076dc:	bd38      	pop	{r3, r4, r5, pc}
 80076de:	bf00      	nop
 80076e0:	20000538 	.word	0x20000538

080076e4 <malloc>:
 80076e4:	4b02      	ldr	r3, [pc, #8]	@ (80076f0 <malloc+0xc>)
 80076e6:	4601      	mov	r1, r0
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	f000 b825 	b.w	8007738 <_malloc_r>
 80076ee:	bf00      	nop
 80076f0:	200000bc 	.word	0x200000bc

080076f4 <sbrk_aligned>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	4e0f      	ldr	r6, [pc, #60]	@ (8007734 <sbrk_aligned+0x40>)
 80076f8:	460c      	mov	r4, r1
 80076fa:	6831      	ldr	r1, [r6, #0]
 80076fc:	4605      	mov	r5, r0
 80076fe:	b911      	cbnz	r1, 8007706 <sbrk_aligned+0x12>
 8007700:	f000 fe46 	bl	8008390 <_sbrk_r>
 8007704:	6030      	str	r0, [r6, #0]
 8007706:	4621      	mov	r1, r4
 8007708:	4628      	mov	r0, r5
 800770a:	f000 fe41 	bl	8008390 <_sbrk_r>
 800770e:	1c43      	adds	r3, r0, #1
 8007710:	d103      	bne.n	800771a <sbrk_aligned+0x26>
 8007712:	f04f 34ff 	mov.w	r4, #4294967295
 8007716:	4620      	mov	r0, r4
 8007718:	bd70      	pop	{r4, r5, r6, pc}
 800771a:	1cc4      	adds	r4, r0, #3
 800771c:	f024 0403 	bic.w	r4, r4, #3
 8007720:	42a0      	cmp	r0, r4
 8007722:	d0f8      	beq.n	8007716 <sbrk_aligned+0x22>
 8007724:	1a21      	subs	r1, r4, r0
 8007726:	4628      	mov	r0, r5
 8007728:	f000 fe32 	bl	8008390 <_sbrk_r>
 800772c:	3001      	adds	r0, #1
 800772e:	d1f2      	bne.n	8007716 <sbrk_aligned+0x22>
 8007730:	e7ef      	b.n	8007712 <sbrk_aligned+0x1e>
 8007732:	bf00      	nop
 8007734:	20000534 	.word	0x20000534

08007738 <_malloc_r>:
 8007738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800773c:	1ccd      	adds	r5, r1, #3
 800773e:	f025 0503 	bic.w	r5, r5, #3
 8007742:	3508      	adds	r5, #8
 8007744:	2d0c      	cmp	r5, #12
 8007746:	bf38      	it	cc
 8007748:	250c      	movcc	r5, #12
 800774a:	2d00      	cmp	r5, #0
 800774c:	4606      	mov	r6, r0
 800774e:	db01      	blt.n	8007754 <_malloc_r+0x1c>
 8007750:	42a9      	cmp	r1, r5
 8007752:	d904      	bls.n	800775e <_malloc_r+0x26>
 8007754:	230c      	movs	r3, #12
 8007756:	6033      	str	r3, [r6, #0]
 8007758:	2000      	movs	r0, #0
 800775a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800775e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007834 <_malloc_r+0xfc>
 8007762:	f000 f869 	bl	8007838 <__malloc_lock>
 8007766:	f8d8 3000 	ldr.w	r3, [r8]
 800776a:	461c      	mov	r4, r3
 800776c:	bb44      	cbnz	r4, 80077c0 <_malloc_r+0x88>
 800776e:	4629      	mov	r1, r5
 8007770:	4630      	mov	r0, r6
 8007772:	f7ff ffbf 	bl	80076f4 <sbrk_aligned>
 8007776:	1c43      	adds	r3, r0, #1
 8007778:	4604      	mov	r4, r0
 800777a:	d158      	bne.n	800782e <_malloc_r+0xf6>
 800777c:	f8d8 4000 	ldr.w	r4, [r8]
 8007780:	4627      	mov	r7, r4
 8007782:	2f00      	cmp	r7, #0
 8007784:	d143      	bne.n	800780e <_malloc_r+0xd6>
 8007786:	2c00      	cmp	r4, #0
 8007788:	d04b      	beq.n	8007822 <_malloc_r+0xea>
 800778a:	6823      	ldr	r3, [r4, #0]
 800778c:	4639      	mov	r1, r7
 800778e:	4630      	mov	r0, r6
 8007790:	eb04 0903 	add.w	r9, r4, r3
 8007794:	f000 fdfc 	bl	8008390 <_sbrk_r>
 8007798:	4581      	cmp	r9, r0
 800779a:	d142      	bne.n	8007822 <_malloc_r+0xea>
 800779c:	6821      	ldr	r1, [r4, #0]
 800779e:	1a6d      	subs	r5, r5, r1
 80077a0:	4629      	mov	r1, r5
 80077a2:	4630      	mov	r0, r6
 80077a4:	f7ff ffa6 	bl	80076f4 <sbrk_aligned>
 80077a8:	3001      	adds	r0, #1
 80077aa:	d03a      	beq.n	8007822 <_malloc_r+0xea>
 80077ac:	6823      	ldr	r3, [r4, #0]
 80077ae:	442b      	add	r3, r5
 80077b0:	6023      	str	r3, [r4, #0]
 80077b2:	f8d8 3000 	ldr.w	r3, [r8]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	bb62      	cbnz	r2, 8007814 <_malloc_r+0xdc>
 80077ba:	f8c8 7000 	str.w	r7, [r8]
 80077be:	e00f      	b.n	80077e0 <_malloc_r+0xa8>
 80077c0:	6822      	ldr	r2, [r4, #0]
 80077c2:	1b52      	subs	r2, r2, r5
 80077c4:	d420      	bmi.n	8007808 <_malloc_r+0xd0>
 80077c6:	2a0b      	cmp	r2, #11
 80077c8:	d917      	bls.n	80077fa <_malloc_r+0xc2>
 80077ca:	1961      	adds	r1, r4, r5
 80077cc:	42a3      	cmp	r3, r4
 80077ce:	6025      	str	r5, [r4, #0]
 80077d0:	bf18      	it	ne
 80077d2:	6059      	strne	r1, [r3, #4]
 80077d4:	6863      	ldr	r3, [r4, #4]
 80077d6:	bf08      	it	eq
 80077d8:	f8c8 1000 	streq.w	r1, [r8]
 80077dc:	5162      	str	r2, [r4, r5]
 80077de:	604b      	str	r3, [r1, #4]
 80077e0:	4630      	mov	r0, r6
 80077e2:	f000 f82f 	bl	8007844 <__malloc_unlock>
 80077e6:	f104 000b 	add.w	r0, r4, #11
 80077ea:	1d23      	adds	r3, r4, #4
 80077ec:	f020 0007 	bic.w	r0, r0, #7
 80077f0:	1ac2      	subs	r2, r0, r3
 80077f2:	bf1c      	itt	ne
 80077f4:	1a1b      	subne	r3, r3, r0
 80077f6:	50a3      	strne	r3, [r4, r2]
 80077f8:	e7af      	b.n	800775a <_malloc_r+0x22>
 80077fa:	6862      	ldr	r2, [r4, #4]
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	bf0c      	ite	eq
 8007800:	f8c8 2000 	streq.w	r2, [r8]
 8007804:	605a      	strne	r2, [r3, #4]
 8007806:	e7eb      	b.n	80077e0 <_malloc_r+0xa8>
 8007808:	4623      	mov	r3, r4
 800780a:	6864      	ldr	r4, [r4, #4]
 800780c:	e7ae      	b.n	800776c <_malloc_r+0x34>
 800780e:	463c      	mov	r4, r7
 8007810:	687f      	ldr	r7, [r7, #4]
 8007812:	e7b6      	b.n	8007782 <_malloc_r+0x4a>
 8007814:	461a      	mov	r2, r3
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	42a3      	cmp	r3, r4
 800781a:	d1fb      	bne.n	8007814 <_malloc_r+0xdc>
 800781c:	2300      	movs	r3, #0
 800781e:	6053      	str	r3, [r2, #4]
 8007820:	e7de      	b.n	80077e0 <_malloc_r+0xa8>
 8007822:	230c      	movs	r3, #12
 8007824:	6033      	str	r3, [r6, #0]
 8007826:	4630      	mov	r0, r6
 8007828:	f000 f80c 	bl	8007844 <__malloc_unlock>
 800782c:	e794      	b.n	8007758 <_malloc_r+0x20>
 800782e:	6005      	str	r5, [r0, #0]
 8007830:	e7d6      	b.n	80077e0 <_malloc_r+0xa8>
 8007832:	bf00      	nop
 8007834:	20000538 	.word	0x20000538

08007838 <__malloc_lock>:
 8007838:	4801      	ldr	r0, [pc, #4]	@ (8007840 <__malloc_lock+0x8>)
 800783a:	f7ff b8aa 	b.w	8006992 <__retarget_lock_acquire_recursive>
 800783e:	bf00      	nop
 8007840:	20000530 	.word	0x20000530

08007844 <__malloc_unlock>:
 8007844:	4801      	ldr	r0, [pc, #4]	@ (800784c <__malloc_unlock+0x8>)
 8007846:	f7ff b8a5 	b.w	8006994 <__retarget_lock_release_recursive>
 800784a:	bf00      	nop
 800784c:	20000530 	.word	0x20000530

08007850 <_Balloc>:
 8007850:	b570      	push	{r4, r5, r6, lr}
 8007852:	69c6      	ldr	r6, [r0, #28]
 8007854:	4604      	mov	r4, r0
 8007856:	460d      	mov	r5, r1
 8007858:	b976      	cbnz	r6, 8007878 <_Balloc+0x28>
 800785a:	2010      	movs	r0, #16
 800785c:	f7ff ff42 	bl	80076e4 <malloc>
 8007860:	4602      	mov	r2, r0
 8007862:	61e0      	str	r0, [r4, #28]
 8007864:	b920      	cbnz	r0, 8007870 <_Balloc+0x20>
 8007866:	4b18      	ldr	r3, [pc, #96]	@ (80078c8 <_Balloc+0x78>)
 8007868:	4818      	ldr	r0, [pc, #96]	@ (80078cc <_Balloc+0x7c>)
 800786a:	216b      	movs	r1, #107	@ 0x6b
 800786c:	f000 fda0 	bl	80083b0 <__assert_func>
 8007870:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007874:	6006      	str	r6, [r0, #0]
 8007876:	60c6      	str	r6, [r0, #12]
 8007878:	69e6      	ldr	r6, [r4, #28]
 800787a:	68f3      	ldr	r3, [r6, #12]
 800787c:	b183      	cbz	r3, 80078a0 <_Balloc+0x50>
 800787e:	69e3      	ldr	r3, [r4, #28]
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007886:	b9b8      	cbnz	r0, 80078b8 <_Balloc+0x68>
 8007888:	2101      	movs	r1, #1
 800788a:	fa01 f605 	lsl.w	r6, r1, r5
 800788e:	1d72      	adds	r2, r6, #5
 8007890:	0092      	lsls	r2, r2, #2
 8007892:	4620      	mov	r0, r4
 8007894:	f000 fdaa 	bl	80083ec <_calloc_r>
 8007898:	b160      	cbz	r0, 80078b4 <_Balloc+0x64>
 800789a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800789e:	e00e      	b.n	80078be <_Balloc+0x6e>
 80078a0:	2221      	movs	r2, #33	@ 0x21
 80078a2:	2104      	movs	r1, #4
 80078a4:	4620      	mov	r0, r4
 80078a6:	f000 fda1 	bl	80083ec <_calloc_r>
 80078aa:	69e3      	ldr	r3, [r4, #28]
 80078ac:	60f0      	str	r0, [r6, #12]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e4      	bne.n	800787e <_Balloc+0x2e>
 80078b4:	2000      	movs	r0, #0
 80078b6:	bd70      	pop	{r4, r5, r6, pc}
 80078b8:	6802      	ldr	r2, [r0, #0]
 80078ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078be:	2300      	movs	r3, #0
 80078c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078c4:	e7f7      	b.n	80078b6 <_Balloc+0x66>
 80078c6:	bf00      	nop
 80078c8:	08008b51 	.word	0x08008b51
 80078cc:	08008bd1 	.word	0x08008bd1

080078d0 <_Bfree>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	69c6      	ldr	r6, [r0, #28]
 80078d4:	4605      	mov	r5, r0
 80078d6:	460c      	mov	r4, r1
 80078d8:	b976      	cbnz	r6, 80078f8 <_Bfree+0x28>
 80078da:	2010      	movs	r0, #16
 80078dc:	f7ff ff02 	bl	80076e4 <malloc>
 80078e0:	4602      	mov	r2, r0
 80078e2:	61e8      	str	r0, [r5, #28]
 80078e4:	b920      	cbnz	r0, 80078f0 <_Bfree+0x20>
 80078e6:	4b09      	ldr	r3, [pc, #36]	@ (800790c <_Bfree+0x3c>)
 80078e8:	4809      	ldr	r0, [pc, #36]	@ (8007910 <_Bfree+0x40>)
 80078ea:	218f      	movs	r1, #143	@ 0x8f
 80078ec:	f000 fd60 	bl	80083b0 <__assert_func>
 80078f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078f4:	6006      	str	r6, [r0, #0]
 80078f6:	60c6      	str	r6, [r0, #12]
 80078f8:	b13c      	cbz	r4, 800790a <_Bfree+0x3a>
 80078fa:	69eb      	ldr	r3, [r5, #28]
 80078fc:	6862      	ldr	r2, [r4, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007904:	6021      	str	r1, [r4, #0]
 8007906:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800790a:	bd70      	pop	{r4, r5, r6, pc}
 800790c:	08008b51 	.word	0x08008b51
 8007910:	08008bd1 	.word	0x08008bd1

08007914 <__multadd>:
 8007914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007918:	690d      	ldr	r5, [r1, #16]
 800791a:	4607      	mov	r7, r0
 800791c:	460c      	mov	r4, r1
 800791e:	461e      	mov	r6, r3
 8007920:	f101 0c14 	add.w	ip, r1, #20
 8007924:	2000      	movs	r0, #0
 8007926:	f8dc 3000 	ldr.w	r3, [ip]
 800792a:	b299      	uxth	r1, r3
 800792c:	fb02 6101 	mla	r1, r2, r1, r6
 8007930:	0c1e      	lsrs	r6, r3, #16
 8007932:	0c0b      	lsrs	r3, r1, #16
 8007934:	fb02 3306 	mla	r3, r2, r6, r3
 8007938:	b289      	uxth	r1, r1
 800793a:	3001      	adds	r0, #1
 800793c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007940:	4285      	cmp	r5, r0
 8007942:	f84c 1b04 	str.w	r1, [ip], #4
 8007946:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800794a:	dcec      	bgt.n	8007926 <__multadd+0x12>
 800794c:	b30e      	cbz	r6, 8007992 <__multadd+0x7e>
 800794e:	68a3      	ldr	r3, [r4, #8]
 8007950:	42ab      	cmp	r3, r5
 8007952:	dc19      	bgt.n	8007988 <__multadd+0x74>
 8007954:	6861      	ldr	r1, [r4, #4]
 8007956:	4638      	mov	r0, r7
 8007958:	3101      	adds	r1, #1
 800795a:	f7ff ff79 	bl	8007850 <_Balloc>
 800795e:	4680      	mov	r8, r0
 8007960:	b928      	cbnz	r0, 800796e <__multadd+0x5a>
 8007962:	4602      	mov	r2, r0
 8007964:	4b0c      	ldr	r3, [pc, #48]	@ (8007998 <__multadd+0x84>)
 8007966:	480d      	ldr	r0, [pc, #52]	@ (800799c <__multadd+0x88>)
 8007968:	21ba      	movs	r1, #186	@ 0xba
 800796a:	f000 fd21 	bl	80083b0 <__assert_func>
 800796e:	6922      	ldr	r2, [r4, #16]
 8007970:	3202      	adds	r2, #2
 8007972:	f104 010c 	add.w	r1, r4, #12
 8007976:	0092      	lsls	r2, r2, #2
 8007978:	300c      	adds	r0, #12
 800797a:	f7ff f80c 	bl	8006996 <memcpy>
 800797e:	4621      	mov	r1, r4
 8007980:	4638      	mov	r0, r7
 8007982:	f7ff ffa5 	bl	80078d0 <_Bfree>
 8007986:	4644      	mov	r4, r8
 8007988:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800798c:	3501      	adds	r5, #1
 800798e:	615e      	str	r6, [r3, #20]
 8007990:	6125      	str	r5, [r4, #16]
 8007992:	4620      	mov	r0, r4
 8007994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007998:	08008bc0 	.word	0x08008bc0
 800799c:	08008bd1 	.word	0x08008bd1

080079a0 <__hi0bits>:
 80079a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079a4:	4603      	mov	r3, r0
 80079a6:	bf36      	itet	cc
 80079a8:	0403      	lslcc	r3, r0, #16
 80079aa:	2000      	movcs	r0, #0
 80079ac:	2010      	movcc	r0, #16
 80079ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079b2:	bf3c      	itt	cc
 80079b4:	021b      	lslcc	r3, r3, #8
 80079b6:	3008      	addcc	r0, #8
 80079b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079bc:	bf3c      	itt	cc
 80079be:	011b      	lslcc	r3, r3, #4
 80079c0:	3004      	addcc	r0, #4
 80079c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079c6:	bf3c      	itt	cc
 80079c8:	009b      	lslcc	r3, r3, #2
 80079ca:	3002      	addcc	r0, #2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	db05      	blt.n	80079dc <__hi0bits+0x3c>
 80079d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80079d4:	f100 0001 	add.w	r0, r0, #1
 80079d8:	bf08      	it	eq
 80079da:	2020      	moveq	r0, #32
 80079dc:	4770      	bx	lr

080079de <__lo0bits>:
 80079de:	6803      	ldr	r3, [r0, #0]
 80079e0:	4602      	mov	r2, r0
 80079e2:	f013 0007 	ands.w	r0, r3, #7
 80079e6:	d00b      	beq.n	8007a00 <__lo0bits+0x22>
 80079e8:	07d9      	lsls	r1, r3, #31
 80079ea:	d421      	bmi.n	8007a30 <__lo0bits+0x52>
 80079ec:	0798      	lsls	r0, r3, #30
 80079ee:	bf49      	itett	mi
 80079f0:	085b      	lsrmi	r3, r3, #1
 80079f2:	089b      	lsrpl	r3, r3, #2
 80079f4:	2001      	movmi	r0, #1
 80079f6:	6013      	strmi	r3, [r2, #0]
 80079f8:	bf5c      	itt	pl
 80079fa:	6013      	strpl	r3, [r2, #0]
 80079fc:	2002      	movpl	r0, #2
 80079fe:	4770      	bx	lr
 8007a00:	b299      	uxth	r1, r3
 8007a02:	b909      	cbnz	r1, 8007a08 <__lo0bits+0x2a>
 8007a04:	0c1b      	lsrs	r3, r3, #16
 8007a06:	2010      	movs	r0, #16
 8007a08:	b2d9      	uxtb	r1, r3
 8007a0a:	b909      	cbnz	r1, 8007a10 <__lo0bits+0x32>
 8007a0c:	3008      	adds	r0, #8
 8007a0e:	0a1b      	lsrs	r3, r3, #8
 8007a10:	0719      	lsls	r1, r3, #28
 8007a12:	bf04      	itt	eq
 8007a14:	091b      	lsreq	r3, r3, #4
 8007a16:	3004      	addeq	r0, #4
 8007a18:	0799      	lsls	r1, r3, #30
 8007a1a:	bf04      	itt	eq
 8007a1c:	089b      	lsreq	r3, r3, #2
 8007a1e:	3002      	addeq	r0, #2
 8007a20:	07d9      	lsls	r1, r3, #31
 8007a22:	d403      	bmi.n	8007a2c <__lo0bits+0x4e>
 8007a24:	085b      	lsrs	r3, r3, #1
 8007a26:	f100 0001 	add.w	r0, r0, #1
 8007a2a:	d003      	beq.n	8007a34 <__lo0bits+0x56>
 8007a2c:	6013      	str	r3, [r2, #0]
 8007a2e:	4770      	bx	lr
 8007a30:	2000      	movs	r0, #0
 8007a32:	4770      	bx	lr
 8007a34:	2020      	movs	r0, #32
 8007a36:	4770      	bx	lr

08007a38 <__i2b>:
 8007a38:	b510      	push	{r4, lr}
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	f7ff ff07 	bl	8007850 <_Balloc>
 8007a42:	4602      	mov	r2, r0
 8007a44:	b928      	cbnz	r0, 8007a52 <__i2b+0x1a>
 8007a46:	4b05      	ldr	r3, [pc, #20]	@ (8007a5c <__i2b+0x24>)
 8007a48:	4805      	ldr	r0, [pc, #20]	@ (8007a60 <__i2b+0x28>)
 8007a4a:	f240 1145 	movw	r1, #325	@ 0x145
 8007a4e:	f000 fcaf 	bl	80083b0 <__assert_func>
 8007a52:	2301      	movs	r3, #1
 8007a54:	6144      	str	r4, [r0, #20]
 8007a56:	6103      	str	r3, [r0, #16]
 8007a58:	bd10      	pop	{r4, pc}
 8007a5a:	bf00      	nop
 8007a5c:	08008bc0 	.word	0x08008bc0
 8007a60:	08008bd1 	.word	0x08008bd1

08007a64 <__multiply>:
 8007a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a68:	4614      	mov	r4, r2
 8007a6a:	690a      	ldr	r2, [r1, #16]
 8007a6c:	6923      	ldr	r3, [r4, #16]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	bfa8      	it	ge
 8007a72:	4623      	movge	r3, r4
 8007a74:	460f      	mov	r7, r1
 8007a76:	bfa4      	itt	ge
 8007a78:	460c      	movge	r4, r1
 8007a7a:	461f      	movge	r7, r3
 8007a7c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a80:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a84:	68a3      	ldr	r3, [r4, #8]
 8007a86:	6861      	ldr	r1, [r4, #4]
 8007a88:	eb0a 0609 	add.w	r6, sl, r9
 8007a8c:	42b3      	cmp	r3, r6
 8007a8e:	b085      	sub	sp, #20
 8007a90:	bfb8      	it	lt
 8007a92:	3101      	addlt	r1, #1
 8007a94:	f7ff fedc 	bl	8007850 <_Balloc>
 8007a98:	b930      	cbnz	r0, 8007aa8 <__multiply+0x44>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	4b44      	ldr	r3, [pc, #272]	@ (8007bb0 <__multiply+0x14c>)
 8007a9e:	4845      	ldr	r0, [pc, #276]	@ (8007bb4 <__multiply+0x150>)
 8007aa0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007aa4:	f000 fc84 	bl	80083b0 <__assert_func>
 8007aa8:	f100 0514 	add.w	r5, r0, #20
 8007aac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ab0:	462b      	mov	r3, r5
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	4543      	cmp	r3, r8
 8007ab6:	d321      	bcc.n	8007afc <__multiply+0x98>
 8007ab8:	f107 0114 	add.w	r1, r7, #20
 8007abc:	f104 0214 	add.w	r2, r4, #20
 8007ac0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007ac4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007ac8:	9302      	str	r3, [sp, #8]
 8007aca:	1b13      	subs	r3, r2, r4
 8007acc:	3b15      	subs	r3, #21
 8007ace:	f023 0303 	bic.w	r3, r3, #3
 8007ad2:	3304      	adds	r3, #4
 8007ad4:	f104 0715 	add.w	r7, r4, #21
 8007ad8:	42ba      	cmp	r2, r7
 8007ada:	bf38      	it	cc
 8007adc:	2304      	movcc	r3, #4
 8007ade:	9301      	str	r3, [sp, #4]
 8007ae0:	9b02      	ldr	r3, [sp, #8]
 8007ae2:	9103      	str	r1, [sp, #12]
 8007ae4:	428b      	cmp	r3, r1
 8007ae6:	d80c      	bhi.n	8007b02 <__multiply+0x9e>
 8007ae8:	2e00      	cmp	r6, #0
 8007aea:	dd03      	ble.n	8007af4 <__multiply+0x90>
 8007aec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d05b      	beq.n	8007bac <__multiply+0x148>
 8007af4:	6106      	str	r6, [r0, #16]
 8007af6:	b005      	add	sp, #20
 8007af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afc:	f843 2b04 	str.w	r2, [r3], #4
 8007b00:	e7d8      	b.n	8007ab4 <__multiply+0x50>
 8007b02:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b06:	f1ba 0f00 	cmp.w	sl, #0
 8007b0a:	d024      	beq.n	8007b56 <__multiply+0xf2>
 8007b0c:	f104 0e14 	add.w	lr, r4, #20
 8007b10:	46a9      	mov	r9, r5
 8007b12:	f04f 0c00 	mov.w	ip, #0
 8007b16:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b1a:	f8d9 3000 	ldr.w	r3, [r9]
 8007b1e:	fa1f fb87 	uxth.w	fp, r7
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b28:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007b2c:	f8d9 7000 	ldr.w	r7, [r9]
 8007b30:	4463      	add	r3, ip
 8007b32:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007b36:	fb0a c70b 	mla	r7, sl, fp, ip
 8007b3a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b44:	4572      	cmp	r2, lr
 8007b46:	f849 3b04 	str.w	r3, [r9], #4
 8007b4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007b4e:	d8e2      	bhi.n	8007b16 <__multiply+0xb2>
 8007b50:	9b01      	ldr	r3, [sp, #4]
 8007b52:	f845 c003 	str.w	ip, [r5, r3]
 8007b56:	9b03      	ldr	r3, [sp, #12]
 8007b58:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b5c:	3104      	adds	r1, #4
 8007b5e:	f1b9 0f00 	cmp.w	r9, #0
 8007b62:	d021      	beq.n	8007ba8 <__multiply+0x144>
 8007b64:	682b      	ldr	r3, [r5, #0]
 8007b66:	f104 0c14 	add.w	ip, r4, #20
 8007b6a:	46ae      	mov	lr, r5
 8007b6c:	f04f 0a00 	mov.w	sl, #0
 8007b70:	f8bc b000 	ldrh.w	fp, [ip]
 8007b74:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b78:	fb09 770b 	mla	r7, r9, fp, r7
 8007b7c:	4457      	add	r7, sl
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b84:	f84e 3b04 	str.w	r3, [lr], #4
 8007b88:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b90:	f8be 3000 	ldrh.w	r3, [lr]
 8007b94:	fb09 330a 	mla	r3, r9, sl, r3
 8007b98:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b9c:	4562      	cmp	r2, ip
 8007b9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ba2:	d8e5      	bhi.n	8007b70 <__multiply+0x10c>
 8007ba4:	9f01      	ldr	r7, [sp, #4]
 8007ba6:	51eb      	str	r3, [r5, r7]
 8007ba8:	3504      	adds	r5, #4
 8007baa:	e799      	b.n	8007ae0 <__multiply+0x7c>
 8007bac:	3e01      	subs	r6, #1
 8007bae:	e79b      	b.n	8007ae8 <__multiply+0x84>
 8007bb0:	08008bc0 	.word	0x08008bc0
 8007bb4:	08008bd1 	.word	0x08008bd1

08007bb8 <__pow5mult>:
 8007bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bbc:	4615      	mov	r5, r2
 8007bbe:	f012 0203 	ands.w	r2, r2, #3
 8007bc2:	4607      	mov	r7, r0
 8007bc4:	460e      	mov	r6, r1
 8007bc6:	d007      	beq.n	8007bd8 <__pow5mult+0x20>
 8007bc8:	4c25      	ldr	r4, [pc, #148]	@ (8007c60 <__pow5mult+0xa8>)
 8007bca:	3a01      	subs	r2, #1
 8007bcc:	2300      	movs	r3, #0
 8007bce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bd2:	f7ff fe9f 	bl	8007914 <__multadd>
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	10ad      	asrs	r5, r5, #2
 8007bda:	d03d      	beq.n	8007c58 <__pow5mult+0xa0>
 8007bdc:	69fc      	ldr	r4, [r7, #28]
 8007bde:	b97c      	cbnz	r4, 8007c00 <__pow5mult+0x48>
 8007be0:	2010      	movs	r0, #16
 8007be2:	f7ff fd7f 	bl	80076e4 <malloc>
 8007be6:	4602      	mov	r2, r0
 8007be8:	61f8      	str	r0, [r7, #28]
 8007bea:	b928      	cbnz	r0, 8007bf8 <__pow5mult+0x40>
 8007bec:	4b1d      	ldr	r3, [pc, #116]	@ (8007c64 <__pow5mult+0xac>)
 8007bee:	481e      	ldr	r0, [pc, #120]	@ (8007c68 <__pow5mult+0xb0>)
 8007bf0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007bf4:	f000 fbdc 	bl	80083b0 <__assert_func>
 8007bf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007bfc:	6004      	str	r4, [r0, #0]
 8007bfe:	60c4      	str	r4, [r0, #12]
 8007c00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c08:	b94c      	cbnz	r4, 8007c1e <__pow5mult+0x66>
 8007c0a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c0e:	4638      	mov	r0, r7
 8007c10:	f7ff ff12 	bl	8007a38 <__i2b>
 8007c14:	2300      	movs	r3, #0
 8007c16:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	6003      	str	r3, [r0, #0]
 8007c1e:	f04f 0900 	mov.w	r9, #0
 8007c22:	07eb      	lsls	r3, r5, #31
 8007c24:	d50a      	bpl.n	8007c3c <__pow5mult+0x84>
 8007c26:	4631      	mov	r1, r6
 8007c28:	4622      	mov	r2, r4
 8007c2a:	4638      	mov	r0, r7
 8007c2c:	f7ff ff1a 	bl	8007a64 <__multiply>
 8007c30:	4631      	mov	r1, r6
 8007c32:	4680      	mov	r8, r0
 8007c34:	4638      	mov	r0, r7
 8007c36:	f7ff fe4b 	bl	80078d0 <_Bfree>
 8007c3a:	4646      	mov	r6, r8
 8007c3c:	106d      	asrs	r5, r5, #1
 8007c3e:	d00b      	beq.n	8007c58 <__pow5mult+0xa0>
 8007c40:	6820      	ldr	r0, [r4, #0]
 8007c42:	b938      	cbnz	r0, 8007c54 <__pow5mult+0x9c>
 8007c44:	4622      	mov	r2, r4
 8007c46:	4621      	mov	r1, r4
 8007c48:	4638      	mov	r0, r7
 8007c4a:	f7ff ff0b 	bl	8007a64 <__multiply>
 8007c4e:	6020      	str	r0, [r4, #0]
 8007c50:	f8c0 9000 	str.w	r9, [r0]
 8007c54:	4604      	mov	r4, r0
 8007c56:	e7e4      	b.n	8007c22 <__pow5mult+0x6a>
 8007c58:	4630      	mov	r0, r6
 8007c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c5e:	bf00      	nop
 8007c60:	08008c2c 	.word	0x08008c2c
 8007c64:	08008b51 	.word	0x08008b51
 8007c68:	08008bd1 	.word	0x08008bd1

08007c6c <__lshift>:
 8007c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c70:	460c      	mov	r4, r1
 8007c72:	6849      	ldr	r1, [r1, #4]
 8007c74:	6923      	ldr	r3, [r4, #16]
 8007c76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c7a:	68a3      	ldr	r3, [r4, #8]
 8007c7c:	4607      	mov	r7, r0
 8007c7e:	4691      	mov	r9, r2
 8007c80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c84:	f108 0601 	add.w	r6, r8, #1
 8007c88:	42b3      	cmp	r3, r6
 8007c8a:	db0b      	blt.n	8007ca4 <__lshift+0x38>
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	f7ff fddf 	bl	8007850 <_Balloc>
 8007c92:	4605      	mov	r5, r0
 8007c94:	b948      	cbnz	r0, 8007caa <__lshift+0x3e>
 8007c96:	4602      	mov	r2, r0
 8007c98:	4b28      	ldr	r3, [pc, #160]	@ (8007d3c <__lshift+0xd0>)
 8007c9a:	4829      	ldr	r0, [pc, #164]	@ (8007d40 <__lshift+0xd4>)
 8007c9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ca0:	f000 fb86 	bl	80083b0 <__assert_func>
 8007ca4:	3101      	adds	r1, #1
 8007ca6:	005b      	lsls	r3, r3, #1
 8007ca8:	e7ee      	b.n	8007c88 <__lshift+0x1c>
 8007caa:	2300      	movs	r3, #0
 8007cac:	f100 0114 	add.w	r1, r0, #20
 8007cb0:	f100 0210 	add.w	r2, r0, #16
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	4553      	cmp	r3, sl
 8007cb8:	db33      	blt.n	8007d22 <__lshift+0xb6>
 8007cba:	6920      	ldr	r0, [r4, #16]
 8007cbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cc0:	f104 0314 	add.w	r3, r4, #20
 8007cc4:	f019 091f 	ands.w	r9, r9, #31
 8007cc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ccc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cd0:	d02b      	beq.n	8007d2a <__lshift+0xbe>
 8007cd2:	f1c9 0e20 	rsb	lr, r9, #32
 8007cd6:	468a      	mov	sl, r1
 8007cd8:	2200      	movs	r2, #0
 8007cda:	6818      	ldr	r0, [r3, #0]
 8007cdc:	fa00 f009 	lsl.w	r0, r0, r9
 8007ce0:	4310      	orrs	r0, r2
 8007ce2:	f84a 0b04 	str.w	r0, [sl], #4
 8007ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cea:	459c      	cmp	ip, r3
 8007cec:	fa22 f20e 	lsr.w	r2, r2, lr
 8007cf0:	d8f3      	bhi.n	8007cda <__lshift+0x6e>
 8007cf2:	ebac 0304 	sub.w	r3, ip, r4
 8007cf6:	3b15      	subs	r3, #21
 8007cf8:	f023 0303 	bic.w	r3, r3, #3
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	f104 0015 	add.w	r0, r4, #21
 8007d02:	4584      	cmp	ip, r0
 8007d04:	bf38      	it	cc
 8007d06:	2304      	movcc	r3, #4
 8007d08:	50ca      	str	r2, [r1, r3]
 8007d0a:	b10a      	cbz	r2, 8007d10 <__lshift+0xa4>
 8007d0c:	f108 0602 	add.w	r6, r8, #2
 8007d10:	3e01      	subs	r6, #1
 8007d12:	4638      	mov	r0, r7
 8007d14:	612e      	str	r6, [r5, #16]
 8007d16:	4621      	mov	r1, r4
 8007d18:	f7ff fdda 	bl	80078d0 <_Bfree>
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d22:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d26:	3301      	adds	r3, #1
 8007d28:	e7c5      	b.n	8007cb6 <__lshift+0x4a>
 8007d2a:	3904      	subs	r1, #4
 8007d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d30:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d34:	459c      	cmp	ip, r3
 8007d36:	d8f9      	bhi.n	8007d2c <__lshift+0xc0>
 8007d38:	e7ea      	b.n	8007d10 <__lshift+0xa4>
 8007d3a:	bf00      	nop
 8007d3c:	08008bc0 	.word	0x08008bc0
 8007d40:	08008bd1 	.word	0x08008bd1

08007d44 <__mcmp>:
 8007d44:	690a      	ldr	r2, [r1, #16]
 8007d46:	4603      	mov	r3, r0
 8007d48:	6900      	ldr	r0, [r0, #16]
 8007d4a:	1a80      	subs	r0, r0, r2
 8007d4c:	b530      	push	{r4, r5, lr}
 8007d4e:	d10e      	bne.n	8007d6e <__mcmp+0x2a>
 8007d50:	3314      	adds	r3, #20
 8007d52:	3114      	adds	r1, #20
 8007d54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d64:	4295      	cmp	r5, r2
 8007d66:	d003      	beq.n	8007d70 <__mcmp+0x2c>
 8007d68:	d205      	bcs.n	8007d76 <__mcmp+0x32>
 8007d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d6e:	bd30      	pop	{r4, r5, pc}
 8007d70:	42a3      	cmp	r3, r4
 8007d72:	d3f3      	bcc.n	8007d5c <__mcmp+0x18>
 8007d74:	e7fb      	b.n	8007d6e <__mcmp+0x2a>
 8007d76:	2001      	movs	r0, #1
 8007d78:	e7f9      	b.n	8007d6e <__mcmp+0x2a>
	...

08007d7c <__mdiff>:
 8007d7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d80:	4689      	mov	r9, r1
 8007d82:	4606      	mov	r6, r0
 8007d84:	4611      	mov	r1, r2
 8007d86:	4648      	mov	r0, r9
 8007d88:	4614      	mov	r4, r2
 8007d8a:	f7ff ffdb 	bl	8007d44 <__mcmp>
 8007d8e:	1e05      	subs	r5, r0, #0
 8007d90:	d112      	bne.n	8007db8 <__mdiff+0x3c>
 8007d92:	4629      	mov	r1, r5
 8007d94:	4630      	mov	r0, r6
 8007d96:	f7ff fd5b 	bl	8007850 <_Balloc>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	b928      	cbnz	r0, 8007daa <__mdiff+0x2e>
 8007d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8007e9c <__mdiff+0x120>)
 8007da0:	f240 2137 	movw	r1, #567	@ 0x237
 8007da4:	483e      	ldr	r0, [pc, #248]	@ (8007ea0 <__mdiff+0x124>)
 8007da6:	f000 fb03 	bl	80083b0 <__assert_func>
 8007daa:	2301      	movs	r3, #1
 8007dac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007db0:	4610      	mov	r0, r2
 8007db2:	b003      	add	sp, #12
 8007db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db8:	bfbc      	itt	lt
 8007dba:	464b      	movlt	r3, r9
 8007dbc:	46a1      	movlt	r9, r4
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007dc4:	bfba      	itte	lt
 8007dc6:	461c      	movlt	r4, r3
 8007dc8:	2501      	movlt	r5, #1
 8007dca:	2500      	movge	r5, #0
 8007dcc:	f7ff fd40 	bl	8007850 <_Balloc>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	b918      	cbnz	r0, 8007ddc <__mdiff+0x60>
 8007dd4:	4b31      	ldr	r3, [pc, #196]	@ (8007e9c <__mdiff+0x120>)
 8007dd6:	f240 2145 	movw	r1, #581	@ 0x245
 8007dda:	e7e3      	b.n	8007da4 <__mdiff+0x28>
 8007ddc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007de0:	6926      	ldr	r6, [r4, #16]
 8007de2:	60c5      	str	r5, [r0, #12]
 8007de4:	f109 0310 	add.w	r3, r9, #16
 8007de8:	f109 0514 	add.w	r5, r9, #20
 8007dec:	f104 0e14 	add.w	lr, r4, #20
 8007df0:	f100 0b14 	add.w	fp, r0, #20
 8007df4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007df8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007dfc:	9301      	str	r3, [sp, #4]
 8007dfe:	46d9      	mov	r9, fp
 8007e00:	f04f 0c00 	mov.w	ip, #0
 8007e04:	9b01      	ldr	r3, [sp, #4]
 8007e06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e0e:	9301      	str	r3, [sp, #4]
 8007e10:	fa1f f38a 	uxth.w	r3, sl
 8007e14:	4619      	mov	r1, r3
 8007e16:	b283      	uxth	r3, r0
 8007e18:	1acb      	subs	r3, r1, r3
 8007e1a:	0c00      	lsrs	r0, r0, #16
 8007e1c:	4463      	add	r3, ip
 8007e1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e2c:	4576      	cmp	r6, lr
 8007e2e:	f849 3b04 	str.w	r3, [r9], #4
 8007e32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e36:	d8e5      	bhi.n	8007e04 <__mdiff+0x88>
 8007e38:	1b33      	subs	r3, r6, r4
 8007e3a:	3b15      	subs	r3, #21
 8007e3c:	f023 0303 	bic.w	r3, r3, #3
 8007e40:	3415      	adds	r4, #21
 8007e42:	3304      	adds	r3, #4
 8007e44:	42a6      	cmp	r6, r4
 8007e46:	bf38      	it	cc
 8007e48:	2304      	movcc	r3, #4
 8007e4a:	441d      	add	r5, r3
 8007e4c:	445b      	add	r3, fp
 8007e4e:	461e      	mov	r6, r3
 8007e50:	462c      	mov	r4, r5
 8007e52:	4544      	cmp	r4, r8
 8007e54:	d30e      	bcc.n	8007e74 <__mdiff+0xf8>
 8007e56:	f108 0103 	add.w	r1, r8, #3
 8007e5a:	1b49      	subs	r1, r1, r5
 8007e5c:	f021 0103 	bic.w	r1, r1, #3
 8007e60:	3d03      	subs	r5, #3
 8007e62:	45a8      	cmp	r8, r5
 8007e64:	bf38      	it	cc
 8007e66:	2100      	movcc	r1, #0
 8007e68:	440b      	add	r3, r1
 8007e6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e6e:	b191      	cbz	r1, 8007e96 <__mdiff+0x11a>
 8007e70:	6117      	str	r7, [r2, #16]
 8007e72:	e79d      	b.n	8007db0 <__mdiff+0x34>
 8007e74:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e78:	46e6      	mov	lr, ip
 8007e7a:	0c08      	lsrs	r0, r1, #16
 8007e7c:	fa1c fc81 	uxtah	ip, ip, r1
 8007e80:	4471      	add	r1, lr
 8007e82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e86:	b289      	uxth	r1, r1
 8007e88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e8c:	f846 1b04 	str.w	r1, [r6], #4
 8007e90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e94:	e7dd      	b.n	8007e52 <__mdiff+0xd6>
 8007e96:	3f01      	subs	r7, #1
 8007e98:	e7e7      	b.n	8007e6a <__mdiff+0xee>
 8007e9a:	bf00      	nop
 8007e9c:	08008bc0 	.word	0x08008bc0
 8007ea0:	08008bd1 	.word	0x08008bd1

08007ea4 <__d2b>:
 8007ea4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ea8:	460f      	mov	r7, r1
 8007eaa:	2101      	movs	r1, #1
 8007eac:	ec59 8b10 	vmov	r8, r9, d0
 8007eb0:	4616      	mov	r6, r2
 8007eb2:	f7ff fccd 	bl	8007850 <_Balloc>
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	b930      	cbnz	r0, 8007ec8 <__d2b+0x24>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	4b23      	ldr	r3, [pc, #140]	@ (8007f4c <__d2b+0xa8>)
 8007ebe:	4824      	ldr	r0, [pc, #144]	@ (8007f50 <__d2b+0xac>)
 8007ec0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007ec4:	f000 fa74 	bl	80083b0 <__assert_func>
 8007ec8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ecc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ed0:	b10d      	cbz	r5, 8007ed6 <__d2b+0x32>
 8007ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	f1b8 0300 	subs.w	r3, r8, #0
 8007edc:	d023      	beq.n	8007f26 <__d2b+0x82>
 8007ede:	4668      	mov	r0, sp
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	f7ff fd7c 	bl	80079de <__lo0bits>
 8007ee6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007eea:	b1d0      	cbz	r0, 8007f22 <__d2b+0x7e>
 8007eec:	f1c0 0320 	rsb	r3, r0, #32
 8007ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef4:	430b      	orrs	r3, r1
 8007ef6:	40c2      	lsrs	r2, r0
 8007ef8:	6163      	str	r3, [r4, #20]
 8007efa:	9201      	str	r2, [sp, #4]
 8007efc:	9b01      	ldr	r3, [sp, #4]
 8007efe:	61a3      	str	r3, [r4, #24]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	bf0c      	ite	eq
 8007f04:	2201      	moveq	r2, #1
 8007f06:	2202      	movne	r2, #2
 8007f08:	6122      	str	r2, [r4, #16]
 8007f0a:	b1a5      	cbz	r5, 8007f36 <__d2b+0x92>
 8007f0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f10:	4405      	add	r5, r0
 8007f12:	603d      	str	r5, [r7, #0]
 8007f14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f18:	6030      	str	r0, [r6, #0]
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	b003      	add	sp, #12
 8007f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f22:	6161      	str	r1, [r4, #20]
 8007f24:	e7ea      	b.n	8007efc <__d2b+0x58>
 8007f26:	a801      	add	r0, sp, #4
 8007f28:	f7ff fd59 	bl	80079de <__lo0bits>
 8007f2c:	9b01      	ldr	r3, [sp, #4]
 8007f2e:	6163      	str	r3, [r4, #20]
 8007f30:	3020      	adds	r0, #32
 8007f32:	2201      	movs	r2, #1
 8007f34:	e7e8      	b.n	8007f08 <__d2b+0x64>
 8007f36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f3e:	6038      	str	r0, [r7, #0]
 8007f40:	6918      	ldr	r0, [r3, #16]
 8007f42:	f7ff fd2d 	bl	80079a0 <__hi0bits>
 8007f46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f4a:	e7e5      	b.n	8007f18 <__d2b+0x74>
 8007f4c:	08008bc0 	.word	0x08008bc0
 8007f50:	08008bd1 	.word	0x08008bd1

08007f54 <__ssputs_r>:
 8007f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f58:	688e      	ldr	r6, [r1, #8]
 8007f5a:	461f      	mov	r7, r3
 8007f5c:	42be      	cmp	r6, r7
 8007f5e:	680b      	ldr	r3, [r1, #0]
 8007f60:	4682      	mov	sl, r0
 8007f62:	460c      	mov	r4, r1
 8007f64:	4690      	mov	r8, r2
 8007f66:	d82d      	bhi.n	8007fc4 <__ssputs_r+0x70>
 8007f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f70:	d026      	beq.n	8007fc0 <__ssputs_r+0x6c>
 8007f72:	6965      	ldr	r5, [r4, #20]
 8007f74:	6909      	ldr	r1, [r1, #16]
 8007f76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f7a:	eba3 0901 	sub.w	r9, r3, r1
 8007f7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f82:	1c7b      	adds	r3, r7, #1
 8007f84:	444b      	add	r3, r9
 8007f86:	106d      	asrs	r5, r5, #1
 8007f88:	429d      	cmp	r5, r3
 8007f8a:	bf38      	it	cc
 8007f8c:	461d      	movcc	r5, r3
 8007f8e:	0553      	lsls	r3, r2, #21
 8007f90:	d527      	bpl.n	8007fe2 <__ssputs_r+0x8e>
 8007f92:	4629      	mov	r1, r5
 8007f94:	f7ff fbd0 	bl	8007738 <_malloc_r>
 8007f98:	4606      	mov	r6, r0
 8007f9a:	b360      	cbz	r0, 8007ff6 <__ssputs_r+0xa2>
 8007f9c:	6921      	ldr	r1, [r4, #16]
 8007f9e:	464a      	mov	r2, r9
 8007fa0:	f7fe fcf9 	bl	8006996 <memcpy>
 8007fa4:	89a3      	ldrh	r3, [r4, #12]
 8007fa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fae:	81a3      	strh	r3, [r4, #12]
 8007fb0:	6126      	str	r6, [r4, #16]
 8007fb2:	6165      	str	r5, [r4, #20]
 8007fb4:	444e      	add	r6, r9
 8007fb6:	eba5 0509 	sub.w	r5, r5, r9
 8007fba:	6026      	str	r6, [r4, #0]
 8007fbc:	60a5      	str	r5, [r4, #8]
 8007fbe:	463e      	mov	r6, r7
 8007fc0:	42be      	cmp	r6, r7
 8007fc2:	d900      	bls.n	8007fc6 <__ssputs_r+0x72>
 8007fc4:	463e      	mov	r6, r7
 8007fc6:	6820      	ldr	r0, [r4, #0]
 8007fc8:	4632      	mov	r2, r6
 8007fca:	4641      	mov	r1, r8
 8007fcc:	f000 f9c6 	bl	800835c <memmove>
 8007fd0:	68a3      	ldr	r3, [r4, #8]
 8007fd2:	1b9b      	subs	r3, r3, r6
 8007fd4:	60a3      	str	r3, [r4, #8]
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	4433      	add	r3, r6
 8007fda:	6023      	str	r3, [r4, #0]
 8007fdc:	2000      	movs	r0, #0
 8007fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fe2:	462a      	mov	r2, r5
 8007fe4:	f000 fa28 	bl	8008438 <_realloc_r>
 8007fe8:	4606      	mov	r6, r0
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d1e0      	bne.n	8007fb0 <__ssputs_r+0x5c>
 8007fee:	6921      	ldr	r1, [r4, #16]
 8007ff0:	4650      	mov	r0, sl
 8007ff2:	f7ff fb2d 	bl	8007650 <_free_r>
 8007ff6:	230c      	movs	r3, #12
 8007ff8:	f8ca 3000 	str.w	r3, [sl]
 8007ffc:	89a3      	ldrh	r3, [r4, #12]
 8007ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008002:	81a3      	strh	r3, [r4, #12]
 8008004:	f04f 30ff 	mov.w	r0, #4294967295
 8008008:	e7e9      	b.n	8007fde <__ssputs_r+0x8a>
	...

0800800c <_svfiprintf_r>:
 800800c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008010:	4698      	mov	r8, r3
 8008012:	898b      	ldrh	r3, [r1, #12]
 8008014:	061b      	lsls	r3, r3, #24
 8008016:	b09d      	sub	sp, #116	@ 0x74
 8008018:	4607      	mov	r7, r0
 800801a:	460d      	mov	r5, r1
 800801c:	4614      	mov	r4, r2
 800801e:	d510      	bpl.n	8008042 <_svfiprintf_r+0x36>
 8008020:	690b      	ldr	r3, [r1, #16]
 8008022:	b973      	cbnz	r3, 8008042 <_svfiprintf_r+0x36>
 8008024:	2140      	movs	r1, #64	@ 0x40
 8008026:	f7ff fb87 	bl	8007738 <_malloc_r>
 800802a:	6028      	str	r0, [r5, #0]
 800802c:	6128      	str	r0, [r5, #16]
 800802e:	b930      	cbnz	r0, 800803e <_svfiprintf_r+0x32>
 8008030:	230c      	movs	r3, #12
 8008032:	603b      	str	r3, [r7, #0]
 8008034:	f04f 30ff 	mov.w	r0, #4294967295
 8008038:	b01d      	add	sp, #116	@ 0x74
 800803a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803e:	2340      	movs	r3, #64	@ 0x40
 8008040:	616b      	str	r3, [r5, #20]
 8008042:	2300      	movs	r3, #0
 8008044:	9309      	str	r3, [sp, #36]	@ 0x24
 8008046:	2320      	movs	r3, #32
 8008048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800804c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008050:	2330      	movs	r3, #48	@ 0x30
 8008052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80081f0 <_svfiprintf_r+0x1e4>
 8008056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800805a:	f04f 0901 	mov.w	r9, #1
 800805e:	4623      	mov	r3, r4
 8008060:	469a      	mov	sl, r3
 8008062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008066:	b10a      	cbz	r2, 800806c <_svfiprintf_r+0x60>
 8008068:	2a25      	cmp	r2, #37	@ 0x25
 800806a:	d1f9      	bne.n	8008060 <_svfiprintf_r+0x54>
 800806c:	ebba 0b04 	subs.w	fp, sl, r4
 8008070:	d00b      	beq.n	800808a <_svfiprintf_r+0x7e>
 8008072:	465b      	mov	r3, fp
 8008074:	4622      	mov	r2, r4
 8008076:	4629      	mov	r1, r5
 8008078:	4638      	mov	r0, r7
 800807a:	f7ff ff6b 	bl	8007f54 <__ssputs_r>
 800807e:	3001      	adds	r0, #1
 8008080:	f000 80a7 	beq.w	80081d2 <_svfiprintf_r+0x1c6>
 8008084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008086:	445a      	add	r2, fp
 8008088:	9209      	str	r2, [sp, #36]	@ 0x24
 800808a:	f89a 3000 	ldrb.w	r3, [sl]
 800808e:	2b00      	cmp	r3, #0
 8008090:	f000 809f 	beq.w	80081d2 <_svfiprintf_r+0x1c6>
 8008094:	2300      	movs	r3, #0
 8008096:	f04f 32ff 	mov.w	r2, #4294967295
 800809a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800809e:	f10a 0a01 	add.w	sl, sl, #1
 80080a2:	9304      	str	r3, [sp, #16]
 80080a4:	9307      	str	r3, [sp, #28]
 80080a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80080ac:	4654      	mov	r4, sl
 80080ae:	2205      	movs	r2, #5
 80080b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b4:	484e      	ldr	r0, [pc, #312]	@ (80081f0 <_svfiprintf_r+0x1e4>)
 80080b6:	f7f8 f8a3 	bl	8000200 <memchr>
 80080ba:	9a04      	ldr	r2, [sp, #16]
 80080bc:	b9d8      	cbnz	r0, 80080f6 <_svfiprintf_r+0xea>
 80080be:	06d0      	lsls	r0, r2, #27
 80080c0:	bf44      	itt	mi
 80080c2:	2320      	movmi	r3, #32
 80080c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080c8:	0711      	lsls	r1, r2, #28
 80080ca:	bf44      	itt	mi
 80080cc:	232b      	movmi	r3, #43	@ 0x2b
 80080ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080d2:	f89a 3000 	ldrb.w	r3, [sl]
 80080d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80080d8:	d015      	beq.n	8008106 <_svfiprintf_r+0xfa>
 80080da:	9a07      	ldr	r2, [sp, #28]
 80080dc:	4654      	mov	r4, sl
 80080de:	2000      	movs	r0, #0
 80080e0:	f04f 0c0a 	mov.w	ip, #10
 80080e4:	4621      	mov	r1, r4
 80080e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080ea:	3b30      	subs	r3, #48	@ 0x30
 80080ec:	2b09      	cmp	r3, #9
 80080ee:	d94b      	bls.n	8008188 <_svfiprintf_r+0x17c>
 80080f0:	b1b0      	cbz	r0, 8008120 <_svfiprintf_r+0x114>
 80080f2:	9207      	str	r2, [sp, #28]
 80080f4:	e014      	b.n	8008120 <_svfiprintf_r+0x114>
 80080f6:	eba0 0308 	sub.w	r3, r0, r8
 80080fa:	fa09 f303 	lsl.w	r3, r9, r3
 80080fe:	4313      	orrs	r3, r2
 8008100:	9304      	str	r3, [sp, #16]
 8008102:	46a2      	mov	sl, r4
 8008104:	e7d2      	b.n	80080ac <_svfiprintf_r+0xa0>
 8008106:	9b03      	ldr	r3, [sp, #12]
 8008108:	1d19      	adds	r1, r3, #4
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	9103      	str	r1, [sp, #12]
 800810e:	2b00      	cmp	r3, #0
 8008110:	bfbb      	ittet	lt
 8008112:	425b      	neglt	r3, r3
 8008114:	f042 0202 	orrlt.w	r2, r2, #2
 8008118:	9307      	strge	r3, [sp, #28]
 800811a:	9307      	strlt	r3, [sp, #28]
 800811c:	bfb8      	it	lt
 800811e:	9204      	strlt	r2, [sp, #16]
 8008120:	7823      	ldrb	r3, [r4, #0]
 8008122:	2b2e      	cmp	r3, #46	@ 0x2e
 8008124:	d10a      	bne.n	800813c <_svfiprintf_r+0x130>
 8008126:	7863      	ldrb	r3, [r4, #1]
 8008128:	2b2a      	cmp	r3, #42	@ 0x2a
 800812a:	d132      	bne.n	8008192 <_svfiprintf_r+0x186>
 800812c:	9b03      	ldr	r3, [sp, #12]
 800812e:	1d1a      	adds	r2, r3, #4
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	9203      	str	r2, [sp, #12]
 8008134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008138:	3402      	adds	r4, #2
 800813a:	9305      	str	r3, [sp, #20]
 800813c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008200 <_svfiprintf_r+0x1f4>
 8008140:	7821      	ldrb	r1, [r4, #0]
 8008142:	2203      	movs	r2, #3
 8008144:	4650      	mov	r0, sl
 8008146:	f7f8 f85b 	bl	8000200 <memchr>
 800814a:	b138      	cbz	r0, 800815c <_svfiprintf_r+0x150>
 800814c:	9b04      	ldr	r3, [sp, #16]
 800814e:	eba0 000a 	sub.w	r0, r0, sl
 8008152:	2240      	movs	r2, #64	@ 0x40
 8008154:	4082      	lsls	r2, r0
 8008156:	4313      	orrs	r3, r2
 8008158:	3401      	adds	r4, #1
 800815a:	9304      	str	r3, [sp, #16]
 800815c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008160:	4824      	ldr	r0, [pc, #144]	@ (80081f4 <_svfiprintf_r+0x1e8>)
 8008162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008166:	2206      	movs	r2, #6
 8008168:	f7f8 f84a 	bl	8000200 <memchr>
 800816c:	2800      	cmp	r0, #0
 800816e:	d036      	beq.n	80081de <_svfiprintf_r+0x1d2>
 8008170:	4b21      	ldr	r3, [pc, #132]	@ (80081f8 <_svfiprintf_r+0x1ec>)
 8008172:	bb1b      	cbnz	r3, 80081bc <_svfiprintf_r+0x1b0>
 8008174:	9b03      	ldr	r3, [sp, #12]
 8008176:	3307      	adds	r3, #7
 8008178:	f023 0307 	bic.w	r3, r3, #7
 800817c:	3308      	adds	r3, #8
 800817e:	9303      	str	r3, [sp, #12]
 8008180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008182:	4433      	add	r3, r6
 8008184:	9309      	str	r3, [sp, #36]	@ 0x24
 8008186:	e76a      	b.n	800805e <_svfiprintf_r+0x52>
 8008188:	fb0c 3202 	mla	r2, ip, r2, r3
 800818c:	460c      	mov	r4, r1
 800818e:	2001      	movs	r0, #1
 8008190:	e7a8      	b.n	80080e4 <_svfiprintf_r+0xd8>
 8008192:	2300      	movs	r3, #0
 8008194:	3401      	adds	r4, #1
 8008196:	9305      	str	r3, [sp, #20]
 8008198:	4619      	mov	r1, r3
 800819a:	f04f 0c0a 	mov.w	ip, #10
 800819e:	4620      	mov	r0, r4
 80081a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081a4:	3a30      	subs	r2, #48	@ 0x30
 80081a6:	2a09      	cmp	r2, #9
 80081a8:	d903      	bls.n	80081b2 <_svfiprintf_r+0x1a6>
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d0c6      	beq.n	800813c <_svfiprintf_r+0x130>
 80081ae:	9105      	str	r1, [sp, #20]
 80081b0:	e7c4      	b.n	800813c <_svfiprintf_r+0x130>
 80081b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80081b6:	4604      	mov	r4, r0
 80081b8:	2301      	movs	r3, #1
 80081ba:	e7f0      	b.n	800819e <_svfiprintf_r+0x192>
 80081bc:	ab03      	add	r3, sp, #12
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	462a      	mov	r2, r5
 80081c2:	4b0e      	ldr	r3, [pc, #56]	@ (80081fc <_svfiprintf_r+0x1f0>)
 80081c4:	a904      	add	r1, sp, #16
 80081c6:	4638      	mov	r0, r7
 80081c8:	f7fd fe88 	bl	8005edc <_printf_float>
 80081cc:	1c42      	adds	r2, r0, #1
 80081ce:	4606      	mov	r6, r0
 80081d0:	d1d6      	bne.n	8008180 <_svfiprintf_r+0x174>
 80081d2:	89ab      	ldrh	r3, [r5, #12]
 80081d4:	065b      	lsls	r3, r3, #25
 80081d6:	f53f af2d 	bmi.w	8008034 <_svfiprintf_r+0x28>
 80081da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081dc:	e72c      	b.n	8008038 <_svfiprintf_r+0x2c>
 80081de:	ab03      	add	r3, sp, #12
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	462a      	mov	r2, r5
 80081e4:	4b05      	ldr	r3, [pc, #20]	@ (80081fc <_svfiprintf_r+0x1f0>)
 80081e6:	a904      	add	r1, sp, #16
 80081e8:	4638      	mov	r0, r7
 80081ea:	f7fe f90f 	bl	800640c <_printf_i>
 80081ee:	e7ed      	b.n	80081cc <_svfiprintf_r+0x1c0>
 80081f0:	08008d28 	.word	0x08008d28
 80081f4:	08008d32 	.word	0x08008d32
 80081f8:	08005edd 	.word	0x08005edd
 80081fc:	08007f55 	.word	0x08007f55
 8008200:	08008d2e 	.word	0x08008d2e

08008204 <__sflush_r>:
 8008204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800820c:	0716      	lsls	r6, r2, #28
 800820e:	4605      	mov	r5, r0
 8008210:	460c      	mov	r4, r1
 8008212:	d454      	bmi.n	80082be <__sflush_r+0xba>
 8008214:	684b      	ldr	r3, [r1, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	dc02      	bgt.n	8008220 <__sflush_r+0x1c>
 800821a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800821c:	2b00      	cmp	r3, #0
 800821e:	dd48      	ble.n	80082b2 <__sflush_r+0xae>
 8008220:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008222:	2e00      	cmp	r6, #0
 8008224:	d045      	beq.n	80082b2 <__sflush_r+0xae>
 8008226:	2300      	movs	r3, #0
 8008228:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800822c:	682f      	ldr	r7, [r5, #0]
 800822e:	6a21      	ldr	r1, [r4, #32]
 8008230:	602b      	str	r3, [r5, #0]
 8008232:	d030      	beq.n	8008296 <__sflush_r+0x92>
 8008234:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	0759      	lsls	r1, r3, #29
 800823a:	d505      	bpl.n	8008248 <__sflush_r+0x44>
 800823c:	6863      	ldr	r3, [r4, #4]
 800823e:	1ad2      	subs	r2, r2, r3
 8008240:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008242:	b10b      	cbz	r3, 8008248 <__sflush_r+0x44>
 8008244:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008246:	1ad2      	subs	r2, r2, r3
 8008248:	2300      	movs	r3, #0
 800824a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800824c:	6a21      	ldr	r1, [r4, #32]
 800824e:	4628      	mov	r0, r5
 8008250:	47b0      	blx	r6
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	89a3      	ldrh	r3, [r4, #12]
 8008256:	d106      	bne.n	8008266 <__sflush_r+0x62>
 8008258:	6829      	ldr	r1, [r5, #0]
 800825a:	291d      	cmp	r1, #29
 800825c:	d82b      	bhi.n	80082b6 <__sflush_r+0xb2>
 800825e:	4a2a      	ldr	r2, [pc, #168]	@ (8008308 <__sflush_r+0x104>)
 8008260:	410a      	asrs	r2, r1
 8008262:	07d6      	lsls	r6, r2, #31
 8008264:	d427      	bmi.n	80082b6 <__sflush_r+0xb2>
 8008266:	2200      	movs	r2, #0
 8008268:	6062      	str	r2, [r4, #4]
 800826a:	04d9      	lsls	r1, r3, #19
 800826c:	6922      	ldr	r2, [r4, #16]
 800826e:	6022      	str	r2, [r4, #0]
 8008270:	d504      	bpl.n	800827c <__sflush_r+0x78>
 8008272:	1c42      	adds	r2, r0, #1
 8008274:	d101      	bne.n	800827a <__sflush_r+0x76>
 8008276:	682b      	ldr	r3, [r5, #0]
 8008278:	b903      	cbnz	r3, 800827c <__sflush_r+0x78>
 800827a:	6560      	str	r0, [r4, #84]	@ 0x54
 800827c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800827e:	602f      	str	r7, [r5, #0]
 8008280:	b1b9      	cbz	r1, 80082b2 <__sflush_r+0xae>
 8008282:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008286:	4299      	cmp	r1, r3
 8008288:	d002      	beq.n	8008290 <__sflush_r+0x8c>
 800828a:	4628      	mov	r0, r5
 800828c:	f7ff f9e0 	bl	8007650 <_free_r>
 8008290:	2300      	movs	r3, #0
 8008292:	6363      	str	r3, [r4, #52]	@ 0x34
 8008294:	e00d      	b.n	80082b2 <__sflush_r+0xae>
 8008296:	2301      	movs	r3, #1
 8008298:	4628      	mov	r0, r5
 800829a:	47b0      	blx	r6
 800829c:	4602      	mov	r2, r0
 800829e:	1c50      	adds	r0, r2, #1
 80082a0:	d1c9      	bne.n	8008236 <__sflush_r+0x32>
 80082a2:	682b      	ldr	r3, [r5, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d0c6      	beq.n	8008236 <__sflush_r+0x32>
 80082a8:	2b1d      	cmp	r3, #29
 80082aa:	d001      	beq.n	80082b0 <__sflush_r+0xac>
 80082ac:	2b16      	cmp	r3, #22
 80082ae:	d11e      	bne.n	80082ee <__sflush_r+0xea>
 80082b0:	602f      	str	r7, [r5, #0]
 80082b2:	2000      	movs	r0, #0
 80082b4:	e022      	b.n	80082fc <__sflush_r+0xf8>
 80082b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082ba:	b21b      	sxth	r3, r3
 80082bc:	e01b      	b.n	80082f6 <__sflush_r+0xf2>
 80082be:	690f      	ldr	r7, [r1, #16]
 80082c0:	2f00      	cmp	r7, #0
 80082c2:	d0f6      	beq.n	80082b2 <__sflush_r+0xae>
 80082c4:	0793      	lsls	r3, r2, #30
 80082c6:	680e      	ldr	r6, [r1, #0]
 80082c8:	bf08      	it	eq
 80082ca:	694b      	ldreq	r3, [r1, #20]
 80082cc:	600f      	str	r7, [r1, #0]
 80082ce:	bf18      	it	ne
 80082d0:	2300      	movne	r3, #0
 80082d2:	eba6 0807 	sub.w	r8, r6, r7
 80082d6:	608b      	str	r3, [r1, #8]
 80082d8:	f1b8 0f00 	cmp.w	r8, #0
 80082dc:	dde9      	ble.n	80082b2 <__sflush_r+0xae>
 80082de:	6a21      	ldr	r1, [r4, #32]
 80082e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80082e2:	4643      	mov	r3, r8
 80082e4:	463a      	mov	r2, r7
 80082e6:	4628      	mov	r0, r5
 80082e8:	47b0      	blx	r6
 80082ea:	2800      	cmp	r0, #0
 80082ec:	dc08      	bgt.n	8008300 <__sflush_r+0xfc>
 80082ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082f6:	81a3      	strh	r3, [r4, #12]
 80082f8:	f04f 30ff 	mov.w	r0, #4294967295
 80082fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008300:	4407      	add	r7, r0
 8008302:	eba8 0800 	sub.w	r8, r8, r0
 8008306:	e7e7      	b.n	80082d8 <__sflush_r+0xd4>
 8008308:	dfbffffe 	.word	0xdfbffffe

0800830c <_fflush_r>:
 800830c:	b538      	push	{r3, r4, r5, lr}
 800830e:	690b      	ldr	r3, [r1, #16]
 8008310:	4605      	mov	r5, r0
 8008312:	460c      	mov	r4, r1
 8008314:	b913      	cbnz	r3, 800831c <_fflush_r+0x10>
 8008316:	2500      	movs	r5, #0
 8008318:	4628      	mov	r0, r5
 800831a:	bd38      	pop	{r3, r4, r5, pc}
 800831c:	b118      	cbz	r0, 8008326 <_fflush_r+0x1a>
 800831e:	6a03      	ldr	r3, [r0, #32]
 8008320:	b90b      	cbnz	r3, 8008326 <_fflush_r+0x1a>
 8008322:	f7fe fa1f 	bl	8006764 <__sinit>
 8008326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d0f3      	beq.n	8008316 <_fflush_r+0xa>
 800832e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008330:	07d0      	lsls	r0, r2, #31
 8008332:	d404      	bmi.n	800833e <_fflush_r+0x32>
 8008334:	0599      	lsls	r1, r3, #22
 8008336:	d402      	bmi.n	800833e <_fflush_r+0x32>
 8008338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800833a:	f7fe fb2a 	bl	8006992 <__retarget_lock_acquire_recursive>
 800833e:	4628      	mov	r0, r5
 8008340:	4621      	mov	r1, r4
 8008342:	f7ff ff5f 	bl	8008204 <__sflush_r>
 8008346:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008348:	07da      	lsls	r2, r3, #31
 800834a:	4605      	mov	r5, r0
 800834c:	d4e4      	bmi.n	8008318 <_fflush_r+0xc>
 800834e:	89a3      	ldrh	r3, [r4, #12]
 8008350:	059b      	lsls	r3, r3, #22
 8008352:	d4e1      	bmi.n	8008318 <_fflush_r+0xc>
 8008354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008356:	f7fe fb1d 	bl	8006994 <__retarget_lock_release_recursive>
 800835a:	e7dd      	b.n	8008318 <_fflush_r+0xc>

0800835c <memmove>:
 800835c:	4288      	cmp	r0, r1
 800835e:	b510      	push	{r4, lr}
 8008360:	eb01 0402 	add.w	r4, r1, r2
 8008364:	d902      	bls.n	800836c <memmove+0x10>
 8008366:	4284      	cmp	r4, r0
 8008368:	4623      	mov	r3, r4
 800836a:	d807      	bhi.n	800837c <memmove+0x20>
 800836c:	1e43      	subs	r3, r0, #1
 800836e:	42a1      	cmp	r1, r4
 8008370:	d008      	beq.n	8008384 <memmove+0x28>
 8008372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800837a:	e7f8      	b.n	800836e <memmove+0x12>
 800837c:	4402      	add	r2, r0
 800837e:	4601      	mov	r1, r0
 8008380:	428a      	cmp	r2, r1
 8008382:	d100      	bne.n	8008386 <memmove+0x2a>
 8008384:	bd10      	pop	{r4, pc}
 8008386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800838a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800838e:	e7f7      	b.n	8008380 <memmove+0x24>

08008390 <_sbrk_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4d06      	ldr	r5, [pc, #24]	@ (80083ac <_sbrk_r+0x1c>)
 8008394:	2300      	movs	r3, #0
 8008396:	4604      	mov	r4, r0
 8008398:	4608      	mov	r0, r1
 800839a:	602b      	str	r3, [r5, #0]
 800839c:	f7f9 fc50 	bl	8001c40 <_sbrk>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d102      	bne.n	80083aa <_sbrk_r+0x1a>
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	b103      	cbz	r3, 80083aa <_sbrk_r+0x1a>
 80083a8:	6023      	str	r3, [r4, #0]
 80083aa:	bd38      	pop	{r3, r4, r5, pc}
 80083ac:	2000052c 	.word	0x2000052c

080083b0 <__assert_func>:
 80083b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083b2:	4614      	mov	r4, r2
 80083b4:	461a      	mov	r2, r3
 80083b6:	4b09      	ldr	r3, [pc, #36]	@ (80083dc <__assert_func+0x2c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4605      	mov	r5, r0
 80083bc:	68d8      	ldr	r0, [r3, #12]
 80083be:	b954      	cbnz	r4, 80083d6 <__assert_func+0x26>
 80083c0:	4b07      	ldr	r3, [pc, #28]	@ (80083e0 <__assert_func+0x30>)
 80083c2:	461c      	mov	r4, r3
 80083c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083c8:	9100      	str	r1, [sp, #0]
 80083ca:	462b      	mov	r3, r5
 80083cc:	4905      	ldr	r1, [pc, #20]	@ (80083e4 <__assert_func+0x34>)
 80083ce:	f000 f86f 	bl	80084b0 <fiprintf>
 80083d2:	f000 f87f 	bl	80084d4 <abort>
 80083d6:	4b04      	ldr	r3, [pc, #16]	@ (80083e8 <__assert_func+0x38>)
 80083d8:	e7f4      	b.n	80083c4 <__assert_func+0x14>
 80083da:	bf00      	nop
 80083dc:	200000bc 	.word	0x200000bc
 80083e0:	08008d7e 	.word	0x08008d7e
 80083e4:	08008d50 	.word	0x08008d50
 80083e8:	08008d43 	.word	0x08008d43

080083ec <_calloc_r>:
 80083ec:	b570      	push	{r4, r5, r6, lr}
 80083ee:	fba1 5402 	umull	r5, r4, r1, r2
 80083f2:	b93c      	cbnz	r4, 8008404 <_calloc_r+0x18>
 80083f4:	4629      	mov	r1, r5
 80083f6:	f7ff f99f 	bl	8007738 <_malloc_r>
 80083fa:	4606      	mov	r6, r0
 80083fc:	b928      	cbnz	r0, 800840a <_calloc_r+0x1e>
 80083fe:	2600      	movs	r6, #0
 8008400:	4630      	mov	r0, r6
 8008402:	bd70      	pop	{r4, r5, r6, pc}
 8008404:	220c      	movs	r2, #12
 8008406:	6002      	str	r2, [r0, #0]
 8008408:	e7f9      	b.n	80083fe <_calloc_r+0x12>
 800840a:	462a      	mov	r2, r5
 800840c:	4621      	mov	r1, r4
 800840e:	f7fe fa42 	bl	8006896 <memset>
 8008412:	e7f5      	b.n	8008400 <_calloc_r+0x14>

08008414 <__ascii_mbtowc>:
 8008414:	b082      	sub	sp, #8
 8008416:	b901      	cbnz	r1, 800841a <__ascii_mbtowc+0x6>
 8008418:	a901      	add	r1, sp, #4
 800841a:	b142      	cbz	r2, 800842e <__ascii_mbtowc+0x1a>
 800841c:	b14b      	cbz	r3, 8008432 <__ascii_mbtowc+0x1e>
 800841e:	7813      	ldrb	r3, [r2, #0]
 8008420:	600b      	str	r3, [r1, #0]
 8008422:	7812      	ldrb	r2, [r2, #0]
 8008424:	1e10      	subs	r0, r2, #0
 8008426:	bf18      	it	ne
 8008428:	2001      	movne	r0, #1
 800842a:	b002      	add	sp, #8
 800842c:	4770      	bx	lr
 800842e:	4610      	mov	r0, r2
 8008430:	e7fb      	b.n	800842a <__ascii_mbtowc+0x16>
 8008432:	f06f 0001 	mvn.w	r0, #1
 8008436:	e7f8      	b.n	800842a <__ascii_mbtowc+0x16>

08008438 <_realloc_r>:
 8008438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800843c:	4680      	mov	r8, r0
 800843e:	4615      	mov	r5, r2
 8008440:	460c      	mov	r4, r1
 8008442:	b921      	cbnz	r1, 800844e <_realloc_r+0x16>
 8008444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008448:	4611      	mov	r1, r2
 800844a:	f7ff b975 	b.w	8007738 <_malloc_r>
 800844e:	b92a      	cbnz	r2, 800845c <_realloc_r+0x24>
 8008450:	f7ff f8fe 	bl	8007650 <_free_r>
 8008454:	2400      	movs	r4, #0
 8008456:	4620      	mov	r0, r4
 8008458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800845c:	f000 f841 	bl	80084e2 <_malloc_usable_size_r>
 8008460:	4285      	cmp	r5, r0
 8008462:	4606      	mov	r6, r0
 8008464:	d802      	bhi.n	800846c <_realloc_r+0x34>
 8008466:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800846a:	d8f4      	bhi.n	8008456 <_realloc_r+0x1e>
 800846c:	4629      	mov	r1, r5
 800846e:	4640      	mov	r0, r8
 8008470:	f7ff f962 	bl	8007738 <_malloc_r>
 8008474:	4607      	mov	r7, r0
 8008476:	2800      	cmp	r0, #0
 8008478:	d0ec      	beq.n	8008454 <_realloc_r+0x1c>
 800847a:	42b5      	cmp	r5, r6
 800847c:	462a      	mov	r2, r5
 800847e:	4621      	mov	r1, r4
 8008480:	bf28      	it	cs
 8008482:	4632      	movcs	r2, r6
 8008484:	f7fe fa87 	bl	8006996 <memcpy>
 8008488:	4621      	mov	r1, r4
 800848a:	4640      	mov	r0, r8
 800848c:	f7ff f8e0 	bl	8007650 <_free_r>
 8008490:	463c      	mov	r4, r7
 8008492:	e7e0      	b.n	8008456 <_realloc_r+0x1e>

08008494 <__ascii_wctomb>:
 8008494:	4603      	mov	r3, r0
 8008496:	4608      	mov	r0, r1
 8008498:	b141      	cbz	r1, 80084ac <__ascii_wctomb+0x18>
 800849a:	2aff      	cmp	r2, #255	@ 0xff
 800849c:	d904      	bls.n	80084a8 <__ascii_wctomb+0x14>
 800849e:	228a      	movs	r2, #138	@ 0x8a
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	f04f 30ff 	mov.w	r0, #4294967295
 80084a6:	4770      	bx	lr
 80084a8:	700a      	strb	r2, [r1, #0]
 80084aa:	2001      	movs	r0, #1
 80084ac:	4770      	bx	lr
	...

080084b0 <fiprintf>:
 80084b0:	b40e      	push	{r1, r2, r3}
 80084b2:	b503      	push	{r0, r1, lr}
 80084b4:	4601      	mov	r1, r0
 80084b6:	ab03      	add	r3, sp, #12
 80084b8:	4805      	ldr	r0, [pc, #20]	@ (80084d0 <fiprintf+0x20>)
 80084ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80084be:	6800      	ldr	r0, [r0, #0]
 80084c0:	9301      	str	r3, [sp, #4]
 80084c2:	f000 f83f 	bl	8008544 <_vfiprintf_r>
 80084c6:	b002      	add	sp, #8
 80084c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80084cc:	b003      	add	sp, #12
 80084ce:	4770      	bx	lr
 80084d0:	200000bc 	.word	0x200000bc

080084d4 <abort>:
 80084d4:	b508      	push	{r3, lr}
 80084d6:	2006      	movs	r0, #6
 80084d8:	f000 fa08 	bl	80088ec <raise>
 80084dc:	2001      	movs	r0, #1
 80084de:	f7f9 fb36 	bl	8001b4e <_exit>

080084e2 <_malloc_usable_size_r>:
 80084e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084e6:	1f18      	subs	r0, r3, #4
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	bfbc      	itt	lt
 80084ec:	580b      	ldrlt	r3, [r1, r0]
 80084ee:	18c0      	addlt	r0, r0, r3
 80084f0:	4770      	bx	lr

080084f2 <__sfputc_r>:
 80084f2:	6893      	ldr	r3, [r2, #8]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	b410      	push	{r4}
 80084fa:	6093      	str	r3, [r2, #8]
 80084fc:	da08      	bge.n	8008510 <__sfputc_r+0x1e>
 80084fe:	6994      	ldr	r4, [r2, #24]
 8008500:	42a3      	cmp	r3, r4
 8008502:	db01      	blt.n	8008508 <__sfputc_r+0x16>
 8008504:	290a      	cmp	r1, #10
 8008506:	d103      	bne.n	8008510 <__sfputc_r+0x1e>
 8008508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800850c:	f000 b932 	b.w	8008774 <__swbuf_r>
 8008510:	6813      	ldr	r3, [r2, #0]
 8008512:	1c58      	adds	r0, r3, #1
 8008514:	6010      	str	r0, [r2, #0]
 8008516:	7019      	strb	r1, [r3, #0]
 8008518:	4608      	mov	r0, r1
 800851a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800851e:	4770      	bx	lr

08008520 <__sfputs_r>:
 8008520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008522:	4606      	mov	r6, r0
 8008524:	460f      	mov	r7, r1
 8008526:	4614      	mov	r4, r2
 8008528:	18d5      	adds	r5, r2, r3
 800852a:	42ac      	cmp	r4, r5
 800852c:	d101      	bne.n	8008532 <__sfputs_r+0x12>
 800852e:	2000      	movs	r0, #0
 8008530:	e007      	b.n	8008542 <__sfputs_r+0x22>
 8008532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008536:	463a      	mov	r2, r7
 8008538:	4630      	mov	r0, r6
 800853a:	f7ff ffda 	bl	80084f2 <__sfputc_r>
 800853e:	1c43      	adds	r3, r0, #1
 8008540:	d1f3      	bne.n	800852a <__sfputs_r+0xa>
 8008542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008544 <_vfiprintf_r>:
 8008544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008548:	460d      	mov	r5, r1
 800854a:	b09d      	sub	sp, #116	@ 0x74
 800854c:	4614      	mov	r4, r2
 800854e:	4698      	mov	r8, r3
 8008550:	4606      	mov	r6, r0
 8008552:	b118      	cbz	r0, 800855c <_vfiprintf_r+0x18>
 8008554:	6a03      	ldr	r3, [r0, #32]
 8008556:	b90b      	cbnz	r3, 800855c <_vfiprintf_r+0x18>
 8008558:	f7fe f904 	bl	8006764 <__sinit>
 800855c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800855e:	07d9      	lsls	r1, r3, #31
 8008560:	d405      	bmi.n	800856e <_vfiprintf_r+0x2a>
 8008562:	89ab      	ldrh	r3, [r5, #12]
 8008564:	059a      	lsls	r2, r3, #22
 8008566:	d402      	bmi.n	800856e <_vfiprintf_r+0x2a>
 8008568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800856a:	f7fe fa12 	bl	8006992 <__retarget_lock_acquire_recursive>
 800856e:	89ab      	ldrh	r3, [r5, #12]
 8008570:	071b      	lsls	r3, r3, #28
 8008572:	d501      	bpl.n	8008578 <_vfiprintf_r+0x34>
 8008574:	692b      	ldr	r3, [r5, #16]
 8008576:	b99b      	cbnz	r3, 80085a0 <_vfiprintf_r+0x5c>
 8008578:	4629      	mov	r1, r5
 800857a:	4630      	mov	r0, r6
 800857c:	f000 f938 	bl	80087f0 <__swsetup_r>
 8008580:	b170      	cbz	r0, 80085a0 <_vfiprintf_r+0x5c>
 8008582:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008584:	07dc      	lsls	r4, r3, #31
 8008586:	d504      	bpl.n	8008592 <_vfiprintf_r+0x4e>
 8008588:	f04f 30ff 	mov.w	r0, #4294967295
 800858c:	b01d      	add	sp, #116	@ 0x74
 800858e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008592:	89ab      	ldrh	r3, [r5, #12]
 8008594:	0598      	lsls	r0, r3, #22
 8008596:	d4f7      	bmi.n	8008588 <_vfiprintf_r+0x44>
 8008598:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800859a:	f7fe f9fb 	bl	8006994 <__retarget_lock_release_recursive>
 800859e:	e7f3      	b.n	8008588 <_vfiprintf_r+0x44>
 80085a0:	2300      	movs	r3, #0
 80085a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80085a4:	2320      	movs	r3, #32
 80085a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80085aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80085ae:	2330      	movs	r3, #48	@ 0x30
 80085b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008760 <_vfiprintf_r+0x21c>
 80085b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085b8:	f04f 0901 	mov.w	r9, #1
 80085bc:	4623      	mov	r3, r4
 80085be:	469a      	mov	sl, r3
 80085c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085c4:	b10a      	cbz	r2, 80085ca <_vfiprintf_r+0x86>
 80085c6:	2a25      	cmp	r2, #37	@ 0x25
 80085c8:	d1f9      	bne.n	80085be <_vfiprintf_r+0x7a>
 80085ca:	ebba 0b04 	subs.w	fp, sl, r4
 80085ce:	d00b      	beq.n	80085e8 <_vfiprintf_r+0xa4>
 80085d0:	465b      	mov	r3, fp
 80085d2:	4622      	mov	r2, r4
 80085d4:	4629      	mov	r1, r5
 80085d6:	4630      	mov	r0, r6
 80085d8:	f7ff ffa2 	bl	8008520 <__sfputs_r>
 80085dc:	3001      	adds	r0, #1
 80085de:	f000 80a7 	beq.w	8008730 <_vfiprintf_r+0x1ec>
 80085e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085e4:	445a      	add	r2, fp
 80085e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80085e8:	f89a 3000 	ldrb.w	r3, [sl]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f000 809f 	beq.w	8008730 <_vfiprintf_r+0x1ec>
 80085f2:	2300      	movs	r3, #0
 80085f4:	f04f 32ff 	mov.w	r2, #4294967295
 80085f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085fc:	f10a 0a01 	add.w	sl, sl, #1
 8008600:	9304      	str	r3, [sp, #16]
 8008602:	9307      	str	r3, [sp, #28]
 8008604:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008608:	931a      	str	r3, [sp, #104]	@ 0x68
 800860a:	4654      	mov	r4, sl
 800860c:	2205      	movs	r2, #5
 800860e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008612:	4853      	ldr	r0, [pc, #332]	@ (8008760 <_vfiprintf_r+0x21c>)
 8008614:	f7f7 fdf4 	bl	8000200 <memchr>
 8008618:	9a04      	ldr	r2, [sp, #16]
 800861a:	b9d8      	cbnz	r0, 8008654 <_vfiprintf_r+0x110>
 800861c:	06d1      	lsls	r1, r2, #27
 800861e:	bf44      	itt	mi
 8008620:	2320      	movmi	r3, #32
 8008622:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008626:	0713      	lsls	r3, r2, #28
 8008628:	bf44      	itt	mi
 800862a:	232b      	movmi	r3, #43	@ 0x2b
 800862c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008630:	f89a 3000 	ldrb.w	r3, [sl]
 8008634:	2b2a      	cmp	r3, #42	@ 0x2a
 8008636:	d015      	beq.n	8008664 <_vfiprintf_r+0x120>
 8008638:	9a07      	ldr	r2, [sp, #28]
 800863a:	4654      	mov	r4, sl
 800863c:	2000      	movs	r0, #0
 800863e:	f04f 0c0a 	mov.w	ip, #10
 8008642:	4621      	mov	r1, r4
 8008644:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008648:	3b30      	subs	r3, #48	@ 0x30
 800864a:	2b09      	cmp	r3, #9
 800864c:	d94b      	bls.n	80086e6 <_vfiprintf_r+0x1a2>
 800864e:	b1b0      	cbz	r0, 800867e <_vfiprintf_r+0x13a>
 8008650:	9207      	str	r2, [sp, #28]
 8008652:	e014      	b.n	800867e <_vfiprintf_r+0x13a>
 8008654:	eba0 0308 	sub.w	r3, r0, r8
 8008658:	fa09 f303 	lsl.w	r3, r9, r3
 800865c:	4313      	orrs	r3, r2
 800865e:	9304      	str	r3, [sp, #16]
 8008660:	46a2      	mov	sl, r4
 8008662:	e7d2      	b.n	800860a <_vfiprintf_r+0xc6>
 8008664:	9b03      	ldr	r3, [sp, #12]
 8008666:	1d19      	adds	r1, r3, #4
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	9103      	str	r1, [sp, #12]
 800866c:	2b00      	cmp	r3, #0
 800866e:	bfbb      	ittet	lt
 8008670:	425b      	neglt	r3, r3
 8008672:	f042 0202 	orrlt.w	r2, r2, #2
 8008676:	9307      	strge	r3, [sp, #28]
 8008678:	9307      	strlt	r3, [sp, #28]
 800867a:	bfb8      	it	lt
 800867c:	9204      	strlt	r2, [sp, #16]
 800867e:	7823      	ldrb	r3, [r4, #0]
 8008680:	2b2e      	cmp	r3, #46	@ 0x2e
 8008682:	d10a      	bne.n	800869a <_vfiprintf_r+0x156>
 8008684:	7863      	ldrb	r3, [r4, #1]
 8008686:	2b2a      	cmp	r3, #42	@ 0x2a
 8008688:	d132      	bne.n	80086f0 <_vfiprintf_r+0x1ac>
 800868a:	9b03      	ldr	r3, [sp, #12]
 800868c:	1d1a      	adds	r2, r3, #4
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	9203      	str	r2, [sp, #12]
 8008692:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008696:	3402      	adds	r4, #2
 8008698:	9305      	str	r3, [sp, #20]
 800869a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008770 <_vfiprintf_r+0x22c>
 800869e:	7821      	ldrb	r1, [r4, #0]
 80086a0:	2203      	movs	r2, #3
 80086a2:	4650      	mov	r0, sl
 80086a4:	f7f7 fdac 	bl	8000200 <memchr>
 80086a8:	b138      	cbz	r0, 80086ba <_vfiprintf_r+0x176>
 80086aa:	9b04      	ldr	r3, [sp, #16]
 80086ac:	eba0 000a 	sub.w	r0, r0, sl
 80086b0:	2240      	movs	r2, #64	@ 0x40
 80086b2:	4082      	lsls	r2, r0
 80086b4:	4313      	orrs	r3, r2
 80086b6:	3401      	adds	r4, #1
 80086b8:	9304      	str	r3, [sp, #16]
 80086ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086be:	4829      	ldr	r0, [pc, #164]	@ (8008764 <_vfiprintf_r+0x220>)
 80086c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086c4:	2206      	movs	r2, #6
 80086c6:	f7f7 fd9b 	bl	8000200 <memchr>
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d03f      	beq.n	800874e <_vfiprintf_r+0x20a>
 80086ce:	4b26      	ldr	r3, [pc, #152]	@ (8008768 <_vfiprintf_r+0x224>)
 80086d0:	bb1b      	cbnz	r3, 800871a <_vfiprintf_r+0x1d6>
 80086d2:	9b03      	ldr	r3, [sp, #12]
 80086d4:	3307      	adds	r3, #7
 80086d6:	f023 0307 	bic.w	r3, r3, #7
 80086da:	3308      	adds	r3, #8
 80086dc:	9303      	str	r3, [sp, #12]
 80086de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086e0:	443b      	add	r3, r7
 80086e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086e4:	e76a      	b.n	80085bc <_vfiprintf_r+0x78>
 80086e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ea:	460c      	mov	r4, r1
 80086ec:	2001      	movs	r0, #1
 80086ee:	e7a8      	b.n	8008642 <_vfiprintf_r+0xfe>
 80086f0:	2300      	movs	r3, #0
 80086f2:	3401      	adds	r4, #1
 80086f4:	9305      	str	r3, [sp, #20]
 80086f6:	4619      	mov	r1, r3
 80086f8:	f04f 0c0a 	mov.w	ip, #10
 80086fc:	4620      	mov	r0, r4
 80086fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008702:	3a30      	subs	r2, #48	@ 0x30
 8008704:	2a09      	cmp	r2, #9
 8008706:	d903      	bls.n	8008710 <_vfiprintf_r+0x1cc>
 8008708:	2b00      	cmp	r3, #0
 800870a:	d0c6      	beq.n	800869a <_vfiprintf_r+0x156>
 800870c:	9105      	str	r1, [sp, #20]
 800870e:	e7c4      	b.n	800869a <_vfiprintf_r+0x156>
 8008710:	fb0c 2101 	mla	r1, ip, r1, r2
 8008714:	4604      	mov	r4, r0
 8008716:	2301      	movs	r3, #1
 8008718:	e7f0      	b.n	80086fc <_vfiprintf_r+0x1b8>
 800871a:	ab03      	add	r3, sp, #12
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	462a      	mov	r2, r5
 8008720:	4b12      	ldr	r3, [pc, #72]	@ (800876c <_vfiprintf_r+0x228>)
 8008722:	a904      	add	r1, sp, #16
 8008724:	4630      	mov	r0, r6
 8008726:	f7fd fbd9 	bl	8005edc <_printf_float>
 800872a:	4607      	mov	r7, r0
 800872c:	1c78      	adds	r0, r7, #1
 800872e:	d1d6      	bne.n	80086de <_vfiprintf_r+0x19a>
 8008730:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008732:	07d9      	lsls	r1, r3, #31
 8008734:	d405      	bmi.n	8008742 <_vfiprintf_r+0x1fe>
 8008736:	89ab      	ldrh	r3, [r5, #12]
 8008738:	059a      	lsls	r2, r3, #22
 800873a:	d402      	bmi.n	8008742 <_vfiprintf_r+0x1fe>
 800873c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800873e:	f7fe f929 	bl	8006994 <__retarget_lock_release_recursive>
 8008742:	89ab      	ldrh	r3, [r5, #12]
 8008744:	065b      	lsls	r3, r3, #25
 8008746:	f53f af1f 	bmi.w	8008588 <_vfiprintf_r+0x44>
 800874a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800874c:	e71e      	b.n	800858c <_vfiprintf_r+0x48>
 800874e:	ab03      	add	r3, sp, #12
 8008750:	9300      	str	r3, [sp, #0]
 8008752:	462a      	mov	r2, r5
 8008754:	4b05      	ldr	r3, [pc, #20]	@ (800876c <_vfiprintf_r+0x228>)
 8008756:	a904      	add	r1, sp, #16
 8008758:	4630      	mov	r0, r6
 800875a:	f7fd fe57 	bl	800640c <_printf_i>
 800875e:	e7e4      	b.n	800872a <_vfiprintf_r+0x1e6>
 8008760:	08008d28 	.word	0x08008d28
 8008764:	08008d32 	.word	0x08008d32
 8008768:	08005edd 	.word	0x08005edd
 800876c:	08008521 	.word	0x08008521
 8008770:	08008d2e 	.word	0x08008d2e

08008774 <__swbuf_r>:
 8008774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008776:	460e      	mov	r6, r1
 8008778:	4614      	mov	r4, r2
 800877a:	4605      	mov	r5, r0
 800877c:	b118      	cbz	r0, 8008786 <__swbuf_r+0x12>
 800877e:	6a03      	ldr	r3, [r0, #32]
 8008780:	b90b      	cbnz	r3, 8008786 <__swbuf_r+0x12>
 8008782:	f7fd ffef 	bl	8006764 <__sinit>
 8008786:	69a3      	ldr	r3, [r4, #24]
 8008788:	60a3      	str	r3, [r4, #8]
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	071a      	lsls	r2, r3, #28
 800878e:	d501      	bpl.n	8008794 <__swbuf_r+0x20>
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	b943      	cbnz	r3, 80087a6 <__swbuf_r+0x32>
 8008794:	4621      	mov	r1, r4
 8008796:	4628      	mov	r0, r5
 8008798:	f000 f82a 	bl	80087f0 <__swsetup_r>
 800879c:	b118      	cbz	r0, 80087a6 <__swbuf_r+0x32>
 800879e:	f04f 37ff 	mov.w	r7, #4294967295
 80087a2:	4638      	mov	r0, r7
 80087a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087a6:	6823      	ldr	r3, [r4, #0]
 80087a8:	6922      	ldr	r2, [r4, #16]
 80087aa:	1a98      	subs	r0, r3, r2
 80087ac:	6963      	ldr	r3, [r4, #20]
 80087ae:	b2f6      	uxtb	r6, r6
 80087b0:	4283      	cmp	r3, r0
 80087b2:	4637      	mov	r7, r6
 80087b4:	dc05      	bgt.n	80087c2 <__swbuf_r+0x4e>
 80087b6:	4621      	mov	r1, r4
 80087b8:	4628      	mov	r0, r5
 80087ba:	f7ff fda7 	bl	800830c <_fflush_r>
 80087be:	2800      	cmp	r0, #0
 80087c0:	d1ed      	bne.n	800879e <__swbuf_r+0x2a>
 80087c2:	68a3      	ldr	r3, [r4, #8]
 80087c4:	3b01      	subs	r3, #1
 80087c6:	60a3      	str	r3, [r4, #8]
 80087c8:	6823      	ldr	r3, [r4, #0]
 80087ca:	1c5a      	adds	r2, r3, #1
 80087cc:	6022      	str	r2, [r4, #0]
 80087ce:	701e      	strb	r6, [r3, #0]
 80087d0:	6962      	ldr	r2, [r4, #20]
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d004      	beq.n	80087e2 <__swbuf_r+0x6e>
 80087d8:	89a3      	ldrh	r3, [r4, #12]
 80087da:	07db      	lsls	r3, r3, #31
 80087dc:	d5e1      	bpl.n	80087a2 <__swbuf_r+0x2e>
 80087de:	2e0a      	cmp	r6, #10
 80087e0:	d1df      	bne.n	80087a2 <__swbuf_r+0x2e>
 80087e2:	4621      	mov	r1, r4
 80087e4:	4628      	mov	r0, r5
 80087e6:	f7ff fd91 	bl	800830c <_fflush_r>
 80087ea:	2800      	cmp	r0, #0
 80087ec:	d0d9      	beq.n	80087a2 <__swbuf_r+0x2e>
 80087ee:	e7d6      	b.n	800879e <__swbuf_r+0x2a>

080087f0 <__swsetup_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4b29      	ldr	r3, [pc, #164]	@ (8008898 <__swsetup_r+0xa8>)
 80087f4:	4605      	mov	r5, r0
 80087f6:	6818      	ldr	r0, [r3, #0]
 80087f8:	460c      	mov	r4, r1
 80087fa:	b118      	cbz	r0, 8008804 <__swsetup_r+0x14>
 80087fc:	6a03      	ldr	r3, [r0, #32]
 80087fe:	b90b      	cbnz	r3, 8008804 <__swsetup_r+0x14>
 8008800:	f7fd ffb0 	bl	8006764 <__sinit>
 8008804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008808:	0719      	lsls	r1, r3, #28
 800880a:	d422      	bmi.n	8008852 <__swsetup_r+0x62>
 800880c:	06da      	lsls	r2, r3, #27
 800880e:	d407      	bmi.n	8008820 <__swsetup_r+0x30>
 8008810:	2209      	movs	r2, #9
 8008812:	602a      	str	r2, [r5, #0]
 8008814:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008818:	81a3      	strh	r3, [r4, #12]
 800881a:	f04f 30ff 	mov.w	r0, #4294967295
 800881e:	e033      	b.n	8008888 <__swsetup_r+0x98>
 8008820:	0758      	lsls	r0, r3, #29
 8008822:	d512      	bpl.n	800884a <__swsetup_r+0x5a>
 8008824:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008826:	b141      	cbz	r1, 800883a <__swsetup_r+0x4a>
 8008828:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800882c:	4299      	cmp	r1, r3
 800882e:	d002      	beq.n	8008836 <__swsetup_r+0x46>
 8008830:	4628      	mov	r0, r5
 8008832:	f7fe ff0d 	bl	8007650 <_free_r>
 8008836:	2300      	movs	r3, #0
 8008838:	6363      	str	r3, [r4, #52]	@ 0x34
 800883a:	89a3      	ldrh	r3, [r4, #12]
 800883c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008840:	81a3      	strh	r3, [r4, #12]
 8008842:	2300      	movs	r3, #0
 8008844:	6063      	str	r3, [r4, #4]
 8008846:	6923      	ldr	r3, [r4, #16]
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	89a3      	ldrh	r3, [r4, #12]
 800884c:	f043 0308 	orr.w	r3, r3, #8
 8008850:	81a3      	strh	r3, [r4, #12]
 8008852:	6923      	ldr	r3, [r4, #16]
 8008854:	b94b      	cbnz	r3, 800886a <__swsetup_r+0x7a>
 8008856:	89a3      	ldrh	r3, [r4, #12]
 8008858:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800885c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008860:	d003      	beq.n	800886a <__swsetup_r+0x7a>
 8008862:	4621      	mov	r1, r4
 8008864:	4628      	mov	r0, r5
 8008866:	f000 f883 	bl	8008970 <__smakebuf_r>
 800886a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800886e:	f013 0201 	ands.w	r2, r3, #1
 8008872:	d00a      	beq.n	800888a <__swsetup_r+0x9a>
 8008874:	2200      	movs	r2, #0
 8008876:	60a2      	str	r2, [r4, #8]
 8008878:	6962      	ldr	r2, [r4, #20]
 800887a:	4252      	negs	r2, r2
 800887c:	61a2      	str	r2, [r4, #24]
 800887e:	6922      	ldr	r2, [r4, #16]
 8008880:	b942      	cbnz	r2, 8008894 <__swsetup_r+0xa4>
 8008882:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008886:	d1c5      	bne.n	8008814 <__swsetup_r+0x24>
 8008888:	bd38      	pop	{r3, r4, r5, pc}
 800888a:	0799      	lsls	r1, r3, #30
 800888c:	bf58      	it	pl
 800888e:	6962      	ldrpl	r2, [r4, #20]
 8008890:	60a2      	str	r2, [r4, #8]
 8008892:	e7f4      	b.n	800887e <__swsetup_r+0x8e>
 8008894:	2000      	movs	r0, #0
 8008896:	e7f7      	b.n	8008888 <__swsetup_r+0x98>
 8008898:	200000bc 	.word	0x200000bc

0800889c <_raise_r>:
 800889c:	291f      	cmp	r1, #31
 800889e:	b538      	push	{r3, r4, r5, lr}
 80088a0:	4605      	mov	r5, r0
 80088a2:	460c      	mov	r4, r1
 80088a4:	d904      	bls.n	80088b0 <_raise_r+0x14>
 80088a6:	2316      	movs	r3, #22
 80088a8:	6003      	str	r3, [r0, #0]
 80088aa:	f04f 30ff 	mov.w	r0, #4294967295
 80088ae:	bd38      	pop	{r3, r4, r5, pc}
 80088b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80088b2:	b112      	cbz	r2, 80088ba <_raise_r+0x1e>
 80088b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80088b8:	b94b      	cbnz	r3, 80088ce <_raise_r+0x32>
 80088ba:	4628      	mov	r0, r5
 80088bc:	f000 f830 	bl	8008920 <_getpid_r>
 80088c0:	4622      	mov	r2, r4
 80088c2:	4601      	mov	r1, r0
 80088c4:	4628      	mov	r0, r5
 80088c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088ca:	f000 b817 	b.w	80088fc <_kill_r>
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d00a      	beq.n	80088e8 <_raise_r+0x4c>
 80088d2:	1c59      	adds	r1, r3, #1
 80088d4:	d103      	bne.n	80088de <_raise_r+0x42>
 80088d6:	2316      	movs	r3, #22
 80088d8:	6003      	str	r3, [r0, #0]
 80088da:	2001      	movs	r0, #1
 80088dc:	e7e7      	b.n	80088ae <_raise_r+0x12>
 80088de:	2100      	movs	r1, #0
 80088e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80088e4:	4620      	mov	r0, r4
 80088e6:	4798      	blx	r3
 80088e8:	2000      	movs	r0, #0
 80088ea:	e7e0      	b.n	80088ae <_raise_r+0x12>

080088ec <raise>:
 80088ec:	4b02      	ldr	r3, [pc, #8]	@ (80088f8 <raise+0xc>)
 80088ee:	4601      	mov	r1, r0
 80088f0:	6818      	ldr	r0, [r3, #0]
 80088f2:	f7ff bfd3 	b.w	800889c <_raise_r>
 80088f6:	bf00      	nop
 80088f8:	200000bc 	.word	0x200000bc

080088fc <_kill_r>:
 80088fc:	b538      	push	{r3, r4, r5, lr}
 80088fe:	4d07      	ldr	r5, [pc, #28]	@ (800891c <_kill_r+0x20>)
 8008900:	2300      	movs	r3, #0
 8008902:	4604      	mov	r4, r0
 8008904:	4608      	mov	r0, r1
 8008906:	4611      	mov	r1, r2
 8008908:	602b      	str	r3, [r5, #0]
 800890a:	f7f9 f910 	bl	8001b2e <_kill>
 800890e:	1c43      	adds	r3, r0, #1
 8008910:	d102      	bne.n	8008918 <_kill_r+0x1c>
 8008912:	682b      	ldr	r3, [r5, #0]
 8008914:	b103      	cbz	r3, 8008918 <_kill_r+0x1c>
 8008916:	6023      	str	r3, [r4, #0]
 8008918:	bd38      	pop	{r3, r4, r5, pc}
 800891a:	bf00      	nop
 800891c:	2000052c 	.word	0x2000052c

08008920 <_getpid_r>:
 8008920:	f7f9 b8fd 	b.w	8001b1e <_getpid>

08008924 <__swhatbuf_r>:
 8008924:	b570      	push	{r4, r5, r6, lr}
 8008926:	460c      	mov	r4, r1
 8008928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800892c:	2900      	cmp	r1, #0
 800892e:	b096      	sub	sp, #88	@ 0x58
 8008930:	4615      	mov	r5, r2
 8008932:	461e      	mov	r6, r3
 8008934:	da0d      	bge.n	8008952 <__swhatbuf_r+0x2e>
 8008936:	89a3      	ldrh	r3, [r4, #12]
 8008938:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800893c:	f04f 0100 	mov.w	r1, #0
 8008940:	bf14      	ite	ne
 8008942:	2340      	movne	r3, #64	@ 0x40
 8008944:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008948:	2000      	movs	r0, #0
 800894a:	6031      	str	r1, [r6, #0]
 800894c:	602b      	str	r3, [r5, #0]
 800894e:	b016      	add	sp, #88	@ 0x58
 8008950:	bd70      	pop	{r4, r5, r6, pc}
 8008952:	466a      	mov	r2, sp
 8008954:	f000 f848 	bl	80089e8 <_fstat_r>
 8008958:	2800      	cmp	r0, #0
 800895a:	dbec      	blt.n	8008936 <__swhatbuf_r+0x12>
 800895c:	9901      	ldr	r1, [sp, #4]
 800895e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008962:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008966:	4259      	negs	r1, r3
 8008968:	4159      	adcs	r1, r3
 800896a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800896e:	e7eb      	b.n	8008948 <__swhatbuf_r+0x24>

08008970 <__smakebuf_r>:
 8008970:	898b      	ldrh	r3, [r1, #12]
 8008972:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008974:	079d      	lsls	r5, r3, #30
 8008976:	4606      	mov	r6, r0
 8008978:	460c      	mov	r4, r1
 800897a:	d507      	bpl.n	800898c <__smakebuf_r+0x1c>
 800897c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008980:	6023      	str	r3, [r4, #0]
 8008982:	6123      	str	r3, [r4, #16]
 8008984:	2301      	movs	r3, #1
 8008986:	6163      	str	r3, [r4, #20]
 8008988:	b003      	add	sp, #12
 800898a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800898c:	ab01      	add	r3, sp, #4
 800898e:	466a      	mov	r2, sp
 8008990:	f7ff ffc8 	bl	8008924 <__swhatbuf_r>
 8008994:	9f00      	ldr	r7, [sp, #0]
 8008996:	4605      	mov	r5, r0
 8008998:	4639      	mov	r1, r7
 800899a:	4630      	mov	r0, r6
 800899c:	f7fe fecc 	bl	8007738 <_malloc_r>
 80089a0:	b948      	cbnz	r0, 80089b6 <__smakebuf_r+0x46>
 80089a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089a6:	059a      	lsls	r2, r3, #22
 80089a8:	d4ee      	bmi.n	8008988 <__smakebuf_r+0x18>
 80089aa:	f023 0303 	bic.w	r3, r3, #3
 80089ae:	f043 0302 	orr.w	r3, r3, #2
 80089b2:	81a3      	strh	r3, [r4, #12]
 80089b4:	e7e2      	b.n	800897c <__smakebuf_r+0xc>
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	6020      	str	r0, [r4, #0]
 80089ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089be:	81a3      	strh	r3, [r4, #12]
 80089c0:	9b01      	ldr	r3, [sp, #4]
 80089c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80089c6:	b15b      	cbz	r3, 80089e0 <__smakebuf_r+0x70>
 80089c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089cc:	4630      	mov	r0, r6
 80089ce:	f000 f81d 	bl	8008a0c <_isatty_r>
 80089d2:	b128      	cbz	r0, 80089e0 <__smakebuf_r+0x70>
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	f023 0303 	bic.w	r3, r3, #3
 80089da:	f043 0301 	orr.w	r3, r3, #1
 80089de:	81a3      	strh	r3, [r4, #12]
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	431d      	orrs	r5, r3
 80089e4:	81a5      	strh	r5, [r4, #12]
 80089e6:	e7cf      	b.n	8008988 <__smakebuf_r+0x18>

080089e8 <_fstat_r>:
 80089e8:	b538      	push	{r3, r4, r5, lr}
 80089ea:	4d07      	ldr	r5, [pc, #28]	@ (8008a08 <_fstat_r+0x20>)
 80089ec:	2300      	movs	r3, #0
 80089ee:	4604      	mov	r4, r0
 80089f0:	4608      	mov	r0, r1
 80089f2:	4611      	mov	r1, r2
 80089f4:	602b      	str	r3, [r5, #0]
 80089f6:	f7f9 f8fa 	bl	8001bee <_fstat>
 80089fa:	1c43      	adds	r3, r0, #1
 80089fc:	d102      	bne.n	8008a04 <_fstat_r+0x1c>
 80089fe:	682b      	ldr	r3, [r5, #0]
 8008a00:	b103      	cbz	r3, 8008a04 <_fstat_r+0x1c>
 8008a02:	6023      	str	r3, [r4, #0]
 8008a04:	bd38      	pop	{r3, r4, r5, pc}
 8008a06:	bf00      	nop
 8008a08:	2000052c 	.word	0x2000052c

08008a0c <_isatty_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4d06      	ldr	r5, [pc, #24]	@ (8008a28 <_isatty_r+0x1c>)
 8008a10:	2300      	movs	r3, #0
 8008a12:	4604      	mov	r4, r0
 8008a14:	4608      	mov	r0, r1
 8008a16:	602b      	str	r3, [r5, #0]
 8008a18:	f7f9 f8f9 	bl	8001c0e <_isatty>
 8008a1c:	1c43      	adds	r3, r0, #1
 8008a1e:	d102      	bne.n	8008a26 <_isatty_r+0x1a>
 8008a20:	682b      	ldr	r3, [r5, #0]
 8008a22:	b103      	cbz	r3, 8008a26 <_isatty_r+0x1a>
 8008a24:	6023      	str	r3, [r4, #0]
 8008a26:	bd38      	pop	{r3, r4, r5, pc}
 8008a28:	2000052c 	.word	0x2000052c

08008a2c <_init>:
 8008a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2e:	bf00      	nop
 8008a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a32:	bc08      	pop	{r3}
 8008a34:	469e      	mov	lr, r3
 8008a36:	4770      	bx	lr

08008a38 <_fini>:
 8008a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3a:	bf00      	nop
 8008a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a3e:	bc08      	pop	{r3}
 8008a40:	469e      	mov	lr, r3
 8008a42:	4770      	bx	lr
