#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 18 05:45:37 2020
# Process ID: 1657
# Current directory: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0_ex
# Command line: vivado -notrace -source /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0_ex/vivado.log
# Journal file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
open_checkpoint /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/soc_basesoc___main__/gateware/top_route.dcp
close_project
open_checkpoint /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/netv2/soc_basesoc_netv2/gateware/top_route.dcp
