<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.3.144.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 19 00:44:18 2018


Command Line:  synthesis -f kilsyth_bootloader_lattice.synproj -gui -msgset /home/konrad/dev/Kilsyth/gateware/bootloader/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-12F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-12F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = kilsyth_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/konrad/dev/Kilsyth/gateware/bootloader (searchpath added)
-p /usr/local/diamond/3.10_x64/ispfpga/sa5p00/data (searchpath added)
-p /home/konrad/dev/Kilsyth/gateware/bootloader/bootloader (searchpath added)
-p /home/konrad/dev/Kilsyth/gateware/bootloader (searchpath added)
Verilog design file = /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v
NGD file = kilsyth_bootloader.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): kilsyth_top
INFO - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(3): compiling module kilsyth_top. VERI-1018
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(47): using initial value of ft_txe_n since it is never assigned. VERI-1220
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(49): using initial value of ft_rxf_n since it is never assigned. VERI-1220
WARNING - synthesis: /home/konrad/dev/Kilsyth/gateware/bootloader/src/kilsyth_top.v(54): expression size 32 truncated to fit in target size 26. VERI-1209
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Top-level module name = kilsyth_top.
WARNING - synthesis: Initial value found on net pwr will be ignored due to unrecognized driver type
######## Converting I/O port io_ft_data[15] to input.
######## Converting I/O port io_ft_data[14] to input.
######## Converting I/O port io_ft_data[13] to input.
######## Converting I/O port io_ft_data[12] to input.
######## Converting I/O port io_ft_data[11] to input.
######## Converting I/O port io_ft_data[10] to input.
######## Converting I/O port io_ft_data[9] to input.
######## Converting I/O port io_ft_data[8] to input.
######## Converting I/O port io_ft_data[7] to input.
######## Converting I/O port io_ft_data[6] to input.
######## Converting I/O port io_ft_data[5] to input.
######## Converting I/O port io_ft_data[4] to input.
######## Converting I/O port io_ft_data[3] to input.
######## Converting I/O port io_ft_data[2] to input.
######## Converting I/O port io_ft_data[1] to input.
######## Converting I/O port io_ft_data[0] to input.
######## Converting I/O port io_ft_gpio1 to input.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in kilsyth_top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file kilsyth_bootloader.ngd.

################### Begin Area Report (kilsyth_top)######################
Number of register bits => 32 of 12687 (0 % )
CCU2C => 13
FD1S3AX => 32
GSR => 1
IB => 24
LUT4 => 7
OB => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : i_clk16_c, loads : 31
  Net : i_ft_clk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : counter_23, loads : 2
  Net : io_ft_data_c_15, loads : 1
  Net : io_ft_data_c_14, loads : 1
  Net : io_ft_data_c_13, loads : 1
  Net : io_ft_data_c_12, loads : 1
  Net : io_ft_data_c_11, loads : 1
  Net : io_ft_data_c_10, loads : 1
  Net : io_ft_data_c_9, loads : 1
  Net : io_ft_data_c_8, loads : 1
  Net : io_ft_data_c_7, loads : 1
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets i_ft_clk_c]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets i_clk16_c]               |  200.000 MHz|  271.592 MHz|    14  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 207.602  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.458  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
