

================================================================
== Vivado HLS Report for 'epacket_gen'
================================================================
* Date:           Tue Mar  9 11:03:06 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Packet_gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvd1760-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.102|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     109|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      87|    -|
|Register         |        -|      -|      288|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      288|     196|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_93_p2                |     +    |      0|  0|  23|          16|           1|
    |ret_V_fu_72_p2                    |     +    |      0|  0|  24|          17|           2|
    |dout_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |dout_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |dout_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |dout_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |dout_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |dout_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_86_p2               |   icmp   |      0|  0|  20|          17|          17|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln21_fu_99_p3              |  select  |      0|  0|  16|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 109|          60|          28|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm           |  15|          3|    2|          6|
    |dout_TDATA_blk_n          |   9|          2|    1|          2|
    |dout_V_data_V_1_data_out  |   9|          2|  128|        256|
    |dout_V_data_V_1_state     |  15|          3|    2|          6|
    |dout_V_keep_V_1_state     |  15|          3|    2|          6|
    |dout_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dout_V_last_V_1_state     |  15|          3|    2|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  87|         18|  138|        284|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm            |    1|   0|    1|          0|
    |ap_CS_iter1_fsm            |    2|   0|    2|          0|
    |dout_V_data_V_1_payload_A  |  128|   0|  128|          0|
    |dout_V_data_V_1_payload_B  |  128|   0|  128|          0|
    |dout_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |dout_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |dout_V_data_V_1_state      |    2|   0|    2|          0|
    |dout_V_keep_V_1_sel_rd     |    1|   0|    1|          0|
    |dout_V_keep_V_1_state      |    2|   0|    2|          0|
    |dout_V_last_V_1_payload_A  |    1|   0|    1|          0|
    |dout_V_last_V_1_payload_B  |    1|   0|    1|          0|
    |dout_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |dout_V_last_V_1_sel_wr     |    1|   0|    1|          0|
    |dout_V_last_V_1_state      |    2|   0|    2|          0|
    |message_V                  |   16|   0|   16|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  288|   0|  288|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_rst_n     |  in |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_done      | out |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  epacket_gen  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  epacket_gen  | return value |
|dout_TREADY  |  in |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TVALID  | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TLAST   | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TDATA   | out |  128|    axis    | dout_V_data_V |    pointer   |
|dout_TKEEP   | out |   16|    axis    | dout_V_keep_V |    pointer   |
|count_V      |  in |   16|   ap_none  |    count_V    |    scalar    |
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%count_V_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %count_V)"   --->   Operation 3 'read' 'count_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i16 %count_V_read to i17" [Packet_gen/epacket_gen.cpp:21]   --->   Operation 4 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.83ns)   --->   "%ret_V = add i17 %zext_ln215, -1" [Packet_gen/epacket_gen.cpp:21]   --->   Operation 5 'add' 'ret_V' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%message_V_load = load i16* @message_V, align 2" [Packet_gen/epacket_gen.cpp:21]   --->   Operation 6 'load' 'message_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i16 %message_V_load to i17" [Packet_gen/epacket_gen.cpp:21]   --->   Operation 7 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.93ns)   --->   "%tmp_last_V = icmp eq i17 %zext_ln879, %ret_V" [Packet_gen/epacket_gen.cpp:21]   --->   Operation 8 'icmp' 'tmp_last_V' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.83ns)   --->   "%add_ln700 = add i16 %message_V_load, 1" [Packet_gen/epacket_gen.cpp:26]   --->   Operation 9 'add' 'add_ln700' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.32ns)   --->   "%select_ln21 = select i1 %tmp_last_V, i16 0, i16 %add_ln700" [Packet_gen/epacket_gen.cpp:21]   --->   Operation 10 'select' 'select_ln21' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i16 %select_ln21, i16* @message_V, align 2" [Packet_gen/epacket_gen.cpp:22]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_data_V = zext i16 %select_ln21 to i128" [Packet_gen/epacket_gen.cpp:30]   --->   Operation 12 'zext' 'out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %dout_V_data_V, i16* %dout_V_keep_V, i1* %dout_V_last_V, i128 %out_data_V, i16 255, i1 %tmp_last_V)" [Packet_gen/epacket_gen.cpp:33]   --->   Operation 13 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %dout_V_data_V), !map !49"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dout_V_keep_V), !map !55"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dout_V_last_V), !map !59"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %count_V), !map !63"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @epacket_gen_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %dout_V_data_V, i16* %dout_V_keep_V, i1* %dout_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Packet_gen/epacket_gen.cpp:13]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %count_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Packet_gen/epacket_gen.cpp:14]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [Packet_gen/epacket_gen.cpp:16]   --->   Operation 21 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i1P(i128* %dout_V_data_V, i16* %dout_V_keep_V, i1* %dout_V_last_V, i128 %out_data_V, i16 255, i1 %tmp_last_V)" [Packet_gen/epacket_gen.cpp:33]   --->   Operation 22 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [Packet_gen/epacket_gen.cpp:34]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dout_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ count_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ message_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count_V_read       (read         ) [ 000]
zext_ln215         (zext         ) [ 000]
ret_V              (add          ) [ 000]
message_V_load     (load         ) [ 000]
zext_ln879         (zext         ) [ 000]
tmp_last_V         (icmp         ) [ 011]
add_ln700          (add          ) [ 000]
select_ln21        (select       ) [ 000]
store_ln22         (store        ) [ 000]
out_data_V         (zext         ) [ 011]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
spectopmodule_ln0  (spectopmodule) [ 000]
specinterface_ln13 (specinterface) [ 000]
specinterface_ln14 (specinterface) [ 000]
specpipeline_ln16  (specpipeline ) [ 000]
write_ln33         (write        ) [ 000]
ret_ln34           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dout_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="count_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="message_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="epacket_gen_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="count_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="128" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="0" index="3" bw="1" slack="0"/>
<pin id="59" dir="0" index="4" bw="16" slack="0"/>
<pin id="60" dir="0" index="5" bw="9" slack="0"/>
<pin id="61" dir="0" index="6" bw="1" slack="0"/>
<pin id="62" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln215_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ret_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="message_V_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="message_V_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln879_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_last_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln700_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="select_ln21_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="16" slack="0"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln22_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="out_data_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_data_V/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="tmp_last_V_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="123" class="1005" name="out_data_V_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="128" slack="1"/>
<pin id="125" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="71"><net_src comp="48" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="2"/><net_sink comp="54" pin=6"/></net>

<net id="97"><net_src comp="78" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="86" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="93" pin="2"/><net_sink comp="99" pin=2"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="99" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="121"><net_src comp="86" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="54" pin=6"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="54" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V_data_V | {2 }
	Port: dout_V_keep_V | {2 }
	Port: dout_V_last_V | {2 }
	Port: message_V | {1 }
 - Input state : 
	Port: epacket_gen : count_V | {1 }
	Port: epacket_gen : message_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		zext_ln879 : 1
		tmp_last_V : 2
		add_ln700 : 1
		select_ln21 : 3
		store_ln22 : 4
		out_data_V : 4
		write_ln33 : 5
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       ret_V_fu_72       |    0    |    23   |
|          |     add_ln700_fu_93     |    0    |    23   |
|----------|-------------------------|---------|---------|
|   icmp   |     tmp_last_V_fu_86    |    0    |    20   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln21_fu_99    |    0    |    16   |
|----------|-------------------------|---------|---------|
|   read   | count_V_read_read_fu_48 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_54     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln215_fu_68    |    0    |    0    |
|   zext   |     zext_ln879_fu_82    |    0    |    0    |
|          |    out_data_V_fu_113    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    82   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|out_data_V_reg_123|   128  |
|tmp_last_V_reg_118|    1   |
+------------------+--------+
|       Total      |   129  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_54 |  p4  |   2  |  16  |   32   ||    9    |
| grp_write_fu_54 |  p6  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   34   ||   1.21  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   129  |   100  |
+-----------+--------+--------+--------+
