// Generated by CIRCT 42e53322a
module bsg_concentrate_static_1f(	// /tmp/tmp.LpVMQ820Tr/11113_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1f.cleaned.mlir:2:3
  input  [4:0] i,	// /tmp/tmp.LpVMQ820Tr/11113_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1f.cleaned.mlir:2:43
  output [4:0] o	// /tmp/tmp.LpVMQ820Tr/11113_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1f.cleaned.mlir:2:56
);

  assign o = i;	// /tmp/tmp.LpVMQ820Tr/11113_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1f.cleaned.mlir:3:5
endmodule

