// Seed: 253142473
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6
    , id_33,
    input id_7,
    input logic id_8,
    input logic id_9,
    output logic id_10,
    input id_11,
    input id_12,
    input id_13,
    output logic id_14,
    input id_15,
    output logic id_16,
    input logic id_17,
    input logic id_18,
    output id_19,
    output id_20,
    input id_21,
    input logic id_22,
    input id_23,
    output logic id_24,
    output id_25,
    input id_26,
    input id_27,
    input id_28,
    input id_29,
    input logic id_30,
    output id_31,
    input id_32
);
  assign id_19 = id_28;
  logic id_34;
  assign id_16 = id_21;
  assign id_20 = id_28 - 1;
  assign (weak1, highz0) id_16 = 1'd0 * 1'h0;
  logic id_35 = id_34 == id_27;
endmodule
