
4bit-sdio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0e4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  0800c2b4  0800c2b4  0000d2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cad8  0800cad8  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cad8  0800cad8  0000dad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cae0  0800cae0  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cae0  0800cae0  0000dae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cae4  0800cae4  0000dae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800cae8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008a58  2000006c  0800cb54  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008ac4  0800cb54  0000eac4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001831d  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a07  00000000  00000000  000263b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  00029dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001002  00000000  00000000  0002b2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000260ea  00000000  00000000  0002c2b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c34a  00000000  00000000  0005239c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5e09  00000000  00000000  0006e6e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001444ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ea8  00000000  00000000  00144534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0014a3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c29c 	.word	0x0800c29c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800c29c 	.word	0x0800c29c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <HAL_SPI_TxRxHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	first_half_filled = true;
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <HAL_SPI_TxRxHalfCpltCallback+0x2c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	2180      	movs	r1, #128	@ 0x80
 80005ee:	4807      	ldr	r0, [pc, #28]	@ (800060c <HAL_SPI_TxRxHalfCpltCallback+0x30>)
 80005f0:	f002 f8b4 	bl	800275c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2108      	movs	r1, #8
 80005f8:	4805      	ldr	r0, [pc, #20]	@ (8000610 <HAL_SPI_TxRxHalfCpltCallback+0x34>)
 80005fa:	f002 f8af 	bl	800275c <HAL_GPIO_WritePin>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000858 	.word	0x20000858
 800060c:	40020400 	.word	0x40020400
 8000610:	40020c00 	.word	0x40020c00

08000614 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	second_half_filled = true;
 800061c:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800061e:	2201      	movs	r2, #1
 8000620:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	4807      	ldr	r0, [pc, #28]	@ (8000644 <HAL_SPI_TxRxCpltCallback+0x30>)
 8000628:	f002 f898 	bl	800275c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2108      	movs	r1, #8
 8000630:	4805      	ldr	r0, [pc, #20]	@ (8000648 <HAL_SPI_TxRxCpltCallback+0x34>)
 8000632:	f002 f893 	bl	800275c <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000859 	.word	0x20000859
 8000644:	40020400 	.word	0x40020400
 8000648:	40020c00 	.word	0x40020c00

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000652:	f001 f921 	bl	8001898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000656:	f000 f891 	bl	800077c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 fa1f 	bl	8000a9c <MX_GPIO_Init>
  MX_DMA_Init();
 800065e:	f000 f9e5 	bl	8000a2c <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8000662:	f000 f8f7 	bl	8000854 <MX_SDIO_SD_Init>
  MX_USART3_UART_Init();
 8000666:	f000 f989 	bl	800097c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800066a:	f000 f9b1 	bl	80009d0 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 800066e:	f000 f95b 	bl	8000928 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000672:	f007 fe79 	bl	8008368 <MX_FATFS_Init>
  MX_SPI1_Init();
 8000676:	f000 f921 	bl	80008bc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
//  SDIO_SDCard_Test();
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800067a:	2201      	movs	r2, #1
 800067c:	2110      	movs	r1, #16
 800067e:	4833      	ldr	r0, [pc, #204]	@ (800074c <main+0x100>)
 8000680:	f002 f86c 	bl	800275c <HAL_GPIO_WritePin>

  printf("started SPI Transmit\n");
 8000684:	4832      	ldr	r0, [pc, #200]	@ (8000750 <main+0x104>)
 8000686:	f00b f855 	bl	800b734 <puts>
  for(int i = 0; i < SPI_BUFFER_SIZE; i++){
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	e00e      	b.n	80006ae <main+0x62>
	  spi_buffer[i] = i % 256;
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	425a      	negs	r2, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	b2d2      	uxtb	r2, r2
 8000698:	bf58      	it	pl
 800069a:	4253      	negpl	r3, r2
 800069c:	b2d9      	uxtb	r1, r3
 800069e:	4a2d      	ldr	r2, [pc, #180]	@ (8000754 <main+0x108>)
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	4413      	add	r3, r2
 80006a4:	460a      	mov	r2, r1
 80006a6:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < SPI_BUFFER_SIZE; i++){
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80006b4:	dbec      	blt.n	8000690 <main+0x44>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	printf("Hello World\n\r");

	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)){
 80006b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006ba:	4827      	ldr	r0, [pc, #156]	@ (8000758 <main+0x10c>)
 80006bc:	f002 f836 	bl	800272c <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d03b      	beq.n	800073e <main+0xf2>
		HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2101      	movs	r1, #1
 80006ca:	4824      	ldr	r0, [pc, #144]	@ (800075c <main+0x110>)
 80006cc:	f002 f846 	bl	800275c <HAL_GPIO_WritePin>
		num_errors = 0;
 80006d0:	4b23      	ldr	r3, [pc, #140]	@ (8000760 <main+0x114>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
		curr_received_num = 0;
 80006d6:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <main+0x118>)
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
		printf("running the spi transmission");
 80006dc:	4822      	ldr	r0, [pc, #136]	@ (8000768 <main+0x11c>)
 80006de:	f00a ffc1 	bl	800b664 <iprintf>
//		SPI_SDIO_Test(SPI_BUFFER_SIZE * 256);
		SPI_SDIO_Test(SPI_BUFFER_SIZE * 1000);
 80006e2:	f04f 70fa 	mov.w	r0, #32768000	@ 0x1f40000
 80006e6:	f000 facf 	bl	8000c88 <SPI_SDIO_Test>
		printf("there were %lu errors over %lu number of bytes:\n", num_errors, curr_received_num);
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <main+0x114>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a1d      	ldr	r2, [pc, #116]	@ (8000764 <main+0x118>)
 80006f0:	6812      	ldr	r2, [r2, #0]
 80006f2:	4619      	mov	r1, r3
 80006f4:	481d      	ldr	r0, [pc, #116]	@ (800076c <main+0x120>)
 80006f6:	f00a ffb5 	bl	800b664 <iprintf>
		int iteration_num = num_errors > NUM_ERRORS ? NUM_ERRORS: num_errors;
 80006fa:	4b19      	ldr	r3, [pc, #100]	@ (8000760 <main+0x114>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b64      	cmp	r3, #100	@ 0x64
 8000700:	bf28      	it	cs
 8000702:	2364      	movcs	r3, #100	@ 0x64
 8000704:	607b      	str	r3, [r7, #4]
		for (int i = 0; i < iteration_num; i++){
 8000706:	2300      	movs	r3, #0
 8000708:	60bb      	str	r3, [r7, #8]
 800070a:	e00f      	b.n	800072c <main+0xe0>
			printf("expected num: %u, actual value: %u\n", expected_num[i], errors[i]);
 800070c:	4a18      	ldr	r2, [pc, #96]	@ (8000770 <main+0x124>)
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	4413      	add	r3, r2
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	4619      	mov	r1, r3
 8000716:	4a17      	ldr	r2, [pc, #92]	@ (8000774 <main+0x128>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	4413      	add	r3, r2
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	461a      	mov	r2, r3
 8000720:	4815      	ldr	r0, [pc, #84]	@ (8000778 <main+0x12c>)
 8000722:	f00a ff9f 	bl	800b664 <iprintf>
		for (int i = 0; i < iteration_num; i++){
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	3301      	adds	r3, #1
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	68ba      	ldr	r2, [r7, #8]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	429a      	cmp	r2, r3
 8000732:	dbeb      	blt.n	800070c <main+0xc0>
		}

//		SDIO_SDCard_Test();
		HAL_Delay(1000);
 8000734:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000738:	f001 f920 	bl	800197c <HAL_Delay>
 800073c:	e7bb      	b.n	80006b6 <main+0x6a>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	2101      	movs	r1, #1
 8000742:	4806      	ldr	r0, [pc, #24]	@ (800075c <main+0x110>)
 8000744:	f002 f80a 	bl	800275c <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)){
 8000748:	e7b5      	b.n	80006b6 <main+0x6a>
 800074a:	bf00      	nop
 800074c:	40020000 	.word	0x40020000
 8000750:	0800c2b4 	.word	0x0800c2b4
 8000754:	2000085c 	.word	0x2000085c
 8000758:	40020800 	.word	0x40020800
 800075c:	40020400 	.word	0x40020400
 8000760:	20008860 	.word	0x20008860
 8000764:	2000885c 	.word	0x2000885c
 8000768:	0800c2cc 	.word	0x0800c2cc
 800076c:	0800c2ec 	.word	0x0800c2ec
 8000770:	200088c8 	.word	0x200088c8
 8000774:	20008864 	.word	0x20008864
 8000778:	0800c320 	.word	0x0800c320

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	@ 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	2234      	movs	r2, #52	@ 0x34
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f00a ffda 	bl	800b744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 0308 	add.w	r3, r7, #8
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	2300      	movs	r3, #0
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	4b29      	ldr	r3, [pc, #164]	@ (800084c <SystemClock_Config+0xd0>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a8:	4a28      	ldr	r2, [pc, #160]	@ (800084c <SystemClock_Config+0xd0>)
 80007aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b0:	4b26      	ldr	r3, [pc, #152]	@ (800084c <SystemClock_Config+0xd0>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007bc:	2300      	movs	r3, #0
 80007be:	603b      	str	r3, [r7, #0]
 80007c0:	4b23      	ldr	r3, [pc, #140]	@ (8000850 <SystemClock_Config+0xd4>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a22      	ldr	r2, [pc, #136]	@ (8000850 <SystemClock_Config+0xd4>)
 80007c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007ca:	6013      	str	r3, [r2, #0]
 80007cc:	4b20      	ldr	r3, [pc, #128]	@ (8000850 <SystemClock_Config+0xd4>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d4:	603b      	str	r3, [r7, #0]
 80007d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d8:	2301      	movs	r3, #1
 80007da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007dc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e2:	2302      	movs	r3, #2
 80007e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007ec:	2304      	movs	r3, #4
 80007ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007f0:	23a8      	movs	r3, #168	@ 0xa8
 80007f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007f8:	2307      	movs	r3, #7
 80007fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000800:	f107 031c 	add.w	r3, r7, #28
 8000804:	4618      	mov	r0, r3
 8000806:	f002 ff71 	bl	80036ec <HAL_RCC_OscConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000810:	f000 fbe6 	bl	8000fe0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000814:	230f      	movs	r3, #15
 8000816:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000818:	2302      	movs	r3, #2
 800081a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000820:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000824:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800082a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	2105      	movs	r1, #5
 8000832:	4618      	mov	r0, r3
 8000834:	f002 f8e6 	bl	8002a04 <HAL_RCC_ClockConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800083e:	f000 fbcf 	bl	8000fe0 <Error_Handler>
  }
}
 8000842:	bf00      	nop
 8000844:	3750      	adds	r7, #80	@ 0x50
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800
 8000850:	40007000 	.word	0x40007000

08000854 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000858:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 800085a:	4a17      	ldr	r2, [pc, #92]	@ (80008b8 <MX_SDIO_SD_Init+0x64>)
 800085c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 8000860:	2200      	movs	r2, #0
 8000862:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000864:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800086a:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000870:	4b10      	ldr	r3, [pc, #64]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8000876:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 8000878:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800087c:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800087e:	4b0d      	ldr	r3, [pc, #52]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  	  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000884:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  	  if(HAL_SD_Init(&hsd) != HAL_OK){
 800088a:	480a      	ldr	r0, [pc, #40]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 800088c:	f003 f9cc 	bl	8003c28 <HAL_SD_Init>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_SDIO_SD_Init+0x46>
  		  Error_Handler();
 8000896:	f000 fba3 	bl	8000fe0 <Error_Handler>
  	  }

  	  if(HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK){
 800089a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800089e:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <MX_SDIO_SD_Init+0x60>)
 80008a0:	f003 ff7c 	bl	800479c <HAL_SD_ConfigWideBusOperation>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_SDIO_SD_Init+0x5a>
  		  Error_Handler();
 80008aa:	f000 fb99 	bl	8000fe0 <Error_Handler>
  	  }

  /* USER CODE END SDIO_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	20000088 	.word	0x20000088
 80008b8:	40012c00 	.word	0x40012c00

080008bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008c0:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008c2:	4a18      	ldr	r2, [pc, #96]	@ (8000924 <MX_SPI1_Init+0x68>)
 80008c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008c6:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ce:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008f0:	2208      	movs	r2, #8
 80008f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_SPI1_Init+0x64>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <MX_SPI1_Init+0x64>)
 8000902:	2200      	movs	r2, #0
 8000904:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_SPI1_Init+0x64>)
 8000908:	220a      	movs	r2, #10
 800090a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_SPI1_Init+0x64>)
 800090e:	f004 fca0 	bl	8005252 <HAL_SPI_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000918:	f000 fb62 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200001cc 	.word	0x200001cc
 8000924:	40013000 	.word	0x40013000

08000928 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800092c:	4b11      	ldr	r3, [pc, #68]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 800092e:	4a12      	ldr	r2, [pc, #72]	@ (8000978 <MX_USART2_UART_Init+0x50>)
 8000930:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000932:	4b10      	ldr	r3, [pc, #64]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 8000934:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000938:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800093a:	4b0e      	ldr	r3, [pc, #56]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000940:	4b0c      	ldr	r3, [pc, #48]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000946:	4b0b      	ldr	r3, [pc, #44]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 8000948:	2200      	movs	r2, #0
 800094a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800094c:	4b09      	ldr	r3, [pc, #36]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 800094e:	220c      	movs	r2, #12
 8000950:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000952:	4b08      	ldr	r3, [pc, #32]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 8000954:	2200      	movs	r2, #0
 8000956:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 800095a:	2200      	movs	r2, #0
 800095c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800095e:	4805      	ldr	r0, [pc, #20]	@ (8000974 <MX_USART2_UART_Init+0x4c>)
 8000960:	f005 fc76 	bl	8006250 <HAL_UART_Init>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800096a:	f000 fb39 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	200002e4 	.word	0x200002e4
 8000978:	40004400 	.word	0x40004400

0800097c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000980:	4b11      	ldr	r3, [pc, #68]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 8000982:	4a12      	ldr	r2, [pc, #72]	@ (80009cc <MX_USART3_UART_Init+0x50>)
 8000984:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000986:	4b10      	ldr	r3, [pc, #64]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 8000988:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800098c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800098e:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000994:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 8000996:	2200      	movs	r2, #0
 8000998:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800099a:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009a0:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 80009a2:	220c      	movs	r2, #12
 80009a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009b2:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <MX_USART3_UART_Init+0x4c>)
 80009b4:	f005 fc4c 	bl	8006250 <HAL_UART_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009be:	f000 fb0f 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	2000032c 	.word	0x2000032c
 80009cc:	40004800 	.word	0x40004800

080009d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009dc:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009de:	2206      	movs	r2, #6
 80009e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009e2:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e4:	2202      	movs	r2, #2
 80009e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f0:	2202      	movs	r2, #2
 80009f2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a00:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a06:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a12:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a14:	f001 febb 	bl	800278e <HAL_PCD_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a1e:	f000 fadf 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000374 	.word	0x20000374

08000a2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b18      	ldr	r3, [pc, #96]	@ (8000a98 <MX_DMA_Init+0x6c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a17      	ldr	r2, [pc, #92]	@ (8000a98 <MX_DMA_Init+0x6c>)
 8000a3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <MX_DMA_Init+0x6c>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2038      	movs	r0, #56	@ 0x38
 8000a54:	f001 f891 	bl	8001b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a58:	2038      	movs	r0, #56	@ 0x38
 8000a5a:	f001 f8aa 	bl	8001bb2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2100      	movs	r1, #0
 8000a62:	203b      	movs	r0, #59	@ 0x3b
 8000a64:	f001 f889 	bl	8001b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000a68:	203b      	movs	r0, #59	@ 0x3b
 8000a6a:	f001 f8a2 	bl	8001bb2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	2100      	movs	r1, #0
 8000a72:	2044      	movs	r0, #68	@ 0x44
 8000a74:	f001 f881 	bl	8001b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000a78:	2044      	movs	r0, #68	@ 0x44
 8000a7a:	f001 f89a 	bl	8001bb2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2100      	movs	r1, #0
 8000a82:	2045      	movs	r0, #69	@ 0x45
 8000a84:	f001 f879 	bl	8001b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000a88:	2045      	movs	r0, #69	@ 0x45
 8000a8a:	f001 f892 	bl	8001bb2 <HAL_NVIC_EnableIRQ>

}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800

08000a9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08c      	sub	sp, #48	@ 0x30
 8000aa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa2:	f107 031c 	add.w	r3, r7, #28
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
 8000ab0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
 8000ab6:	4b65      	ldr	r3, [pc, #404]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	4a64      	ldr	r2, [pc, #400]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac2:	4b62      	ldr	r3, [pc, #392]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	61bb      	str	r3, [r7, #24]
 8000acc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	617b      	str	r3, [r7, #20]
 8000ad2:	4b5e      	ldr	r3, [pc, #376]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a5d      	ldr	r2, [pc, #372]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b5b      	ldr	r3, [pc, #364]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ae6:	617b      	str	r3, [r7, #20]
 8000ae8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	613b      	str	r3, [r7, #16]
 8000aee:	4b57      	ldr	r3, [pc, #348]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a56      	ldr	r2, [pc, #344]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b54      	ldr	r3, [pc, #336]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	613b      	str	r3, [r7, #16]
 8000b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	4b50      	ldr	r3, [pc, #320]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a4f      	ldr	r2, [pc, #316]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b10:	f043 0302 	orr.w	r3, r3, #2
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b4d      	ldr	r3, [pc, #308]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0302 	and.w	r3, r3, #2
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	4b49      	ldr	r3, [pc, #292]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a48      	ldr	r2, [pc, #288]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b2c:	f043 0308 	orr.w	r3, r3, #8
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b46      	ldr	r3, [pc, #280]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0308 	and.w	r3, r3, #8
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	4b42      	ldr	r3, [pc, #264]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a41      	ldr	r2, [pc, #260]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c4c <MX_GPIO_Init+0x1b0>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2110      	movs	r1, #16
 8000b5e:	483c      	ldr	r0, [pc, #240]	@ (8000c50 <MX_GPIO_Init+0x1b4>)
 8000b60:	f001 fdfc 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b6a:	483a      	ldr	r0, [pc, #232]	@ (8000c54 <MX_GPIO_Init+0x1b8>)
 8000b6c:	f001 fdf6 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2140      	movs	r1, #64	@ 0x40
 8000b74:	4838      	ldr	r0, [pc, #224]	@ (8000c58 <MX_GPIO_Init+0x1bc>)
 8000b76:	f001 fdf1 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2118      	movs	r1, #24
 8000b7e:	4837      	ldr	r0, [pc, #220]	@ (8000c5c <MX_GPIO_Init+0x1c0>)
 8000b80:	f001 fdec 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b8a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4831      	ldr	r0, [pc, #196]	@ (8000c60 <MX_GPIO_Init+0x1c4>)
 8000b9c:	f001 fc32 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ba0:	2308      	movs	r3, #8
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bac:	f107 031c 	add.w	r3, r7, #28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4827      	ldr	r0, [pc, #156]	@ (8000c50 <MX_GPIO_Init+0x1b4>)
 8000bb4:	f001 fc26 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bb8:	2310      	movs	r3, #16
 8000bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc8:	f107 031c 	add.w	r3, r7, #28
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4820      	ldr	r0, [pc, #128]	@ (8000c50 <MX_GPIO_Init+0x1b4>)
 8000bd0:	f001 fc18 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bd4:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be6:	f107 031c 	add.w	r3, r7, #28
 8000bea:	4619      	mov	r1, r3
 8000bec:	4819      	ldr	r0, [pc, #100]	@ (8000c54 <MX_GPIO_Init+0x1b8>)
 8000bee:	f001 fc09 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000bf2:	2340      	movs	r3, #64	@ 0x40
 8000bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	4619      	mov	r1, r3
 8000c08:	4813      	ldr	r0, [pc, #76]	@ (8000c58 <MX_GPIO_Init+0x1bc>)
 8000c0a:	f001 fbfb 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c0e:	2380      	movs	r3, #128	@ 0x80
 8000c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c1a:	f107 031c 	add.w	r3, r7, #28
 8000c1e:	4619      	mov	r1, r3
 8000c20:	480d      	ldr	r0, [pc, #52]	@ (8000c58 <MX_GPIO_Init+0x1bc>)
 8000c22:	f001 fbef 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000c26:	2318      	movs	r3, #24
 8000c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c36:	f107 031c 	add.w	r3, r7, #28
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4807      	ldr	r0, [pc, #28]	@ (8000c5c <MX_GPIO_Init+0x1c0>)
 8000c3e:	f001 fbe1 	bl	8002404 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c42:	bf00      	nop
 8000c44:	3730      	adds	r7, #48	@ 0x30
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020000 	.word	0x40020000
 8000c54:	40020400 	.word	0x40020400
 8000c58:	40021800 	.word	0x40021800
 8000c5c:	40020c00 	.word	0x40020c00
 8000c60:	40020800 	.word	0x40020800

08000c64 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]

  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000c6c:	1d39      	adds	r1, r7, #4
 8000c6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c72:	2201      	movs	r2, #1
 8000c74:	4803      	ldr	r0, [pc, #12]	@ (8000c84 <__io_putchar+0x20>)
 8000c76:	f005 fb3b 	bl	80062f0 <HAL_UART_Transmit>

  return ch;
 8000c7a:	687b      	ldr	r3, [r7, #4]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200002e4 	.word	0x200002e4

08000c88 <SPI_SDIO_Test>:

static void SPI_SDIO_Test(uint32_t num_bytes){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	f5ad 5d02 	sub.w	sp, sp, #8320	@ 0x2080
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000c96:	f843 0c84 	str.w	r0, [r3, #-132]
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
	UINT WWC;
	FATFS FatFs;
	FIL Fil;
	FRESULT FR_Status;
	FR_Status = f_mount(&FatFs, SDPath, 1);
 8000c9a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8000c9e:	f103 0308 	add.w	r3, r3, #8
 8000ca2:	3b0c      	subs	r3, #12
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	49bd      	ldr	r1, [pc, #756]	@ (8000f9c <SPI_SDIO_Test+0x314>)
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f009 ff5b 	bl	800ab64 <f_mount>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000cb4:	f102 023b 	add.w	r2, r2, #59	@ 0x3b
 8000cb8:	7013      	strb	r3, [r2, #0]
	FR_Status = f_open(&Fil, "test.bin", FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 8000cba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000cbe:	3b3c      	subs	r3, #60	@ 0x3c
 8000cc0:	220b      	movs	r2, #11
 8000cc2:	49b7      	ldr	r1, [pc, #732]	@ (8000fa0 <SPI_SDIO_Test+0x318>)
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f009 ff93 	bl	800abf0 <f_open>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000cd0:	f102 023b 	add.w	r2, r2, #59	@ 0x3b
 8000cd4:	7013      	strb	r3, [r2, #0]
	if(FR_Status != FR_OK)
 8000cd6:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000cda:	f103 033b 	add.w	r3, r3, #59	@ 0x3b
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d014      	beq.n	8000d0e <SPI_SDIO_Test+0x86>
	{
		printf("Error! While Creating/Opening A New Text File, Error Code: (%i)\r\n", FR_Status);
 8000ce4:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000ce8:	f103 033b 	add.w	r3, r3, #59	@ 0x3b
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	4619      	mov	r1, r3
 8000cf0:	48ac      	ldr	r0, [pc, #688]	@ (8000fa4 <SPI_SDIO_Test+0x31c>)
 8000cf2:	f00a fcb7 	bl	800b664 <iprintf>
		FR_Status = f_mount(NULL, "", 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	49ab      	ldr	r1, [pc, #684]	@ (8000fa8 <SPI_SDIO_Test+0x320>)
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f009 ff32 	bl	800ab64 <f_mount>
 8000d00:	4603      	mov	r3, r0
 8000d02:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000d06:	f102 023b 	add.w	r2, r2, #59	@ 0x3b
 8000d0a:	7013      	strb	r3, [r2, #0]
 8000d0c:	e140      	b.n	8000f90 <SPI_SDIO_Test+0x308>
		return;
	}

	uint8_t ackByte = 0;
 8000d0e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d12:	2200      	movs	r2, #0
 8000d14:	f803 2c7d 	strb.w	r2, [r3, #-125]
	while (ackByte != 67){
 8000d18:	e016      	b.n	8000d48 <SPI_SDIO_Test+0xc0>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2110      	movs	r1, #16
 8000d1e:	48a3      	ldr	r0, [pc, #652]	@ (8000fac <SPI_SDIO_Test+0x324>)
 8000d20:	f001 fd1c 	bl	800275c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&start_code,(uint8_t *)&ackByte, 1, 100);
 8000d24:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8000d28:	3a3d      	subs	r2, #61	@ 0x3d
 8000d2a:	2364      	movs	r3, #100	@ 0x64
 8000d2c:	9300      	str	r3, [sp, #0]
 8000d2e:	2301      	movs	r3, #1
 8000d30:	499f      	ldr	r1, [pc, #636]	@ (8000fb0 <SPI_SDIO_Test+0x328>)
 8000d32:	48a0      	ldr	r0, [pc, #640]	@ (8000fb4 <SPI_SDIO_Test+0x32c>)
 8000d34:	f004 fc5a 	bl	80055ec <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2110      	movs	r1, #16
 8000d3c:	489b      	ldr	r0, [pc, #620]	@ (8000fac <SPI_SDIO_Test+0x324>)
 8000d3e:	f001 fd0d 	bl	800275c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000d42:	200a      	movs	r0, #10
 8000d44:	f000 fe1a 	bl	800197c <HAL_Delay>
	while (ackByte != 67){
 8000d48:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d4c:	f813 3c7d 	ldrb.w	r3, [r3, #-125]
 8000d50:	2b43      	cmp	r3, #67	@ 0x43
 8000d52:	d1e2      	bne.n	8000d1a <SPI_SDIO_Test+0x92>
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
//		HAL_SPI_Receive(&hspi1,  1, 100);
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
//		HAL_Delay(10);
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2110      	movs	r1, #16
 8000d58:	4894      	ldr	r0, [pc, #592]	@ (8000fac <SPI_SDIO_Test+0x324>)
 8000d5a:	f001 fcff 	bl	800275c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&num_bytes, 4, 100);
 8000d5e:	f107 0108 	add.w	r1, r7, #8
 8000d62:	3904      	subs	r1, #4
 8000d64:	2364      	movs	r3, #100	@ 0x64
 8000d66:	2204      	movs	r2, #4
 8000d68:	4892      	ldr	r0, [pc, #584]	@ (8000fb4 <SPI_SDIO_Test+0x32c>)
 8000d6a:	f004 fafb 	bl	8005364 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2110      	movs	r1, #16
 8000d72:	488e      	ldr	r0, [pc, #568]	@ (8000fac <SPI_SDIO_Test+0x324>)
 8000d74:	f001 fcf2 	bl	800275c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000d78:	2005      	movs	r0, #5
 8000d7a:	f000 fdff 	bl	800197c <HAL_Delay>

//	else{
//	  f_write(&Fil, buffer, num_bytes, &WWC);
//	  f_close(&Fil);
//	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2108      	movs	r1, #8
 8000d82:	488d      	ldr	r0, [pc, #564]	@ (8000fb8 <SPI_SDIO_Test+0x330>)
 8000d84:	f001 fcea 	bl	800275c <HAL_GPIO_WritePin>
//	for(int i = 0; i < 256; i++){
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
//		f_write(&Fil, spi_buffer, SPI_BUFFER_SIZE , &WWC);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
//	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2110      	movs	r1, #16
 8000d8c:	4887      	ldr	r0, [pc, #540]	@ (8000fac <SPI_SDIO_Test+0x324>)
 8000d8e:	f001 fce5 	bl	800275c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t *)spi_buffer,(uint8_t *)spi_buffer, SPI_BUFFER_SIZE);
 8000d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d96:	4a89      	ldr	r2, [pc, #548]	@ (8000fbc <SPI_SDIO_Test+0x334>)
 8000d98:	4988      	ldr	r1, [pc, #544]	@ (8000fbc <SPI_SDIO_Test+0x334>)
 8000d9a:	4886      	ldr	r0, [pc, #536]	@ (8000fb4 <SPI_SDIO_Test+0x32c>)
 8000d9c:	f004 fdd0 	bl	8005940 <HAL_SPI_TransmitReceive_DMA>
	uint32_t written_bytes = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000da6:	f102 0204 	add.w	r2, r2, #4
 8000daa:	6013      	str	r3, [r2, #0]
	uint32_t start_time = HAL_GetTick();
 8000dac:	f000 fdda 	bl	8001964 <HAL_GetTick>
 8000db0:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000db4:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8000db8:	6018      	str	r0, [r3, #0]
	while ((HAL_GetTick() - start_time) < 15000 && (written_bytes < num_bytes - 1)){
 8000dba:	e0a2      	b.n	8000f02 <SPI_SDIO_Test+0x27a>
		if(first_half_filled){
 8000dbc:	4b80      	ldr	r3, [pc, #512]	@ (8000fc0 <SPI_SDIO_Test+0x338>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d045      	beq.n	8000e52 <SPI_SDIO_Test+0x1ca>
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET)
			for (int i = 0; i < HALF_SPI_BUFFER_SIZE; i += 1){
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	e02b      	b.n	8000e28 <SPI_SDIO_Test+0x1a0>
//				uint32_t curr_num = spi_buffer[i] | spi_buffer[i+1] << 8 | spi_buffer[i+2] << 16 | spi_buffer[i+3] << 24;
				if ( spi_buffer[i] != 0x35){
 8000dd0:	4a7a      	ldr	r2, [pc, #488]	@ (8000fbc <SPI_SDIO_Test+0x334>)
 8000dd2:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4413      	add	r3, r2
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b35      	cmp	r3, #53	@ 0x35
 8000dde:	d017      	beq.n	8000e10 <SPI_SDIO_Test+0x188>
					if(num_errors < NUM_ERRORS){
 8000de0:	4b78      	ldr	r3, [pc, #480]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b63      	cmp	r3, #99	@ 0x63
 8000de6:	d80e      	bhi.n	8000e06 <SPI_SDIO_Test+0x17e>
						errors[num_errors] = spi_buffer[i];
 8000de8:	4b76      	ldr	r3, [pc, #472]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4973      	ldr	r1, [pc, #460]	@ (8000fbc <SPI_SDIO_Test+0x334>)
 8000dee:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000df2:	6812      	ldr	r2, [r2, #0]
 8000df4:	440a      	add	r2, r1
 8000df6:	7811      	ldrb	r1, [r2, #0]
 8000df8:	4a73      	ldr	r2, [pc, #460]	@ (8000fc8 <SPI_SDIO_Test+0x340>)
 8000dfa:	54d1      	strb	r1, [r2, r3]
						expected_num[num_errors] = 0x35;
 8000dfc:	4b71      	ldr	r3, [pc, #452]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a72      	ldr	r2, [pc, #456]	@ (8000fcc <SPI_SDIO_Test+0x344>)
 8000e02:	2135      	movs	r1, #53	@ 0x35
 8000e04:	54d1      	strb	r1, [r2, r3]
//						curr_received_num = curr_num;
					}
					num_errors++;
 8000e06:	4b6f      	ldr	r3, [pc, #444]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	4a6d      	ldr	r2, [pc, #436]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000e0e:	6013      	str	r3, [r2, #0]
				}
				curr_received_num++;
 8000e10:	4b6f      	ldr	r3, [pc, #444]	@ (8000fd0 <SPI_SDIO_Test+0x348>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	3301      	adds	r3, #1
 8000e16:	4a6e      	ldr	r2, [pc, #440]	@ (8000fd0 <SPI_SDIO_Test+0x348>)
 8000e18:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < HALF_SPI_BUFFER_SIZE; i += 1){
 8000e1a:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	3301      	adds	r3, #1
 8000e22:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000e32:	dbcd      	blt.n	8000dd0 <SPI_SDIO_Test+0x148>
			}
//			f_write(&Fil, &spi_buffer, HALF_SPI_BUFFER_SIZE , &WWC);
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
			written_bytes += HALF_SPI_BUFFER_SIZE;
 8000e34:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e38:	f103 0304 	add.w	r3, r3, #4
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000e42:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000e46:	f102 0204 	add.w	r2, r2, #4
 8000e4a:	6013      	str	r3, [r2, #0]
			first_half_filled = false;
 8000e4c:	4b5c      	ldr	r3, [pc, #368]	@ (8000fc0 <SPI_SDIO_Test+0x338>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
		}
		if(second_half_filled){
 8000e52:	4b60      	ldr	r3, [pc, #384]	@ (8000fd4 <SPI_SDIO_Test+0x34c>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d052      	beq.n	8000f02 <SPI_SDIO_Test+0x27a>
			for (int i = HALF_SPI_BUFFER_SIZE; i < SPI_BUFFER_SIZE; i += 4){
 8000e5c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e60:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000e64:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e033      	b.n	8000ed4 <SPI_SDIO_Test+0x24c>
				if ( spi_buffer[i] != 0x35){
 8000e6c:	4a53      	ldr	r2, [pc, #332]	@ (8000fbc <SPI_SDIO_Test+0x334>)
 8000e6e:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000e72:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4413      	add	r3, r2
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b35      	cmp	r3, #53	@ 0x35
 8000e7e:	d019      	beq.n	8000eb4 <SPI_SDIO_Test+0x22c>
					if(num_errors < NUM_ERRORS){
 8000e80:	4b50      	ldr	r3, [pc, #320]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b63      	cmp	r3, #99	@ 0x63
 8000e86:	d810      	bhi.n	8000eaa <SPI_SDIO_Test+0x222>
						errors[num_errors] = spi_buffer[i];
 8000e88:	4b4e      	ldr	r3, [pc, #312]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	494b      	ldr	r1, [pc, #300]	@ (8000fbc <SPI_SDIO_Test+0x334>)
 8000e8e:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000e92:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 8000e96:	6812      	ldr	r2, [r2, #0]
 8000e98:	440a      	add	r2, r1
 8000e9a:	7811      	ldrb	r1, [r2, #0]
 8000e9c:	4a4a      	ldr	r2, [pc, #296]	@ (8000fc8 <SPI_SDIO_Test+0x340>)
 8000e9e:	54d1      	strb	r1, [r2, r3]
						expected_num[num_errors] = 0x35;
 8000ea0:	4b48      	ldr	r3, [pc, #288]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a49      	ldr	r2, [pc, #292]	@ (8000fcc <SPI_SDIO_Test+0x344>)
 8000ea6:	2135      	movs	r1, #53	@ 0x35
 8000ea8:	54d1      	strb	r1, [r2, r3]
//						curr_received_num = curr_num;
					}
					num_errors++;
 8000eaa:	4b46      	ldr	r3, [pc, #280]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	4a44      	ldr	r2, [pc, #272]	@ (8000fc4 <SPI_SDIO_Test+0x33c>)
 8000eb2:	6013      	str	r3, [r2, #0]
				}
				curr_received_num++;
 8000eb4:	4b46      	ldr	r3, [pc, #280]	@ (8000fd0 <SPI_SDIO_Test+0x348>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4a45      	ldr	r2, [pc, #276]	@ (8000fd0 <SPI_SDIO_Test+0x348>)
 8000ebc:	6013      	str	r3, [r2, #0]
			for (int i = HALF_SPI_BUFFER_SIZE; i < SPI_BUFFER_SIZE; i += 4){
 8000ebe:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000ec2:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000ece:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 8000ed2:	6013      	str	r3, [r2, #0]
 8000ed4:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000ed8:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ee2:	dbc3      	blt.n	8000e6c <SPI_SDIO_Test+0x1e4>
			}
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
//			f_write(&Fil, &spi_buffer[HALF_SPI_BUFFER_SIZE], HALF_SPI_BUFFER_SIZE , &WWC);
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
			written_bytes += HALF_SPI_BUFFER_SIZE;
 8000ee4:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000ee8:	f103 0304 	add.w	r3, r3, #4
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000ef2:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000ef6:	f102 0204 	add.w	r2, r2, #4
 8000efa:	6013      	str	r3, [r2, #0]
			second_half_filled = false;
 8000efc:	4b35      	ldr	r3, [pc, #212]	@ (8000fd4 <SPI_SDIO_Test+0x34c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	701a      	strb	r2, [r3, #0]
	while ((HAL_GetTick() - start_time) < 15000 && (written_bytes < num_bytes - 1)){
 8000f02:	f000 fd2f 	bl	8001964 <HAL_GetTick>
 8000f06:	4602      	mov	r2, r0
 8000f08:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000f0c:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d80c      	bhi.n	8000f36 <SPI_SDIO_Test+0x2ae>
 8000f1c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000f20:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8000f24:	3b01      	subs	r3, #1
 8000f26:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000f2a:	f102 0204 	add.w	r2, r2, #4
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	f4ff af43 	bcc.w	8000dbc <SPI_SDIO_Test+0x134>
		}
	}
	HAL_SPI_DMAStop(&hspi1); // Stop the clock once we have enough data
 8000f36:	481f      	ldr	r0, [pc, #124]	@ (8000fb4 <SPI_SDIO_Test+0x32c>)
 8000f38:	f004 fdfe 	bl	8005b38 <HAL_SPI_DMAStop>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	2110      	movs	r1, #16
 8000f40:	481a      	ldr	r0, [pc, #104]	@ (8000fac <SPI_SDIO_Test+0x324>)
 8000f42:	f001 fc0b 	bl	800275c <HAL_GPIO_WritePin>
	f_close(&Fil);
 8000f46:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f4a:	3b3c      	subs	r3, #60	@ 0x3c
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f00a f8a5 	bl	800b09c <f_close>

	FR_Status = f_mount(NULL, "", 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	4914      	ldr	r1, [pc, #80]	@ (8000fa8 <SPI_SDIO_Test+0x320>)
 8000f56:	2000      	movs	r0, #0
 8000f58:	f009 fe04 	bl	800ab64 <f_mount>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000f62:	f102 023b 	add.w	r2, r2, #59	@ 0x3b
 8000f66:	7013      	strb	r3, [r2, #0]
	if (FR_Status != FR_OK)
 8000f68:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000f6c:	f103 033b 	add.w	r3, r3, #59	@ 0x3b
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d009      	beq.n	8000f8a <SPI_SDIO_Test+0x302>
	{
		printf("\r\nError! While Un-mounting SD Card, Error Code: (%i)\r\n", FR_Status);
 8000f76:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000f7a:	f103 033b 	add.w	r3, r3, #59	@ 0x3b
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	4619      	mov	r1, r3
 8000f82:	4815      	ldr	r0, [pc, #84]	@ (8000fd8 <SPI_SDIO_Test+0x350>)
 8000f84:	f00a fb6e 	bl	800b664 <iprintf>
 8000f88:	e002      	b.n	8000f90 <SPI_SDIO_Test+0x308>
	}
	else{
		printf("\r\nSD Card Un-mounted Successfully! \r\n");
 8000f8a:	4814      	ldr	r0, [pc, #80]	@ (8000fdc <SPI_SDIO_Test+0x354>)
 8000f8c:	f00a fbd2 	bl	800b734 <puts>
	}

}
 8000f90:	f507 5702 	add.w	r7, r7, #8320	@ 0x2080
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20008938 	.word	0x20008938
 8000fa0:	0800c344 	.word	0x0800c344
 8000fa4:	0800c350 	.word	0x0800c350
 8000fa8:	0800c394 	.word	0x0800c394
 8000fac:	40020000 	.word	0x40020000
 8000fb0:	20000000 	.word	0x20000000
 8000fb4:	200001cc 	.word	0x200001cc
 8000fb8:	40020c00 	.word	0x40020c00
 8000fbc:	2000085c 	.word	0x2000085c
 8000fc0:	20000858 	.word	0x20000858
 8000fc4:	20008860 	.word	0x20008860
 8000fc8:	20008864 	.word	0x20008864
 8000fcc:	200088c8 	.word	0x200088c8
 8000fd0:	2000885c 	.word	0x2000885c
 8000fd4:	20000859 	.word	0x20000859
 8000fd8:	0800c398 	.word	0x0800c398
 8000fdc:	0800c3d0 	.word	0x0800c3d0

08000fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe4:	b672      	cpsid	i
}
 8000fe6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <Error_Handler+0x8>

08000fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <HAL_MspInit+0x4c>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffa:	4a0f      	ldr	r2, [pc, #60]	@ (8001038 <HAL_MspInit+0x4c>)
 8000ffc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001000:	6453      	str	r3, [r2, #68]	@ 0x44
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <HAL_MspInit+0x4c>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <HAL_MspInit+0x4c>)
 8001014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001016:	4a08      	ldr	r2, [pc, #32]	@ (8001038 <HAL_MspInit+0x4c>)
 8001018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101c:	6413      	str	r3, [r2, #64]	@ 0x40
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_MspInit+0x4c>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800

0800103c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b0a2      	sub	sp, #136	@ 0x88
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001054:	f107 0318 	add.w	r3, r7, #24
 8001058:	225c      	movs	r2, #92	@ 0x5c
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f00a fb71 	bl	800b744 <memset>
  if(hsd->Instance==SDIO)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a83      	ldr	r2, [pc, #524]	@ (8001274 <HAL_SD_MspInit+0x238>)
 8001068:	4293      	cmp	r3, r2
 800106a:	f040 80fe 	bne.w	800126a <HAL_SD_MspInit+0x22e>

    /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800106e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001072:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001074:	2300      	movs	r3, #0
 8001076:	66fb      	str	r3, [r7, #108]	@ 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001078:	2300      	movs	r3, #0
 800107a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800107c:	f107 0318 	add.w	r3, r7, #24
 8001080:	4618      	mov	r0, r3
 8001082:	f001 fdd9 	bl	8002c38 <HAL_RCCEx_PeriphCLKConfig>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 800108c:	f7ff ffa8 	bl	8000fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	4b78      	ldr	r3, [pc, #480]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 8001096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001098:	4a77      	ldr	r2, [pc, #476]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 800109a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800109e:	6453      	str	r3, [r2, #68]	@ 0x44
 80010a0:	4b75      	ldr	r3, [pc, #468]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ac:	2300      	movs	r3, #0
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	4b71      	ldr	r3, [pc, #452]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b4:	4a70      	ldr	r2, [pc, #448]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010b6:	f043 0302 	orr.w	r3, r3, #2
 80010ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80010bc:	4b6e      	ldr	r3, [pc, #440]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	613b      	str	r3, [r7, #16]
 80010c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c8:	2300      	movs	r3, #0
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d0:	4a69      	ldr	r2, [pc, #420]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010d2:	f043 0304 	orr.w	r3, r3, #4
 80010d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d8:	4b67      	ldr	r3, [pc, #412]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010dc:	f003 0304 	and.w	r3, r3, #4
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e4:	2300      	movs	r3, #0
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	4b63      	ldr	r3, [pc, #396]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ec:	4a62      	ldr	r2, [pc, #392]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010ee:	f043 0308 	orr.w	r3, r3, #8
 80010f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f4:	4b60      	ldr	r3, [pc, #384]	@ (8001278 <HAL_SD_MspInit+0x23c>)
 80010f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f8:	f003 0308 	and.w	r3, r3, #8
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC11     ------> SDIO_D3
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001100:	2306      	movs	r3, #6
 8001102:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800110c:	2303      	movs	r3, #3
 800110e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001112:	230c      	movs	r3, #12
 8001114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800111c:	4619      	mov	r1, r3
 800111e:	4857      	ldr	r0, [pc, #348]	@ (800127c <HAL_SD_MspInit+0x240>)
 8001120:	f001 f970 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001124:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001128:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001138:	230c      	movs	r3, #12
 800113a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001142:	4619      	mov	r1, r3
 8001144:	484e      	ldr	r0, [pc, #312]	@ (8001280 <HAL_SD_MspInit+0x244>)
 8001146:	f001 f95d 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800114a:	2304      	movs	r3, #4
 800114c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114e:	2302      	movs	r3, #2
 8001150:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800115c:	230c      	movs	r3, #12
 800115e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001162:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001166:	4619      	mov	r1, r3
 8001168:	4846      	ldr	r0, [pc, #280]	@ (8001284 <HAL_SD_MspInit+0x248>)
 800116a:	f001 f94b 	bl	8002404 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800116e:	4b46      	ldr	r3, [pc, #280]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 8001170:	4a46      	ldr	r2, [pc, #280]	@ (800128c <HAL_SD_MspInit+0x250>)
 8001172:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001174:	4b44      	ldr	r3, [pc, #272]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 8001176:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800117a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800117c:	4b42      	ldr	r3, [pc, #264]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 800117e:	2240      	movs	r2, #64	@ 0x40
 8001180:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001182:	4b41      	ldr	r3, [pc, #260]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001188:	4b3f      	ldr	r3, [pc, #252]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 800118a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800118e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001190:	4b3d      	ldr	r3, [pc, #244]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 8001192:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001196:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001198:	4b3b      	ldr	r3, [pc, #236]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 800119a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800119e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80011a0:	4b39      	ldr	r3, [pc, #228]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011a2:	2220      	movs	r2, #32
 80011a4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011a6:	4b38      	ldr	r3, [pc, #224]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80011ac:	4b36      	ldr	r3, [pc, #216]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011ae:	2204      	movs	r2, #4
 80011b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80011b2:	4b35      	ldr	r3, [pc, #212]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011b4:	2203      	movs	r2, #3
 80011b6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80011b8:	4b33      	ldr	r3, [pc, #204]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011ba:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80011be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80011c0:	4b31      	ldr	r3, [pc, #196]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011c2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011c6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80011c8:	482f      	ldr	r0, [pc, #188]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011ca:	f000 fd0d 	bl	8001be8 <HAL_DMA_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 80011d4:	f7ff ff04 	bl	8000fe0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a2b      	ldr	r2, [pc, #172]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011dc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011de:	4a2a      	ldr	r2, [pc, #168]	@ (8001288 <HAL_SD_MspInit+0x24c>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80011e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001290 <HAL_SD_MspInit+0x254>)
 80011e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <HAL_SD_MspInit+0x258>)
 80011e8:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80011ea:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <HAL_SD_MspInit+0x254>)
 80011ec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011f0:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011f2:	4b27      	ldr	r3, [pc, #156]	@ (8001290 <HAL_SD_MspInit+0x254>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f8:	4b25      	ldr	r3, [pc, #148]	@ (8001290 <HAL_SD_MspInit+0x254>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011fe:	4b24      	ldr	r3, [pc, #144]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001200:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001204:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001206:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001208:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800120c:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800120e:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001210:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001214:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001216:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001218:	2220      	movs	r2, #32
 800121a:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800121c:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <HAL_SD_MspInit+0x254>)
 800121e:	2200      	movs	r2, #0
 8001220:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001222:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001224:	2204      	movs	r2, #4
 8001226:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001228:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <HAL_SD_MspInit+0x254>)
 800122a:	2203      	movs	r2, #3
 800122c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001230:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001234:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001236:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001238:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800123c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800123e:	4814      	ldr	r0, [pc, #80]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001240:	f000 fcd2 	bl	8001be8 <HAL_DMA_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_SD_MspInit+0x212>
    {
      Error_Handler();
 800124a:	f7ff fec9 	bl	8000fe0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a0f      	ldr	r2, [pc, #60]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001252:	641a      	str	r2, [r3, #64]	@ 0x40
 8001254:	4a0e      	ldr	r2, [pc, #56]	@ (8001290 <HAL_SD_MspInit+0x254>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2100      	movs	r1, #0
 800125e:	2031      	movs	r0, #49	@ 0x31
 8001260:	f000 fc8b 	bl	8001b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001264:	2031      	movs	r0, #49	@ 0x31
 8001266:	f000 fca4 	bl	8001bb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 800126a:	bf00      	nop
 800126c:	3788      	adds	r7, #136	@ 0x88
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40012c00 	.word	0x40012c00
 8001278:	40023800 	.word	0x40023800
 800127c:	40020400 	.word	0x40020400
 8001280:	40020800 	.word	0x40020800
 8001284:	40020c00 	.word	0x40020c00
 8001288:	2000010c 	.word	0x2000010c
 800128c:	40026458 	.word	0x40026458
 8001290:	2000016c 	.word	0x2000016c
 8001294:	400264a0 	.word	0x400264a0

08001298 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	@ 0x28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a4c      	ldr	r2, [pc, #304]	@ (80013e8 <HAL_SPI_MspInit+0x150>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	f040 8092 	bne.w	80013e0 <HAL_SPI_MspInit+0x148>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	4b4a      	ldr	r3, [pc, #296]	@ (80013ec <HAL_SPI_MspInit+0x154>)
 80012c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c4:	4a49      	ldr	r2, [pc, #292]	@ (80013ec <HAL_SPI_MspInit+0x154>)
 80012c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80012cc:	4b47      	ldr	r3, [pc, #284]	@ (80013ec <HAL_SPI_MspInit+0x154>)
 80012ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	4b43      	ldr	r3, [pc, #268]	@ (80013ec <HAL_SPI_MspInit+0x154>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e0:	4a42      	ldr	r2, [pc, #264]	@ (80013ec <HAL_SPI_MspInit+0x154>)
 80012e2:	f043 0301 	orr.w	r3, r3, #1
 80012e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e8:	4b40      	ldr	r3, [pc, #256]	@ (80013ec <HAL_SPI_MspInit+0x154>)
 80012ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012f4:	23e0      	movs	r3, #224	@ 0xe0
 80012f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f8:	2302      	movs	r3, #2
 80012fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001300:	2303      	movs	r3, #3
 8001302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001304:	2305      	movs	r3, #5
 8001306:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001308:	f107 0314 	add.w	r3, r7, #20
 800130c:	4619      	mov	r1, r3
 800130e:	4838      	ldr	r0, [pc, #224]	@ (80013f0 <HAL_SPI_MspInit+0x158>)
 8001310:	f001 f878 	bl	8002404 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001314:	4b37      	ldr	r3, [pc, #220]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001316:	4a38      	ldr	r2, [pc, #224]	@ (80013f8 <HAL_SPI_MspInit+0x160>)
 8001318:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800131a:	4b36      	ldr	r3, [pc, #216]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 800131c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001320:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001322:	4b34      	ldr	r3, [pc, #208]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001328:	4b32      	ldr	r3, [pc, #200]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800132e:	4b31      	ldr	r3, [pc, #196]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001330:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001334:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001336:	4b2f      	ldr	r3, [pc, #188]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800133c:	4b2d      	ldr	r3, [pc, #180]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001342:	4b2c      	ldr	r3, [pc, #176]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001344:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001348:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800134a:	4b2a      	ldr	r3, [pc, #168]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 800134c:	2200      	movs	r2, #0
 800134e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001350:	4b28      	ldr	r3, [pc, #160]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001352:	2200      	movs	r2, #0
 8001354:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001356:	4827      	ldr	r0, [pc, #156]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 8001358:	f000 fc46 	bl	8001be8 <HAL_DMA_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001362:	f7ff fe3d 	bl	8000fe0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a22      	ldr	r2, [pc, #136]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 800136a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800136c:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <HAL_SPI_MspInit+0x15c>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8001372:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 8001374:	4a22      	ldr	r2, [pc, #136]	@ (8001400 <HAL_SPI_MspInit+0x168>)
 8001376:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001378:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 800137a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800137e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001380:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 8001382:	2240      	movs	r2, #64	@ 0x40
 8001384:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001386:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800138c:	4b1b      	ldr	r3, [pc, #108]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 800138e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001392:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001394:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 8001396:	2200      	movs	r2, #0
 8001398:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800139a:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80013a0:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 80013a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013a6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013a8:	4b14      	ldr	r3, [pc, #80]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013ae:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80013b4:	4811      	ldr	r0, [pc, #68]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 80013b6:	f000 fc17 	bl	8001be8 <HAL_DMA_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 80013c0:	f7ff fe0e 	bl	8000fe0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a0d      	ldr	r2, [pc, #52]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 80013c8:	649a      	str	r2, [r3, #72]	@ 0x48
 80013ca:	4a0c      	ldr	r2, [pc, #48]	@ (80013fc <HAL_SPI_MspInit+0x164>)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2100      	movs	r1, #0
 80013d4:	2023      	movs	r0, #35	@ 0x23
 80013d6:	f000 fbd0 	bl	8001b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013da:	2023      	movs	r0, #35	@ 0x23
 80013dc:	f000 fbe9 	bl	8001bb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80013e0:	bf00      	nop
 80013e2:	3728      	adds	r7, #40	@ 0x28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40013000 	.word	0x40013000
 80013ec:	40023800 	.word	0x40023800
 80013f0:	40020000 	.word	0x40020000
 80013f4:	20000224 	.word	0x20000224
 80013f8:	40026410 	.word	0x40026410
 80013fc:	20000284 	.word	0x20000284
 8001400:	40026488 	.word	0x40026488

08001404 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08c      	sub	sp, #48	@ 0x30
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a36      	ldr	r2, [pc, #216]	@ (80014fc <HAL_UART_MspInit+0xf8>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d134      	bne.n	8001490 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	4b35      	ldr	r3, [pc, #212]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	4a34      	ldr	r2, [pc, #208]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 8001430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001434:	6413      	str	r3, [r2, #64]	@ 0x40
 8001436:	4b32      	ldr	r3, [pc, #200]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	61bb      	str	r3, [r7, #24]
 8001440:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	4b2e      	ldr	r3, [pc, #184]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	4a2d      	ldr	r2, [pc, #180]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 800144c:	f043 0308 	orr.w	r3, r3, #8
 8001450:	6313      	str	r3, [r2, #48]	@ 0x30
 8001452:	4b2b      	ldr	r3, [pc, #172]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800145e:	2360      	movs	r3, #96	@ 0x60
 8001460:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800146e:	2307      	movs	r3, #7
 8001470:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001472:	f107 031c 	add.w	r3, r7, #28
 8001476:	4619      	mov	r1, r3
 8001478:	4822      	ldr	r0, [pc, #136]	@ (8001504 <HAL_UART_MspInit+0x100>)
 800147a:	f000 ffc3 	bl	8002404 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2100      	movs	r1, #0
 8001482:	2026      	movs	r0, #38	@ 0x26
 8001484:	f000 fb79 	bl	8001b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001488:	2026      	movs	r0, #38	@ 0x26
 800148a:	f000 fb92 	bl	8001bb2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800148e:	e031      	b.n	80014f4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a1c      	ldr	r2, [pc, #112]	@ (8001508 <HAL_UART_MspInit+0x104>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d12c      	bne.n	80014f4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	4a17      	ldr	r2, [pc, #92]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 80014a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a10      	ldr	r2, [pc, #64]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 80014c0:	f043 0308 	orr.w	r3, r3, #8
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <HAL_UART_MspInit+0xfc>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0308 	and.w	r3, r3, #8
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80014d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014e4:	2307      	movs	r3, #7
 80014e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014e8:	f107 031c 	add.w	r3, r7, #28
 80014ec:	4619      	mov	r1, r3
 80014ee:	4805      	ldr	r0, [pc, #20]	@ (8001504 <HAL_UART_MspInit+0x100>)
 80014f0:	f000 ff88 	bl	8002404 <HAL_GPIO_Init>
}
 80014f4:	bf00      	nop
 80014f6:	3730      	adds	r7, #48	@ 0x30
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40004400 	.word	0x40004400
 8001500:	40023800 	.word	0x40023800
 8001504:	40020c00 	.word	0x40020c00
 8001508:	40004800 	.word	0x40004800

0800150c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b0a0      	sub	sp, #128	@ 0x80
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	225c      	movs	r2, #92	@ 0x5c
 800152a:	2100      	movs	r1, #0
 800152c:	4618      	mov	r0, r3
 800152e:	f00a f909 	bl	800b744 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800153a:	d14e      	bne.n	80015da <HAL_PCD_MspInit+0xce>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800153c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001540:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001542:	2300      	movs	r3, #0
 8001544:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	4618      	mov	r0, r3
 800154c:	f001 fb74 	bl	8002c38 <HAL_RCCEx_PeriphCLKConfig>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8001556:	f7ff fd43 	bl	8000fe0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	4b21      	ldr	r3, [pc, #132]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a20      	ldr	r2, [pc, #128]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b1e      	ldr	r3, [pc, #120]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001576:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800157a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001584:	2303      	movs	r3, #3
 8001586:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001588:	230a      	movs	r3, #10
 800158a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001590:	4619      	mov	r1, r3
 8001592:	4815      	ldr	r0, [pc, #84]	@ (80015e8 <HAL_PCD_MspInit+0xdc>)
 8001594:	f000 ff36 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001598:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800159c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159e:	2300      	movs	r3, #0
 80015a0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015aa:	4619      	mov	r1, r3
 80015ac:	480e      	ldr	r0, [pc, #56]	@ (80015e8 <HAL_PCD_MspInit+0xdc>)
 80015ae:	f000 ff29 	bl	8002404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80015b2:	4b0c      	ldr	r3, [pc, #48]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 80015b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015b6:	4a0b      	ldr	r2, [pc, #44]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 80015b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	4b08      	ldr	r3, [pc, #32]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c6:	4a07      	ldr	r2, [pc, #28]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 80015c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ce:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <HAL_PCD_MspInit+0xd8>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80015da:	bf00      	nop
 80015dc:	3780      	adds	r7, #128	@ 0x80
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020000 	.word	0x40020000

080015ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <NMI_Handler+0x4>

080015f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <HardFault_Handler+0x4>

080015fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <MemManage_Handler+0x4>

08001604 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <BusFault_Handler+0x4>

0800160c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <UsageFault_Handler+0x4>

08001614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001642:	f000 f97b 	bl	800193c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001650:	4802      	ldr	r0, [pc, #8]	@ (800165c <SPI1_IRQHandler+0x10>)
 8001652:	f004 fab1 	bl	8005bb8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200001cc 	.word	0x200001cc

08001660 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001664:	4802      	ldr	r0, [pc, #8]	@ (8001670 <USART2_IRQHandler+0x10>)
 8001666:	f004 fecf 	bl	8006408 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200002e4 	.word	0x200002e4

08001674 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <SDIO_IRQHandler+0x10>)
 800167a:	f002 fd3f 	bl	80040fc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000088 	.word	0x20000088

08001688 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <DMA2_Stream0_IRQHandler+0x10>)
 800168e:	f000 fc43 	bl	8001f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000224 	.word	0x20000224

0800169c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80016a0:	4802      	ldr	r0, [pc, #8]	@ (80016ac <DMA2_Stream3_IRQHandler+0x10>)
 80016a2:	f000 fc39 	bl	8001f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	2000010c 	.word	0x2000010c

080016b0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80016b4:	4802      	ldr	r0, [pc, #8]	@ (80016c0 <DMA2_Stream5_IRQHandler+0x10>)
 80016b6:	f000 fc2f 	bl	8001f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000284 	.word	0x20000284

080016c4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80016c8:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <DMA2_Stream6_IRQHandler+0x10>)
 80016ca:	f000 fc25 	bl	8001f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	2000016c 	.word	0x2000016c

080016d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	e00a      	b.n	8001700 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ea:	f3af 8000 	nop.w
 80016ee:	4601      	mov	r1, r0
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	1c5a      	adds	r2, r3, #1
 80016f4:	60ba      	str	r2, [r7, #8]
 80016f6:	b2ca      	uxtb	r2, r1
 80016f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	3301      	adds	r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	429a      	cmp	r2, r3
 8001706:	dbf0      	blt.n	80016ea <_read+0x12>
  }

  return len;
 8001708:	687b      	ldr	r3, [r7, #4]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	e009      	b.n	8001738 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	60ba      	str	r2, [r7, #8]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fa99 	bl	8000c64 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	3301      	adds	r3, #1
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	429a      	cmp	r2, r3
 800173e:	dbf1      	blt.n	8001724 <_write+0x12>
  }
  return len;
 8001740:	687b      	ldr	r3, [r7, #4]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_close>:

int _close(int file)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001772:	605a      	str	r2, [r3, #4]
  return 0;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <_isatty>:

int _isatty(int file)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800178a:	2301      	movs	r3, #1
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
	...

080017b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017bc:	4a14      	ldr	r2, [pc, #80]	@ (8001810 <_sbrk+0x5c>)
 80017be:	4b15      	ldr	r3, [pc, #84]	@ (8001814 <_sbrk+0x60>)
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c8:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d102      	bne.n	80017d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <_sbrk+0x64>)
 80017d2:	4a12      	ldr	r2, [pc, #72]	@ (800181c <_sbrk+0x68>)
 80017d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <_sbrk+0x64>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d207      	bcs.n	80017f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017e4:	f009 ffc6 	bl	800b774 <__errno>
 80017e8:	4603      	mov	r3, r0
 80017ea:	220c      	movs	r2, #12
 80017ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017f2:	e009      	b.n	8001808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <_sbrk+0x64>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017fa:	4b07      	ldr	r3, [pc, #28]	@ (8001818 <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <_sbrk+0x64>)
 8001804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001806:	68fb      	ldr	r3, [r7, #12]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20020000 	.word	0x20020000
 8001814:	00000400 	.word	0x00000400
 8001818:	2000892c 	.word	0x2000892c
 800181c:	20008ac8 	.word	0x20008ac8

08001820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <SystemInit+0x20>)
 8001826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800182a:	4a05      	ldr	r2, [pc, #20]	@ (8001840 <SystemInit+0x20>)
 800182c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001830:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001844:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800187c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001848:	f7ff ffea 	bl	8001820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800184c:	480c      	ldr	r0, [pc, #48]	@ (8001880 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800184e:	490d      	ldr	r1, [pc, #52]	@ (8001884 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001850:	4a0d      	ldr	r2, [pc, #52]	@ (8001888 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001854:	e002      	b.n	800185c <LoopCopyDataInit>

08001856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185a:	3304      	adds	r3, #4

0800185c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800185c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800185e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001860:	d3f9      	bcc.n	8001856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001862:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001864:	4c0a      	ldr	r4, [pc, #40]	@ (8001890 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001868:	e001      	b.n	800186e <LoopFillZerobss>

0800186a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800186c:	3204      	adds	r2, #4

0800186e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800186e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001870:	d3fb      	bcc.n	800186a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001872:	f009 ff85 	bl	800b780 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001876:	f7fe fee9 	bl	800064c <main>
  bx  lr    
 800187a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800187c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001884:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001888:	0800cae8 	.word	0x0800cae8
  ldr r2, =_sbss
 800188c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001890:	20008ac4 	.word	0x20008ac4

08001894 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001894:	e7fe      	b.n	8001894 <ADC_IRQHandler>
	...

08001898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800189c:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <HAL_Init+0x40>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a0d      	ldr	r2, [pc, #52]	@ (80018d8 <HAL_Init+0x40>)
 80018a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <HAL_Init+0x40>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a0a      	ldr	r2, [pc, #40]	@ (80018d8 <HAL_Init+0x40>)
 80018ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <HAL_Init+0x40>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a07      	ldr	r2, [pc, #28]	@ (80018d8 <HAL_Init+0x40>)
 80018ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c0:	2003      	movs	r0, #3
 80018c2:	f000 f94f 	bl	8001b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f000 f808 	bl	80018dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018cc:	f7ff fb8e 	bl	8000fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023c00 	.word	0x40023c00

080018dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018e4:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <HAL_InitTick+0x54>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b12      	ldr	r3, [pc, #72]	@ (8001934 <HAL_InitTick+0x58>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4619      	mov	r1, r3
 80018ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f000 f967 	bl	8001bce <HAL_SYSTICK_Config>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e00e      	b.n	8001928 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b0f      	cmp	r3, #15
 800190e:	d80a      	bhi.n	8001926 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001910:	2200      	movs	r2, #0
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001918:	f000 f92f 	bl	8001b7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800191c:	4a06      	ldr	r2, [pc, #24]	@ (8001938 <HAL_InitTick+0x5c>)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001922:	2300      	movs	r3, #0
 8001924:	e000      	b.n	8001928 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
}
 8001928:	4618      	mov	r0, r3
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000004 	.word	0x20000004
 8001934:	2000000c 	.word	0x2000000c
 8001938:	20000008 	.word	0x20000008

0800193c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <HAL_IncTick+0x20>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_IncTick+0x24>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4413      	add	r3, r2
 800194c:	4a04      	ldr	r2, [pc, #16]	@ (8001960 <HAL_IncTick+0x24>)
 800194e:	6013      	str	r3, [r2, #0]
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	2000000c 	.word	0x2000000c
 8001960:	20008930 	.word	0x20008930

08001964 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return uwTick;
 8001968:	4b03      	ldr	r3, [pc, #12]	@ (8001978 <HAL_GetTick+0x14>)
 800196a:	681b      	ldr	r3, [r3, #0]
}
 800196c:	4618      	mov	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	20008930 	.word	0x20008930

0800197c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001984:	f7ff ffee 	bl	8001964 <HAL_GetTick>
 8001988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001994:	d005      	beq.n	80019a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001996:	4b0a      	ldr	r3, [pc, #40]	@ (80019c0 <HAL_Delay+0x44>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4413      	add	r3, r2
 80019a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019a2:	bf00      	nop
 80019a4:	f7ff ffde 	bl	8001964 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d8f7      	bhi.n	80019a4 <HAL_Delay+0x28>
  {
  }
}
 80019b4:	bf00      	nop
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	2000000c 	.word	0x2000000c

080019c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <__NVIC_SetPriorityGrouping+0x44>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019da:	68ba      	ldr	r2, [r7, #8]
 80019dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019e0:	4013      	ands	r3, r2
 80019e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019f6:	4a04      	ldr	r2, [pc, #16]	@ (8001a08 <__NVIC_SetPriorityGrouping+0x44>)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	60d3      	str	r3, [r2, #12]
}
 80019fc:	bf00      	nop
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a10:	4b04      	ldr	r3, [pc, #16]	@ (8001a24 <__NVIC_GetPriorityGrouping+0x18>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	0a1b      	lsrs	r3, r3, #8
 8001a16:	f003 0307 	and.w	r3, r3, #7
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	db0b      	blt.n	8001a52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	f003 021f 	and.w	r2, r3, #31
 8001a40:	4907      	ldr	r1, [pc, #28]	@ (8001a60 <__NVIC_EnableIRQ+0x38>)
 8001a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a46:	095b      	lsrs	r3, r3, #5
 8001a48:	2001      	movs	r0, #1
 8001a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000e100 	.word	0xe000e100

08001a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	6039      	str	r1, [r7, #0]
 8001a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	db0a      	blt.n	8001a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	490c      	ldr	r1, [pc, #48]	@ (8001ab0 <__NVIC_SetPriority+0x4c>)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	0112      	lsls	r2, r2, #4
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	440b      	add	r3, r1
 8001a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a8c:	e00a      	b.n	8001aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	4908      	ldr	r1, [pc, #32]	@ (8001ab4 <__NVIC_SetPriority+0x50>)
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	f003 030f 	and.w	r3, r3, #15
 8001a9a:	3b04      	subs	r3, #4
 8001a9c:	0112      	lsls	r2, r2, #4
 8001a9e:	b2d2      	uxtb	r2, r2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	761a      	strb	r2, [r3, #24]
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	e000e100 	.word	0xe000e100
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b089      	sub	sp, #36	@ 0x24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f1c3 0307 	rsb	r3, r3, #7
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	bf28      	it	cs
 8001ad6:	2304      	movcs	r3, #4
 8001ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3304      	adds	r3, #4
 8001ade:	2b06      	cmp	r3, #6
 8001ae0:	d902      	bls.n	8001ae8 <NVIC_EncodePriority+0x30>
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	3b03      	subs	r3, #3
 8001ae6:	e000      	b.n	8001aea <NVIC_EncodePriority+0x32>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43da      	mvns	r2, r3
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	401a      	ands	r2, r3
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0a:	43d9      	mvns	r1, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b10:	4313      	orrs	r3, r2
         );
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3724      	adds	r7, #36	@ 0x24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
	...

08001b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b30:	d301      	bcc.n	8001b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00f      	b.n	8001b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b36:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <SysTick_Config+0x40>)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b3e:	210f      	movs	r1, #15
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b44:	f7ff ff8e 	bl	8001a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <SysTick_Config+0x40>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b4e:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <SysTick_Config+0x40>)
 8001b50:	2207      	movs	r2, #7
 8001b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000e010 	.word	0xe000e010

08001b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff ff29 	bl	80019c4 <__NVIC_SetPriorityGrouping>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b086      	sub	sp, #24
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	4603      	mov	r3, r0
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
 8001b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b8c:	f7ff ff3e 	bl	8001a0c <__NVIC_GetPriorityGrouping>
 8001b90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	68b9      	ldr	r1, [r7, #8]
 8001b96:	6978      	ldr	r0, [r7, #20]
 8001b98:	f7ff ff8e 	bl	8001ab8 <NVIC_EncodePriority>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff5d 	bl	8001a64 <__NVIC_SetPriority>
}
 8001baa:	bf00      	nop
 8001bac:	3718      	adds	r7, #24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff ff31 	bl	8001a28 <__NVIC_EnableIRQ>
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ffa2 	bl	8001b20 <SysTick_Config>
 8001bdc:	4603      	mov	r3, r0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
	...

08001be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bf4:	f7ff feb6 	bl	8001964 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e099      	b.n	8001d38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2202      	movs	r2, #2
 8001c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f022 0201 	bic.w	r2, r2, #1
 8001c22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c24:	e00f      	b.n	8001c46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c26:	f7ff fe9d 	bl	8001964 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b05      	cmp	r3, #5
 8001c32:	d908      	bls.n	8001c46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2220      	movs	r2, #32
 8001c38:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e078      	b.n	8001d38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1e8      	bne.n	8001c26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	4b38      	ldr	r3, [pc, #224]	@ (8001d40 <HAL_DMA_Init+0x158>)
 8001c60:	4013      	ands	r3, r2
 8001c62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9c:	2b04      	cmp	r3, #4
 8001c9e:	d107      	bne.n	8001cb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	697a      	ldr	r2, [r7, #20]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	f023 0307 	bic.w	r3, r3, #7
 8001cc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ccc:	697a      	ldr	r2, [r7, #20]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d117      	bne.n	8001d0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00e      	beq.n	8001d0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 fb0d 	bl	800230c <DMA_CheckFifoParam>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d008      	beq.n	8001d0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2240      	movs	r2, #64	@ 0x40
 8001cfc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2201      	movs	r2, #1
 8001d02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001d06:	2301      	movs	r3, #1
 8001d08:	e016      	b.n	8001d38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 fac4 	bl	80022a0 <DMA_CalcBaseAndBitshift>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d20:	223f      	movs	r2, #63	@ 0x3f
 8001d22:	409a      	lsls	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	f010803f 	.word	0xf010803f

08001d44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d52:	2300      	movs	r3, #0
 8001d54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d101      	bne.n	8001d6a <HAL_DMA_Start_IT+0x26>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e040      	b.n	8001dec <HAL_DMA_Start_IT+0xa8>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d12f      	bne.n	8001dde <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2202      	movs	r2, #2
 8001d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f000 fa56 	bl	8002244 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9c:	223f      	movs	r2, #63	@ 0x3f
 8001d9e:	409a      	lsls	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0216 	orr.w	r2, r2, #22
 8001db2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d007      	beq.n	8001dcc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0208 	orr.w	r2, r2, #8
 8001dca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f042 0201 	orr.w	r2, r2, #1
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e005      	b.n	8001dea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001de6:	2302      	movs	r3, #2
 8001de8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e00:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e02:	f7ff fdaf 	bl	8001964 <HAL_GetTick>
 8001e06:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d008      	beq.n	8001e26 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2280      	movs	r2, #128	@ 0x80
 8001e18:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e052      	b.n	8001ecc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0216 	bic.w	r2, r2, #22
 8001e34:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	695a      	ldr	r2, [r3, #20]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e44:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d103      	bne.n	8001e56 <HAL_DMA_Abort+0x62>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d007      	beq.n	8001e66 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0208 	bic.w	r2, r2, #8
 8001e64:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 0201 	bic.w	r2, r2, #1
 8001e74:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e76:	e013      	b.n	8001ea0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e78:	f7ff fd74 	bl	8001964 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b05      	cmp	r3, #5
 8001e84:	d90c      	bls.n	8001ea0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2220      	movs	r2, #32
 8001e8a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2203      	movs	r2, #3
 8001e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e015      	b.n	8001ecc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1e4      	bne.n	8001e78 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eb2:	223f      	movs	r2, #63	@ 0x3f
 8001eb4:	409a      	lsls	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d004      	beq.n	8001ef2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2280      	movs	r2, #128	@ 0x80
 8001eec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e00c      	b.n	8001f0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2205      	movs	r2, #5
 8001ef6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0201 	bic.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f24:	4b8e      	ldr	r3, [pc, #568]	@ (8002160 <HAL_DMA_IRQHandler+0x248>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a8e      	ldr	r2, [pc, #568]	@ (8002164 <HAL_DMA_IRQHandler+0x24c>)
 8001f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2e:	0a9b      	lsrs	r3, r3, #10
 8001f30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f42:	2208      	movs	r2, #8
 8001f44:	409a      	lsls	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d01a      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d013      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 0204 	bic.w	r2, r2, #4
 8001f6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f70:	2208      	movs	r2, #8
 8001f72:	409a      	lsls	r2, r3
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f7c:	f043 0201 	orr.w	r2, r3, #1
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f88:	2201      	movs	r2, #1
 8001f8a:	409a      	lsls	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d012      	beq.n	8001fba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00b      	beq.n	8001fba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	409a      	lsls	r2, r3
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb2:	f043 0202 	orr.w	r2, r3, #2
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fbe:	2204      	movs	r2, #4
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d012      	beq.n	8001ff0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00b      	beq.n	8001ff0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fdc:	2204      	movs	r2, #4
 8001fde:	409a      	lsls	r2, r3
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe8:	f043 0204 	orr.w	r2, r3, #4
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff4:	2210      	movs	r2, #16
 8001ff6:	409a      	lsls	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d043      	beq.n	8002088 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	2b00      	cmp	r3, #0
 800200c:	d03c      	beq.n	8002088 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002012:	2210      	movs	r2, #16
 8002014:	409a      	lsls	r2, r3
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d018      	beq.n	800205a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d108      	bne.n	8002048 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203a:	2b00      	cmp	r3, #0
 800203c:	d024      	beq.n	8002088 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	4798      	blx	r3
 8002046:	e01f      	b.n	8002088 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800204c:	2b00      	cmp	r3, #0
 800204e:	d01b      	beq.n	8002088 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	4798      	blx	r3
 8002058:	e016      	b.n	8002088 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002064:	2b00      	cmp	r3, #0
 8002066:	d107      	bne.n	8002078 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0208 	bic.w	r2, r2, #8
 8002076:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800208c:	2220      	movs	r2, #32
 800208e:	409a      	lsls	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4013      	ands	r3, r2
 8002094:	2b00      	cmp	r3, #0
 8002096:	f000 808f 	beq.w	80021b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0310 	and.w	r3, r3, #16
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 8087 	beq.w	80021b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ae:	2220      	movs	r2, #32
 80020b0:	409a      	lsls	r2, r3
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b05      	cmp	r3, #5
 80020c0:	d136      	bne.n	8002130 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0216 	bic.w	r2, r2, #22
 80020d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	695a      	ldr	r2, [r3, #20]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d103      	bne.n	80020f2 <HAL_DMA_IRQHandler+0x1da>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d007      	beq.n	8002102 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0208 	bic.w	r2, r2, #8
 8002100:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002106:	223f      	movs	r2, #63	@ 0x3f
 8002108:	409a      	lsls	r2, r3
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002122:	2b00      	cmp	r3, #0
 8002124:	d07e      	beq.n	8002224 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	4798      	blx	r3
        }
        return;
 800212e:	e079      	b.n	8002224 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d01d      	beq.n	800217a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10d      	bne.n	8002168 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002150:	2b00      	cmp	r3, #0
 8002152:	d031      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	4798      	blx	r3
 800215c:	e02c      	b.n	80021b8 <HAL_DMA_IRQHandler+0x2a0>
 800215e:	bf00      	nop
 8002160:	20000004 	.word	0x20000004
 8002164:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800216c:	2b00      	cmp	r3, #0
 800216e:	d023      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	4798      	blx	r3
 8002178:	e01e      	b.n	80021b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002184:	2b00      	cmp	r3, #0
 8002186:	d10f      	bne.n	80021a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0210 	bic.w	r2, r2, #16
 8002196:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d032      	beq.n	8002226 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d022      	beq.n	8002212 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2205      	movs	r2, #5
 80021d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0201 	bic.w	r2, r2, #1
 80021e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	3301      	adds	r3, #1
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d307      	bcc.n	8002200 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f2      	bne.n	80021e4 <HAL_DMA_IRQHandler+0x2cc>
 80021fe:	e000      	b.n	8002202 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002200:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002216:	2b00      	cmp	r3, #0
 8002218:	d005      	beq.n	8002226 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	4798      	blx	r3
 8002222:	e000      	b.n	8002226 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002224:	bf00      	nop
    }
  }
}
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002260:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2b40      	cmp	r3, #64	@ 0x40
 8002270:	d108      	bne.n	8002284 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002282:	e007      	b.n	8002294 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68ba      	ldr	r2, [r7, #8]
 800228a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	60da      	str	r2, [r3, #12]
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	3b10      	subs	r3, #16
 80022b0:	4a14      	ldr	r2, [pc, #80]	@ (8002304 <DMA_CalcBaseAndBitshift+0x64>)
 80022b2:	fba2 2303 	umull	r2, r3, r2, r3
 80022b6:	091b      	lsrs	r3, r3, #4
 80022b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022ba:	4a13      	ldr	r2, [pc, #76]	@ (8002308 <DMA_CalcBaseAndBitshift+0x68>)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4413      	add	r3, r2
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	461a      	mov	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d909      	bls.n	80022e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022d6:	f023 0303 	bic.w	r3, r3, #3
 80022da:	1d1a      	adds	r2, r3, #4
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	659a      	str	r2, [r3, #88]	@ 0x58
 80022e0:	e007      	b.n	80022f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022ea:	f023 0303 	bic.w	r3, r3, #3
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	aaaaaaab 	.word	0xaaaaaaab
 8002308:	0800c648 	.word	0x0800c648

0800230c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002314:	2300      	movs	r3, #0
 8002316:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d11f      	bne.n	8002366 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b03      	cmp	r3, #3
 800232a:	d856      	bhi.n	80023da <DMA_CheckFifoParam+0xce>
 800232c:	a201      	add	r2, pc, #4	@ (adr r2, 8002334 <DMA_CheckFifoParam+0x28>)
 800232e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002332:	bf00      	nop
 8002334:	08002345 	.word	0x08002345
 8002338:	08002357 	.word	0x08002357
 800233c:	08002345 	.word	0x08002345
 8002340:	080023db 	.word	0x080023db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002348:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d046      	beq.n	80023de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002354:	e043      	b.n	80023de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800235e:	d140      	bne.n	80023e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002364:	e03d      	b.n	80023e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800236e:	d121      	bne.n	80023b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2b03      	cmp	r3, #3
 8002374:	d837      	bhi.n	80023e6 <DMA_CheckFifoParam+0xda>
 8002376:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <DMA_CheckFifoParam+0x70>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	0800238d 	.word	0x0800238d
 8002380:	08002393 	.word	0x08002393
 8002384:	0800238d 	.word	0x0800238d
 8002388:	080023a5 	.word	0x080023a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
      break;
 8002390:	e030      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002396:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d025      	beq.n	80023ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023a2:	e022      	b.n	80023ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023ac:	d11f      	bne.n	80023ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023b2:	e01c      	b.n	80023ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d903      	bls.n	80023c2 <DMA_CheckFifoParam+0xb6>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b03      	cmp	r3, #3
 80023be:	d003      	beq.n	80023c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023c0:	e018      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	73fb      	strb	r3, [r7, #15]
      break;
 80023c6:	e015      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00e      	beq.n	80023f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
      break;
 80023d8:	e00b      	b.n	80023f2 <DMA_CheckFifoParam+0xe6>
      break;
 80023da:	bf00      	nop
 80023dc:	e00a      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      break;
 80023de:	bf00      	nop
 80023e0:	e008      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      break;
 80023e2:	bf00      	nop
 80023e4:	e006      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      break;
 80023e6:	bf00      	nop
 80023e8:	e004      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      break;
 80023ea:	bf00      	nop
 80023ec:	e002      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80023ee:	bf00      	nop
 80023f0:	e000      	b.n	80023f4 <DMA_CheckFifoParam+0xe8>
      break;
 80023f2:	bf00      	nop
    }
  } 
  
  return status; 
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop

08002404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002404:	b480      	push	{r7}
 8002406:	b089      	sub	sp, #36	@ 0x24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002416:	2300      	movs	r3, #0
 8002418:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
 800241e:	e165      	b.n	80026ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002420:	2201      	movs	r2, #1
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	4013      	ands	r3, r2
 8002432:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	429a      	cmp	r2, r3
 800243a:	f040 8154 	bne.w	80026e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b01      	cmp	r3, #1
 8002448:	d005      	beq.n	8002456 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002452:	2b02      	cmp	r3, #2
 8002454:	d130      	bne.n	80024b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	2203      	movs	r2, #3
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43db      	mvns	r3, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4013      	ands	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800248c:	2201      	movs	r2, #1
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	091b      	lsrs	r3, r3, #4
 80024a2:	f003 0201 	and.w	r2, r3, #1
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	2b03      	cmp	r3, #3
 80024c2:	d017      	beq.n	80024f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	2203      	movs	r2, #3
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4013      	ands	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d123      	bne.n	8002548 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	08da      	lsrs	r2, r3, #3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3208      	adds	r2, #8
 8002508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	220f      	movs	r2, #15
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	4313      	orrs	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	08da      	lsrs	r2, r3, #3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3208      	adds	r2, #8
 8002542:	69b9      	ldr	r1, [r7, #24]
 8002544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	2203      	movs	r2, #3
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 0203 	and.w	r2, r3, #3
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002584:	2b00      	cmp	r3, #0
 8002586:	f000 80ae 	beq.w	80026e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	4b5d      	ldr	r3, [pc, #372]	@ (8002704 <HAL_GPIO_Init+0x300>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	4a5c      	ldr	r2, [pc, #368]	@ (8002704 <HAL_GPIO_Init+0x300>)
 8002594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002598:	6453      	str	r3, [r2, #68]	@ 0x44
 800259a:	4b5a      	ldr	r3, [pc, #360]	@ (8002704 <HAL_GPIO_Init+0x300>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800259e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025a6:	4a58      	ldr	r2, [pc, #352]	@ (8002708 <HAL_GPIO_Init+0x304>)
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	089b      	lsrs	r3, r3, #2
 80025ac:	3302      	adds	r3, #2
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	220f      	movs	r2, #15
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43db      	mvns	r3, r3
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	4013      	ands	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4f      	ldr	r2, [pc, #316]	@ (800270c <HAL_GPIO_Init+0x308>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d025      	beq.n	800261e <HAL_GPIO_Init+0x21a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002710 <HAL_GPIO_Init+0x30c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d01f      	beq.n	800261a <HAL_GPIO_Init+0x216>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4d      	ldr	r2, [pc, #308]	@ (8002714 <HAL_GPIO_Init+0x310>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d019      	beq.n	8002616 <HAL_GPIO_Init+0x212>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002718 <HAL_GPIO_Init+0x314>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d013      	beq.n	8002612 <HAL_GPIO_Init+0x20e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4b      	ldr	r2, [pc, #300]	@ (800271c <HAL_GPIO_Init+0x318>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d00d      	beq.n	800260e <HAL_GPIO_Init+0x20a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002720 <HAL_GPIO_Init+0x31c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d007      	beq.n	800260a <HAL_GPIO_Init+0x206>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a49      	ldr	r2, [pc, #292]	@ (8002724 <HAL_GPIO_Init+0x320>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d101      	bne.n	8002606 <HAL_GPIO_Init+0x202>
 8002602:	2306      	movs	r3, #6
 8002604:	e00c      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 8002606:	2307      	movs	r3, #7
 8002608:	e00a      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800260a:	2305      	movs	r3, #5
 800260c:	e008      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800260e:	2304      	movs	r3, #4
 8002610:	e006      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 8002612:	2303      	movs	r3, #3
 8002614:	e004      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 8002616:	2302      	movs	r3, #2
 8002618:	e002      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800261e:	2300      	movs	r3, #0
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	f002 0203 	and.w	r2, r2, #3
 8002626:	0092      	lsls	r2, r2, #2
 8002628:	4093      	lsls	r3, r2
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002630:	4935      	ldr	r1, [pc, #212]	@ (8002708 <HAL_GPIO_Init+0x304>)
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	089b      	lsrs	r3, r3, #2
 8002636:	3302      	adds	r3, #2
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800263e:	4b3a      	ldr	r3, [pc, #232]	@ (8002728 <HAL_GPIO_Init+0x324>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	43db      	mvns	r3, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4013      	ands	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002662:	4a31      	ldr	r2, [pc, #196]	@ (8002728 <HAL_GPIO_Init+0x324>)
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002668:	4b2f      	ldr	r3, [pc, #188]	@ (8002728 <HAL_GPIO_Init+0x324>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800268c:	4a26      	ldr	r2, [pc, #152]	@ (8002728 <HAL_GPIO_Init+0x324>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002692:	4b25      	ldr	r3, [pc, #148]	@ (8002728 <HAL_GPIO_Init+0x324>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	43db      	mvns	r3, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4013      	ands	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002728 <HAL_GPIO_Init+0x324>)
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002728 <HAL_GPIO_Init+0x324>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026e0:	4a11      	ldr	r2, [pc, #68]	@ (8002728 <HAL_GPIO_Init+0x324>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3301      	adds	r3, #1
 80026ea:	61fb      	str	r3, [r7, #28]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	2b0f      	cmp	r3, #15
 80026f0:	f67f ae96 	bls.w	8002420 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026f4:	bf00      	nop
 80026f6:	bf00      	nop
 80026f8:	3724      	adds	r7, #36	@ 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	40023800 	.word	0x40023800
 8002708:	40013800 	.word	0x40013800
 800270c:	40020000 	.word	0x40020000
 8002710:	40020400 	.word	0x40020400
 8002714:	40020800 	.word	0x40020800
 8002718:	40020c00 	.word	0x40020c00
 800271c:	40021000 	.word	0x40021000
 8002720:	40021400 	.word	0x40021400
 8002724:	40021800 	.word	0x40021800
 8002728:	40013c00 	.word	0x40013c00

0800272c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	460b      	mov	r3, r1
 8002736:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	887b      	ldrh	r3, [r7, #2]
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d002      	beq.n	800274a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e001      	b.n	800274e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800274e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
 8002768:	4613      	mov	r3, r2
 800276a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800276c:	787b      	ldrb	r3, [r7, #1]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002772:	887a      	ldrh	r2, [r7, #2]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002778:	e003      	b.n	8002782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800277a:	887b      	ldrh	r3, [r7, #2]
 800277c:	041a      	lsls	r2, r3, #16
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	619a      	str	r2, [r3, #24]
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af02      	add	r7, sp, #8
 8002794:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e108      	b.n	80029b2 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d106      	bne.n	80027c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fe fea6 	bl	800150c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2203      	movs	r2, #3
 80027c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027ce:	d102      	bne.n	80027d6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f005 fb28 	bl	8007e30 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6818      	ldr	r0, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7c1a      	ldrb	r2, [r3, #16]
 80027e8:	f88d 2000 	strb.w	r2, [sp]
 80027ec:	3304      	adds	r3, #4
 80027ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027f0:	f005 faba 	bl	8007d68 <USB_CoreInit>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2202      	movs	r2, #2
 80027fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e0d5      	b.n	80029b2 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2100      	movs	r1, #0
 800280c:	4618      	mov	r0, r3
 800280e:	f005 fb20 	bl	8007e52 <USB_SetCurrentMode>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0c6      	b.n	80029b2 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002824:	2300      	movs	r3, #0
 8002826:	73fb      	strb	r3, [r7, #15]
 8002828:	e04a      	b.n	80028c0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800282a:	7bfa      	ldrb	r2, [r7, #15]
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4413      	add	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	3315      	adds	r3, #21
 800283a:	2201      	movs	r2, #1
 800283c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800283e:	7bfa      	ldrb	r2, [r7, #15]
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	4413      	add	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	440b      	add	r3, r1
 800284c:	3314      	adds	r3, #20
 800284e:	7bfa      	ldrb	r2, [r7, #15]
 8002850:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002852:	7bfa      	ldrb	r2, [r7, #15]
 8002854:	7bfb      	ldrb	r3, [r7, #15]
 8002856:	b298      	uxth	r0, r3
 8002858:	6879      	ldr	r1, [r7, #4]
 800285a:	4613      	mov	r3, r2
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4413      	add	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	440b      	add	r3, r1
 8002864:	332e      	adds	r3, #46	@ 0x2e
 8002866:	4602      	mov	r2, r0
 8002868:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800286a:	7bfa      	ldrb	r2, [r7, #15]
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	4613      	mov	r3, r2
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3318      	adds	r3, #24
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800287e:	7bfa      	ldrb	r2, [r7, #15]
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	00db      	lsls	r3, r3, #3
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	331c      	adds	r3, #28
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002892:	7bfa      	ldrb	r2, [r7, #15]
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	4613      	mov	r3, r2
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4413      	add	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	3320      	adds	r3, #32
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028a6:	7bfa      	ldrb	r2, [r7, #15]
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	3324      	adds	r3, #36	@ 0x24
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028ba:	7bfb      	ldrb	r3, [r7, #15]
 80028bc:	3301      	adds	r3, #1
 80028be:	73fb      	strb	r3, [r7, #15]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	791b      	ldrb	r3, [r3, #4]
 80028c4:	7bfa      	ldrb	r2, [r7, #15]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d3af      	bcc.n	800282a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	73fb      	strb	r3, [r7, #15]
 80028ce:	e044      	b.n	800295a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028d0:	7bfa      	ldrb	r2, [r7, #15]
 80028d2:	6879      	ldr	r1, [r7, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4413      	add	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80028e2:	2200      	movs	r2, #0
 80028e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80028e6:	7bfa      	ldrb	r2, [r7, #15]
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	4413      	add	r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	440b      	add	r3, r1
 80028f4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80028fc:	7bfa      	ldrb	r2, [r7, #15]
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	4613      	mov	r3, r2
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	440b      	add	r3, r1
 800290a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800290e:	2200      	movs	r2, #0
 8002910:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002912:	7bfa      	ldrb	r2, [r7, #15]
 8002914:	6879      	ldr	r1, [r7, #4]
 8002916:	4613      	mov	r3, r2
 8002918:	00db      	lsls	r3, r3, #3
 800291a:	4413      	add	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002928:	7bfa      	ldrb	r2, [r7, #15]
 800292a:	6879      	ldr	r1, [r7, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	4413      	add	r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800293e:	7bfa      	ldrb	r2, [r7, #15]
 8002940:	6879      	ldr	r1, [r7, #4]
 8002942:	4613      	mov	r3, r2
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	4413      	add	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	440b      	add	r3, r1
 800294c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	3301      	adds	r3, #1
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	791b      	ldrb	r3, [r3, #4]
 800295e:	7bfa      	ldrb	r2, [r7, #15]
 8002960:	429a      	cmp	r2, r3
 8002962:	d3b5      	bcc.n	80028d0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6818      	ldr	r0, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	7c1a      	ldrb	r2, [r3, #16]
 800296c:	f88d 2000 	strb.w	r2, [sp]
 8002970:	3304      	adds	r3, #4
 8002972:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002974:	f005 faba 	bl	8007eec <USB_DevInit>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d005      	beq.n	800298a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2202      	movs	r2, #2
 8002982:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e013      	b.n	80029b2 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7b1b      	ldrb	r3, [r3, #12]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d102      	bne.n	80029a6 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f000 f80a 	bl	80029ba <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f005 fc75 	bl	800829a <USB_DevDisconnect>

  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b085      	sub	sp, #20
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ec:	f043 0303 	orr.w	r3, r3, #3
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e0cc      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a18:	4b68      	ldr	r3, [pc, #416]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 030f 	and.w	r3, r3, #15
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d90c      	bls.n	8002a40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a26:	4b65      	ldr	r3, [pc, #404]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2e:	4b63      	ldr	r3, [pc, #396]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 030f 	and.w	r3, r3, #15
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d001      	beq.n	8002a40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0b8      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d020      	beq.n	8002a8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a58:	4b59      	ldr	r3, [pc, #356]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	4a58      	ldr	r2, [pc, #352]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0308 	and.w	r3, r3, #8
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a70:	4b53      	ldr	r3, [pc, #332]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	4a52      	ldr	r2, [pc, #328]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a7c:	4b50      	ldr	r3, [pc, #320]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	494d      	ldr	r1, [pc, #308]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d044      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d107      	bne.n	8002ab2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa2:	4b47      	ldr	r3, [pc, #284]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d119      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e07f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d003      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d107      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d109      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e06f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e067      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ae2:	4b37      	ldr	r3, [pc, #220]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f023 0203 	bic.w	r2, r3, #3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	4934      	ldr	r1, [pc, #208]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af4:	f7fe ff36 	bl	8001964 <HAL_GetTick>
 8002af8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afa:	e00a      	b.n	8002b12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002afc:	f7fe ff32 	bl	8001964 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e04f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b12:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 020c 	and.w	r2, r3, #12
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d1eb      	bne.n	8002afc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b24:	4b25      	ldr	r3, [pc, #148]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 030f 	and.w	r3, r3, #15
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d20c      	bcs.n	8002b4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b32:	4b22      	ldr	r3, [pc, #136]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3a:	4b20      	ldr	r3, [pc, #128]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 030f 	and.w	r3, r3, #15
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e032      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d008      	beq.n	8002b6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b58:	4b19      	ldr	r3, [pc, #100]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	4916      	ldr	r1, [pc, #88]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d009      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b76:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	490e      	ldr	r1, [pc, #56]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b8a:	f000 fb7f 	bl	800328c <HAL_RCC_GetSysClockFreq>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	091b      	lsrs	r3, r3, #4
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	490a      	ldr	r1, [pc, #40]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	5ccb      	ldrb	r3, [r1, r3]
 8002b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba2:	4a09      	ldr	r2, [pc, #36]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002ba6:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fe96 	bl	80018dc <HAL_InitTick>

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023c00 	.word	0x40023c00
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	0800c630 	.word	0x0800c630
 8002bc8:	20000004 	.word	0x20000004
 8002bcc:	20000008 	.word	0x20000008

08002bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bd4:	4b03      	ldr	r3, [pc, #12]	@ (8002be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000004 	.word	0x20000004

08002be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bec:	f7ff fff0 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	0a9b      	lsrs	r3, r3, #10
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4903      	ldr	r1, [pc, #12]	@ (8002c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	0800c640 	.word	0x0800c640

08002c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c14:	f7ff ffdc 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	0b5b      	lsrs	r3, r3, #13
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	4903      	ldr	r1, [pc, #12]	@ (8002c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c26:	5ccb      	ldrb	r3, [r1, r3]
 8002c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40023800 	.word	0x40023800
 8002c34:	0800c640 	.word	0x0800c640

08002c38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08c      	sub	sp, #48	@ 0x30
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c40:	2300      	movs	r3, #0
 8002c42:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d010      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002c70:	4b6f      	ldr	r3, [pc, #444]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c76:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7e:	496c      	ldr	r1, [pc, #432]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d010      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002c9e:	4b64      	ldr	r3, [pc, #400]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ca4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	4960      	ldr	r1, [pc, #384]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d017      	beq.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ccc:	4b58      	ldr	r3, [pc, #352]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002cd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	4955      	ldr	r1, [pc, #340]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cea:	d101      	bne.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002cec:	2301      	movs	r3, #1
 8002cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0308 	and.w	r3, r3, #8
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d017      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d08:	4b49      	ldr	r3, [pc, #292]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d0e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d16:	4946      	ldr	r1, [pc, #280]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d26:	d101      	bne.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002d34:	2301      	movs	r3, #1
 8002d36:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0320 	and.w	r3, r3, #32
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 808a 	beq.w	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	60bb      	str	r3, [r7, #8]
 8002d4a:	4b39      	ldr	r3, [pc, #228]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	4a38      	ldr	r2, [pc, #224]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d56:	4b36      	ldr	r3, [pc, #216]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	60bb      	str	r3, [r7, #8]
 8002d60:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002d62:	4b34      	ldr	r3, [pc, #208]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a33      	ldr	r2, [pc, #204]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d6c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d6e:	f7fe fdf9 	bl	8001964 <HAL_GetTick>
 8002d72:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002d74:	e008      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d76:	f7fe fdf5 	bl	8001964 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e278      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002d88:	4b2a      	ldr	r3, [pc, #168]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0f0      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d94:	4b26      	ldr	r3, [pc, #152]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d9c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d02f      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dac:	6a3a      	ldr	r2, [r7, #32]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d028      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002db2:	4b1f      	ldr	r3, [pc, #124]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dba:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dbc:	4b1e      	ldr	r3, [pc, #120]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002dc8:	4a19      	ldr	r2, [pc, #100]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002dce:	4b18      	ldr	r3, [pc, #96]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d114      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe fdc3 	bl	8001964 <HAL_GetTick>
 8002dde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de0:	e00a      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de2:	f7fe fdbf 	bl	8001964 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e240      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0ee      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e10:	d114      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002e12:	4b07      	ldr	r3, [pc, #28]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002e22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e26:	4902      	ldr	r1, [pc, #8]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	608b      	str	r3, [r1, #8]
 8002e2c:	e00c      	b.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002e2e:	bf00      	nop
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40007000 	.word	0x40007000
 8002e38:	42470e40 	.word	0x42470e40
 8002e3c:	4b4a      	ldr	r3, [pc, #296]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	4a49      	ldr	r2, [pc, #292]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e42:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002e46:	6093      	str	r3, [r2, #8]
 8002e48:	4b47      	ldr	r3, [pc, #284]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e54:	4944      	ldr	r1, [pc, #272]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0310 	and.w	r3, r3, #16
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d004      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8002e6c:	4b3f      	ldr	r3, [pc, #252]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002e6e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00a      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002e7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8a:	4937      	ldr	r1, [pc, #220]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00a      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e9e:	4b32      	ldr	r3, [pc, #200]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eac:	492e      	ldr	r1, [pc, #184]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d011      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002ec0:	4b29      	ldr	r3, [pc, #164]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ec6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ece:	4926      	ldr	r1, [pc, #152]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ede:	d101      	bne.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00a      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efe:	491a      	ldr	r1, [pc, #104]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d011      	beq.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002f12:	4b15      	ldr	r3, [pc, #84]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f18:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f20:	4911      	ldr	r1, [pc, #68]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f30:	d101      	bne.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002f32:	2301      	movs	r3, #1
 8002f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d005      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f44:	f040 80ff 	bne.w	8003146 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f48:	4b09      	ldr	r3, [pc, #36]	@ (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002f4e:	f7fe fd09 	bl	8001964 <HAL_GetTick>
 8002f52:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f54:	e00e      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f56:	f7fe fd05 	bl	8001964 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d907      	bls.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e188      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	424711e0 	.word	0x424711e0
 8002f70:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f74:	4b7e      	ldr	r3, [pc, #504]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1ea      	bne.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d009      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d028      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d124      	bne.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002fa8:	4b71      	ldr	r3, [pc, #452]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fae:	0c1b      	lsrs	r3, r3, #16
 8002fb0:	f003 0303 	and.w	r3, r3, #3
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fba:	4b6d      	ldr	r3, [pc, #436]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002fbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fc0:	0e1b      	lsrs	r3, r3, #24
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	019b      	lsls	r3, r3, #6
 8002fd2:	431a      	orrs	r2, r3
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	085b      	lsrs	r3, r3, #1
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	041b      	lsls	r3, r3, #16
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	061b      	lsls	r3, r3, #24
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	071b      	lsls	r3, r3, #28
 8002fea:	4961      	ldr	r1, [pc, #388]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0304 	and.w	r3, r3, #4
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d004      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003006:	d00a      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003010:	2b00      	cmp	r3, #0
 8003012:	d035      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003018:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800301c:	d130      	bne.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800301e:	4b54      	ldr	r3, [pc, #336]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003020:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003024:	0c1b      	lsrs	r3, r3, #16
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	3301      	adds	r3, #1
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003030:	4b4f      	ldr	r3, [pc, #316]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003032:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003036:	0f1b      	lsrs	r3, r3, #28
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	019b      	lsls	r3, r3, #6
 8003048:	431a      	orrs	r2, r3
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	085b      	lsrs	r3, r3, #1
 800304e:	3b01      	subs	r3, #1
 8003050:	041b      	lsls	r3, r3, #16
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	061b      	lsls	r3, r3, #24
 800305a:	431a      	orrs	r2, r3
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	071b      	lsls	r3, r3, #28
 8003060:	4943      	ldr	r1, [pc, #268]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003062:	4313      	orrs	r3, r2
 8003064:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003068:	4b41      	ldr	r3, [pc, #260]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800306a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800306e:	f023 021f 	bic.w	r2, r3, #31
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003076:	3b01      	subs	r3, #1
 8003078:	493d      	ldr	r1, [pc, #244]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003088:	2b00      	cmp	r3, #0
 800308a:	d029      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003090:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003094:	d124      	bne.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003096:	4b36      	ldr	r3, [pc, #216]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003098:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800309c:	0c1b      	lsrs	r3, r3, #16
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	3301      	adds	r3, #1
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030a8:	4b31      	ldr	r3, [pc, #196]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80030aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ae:	0f1b      	lsrs	r3, r3, #28
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	019b      	lsls	r3, r3, #6
 80030c0:	431a      	orrs	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	085b      	lsrs	r3, r3, #1
 80030c8:	3b01      	subs	r3, #1
 80030ca:	041b      	lsls	r3, r3, #16
 80030cc:	431a      	orrs	r2, r3
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	061b      	lsls	r3, r3, #24
 80030d2:	431a      	orrs	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	071b      	lsls	r3, r3, #28
 80030d8:	4925      	ldr	r1, [pc, #148]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d016      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	019b      	lsls	r3, r3, #6
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	085b      	lsrs	r3, r3, #1
 80030fe:	3b01      	subs	r3, #1
 8003100:	041b      	lsls	r3, r3, #16
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	061b      	lsls	r3, r3, #24
 800310a:	431a      	orrs	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	071b      	lsls	r3, r3, #28
 8003112:	4917      	ldr	r1, [pc, #92]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003114:	4313      	orrs	r3, r2
 8003116:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800311a:	4b16      	ldr	r3, [pc, #88]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800311c:	2201      	movs	r2, #1
 800311e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003120:	f7fe fc20 	bl	8001964 <HAL_GetTick>
 8003124:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003126:	e008      	b.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003128:	f7fe fc1c 	bl	8001964 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e09f      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800313a:	4b0d      	ldr	r3, [pc, #52]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f0      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003148:	2b01      	cmp	r3, #1
 800314a:	f040 8095 	bne.w	8003278 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800314e:	4b0a      	ldr	r3, [pc, #40]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003154:	f7fe fc06 	bl	8001964 <HAL_GetTick>
 8003158:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800315a:	e00f      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800315c:	f7fe fc02 	bl	8001964 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d908      	bls.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e085      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800316e:	bf00      	nop
 8003170:	40023800 	.word	0x40023800
 8003174:	42470068 	.word	0x42470068
 8003178:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800317c:	4b41      	ldr	r3, [pc, #260]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003188:	d0e8      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	2b00      	cmp	r3, #0
 800319c:	d009      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d02b      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d127      	bne.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80031b2:	4b34      	ldr	r3, [pc, #208]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80031b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b8:	0c1b      	lsrs	r3, r3, #16
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	3301      	adds	r3, #1
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	699a      	ldr	r2, [r3, #24]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69db      	ldr	r3, [r3, #28]
 80031cc:	019b      	lsls	r3, r3, #6
 80031ce:	431a      	orrs	r2, r3
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	085b      	lsrs	r3, r3, #1
 80031d4:	3b01      	subs	r3, #1
 80031d6:	041b      	lsls	r3, r3, #16
 80031d8:	431a      	orrs	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031de:	061b      	lsls	r3, r3, #24
 80031e0:	4928      	ldr	r1, [pc, #160]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80031e8:	4b26      	ldr	r3, [pc, #152]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80031ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031ee:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f6:	3b01      	subs	r3, #1
 80031f8:	021b      	lsls	r3, r3, #8
 80031fa:	4922      	ldr	r1, [pc, #136]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320a:	2b00      	cmp	r3, #0
 800320c:	d01d      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003212:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003216:	d118      	bne.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003218:	4b1a      	ldr	r3, [pc, #104]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800321a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321e:	0e1b      	lsrs	r3, r3, #24
 8003220:	f003 030f 	and.w	r3, r3, #15
 8003224:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	699a      	ldr	r2, [r3, #24]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	019b      	lsls	r3, r3, #6
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	085b      	lsrs	r3, r3, #1
 8003238:	3b01      	subs	r3, #1
 800323a:	041b      	lsls	r3, r3, #16
 800323c:	431a      	orrs	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	061b      	lsls	r3, r3, #24
 8003242:	4910      	ldr	r1, [pc, #64]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800324a:	4b0f      	ldr	r3, [pc, #60]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800324c:	2201      	movs	r2, #1
 800324e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003250:	f7fe fb88 	bl	8001964 <HAL_GetTick>
 8003254:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003256:	e008      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003258:	f7fe fb84 	bl	8001964 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e007      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003272:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003276:	d1ef      	bne.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3730      	adds	r7, #48	@ 0x30
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	40023800 	.word	0x40023800
 8003288:	42470070 	.word	0x42470070

0800328c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800328c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003290:	b0ae      	sub	sp, #184	@ 0xb8
 8003292:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003294:	2300      	movs	r3, #0
 8003296:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800329a:	2300      	movs	r3, #0
 800329c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80032ac:	2300      	movs	r3, #0
 80032ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032b2:	4bcb      	ldr	r3, [pc, #812]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 030c 	and.w	r3, r3, #12
 80032ba:	2b0c      	cmp	r3, #12
 80032bc:	f200 8206 	bhi.w	80036cc <HAL_RCC_GetSysClockFreq+0x440>
 80032c0:	a201      	add	r2, pc, #4	@ (adr r2, 80032c8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80032c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c6:	bf00      	nop
 80032c8:	080032fd 	.word	0x080032fd
 80032cc:	080036cd 	.word	0x080036cd
 80032d0:	080036cd 	.word	0x080036cd
 80032d4:	080036cd 	.word	0x080036cd
 80032d8:	08003305 	.word	0x08003305
 80032dc:	080036cd 	.word	0x080036cd
 80032e0:	080036cd 	.word	0x080036cd
 80032e4:	080036cd 	.word	0x080036cd
 80032e8:	0800330d 	.word	0x0800330d
 80032ec:	080036cd 	.word	0x080036cd
 80032f0:	080036cd 	.word	0x080036cd
 80032f4:	080036cd 	.word	0x080036cd
 80032f8:	080034fd 	.word	0x080034fd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032fc:	4bb9      	ldr	r3, [pc, #740]	@ (80035e4 <HAL_RCC_GetSysClockFreq+0x358>)
 80032fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003302:	e1e7      	b.n	80036d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003304:	4bb8      	ldr	r3, [pc, #736]	@ (80035e8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003306:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800330a:	e1e3      	b.n	80036d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800330c:	4bb4      	ldr	r3, [pc, #720]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003314:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003318:	4bb1      	ldr	r3, [pc, #708]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d071      	beq.n	8003408 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003324:	4bae      	ldr	r3, [pc, #696]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	099b      	lsrs	r3, r3, #6
 800332a:	2200      	movs	r2, #0
 800332c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003330:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003334:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800333c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003340:	2300      	movs	r3, #0
 8003342:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003346:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800334a:	4622      	mov	r2, r4
 800334c:	462b      	mov	r3, r5
 800334e:	f04f 0000 	mov.w	r0, #0
 8003352:	f04f 0100 	mov.w	r1, #0
 8003356:	0159      	lsls	r1, r3, #5
 8003358:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800335c:	0150      	lsls	r0, r2, #5
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4621      	mov	r1, r4
 8003364:	1a51      	subs	r1, r2, r1
 8003366:	6439      	str	r1, [r7, #64]	@ 0x40
 8003368:	4629      	mov	r1, r5
 800336a:	eb63 0301 	sbc.w	r3, r3, r1
 800336e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800337c:	4649      	mov	r1, r9
 800337e:	018b      	lsls	r3, r1, #6
 8003380:	4641      	mov	r1, r8
 8003382:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003386:	4641      	mov	r1, r8
 8003388:	018a      	lsls	r2, r1, #6
 800338a:	4641      	mov	r1, r8
 800338c:	1a51      	subs	r1, r2, r1
 800338e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003390:	4649      	mov	r1, r9
 8003392:	eb63 0301 	sbc.w	r3, r3, r1
 8003396:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80033a4:	4649      	mov	r1, r9
 80033a6:	00cb      	lsls	r3, r1, #3
 80033a8:	4641      	mov	r1, r8
 80033aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ae:	4641      	mov	r1, r8
 80033b0:	00ca      	lsls	r2, r1, #3
 80033b2:	4610      	mov	r0, r2
 80033b4:	4619      	mov	r1, r3
 80033b6:	4603      	mov	r3, r0
 80033b8:	4622      	mov	r2, r4
 80033ba:	189b      	adds	r3, r3, r2
 80033bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80033be:	462b      	mov	r3, r5
 80033c0:	460a      	mov	r2, r1
 80033c2:	eb42 0303 	adc.w	r3, r2, r3
 80033c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80033d4:	4629      	mov	r1, r5
 80033d6:	024b      	lsls	r3, r1, #9
 80033d8:	4621      	mov	r1, r4
 80033da:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033de:	4621      	mov	r1, r4
 80033e0:	024a      	lsls	r2, r1, #9
 80033e2:	4610      	mov	r0, r2
 80033e4:	4619      	mov	r1, r3
 80033e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033ea:	2200      	movs	r2, #0
 80033ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033f4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80033f8:	f7fc ff5a 	bl	80002b0 <__aeabi_uldivmod>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4613      	mov	r3, r2
 8003402:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003406:	e067      	b.n	80034d8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003408:	4b75      	ldr	r3, [pc, #468]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	099b      	lsrs	r3, r3, #6
 800340e:	2200      	movs	r2, #0
 8003410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003414:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003418:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800341c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003420:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003422:	2300      	movs	r3, #0
 8003424:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003426:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800342a:	4622      	mov	r2, r4
 800342c:	462b      	mov	r3, r5
 800342e:	f04f 0000 	mov.w	r0, #0
 8003432:	f04f 0100 	mov.w	r1, #0
 8003436:	0159      	lsls	r1, r3, #5
 8003438:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800343c:	0150      	lsls	r0, r2, #5
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4621      	mov	r1, r4
 8003444:	1a51      	subs	r1, r2, r1
 8003446:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003448:	4629      	mov	r1, r5
 800344a:	eb63 0301 	sbc.w	r3, r3, r1
 800344e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800345c:	4649      	mov	r1, r9
 800345e:	018b      	lsls	r3, r1, #6
 8003460:	4641      	mov	r1, r8
 8003462:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003466:	4641      	mov	r1, r8
 8003468:	018a      	lsls	r2, r1, #6
 800346a:	4641      	mov	r1, r8
 800346c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003470:	4649      	mov	r1, r9
 8003472:	eb63 0b01 	sbc.w	fp, r3, r1
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003482:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003486:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800348a:	4692      	mov	sl, r2
 800348c:	469b      	mov	fp, r3
 800348e:	4623      	mov	r3, r4
 8003490:	eb1a 0303 	adds.w	r3, sl, r3
 8003494:	623b      	str	r3, [r7, #32]
 8003496:	462b      	mov	r3, r5
 8003498:	eb4b 0303 	adc.w	r3, fp, r3
 800349c:	627b      	str	r3, [r7, #36]	@ 0x24
 800349e:	f04f 0200 	mov.w	r2, #0
 80034a2:	f04f 0300 	mov.w	r3, #0
 80034a6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80034aa:	4629      	mov	r1, r5
 80034ac:	028b      	lsls	r3, r1, #10
 80034ae:	4621      	mov	r1, r4
 80034b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034b4:	4621      	mov	r1, r4
 80034b6:	028a      	lsls	r2, r1, #10
 80034b8:	4610      	mov	r0, r2
 80034ba:	4619      	mov	r1, r3
 80034bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034c0:	2200      	movs	r2, #0
 80034c2:	673b      	str	r3, [r7, #112]	@ 0x70
 80034c4:	677a      	str	r2, [r7, #116]	@ 0x74
 80034c6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80034ca:	f7fc fef1 	bl	80002b0 <__aeabi_uldivmod>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	4613      	mov	r3, r2
 80034d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034d8:	4b41      	ldr	r3, [pc, #260]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	0c1b      	lsrs	r3, r3, #16
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	3301      	adds	r3, #1
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80034ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034fa:	e0eb      	b.n	80036d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034fc:	4b38      	ldr	r3, [pc, #224]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003504:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003508:	4b35      	ldr	r3, [pc, #212]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d06b      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003514:	4b32      	ldr	r3, [pc, #200]	@ (80035e0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	099b      	lsrs	r3, r3, #6
 800351a:	2200      	movs	r2, #0
 800351c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800351e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003520:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003526:	663b      	str	r3, [r7, #96]	@ 0x60
 8003528:	2300      	movs	r3, #0
 800352a:	667b      	str	r3, [r7, #100]	@ 0x64
 800352c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003530:	4622      	mov	r2, r4
 8003532:	462b      	mov	r3, r5
 8003534:	f04f 0000 	mov.w	r0, #0
 8003538:	f04f 0100 	mov.w	r1, #0
 800353c:	0159      	lsls	r1, r3, #5
 800353e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003542:	0150      	lsls	r0, r2, #5
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4621      	mov	r1, r4
 800354a:	1a51      	subs	r1, r2, r1
 800354c:	61b9      	str	r1, [r7, #24]
 800354e:	4629      	mov	r1, r5
 8003550:	eb63 0301 	sbc.w	r3, r3, r1
 8003554:	61fb      	str	r3, [r7, #28]
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003562:	4659      	mov	r1, fp
 8003564:	018b      	lsls	r3, r1, #6
 8003566:	4651      	mov	r1, sl
 8003568:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800356c:	4651      	mov	r1, sl
 800356e:	018a      	lsls	r2, r1, #6
 8003570:	4651      	mov	r1, sl
 8003572:	ebb2 0801 	subs.w	r8, r2, r1
 8003576:	4659      	mov	r1, fp
 8003578:	eb63 0901 	sbc.w	r9, r3, r1
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003588:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800358c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003590:	4690      	mov	r8, r2
 8003592:	4699      	mov	r9, r3
 8003594:	4623      	mov	r3, r4
 8003596:	eb18 0303 	adds.w	r3, r8, r3
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	462b      	mov	r3, r5
 800359e:	eb49 0303 	adc.w	r3, r9, r3
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	f04f 0200 	mov.w	r2, #0
 80035a8:	f04f 0300 	mov.w	r3, #0
 80035ac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035b0:	4629      	mov	r1, r5
 80035b2:	024b      	lsls	r3, r1, #9
 80035b4:	4621      	mov	r1, r4
 80035b6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035ba:	4621      	mov	r1, r4
 80035bc:	024a      	lsls	r2, r1, #9
 80035be:	4610      	mov	r0, r2
 80035c0:	4619      	mov	r1, r3
 80035c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035c6:	2200      	movs	r2, #0
 80035c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035ca:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80035cc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80035d0:	f7fc fe6e 	bl	80002b0 <__aeabi_uldivmod>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4613      	mov	r3, r2
 80035da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035de:	e065      	b.n	80036ac <HAL_RCC_GetSysClockFreq+0x420>
 80035e0:	40023800 	.word	0x40023800
 80035e4:	00f42400 	.word	0x00f42400
 80035e8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ec:	4b3d      	ldr	r3, [pc, #244]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x458>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	099b      	lsrs	r3, r3, #6
 80035f2:	2200      	movs	r2, #0
 80035f4:	4618      	mov	r0, r3
 80035f6:	4611      	mov	r1, r2
 80035f8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80035fe:	2300      	movs	r3, #0
 8003600:	657b      	str	r3, [r7, #84]	@ 0x54
 8003602:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003606:	4642      	mov	r2, r8
 8003608:	464b      	mov	r3, r9
 800360a:	f04f 0000 	mov.w	r0, #0
 800360e:	f04f 0100 	mov.w	r1, #0
 8003612:	0159      	lsls	r1, r3, #5
 8003614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003618:	0150      	lsls	r0, r2, #5
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4641      	mov	r1, r8
 8003620:	1a51      	subs	r1, r2, r1
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	4649      	mov	r1, r9
 8003626:	eb63 0301 	sbc.w	r3, r3, r1
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	f04f 0200 	mov.w	r2, #0
 8003630:	f04f 0300 	mov.w	r3, #0
 8003634:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003638:	4659      	mov	r1, fp
 800363a:	018b      	lsls	r3, r1, #6
 800363c:	4651      	mov	r1, sl
 800363e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003642:	4651      	mov	r1, sl
 8003644:	018a      	lsls	r2, r1, #6
 8003646:	4651      	mov	r1, sl
 8003648:	1a54      	subs	r4, r2, r1
 800364a:	4659      	mov	r1, fp
 800364c:	eb63 0501 	sbc.w	r5, r3, r1
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	00eb      	lsls	r3, r5, #3
 800365a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800365e:	00e2      	lsls	r2, r4, #3
 8003660:	4614      	mov	r4, r2
 8003662:	461d      	mov	r5, r3
 8003664:	4643      	mov	r3, r8
 8003666:	18e3      	adds	r3, r4, r3
 8003668:	603b      	str	r3, [r7, #0]
 800366a:	464b      	mov	r3, r9
 800366c:	eb45 0303 	adc.w	r3, r5, r3
 8003670:	607b      	str	r3, [r7, #4]
 8003672:	f04f 0200 	mov.w	r2, #0
 8003676:	f04f 0300 	mov.w	r3, #0
 800367a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800367e:	4629      	mov	r1, r5
 8003680:	028b      	lsls	r3, r1, #10
 8003682:	4621      	mov	r1, r4
 8003684:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003688:	4621      	mov	r1, r4
 800368a:	028a      	lsls	r2, r1, #10
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003694:	2200      	movs	r2, #0
 8003696:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003698:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800369a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800369e:	f7fc fe07 	bl	80002b0 <__aeabi_uldivmod>
 80036a2:	4602      	mov	r2, r0
 80036a4:	460b      	mov	r3, r1
 80036a6:	4613      	mov	r3, r2
 80036a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80036ac:	4b0d      	ldr	r3, [pc, #52]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x458>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	0f1b      	lsrs	r3, r3, #28
 80036b2:	f003 0307 	and.w	r3, r3, #7
 80036b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80036ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80036be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036ca:	e003      	b.n	80036d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036cc:	4b06      	ldr	r3, [pc, #24]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80036ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	37b8      	adds	r7, #184	@ 0xb8
 80036dc:	46bd      	mov	sp, r7
 80036de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800
 80036e8:	00f42400 	.word	0x00f42400

080036ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e28d      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	f000 8083 	beq.w	8003812 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800370c:	4b94      	ldr	r3, [pc, #592]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b04      	cmp	r3, #4
 8003716:	d019      	beq.n	800374c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003718:	4b91      	ldr	r3, [pc, #580]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003720:	2b08      	cmp	r3, #8
 8003722:	d106      	bne.n	8003732 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003724:	4b8e      	ldr	r3, [pc, #568]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800372c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003730:	d00c      	beq.n	800374c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003732:	4b8b      	ldr	r3, [pc, #556]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800373a:	2b0c      	cmp	r3, #12
 800373c:	d112      	bne.n	8003764 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800373e:	4b88      	ldr	r3, [pc, #544]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003746:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800374a:	d10b      	bne.n	8003764 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800374c:	4b84      	ldr	r3, [pc, #528]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d05b      	beq.n	8003810 <HAL_RCC_OscConfig+0x124>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d157      	bne.n	8003810 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e25a      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800376c:	d106      	bne.n	800377c <HAL_RCC_OscConfig+0x90>
 800376e:	4b7c      	ldr	r3, [pc, #496]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a7b      	ldr	r2, [pc, #492]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003778:	6013      	str	r3, [r2, #0]
 800377a:	e01d      	b.n	80037b8 <HAL_RCC_OscConfig+0xcc>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003784:	d10c      	bne.n	80037a0 <HAL_RCC_OscConfig+0xb4>
 8003786:	4b76      	ldr	r3, [pc, #472]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a75      	ldr	r2, [pc, #468]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 800378c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003790:	6013      	str	r3, [r2, #0]
 8003792:	4b73      	ldr	r3, [pc, #460]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a72      	ldr	r2, [pc, #456]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	e00b      	b.n	80037b8 <HAL_RCC_OscConfig+0xcc>
 80037a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80037a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037aa:	6013      	str	r3, [r2, #0]
 80037ac:	4b6c      	ldr	r3, [pc, #432]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80037b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d013      	beq.n	80037e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe f8d0 	bl	8001964 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c8:	f7fe f8cc 	bl	8001964 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	@ 0x64
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e21f      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037da:	4b61      	ldr	r3, [pc, #388]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCC_OscConfig+0xdc>
 80037e6:	e014      	b.n	8003812 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e8:	f7fe f8bc 	bl	8001964 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f0:	f7fe f8b8 	bl	8001964 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	@ 0x64
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e20b      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003802:	4b57      	ldr	r3, [pc, #348]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0x104>
 800380e:	e000      	b.n	8003812 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d06f      	beq.n	80038fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800381e:	4b50      	ldr	r3, [pc, #320]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f003 030c 	and.w	r3, r3, #12
 8003826:	2b00      	cmp	r3, #0
 8003828:	d017      	beq.n	800385a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800382a:	4b4d      	ldr	r3, [pc, #308]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003832:	2b08      	cmp	r3, #8
 8003834:	d105      	bne.n	8003842 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003836:	4b4a      	ldr	r3, [pc, #296]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00b      	beq.n	800385a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003842:	4b47      	ldr	r3, [pc, #284]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800384a:	2b0c      	cmp	r3, #12
 800384c:	d11c      	bne.n	8003888 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800384e:	4b44      	ldr	r3, [pc, #272]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d116      	bne.n	8003888 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	4b41      	ldr	r3, [pc, #260]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <HAL_RCC_OscConfig+0x186>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d001      	beq.n	8003872 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e1d3      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003872:	4b3b      	ldr	r3, [pc, #236]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	4937      	ldr	r1, [pc, #220]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003882:	4313      	orrs	r3, r2
 8003884:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003886:	e03a      	b.n	80038fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d020      	beq.n	80038d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003890:	4b34      	ldr	r3, [pc, #208]	@ (8003964 <HAL_RCC_OscConfig+0x278>)
 8003892:	2201      	movs	r2, #1
 8003894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003896:	f7fe f865 	bl	8001964 <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800389e:	f7fe f861 	bl	8001964 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e1b4      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038bc:	4b28      	ldr	r3, [pc, #160]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	4925      	ldr	r1, [pc, #148]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	600b      	str	r3, [r1, #0]
 80038d0:	e015      	b.n	80038fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038d2:	4b24      	ldr	r3, [pc, #144]	@ (8003964 <HAL_RCC_OscConfig+0x278>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d8:	f7fe f844 	bl	8001964 <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038e0:	f7fe f840 	bl	8001964 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e193      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1f0      	bne.n	80038e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d036      	beq.n	8003978 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d016      	beq.n	8003940 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003912:	4b15      	ldr	r3, [pc, #84]	@ (8003968 <HAL_RCC_OscConfig+0x27c>)
 8003914:	2201      	movs	r2, #1
 8003916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003918:	f7fe f824 	bl	8001964 <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800391e:	e008      	b.n	8003932 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003920:	f7fe f820 	bl	8001964 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e173      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003932:	4b0b      	ldr	r3, [pc, #44]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCC_OscConfig+0x234>
 800393e:	e01b      	b.n	8003978 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003940:	4b09      	ldr	r3, [pc, #36]	@ (8003968 <HAL_RCC_OscConfig+0x27c>)
 8003942:	2200      	movs	r2, #0
 8003944:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003946:	f7fe f80d 	bl	8001964 <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394c:	e00e      	b.n	800396c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800394e:	f7fe f809 	bl	8001964 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d907      	bls.n	800396c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e15c      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
 8003960:	40023800 	.word	0x40023800
 8003964:	42470000 	.word	0x42470000
 8003968:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800396c:	4b8a      	ldr	r3, [pc, #552]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 800396e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1ea      	bne.n	800394e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 8097 	beq.w	8003ab4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003986:	2300      	movs	r3, #0
 8003988:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800398a:	4b83      	ldr	r3, [pc, #524]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10f      	bne.n	80039b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003996:	2300      	movs	r3, #0
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 80039a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ae:	60bb      	str	r3, [r7, #8]
 80039b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039b2:	2301      	movs	r3, #1
 80039b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b6:	4b79      	ldr	r3, [pc, #484]	@ (8003b9c <HAL_RCC_OscConfig+0x4b0>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d118      	bne.n	80039f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039c2:	4b76      	ldr	r3, [pc, #472]	@ (8003b9c <HAL_RCC_OscConfig+0x4b0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a75      	ldr	r2, [pc, #468]	@ (8003b9c <HAL_RCC_OscConfig+0x4b0>)
 80039c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ce:	f7fd ffc9 	bl	8001964 <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d6:	f7fd ffc5 	bl	8001964 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e118      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e8:	4b6c      	ldr	r3, [pc, #432]	@ (8003b9c <HAL_RCC_OscConfig+0x4b0>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0f0      	beq.n	80039d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d106      	bne.n	8003a0a <HAL_RCC_OscConfig+0x31e>
 80039fc:	4b66      	ldr	r3, [pc, #408]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 80039fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a00:	4a65      	ldr	r2, [pc, #404]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a08:	e01c      	b.n	8003a44 <HAL_RCC_OscConfig+0x358>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	2b05      	cmp	r3, #5
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCC_OscConfig+0x340>
 8003a12:	4b61      	ldr	r3, [pc, #388]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a16:	4a60      	ldr	r2, [pc, #384]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a18:	f043 0304 	orr.w	r3, r3, #4
 8003a1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a1e:	4b5e      	ldr	r3, [pc, #376]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a22:	4a5d      	ldr	r2, [pc, #372]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a2a:	e00b      	b.n	8003a44 <HAL_RCC_OscConfig+0x358>
 8003a2c:	4b5a      	ldr	r3, [pc, #360]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a30:	4a59      	ldr	r2, [pc, #356]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a32:	f023 0301 	bic.w	r3, r3, #1
 8003a36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a38:	4b57      	ldr	r3, [pc, #348]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a3c:	4a56      	ldr	r2, [pc, #344]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a3e:	f023 0304 	bic.w	r3, r3, #4
 8003a42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d015      	beq.n	8003a78 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7fd ff8a 	bl	8001964 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a52:	e00a      	b.n	8003a6a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a54:	f7fd ff86 	bl	8001964 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e0d7      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0ee      	beq.n	8003a54 <HAL_RCC_OscConfig+0x368>
 8003a76:	e014      	b.n	8003aa2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a78:	f7fd ff74 	bl	8001964 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a7e:	e00a      	b.n	8003a96 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a80:	f7fd ff70 	bl	8001964 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e0c1      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a96:	4b40      	ldr	r3, [pc, #256]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1ee      	bne.n	8003a80 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003aa2:	7dfb      	ldrb	r3, [r7, #23]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d105      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa8:	4b3b      	ldr	r3, [pc, #236]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aac:	4a3a      	ldr	r2, [pc, #232]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003aae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ab2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80ad 	beq.w	8003c18 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003abe:	4b36      	ldr	r3, [pc, #216]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 030c 	and.w	r3, r3, #12
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d060      	beq.n	8003b8c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d145      	bne.n	8003b5e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ad2:	4b33      	ldr	r3, [pc, #204]	@ (8003ba0 <HAL_RCC_OscConfig+0x4b4>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fd ff44 	bl	8001964 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae0:	f7fd ff40 	bl	8001964 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e093      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af2:	4b29      	ldr	r3, [pc, #164]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	69da      	ldr	r2, [r3, #28]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0c:	019b      	lsls	r3, r3, #6
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b14:	085b      	lsrs	r3, r3, #1
 8003b16:	3b01      	subs	r3, #1
 8003b18:	041b      	lsls	r3, r3, #16
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b20:	061b      	lsls	r3, r3, #24
 8003b22:	431a      	orrs	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b28:	071b      	lsls	r3, r3, #28
 8003b2a:	491b      	ldr	r1, [pc, #108]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba0 <HAL_RCC_OscConfig+0x4b4>)
 8003b32:	2201      	movs	r2, #1
 8003b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b36:	f7fd ff15 	bl	8001964 <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3e:	f7fd ff11 	bl	8001964 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e064      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b50:	4b11      	ldr	r3, [pc, #68]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d0f0      	beq.n	8003b3e <HAL_RCC_OscConfig+0x452>
 8003b5c:	e05c      	b.n	8003c18 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ba0 <HAL_RCC_OscConfig+0x4b4>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b64:	f7fd fefe 	bl	8001964 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b6c:	f7fd fefa 	bl	8001964 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e04d      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b7e:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <HAL_RCC_OscConfig+0x4ac>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x480>
 8003b8a:	e045      	b.n	8003c18 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e040      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	40007000 	.word	0x40007000
 8003ba0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8003c24 <HAL_RCC_OscConfig+0x538>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d030      	beq.n	8003c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d129      	bne.n	8003c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d122      	bne.n	8003c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d119      	bne.n	8003c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bea:	085b      	lsrs	r3, r3, #1
 8003bec:	3b01      	subs	r3, #1
 8003bee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d10f      	bne.n	8003c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d107      	bne.n	8003c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d001      	beq.n	8003c18 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e000      	b.n	8003c1a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	40023800 	.word	0x40023800

08003c28 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e022      	b.n	8003c80 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d105      	bne.n	8003c52 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7fd f9f5 	bl	800103c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2203      	movs	r2, #3
 8003c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f814 	bl	8003c88 <HAL_SD_InitCard>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e00a      	b.n	8003c80 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003c88:	b5b0      	push	{r4, r5, r7, lr}
 8003c8a:	b08e      	sub	sp, #56	@ 0x38
 8003c8c:	af04      	add	r7, sp, #16
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003ca4:	2376      	movs	r3, #118	@ 0x76
 8003ca6:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681d      	ldr	r5, [r3, #0]
 8003cac:	466c      	mov	r4, sp
 8003cae:	f107 0318 	add.w	r3, r7, #24
 8003cb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003cb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003cba:	f107 030c 	add.w	r3, r7, #12
 8003cbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	f003 fadd 	bl	8007280 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d70 <HAL_SD_InitCard+0xe8>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f003 fb1e 	bl	8007312 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003cd6:	4b26      	ldr	r3, [pc, #152]	@ (8003d70 <HAL_SD_InitCard+0xe8>)
 8003cd8:	2201      	movs	r2, #1
 8003cda:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003cdc:	2002      	movs	r0, #2
 8003cde:	f7fd fe4d 	bl	800197c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 fff0 	bl	8004cc8 <SD_PowerON>
 8003ce8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00b      	beq.n	8003d08 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e02e      	b.n	8003d66 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 ff0f 	bl	8004b2c <SD_InitCard>
 8003d0e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00b      	beq.n	8003d2e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d24:	431a      	orrs	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e01b      	b.n	8003d66 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d36:	4618      	mov	r0, r3
 8003d38:	f003 fb7d 	bl	8007436 <SDMMC_CmdBlockLength>
 8003d3c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00f      	beq.n	8003d64 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <HAL_SD_InitCard+0xec>)
 8003d4a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e000      	b.n	8003d66 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3728      	adds	r7, #40	@ 0x28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	422580a0 	.word	0x422580a0
 8003d74:	004005ff 	.word	0x004005ff

08003d78 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08c      	sub	sp, #48	@ 0x30
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
 8003d84:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d107      	bne.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d94:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0be      	b.n	8003f1e <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	f040 80b7 	bne.w	8003f1c <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003db4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	441a      	add	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d907      	bls.n	8003dd2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e0a5      	b.n	8003f1e <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2200      	movs	r2, #0
 8003de0:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8003df0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df6:	4a4c      	ldr	r2, [pc, #304]	@ (8003f28 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8003df8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	4a4b      	ldr	r2, [pc, #300]	@ (8003f2c <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8003e00:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	2200      	movs	r2, #0
 8003e08:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0e:	2200      	movs	r2, #0
 8003e10:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	3380      	adds	r3, #128	@ 0x80
 8003e38:	4619      	mov	r1, r3
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	025b      	lsls	r3, r3, #9
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	f7fd ff7f 	bl	8001d44 <HAL_DMA_Start_IT>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d017      	beq.n	8003e7c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003e5a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a33      	ldr	r2, [pc, #204]	@ (8003f30 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003e62:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e68:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e050      	b.n	8003f1e <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003f34 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d002      	beq.n	8003e90 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8003e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8c:	025b      	lsls	r3, r3, #9
 8003e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003e90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e94:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	025b      	lsls	r3, r3, #9
 8003e9a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003e9c:	2390      	movs	r3, #144	@ 0x90
 8003e9e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f107 0210 	add.w	r2, r7, #16
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f003 fa91 	bl	80073de <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d90a      	bls.n	8003ed8 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2282      	movs	r2, #130	@ 0x82
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f003 faf5 	bl	80074be <SDMMC_CmdReadMultiBlock>
 8003ed4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003ed6:	e009      	b.n	8003eec <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2281      	movs	r2, #129	@ 0x81
 8003edc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f003 fac8 	bl	800747a <SDMMC_CmdReadSingleBlock>
 8003eea:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d012      	beq.n	8003f18 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a0e      	ldr	r2, [pc, #56]	@ (8003f30 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003ef8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f00:	431a      	orrs	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e002      	b.n	8003f1e <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	e000      	b.n	8003f1e <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003f1c:	2302      	movs	r3, #2
  }
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3730      	adds	r7, #48	@ 0x30
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	0800493b 	.word	0x0800493b
 8003f2c:	080049ad 	.word	0x080049ad
 8003f30:	004005ff 	.word	0x004005ff
 8003f34:	4225858c 	.word	0x4225858c

08003f38 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08c      	sub	sp, #48	@ 0x30
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d107      	bne.n	8003f60 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f54:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0c1      	b.n	80040e4 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	f040 80ba 	bne.w	80040e2 <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003f74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	441a      	add	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d907      	bls.n	8003f92 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f86:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e0a8      	b.n	80040e4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2203      	movs	r2, #3
 8003f96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f042 021a 	orr.w	r2, r2, #26
 8003fb0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb6:	4a4d      	ldr	r2, [pc, #308]	@ (80040ec <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8003fb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbe:	4a4c      	ldr	r2, [pc, #304]	@ (80040f0 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8003fc0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d002      	beq.n	8003fd8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8003fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd4:	025b      	lsls	r3, r3, #9
 8003fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d90a      	bls.n	8003ff4 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	22a0      	movs	r2, #160	@ 0xa0
 8003fe2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fea:	4618      	mov	r0, r3
 8003fec:	f003 faab 	bl	8007546 <SDMMC_CmdWriteMultiBlock>
 8003ff0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003ff2:	e009      	b.n	8004008 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2290      	movs	r2, #144	@ 0x90
 8003ff8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004000:	4618      	mov	r0, r3
 8004002:	f003 fa7e 	bl	8007502 <SDMMC_CmdWriteSingleBlock>
 8004006:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800400a:	2b00      	cmp	r3, #0
 800400c:	d012      	beq.n	8004034 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a38      	ldr	r2, [pc, #224]	@ (80040f4 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004014:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800401a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800401c:	431a      	orrs	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e057      	b.n	80040e4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004034:	4b30      	ldr	r3, [pc, #192]	@ (80040f8 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004036:	2201      	movs	r2, #1
 8004038:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403e:	2240      	movs	r2, #64	@ 0x40
 8004040:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	430a      	orrs	r2, r1
 800405c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3380      	adds	r3, #128	@ 0x80
 800406a:	461a      	mov	r2, r3
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	025b      	lsls	r3, r3, #9
 8004070:	089b      	lsrs	r3, r3, #2
 8004072:	f7fd fe67 	bl	8001d44 <HAL_DMA_Start_IT>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01a      	beq.n	80040b2 <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 021a 	bic.w	r2, r2, #26
 800408a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a18      	ldr	r2, [pc, #96]	@ (80040f4 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004092:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004098:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e018      	b.n	80040e4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80040b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80040b6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	025b      	lsls	r3, r3, #9
 80040bc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80040be:	2390      	movs	r3, #144	@ 0x90
 80040c0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80040c2:	2300      	movs	r3, #0
 80040c4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80040c6:	2300      	movs	r3, #0
 80040c8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80040ca:	2301      	movs	r3, #1
 80040cc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f107 0210 	add.w	r2, r7, #16
 80040d6:	4611      	mov	r1, r2
 80040d8:	4618      	mov	r0, r3
 80040da:	f003 f980 	bl	80073de <SDIO_ConfigData>

      return HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	e000      	b.n	80040e4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 80040e2:	2302      	movs	r3, #2
  }
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3730      	adds	r7, #48	@ 0x30
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	08004911 	.word	0x08004911
 80040f0:	080049ad 	.word	0x080049ad
 80040f4:	004005ff 	.word	0x004005ff
 80040f8:	4225858c 	.word	0x4225858c

080040fc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004108:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d008      	beq.n	800412a <HAL_SD_IRQHandler+0x2e>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 ffef 	bl	8005106 <SD_Read_IT>
 8004128:	e155      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 808f 	beq.w	8004258 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004142:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 8004152:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004156:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0201 	bic.w	r2, r2, #1
 8004166:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d039      	beq.n	80041e6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d104      	bne.n	8004186 <HAL_SD_IRQHandler+0x8a>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b00      	cmp	r3, #0
 8004184:	d011      	beq.n	80041aa <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f003 f9fe 	bl	800758c <SDMMC_CmdStopTransfer>
 8004190:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d008      	beq.n	80041aa <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f91f 	bl	80043e8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f240 523a 	movw	r2, #1338	@ 0x53a
 80041b2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d104      	bne.n	80041d6 <HAL_SD_IRQHandler+0xda>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f004 f96c 	bl	80084b4 <HAL_SD_RxCpltCallback>
 80041dc:	e0fb      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f004 f95e 	bl	80084a0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80041e4:	e0f7      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 80f2 	beq.w	80043d6 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f003 0320 	and.w	r3, r3, #32
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d011      	beq.n	8004220 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4618      	mov	r0, r3
 8004202:	f003 f9c3 	bl	800758c <SDMMC_CmdStopTransfer>
 8004206:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d008      	beq.n	8004220 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f8e4 	bl	80043e8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	f040 80d5 	bne.w	80043d6 <HAL_SD_IRQHandler+0x2da>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	f040 80cf 	bne.w	80043d6 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0208 	bic.w	r2, r2, #8
 8004246:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f004 f925 	bl	80084a0 <HAL_SD_TxCpltCallback>
}
 8004256:	e0be      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800425e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d008      	beq.n	8004278 <HAL_SD_IRQHandler+0x17c>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b00      	cmp	r3, #0
 800426e:	d003      	beq.n	8004278 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 ff99 	bl	80051a8 <SD_Write_IT>
 8004276:	e0ae      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 80a7 	beq.w	80043d6 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d005      	beq.n	80042a2 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429a:	f043 0202 	orr.w	r2, r3, #2
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042a8:	f003 0308 	and.w	r3, r3, #8
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b4:	f043 0208 	orr.w	r2, r3, #8
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ce:	f043 0220 	orr.w	r2, r3, #32
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042dc:	f003 0310 	and.w	r3, r3, #16
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e8:	f043 0210 	orr.w	r2, r3, #16
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80042f8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004308:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4618      	mov	r0, r3
 8004310:	f003 f93c 	bl	800758c <SDMMC_CmdStopTransfer>
 8004314:	4602      	mov	r2, r0
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f003 0308 	and.w	r3, r3, #8
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f855 	bl	80043e8 <HAL_SD_ErrorCallback>
}
 800433e:	e04a      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004346:	2b00      	cmp	r3, #0
 8004348:	d045      	beq.n	80043d6 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b00      	cmp	r3, #0
 8004352:	d104      	bne.n	800435e <HAL_SD_IRQHandler+0x262>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b00      	cmp	r3, #0
 800435c:	d011      	beq.n	8004382 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004362:	4a1f      	ldr	r2, [pc, #124]	@ (80043e0 <HAL_SD_IRQHandler+0x2e4>)
 8004364:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436a:	4618      	mov	r0, r3
 800436c:	f7fd fdb2 	bl	8001ed4 <HAL_DMA_Abort_IT>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d02f      	beq.n	80043d6 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437a:	4618      	mov	r0, r3
 800437c:	f000 fb68 	bl	8004a50 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004380:	e029      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	d104      	bne.n	8004396 <HAL_SD_IRQHandler+0x29a>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d011      	beq.n	80043ba <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439a:	4a12      	ldr	r2, [pc, #72]	@ (80043e4 <HAL_SD_IRQHandler+0x2e8>)
 800439c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fd fd96 	bl	8001ed4 <HAL_DMA_Abort_IT>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d013      	beq.n	80043d6 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fb83 	bl	8004abe <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80043b8:	e00d      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f004 f85c 	bl	800848c <HAL_SD_AbortCallback>
}
 80043d4:	e7ff      	b.n	80043d6 <HAL_SD_IRQHandler+0x2da>
 80043d6:	bf00      	nop
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	08004a51 	.word	0x08004a51
 80043e4:	08004abf 	.word	0x08004abf

080043e8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800440a:	0f9b      	lsrs	r3, r3, #30
 800440c:	b2da      	uxtb	r2, r3
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004416:	0e9b      	lsrs	r3, r3, #26
 8004418:	b2db      	uxtb	r3, r3
 800441a:	f003 030f 	and.w	r3, r3, #15
 800441e:	b2da      	uxtb	r2, r3
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004428:	0e1b      	lsrs	r3, r3, #24
 800442a:	b2db      	uxtb	r3, r3
 800442c:	f003 0303 	and.w	r3, r3, #3
 8004430:	b2da      	uxtb	r2, r3
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800443a:	0c1b      	lsrs	r3, r3, #16
 800443c:	b2da      	uxtb	r2, r3
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004446:	0a1b      	lsrs	r3, r3, #8
 8004448:	b2da      	uxtb	r2, r3
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004452:	b2da      	uxtb	r2, r3
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800445c:	0d1b      	lsrs	r3, r3, #20
 800445e:	b29a      	uxth	r2, r3
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004468:	0c1b      	lsrs	r3, r3, #16
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f003 030f 	and.w	r3, r3, #15
 8004470:	b2da      	uxtb	r2, r3
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800447a:	0bdb      	lsrs	r3, r3, #15
 800447c:	b2db      	uxtb	r3, r3
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	b2da      	uxtb	r2, r3
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800448c:	0b9b      	lsrs	r3, r3, #14
 800448e:	b2db      	uxtb	r3, r3
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	b2da      	uxtb	r2, r3
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800449e:	0b5b      	lsrs	r3, r3, #13
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044b0:	0b1b      	lsrs	r3, r3, #12
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2200      	movs	r2, #0
 80044c2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d163      	bne.n	8004594 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044d0:	009a      	lsls	r2, r3, #2
 80044d2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80044d6:	4013      	ands	r3, r2
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80044dc:	0f92      	lsrs	r2, r2, #30
 80044de:	431a      	orrs	r2, r3
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e8:	0edb      	lsrs	r3, r3, #27
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044fa:	0e1b      	lsrs	r3, r3, #24
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	b2da      	uxtb	r2, r3
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800450c:	0d5b      	lsrs	r3, r3, #21
 800450e:	b2db      	uxtb	r3, r3
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	b2da      	uxtb	r2, r3
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800451e:	0c9b      	lsrs	r3, r3, #18
 8004520:	b2db      	uxtb	r3, r3
 8004522:	f003 0307 	and.w	r3, r3, #7
 8004526:	b2da      	uxtb	r2, r3
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004530:	0bdb      	lsrs	r3, r3, #15
 8004532:	b2db      	uxtb	r3, r3
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	b2da      	uxtb	r2, r3
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	7e1b      	ldrb	r3, [r3, #24]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	3302      	adds	r3, #2
 8004554:	2201      	movs	r2, #1
 8004556:	fa02 f303 	lsl.w	r3, r2, r3
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800455e:	fb03 f202 	mul.w	r2, r3, r2
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	7a1b      	ldrb	r3, [r3, #8]
 800456a:	b2db      	uxtb	r3, r3
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	2201      	movs	r2, #1
 8004572:	409a      	lsls	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004580:	0a52      	lsrs	r2, r2, #9
 8004582:	fb03 f202 	mul.w	r2, r3, r2
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004590:	661a      	str	r2, [r3, #96]	@ 0x60
 8004592:	e031      	b.n	80045f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004598:	2b01      	cmp	r3, #1
 800459a:	d11d      	bne.n	80045d8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045a0:	041b      	lsls	r3, r3, #16
 80045a2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045aa:	0c1b      	lsrs	r3, r3, #16
 80045ac:	431a      	orrs	r2, r3
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	3301      	adds	r3, #1
 80045b8:	029a      	lsls	r2, r3, #10
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045cc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	661a      	str	r2, [r3, #96]	@ 0x60
 80045d6:	e00f      	b.n	80045f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a58      	ldr	r2, [pc, #352]	@ (8004740 <HAL_SD_GetCardCSD+0x344>)
 80045de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e09d      	b.n	8004734 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045fc:	0b9b      	lsrs	r3, r3, #14
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	b2da      	uxtb	r2, r3
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800460e:	09db      	lsrs	r3, r3, #7
 8004610:	b2db      	uxtb	r3, r3
 8004612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004616:	b2da      	uxtb	r2, r3
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004620:	b2db      	uxtb	r3, r3
 8004622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004626:	b2da      	uxtb	r2, r3
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004630:	0fdb      	lsrs	r3, r3, #31
 8004632:	b2da      	uxtb	r2, r3
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463c:	0f5b      	lsrs	r3, r3, #29
 800463e:	b2db      	uxtb	r3, r3
 8004640:	f003 0303 	and.w	r3, r3, #3
 8004644:	b2da      	uxtb	r2, r3
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464e:	0e9b      	lsrs	r3, r3, #26
 8004650:	b2db      	uxtb	r3, r3
 8004652:	f003 0307 	and.w	r3, r3, #7
 8004656:	b2da      	uxtb	r2, r3
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004660:	0d9b      	lsrs	r3, r3, #22
 8004662:	b2db      	uxtb	r3, r3
 8004664:	f003 030f 	and.w	r3, r3, #15
 8004668:	b2da      	uxtb	r2, r3
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004672:	0d5b      	lsrs	r3, r3, #21
 8004674:	b2db      	uxtb	r3, r3
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	b2da      	uxtb	r2, r3
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468e:	0c1b      	lsrs	r3, r3, #16
 8004690:	b2db      	uxtb	r3, r3
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	b2da      	uxtb	r2, r3
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a2:	0bdb      	lsrs	r3, r3, #15
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	b2da      	uxtb	r2, r3
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b6:	0b9b      	lsrs	r3, r3, #14
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ca:	0b5b      	lsrs	r3, r3, #13
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046de:	0b1b      	lsrs	r3, r3, #12
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f2:	0a9b      	lsrs	r3, r3, #10
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004706:	0a1b      	lsrs	r3, r3, #8
 8004708:	b2db      	uxtb	r3, r3
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	b2da      	uxtb	r2, r3
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800471a:	085b      	lsrs	r3, r3, #1
 800471c:	b2db      	uxtb	r3, r3
 800471e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004722:	b2da      	uxtb	r2, r3
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	004005ff 	.word	0x004005ff

08004744 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800479c:	b5b0      	push	{r4, r5, r7, lr}
 800479e:	b08e      	sub	sp, #56	@ 0x38
 80047a0:	af04      	add	r7, sp, #16
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2203      	movs	r2, #3
 80047b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b8:	2b03      	cmp	r3, #3
 80047ba:	d02e      	beq.n	800481a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047c2:	d106      	bne.n	80047d2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80047d0:	e029      	b.n	8004826 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047d8:	d10a      	bne.n	80047f0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 fb2a 	bl	8004e34 <SD_WideBus_Enable>
 80047e0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80047ee:	e01a      	b.n	8004826 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10a      	bne.n	800480c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fb67 	bl	8004eca <SD_WideBus_Disable>
 80047fc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	639a      	str	r2, [r3, #56]	@ 0x38
 800480a:	e00c      	b.n	8004826 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004810:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	639a      	str	r2, [r3, #56]	@ 0x38
 8004818:	e005      	b.n	8004826 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00b      	beq.n	8004846 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a26      	ldr	r2, [pc, #152]	@ (80048cc <HAL_SD_ConfigWideBusOperation+0x130>)
 8004834:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004844:	e01f      	b.n	8004886 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681d      	ldr	r5, [r3, #0]
 800486c:	466c      	mov	r4, sp
 800486e:	f107 0314 	add.w	r3, r7, #20
 8004872:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004876:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800487a:	f107 0308 	add.w	r3, r7, #8
 800487e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004880:	4628      	mov	r0, r5
 8004882:	f002 fcfd 	bl	8007280 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800488e:	4618      	mov	r0, r3
 8004890:	f002 fdd1 	bl	8007436 <SDMMC_CmdBlockLength>
 8004894:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004896:	6a3b      	ldr	r3, [r7, #32]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00c      	beq.n	80048b6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a0a      	ldr	r2, [pc, #40]	@ (80048cc <HAL_SD_ConfigWideBusOperation+0x130>)
 80048a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048a8:	6a3b      	ldr	r3, [r7, #32]
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80048be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3728      	adds	r7, #40	@ 0x28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bdb0      	pop	{r4, r5, r7, pc}
 80048ca:	bf00      	nop
 80048cc:	004005ff 	.word	0x004005ff

080048d0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80048d8:	2300      	movs	r3, #0
 80048da:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80048dc:	f107 030c 	add.w	r3, r7, #12
 80048e0:	4619      	mov	r1, r3
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fa7e 	bl	8004de4 <SD_SendStatus>
 80048e8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d005      	beq.n	80048fc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	0a5b      	lsrs	r3, r3, #9
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004906:	693b      	ldr	r3, [r7, #16]
}
 8004908:	4618      	mov	r0, r3
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800492c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800492e:	bf00      	nop
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b084      	sub	sp, #16
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004946:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494c:	2b82      	cmp	r3, #130	@ 0x82
 800494e:	d111      	bne.n	8004974 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4618      	mov	r0, r3
 8004956:	f002 fe19 	bl	800758c <SDMMC_CmdStopTransfer>
 800495a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d008      	beq.n	8004974 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	431a      	orrs	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f7ff fd3a 	bl	80043e8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0208 	bic.w	r2, r2, #8
 8004982:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f240 523a 	movw	r2, #1338	@ 0x53a
 800498c:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f003 fd89 	bl	80084b4 <HAL_SD_RxCpltCallback>
#endif
}
 80049a2:	bf00      	nop
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
	...

080049ac <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b086      	sub	sp, #24
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f7fd fc36 	bl	800222c <HAL_DMA_GetError>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d03e      	beq.n	8004a44 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049cc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d002      	beq.n	80049e2 <SD_DMAError+0x36>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d12d      	bne.n	8004a3e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a19      	ldr	r2, [pc, #100]	@ (8004a4c <SD_DMAError+0xa0>)
 80049e8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80049f8:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004a06:	6978      	ldr	r0, [r7, #20]
 8004a08:	f7ff ff62 	bl	80048d0 <HAL_SD_GetCardState>
 8004a0c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b06      	cmp	r3, #6
 8004a12:	d002      	beq.n	8004a1a <SD_DMAError+0x6e>
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b05      	cmp	r3, #5
 8004a18:	d10a      	bne.n	8004a30 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f002 fdb4 	bl	800758c <SDMMC_CmdStopTransfer>
 8004a24:	4602      	mov	r2, r0
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004a3e:	6978      	ldr	r0, [r7, #20]
 8004a40:	f7ff fcd2 	bl	80043e8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004a44:	bf00      	nop
 8004a46:	3718      	adds	r7, #24
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	004005ff 	.word	0x004005ff

08004a50 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004a66:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004a68:	68f8      	ldr	r0, [r7, #12]
 8004a6a:	f7ff ff31 	bl	80048d0 <HAL_SD_GetCardState>
 8004a6e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b06      	cmp	r3, #6
 8004a82:	d002      	beq.n	8004a8a <SD_DMATxAbort+0x3a>
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	2b05      	cmp	r3, #5
 8004a88:	d10a      	bne.n	8004aa0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f002 fd7c 	bl	800758c <SDMMC_CmdStopTransfer>
 8004a94:	4602      	mov	r2, r0
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d103      	bne.n	8004ab0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f003 fcef 	bl	800848c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004aae:	e002      	b.n	8004ab6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f7ff fc99 	bl	80043e8 <HAL_SD_ErrorCallback>
}
 8004ab6:	bf00      	nop
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b084      	sub	sp, #16
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aca:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004ad4:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f7ff fefa 	bl	80048d0 <HAL_SD_GetCardState>
 8004adc:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	2b06      	cmp	r3, #6
 8004af0:	d002      	beq.n	8004af8 <SD_DMARxAbort+0x3a>
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	2b05      	cmp	r3, #5
 8004af6:	d10a      	bne.n	8004b0e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f002 fd45 	bl	800758c <SDMMC_CmdStopTransfer>
 8004b02:	4602      	mov	r2, r0
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d103      	bne.n	8004b1e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f003 fcb8 	bl	800848c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004b1c:	e002      	b.n	8004b24 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f7ff fc62 	bl	80043e8 <HAL_SD_ErrorCallback>
}
 8004b24:	bf00      	nop
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004b2c:	b5b0      	push	{r4, r5, r7, lr}
 8004b2e:	b094      	sub	sp, #80	@ 0x50
 8004b30:	af04      	add	r7, sp, #16
 8004b32:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004b34:	2301      	movs	r3, #1
 8004b36:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f002 fbf6 	bl	800732e <SDIO_GetPowerState>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d102      	bne.n	8004b4e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004b48:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004b4c:	e0b8      	b.n	8004cc0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d02f      	beq.n	8004bb6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f002 fe20 	bl	80077a0 <SDMMC_CmdSendCID>
 8004b60:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <SD_InitCard+0x40>
    {
      return errorstate;
 8004b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b6a:	e0a9      	b.n	8004cc0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2100      	movs	r1, #0
 8004b72:	4618      	mov	r0, r3
 8004b74:	f002 fc20 	bl	80073b8 <SDIO_GetResponse>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2104      	movs	r1, #4
 8004b84:	4618      	mov	r0, r3
 8004b86:	f002 fc17 	bl	80073b8 <SDIO_GetResponse>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2108      	movs	r1, #8
 8004b96:	4618      	mov	r0, r3
 8004b98:	f002 fc0e 	bl	80073b8 <SDIO_GetResponse>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	210c      	movs	r1, #12
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f002 fc05 	bl	80073b8 <SDIO_GetResponse>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bba:	2b03      	cmp	r3, #3
 8004bbc:	d00d      	beq.n	8004bda <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f107 020e 	add.w	r2, r7, #14
 8004bc6:	4611      	mov	r1, r2
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f002 fe26 	bl	800781a <SDMMC_CmdSetRelAdd>
 8004bce:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <SD_InitCard+0xae>
    {
      return errorstate;
 8004bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd8:	e072      	b.n	8004cc0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bde:	2b03      	cmp	r3, #3
 8004be0:	d036      	beq.n	8004c50 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004be2:	89fb      	ldrh	r3, [r7, #14]
 8004be4:	461a      	mov	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf2:	041b      	lsls	r3, r3, #16
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4610      	mov	r0, r2
 8004bf8:	f002 fdf0 	bl	80077dc <SDMMC_CmdSendCSD>
 8004bfc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c06:	e05b      	b.n	8004cc0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f002 fbd2 	bl	80073b8 <SDIO_GetResponse>
 8004c14:	4602      	mov	r2, r0
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2104      	movs	r1, #4
 8004c20:	4618      	mov	r0, r3
 8004c22:	f002 fbc9 	bl	80073b8 <SDIO_GetResponse>
 8004c26:	4602      	mov	r2, r0
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2108      	movs	r1, #8
 8004c32:	4618      	mov	r0, r3
 8004c34:	f002 fbc0 	bl	80073b8 <SDIO_GetResponse>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	210c      	movs	r1, #12
 8004c44:	4618      	mov	r0, r3
 8004c46:	f002 fbb7 	bl	80073b8 <SDIO_GetResponse>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2104      	movs	r1, #4
 8004c56:	4618      	mov	r0, r3
 8004c58:	f002 fbae 	bl	80073b8 <SDIO_GetResponse>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	0d1a      	lsrs	r2, r3, #20
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004c64:	f107 0310 	add.w	r3, r7, #16
 8004c68:	4619      	mov	r1, r3
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7ff fbc6 	bl	80043fc <HAL_SD_GetCardCSD>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d002      	beq.n	8004c7c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c76:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004c7a:	e021      	b.n	8004cc0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6819      	ldr	r1, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c84:	041b      	lsls	r3, r3, #16
 8004c86:	2200      	movs	r2, #0
 8004c88:	461c      	mov	r4, r3
 8004c8a:	4615      	mov	r5, r2
 8004c8c:	4622      	mov	r2, r4
 8004c8e:	462b      	mov	r3, r5
 8004c90:	4608      	mov	r0, r1
 8004c92:	f002 fc9d 	bl	80075d0 <SDMMC_CmdSelDesel>
 8004c96:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <SD_InitCard+0x176>
  {
    return errorstate;
 8004c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca0:	e00e      	b.n	8004cc0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681d      	ldr	r5, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	466c      	mov	r4, sp
 8004caa:	f103 0210 	add.w	r2, r3, #16
 8004cae:	ca07      	ldmia	r2, {r0, r1, r2}
 8004cb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cb8:	4628      	mov	r0, r5
 8004cba:	f002 fae1 	bl	8007280 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3740      	adds	r7, #64	@ 0x40
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bdb0      	pop	{r4, r5, r7, pc}

08004cc8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	2300      	movs	r3, #0
 8004cda:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f002 fc98 	bl	8007616 <SDMMC_CmdGoIdleState>
 8004ce6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	e072      	b.n	8004dd8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f002 fcab 	bl	8007652 <SDMMC_CmdOperCond>
 8004cfc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00d      	beq.n	8004d20 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f002 fc81 	bl	8007616 <SDMMC_CmdGoIdleState>
 8004d14:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d004      	beq.n	8004d26 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	e05b      	b.n	8004dd8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d137      	bne.n	8004d9e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2100      	movs	r1, #0
 8004d34:	4618      	mov	r0, r3
 8004d36:	f002 fcab 	bl	8007690 <SDMMC_CmdAppCommand>
 8004d3a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d02d      	beq.n	8004d9e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d42:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004d46:	e047      	b.n	8004dd8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f002 fc9e 	bl	8007690 <SDMMC_CmdAppCommand>
 8004d54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <SD_PowerON+0x98>
    {
      return errorstate;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	e03b      	b.n	8004dd8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	491e      	ldr	r1, [pc, #120]	@ (8004de0 <SD_PowerON+0x118>)
 8004d66:	4618      	mov	r0, r3
 8004d68:	f002 fcb4 	bl	80076d4 <SDMMC_CmdAppOperCommand>
 8004d6c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004d78:	e02e      	b.n	8004dd8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2100      	movs	r1, #0
 8004d80:	4618      	mov	r0, r3
 8004d82:	f002 fb19 	bl	80073b8 <SDIO_GetResponse>
 8004d86:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	0fdb      	lsrs	r3, r3, #31
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <SD_PowerON+0xcc>
 8004d90:	2301      	movs	r3, #1
 8004d92:	e000      	b.n	8004d96 <SD_PowerON+0xce>
 8004d94:	2300      	movs	r3, #0
 8004d96:	613b      	str	r3, [r7, #16]

    count++;
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d802      	bhi.n	8004dae <SD_PowerON+0xe6>
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d0cc      	beq.n	8004d48 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d902      	bls.n	8004dbe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004db8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dbc:	e00c      	b.n	8004dd8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	645a      	str	r2, [r3, #68]	@ 0x44
 8004dce:	e002      	b.n	8004dd6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	c1100000 	.word	0xc1100000

08004de4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d102      	bne.n	8004dfa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004df4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004df8:	e018      	b.n	8004e2c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e02:	041b      	lsls	r3, r3, #16
 8004e04:	4619      	mov	r1, r3
 8004e06:	4610      	mov	r0, r2
 8004e08:	f002 fd28 	bl	800785c <SDMMC_CmdSendStatus>
 8004e0c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	e009      	b.n	8004e2c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f002 faca 	bl	80073b8 <SDIO_GetResponse>
 8004e24:	4602      	mov	r2, r0
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	2300      	movs	r3, #0
 8004e42:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2100      	movs	r1, #0
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f002 fab4 	bl	80073b8 <SDIO_GetResponse>
 8004e50:	4603      	mov	r3, r0
 8004e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e5a:	d102      	bne.n	8004e62 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004e5c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e60:	e02f      	b.n	8004ec2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004e62:	f107 030c 	add.w	r3, r7, #12
 8004e66:	4619      	mov	r1, r3
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f879 	bl	8004f60 <SD_FindSCR>
 8004e6e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	e023      	b.n	8004ec2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d01c      	beq.n	8004ebe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e8c:	041b      	lsls	r3, r3, #16
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4610      	mov	r0, r2
 8004e92:	f002 fbfd 	bl	8007690 <SDMMC_CmdAppCommand>
 8004e96:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	e00f      	b.n	8004ec2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2102      	movs	r1, #2
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f002 fc36 	bl	800771a <SDMMC_CmdBusWidth>
 8004eae:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	e003      	b.n	8004ec2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	e001      	b.n	8004ec2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ebe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b086      	sub	sp, #24
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2100      	movs	r1, #0
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f002 fa69 	bl	80073b8 <SDIO_GetResponse>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ef0:	d102      	bne.n	8004ef8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004ef2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ef6:	e02f      	b.n	8004f58 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004ef8:	f107 030c 	add.w	r3, r7, #12
 8004efc:	4619      	mov	r1, r3
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f82e 	bl	8004f60 <SD_FindSCR>
 8004f04:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	e023      	b.n	8004f58 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d01c      	beq.n	8004f54 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f22:	041b      	lsls	r3, r3, #16
 8004f24:	4619      	mov	r1, r3
 8004f26:	4610      	mov	r0, r2
 8004f28:	f002 fbb2 	bl	8007690 <SDMMC_CmdAppCommand>
 8004f2c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	e00f      	b.n	8004f58 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f002 fbeb 	bl	800771a <SDMMC_CmdBusWidth>
 8004f44:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	e003      	b.n	8004f58 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004f50:	2300      	movs	r3, #0
 8004f52:	e001      	b.n	8004f58 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004f54:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004f60:	b590      	push	{r4, r7, lr}
 8004f62:	b08f      	sub	sp, #60	@ 0x3c
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004f6a:	f7fc fcfb 	bl	8001964 <HAL_GetTick>
 8004f6e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004f74:	2300      	movs	r3, #0
 8004f76:	60bb      	str	r3, [r7, #8]
 8004f78:	2300      	movs	r3, #0
 8004f7a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2108      	movs	r1, #8
 8004f86:	4618      	mov	r0, r3
 8004f88:	f002 fa55 	bl	8007436 <SDMMC_CmdBlockLength>
 8004f8c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f96:	e0b2      	b.n	80050fe <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa0:	041b      	lsls	r3, r3, #16
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	f002 fb73 	bl	8007690 <SDMMC_CmdAppCommand>
 8004faa:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <SD_FindSCR+0x56>
  {
    return errorstate;
 8004fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb4:	e0a3      	b.n	80050fe <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004fb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fba:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8004fbc:	2308      	movs	r3, #8
 8004fbe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004fc0:	2330      	movs	r3, #48	@ 0x30
 8004fc2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f107 0210 	add.w	r2, r7, #16
 8004fd8:	4611      	mov	r1, r2
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f002 f9ff 	bl	80073de <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f002 fbba 	bl	800775e <SDMMC_CmdSendSCR>
 8004fea:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d02a      	beq.n	8005048 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8004ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff4:	e083      	b.n	80050fe <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00f      	beq.n	8005024 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6819      	ldr	r1, [r3, #0]
 8005008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	f107 0208 	add.w	r2, r7, #8
 8005010:	18d4      	adds	r4, r2, r3
 8005012:	4608      	mov	r0, r1
 8005014:	f002 f95f 	bl	80072d6 <SDIO_ReadFIFO>
 8005018:	4603      	mov	r3, r0
 800501a:	6023      	str	r3, [r4, #0]
      index++;
 800501c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800501e:	3301      	adds	r3, #1
 8005020:	637b      	str	r3, [r7, #52]	@ 0x34
 8005022:	e006      	b.n	8005032 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800502a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d012      	beq.n	8005058 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005032:	f7fc fc97 	bl	8001964 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005040:	d102      	bne.n	8005048 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005042:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005046:	e05a      	b.n	80050fe <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800504e:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0cf      	beq.n	8004ff6 <SD_FindSCR+0x96>
 8005056:	e000      	b.n	800505a <SD_FindSCR+0xfa>
      break;
 8005058:	bf00      	nop
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005060:	f003 0308 	and.w	r3, r3, #8
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <SD_FindSCR+0x114>
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2208      	movs	r2, #8
 800506e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005070:	2308      	movs	r3, #8
 8005072:	e044      	b.n	80050fe <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2202      	movs	r2, #2
 8005088:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800508a:	2302      	movs	r3, #2
 800508c:	e037      	b.n	80050fe <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005094:	f003 0320 	and.w	r3, r3, #32
 8005098:	2b00      	cmp	r3, #0
 800509a:	d005      	beq.n	80050a8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2220      	movs	r2, #32
 80050a2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80050a4:	2320      	movs	r3, #32
 80050a6:	e02a      	b.n	80050fe <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f240 523a 	movw	r2, #1338	@ 0x53a
 80050b0:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	061a      	lsls	r2, r3, #24
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	021b      	lsls	r3, r3, #8
 80050ba:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80050be:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	0a1b      	lsrs	r3, r3, #8
 80050c4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80050c8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	0e1b      	lsrs	r3, r3, #24
 80050ce:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80050d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d2:	601a      	str	r2, [r3, #0]
    scr++;
 80050d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d6:	3304      	adds	r3, #4
 80050d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	061a      	lsls	r2, r3, #24
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	021b      	lsls	r3, r3, #8
 80050e2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80050e6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	0a1b      	lsrs	r3, r3, #8
 80050ec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80050f0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	0e1b      	lsrs	r3, r3, #24
 80050f6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80050f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fa:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	373c      	adds	r7, #60	@ 0x3c
 8005102:	46bd      	mov	sp, r7
 8005104:	bd90      	pop	{r4, r7, pc}

08005106 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b086      	sub	sp, #24
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005112:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005118:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d03f      	beq.n	80051a0 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	e033      	b.n	800518e <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4618      	mov	r0, r3
 800512c:	f002 f8d3 	bl	80072d6 <SDIO_ReadFIFO>
 8005130:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	b2da      	uxtb	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	701a      	strb	r2, [r3, #0]
      tmp++;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	3301      	adds	r3, #1
 800513e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	3b01      	subs	r3, #1
 8005144:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	0a1b      	lsrs	r3, r3, #8
 800514a:	b2da      	uxtb	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3301      	adds	r3, #1
 8005154:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	3b01      	subs	r3, #1
 800515a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	0c1b      	lsrs	r3, r3, #16
 8005160:	b2da      	uxtb	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	3301      	adds	r3, #1
 800516a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	3b01      	subs	r3, #1
 8005170:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	0e1b      	lsrs	r3, r3, #24
 8005176:	b2da      	uxtb	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	3301      	adds	r3, #1
 8005180:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	3b01      	subs	r3, #1
 8005186:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	3301      	adds	r3, #1
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2b07      	cmp	r3, #7
 8005192:	d9c8      	bls.n	8005126 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80051a0:	bf00      	nop
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ba:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d043      	beq.n	800524a <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
 80051c6:	e037      	b.n	8005238 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	60bb      	str	r3, [r7, #8]
      tmp++;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	3301      	adds	r3, #1
 80051d2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	3b01      	subs	r3, #1
 80051d8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	021a      	lsls	r2, r3, #8
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	3301      	adds	r3, #1
 80051ea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	041a      	lsls	r2, r3, #16
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60bb      	str	r3, [r7, #8]
      tmp++;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	3301      	adds	r3, #1
 8005202:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	3b01      	subs	r3, #1
 8005208:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	061a      	lsls	r2, r3, #24
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	4313      	orrs	r3, r2
 8005214:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3301      	adds	r3, #1
 800521a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	3b01      	subs	r3, #1
 8005220:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f107 0208 	add.w	r2, r7, #8
 800522a:	4611      	mov	r1, r2
 800522c:	4618      	mov	r0, r3
 800522e:	f002 f85f 	bl	80072f0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	3301      	adds	r3, #1
 8005236:	617b      	str	r3, [r7, #20]
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b07      	cmp	r3, #7
 800523c:	d9c4      	bls.n	80051c8 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800524a:	bf00      	nop
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b082      	sub	sp, #8
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e07b      	b.n	800535c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005268:	2b00      	cmp	r3, #0
 800526a:	d108      	bne.n	800527e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005274:	d009      	beq.n	800528a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	61da      	str	r2, [r3, #28]
 800527c:	e005      	b.n	800528a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d106      	bne.n	80052aa <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7fb fff7 	bl	8001298 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2202      	movs	r2, #2
 80052ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052d2:	431a      	orrs	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052dc:	431a      	orrs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	431a      	orrs	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	f003 0301 	and.w	r3, r3, #1
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	69db      	ldr	r3, [r3, #28]
 8005300:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005304:	431a      	orrs	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800530e:	ea42 0103 	orr.w	r1, r2, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005316:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	0c1b      	lsrs	r3, r3, #16
 8005328:	f003 0104 	and.w	r1, r3, #4
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005330:	f003 0210 	and.w	r2, r3, #16
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	69da      	ldr	r2, [r3, #28]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800534a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b088      	sub	sp, #32
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	603b      	str	r3, [r7, #0]
 8005370:	4613      	mov	r3, r2
 8005372:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005374:	f7fc faf6 	bl	8001964 <HAL_GetTick>
 8005378:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800537a:	88fb      	ldrh	r3, [r7, #6]
 800537c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b01      	cmp	r3, #1
 8005388:	d001      	beq.n	800538e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
 800538c:	e12a      	b.n	80055e4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <HAL_SPI_Transmit+0x36>
 8005394:	88fb      	ldrh	r3, [r7, #6]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e122      	b.n	80055e4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d101      	bne.n	80053ac <HAL_SPI_Transmit+0x48>
 80053a8:	2302      	movs	r3, #2
 80053aa:	e11b      	b.n	80055e4 <HAL_SPI_Transmit+0x280>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2203      	movs	r2, #3
 80053b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	88fa      	ldrh	r2, [r7, #6]
 80053cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	88fa      	ldrh	r2, [r7, #6]
 80053d2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053fa:	d10f      	bne.n	800541c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800540a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800541a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005426:	2b40      	cmp	r3, #64	@ 0x40
 8005428:	d007      	beq.n	800543a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005438:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005442:	d152      	bne.n	80054ea <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d002      	beq.n	8005452 <HAL_SPI_Transmit+0xee>
 800544c:	8b7b      	ldrh	r3, [r7, #26]
 800544e:	2b01      	cmp	r3, #1
 8005450:	d145      	bne.n	80054de <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005456:	881a      	ldrh	r2, [r3, #0]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005462:	1c9a      	adds	r2, r3, #2
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800546c:	b29b      	uxth	r3, r3
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005476:	e032      	b.n	80054de <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b02      	cmp	r3, #2
 8005484:	d112      	bne.n	80054ac <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548a:	881a      	ldrh	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005496:	1c9a      	adds	r2, r3, #2
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	3b01      	subs	r3, #1
 80054a4:	b29a      	uxth	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80054aa:	e018      	b.n	80054de <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054ac:	f7fc fa5a 	bl	8001964 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d803      	bhi.n	80054c4 <HAL_SPI_Transmit+0x160>
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054c2:	d102      	bne.n	80054ca <HAL_SPI_Transmit+0x166>
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d109      	bne.n	80054de <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e082      	b.n	80055e4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1c7      	bne.n	8005478 <HAL_SPI_Transmit+0x114>
 80054e8:	e053      	b.n	8005592 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d002      	beq.n	80054f8 <HAL_SPI_Transmit+0x194>
 80054f2:	8b7b      	ldrh	r3, [r7, #26]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d147      	bne.n	8005588 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	330c      	adds	r3, #12
 8005502:	7812      	ldrb	r2, [r2, #0]
 8005504:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550a:	1c5a      	adds	r2, r3, #1
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005514:	b29b      	uxth	r3, r3
 8005516:	3b01      	subs	r3, #1
 8005518:	b29a      	uxth	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800551e:	e033      	b.n	8005588 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b02      	cmp	r3, #2
 800552c:	d113      	bne.n	8005556 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	330c      	adds	r3, #12
 8005538:	7812      	ldrb	r2, [r2, #0]
 800553a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005540:	1c5a      	adds	r2, r3, #1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005554:	e018      	b.n	8005588 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005556:	f7fc fa05 	bl	8001964 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	429a      	cmp	r2, r3
 8005564:	d803      	bhi.n	800556e <HAL_SPI_Transmit+0x20a>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800556c:	d102      	bne.n	8005574 <HAL_SPI_Transmit+0x210>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d109      	bne.n	8005588 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e02d      	b.n	80055e4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800558c:	b29b      	uxth	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1c6      	bne.n	8005520 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005592:	69fa      	ldr	r2, [r7, #28]
 8005594:	6839      	ldr	r1, [r7, #0]
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 fe06 	bl	80061a8 <SPI_EndRxTxTransaction>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2220      	movs	r2, #32
 80055a6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10a      	bne.n	80055c6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055b0:	2300      	movs	r3, #0
 80055b2:	617b      	str	r3, [r7, #20]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	617b      	str	r3, [r7, #20]
 80055c4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e000      	b.n	80055e4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80055e2:	2300      	movs	r3, #0
  }
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3720      	adds	r7, #32
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b08a      	sub	sp, #40	@ 0x28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80055fa:	2301      	movs	r3, #1
 80055fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055fe:	f7fc f9b1 	bl	8001964 <HAL_GetTick>
 8005602:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800560a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005612:	887b      	ldrh	r3, [r7, #2]
 8005614:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005616:	7ffb      	ldrb	r3, [r7, #31]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d00c      	beq.n	8005636 <HAL_SPI_TransmitReceive+0x4a>
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005622:	d106      	bne.n	8005632 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d102      	bne.n	8005632 <HAL_SPI_TransmitReceive+0x46>
 800562c:	7ffb      	ldrb	r3, [r7, #31]
 800562e:	2b04      	cmp	r3, #4
 8005630:	d001      	beq.n	8005636 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005632:	2302      	movs	r3, #2
 8005634:	e17f      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d005      	beq.n	8005648 <HAL_SPI_TransmitReceive+0x5c>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <HAL_SPI_TransmitReceive+0x5c>
 8005642:	887b      	ldrh	r3, [r7, #2]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e174      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005652:	2b01      	cmp	r3, #1
 8005654:	d101      	bne.n	800565a <HAL_SPI_TransmitReceive+0x6e>
 8005656:	2302      	movs	r3, #2
 8005658:	e16d      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b04      	cmp	r3, #4
 800566c:	d003      	beq.n	8005676 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2205      	movs	r2, #5
 8005672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	887a      	ldrh	r2, [r7, #2]
 8005686:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	887a      	ldrh	r2, [r7, #2]
 800568c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	68ba      	ldr	r2, [r7, #8]
 8005692:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	887a      	ldrh	r2, [r7, #2]
 8005698:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	887a      	ldrh	r2, [r7, #2]
 800569e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b6:	2b40      	cmp	r3, #64	@ 0x40
 80056b8:	d007      	beq.n	80056ca <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056d2:	d17e      	bne.n	80057d2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <HAL_SPI_TransmitReceive+0xf6>
 80056dc:	8afb      	ldrh	r3, [r7, #22]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d16c      	bne.n	80057bc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e6:	881a      	ldrh	r2, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f2:	1c9a      	adds	r2, r3, #2
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	3b01      	subs	r3, #1
 8005700:	b29a      	uxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005706:	e059      	b.n	80057bc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b02      	cmp	r3, #2
 8005714:	d11b      	bne.n	800574e <HAL_SPI_TransmitReceive+0x162>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800571a:	b29b      	uxth	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d016      	beq.n	800574e <HAL_SPI_TransmitReceive+0x162>
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	2b01      	cmp	r3, #1
 8005724:	d113      	bne.n	800574e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800572a:	881a      	ldrh	r2, [r3, #0]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005736:	1c9a      	adds	r2, r3, #2
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005740:	b29b      	uxth	r3, r3
 8005742:	3b01      	subs	r3, #1
 8005744:	b29a      	uxth	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800574a:	2300      	movs	r3, #0
 800574c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b01      	cmp	r3, #1
 800575a:	d119      	bne.n	8005790 <HAL_SPI_TransmitReceive+0x1a4>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005760:	b29b      	uxth	r3, r3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d014      	beq.n	8005790 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005770:	b292      	uxth	r2, r2
 8005772:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	1c9a      	adds	r2, r3, #2
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005782:	b29b      	uxth	r3, r3
 8005784:	3b01      	subs	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800578c:	2301      	movs	r3, #1
 800578e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005790:	f7fc f8e8 	bl	8001964 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800579c:	429a      	cmp	r2, r3
 800579e:	d80d      	bhi.n	80057bc <HAL_SPI_TransmitReceive+0x1d0>
 80057a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057a6:	d009      	beq.n	80057bc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e0bc      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1a0      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x11c>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d19b      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x11c>
 80057d0:	e082      	b.n	80058d8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <HAL_SPI_TransmitReceive+0x1f4>
 80057da:	8afb      	ldrh	r3, [r7, #22]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d171      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	330c      	adds	r3, #12
 80057ea:	7812      	ldrb	r2, [r2, #0]
 80057ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f2:	1c5a      	adds	r2, r3, #1
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	3b01      	subs	r3, #1
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005806:	e05d      	b.n	80058c4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b02      	cmp	r3, #2
 8005814:	d11c      	bne.n	8005850 <HAL_SPI_TransmitReceive+0x264>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800581a:	b29b      	uxth	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d017      	beq.n	8005850 <HAL_SPI_TransmitReceive+0x264>
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	2b01      	cmp	r3, #1
 8005824:	d114      	bne.n	8005850 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	330c      	adds	r3, #12
 8005830:	7812      	ldrb	r2, [r2, #0]
 8005832:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005838:	1c5a      	adds	r2, r3, #1
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b01      	cmp	r3, #1
 800585c:	d119      	bne.n	8005892 <HAL_SPI_TransmitReceive+0x2a6>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005862:	b29b      	uxth	r3, r3
 8005864:	2b00      	cmp	r3, #0
 8005866:	d014      	beq.n	8005892 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587a:	1c5a      	adds	r2, r3, #1
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005884:	b29b      	uxth	r3, r3
 8005886:	3b01      	subs	r3, #1
 8005888:	b29a      	uxth	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800588e:	2301      	movs	r3, #1
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005892:	f7fc f867 	bl	8001964 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	6a3b      	ldr	r3, [r7, #32]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800589e:	429a      	cmp	r2, r3
 80058a0:	d803      	bhi.n	80058aa <HAL_SPI_TransmitReceive+0x2be>
 80058a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058a8:	d102      	bne.n	80058b0 <HAL_SPI_TransmitReceive+0x2c4>
 80058aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d109      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e038      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d19c      	bne.n	8005808 <HAL_SPI_TransmitReceive+0x21c>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d197      	bne.n	8005808 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058d8:	6a3a      	ldr	r2, [r7, #32]
 80058da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 fc63 	bl	80061a8 <SPI_EndRxTxTransaction>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d008      	beq.n	80058fa <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e01d      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10a      	bne.n	8005918 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005902:	2300      	movs	r3, #0
 8005904:	613b      	str	r3, [r7, #16]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	613b      	str	r3, [r7, #16]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	613b      	str	r3, [r7, #16]
 8005916:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e000      	b.n	8005936 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005934:	2300      	movs	r3, #0
  }
}
 8005936:	4618      	mov	r0, r3
 8005938:	3728      	adds	r7, #40	@ 0x28
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
 800594c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005954:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800595c:	7dfb      	ldrb	r3, [r7, #23]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d00c      	beq.n	800597c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005968:	d106      	bne.n	8005978 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d102      	bne.n	8005978 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005972:	7dfb      	ldrb	r3, [r7, #23]
 8005974:	2b04      	cmp	r3, #4
 8005976:	d001      	beq.n	800597c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005978:	2302      	movs	r3, #2
 800597a:	e0cf      	b.n	8005b1c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d005      	beq.n	800598e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005988:	887b      	ldrh	r3, [r7, #2]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e0c4      	b.n	8005b1c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <HAL_SPI_TransmitReceive_DMA+0x60>
 800599c:	2302      	movs	r3, #2
 800599e:	e0bd      	b.n	8005b1c <HAL_SPI_TransmitReceive_DMA+0x1dc>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d003      	beq.n	80059bc <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2205      	movs	r2, #5
 80059b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	887a      	ldrh	r2, [r7, #2]
 80059cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	887a      	ldrh	r2, [r7, #2]
 80059d2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	887a      	ldrh	r2, [r7, #2]
 80059de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	887a      	ldrh	r2, [r7, #2]
 80059e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d108      	bne.n	8005a10 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a02:	4a48      	ldr	r2, [pc, #288]	@ (8005b24 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005a04:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a0a:	4a47      	ldr	r2, [pc, #284]	@ (8005b28 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005a0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a0e:	e007      	b.n	8005a20 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a14:	4a45      	ldr	r2, [pc, #276]	@ (8005b2c <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005a16:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1c:	4a44      	ldr	r2, [pc, #272]	@ (8005b30 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005a1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a24:	4a43      	ldr	r2, [pc, #268]	@ (8005b34 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005a26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	330c      	adds	r3, #12
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a40:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a46:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005a48:	f7fc f97c 	bl	8001d44 <HAL_DMA_Start_IT>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00b      	beq.n	8005a6a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a56:	f043 0210 	orr.w	r2, r3, #16
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e058      	b.n	8005b1c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f042 0201 	orr.w	r2, r2, #1
 8005a78:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a7e:	2200      	movs	r2, #0
 8005a80:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a86:	2200      	movs	r2, #0
 8005a88:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a8e:	2200      	movs	r2, #0
 8005a90:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a96:	2200      	movs	r2, #0
 8005a98:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	330c      	adds	r3, #12
 8005aaa:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ab0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ab2:	f7fc f947 	bl	8001d44 <HAL_DMA_Start_IT>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00b      	beq.n	8005ad4 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac0:	f043 0210 	orr.w	r2, r3, #16
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e023      	b.n	8005b1c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ade:	2b40      	cmp	r3, #64	@ 0x40
 8005ae0:	d007      	beq.n	8005af2 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005af0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f042 0220 	orr.w	r2, r2, #32
 8005b08:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f042 0202 	orr.w	r2, r2, #2
 8005b18:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3718      	adds	r7, #24
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	08005f2d 	.word	0x08005f2d
 8005b28:	08005df5 	.word	0x08005df5
 8005b2c:	08005f49 	.word	0x08005f49
 8005b30:	08005e9d 	.word	0x08005e9d
 8005b34:	08005f65 	.word	0x08005f65

08005b38 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b40:	2300      	movs	r3, #0
 8005b42:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00f      	beq.n	8005b6c <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fc f94f 	bl	8001df4 <HAL_DMA_Abort>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d007      	beq.n	8005b6c <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b60:	f043 0210 	orr.w	r2, r3, #16
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00f      	beq.n	8005b94 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7fc f93b 	bl	8001df4 <HAL_DMA_Abort>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d007      	beq.n	8005b94 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b88:	f043 0210 	orr.w	r2, r3, #16
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f022 0203 	bic.w	r2, r2, #3
 8005ba2:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8005bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
	...

08005bb8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	099b      	lsrs	r3, r3, #6
 8005bd4:	f003 0301 	and.w	r3, r3, #1
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10f      	bne.n	8005bfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00a      	beq.n	8005bfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	099b      	lsrs	r3, r3, #6
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d004      	beq.n	8005bfc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	4798      	blx	r3
    return;
 8005bfa:	e0d7      	b.n	8005dac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	085b      	lsrs	r3, r3, #1
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00a      	beq.n	8005c1e <HAL_SPI_IRQHandler+0x66>
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	09db      	lsrs	r3, r3, #7
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d004      	beq.n	8005c1e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	4798      	blx	r3
    return;
 8005c1c:	e0c6      	b.n	8005dac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	095b      	lsrs	r3, r3, #5
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10c      	bne.n	8005c44 <HAL_SPI_IRQHandler+0x8c>
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	099b      	lsrs	r3, r3, #6
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d106      	bne.n	8005c44 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	0a1b      	lsrs	r3, r3, #8
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 80b4 	beq.w	8005dac <HAL_SPI_IRQHandler+0x1f4>
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	095b      	lsrs	r3, r3, #5
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f000 80ad 	beq.w	8005dac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	099b      	lsrs	r3, r3, #6
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d023      	beq.n	8005ca6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b03      	cmp	r3, #3
 8005c68:	d011      	beq.n	8005c8e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6e:	f043 0204 	orr.w	r2, r3, #4
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c76:	2300      	movs	r3, #0
 8005c78:	617b      	str	r3, [r7, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	617b      	str	r3, [r7, #20]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	e00b      	b.n	8005ca6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c8e:	2300      	movs	r3, #0
 8005c90:	613b      	str	r3, [r7, #16]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	613b      	str	r3, [r7, #16]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	693b      	ldr	r3, [r7, #16]
        return;
 8005ca4:	e082      	b.n	8005dac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	095b      	lsrs	r3, r3, #5
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d014      	beq.n	8005cdc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb6:	f043 0201 	orr.w	r2, r3, #1
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	0a1b      	lsrs	r3, r3, #8
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00c      	beq.n	8005d02 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cec:	f043 0208 	orr.w	r2, r3, #8
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60bb      	str	r3, [r7, #8]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	60bb      	str	r3, [r7, #8]
 8005d00:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d04f      	beq.n	8005daa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	685a      	ldr	r2, [r3, #4]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d18:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d104      	bne.n	8005d36 <HAL_SPI_IRQHandler+0x17e>
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d034      	beq.n	8005da0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 0203 	bic.w	r2, r2, #3
 8005d44:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d011      	beq.n	8005d72 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d52:	4a18      	ldr	r2, [pc, #96]	@ (8005db4 <HAL_SPI_IRQHandler+0x1fc>)
 8005d54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fc f8ba 	bl	8001ed4 <HAL_DMA_Abort_IT>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d005      	beq.n	8005d72 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d016      	beq.n	8005da8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d7e:	4a0d      	ldr	r2, [pc, #52]	@ (8005db4 <HAL_SPI_IRQHandler+0x1fc>)
 8005d80:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fc f8a4 	bl	8001ed4 <HAL_DMA_Abort_IT>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00a      	beq.n	8005da8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005d9e:	e003      	b.n	8005da8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f81d 	bl	8005de0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005da6:	e000      	b.n	8005daa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005da8:	bf00      	nop
    return;
 8005daa:	bf00      	nop
  }
}
 8005dac:	3720      	adds	r7, #32
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	08005fa5 	.word	0x08005fa5

08005db8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e00:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e02:	f7fb fdaf 	bl	8001964 <HAL_GetTick>
 8005e06:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e16:	d03b      	beq.n	8005e90 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f022 0220 	bic.w	r2, r2, #32
 8005e26:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10d      	bne.n	8005e4c <SPI_DMAReceiveCplt+0x58>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e38:	d108      	bne.n	8005e4c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	685a      	ldr	r2, [r3, #4]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0203 	bic.w	r2, r2, #3
 8005e48:	605a      	str	r2, [r3, #4]
 8005e4a:	e007      	b.n	8005e5c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 0201 	bic.w	r2, r2, #1
 8005e5a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	2164      	movs	r1, #100	@ 0x64
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 f93b 	bl	80060dc <SPI_EndRxTransaction>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d002      	beq.n	8005e72 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2220      	movs	r2, #32
 8005e70:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d003      	beq.n	8005e90 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f7ff ffa9 	bl	8005de0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005e8e:	e002      	b.n	8005e96 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f7ff ff91 	bl	8005db8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005eaa:	f7fb fd5b 	bl	8001964 <HAL_GetTick>
 8005eae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ebe:	d02f      	beq.n	8005f20 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 0220 	bic.w	r2, r2, #32
 8005ece:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005ed0:	68ba      	ldr	r2, [r7, #8]
 8005ed2:	2164      	movs	r1, #100	@ 0x64
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 f967 	bl	80061a8 <SPI_EndRxTxTransaction>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d005      	beq.n	8005eec <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee4:	f043 0220 	orr.w	r2, r3, #32
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0203 	bic.w	r2, r2, #3
 8005efa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d003      	beq.n	8005f20 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f7ff ff61 	bl	8005de0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005f1e:	e002      	b.n	8005f26 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f7fa fb77 	bl	8000614 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f38:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f7ff ff46 	bl	8005dcc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f40:	bf00      	nop
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f54:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f7fa fb40 	bl	80005dc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f5c:	bf00      	nop
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f70:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 0203 	bic.w	r2, r2, #3
 8005f80:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f86:	f043 0210 	orr.w	r2, r3, #16
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f7ff ff22 	bl	8005de0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f9c:	bf00      	nop
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f7ff ff0e 	bl	8005de0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fc4:	bf00      	nop
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fdc:	f7fb fcc2 	bl	8001964 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe4:	1a9b      	subs	r3, r3, r2
 8005fe6:	683a      	ldr	r2, [r7, #0]
 8005fe8:	4413      	add	r3, r2
 8005fea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005fec:	f7fb fcba 	bl	8001964 <HAL_GetTick>
 8005ff0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ff2:	4b39      	ldr	r3, [pc, #228]	@ (80060d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	015b      	lsls	r3, r3, #5
 8005ff8:	0d1b      	lsrs	r3, r3, #20
 8005ffa:	69fa      	ldr	r2, [r7, #28]
 8005ffc:	fb02 f303 	mul.w	r3, r2, r3
 8006000:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006002:	e055      	b.n	80060b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800600a:	d051      	beq.n	80060b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800600c:	f7fb fcaa 	bl	8001964 <HAL_GetTick>
 8006010:	4602      	mov	r2, r0
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	69fa      	ldr	r2, [r7, #28]
 8006018:	429a      	cmp	r2, r3
 800601a:	d902      	bls.n	8006022 <SPI_WaitFlagStateUntilTimeout+0x56>
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d13d      	bne.n	800609e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006030:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603a:	d111      	bne.n	8006060 <SPI_WaitFlagStateUntilTimeout+0x94>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006044:	d004      	beq.n	8006050 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800604e:	d107      	bne.n	8006060 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800605e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006064:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006068:	d10f      	bne.n	800608a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006078:	601a      	str	r2, [r3, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006088:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e018      	b.n	80060d0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d102      	bne.n	80060aa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80060a4:	2300      	movs	r3, #0
 80060a6:	61fb      	str	r3, [r7, #28]
 80060a8:	e002      	b.n	80060b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	3b01      	subs	r3, #1
 80060ae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	689a      	ldr	r2, [r3, #8]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	429a      	cmp	r2, r3
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d19a      	bne.n	8006004 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3720      	adds	r7, #32
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	20000004 	.word	0x20000004

080060dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b086      	sub	sp, #24
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060f0:	d111      	bne.n	8006116 <SPI_EndRxTransaction+0x3a>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060fa:	d004      	beq.n	8006106 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006104:	d107      	bne.n	8006116 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006114:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800611e:	d12a      	bne.n	8006176 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006128:	d012      	beq.n	8006150 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2200      	movs	r2, #0
 8006132:	2180      	movs	r1, #128	@ 0x80
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f7ff ff49 	bl	8005fcc <SPI_WaitFlagStateUntilTimeout>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d02d      	beq.n	800619c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006144:	f043 0220 	orr.w	r2, r3, #32
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e026      	b.n	800619e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2200      	movs	r2, #0
 8006158:	2101      	movs	r1, #1
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f7ff ff36 	bl	8005fcc <SPI_WaitFlagStateUntilTimeout>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d01a      	beq.n	800619c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800616a:	f043 0220 	orr.w	r2, r3, #32
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e013      	b.n	800619e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	2200      	movs	r2, #0
 800617e:	2101      	movs	r1, #1
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f7ff ff23 	bl	8005fcc <SPI_WaitFlagStateUntilTimeout>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d007      	beq.n	800619c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006190:	f043 0220 	orr.w	r2, r3, #32
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e000      	b.n	800619e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
	...

080061a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b088      	sub	sp, #32
 80061ac:	af02      	add	r7, sp, #8
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	2201      	movs	r2, #1
 80061bc:	2102      	movs	r1, #2
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f7ff ff04 	bl	8005fcc <SPI_WaitFlagStateUntilTimeout>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d007      	beq.n	80061da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ce:	f043 0220 	orr.w	r2, r3, #32
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e032      	b.n	8006240 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061da:	4b1b      	ldr	r3, [pc, #108]	@ (8006248 <SPI_EndRxTxTransaction+0xa0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1b      	ldr	r2, [pc, #108]	@ (800624c <SPI_EndRxTxTransaction+0xa4>)
 80061e0:	fba2 2303 	umull	r2, r3, r2, r3
 80061e4:	0d5b      	lsrs	r3, r3, #21
 80061e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061ea:	fb02 f303 	mul.w	r3, r2, r3
 80061ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061f8:	d112      	bne.n	8006220 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	2200      	movs	r2, #0
 8006202:	2180      	movs	r1, #128	@ 0x80
 8006204:	68f8      	ldr	r0, [r7, #12]
 8006206:	f7ff fee1 	bl	8005fcc <SPI_WaitFlagStateUntilTimeout>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d016      	beq.n	800623e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006214:	f043 0220 	orr.w	r2, r3, #32
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e00f      	b.n	8006240 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00a      	beq.n	800623c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	3b01      	subs	r3, #1
 800622a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006236:	2b80      	cmp	r3, #128	@ 0x80
 8006238:	d0f2      	beq.n	8006220 <SPI_EndRxTxTransaction+0x78>
 800623a:	e000      	b.n	800623e <SPI_EndRxTxTransaction+0x96>
        break;
 800623c:	bf00      	nop
  }

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3718      	adds	r7, #24
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	20000004 	.word	0x20000004
 800624c:	165e9f81 	.word	0x165e9f81

08006250 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e042      	b.n	80062e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d106      	bne.n	800627c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f7fb f8c4 	bl	8001404 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2224      	movs	r2, #36	@ 0x24
 8006280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006292:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 fd7f 	bl	8006d98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	691a      	ldr	r2, [r3, #16]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	695a      	ldr	r2, [r3, #20]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68da      	ldr	r2, [r3, #12]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2220      	movs	r2, #32
 80062dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08a      	sub	sp, #40	@ 0x28
 80062f4:	af02      	add	r7, sp, #8
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	603b      	str	r3, [r7, #0]
 80062fc:	4613      	mov	r3, r2
 80062fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006300:	2300      	movs	r3, #0
 8006302:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800630a:	b2db      	uxtb	r3, r3
 800630c:	2b20      	cmp	r3, #32
 800630e:	d175      	bne.n	80063fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d002      	beq.n	800631c <HAL_UART_Transmit+0x2c>
 8006316:	88fb      	ldrh	r3, [r7, #6]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e06e      	b.n	80063fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2221      	movs	r2, #33	@ 0x21
 800632a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800632e:	f7fb fb19 	bl	8001964 <HAL_GetTick>
 8006332:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	88fa      	ldrh	r2, [r7, #6]
 8006338:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	88fa      	ldrh	r2, [r7, #6]
 800633e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006348:	d108      	bne.n	800635c <HAL_UART_Transmit+0x6c>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d104      	bne.n	800635c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006352:	2300      	movs	r3, #0
 8006354:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	61bb      	str	r3, [r7, #24]
 800635a:	e003      	b.n	8006364 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006360:	2300      	movs	r3, #0
 8006362:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006364:	e02e      	b.n	80063c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2200      	movs	r2, #0
 800636e:	2180      	movs	r1, #128	@ 0x80
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 fb1d 	bl	80069b0 <UART_WaitOnFlagUntilTimeout>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d005      	beq.n	8006388 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2220      	movs	r2, #32
 8006380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e03a      	b.n	80063fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10b      	bne.n	80063a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	881b      	ldrh	r3, [r3, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800639c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	3302      	adds	r3, #2
 80063a2:	61bb      	str	r3, [r7, #24]
 80063a4:	e007      	b.n	80063b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	781a      	ldrb	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	3301      	adds	r3, #1
 80063b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	3b01      	subs	r3, #1
 80063be:	b29a      	uxth	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1cb      	bne.n	8006366 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	2200      	movs	r2, #0
 80063d6:	2140      	movs	r1, #64	@ 0x40
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 fae9 	bl	80069b0 <UART_WaitOnFlagUntilTimeout>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e006      	b.n	80063fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80063f8:	2300      	movs	r3, #0
 80063fa:	e000      	b.n	80063fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80063fc:	2302      	movs	r3, #2
  }
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3720      	adds	r7, #32
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b0ba      	sub	sp, #232	@ 0xe8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800642e:	2300      	movs	r3, #0
 8006430:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006434:	2300      	movs	r3, #0
 8006436:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800643a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800643e:	f003 030f 	and.w	r3, r3, #15
 8006442:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006446:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10f      	bne.n	800646e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800644e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	d009      	beq.n	800646e <HAL_UART_IRQHandler+0x66>
 800645a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800645e:	f003 0320 	and.w	r3, r3, #32
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fbd7 	bl	8006c1a <UART_Receive_IT>
      return;
 800646c:	e273      	b.n	8006956 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800646e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006472:	2b00      	cmp	r3, #0
 8006474:	f000 80de 	beq.w	8006634 <HAL_UART_IRQHandler+0x22c>
 8006478:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	2b00      	cmp	r3, #0
 8006482:	d106      	bne.n	8006492 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006488:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 80d1 	beq.w	8006634 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00b      	beq.n	80064b6 <HAL_UART_IRQHandler+0xae>
 800649e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d005      	beq.n	80064b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ae:	f043 0201 	orr.w	r2, r3, #1
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ba:	f003 0304 	and.w	r3, r3, #4
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d00b      	beq.n	80064da <HAL_UART_IRQHandler+0xd2>
 80064c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d005      	beq.n	80064da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d2:	f043 0202 	orr.w	r2, r3, #2
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00b      	beq.n	80064fe <HAL_UART_IRQHandler+0xf6>
 80064e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f6:	f043 0204 	orr.w	r2, r3, #4
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d011      	beq.n	800652e <HAL_UART_IRQHandler+0x126>
 800650a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800650e:	f003 0320 	and.w	r3, r3, #32
 8006512:	2b00      	cmp	r3, #0
 8006514:	d105      	bne.n	8006522 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b00      	cmp	r3, #0
 8006520:	d005      	beq.n	800652e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006526:	f043 0208 	orr.w	r2, r3, #8
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 820a 	beq.w	800694c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b00      	cmp	r3, #0
 8006542:	d008      	beq.n	8006556 <HAL_UART_IRQHandler+0x14e>
 8006544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006548:	f003 0320 	and.w	r3, r3, #32
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 fb62 	bl	8006c1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006560:	2b40      	cmp	r3, #64	@ 0x40
 8006562:	bf0c      	ite	eq
 8006564:	2301      	moveq	r3, #1
 8006566:	2300      	movne	r3, #0
 8006568:	b2db      	uxtb	r3, r3
 800656a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006572:	f003 0308 	and.w	r3, r3, #8
 8006576:	2b00      	cmp	r3, #0
 8006578:	d103      	bne.n	8006582 <HAL_UART_IRQHandler+0x17a>
 800657a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800657e:	2b00      	cmp	r3, #0
 8006580:	d04f      	beq.n	8006622 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fa6d 	bl	8006a62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006592:	2b40      	cmp	r3, #64	@ 0x40
 8006594:	d141      	bne.n	800661a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	3314      	adds	r3, #20
 800659c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80065a4:	e853 3f00 	ldrex	r3, [r3]
 80065a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80065ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3314      	adds	r3, #20
 80065be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80065c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80065c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80065ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80065da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1d9      	bne.n	8006596 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d013      	beq.n	8006612 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ee:	4a8a      	ldr	r2, [pc, #552]	@ (8006818 <HAL_UART_IRQHandler+0x410>)
 80065f0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fb fc6c 	bl	8001ed4 <HAL_DMA_Abort_IT>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d016      	beq.n	8006630 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800660c:	4610      	mov	r0, r2
 800660e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006610:	e00e      	b.n	8006630 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f9b6 	bl	8006984 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006618:	e00a      	b.n	8006630 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f9b2 	bl	8006984 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006620:	e006      	b.n	8006630 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 f9ae 	bl	8006984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800662e:	e18d      	b.n	800694c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006630:	bf00      	nop
    return;
 8006632:	e18b      	b.n	800694c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006638:	2b01      	cmp	r3, #1
 800663a:	f040 8167 	bne.w	800690c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800663e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006642:	f003 0310 	and.w	r3, r3, #16
 8006646:	2b00      	cmp	r3, #0
 8006648:	f000 8160 	beq.w	800690c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800664c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006650:	f003 0310 	and.w	r3, r3, #16
 8006654:	2b00      	cmp	r3, #0
 8006656:	f000 8159 	beq.w	800690c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800665a:	2300      	movs	r3, #0
 800665c:	60bb      	str	r3, [r7, #8]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	60bb      	str	r3, [r7, #8]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	60bb      	str	r3, [r7, #8]
 800666e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667a:	2b40      	cmp	r3, #64	@ 0x40
 800667c:	f040 80ce 	bne.w	800681c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800668c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 80a9 	beq.w	80067e8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800669a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800669e:	429a      	cmp	r2, r3
 80066a0:	f080 80a2 	bcs.w	80067e8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066b0:	69db      	ldr	r3, [r3, #28]
 80066b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066b6:	f000 8088 	beq.w	80067ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	330c      	adds	r3, #12
 80066c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80066d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80066d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	330c      	adds	r3, #12
 80066e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80066e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80066ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80066f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066f6:	e841 2300 	strex	r3, r2, [r1]
 80066fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80066fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1d9      	bne.n	80066ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3314      	adds	r3, #20
 800670c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006710:	e853 3f00 	ldrex	r3, [r3]
 8006714:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006716:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006718:	f023 0301 	bic.w	r3, r3, #1
 800671c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	3314      	adds	r3, #20
 8006726:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800672a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800672e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006730:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006732:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800673c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e1      	bne.n	8006706 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3314      	adds	r3, #20
 8006748:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800674c:	e853 3f00 	ldrex	r3, [r3]
 8006750:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006758:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3314      	adds	r3, #20
 8006762:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006766:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006768:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800676c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800676e:	e841 2300 	strex	r3, r2, [r1]
 8006772:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006774:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1e3      	bne.n	8006742 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2220      	movs	r2, #32
 800677e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	330c      	adds	r3, #12
 800678e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006792:	e853 3f00 	ldrex	r3, [r3]
 8006796:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800679a:	f023 0310 	bic.w	r3, r3, #16
 800679e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	330c      	adds	r3, #12
 80067a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80067ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80067ae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067b4:	e841 2300 	strex	r3, r2, [r1]
 80067b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1e3      	bne.n	8006788 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7fb fb15 	bl	8001df4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2202      	movs	r2, #2
 80067ce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067d8:	b29b      	uxth	r3, r3
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	b29b      	uxth	r3, r3
 80067de:	4619      	mov	r1, r3
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f8d9 	bl	8006998 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80067e6:	e0b3      	b.n	8006950 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067f0:	429a      	cmp	r2, r3
 80067f2:	f040 80ad 	bne.w	8006950 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006800:	f040 80a6 	bne.w	8006950 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2202      	movs	r2, #2
 8006808:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800680e:	4619      	mov	r1, r3
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 f8c1 	bl	8006998 <HAL_UARTEx_RxEventCallback>
      return;
 8006816:	e09b      	b.n	8006950 <HAL_UART_IRQHandler+0x548>
 8006818:	08006b29 	.word	0x08006b29
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006824:	b29b      	uxth	r3, r3
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006830:	b29b      	uxth	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 808e 	beq.w	8006954 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006838:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 8089 	beq.w	8006954 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	330c      	adds	r3, #12
 8006848:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684c:	e853 3f00 	ldrex	r3, [r3]
 8006850:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006854:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006858:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	330c      	adds	r3, #12
 8006862:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006866:	647a      	str	r2, [r7, #68]	@ 0x44
 8006868:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800686c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1e3      	bne.n	8006842 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3314      	adds	r3, #20
 8006880:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	623b      	str	r3, [r7, #32]
   return(result);
 800688a:	6a3b      	ldr	r3, [r7, #32]
 800688c:	f023 0301 	bic.w	r3, r3, #1
 8006890:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	3314      	adds	r3, #20
 800689a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800689e:	633a      	str	r2, [r7, #48]	@ 0x30
 80068a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1e3      	bne.n	800687a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2220      	movs	r2, #32
 80068b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	330c      	adds	r3, #12
 80068c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	e853 3f00 	ldrex	r3, [r3]
 80068ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 0310 	bic.w	r3, r3, #16
 80068d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	330c      	adds	r3, #12
 80068e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80068e4:	61fa      	str	r2, [r7, #28]
 80068e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e8:	69b9      	ldr	r1, [r7, #24]
 80068ea:	69fa      	ldr	r2, [r7, #28]
 80068ec:	e841 2300 	strex	r3, r2, [r1]
 80068f0:	617b      	str	r3, [r7, #20]
   return(result);
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1e3      	bne.n	80068c0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006902:	4619      	mov	r1, r3
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 f847 	bl	8006998 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800690a:	e023      	b.n	8006954 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800690c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006914:	2b00      	cmp	r3, #0
 8006916:	d009      	beq.n	800692c <HAL_UART_IRQHandler+0x524>
 8006918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800691c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006920:	2b00      	cmp	r3, #0
 8006922:	d003      	beq.n	800692c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 f910 	bl	8006b4a <UART_Transmit_IT>
    return;
 800692a:	e014      	b.n	8006956 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800692c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00e      	beq.n	8006956 <HAL_UART_IRQHandler+0x54e>
 8006938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800693c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006940:	2b00      	cmp	r3, #0
 8006942:	d008      	beq.n	8006956 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 f950 	bl	8006bea <UART_EndTransmit_IT>
    return;
 800694a:	e004      	b.n	8006956 <HAL_UART_IRQHandler+0x54e>
    return;
 800694c:	bf00      	nop
 800694e:	e002      	b.n	8006956 <HAL_UART_IRQHandler+0x54e>
      return;
 8006950:	bf00      	nop
 8006952:	e000      	b.n	8006956 <HAL_UART_IRQHandler+0x54e>
      return;
 8006954:	bf00      	nop
  }
}
 8006956:	37e8      	adds	r7, #232	@ 0xe8
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	460b      	mov	r3, r1
 80069a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	603b      	str	r3, [r7, #0]
 80069bc:	4613      	mov	r3, r2
 80069be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069c0:	e03b      	b.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069c8:	d037      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ca:	f7fa ffcb 	bl	8001964 <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	6a3a      	ldr	r2, [r7, #32]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d302      	bcc.n	80069e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80069da:	6a3b      	ldr	r3, [r7, #32]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d101      	bne.n	80069e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069e0:	2303      	movs	r3, #3
 80069e2:	e03a      	b.n	8006a5a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f003 0304 	and.w	r3, r3, #4
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d023      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	2b80      	cmp	r3, #128	@ 0x80
 80069f6:	d020      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2b40      	cmp	r3, #64	@ 0x40
 80069fc:	d01d      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0308 	and.w	r3, r3, #8
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d116      	bne.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	617b      	str	r3, [r7, #20]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	617b      	str	r3, [r7, #20]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	617b      	str	r3, [r7, #20]
 8006a20:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f000 f81d 	bl	8006a62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2208      	movs	r2, #8
 8006a2c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e00f      	b.n	8006a5a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	4013      	ands	r3, r2
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	bf0c      	ite	eq
 8006a4a:	2301      	moveq	r3, #1
 8006a4c:	2300      	movne	r3, #0
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	79fb      	ldrb	r3, [r7, #7]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d0b4      	beq.n	80069c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3718      	adds	r7, #24
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a62:	b480      	push	{r7}
 8006a64:	b095      	sub	sp, #84	@ 0x54
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	330c      	adds	r3, #12
 8006a70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	330c      	adds	r3, #12
 8006a88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a8a:	643a      	str	r2, [r7, #64]	@ 0x40
 8006a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a92:	e841 2300 	strex	r3, r2, [r1]
 8006a96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1e5      	bne.n	8006a6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3314      	adds	r3, #20
 8006aa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	e853 3f00 	ldrex	r3, [r3]
 8006aac:	61fb      	str	r3, [r7, #28]
   return(result);
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	f023 0301 	bic.w	r3, r3, #1
 8006ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	3314      	adds	r3, #20
 8006abc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006abe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ac4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ac6:	e841 2300 	strex	r3, r2, [r1]
 8006aca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1e5      	bne.n	8006a9e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d119      	bne.n	8006b0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	330c      	adds	r3, #12
 8006ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f023 0310 	bic.w	r3, r3, #16
 8006af0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	330c      	adds	r3, #12
 8006af8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006afa:	61ba      	str	r2, [r7, #24]
 8006afc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	6979      	ldr	r1, [r7, #20]
 8006b00:	69ba      	ldr	r2, [r7, #24]
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	613b      	str	r3, [r7, #16]
   return(result);
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e5      	bne.n	8006ada <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b1c:	bf00      	nop
 8006b1e:	3754      	adds	r7, #84	@ 0x54
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b3c:	68f8      	ldr	r0, [r7, #12]
 8006b3e:	f7ff ff21 	bl	8006984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b42:	bf00      	nop
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b085      	sub	sp, #20
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b21      	cmp	r3, #33	@ 0x21
 8006b5c:	d13e      	bne.n	8006bdc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b66:	d114      	bne.n	8006b92 <UART_Transmit_IT+0x48>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d110      	bne.n	8006b92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	881b      	ldrh	r3, [r3, #0]
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	1c9a      	adds	r2, r3, #2
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	621a      	str	r2, [r3, #32]
 8006b90:	e008      	b.n	8006ba4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	1c59      	adds	r1, r3, #1
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	6211      	str	r1, [r2, #32]
 8006b9c:	781a      	ldrb	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d10f      	bne.n	8006bd8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68da      	ldr	r2, [r3, #12]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006bc6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bd6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	e000      	b.n	8006bde <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006bdc:	2302      	movs	r3, #2
  }
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b082      	sub	sp, #8
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68da      	ldr	r2, [r3, #12]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2220      	movs	r2, #32
 8006c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7ff fea6 	bl	800695c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b08c      	sub	sp, #48	@ 0x30
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006c22:	2300      	movs	r3, #0
 8006c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006c26:	2300      	movs	r3, #0
 8006c28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	2b22      	cmp	r3, #34	@ 0x22
 8006c34:	f040 80aa 	bne.w	8006d8c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c40:	d115      	bne.n	8006c6e <UART_Receive_IT+0x54>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d111      	bne.n	8006c6e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c66:	1c9a      	adds	r2, r3, #2
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c6c:	e024      	b.n	8006cb8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c7c:	d007      	beq.n	8006c8e <UART_Receive_IT+0x74>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10a      	bne.n	8006c9c <UART_Receive_IT+0x82>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d106      	bne.n	8006c9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	b2da      	uxtb	r2, r3
 8006c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c98:	701a      	strb	r2, [r3, #0]
 8006c9a:	e008      	b.n	8006cae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ca8:	b2da      	uxtb	r2, r3
 8006caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb2:	1c5a      	adds	r2, r3, #1
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d15d      	bne.n	8006d88 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f022 0220 	bic.w	r2, r2, #32
 8006cda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68da      	ldr	r2, [r3, #12]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006cea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	695a      	ldr	r2, [r3, #20]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f022 0201 	bic.w	r2, r2, #1
 8006cfa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2220      	movs	r2, #32
 8006d00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d135      	bne.n	8006d7e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	330c      	adds	r3, #12
 8006d1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	e853 3f00 	ldrex	r3, [r3]
 8006d26:	613b      	str	r3, [r7, #16]
   return(result);
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	f023 0310 	bic.w	r3, r3, #16
 8006d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	330c      	adds	r3, #12
 8006d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d38:	623a      	str	r2, [r7, #32]
 8006d3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3c:	69f9      	ldr	r1, [r7, #28]
 8006d3e:	6a3a      	ldr	r2, [r7, #32]
 8006d40:	e841 2300 	strex	r3, r2, [r1]
 8006d44:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1e5      	bne.n	8006d18 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0310 	and.w	r3, r3, #16
 8006d56:	2b10      	cmp	r3, #16
 8006d58:	d10a      	bne.n	8006d70 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	60fb      	str	r3, [r7, #12]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	60fb      	str	r3, [r7, #12]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d74:	4619      	mov	r1, r3
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f7ff fe0e 	bl	8006998 <HAL_UARTEx_RxEventCallback>
 8006d7c:	e002      	b.n	8006d84 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7ff fdf6 	bl	8006970 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006d84:	2300      	movs	r3, #0
 8006d86:	e002      	b.n	8006d8e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	e000      	b.n	8006d8e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006d8c:	2302      	movs	r3, #2
  }
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3730      	adds	r7, #48	@ 0x30
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
	...

08006d98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d9c:	b0c0      	sub	sp, #256	@ 0x100
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db4:	68d9      	ldr	r1, [r3, #12]
 8006db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	ea40 0301 	orr.w	r3, r0, r1
 8006dc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc6:	689a      	ldr	r2, [r3, #8]
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006df0:	f021 010c 	bic.w	r1, r1, #12
 8006df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006dfe:	430b      	orrs	r3, r1
 8006e00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e12:	6999      	ldr	r1, [r3, #24]
 8006e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	ea40 0301 	orr.w	r3, r0, r1
 8006e1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	4b8f      	ldr	r3, [pc, #572]	@ (8007064 <UART_SetConfig+0x2cc>)
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d005      	beq.n	8006e38 <UART_SetConfig+0xa0>
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	4b8d      	ldr	r3, [pc, #564]	@ (8007068 <UART_SetConfig+0x2d0>)
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d104      	bne.n	8006e42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e38:	f7fb feea 	bl	8002c10 <HAL_RCC_GetPCLK2Freq>
 8006e3c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e40:	e003      	b.n	8006e4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e42:	f7fb fed1 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8006e46:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e54:	f040 810c 	bne.w	8007070 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e6a:	4622      	mov	r2, r4
 8006e6c:	462b      	mov	r3, r5
 8006e6e:	1891      	adds	r1, r2, r2
 8006e70:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e72:	415b      	adcs	r3, r3
 8006e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	eb12 0801 	adds.w	r8, r2, r1
 8006e80:	4629      	mov	r1, r5
 8006e82:	eb43 0901 	adc.w	r9, r3, r1
 8006e86:	f04f 0200 	mov.w	r2, #0
 8006e8a:	f04f 0300 	mov.w	r3, #0
 8006e8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e9a:	4690      	mov	r8, r2
 8006e9c:	4699      	mov	r9, r3
 8006e9e:	4623      	mov	r3, r4
 8006ea0:	eb18 0303 	adds.w	r3, r8, r3
 8006ea4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ea8:	462b      	mov	r3, r5
 8006eaa:	eb49 0303 	adc.w	r3, r9, r3
 8006eae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ebe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ec2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	18db      	adds	r3, r3, r3
 8006eca:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ecc:	4613      	mov	r3, r2
 8006ece:	eb42 0303 	adc.w	r3, r2, r3
 8006ed2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ed4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ed8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006edc:	f7f9 f9e8 	bl	80002b0 <__aeabi_uldivmod>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4b61      	ldr	r3, [pc, #388]	@ (800706c <UART_SetConfig+0x2d4>)
 8006ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8006eea:	095b      	lsrs	r3, r3, #5
 8006eec:	011c      	lsls	r4, r3, #4
 8006eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ef8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006efc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f00:	4642      	mov	r2, r8
 8006f02:	464b      	mov	r3, r9
 8006f04:	1891      	adds	r1, r2, r2
 8006f06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f08:	415b      	adcs	r3, r3
 8006f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f10:	4641      	mov	r1, r8
 8006f12:	eb12 0a01 	adds.w	sl, r2, r1
 8006f16:	4649      	mov	r1, r9
 8006f18:	eb43 0b01 	adc.w	fp, r3, r1
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	f04f 0300 	mov.w	r3, #0
 8006f24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f30:	4692      	mov	sl, r2
 8006f32:	469b      	mov	fp, r3
 8006f34:	4643      	mov	r3, r8
 8006f36:	eb1a 0303 	adds.w	r3, sl, r3
 8006f3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f3e:	464b      	mov	r3, r9
 8006f40:	eb4b 0303 	adc.w	r3, fp, r3
 8006f44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	18db      	adds	r3, r3, r3
 8006f60:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f62:	4613      	mov	r3, r2
 8006f64:	eb42 0303 	adc.w	r3, r2, r3
 8006f68:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f72:	f7f9 f99d 	bl	80002b0 <__aeabi_uldivmod>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4611      	mov	r1, r2
 8006f7c:	4b3b      	ldr	r3, [pc, #236]	@ (800706c <UART_SetConfig+0x2d4>)
 8006f7e:	fba3 2301 	umull	r2, r3, r3, r1
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	2264      	movs	r2, #100	@ 0x64
 8006f86:	fb02 f303 	mul.w	r3, r2, r3
 8006f8a:	1acb      	subs	r3, r1, r3
 8006f8c:	00db      	lsls	r3, r3, #3
 8006f8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006f92:	4b36      	ldr	r3, [pc, #216]	@ (800706c <UART_SetConfig+0x2d4>)
 8006f94:	fba3 2302 	umull	r2, r3, r3, r2
 8006f98:	095b      	lsrs	r3, r3, #5
 8006f9a:	005b      	lsls	r3, r3, #1
 8006f9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006fa0:	441c      	add	r4, r3
 8006fa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fb4:	4642      	mov	r2, r8
 8006fb6:	464b      	mov	r3, r9
 8006fb8:	1891      	adds	r1, r2, r2
 8006fba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006fbc:	415b      	adcs	r3, r3
 8006fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006fc4:	4641      	mov	r1, r8
 8006fc6:	1851      	adds	r1, r2, r1
 8006fc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8006fca:	4649      	mov	r1, r9
 8006fcc:	414b      	adcs	r3, r1
 8006fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd0:	f04f 0200 	mov.w	r2, #0
 8006fd4:	f04f 0300 	mov.w	r3, #0
 8006fd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006fdc:	4659      	mov	r1, fp
 8006fde:	00cb      	lsls	r3, r1, #3
 8006fe0:	4651      	mov	r1, sl
 8006fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fe6:	4651      	mov	r1, sl
 8006fe8:	00ca      	lsls	r2, r1, #3
 8006fea:	4610      	mov	r0, r2
 8006fec:	4619      	mov	r1, r3
 8006fee:	4603      	mov	r3, r0
 8006ff0:	4642      	mov	r2, r8
 8006ff2:	189b      	adds	r3, r3, r2
 8006ff4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ff8:	464b      	mov	r3, r9
 8006ffa:	460a      	mov	r2, r1
 8006ffc:	eb42 0303 	adc.w	r3, r2, r3
 8007000:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007010:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007014:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007018:	460b      	mov	r3, r1
 800701a:	18db      	adds	r3, r3, r3
 800701c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800701e:	4613      	mov	r3, r2
 8007020:	eb42 0303 	adc.w	r3, r2, r3
 8007024:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007026:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800702a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800702e:	f7f9 f93f 	bl	80002b0 <__aeabi_uldivmod>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4b0d      	ldr	r3, [pc, #52]	@ (800706c <UART_SetConfig+0x2d4>)
 8007038:	fba3 1302 	umull	r1, r3, r3, r2
 800703c:	095b      	lsrs	r3, r3, #5
 800703e:	2164      	movs	r1, #100	@ 0x64
 8007040:	fb01 f303 	mul.w	r3, r1, r3
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	00db      	lsls	r3, r3, #3
 8007048:	3332      	adds	r3, #50	@ 0x32
 800704a:	4a08      	ldr	r2, [pc, #32]	@ (800706c <UART_SetConfig+0x2d4>)
 800704c:	fba2 2303 	umull	r2, r3, r2, r3
 8007050:	095b      	lsrs	r3, r3, #5
 8007052:	f003 0207 	and.w	r2, r3, #7
 8007056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4422      	add	r2, r4
 800705e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007060:	e106      	b.n	8007270 <UART_SetConfig+0x4d8>
 8007062:	bf00      	nop
 8007064:	40011000 	.word	0x40011000
 8007068:	40011400 	.word	0x40011400
 800706c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007070:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007074:	2200      	movs	r2, #0
 8007076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800707a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800707e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007082:	4642      	mov	r2, r8
 8007084:	464b      	mov	r3, r9
 8007086:	1891      	adds	r1, r2, r2
 8007088:	6239      	str	r1, [r7, #32]
 800708a:	415b      	adcs	r3, r3
 800708c:	627b      	str	r3, [r7, #36]	@ 0x24
 800708e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007092:	4641      	mov	r1, r8
 8007094:	1854      	adds	r4, r2, r1
 8007096:	4649      	mov	r1, r9
 8007098:	eb43 0501 	adc.w	r5, r3, r1
 800709c:	f04f 0200 	mov.w	r2, #0
 80070a0:	f04f 0300 	mov.w	r3, #0
 80070a4:	00eb      	lsls	r3, r5, #3
 80070a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070aa:	00e2      	lsls	r2, r4, #3
 80070ac:	4614      	mov	r4, r2
 80070ae:	461d      	mov	r5, r3
 80070b0:	4643      	mov	r3, r8
 80070b2:	18e3      	adds	r3, r4, r3
 80070b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070b8:	464b      	mov	r3, r9
 80070ba:	eb45 0303 	adc.w	r3, r5, r3
 80070be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070d2:	f04f 0200 	mov.w	r2, #0
 80070d6:	f04f 0300 	mov.w	r3, #0
 80070da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80070de:	4629      	mov	r1, r5
 80070e0:	008b      	lsls	r3, r1, #2
 80070e2:	4621      	mov	r1, r4
 80070e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070e8:	4621      	mov	r1, r4
 80070ea:	008a      	lsls	r2, r1, #2
 80070ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80070f0:	f7f9 f8de 	bl	80002b0 <__aeabi_uldivmod>
 80070f4:	4602      	mov	r2, r0
 80070f6:	460b      	mov	r3, r1
 80070f8:	4b60      	ldr	r3, [pc, #384]	@ (800727c <UART_SetConfig+0x4e4>)
 80070fa:	fba3 2302 	umull	r2, r3, r3, r2
 80070fe:	095b      	lsrs	r3, r3, #5
 8007100:	011c      	lsls	r4, r3, #4
 8007102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007106:	2200      	movs	r2, #0
 8007108:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800710c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007110:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007114:	4642      	mov	r2, r8
 8007116:	464b      	mov	r3, r9
 8007118:	1891      	adds	r1, r2, r2
 800711a:	61b9      	str	r1, [r7, #24]
 800711c:	415b      	adcs	r3, r3
 800711e:	61fb      	str	r3, [r7, #28]
 8007120:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007124:	4641      	mov	r1, r8
 8007126:	1851      	adds	r1, r2, r1
 8007128:	6139      	str	r1, [r7, #16]
 800712a:	4649      	mov	r1, r9
 800712c:	414b      	adcs	r3, r1
 800712e:	617b      	str	r3, [r7, #20]
 8007130:	f04f 0200 	mov.w	r2, #0
 8007134:	f04f 0300 	mov.w	r3, #0
 8007138:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800713c:	4659      	mov	r1, fp
 800713e:	00cb      	lsls	r3, r1, #3
 8007140:	4651      	mov	r1, sl
 8007142:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007146:	4651      	mov	r1, sl
 8007148:	00ca      	lsls	r2, r1, #3
 800714a:	4610      	mov	r0, r2
 800714c:	4619      	mov	r1, r3
 800714e:	4603      	mov	r3, r0
 8007150:	4642      	mov	r2, r8
 8007152:	189b      	adds	r3, r3, r2
 8007154:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007158:	464b      	mov	r3, r9
 800715a:	460a      	mov	r2, r1
 800715c:	eb42 0303 	adc.w	r3, r2, r3
 8007160:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800716e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007170:	f04f 0200 	mov.w	r2, #0
 8007174:	f04f 0300 	mov.w	r3, #0
 8007178:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800717c:	4649      	mov	r1, r9
 800717e:	008b      	lsls	r3, r1, #2
 8007180:	4641      	mov	r1, r8
 8007182:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007186:	4641      	mov	r1, r8
 8007188:	008a      	lsls	r2, r1, #2
 800718a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800718e:	f7f9 f88f 	bl	80002b0 <__aeabi_uldivmod>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	4611      	mov	r1, r2
 8007198:	4b38      	ldr	r3, [pc, #224]	@ (800727c <UART_SetConfig+0x4e4>)
 800719a:	fba3 2301 	umull	r2, r3, r3, r1
 800719e:	095b      	lsrs	r3, r3, #5
 80071a0:	2264      	movs	r2, #100	@ 0x64
 80071a2:	fb02 f303 	mul.w	r3, r2, r3
 80071a6:	1acb      	subs	r3, r1, r3
 80071a8:	011b      	lsls	r3, r3, #4
 80071aa:	3332      	adds	r3, #50	@ 0x32
 80071ac:	4a33      	ldr	r2, [pc, #204]	@ (800727c <UART_SetConfig+0x4e4>)
 80071ae:	fba2 2303 	umull	r2, r3, r2, r3
 80071b2:	095b      	lsrs	r3, r3, #5
 80071b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071b8:	441c      	add	r4, r3
 80071ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071be:	2200      	movs	r2, #0
 80071c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80071c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80071c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80071c8:	4642      	mov	r2, r8
 80071ca:	464b      	mov	r3, r9
 80071cc:	1891      	adds	r1, r2, r2
 80071ce:	60b9      	str	r1, [r7, #8]
 80071d0:	415b      	adcs	r3, r3
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071d8:	4641      	mov	r1, r8
 80071da:	1851      	adds	r1, r2, r1
 80071dc:	6039      	str	r1, [r7, #0]
 80071de:	4649      	mov	r1, r9
 80071e0:	414b      	adcs	r3, r1
 80071e2:	607b      	str	r3, [r7, #4]
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	f04f 0300 	mov.w	r3, #0
 80071ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80071f0:	4659      	mov	r1, fp
 80071f2:	00cb      	lsls	r3, r1, #3
 80071f4:	4651      	mov	r1, sl
 80071f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071fa:	4651      	mov	r1, sl
 80071fc:	00ca      	lsls	r2, r1, #3
 80071fe:	4610      	mov	r0, r2
 8007200:	4619      	mov	r1, r3
 8007202:	4603      	mov	r3, r0
 8007204:	4642      	mov	r2, r8
 8007206:	189b      	adds	r3, r3, r2
 8007208:	66bb      	str	r3, [r7, #104]	@ 0x68
 800720a:	464b      	mov	r3, r9
 800720c:	460a      	mov	r2, r1
 800720e:	eb42 0303 	adc.w	r3, r2, r3
 8007212:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	663b      	str	r3, [r7, #96]	@ 0x60
 800721e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007220:	f04f 0200 	mov.w	r2, #0
 8007224:	f04f 0300 	mov.w	r3, #0
 8007228:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800722c:	4649      	mov	r1, r9
 800722e:	008b      	lsls	r3, r1, #2
 8007230:	4641      	mov	r1, r8
 8007232:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007236:	4641      	mov	r1, r8
 8007238:	008a      	lsls	r2, r1, #2
 800723a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800723e:	f7f9 f837 	bl	80002b0 <__aeabi_uldivmod>
 8007242:	4602      	mov	r2, r0
 8007244:	460b      	mov	r3, r1
 8007246:	4b0d      	ldr	r3, [pc, #52]	@ (800727c <UART_SetConfig+0x4e4>)
 8007248:	fba3 1302 	umull	r1, r3, r3, r2
 800724c:	095b      	lsrs	r3, r3, #5
 800724e:	2164      	movs	r1, #100	@ 0x64
 8007250:	fb01 f303 	mul.w	r3, r1, r3
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	011b      	lsls	r3, r3, #4
 8007258:	3332      	adds	r3, #50	@ 0x32
 800725a:	4a08      	ldr	r2, [pc, #32]	@ (800727c <UART_SetConfig+0x4e4>)
 800725c:	fba2 2303 	umull	r2, r3, r2, r3
 8007260:	095b      	lsrs	r3, r3, #5
 8007262:	f003 020f 	and.w	r2, r3, #15
 8007266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4422      	add	r2, r4
 800726e:	609a      	str	r2, [r3, #8]
}
 8007270:	bf00      	nop
 8007272:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007276:	46bd      	mov	sp, r7
 8007278:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800727c:	51eb851f 	.word	0x51eb851f

08007280 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007280:	b084      	sub	sp, #16
 8007282:	b480      	push	{r7}
 8007284:	b085      	sub	sp, #20
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
 800728a:	f107 001c 	add.w	r0, r7, #28
 800728e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007292:	2300      	movs	r3, #0
 8007294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007296:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007298:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800729a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800729c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800729e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80072a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80072a2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80072a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80072a6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80072a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80072aa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80072ac:	68fa      	ldr	r2, [r7, #12]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80072ba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	431a      	orrs	r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	b004      	add	sp, #16
 80072d4:	4770      	bx	lr

080072d6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b083      	sub	sp, #12
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007312:	b480      	push	{r7}
 8007314:	b083      	sub	sp, #12
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2203      	movs	r2, #3
 800731e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr

0800732e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800732e:	b480      	push	{r7}
 8007330:	b083      	sub	sp, #12
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0303 	and.w	r3, r3, #3
}
 800733e:	4618      	mov	r0, r3
 8007340:	370c      	adds	r7, #12
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007354:	2300      	movs	r3, #0
 8007356:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007368:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800736e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007374:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	4313      	orrs	r3, r2
 800737a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007384:	f023 030f 	bic.w	r3, r3, #15
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	431a      	orrs	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3714      	adds	r7, #20
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr

0800739e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800739e:	b480      	push	{r7}
 80073a0:	b083      	sub	sp, #12
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	b2db      	uxtb	r3, r3
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	3314      	adds	r3, #20
 80073c6:	461a      	mov	r2, r3
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	4413      	add	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
}  
 80073d2:	4618      	mov	r0, r3
 80073d4:	3714      	adds	r7, #20
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80073de:	b480      	push	{r7}
 80073e0:	b085      	sub	sp, #20
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
 80073e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80073e8:	2300      	movs	r3, #0
 80073ea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	685a      	ldr	r2, [r3, #4]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007404:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800740a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007410:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	4313      	orrs	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	431a      	orrs	r2, r3
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007428:	2300      	movs	r3, #0

}
 800742a:	4618      	mov	r0, r3
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr

08007436 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b088      	sub	sp, #32
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007444:	2310      	movs	r3, #16
 8007446:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007448:	2340      	movs	r3, #64	@ 0x40
 800744a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800744c:	2300      	movs	r3, #0
 800744e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007450:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007454:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007456:	f107 0308 	add.w	r3, r7, #8
 800745a:	4619      	mov	r1, r3
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f7ff ff74 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007466:	2110      	movs	r1, #16
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 fa19 	bl	80078a0 <SDMMC_GetCmdResp1>
 800746e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007470:	69fb      	ldr	r3, [r7, #28]
}
 8007472:	4618      	mov	r0, r3
 8007474:	3720      	adds	r7, #32
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b088      	sub	sp, #32
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
 8007482:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007488:	2311      	movs	r3, #17
 800748a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800748c:	2340      	movs	r3, #64	@ 0x40
 800748e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007490:	2300      	movs	r3, #0
 8007492:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007494:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007498:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800749a:	f107 0308 	add.w	r3, r7, #8
 800749e:	4619      	mov	r1, r3
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f7ff ff52 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80074a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074aa:	2111      	movs	r1, #17
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f9f7 	bl	80078a0 <SDMMC_GetCmdResp1>
 80074b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074b4:	69fb      	ldr	r3, [r7, #28]
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3720      	adds	r7, #32
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b088      	sub	sp, #32
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80074cc:	2312      	movs	r3, #18
 80074ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074d0:	2340      	movs	r3, #64	@ 0x40
 80074d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074d4:	2300      	movs	r3, #0
 80074d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074de:	f107 0308 	add.w	r3, r7, #8
 80074e2:	4619      	mov	r1, r3
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f7ff ff30 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80074ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ee:	2112      	movs	r1, #18
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f9d5 	bl	80078a0 <SDMMC_GetCmdResp1>
 80074f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074f8:	69fb      	ldr	r3, [r7, #28]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3720      	adds	r7, #32
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b088      	sub	sp, #32
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
 800750a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007510:	2318      	movs	r3, #24
 8007512:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007514:	2340      	movs	r3, #64	@ 0x40
 8007516:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007518:	2300      	movs	r3, #0
 800751a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800751c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007520:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007522:	f107 0308 	add.w	r3, r7, #8
 8007526:	4619      	mov	r1, r3
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7ff ff0e 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800752e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007532:	2118      	movs	r1, #24
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 f9b3 	bl	80078a0 <SDMMC_GetCmdResp1>
 800753a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800753c:	69fb      	ldr	r3, [r7, #28]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3720      	adds	r7, #32
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007546:	b580      	push	{r7, lr}
 8007548:	b088      	sub	sp, #32
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007554:	2319      	movs	r3, #25
 8007556:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007558:	2340      	movs	r3, #64	@ 0x40
 800755a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800755c:	2300      	movs	r3, #0
 800755e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007560:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007564:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007566:	f107 0308 	add.w	r3, r7, #8
 800756a:	4619      	mov	r1, r3
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7ff feec 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007576:	2119      	movs	r1, #25
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f991 	bl	80078a0 <SDMMC_GetCmdResp1>
 800757e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007580:	69fb      	ldr	r3, [r7, #28]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3720      	adds	r7, #32
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
	...

0800758c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b088      	sub	sp, #32
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007594:	2300      	movs	r3, #0
 8007596:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007598:	230c      	movs	r3, #12
 800759a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800759c:	2340      	movs	r3, #64	@ 0x40
 800759e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075a0:	2300      	movs	r3, #0
 80075a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075aa:	f107 0308 	add.w	r3, r7, #8
 80075ae:	4619      	mov	r1, r3
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f7ff feca 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80075b6:	4a05      	ldr	r2, [pc, #20]	@ (80075cc <SDMMC_CmdStopTransfer+0x40>)
 80075b8:	210c      	movs	r1, #12
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 f970 	bl	80078a0 <SDMMC_GetCmdResp1>
 80075c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075c2:	69fb      	ldr	r3, [r7, #28]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3720      	adds	r7, #32
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	05f5e100 	.word	0x05f5e100

080075d0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08a      	sub	sp, #40	@ 0x28
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80075e0:	2307      	movs	r3, #7
 80075e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075e4:	2340      	movs	r3, #64	@ 0x40
 80075e6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075e8:	2300      	movs	r3, #0
 80075ea:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075f0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075f2:	f107 0310 	add.w	r3, r7, #16
 80075f6:	4619      	mov	r1, r3
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	f7ff fea6 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80075fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007602:	2107      	movs	r1, #7
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 f94b 	bl	80078a0 <SDMMC_GetCmdResp1>
 800760a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800760c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800760e:	4618      	mov	r0, r3
 8007610:	3728      	adds	r7, #40	@ 0x28
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b088      	sub	sp, #32
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800761e:	2300      	movs	r3, #0
 8007620:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007626:	2300      	movs	r3, #0
 8007628:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800762a:	2300      	movs	r3, #0
 800762c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800762e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007632:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007634:	f107 0308 	add.w	r3, r7, #8
 8007638:	4619      	mov	r1, r3
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f7ff fe85 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 fb65 	bl	8007d10 <SDMMC_GetCmdError>
 8007646:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007648:	69fb      	ldr	r3, [r7, #28]
}
 800764a:	4618      	mov	r0, r3
 800764c:	3720      	adds	r7, #32
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}

08007652 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b088      	sub	sp, #32
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800765a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800765e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007660:	2308      	movs	r3, #8
 8007662:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007664:	2340      	movs	r3, #64	@ 0x40
 8007666:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007668:	2300      	movs	r3, #0
 800766a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800766c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007670:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007672:	f107 0308 	add.w	r3, r7, #8
 8007676:	4619      	mov	r1, r3
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f7ff fe66 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 faf8 	bl	8007c74 <SDMMC_GetCmdResp7>
 8007684:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007686:	69fb      	ldr	r3, [r7, #28]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3720      	adds	r7, #32
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800769e:	2337      	movs	r3, #55	@ 0x37
 80076a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076a2:	2340      	movs	r3, #64	@ 0x40
 80076a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076a6:	2300      	movs	r3, #0
 80076a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076b0:	f107 0308 	add.w	r3, r7, #8
 80076b4:	4619      	mov	r1, r3
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f7ff fe47 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80076bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076c0:	2137      	movs	r1, #55	@ 0x37
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f8ec 	bl	80078a0 <SDMMC_GetCmdResp1>
 80076c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076ca:	69fb      	ldr	r3, [r7, #28]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3720      	adds	r7, #32
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b088      	sub	sp, #32
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80076ea:	2329      	movs	r3, #41	@ 0x29
 80076ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076ee:	2340      	movs	r3, #64	@ 0x40
 80076f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076f2:	2300      	movs	r3, #0
 80076f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076fc:	f107 0308 	add.w	r3, r7, #8
 8007700:	4619      	mov	r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f7ff fe21 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 f9ff 	bl	8007b0c <SDMMC_GetCmdResp3>
 800770e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007710:	69fb      	ldr	r3, [r7, #28]
}
 8007712:	4618      	mov	r0, r3
 8007714:	3720      	adds	r7, #32
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b088      	sub	sp, #32
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007728:	2306      	movs	r3, #6
 800772a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800772c:	2340      	movs	r3, #64	@ 0x40
 800772e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007730:	2300      	movs	r3, #0
 8007732:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007734:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007738:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800773a:	f107 0308 	add.w	r3, r7, #8
 800773e:	4619      	mov	r1, r3
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f7ff fe02 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800774a:	2106      	movs	r1, #6
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 f8a7 	bl	80078a0 <SDMMC_GetCmdResp1>
 8007752:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007754:	69fb      	ldr	r3, [r7, #28]
}
 8007756:	4618      	mov	r0, r3
 8007758:	3720      	adds	r7, #32
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}

0800775e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800775e:	b580      	push	{r7, lr}
 8007760:	b088      	sub	sp, #32
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800776a:	2333      	movs	r3, #51	@ 0x33
 800776c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800776e:	2340      	movs	r3, #64	@ 0x40
 8007770:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007772:	2300      	movs	r3, #0
 8007774:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007776:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800777a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800777c:	f107 0308 	add.w	r3, r7, #8
 8007780:	4619      	mov	r1, r3
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7ff fde1 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8007788:	f241 3288 	movw	r2, #5000	@ 0x1388
 800778c:	2133      	movs	r1, #51	@ 0x33
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f886 	bl	80078a0 <SDMMC_GetCmdResp1>
 8007794:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007796:	69fb      	ldr	r3, [r7, #28]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3720      	adds	r7, #32
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}

080077a0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b088      	sub	sp, #32
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80077a8:	2300      	movs	r3, #0
 80077aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80077ac:	2302      	movs	r3, #2
 80077ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80077b0:	23c0      	movs	r3, #192	@ 0xc0
 80077b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077b4:	2300      	movs	r3, #0
 80077b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077be:	f107 0308 	add.w	r3, r7, #8
 80077c2:	4619      	mov	r1, r3
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f7ff fdc0 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f956 	bl	8007a7c <SDMMC_GetCmdResp2>
 80077d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077d2:	69fb      	ldr	r3, [r7, #28]
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3720      	adds	r7, #32
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80077ea:	2309      	movs	r3, #9
 80077ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80077ee:	23c0      	movs	r3, #192	@ 0xc0
 80077f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077f2:	2300      	movs	r3, #0
 80077f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077fc:	f107 0308 	add.w	r3, r7, #8
 8007800:	4619      	mov	r1, r3
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7ff fda1 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 f937 	bl	8007a7c <SDMMC_GetCmdResp2>
 800780e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007810:	69fb      	ldr	r3, [r7, #28]
}
 8007812:	4618      	mov	r0, r3
 8007814:	3720      	adds	r7, #32
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b088      	sub	sp, #32
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
 8007822:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007824:	2300      	movs	r3, #0
 8007826:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007828:	2303      	movs	r3, #3
 800782a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800782c:	2340      	movs	r3, #64	@ 0x40
 800782e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007830:	2300      	movs	r3, #0
 8007832:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007834:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007838:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800783a:	f107 0308 	add.w	r3, r7, #8
 800783e:	4619      	mov	r1, r3
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff fd82 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	2103      	movs	r1, #3
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f99c 	bl	8007b88 <SDMMC_GetCmdResp6>
 8007850:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007852:	69fb      	ldr	r3, [r7, #28]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3720      	adds	r7, #32
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b088      	sub	sp, #32
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800786a:	230d      	movs	r3, #13
 800786c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800786e:	2340      	movs	r3, #64	@ 0x40
 8007870:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007872:	2300      	movs	r3, #0
 8007874:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800787a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800787c:	f107 0308 	add.w	r3, r7, #8
 8007880:	4619      	mov	r1, r3
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7ff fd61 	bl	800734a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007888:	f241 3288 	movw	r2, #5000	@ 0x1388
 800788c:	210d      	movs	r1, #13
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 f806 	bl	80078a0 <SDMMC_GetCmdResp1>
 8007894:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007896:	69fb      	ldr	r3, [r7, #28]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3720      	adds	r7, #32
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b088      	sub	sp, #32
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	460b      	mov	r3, r1
 80078aa:	607a      	str	r2, [r7, #4]
 80078ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80078ae:	4b70      	ldr	r3, [pc, #448]	@ (8007a70 <SDMMC_GetCmdResp1+0x1d0>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a70      	ldr	r2, [pc, #448]	@ (8007a74 <SDMMC_GetCmdResp1+0x1d4>)
 80078b4:	fba2 2303 	umull	r2, r3, r2, r3
 80078b8:	0a5a      	lsrs	r2, r3, #9
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	fb02 f303 	mul.w	r3, r2, r3
 80078c0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	1e5a      	subs	r2, r3, #1
 80078c6:	61fa      	str	r2, [r7, #28]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d102      	bne.n	80078d2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80078cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80078d0:	e0c9      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078d6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d0ef      	beq.n	80078c2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1ea      	bne.n	80078c2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078f0:	f003 0304 	and.w	r3, r3, #4
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d004      	beq.n	8007902 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2204      	movs	r2, #4
 80078fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80078fe:	2304      	movs	r3, #4
 8007900:	e0b1      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007906:	f003 0301 	and.w	r3, r3, #1
 800790a:	2b00      	cmp	r3, #0
 800790c:	d004      	beq.n	8007918 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2201      	movs	r2, #1
 8007912:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007914:	2301      	movs	r3, #1
 8007916:	e0a6      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	22c5      	movs	r2, #197	@ 0xc5
 800791c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f7ff fd3d 	bl	800739e <SDIO_GetCommandResponse>
 8007924:	4603      	mov	r3, r0
 8007926:	461a      	mov	r2, r3
 8007928:	7afb      	ldrb	r3, [r7, #11]
 800792a:	4293      	cmp	r3, r2
 800792c:	d001      	beq.n	8007932 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800792e:	2301      	movs	r3, #1
 8007930:	e099      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007932:	2100      	movs	r1, #0
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f7ff fd3f 	bl	80073b8 <SDIO_GetResponse>
 800793a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	4b4e      	ldr	r3, [pc, #312]	@ (8007a78 <SDMMC_GetCmdResp1+0x1d8>)
 8007940:	4013      	ands	r3, r2
 8007942:	2b00      	cmp	r3, #0
 8007944:	d101      	bne.n	800794a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007946:	2300      	movs	r3, #0
 8007948:	e08d      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b00      	cmp	r3, #0
 800794e:	da02      	bge.n	8007956 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007950:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007954:	e087      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007960:	2340      	movs	r3, #64	@ 0x40
 8007962:	e080      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800796e:	2380      	movs	r3, #128	@ 0x80
 8007970:	e079      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007978:	2b00      	cmp	r3, #0
 800797a:	d002      	beq.n	8007982 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800797c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007980:	e071      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007988:	2b00      	cmp	r3, #0
 800798a:	d002      	beq.n	8007992 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800798c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007990:	e069      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800799c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80079a0:	e061      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80079ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80079b0:	e059      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d002      	beq.n	80079c2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80079bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80079c0:	e051      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d002      	beq.n	80079d2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80079cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80079d0:	e049      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d002      	beq.n	80079e2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80079dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80079e0:	e041      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d002      	beq.n	80079f2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80079ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079f0:	e039      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d002      	beq.n	8007a02 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80079fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007a00:	e031      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d002      	beq.n	8007a12 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007a0c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007a10:	e029      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007a1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007a20:	e021      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d002      	beq.n	8007a32 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007a2c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007a30:	e019      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d002      	beq.n	8007a42 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007a3c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007a40:	e011      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007a4c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007a50:	e009      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	f003 0308 	and.w	r3, r3, #8
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d002      	beq.n	8007a62 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007a5c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8007a60:	e001      	b.n	8007a66 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007a62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3720      	adds	r7, #32
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	20000004 	.word	0x20000004
 8007a74:	10624dd3 	.word	0x10624dd3
 8007a78:	fdffe008 	.word	0xfdffe008

08007a7c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a84:	4b1f      	ldr	r3, [pc, #124]	@ (8007b04 <SDMMC_GetCmdResp2+0x88>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a1f      	ldr	r2, [pc, #124]	@ (8007b08 <SDMMC_GetCmdResp2+0x8c>)
 8007a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8e:	0a5b      	lsrs	r3, r3, #9
 8007a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a94:	fb02 f303 	mul.w	r3, r2, r3
 8007a98:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	1e5a      	subs	r2, r3, #1
 8007a9e:	60fa      	str	r2, [r7, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d102      	bne.n	8007aaa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007aa4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007aa8:	e026      	b.n	8007af8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d0ef      	beq.n	8007a9a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1ea      	bne.n	8007a9a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ac8:	f003 0304 	and.w	r3, r3, #4
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d004      	beq.n	8007ada <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2204      	movs	r2, #4
 8007ad4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ad6:	2304      	movs	r3, #4
 8007ad8:	e00e      	b.n	8007af8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ade:	f003 0301 	and.w	r3, r3, #1
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d004      	beq.n	8007af0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e003      	b.n	8007af8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	22c5      	movs	r2, #197	@ 0xc5
 8007af4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3714      	adds	r7, #20
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	20000004 	.word	0x20000004
 8007b08:	10624dd3 	.word	0x10624dd3

08007b0c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b14:	4b1a      	ldr	r3, [pc, #104]	@ (8007b80 <SDMMC_GetCmdResp3+0x74>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a1a      	ldr	r2, [pc, #104]	@ (8007b84 <SDMMC_GetCmdResp3+0x78>)
 8007b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b1e:	0a5b      	lsrs	r3, r3, #9
 8007b20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b24:	fb02 f303 	mul.w	r3, r2, r3
 8007b28:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	1e5a      	subs	r2, r3, #1
 8007b2e:	60fa      	str	r2, [r7, #12]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d102      	bne.n	8007b3a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b34:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007b38:	e01b      	b.n	8007b72 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b3e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0ef      	beq.n	8007b2a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1ea      	bne.n	8007b2a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b58:	f003 0304 	and.w	r3, r3, #4
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2204      	movs	r2, #4
 8007b64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b66:	2304      	movs	r3, #4
 8007b68:	e003      	b.n	8007b72 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	22c5      	movs	r2, #197	@ 0xc5
 8007b6e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20000004 	.word	0x20000004
 8007b84:	10624dd3 	.word	0x10624dd3

08007b88 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b088      	sub	sp, #32
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	460b      	mov	r3, r1
 8007b92:	607a      	str	r2, [r7, #4]
 8007b94:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b96:	4b35      	ldr	r3, [pc, #212]	@ (8007c6c <SDMMC_GetCmdResp6+0xe4>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a35      	ldr	r2, [pc, #212]	@ (8007c70 <SDMMC_GetCmdResp6+0xe8>)
 8007b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba0:	0a5b      	lsrs	r3, r3, #9
 8007ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ba6:	fb02 f303 	mul.w	r3, r2, r3
 8007baa:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	1e5a      	subs	r2, r3, #1
 8007bb0:	61fa      	str	r2, [r7, #28]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d102      	bne.n	8007bbc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007bb6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007bba:	e052      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bc0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d0ef      	beq.n	8007bac <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1ea      	bne.n	8007bac <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bda:	f003 0304 	and.w	r3, r3, #4
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d004      	beq.n	8007bec <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2204      	movs	r2, #4
 8007be6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007be8:	2304      	movs	r3, #4
 8007bea:	e03a      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d004      	beq.n	8007c02 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e02f      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f7ff fbcb 	bl	800739e <SDIO_GetCommandResponse>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	7afb      	ldrb	r3, [r7, #11]
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d001      	beq.n	8007c16 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e025      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	22c5      	movs	r2, #197	@ 0xc5
 8007c1a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	68f8      	ldr	r0, [r7, #12]
 8007c20:	f7ff fbca 	bl	80073b8 <SDIO_GetResponse>
 8007c24:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d106      	bne.n	8007c3e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	0c1b      	lsrs	r3, r3, #16
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	e011      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d002      	beq.n	8007c4e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007c48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007c4c:	e009      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007c58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c5c:	e001      	b.n	8007c62 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007c5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3720      	adds	r7, #32
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	20000004 	.word	0x20000004
 8007c70:	10624dd3 	.word	0x10624dd3

08007c74 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c7c:	4b22      	ldr	r3, [pc, #136]	@ (8007d08 <SDMMC_GetCmdResp7+0x94>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a22      	ldr	r2, [pc, #136]	@ (8007d0c <SDMMC_GetCmdResp7+0x98>)
 8007c82:	fba2 2303 	umull	r2, r3, r2, r3
 8007c86:	0a5b      	lsrs	r3, r3, #9
 8007c88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c8c:	fb02 f303 	mul.w	r3, r2, r3
 8007c90:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	1e5a      	subs	r2, r3, #1
 8007c96:	60fa      	str	r2, [r7, #12]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d102      	bne.n	8007ca2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c9c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ca0:	e02c      	b.n	8007cfc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ca6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d0ef      	beq.n	8007c92 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1ea      	bne.n	8007c92 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc0:	f003 0304 	and.w	r3, r3, #4
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d004      	beq.n	8007cd2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2204      	movs	r2, #4
 8007ccc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007cce:	2304      	movs	r3, #4
 8007cd0:	e014      	b.n	8007cfc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d004      	beq.n	8007ce8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e009      	b.n	8007cfc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2240      	movs	r2, #64	@ 0x40
 8007cf8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007cfa:	2300      	movs	r3, #0
  
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3714      	adds	r7, #20
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr
 8007d08:	20000004 	.word	0x20000004
 8007d0c:	10624dd3 	.word	0x10624dd3

08007d10 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d18:	4b11      	ldr	r3, [pc, #68]	@ (8007d60 <SDMMC_GetCmdError+0x50>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a11      	ldr	r2, [pc, #68]	@ (8007d64 <SDMMC_GetCmdError+0x54>)
 8007d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d22:	0a5b      	lsrs	r3, r3, #9
 8007d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	1e5a      	subs	r2, r3, #1
 8007d32:	60fa      	str	r2, [r7, #12]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d102      	bne.n	8007d3e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007d3c:	e009      	b.n	8007d52 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d0f1      	beq.n	8007d2e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	22c5      	movs	r2, #197	@ 0xc5
 8007d4e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3714      	adds	r7, #20
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr
 8007d5e:	bf00      	nop
 8007d60:	20000004 	.word	0x20000004
 8007d64:	10624dd3 	.word	0x10624dd3

08007d68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d68:	b084      	sub	sp, #16
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	f107 001c 	add.w	r0, r7, #28
 8007d76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d7a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d123      	bne.n	8007dca <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d86:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007d96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007daa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d105      	bne.n	8007dbe <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 fa9a 	bl	80082f8 <USB_CoreReset>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	73fb      	strb	r3, [r7, #15]
 8007dc8:	e01b      	b.n	8007e02 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	68db      	ldr	r3, [r3, #12]
 8007dce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fa8e 	bl	80082f8 <USB_CoreReset>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007de0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d106      	bne.n	8007df6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	639a      	str	r2, [r3, #56]	@ 0x38
 8007df4:	e005      	b.n	8007e02 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007e02:	7fbb      	ldrb	r3, [r7, #30]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d10b      	bne.n	8007e20 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f043 0206 	orr.w	r2, r3, #6
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f043 0220 	orr.w	r2, r3, #32
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e2c:	b004      	add	sp, #16
 8007e2e:	4770      	bx	lr

08007e30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	f023 0201 	bic.w	r2, r3, #1
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	370c      	adds	r7, #12
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr

08007e52 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b084      	sub	sp, #16
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e6e:	78fb      	ldrb	r3, [r7, #3]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d115      	bne.n	8007ea0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e80:	200a      	movs	r0, #10
 8007e82:	f7f9 fd7b 	bl	800197c <HAL_Delay>
      ms += 10U;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	330a      	adds	r3, #10
 8007e8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 fa25 	bl	80082dc <USB_GetMode>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d01e      	beq.n	8007ed6 <USB_SetCurrentMode+0x84>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2bc7      	cmp	r3, #199	@ 0xc7
 8007e9c:	d9f0      	bls.n	8007e80 <USB_SetCurrentMode+0x2e>
 8007e9e:	e01a      	b.n	8007ed6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007ea0:	78fb      	ldrb	r3, [r7, #3]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d115      	bne.n	8007ed2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007eb2:	200a      	movs	r0, #10
 8007eb4:	f7f9 fd62 	bl	800197c <HAL_Delay>
      ms += 10U;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	330a      	adds	r3, #10
 8007ebc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f000 fa0c 	bl	80082dc <USB_GetMode>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d005      	beq.n	8007ed6 <USB_SetCurrentMode+0x84>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ece:	d9f0      	bls.n	8007eb2 <USB_SetCurrentMode+0x60>
 8007ed0:	e001      	b.n	8007ed6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e005      	b.n	8007ee2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2bc8      	cmp	r3, #200	@ 0xc8
 8007eda:	d101      	bne.n	8007ee0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e000      	b.n	8007ee2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3710      	adds	r7, #16
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}
	...

08007eec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007eec:	b084      	sub	sp, #16
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b086      	sub	sp, #24
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
 8007ef6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007efa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007efe:	2300      	movs	r3, #0
 8007f00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007f06:	2300      	movs	r3, #0
 8007f08:	613b      	str	r3, [r7, #16]
 8007f0a:	e009      	b.n	8007f20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	3340      	adds	r3, #64	@ 0x40
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	4413      	add	r3, r2
 8007f16:	2200      	movs	r2, #0
 8007f18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	613b      	str	r3, [r7, #16]
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	2b0e      	cmp	r3, #14
 8007f24:	d9f2      	bls.n	8007f0c <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d11c      	bne.n	8007f68 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f3c:	f043 0302 	orr.w	r3, r3, #2
 8007f40:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f46:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	e005      	b.n	8007f74 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f80:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d10d      	bne.n	8007fa4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d104      	bne.n	8007f9a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007f90:	2100      	movs	r1, #0
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 f968 	bl	8008268 <USB_SetDevSpeed>
 8007f98:	e008      	b.n	8007fac <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007f9a:	2101      	movs	r1, #1
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f000 f963 	bl	8008268 <USB_SetDevSpeed>
 8007fa2:	e003      	b.n	8007fac <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fa4:	2103      	movs	r1, #3
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f95e 	bl	8008268 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fac:	2110      	movs	r1, #16
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f8fa 	bl	80081a8 <USB_FlushTxFifo>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d001      	beq.n	8007fbe <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f924 	bl	800820c <USB_FlushRxFifo>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d001      	beq.n	8007fce <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fec:	461a      	mov	r2, r3
 8007fee:	2300      	movs	r3, #0
 8007ff0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	613b      	str	r3, [r7, #16]
 8007ff6:	e043      	b.n	8008080 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800800a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800800e:	d118      	bne.n	8008042 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10a      	bne.n	800802c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	4413      	add	r3, r2
 800801e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008022:	461a      	mov	r2, r3
 8008024:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	e013      	b.n	8008054 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	015a      	lsls	r2, r3, #5
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	4413      	add	r3, r2
 8008034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008038:	461a      	mov	r2, r3
 800803a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800803e:	6013      	str	r3, [r2, #0]
 8008040:	e008      	b.n	8008054 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	015a      	lsls	r2, r3, #5
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	4413      	add	r3, r2
 800804a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800804e:	461a      	mov	r2, r3
 8008050:	2300      	movs	r3, #0
 8008052:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008060:	461a      	mov	r2, r3
 8008062:	2300      	movs	r3, #0
 8008064:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008072:	461a      	mov	r2, r3
 8008074:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008078:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	3301      	adds	r3, #1
 800807e:	613b      	str	r3, [r7, #16]
 8008080:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008084:	461a      	mov	r2, r3
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	4293      	cmp	r3, r2
 800808a:	d3b5      	bcc.n	8007ff8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800808c:	2300      	movs	r3, #0
 800808e:	613b      	str	r3, [r7, #16]
 8008090:	e043      	b.n	800811a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	015a      	lsls	r2, r3, #5
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	4413      	add	r3, r2
 800809a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080a8:	d118      	bne.n	80080dc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10a      	bne.n	80080c6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	015a      	lsls	r2, r3, #5
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	4413      	add	r3, r2
 80080b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080bc:	461a      	mov	r2, r3
 80080be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80080c2:	6013      	str	r3, [r2, #0]
 80080c4:	e013      	b.n	80080ee <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d2:	461a      	mov	r2, r3
 80080d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80080d8:	6013      	str	r3, [r2, #0]
 80080da:	e008      	b.n	80080ee <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	015a      	lsls	r2, r3, #5
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4413      	add	r3, r2
 80080e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e8:	461a      	mov	r2, r3
 80080ea:	2300      	movs	r3, #0
 80080ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	015a      	lsls	r2, r3, #5
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	4413      	add	r3, r2
 80080f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080fa:	461a      	mov	r2, r3
 80080fc:	2300      	movs	r3, #0
 80080fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	015a      	lsls	r2, r3, #5
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4413      	add	r3, r2
 8008108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800810c:	461a      	mov	r2, r3
 800810e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008112:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	3301      	adds	r3, #1
 8008118:	613b      	str	r3, [r7, #16]
 800811a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800811e:	461a      	mov	r2, r3
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	4293      	cmp	r3, r2
 8008124:	d3b5      	bcc.n	8008092 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008138:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008146:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008148:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800814c:	2b00      	cmp	r3, #0
 800814e:	d105      	bne.n	800815c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	f043 0210 	orr.w	r2, r3, #16
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	699a      	ldr	r2, [r3, #24]
 8008160:	4b10      	ldr	r3, [pc, #64]	@ (80081a4 <USB_DevInit+0x2b8>)
 8008162:	4313      	orrs	r3, r2
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008168:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800816c:	2b00      	cmp	r3, #0
 800816e:	d005      	beq.n	800817c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	f043 0208 	orr.w	r2, r3, #8
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800817c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008180:	2b01      	cmp	r3, #1
 8008182:	d107      	bne.n	8008194 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	699b      	ldr	r3, [r3, #24]
 8008188:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800818c:	f043 0304 	orr.w	r3, r3, #4
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008194:	7dfb      	ldrb	r3, [r7, #23]
}
 8008196:	4618      	mov	r0, r3
 8008198:	3718      	adds	r7, #24
 800819a:	46bd      	mov	sp, r7
 800819c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081a0:	b004      	add	sp, #16
 80081a2:	4770      	bx	lr
 80081a4:	803c3800 	.word	0x803c3800

080081a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081b2:	2300      	movs	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3301      	adds	r3, #1
 80081ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081c2:	d901      	bls.n	80081c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80081c4:	2303      	movs	r3, #3
 80081c6:	e01b      	b.n	8008200 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	daf2      	bge.n	80081b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081d0:	2300      	movs	r3, #0
 80081d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	019b      	lsls	r3, r3, #6
 80081d8:	f043 0220 	orr.w	r2, r3, #32
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3301      	adds	r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081ec:	d901      	bls.n	80081f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80081ee:	2303      	movs	r3, #3
 80081f0:	e006      	b.n	8008200 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	f003 0320 	and.w	r3, r3, #32
 80081fa:	2b20      	cmp	r3, #32
 80081fc:	d0f0      	beq.n	80081e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3714      	adds	r7, #20
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008214:	2300      	movs	r3, #0
 8008216:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	3301      	adds	r3, #1
 800821c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008224:	d901      	bls.n	800822a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008226:	2303      	movs	r3, #3
 8008228:	e018      	b.n	800825c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	2b00      	cmp	r3, #0
 8008230:	daf2      	bge.n	8008218 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2210      	movs	r2, #16
 800823a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3301      	adds	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008248:	d901      	bls.n	800824e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e006      	b.n	800825c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	f003 0310 	and.w	r3, r3, #16
 8008256:	2b10      	cmp	r3, #16
 8008258:	d0f0      	beq.n	800823c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800825a:	2300      	movs	r3, #0
}
 800825c:	4618      	mov	r0, r3
 800825e:	3714      	adds	r7, #20
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	78fb      	ldrb	r3, [r7, #3]
 8008282:	68f9      	ldr	r1, [r7, #12]
 8008284:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008288:	4313      	orrs	r3, r2
 800828a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr

0800829a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800829a:	b480      	push	{r7}
 800829c:	b085      	sub	sp, #20
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082b4:	f023 0303 	bic.w	r3, r3, #3
 80082b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082c8:	f043 0302 	orr.w	r3, r3, #2
 80082cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082ce:	2300      	movs	r3, #0
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3714      	adds	r7, #20
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr

080082dc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	f003 0301 	and.w	r3, r3, #1
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008300:	2300      	movs	r3, #0
 8008302:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	3301      	adds	r3, #1
 8008308:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008310:	d901      	bls.n	8008316 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e022      	b.n	800835c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	daf2      	bge.n	8008304 <USB_CoreReset+0xc>

  count = 10U;
 800831e:	230a      	movs	r3, #10
 8008320:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008322:	e002      	b.n	800832a <USB_CoreReset+0x32>
  {
    count--;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3b01      	subs	r3, #1
 8008328:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d1f9      	bne.n	8008324 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	691b      	ldr	r3, [r3, #16]
 8008334:	f043 0201 	orr.w	r2, r3, #1
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	3301      	adds	r3, #1
 8008340:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008348:	d901      	bls.n	800834e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e006      	b.n	800835c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b01      	cmp	r3, #1
 8008358:	d0f0      	beq.n	800833c <USB_CoreReset+0x44>

  return HAL_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3714      	adds	r7, #20
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800836c:	4904      	ldr	r1, [pc, #16]	@ (8008380 <MX_FATFS_Init+0x18>)
 800836e:	4805      	ldr	r0, [pc, #20]	@ (8008384 <MX_FATFS_Init+0x1c>)
 8008370:	f002 ff0a 	bl	800b188 <FATFS_LinkDriver>
 8008374:	4603      	mov	r3, r0
 8008376:	461a      	mov	r2, r3
 8008378:	4b03      	ldr	r3, [pc, #12]	@ (8008388 <MX_FATFS_Init+0x20>)
 800837a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800837c:	bf00      	nop
 800837e:	bd80      	pop	{r7, pc}
 8008380:	20008938 	.word	0x20008938
 8008384:	0800c650 	.word	0x0800c650
 8008388:	20008934 	.word	0x20008934

0800838c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800838c:	b480      	push	{r7}
 800838e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008390:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008392:	4618      	mov	r0, r3
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b082      	sub	sp, #8
 80083a0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80083a2:	2300      	movs	r3, #0
 80083a4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80083a6:	f000 f896 	bl	80084d6 <BSP_SD_IsDetected>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d001      	beq.n	80083b4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e012      	b.n	80083da <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80083b4:	480b      	ldr	r0, [pc, #44]	@ (80083e4 <BSP_SD_Init+0x48>)
 80083b6:	f7fb fc37 	bl	8003c28 <HAL_SD_Init>
 80083ba:	4603      	mov	r3, r0
 80083bc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80083be:	79fb      	ldrb	r3, [r7, #7]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d109      	bne.n	80083d8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80083c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80083c8:	4806      	ldr	r0, [pc, #24]	@ (80083e4 <BSP_SD_Init+0x48>)
 80083ca:	f7fc f9e7 	bl	800479c <HAL_SD_ConfigWideBusOperation>
 80083ce:	4603      	mov	r3, r0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d001      	beq.n	80083d8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80083d8:	79fb      	ldrb	r3, [r7, #7]
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3708      	adds	r7, #8
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}
 80083e2:	bf00      	nop
 80083e4:	20000088 	.word	0x20000088

080083e8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b086      	sub	sp, #24
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80083f4:	2300      	movs	r3, #0
 80083f6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	68f9      	ldr	r1, [r7, #12]
 80083fe:	4806      	ldr	r0, [pc, #24]	@ (8008418 <BSP_SD_ReadBlocks_DMA+0x30>)
 8008400:	f7fb fcba 	bl	8003d78 <HAL_SD_ReadBlocks_DMA>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d001      	beq.n	800840e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800840e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3718      	adds	r7, #24
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	20000088 	.word	0x20000088

0800841c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b086      	sub	sp, #24
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008428:	2300      	movs	r3, #0
 800842a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	68ba      	ldr	r2, [r7, #8]
 8008430:	68f9      	ldr	r1, [r7, #12]
 8008432:	4806      	ldr	r0, [pc, #24]	@ (800844c <BSP_SD_WriteBlocks_DMA+0x30>)
 8008434:	f7fb fd80 	bl	8003f38 <HAL_SD_WriteBlocks_DMA>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d001      	beq.n	8008442 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008442:	7dfb      	ldrb	r3, [r7, #23]
}
 8008444:	4618      	mov	r0, r3
 8008446:	3718      	adds	r7, #24
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	20000088 	.word	0x20000088

08008450 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008454:	4805      	ldr	r0, [pc, #20]	@ (800846c <BSP_SD_GetCardState+0x1c>)
 8008456:	f7fc fa3b 	bl	80048d0 <HAL_SD_GetCardState>
 800845a:	4603      	mov	r3, r0
 800845c:	2b04      	cmp	r3, #4
 800845e:	bf14      	ite	ne
 8008460:	2301      	movne	r3, #1
 8008462:	2300      	moveq	r3, #0
 8008464:	b2db      	uxtb	r3, r3
}
 8008466:	4618      	mov	r0, r3
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	20000088 	.word	0x20000088

08008470 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008478:	6879      	ldr	r1, [r7, #4]
 800847a:	4803      	ldr	r0, [pc, #12]	@ (8008488 <BSP_SD_GetCardInfo+0x18>)
 800847c:	f7fc f962 	bl	8004744 <HAL_SD_GetCardInfo>
}
 8008480:	bf00      	nop
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}
 8008488:	20000088 	.word	0x20000088

0800848c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8008494:	f000 f818 	bl	80084c8 <BSP_SD_AbortCallback>
}
 8008498:	bf00      	nop
 800849a:	3708      	adds	r7, #8
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80084a8:	f000 f9a8 	bl	80087fc <BSP_SD_WriteCpltCallback>
}
 80084ac:	bf00      	nop
 80084ae:	3708      	adds	r7, #8
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80084bc:	f000 f9aa 	bl	8008814 <BSP_SD_ReadCpltCallback>
}
 80084c0:	bf00      	nop
 80084c2:	3708      	adds	r7, #8
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80084c8:	b480      	push	{r7}
 80084ca:	af00      	add	r7, sp, #0

}
 80084cc:	bf00      	nop
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b082      	sub	sp, #8
 80084da:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80084dc:	2301      	movs	r3, #1
 80084de:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80084e0:	f000 f80c 	bl	80084fc <BSP_PlatformIsDetected>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80084ea:	2300      	movs	r3, #0
 80084ec:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80084ee:	79fb      	ldrb	r3, [r7, #7]
 80084f0:	b2db      	uxtb	r3, r3
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
	...

080084fc <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8008502:	2301      	movs	r3, #1
 8008504:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8008506:	2108      	movs	r1, #8
 8008508:	4806      	ldr	r0, [pc, #24]	@ (8008524 <BSP_PlatformIsDetected+0x28>)
 800850a:	f7fa f90f 	bl	800272c <HAL_GPIO_ReadPin>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d001      	beq.n	8008518 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8008514:	2300      	movs	r3, #0
 8008516:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8008518:	79fb      	ldrb	r3, [r7, #7]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3708      	adds	r7, #8
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	40020000 	.word	0x40020000

08008528 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008530:	f7f9 fa18 	bl	8001964 <HAL_GetTick>
 8008534:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8008536:	e006      	b.n	8008546 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008538:	f7ff ff8a 	bl	8008450 <BSP_SD_GetCardState>
 800853c:	4603      	mov	r3, r0
 800853e:	2b00      	cmp	r3, #0
 8008540:	d101      	bne.n	8008546 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8008542:	2300      	movs	r3, #0
 8008544:	e009      	b.n	800855a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8008546:	f7f9 fa0d 	bl	8001964 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	429a      	cmp	r2, r3
 8008554:	d8f0      	bhi.n	8008538 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8008556:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800855a:	4618      	mov	r0, r3
 800855c:	3710      	adds	r7, #16
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
	...

08008564 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b082      	sub	sp, #8
 8008568:	af00      	add	r7, sp, #0
 800856a:	4603      	mov	r3, r0
 800856c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800856e:	4b0b      	ldr	r3, [pc, #44]	@ (800859c <SD_CheckStatus+0x38>)
 8008570:	2201      	movs	r2, #1
 8008572:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008574:	f7ff ff6c 	bl	8008450 <BSP_SD_GetCardState>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d107      	bne.n	800858e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800857e:	4b07      	ldr	r3, [pc, #28]	@ (800859c <SD_CheckStatus+0x38>)
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	b2db      	uxtb	r3, r3
 8008584:	f023 0301 	bic.w	r3, r3, #1
 8008588:	b2da      	uxtb	r2, r3
 800858a:	4b04      	ldr	r3, [pc, #16]	@ (800859c <SD_CheckStatus+0x38>)
 800858c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800858e:	4b03      	ldr	r3, [pc, #12]	@ (800859c <SD_CheckStatus+0x38>)
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	b2db      	uxtb	r3, r3
}
 8008594:	4618      	mov	r0, r3
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}
 800859c:	2000000d 	.word	0x2000000d

080085a0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	4603      	mov	r3, r0
 80085a8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80085aa:	f7ff fef7 	bl	800839c <BSP_SD_Init>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d107      	bne.n	80085c4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80085b4:	79fb      	ldrb	r3, [r7, #7]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7ff ffd4 	bl	8008564 <SD_CheckStatus>
 80085bc:	4603      	mov	r3, r0
 80085be:	461a      	mov	r2, r3
 80085c0:	4b04      	ldr	r3, [pc, #16]	@ (80085d4 <SD_initialize+0x34>)
 80085c2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80085c4:	4b03      	ldr	r3, [pc, #12]	@ (80085d4 <SD_initialize+0x34>)
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	b2db      	uxtb	r3, r3
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3708      	adds	r7, #8
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	2000000d 	.word	0x2000000d

080085d8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	4603      	mov	r3, r0
 80085e0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	4618      	mov	r0, r3
 80085e6:	f7ff ffbd 	bl	8008564 <SD_CheckStatus>
 80085ea:	4603      	mov	r3, r0
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3708      	adds	r7, #8
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b086      	sub	sp, #24
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60b9      	str	r1, [r7, #8]
 80085fc:	607a      	str	r2, [r7, #4]
 80085fe:	603b      	str	r3, [r7, #0]
 8008600:	4603      	mov	r3, r0
 8008602:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008608:	f247 5030 	movw	r0, #30000	@ 0x7530
 800860c:	f7ff ff8c 	bl	8008528 <SD_CheckStatusWithTimeout>
 8008610:	4603      	mov	r3, r0
 8008612:	2b00      	cmp	r3, #0
 8008614:	da01      	bge.n	800861a <SD_read+0x26>
  {
    return res;
 8008616:	7dfb      	ldrb	r3, [r7, #23]
 8008618:	e03b      	b.n	8008692 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	6879      	ldr	r1, [r7, #4]
 800861e:	68b8      	ldr	r0, [r7, #8]
 8008620:	f7ff fee2 	bl	80083e8 <BSP_SD_ReadBlocks_DMA>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d132      	bne.n	8008690 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800862a:	4b1c      	ldr	r3, [pc, #112]	@ (800869c <SD_read+0xa8>)
 800862c:	2200      	movs	r2, #0
 800862e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008630:	f7f9 f998 	bl	8001964 <HAL_GetTick>
 8008634:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008636:	bf00      	nop
 8008638:	4b18      	ldr	r3, [pc, #96]	@ (800869c <SD_read+0xa8>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d108      	bne.n	8008652 <SD_read+0x5e>
 8008640:	f7f9 f990 	bl	8001964 <HAL_GetTick>
 8008644:	4602      	mov	r2, r0
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	1ad3      	subs	r3, r2, r3
 800864a:	f247 522f 	movw	r2, #29999	@ 0x752f
 800864e:	4293      	cmp	r3, r2
 8008650:	d9f2      	bls.n	8008638 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8008652:	4b12      	ldr	r3, [pc, #72]	@ (800869c <SD_read+0xa8>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d102      	bne.n	8008660 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	75fb      	strb	r3, [r7, #23]
 800865e:	e017      	b.n	8008690 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8008660:	4b0e      	ldr	r3, [pc, #56]	@ (800869c <SD_read+0xa8>)
 8008662:	2200      	movs	r2, #0
 8008664:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8008666:	f7f9 f97d 	bl	8001964 <HAL_GetTick>
 800866a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800866c:	e007      	b.n	800867e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800866e:	f7ff feef 	bl	8008450 <BSP_SD_GetCardState>
 8008672:	4603      	mov	r3, r0
 8008674:	2b00      	cmp	r3, #0
 8008676:	d102      	bne.n	800867e <SD_read+0x8a>
          {
            res = RES_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800867c:	e008      	b.n	8008690 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800867e:	f7f9 f971 	bl	8001964 <HAL_GetTick>
 8008682:	4602      	mov	r2, r0
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	1ad3      	subs	r3, r2, r3
 8008688:	f247 522f 	movw	r2, #29999	@ 0x752f
 800868c:	4293      	cmp	r3, r2
 800868e:	d9ee      	bls.n	800866e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8008690:	7dfb      	ldrb	r3, [r7, #23]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	20008940 	.word	0x20008940

080086a0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b086      	sub	sp, #24
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	60b9      	str	r1, [r7, #8]
 80086a8:	607a      	str	r2, [r7, #4]
 80086aa:	603b      	str	r3, [r7, #0]
 80086ac:	4603      	mov	r3, r0
 80086ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80086b4:	4b24      	ldr	r3, [pc, #144]	@ (8008748 <SD_write+0xa8>)
 80086b6:	2200      	movs	r2, #0
 80086b8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80086ba:	f247 5030 	movw	r0, #30000	@ 0x7530
 80086be:	f7ff ff33 	bl	8008528 <SD_CheckStatusWithTimeout>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	da01      	bge.n	80086cc <SD_write+0x2c>
  {
    return res;
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
 80086ca:	e038      	b.n	800873e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80086cc:	683a      	ldr	r2, [r7, #0]
 80086ce:	6879      	ldr	r1, [r7, #4]
 80086d0:	68b8      	ldr	r0, [r7, #8]
 80086d2:	f7ff fea3 	bl	800841c <BSP_SD_WriteBlocks_DMA>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d12f      	bne.n	800873c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80086dc:	f7f9 f942 	bl	8001964 <HAL_GetTick>
 80086e0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80086e2:	bf00      	nop
 80086e4:	4b18      	ldr	r3, [pc, #96]	@ (8008748 <SD_write+0xa8>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d108      	bne.n	80086fe <SD_write+0x5e>
 80086ec:	f7f9 f93a 	bl	8001964 <HAL_GetTick>
 80086f0:	4602      	mov	r2, r0
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	1ad3      	subs	r3, r2, r3
 80086f6:	f247 522f 	movw	r2, #29999	@ 0x752f
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d9f2      	bls.n	80086e4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80086fe:	4b12      	ldr	r3, [pc, #72]	@ (8008748 <SD_write+0xa8>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d102      	bne.n	800870c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8008706:	2301      	movs	r3, #1
 8008708:	75fb      	strb	r3, [r7, #23]
 800870a:	e017      	b.n	800873c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800870c:	4b0e      	ldr	r3, [pc, #56]	@ (8008748 <SD_write+0xa8>)
 800870e:	2200      	movs	r2, #0
 8008710:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8008712:	f7f9 f927 	bl	8001964 <HAL_GetTick>
 8008716:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008718:	e007      	b.n	800872a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800871a:	f7ff fe99 	bl	8008450 <BSP_SD_GetCardState>
 800871e:	4603      	mov	r3, r0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d102      	bne.n	800872a <SD_write+0x8a>
          {
            res = RES_OK;
 8008724:	2300      	movs	r3, #0
 8008726:	75fb      	strb	r3, [r7, #23]
            break;
 8008728:	e008      	b.n	800873c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800872a:	f7f9 f91b 	bl	8001964 <HAL_GetTick>
 800872e:	4602      	mov	r2, r0
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	1ad3      	subs	r3, r2, r3
 8008734:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008738:	4293      	cmp	r3, r2
 800873a:	d9ee      	bls.n	800871a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800873c:	7dfb      	ldrb	r3, [r7, #23]
}
 800873e:	4618      	mov	r0, r3
 8008740:	3718      	adds	r7, #24
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	2000893c 	.word	0x2000893c

0800874c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b08c      	sub	sp, #48	@ 0x30
 8008750:	af00      	add	r7, sp, #0
 8008752:	4603      	mov	r3, r0
 8008754:	603a      	str	r2, [r7, #0]
 8008756:	71fb      	strb	r3, [r7, #7]
 8008758:	460b      	mov	r3, r1
 800875a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008762:	4b25      	ldr	r3, [pc, #148]	@ (80087f8 <SD_ioctl+0xac>)
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	b2db      	uxtb	r3, r3
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <SD_ioctl+0x28>
 8008770:	2303      	movs	r3, #3
 8008772:	e03c      	b.n	80087ee <SD_ioctl+0xa2>

  switch (cmd)
 8008774:	79bb      	ldrb	r3, [r7, #6]
 8008776:	2b03      	cmp	r3, #3
 8008778:	d834      	bhi.n	80087e4 <SD_ioctl+0x98>
 800877a:	a201      	add	r2, pc, #4	@ (adr r2, 8008780 <SD_ioctl+0x34>)
 800877c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008780:	08008791 	.word	0x08008791
 8008784:	08008799 	.word	0x08008799
 8008788:	080087b1 	.word	0x080087b1
 800878c:	080087cb 	.word	0x080087cb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008796:	e028      	b.n	80087ea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008798:	f107 030c 	add.w	r3, r7, #12
 800879c:	4618      	mov	r0, r3
 800879e:	f7ff fe67 	bl	8008470 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80087a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80087a8:	2300      	movs	r3, #0
 80087aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80087ae:	e01c      	b.n	80087ea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80087b0:	f107 030c 	add.w	r3, r7, #12
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7ff fe5b 	bl	8008470 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80087ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087bc:	b29a      	uxth	r2, r3
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80087c2:	2300      	movs	r3, #0
 80087c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80087c8:	e00f      	b.n	80087ea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80087ca:	f107 030c 	add.w	r3, r7, #12
 80087ce:	4618      	mov	r0, r3
 80087d0:	f7ff fe4e 	bl	8008470 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80087d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d6:	0a5a      	lsrs	r2, r3, #9
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80087dc:	2300      	movs	r3, #0
 80087de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80087e2:	e002      	b.n	80087ea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80087e4:	2304      	movs	r3, #4
 80087e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 80087ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3730      	adds	r7, #48	@ 0x30
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	2000000d 	.word	0x2000000d

080087fc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80087fc:	b480      	push	{r7}
 80087fe:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008800:	4b03      	ldr	r3, [pc, #12]	@ (8008810 <BSP_SD_WriteCpltCallback+0x14>)
 8008802:	2201      	movs	r2, #1
 8008804:	601a      	str	r2, [r3, #0]
}
 8008806:	bf00      	nop
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr
 8008810:	2000893c 	.word	0x2000893c

08008814 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008814:	b480      	push	{r7}
 8008816:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008818:	4b03      	ldr	r3, [pc, #12]	@ (8008828 <BSP_SD_ReadCpltCallback+0x14>)
 800881a:	2201      	movs	r2, #1
 800881c:	601a      	str	r2, [r3, #0]
}
 800881e:	bf00      	nop
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	20008940 	.word	0x20008940

0800882c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	4603      	mov	r3, r0
 8008834:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008836:	79fb      	ldrb	r3, [r7, #7]
 8008838:	4a08      	ldr	r2, [pc, #32]	@ (800885c <disk_status+0x30>)
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	4413      	add	r3, r2
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	79fa      	ldrb	r2, [r7, #7]
 8008844:	4905      	ldr	r1, [pc, #20]	@ (800885c <disk_status+0x30>)
 8008846:	440a      	add	r2, r1
 8008848:	7a12      	ldrb	r2, [r2, #8]
 800884a:	4610      	mov	r0, r2
 800884c:	4798      	blx	r3
 800884e:	4603      	mov	r3, r0
 8008850:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008852:	7bfb      	ldrb	r3, [r7, #15]
}
 8008854:	4618      	mov	r0, r3
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}
 800885c:	2000896c 	.word	0x2000896c

08008860 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	4603      	mov	r3, r0
 8008868:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800886a:	2300      	movs	r3, #0
 800886c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800886e:	79fb      	ldrb	r3, [r7, #7]
 8008870:	4a0e      	ldr	r2, [pc, #56]	@ (80088ac <disk_initialize+0x4c>)
 8008872:	5cd3      	ldrb	r3, [r2, r3]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d114      	bne.n	80088a2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008878:	79fb      	ldrb	r3, [r7, #7]
 800887a:	4a0c      	ldr	r2, [pc, #48]	@ (80088ac <disk_initialize+0x4c>)
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	4413      	add	r3, r2
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	79fa      	ldrb	r2, [r7, #7]
 8008886:	4909      	ldr	r1, [pc, #36]	@ (80088ac <disk_initialize+0x4c>)
 8008888:	440a      	add	r2, r1
 800888a:	7a12      	ldrb	r2, [r2, #8]
 800888c:	4610      	mov	r0, r2
 800888e:	4798      	blx	r3
 8008890:	4603      	mov	r3, r0
 8008892:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8008894:	7bfb      	ldrb	r3, [r7, #15]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d103      	bne.n	80088a2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800889a:	79fb      	ldrb	r3, [r7, #7]
 800889c:	4a03      	ldr	r2, [pc, #12]	@ (80088ac <disk_initialize+0x4c>)
 800889e:	2101      	movs	r1, #1
 80088a0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80088a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3710      	adds	r7, #16
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}
 80088ac:	2000896c 	.word	0x2000896c

080088b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80088b0:	b590      	push	{r4, r7, lr}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	607a      	str	r2, [r7, #4]
 80088ba:	603b      	str	r3, [r7, #0]
 80088bc:	4603      	mov	r3, r0
 80088be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80088c0:	7bfb      	ldrb	r3, [r7, #15]
 80088c2:	4a0a      	ldr	r2, [pc, #40]	@ (80088ec <disk_read+0x3c>)
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	4413      	add	r3, r2
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	689c      	ldr	r4, [r3, #8]
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	4a07      	ldr	r2, [pc, #28]	@ (80088ec <disk_read+0x3c>)
 80088d0:	4413      	add	r3, r2
 80088d2:	7a18      	ldrb	r0, [r3, #8]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	68b9      	ldr	r1, [r7, #8]
 80088da:	47a0      	blx	r4
 80088dc:	4603      	mov	r3, r0
 80088de:	75fb      	strb	r3, [r7, #23]
  return res;
 80088e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	371c      	adds	r7, #28
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd90      	pop	{r4, r7, pc}
 80088ea:	bf00      	nop
 80088ec:	2000896c 	.word	0x2000896c

080088f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80088f0:	b590      	push	{r4, r7, lr}
 80088f2:	b087      	sub	sp, #28
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60b9      	str	r1, [r7, #8]
 80088f8:	607a      	str	r2, [r7, #4]
 80088fa:	603b      	str	r3, [r7, #0]
 80088fc:	4603      	mov	r3, r0
 80088fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008900:	7bfb      	ldrb	r3, [r7, #15]
 8008902:	4a0a      	ldr	r2, [pc, #40]	@ (800892c <disk_write+0x3c>)
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	68dc      	ldr	r4, [r3, #12]
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	4a07      	ldr	r2, [pc, #28]	@ (800892c <disk_write+0x3c>)
 8008910:	4413      	add	r3, r2
 8008912:	7a18      	ldrb	r0, [r3, #8]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	68b9      	ldr	r1, [r7, #8]
 800891a:	47a0      	blx	r4
 800891c:	4603      	mov	r3, r0
 800891e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008920:	7dfb      	ldrb	r3, [r7, #23]
}
 8008922:	4618      	mov	r0, r3
 8008924:	371c      	adds	r7, #28
 8008926:	46bd      	mov	sp, r7
 8008928:	bd90      	pop	{r4, r7, pc}
 800892a:	bf00      	nop
 800892c:	2000896c 	.word	0x2000896c

08008930 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	4603      	mov	r3, r0
 8008938:	603a      	str	r2, [r7, #0]
 800893a:	71fb      	strb	r3, [r7, #7]
 800893c:	460b      	mov	r3, r1
 800893e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008940:	79fb      	ldrb	r3, [r7, #7]
 8008942:	4a09      	ldr	r2, [pc, #36]	@ (8008968 <disk_ioctl+0x38>)
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	79fa      	ldrb	r2, [r7, #7]
 800894e:	4906      	ldr	r1, [pc, #24]	@ (8008968 <disk_ioctl+0x38>)
 8008950:	440a      	add	r2, r1
 8008952:	7a10      	ldrb	r0, [r2, #8]
 8008954:	79b9      	ldrb	r1, [r7, #6]
 8008956:	683a      	ldr	r2, [r7, #0]
 8008958:	4798      	blx	r3
 800895a:	4603      	mov	r3, r0
 800895c:	73fb      	strb	r3, [r7, #15]
  return res;
 800895e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	2000896c 	.word	0x2000896c

0800896c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	3301      	adds	r3, #1
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800897c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008980:	021b      	lsls	r3, r3, #8
 8008982:	b21a      	sxth	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	b21b      	sxth	r3, r3
 800898a:	4313      	orrs	r3, r2
 800898c:	b21b      	sxth	r3, r3
 800898e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008990:	89fb      	ldrh	r3, [r7, #14]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3714      	adds	r7, #20
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr

0800899e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800899e:	b480      	push	{r7}
 80089a0:	b085      	sub	sp, #20
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	3303      	adds	r3, #3
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	021b      	lsls	r3, r3, #8
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	3202      	adds	r2, #2
 80089b6:	7812      	ldrb	r2, [r2, #0]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	021b      	lsls	r3, r3, #8
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	3201      	adds	r2, #1
 80089c4:	7812      	ldrb	r2, [r2, #0]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	021b      	lsls	r3, r3, #8
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	7812      	ldrb	r2, [r2, #0]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	60fb      	str	r3, [r7, #12]
	return rv;
 80089d6:	68fb      	ldr	r3, [r7, #12]
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3714      	adds	r7, #20
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	460b      	mov	r3, r1
 80089ee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	1c5a      	adds	r2, r3, #1
 80089f4:	607a      	str	r2, [r7, #4]
 80089f6:	887a      	ldrh	r2, [r7, #2]
 80089f8:	b2d2      	uxtb	r2, r2
 80089fa:	701a      	strb	r2, [r3, #0]
 80089fc:	887b      	ldrh	r3, [r7, #2]
 80089fe:	0a1b      	lsrs	r3, r3, #8
 8008a00:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	1c5a      	adds	r2, r3, #1
 8008a06:	607a      	str	r2, [r7, #4]
 8008a08:	887a      	ldrh	r2, [r7, #2]
 8008a0a:	b2d2      	uxtb	r2, r2
 8008a0c:	701a      	strb	r2, [r3, #0]
}
 8008a0e:	bf00      	nop
 8008a10:	370c      	adds	r7, #12
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr

08008a1a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008a1a:	b480      	push	{r7}
 8008a1c:	b083      	sub	sp, #12
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
 8008a22:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	607a      	str	r2, [r7, #4]
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	b2d2      	uxtb	r2, r2
 8008a2e:	701a      	strb	r2, [r3, #0]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	0a1b      	lsrs	r3, r3, #8
 8008a34:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	1c5a      	adds	r2, r3, #1
 8008a3a:	607a      	str	r2, [r7, #4]
 8008a3c:	683a      	ldr	r2, [r7, #0]
 8008a3e:	b2d2      	uxtb	r2, r2
 8008a40:	701a      	strb	r2, [r3, #0]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	0a1b      	lsrs	r3, r3, #8
 8008a46:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	1c5a      	adds	r2, r3, #1
 8008a4c:	607a      	str	r2, [r7, #4]
 8008a4e:	683a      	ldr	r2, [r7, #0]
 8008a50:	b2d2      	uxtb	r2, r2
 8008a52:	701a      	strb	r2, [r3, #0]
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	0a1b      	lsrs	r3, r3, #8
 8008a58:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	1c5a      	adds	r2, r3, #1
 8008a5e:	607a      	str	r2, [r7, #4]
 8008a60:	683a      	ldr	r2, [r7, #0]
 8008a62:	b2d2      	uxtb	r2, r2
 8008a64:	701a      	strb	r2, [r3, #0]
}
 8008a66:	bf00      	nop
 8008a68:	370c      	adds	r7, #12
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr

08008a72 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008a72:	b480      	push	{r7}
 8008a74:	b087      	sub	sp, #28
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	60f8      	str	r0, [r7, #12]
 8008a7a:	60b9      	str	r1, [r7, #8]
 8008a7c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00d      	beq.n	8008aa8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008a8c:	693a      	ldr	r2, [r7, #16]
 8008a8e:	1c53      	adds	r3, r2, #1
 8008a90:	613b      	str	r3, [r7, #16]
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	1c59      	adds	r1, r3, #1
 8008a96:	6179      	str	r1, [r7, #20]
 8008a98:	7812      	ldrb	r2, [r2, #0]
 8008a9a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	3b01      	subs	r3, #1
 8008aa0:	607b      	str	r3, [r7, #4]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d1f1      	bne.n	8008a8c <mem_cpy+0x1a>
	}
}
 8008aa8:	bf00      	nop
 8008aaa:	371c      	adds	r7, #28
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008ab4:	b480      	push	{r7}
 8008ab6:	b087      	sub	sp, #28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	617a      	str	r2, [r7, #20]
 8008aca:	68ba      	ldr	r2, [r7, #8]
 8008acc:	b2d2      	uxtb	r2, r2
 8008ace:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	607b      	str	r3, [r7, #4]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1f3      	bne.n	8008ac4 <mem_set+0x10>
}
 8008adc:	bf00      	nop
 8008ade:	bf00      	nop
 8008ae0:	371c      	adds	r7, #28
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr

08008aea <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008aea:	b480      	push	{r7}
 8008aec:	b089      	sub	sp, #36	@ 0x24
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	60f8      	str	r0, [r7, #12]
 8008af2:	60b9      	str	r1, [r7, #8]
 8008af4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	61fb      	str	r3, [r7, #28]
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008afe:	2300      	movs	r3, #0
 8008b00:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	1c5a      	adds	r2, r3, #1
 8008b06:	61fa      	str	r2, [r7, #28]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	61ba      	str	r2, [r7, #24]
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	1acb      	subs	r3, r1, r3
 8008b16:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	607b      	str	r3, [r7, #4]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d002      	beq.n	8008b2a <mem_cmp+0x40>
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d0eb      	beq.n	8008b02 <mem_cmp+0x18>

	return r;
 8008b2a:	697b      	ldr	r3, [r7, #20]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3724      	adds	r7, #36	@ 0x24
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr

08008b38 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008b42:	e002      	b.n	8008b4a <chk_chr+0x12>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	3301      	adds	r3, #1
 8008b48:	607b      	str	r3, [r7, #4]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d005      	beq.n	8008b5e <chk_chr+0x26>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d1f2      	bne.n	8008b44 <chk_chr+0xc>
	return *str;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	781b      	ldrb	r3, [r3, #0]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	370c      	adds	r7, #12
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr
	...

08008b70 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b085      	sub	sp, #20
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	60bb      	str	r3, [r7, #8]
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	60fb      	str	r3, [r7, #12]
 8008b82:	e029      	b.n	8008bd8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008b84:	4a27      	ldr	r2, [pc, #156]	@ (8008c24 <chk_lock+0xb4>)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	011b      	lsls	r3, r3, #4
 8008b8a:	4413      	add	r3, r2
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d01d      	beq.n	8008bce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008b92:	4a24      	ldr	r2, [pc, #144]	@ (8008c24 <chk_lock+0xb4>)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	011b      	lsls	r3, r3, #4
 8008b98:	4413      	add	r3, r2
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d116      	bne.n	8008bd2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008ba4:	4a1f      	ldr	r2, [pc, #124]	@ (8008c24 <chk_lock+0xb4>)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	011b      	lsls	r3, r3, #4
 8008baa:	4413      	add	r3, r2
 8008bac:	3304      	adds	r3, #4
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d10c      	bne.n	8008bd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008bb8:	4a1a      	ldr	r2, [pc, #104]	@ (8008c24 <chk_lock+0xb4>)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	011b      	lsls	r3, r3, #4
 8008bbe:	4413      	add	r3, r2
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d102      	bne.n	8008bd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008bcc:	e007      	b.n	8008bde <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	60fb      	str	r3, [r7, #12]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d9d2      	bls.n	8008b84 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d109      	bne.n	8008bf8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d102      	bne.n	8008bf0 <chk_lock+0x80>
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d101      	bne.n	8008bf4 <chk_lock+0x84>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	e010      	b.n	8008c16 <chk_lock+0xa6>
 8008bf4:	2312      	movs	r3, #18
 8008bf6:	e00e      	b.n	8008c16 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d108      	bne.n	8008c10 <chk_lock+0xa0>
 8008bfe:	4a09      	ldr	r2, [pc, #36]	@ (8008c24 <chk_lock+0xb4>)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	4413      	add	r3, r2
 8008c06:	330c      	adds	r3, #12
 8008c08:	881b      	ldrh	r3, [r3, #0]
 8008c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c0e:	d101      	bne.n	8008c14 <chk_lock+0xa4>
 8008c10:	2310      	movs	r3, #16
 8008c12:	e000      	b.n	8008c16 <chk_lock+0xa6>
 8008c14:	2300      	movs	r3, #0
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3714      	adds	r7, #20
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	2000894c 	.word	0x2000894c

08008c28 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	607b      	str	r3, [r7, #4]
 8008c32:	e002      	b.n	8008c3a <enq_lock+0x12>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3301      	adds	r3, #1
 8008c38:	607b      	str	r3, [r7, #4]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d806      	bhi.n	8008c4e <enq_lock+0x26>
 8008c40:	4a09      	ldr	r2, [pc, #36]	@ (8008c68 <enq_lock+0x40>)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	011b      	lsls	r3, r3, #4
 8008c46:	4413      	add	r3, r2
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1f2      	bne.n	8008c34 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	bf14      	ite	ne
 8008c54:	2301      	movne	r3, #1
 8008c56:	2300      	moveq	r3, #0
 8008c58:	b2db      	uxtb	r3, r3
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	370c      	adds	r7, #12
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	2000894c 	.word	0x2000894c

08008c6c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008c76:	2300      	movs	r3, #0
 8008c78:	60fb      	str	r3, [r7, #12]
 8008c7a:	e01f      	b.n	8008cbc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008c7c:	4a41      	ldr	r2, [pc, #260]	@ (8008d84 <inc_lock+0x118>)
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	011b      	lsls	r3, r3, #4
 8008c82:	4413      	add	r3, r2
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d113      	bne.n	8008cb6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008c8e:	4a3d      	ldr	r2, [pc, #244]	@ (8008d84 <inc_lock+0x118>)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	011b      	lsls	r3, r3, #4
 8008c94:	4413      	add	r3, r2
 8008c96:	3304      	adds	r3, #4
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d109      	bne.n	8008cb6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008ca2:	4a38      	ldr	r2, [pc, #224]	@ (8008d84 <inc_lock+0x118>)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	011b      	lsls	r3, r3, #4
 8008ca8:	4413      	add	r3, r2
 8008caa:	3308      	adds	r3, #8
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d006      	beq.n	8008cc4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d9dc      	bls.n	8008c7c <inc_lock+0x10>
 8008cc2:	e000      	b.n	8008cc6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008cc4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d132      	bne.n	8008d32 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	60fb      	str	r3, [r7, #12]
 8008cd0:	e002      	b.n	8008cd8 <inc_lock+0x6c>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	60fb      	str	r3, [r7, #12]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2b01      	cmp	r3, #1
 8008cdc:	d806      	bhi.n	8008cec <inc_lock+0x80>
 8008cde:	4a29      	ldr	r2, [pc, #164]	@ (8008d84 <inc_lock+0x118>)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	011b      	lsls	r3, r3, #4
 8008ce4:	4413      	add	r3, r2
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1f2      	bne.n	8008cd2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d101      	bne.n	8008cf6 <inc_lock+0x8a>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	e040      	b.n	8008d78 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	4922      	ldr	r1, [pc, #136]	@ (8008d84 <inc_lock+0x118>)
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	011b      	lsls	r3, r3, #4
 8008d00:	440b      	add	r3, r1
 8008d02:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	689a      	ldr	r2, [r3, #8]
 8008d08:	491e      	ldr	r1, [pc, #120]	@ (8008d84 <inc_lock+0x118>)
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	011b      	lsls	r3, r3, #4
 8008d0e:	440b      	add	r3, r1
 8008d10:	3304      	adds	r3, #4
 8008d12:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	695a      	ldr	r2, [r3, #20]
 8008d18:	491a      	ldr	r1, [pc, #104]	@ (8008d84 <inc_lock+0x118>)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	440b      	add	r3, r1
 8008d20:	3308      	adds	r3, #8
 8008d22:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008d24:	4a17      	ldr	r2, [pc, #92]	@ (8008d84 <inc_lock+0x118>)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	011b      	lsls	r3, r3, #4
 8008d2a:	4413      	add	r3, r2
 8008d2c:	330c      	adds	r3, #12
 8008d2e:	2200      	movs	r2, #0
 8008d30:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d009      	beq.n	8008d4c <inc_lock+0xe0>
 8008d38:	4a12      	ldr	r2, [pc, #72]	@ (8008d84 <inc_lock+0x118>)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	011b      	lsls	r3, r3, #4
 8008d3e:	4413      	add	r3, r2
 8008d40:	330c      	adds	r3, #12
 8008d42:	881b      	ldrh	r3, [r3, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d001      	beq.n	8008d4c <inc_lock+0xe0>
 8008d48:	2300      	movs	r3, #0
 8008d4a:	e015      	b.n	8008d78 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d108      	bne.n	8008d64 <inc_lock+0xf8>
 8008d52:	4a0c      	ldr	r2, [pc, #48]	@ (8008d84 <inc_lock+0x118>)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	011b      	lsls	r3, r3, #4
 8008d58:	4413      	add	r3, r2
 8008d5a:	330c      	adds	r3, #12
 8008d5c:	881b      	ldrh	r3, [r3, #0]
 8008d5e:	3301      	adds	r3, #1
 8008d60:	b29a      	uxth	r2, r3
 8008d62:	e001      	b.n	8008d68 <inc_lock+0xfc>
 8008d64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d68:	4906      	ldr	r1, [pc, #24]	@ (8008d84 <inc_lock+0x118>)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	440b      	add	r3, r1
 8008d70:	330c      	adds	r3, #12
 8008d72:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	3301      	adds	r3, #1
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3714      	adds	r7, #20
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	2000894c 	.word	0x2000894c

08008d88 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	3b01      	subs	r3, #1
 8008d94:	607b      	str	r3, [r7, #4]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d825      	bhi.n	8008de8 <dec_lock+0x60>
		n = Files[i].ctr;
 8008d9c:	4a17      	ldr	r2, [pc, #92]	@ (8008dfc <dec_lock+0x74>)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	011b      	lsls	r3, r3, #4
 8008da2:	4413      	add	r3, r2
 8008da4:	330c      	adds	r3, #12
 8008da6:	881b      	ldrh	r3, [r3, #0]
 8008da8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008daa:	89fb      	ldrh	r3, [r7, #14]
 8008dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008db0:	d101      	bne.n	8008db6 <dec_lock+0x2e>
 8008db2:	2300      	movs	r3, #0
 8008db4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008db6:	89fb      	ldrh	r3, [r7, #14]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d002      	beq.n	8008dc2 <dec_lock+0x3a>
 8008dbc:	89fb      	ldrh	r3, [r7, #14]
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8008dfc <dec_lock+0x74>)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	011b      	lsls	r3, r3, #4
 8008dc8:	4413      	add	r3, r2
 8008dca:	330c      	adds	r3, #12
 8008dcc:	89fa      	ldrh	r2, [r7, #14]
 8008dce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008dd0:	89fb      	ldrh	r3, [r7, #14]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d105      	bne.n	8008de2 <dec_lock+0x5a>
 8008dd6:	4a09      	ldr	r2, [pc, #36]	@ (8008dfc <dec_lock+0x74>)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	011b      	lsls	r3, r3, #4
 8008ddc:	4413      	add	r3, r2
 8008dde:	2200      	movs	r2, #0
 8008de0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008de2:	2300      	movs	r3, #0
 8008de4:	737b      	strb	r3, [r7, #13]
 8008de6:	e001      	b.n	8008dec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008de8:	2302      	movs	r3, #2
 8008dea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008dec:	7b7b      	ldrb	r3, [r7, #13]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3714      	adds	r7, #20
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	2000894c 	.word	0x2000894c

08008e00 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b085      	sub	sp, #20
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008e08:	2300      	movs	r3, #0
 8008e0a:	60fb      	str	r3, [r7, #12]
 8008e0c:	e010      	b.n	8008e30 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008e0e:	4a0d      	ldr	r2, [pc, #52]	@ (8008e44 <clear_lock+0x44>)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	011b      	lsls	r3, r3, #4
 8008e14:	4413      	add	r3, r2
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d105      	bne.n	8008e2a <clear_lock+0x2a>
 8008e1e:	4a09      	ldr	r2, [pc, #36]	@ (8008e44 <clear_lock+0x44>)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	011b      	lsls	r3, r3, #4
 8008e24:	4413      	add	r3, r2
 8008e26:	2200      	movs	r2, #0
 8008e28:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	60fb      	str	r3, [r7, #12]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d9eb      	bls.n	8008e0e <clear_lock+0xe>
	}
}
 8008e36:	bf00      	nop
 8008e38:	bf00      	nop
 8008e3a:	3714      	adds	r7, #20
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr
 8008e44:	2000894c 	.word	0x2000894c

08008e48 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b086      	sub	sp, #24
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	78db      	ldrb	r3, [r3, #3]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d034      	beq.n	8008ec6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e60:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	7858      	ldrb	r0, [r3, #1]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	697a      	ldr	r2, [r7, #20]
 8008e70:	f7ff fd3e 	bl	80088f0 <disk_write>
 8008e74:	4603      	mov	r3, r0
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d002      	beq.n	8008e80 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	73fb      	strb	r3, [r7, #15]
 8008e7e:	e022      	b.n	8008ec6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e8a:	697a      	ldr	r2, [r7, #20]
 8008e8c:	1ad2      	subs	r2, r2, r3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a1b      	ldr	r3, [r3, #32]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d217      	bcs.n	8008ec6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	789b      	ldrb	r3, [r3, #2]
 8008e9a:	613b      	str	r3, [r7, #16]
 8008e9c:	e010      	b.n	8008ec0 <sync_window+0x78>
					wsect += fs->fsize;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	697a      	ldr	r2, [r7, #20]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	7858      	ldrb	r0, [r3, #1]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	f7ff fd1b 	bl	80088f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	3b01      	subs	r3, #1
 8008ebe:	613b      	str	r3, [r7, #16]
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d8eb      	bhi.n	8008e9e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3718      	adds	r7, #24
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008eda:	2300      	movs	r3, #0
 8008edc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d01b      	beq.n	8008f20 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f7ff ffad 	bl	8008e48 <sync_window>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008ef2:	7bfb      	ldrb	r3, [r7, #15]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d113      	bne.n	8008f20 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	7858      	ldrb	r0, [r3, #1]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008f02:	2301      	movs	r3, #1
 8008f04:	683a      	ldr	r2, [r7, #0]
 8008f06:	f7ff fcd3 	bl	80088b0 <disk_read>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d004      	beq.n	8008f1a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008f10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f14:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	683a      	ldr	r2, [r7, #0]
 8008f1e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
	...

08008f2c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f7ff ff87 	bl	8008e48 <sync_window>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008f3e:	7bfb      	ldrb	r3, [r7, #15]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d159      	bne.n	8008ff8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	2b03      	cmp	r3, #3
 8008f4a:	d149      	bne.n	8008fe0 <sync_fs+0xb4>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	791b      	ldrb	r3, [r3, #4]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d145      	bne.n	8008fe0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	899b      	ldrh	r3, [r3, #12]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	2100      	movs	r1, #0
 8008f62:	f7ff fda7 	bl	8008ab4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	3338      	adds	r3, #56	@ 0x38
 8008f6a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008f6e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7ff fd36 	bl	80089e4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	3338      	adds	r3, #56	@ 0x38
 8008f7c:	4921      	ldr	r1, [pc, #132]	@ (8009004 <sync_fs+0xd8>)
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7ff fd4b 	bl	8008a1a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	3338      	adds	r3, #56	@ 0x38
 8008f88:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008f8c:	491e      	ldr	r1, [pc, #120]	@ (8009008 <sync_fs+0xdc>)
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7ff fd43 	bl	8008a1a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3338      	adds	r3, #56	@ 0x38
 8008f98:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	699b      	ldr	r3, [r3, #24]
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4610      	mov	r0, r2
 8008fa4:	f7ff fd39 	bl	8008a1a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	3338      	adds	r3, #56	@ 0x38
 8008fac:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	4610      	mov	r0, r2
 8008fb8:	f7ff fd2f 	bl	8008a1a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc0:	1c5a      	adds	r2, r3, #1
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	7858      	ldrb	r0, [r3, #1]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	f7ff fc8b 	bl	80088f0 <disk_write>
			fs->fsi_flag = 0;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	785b      	ldrb	r3, [r3, #1]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7ff fca1 	bl	8008930 <disk_ioctl>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d001      	beq.n	8008ff8 <sync_fs+0xcc>
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	41615252 	.word	0x41615252
 8009008:	61417272 	.word	0x61417272

0800900c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	3b02      	subs	r3, #2
 800901a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	3b02      	subs	r3, #2
 8009022:	683a      	ldr	r2, [r7, #0]
 8009024:	429a      	cmp	r2, r3
 8009026:	d301      	bcc.n	800902c <clust2sect+0x20>
 8009028:	2300      	movs	r3, #0
 800902a:	e008      	b.n	800903e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	895b      	ldrh	r3, [r3, #10]
 8009030:	461a      	mov	r2, r3
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	fb03 f202 	mul.w	r2, r3, r2
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800903c:	4413      	add	r3, r2
}
 800903e:	4618      	mov	r0, r3
 8009040:	370c      	adds	r7, #12
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr

0800904a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b086      	sub	sp, #24
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
 8009052:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d904      	bls.n	800906a <get_fat+0x20>
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	69db      	ldr	r3, [r3, #28]
 8009064:	683a      	ldr	r2, [r7, #0]
 8009066:	429a      	cmp	r2, r3
 8009068:	d302      	bcc.n	8009070 <get_fat+0x26>
		val = 1;	/* Internal error */
 800906a:	2301      	movs	r3, #1
 800906c:	617b      	str	r3, [r7, #20]
 800906e:	e0ba      	b.n	80091e6 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009070:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009074:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	2b03      	cmp	r3, #3
 800907c:	f000 8082 	beq.w	8009184 <get_fat+0x13a>
 8009080:	2b03      	cmp	r3, #3
 8009082:	f300 80a6 	bgt.w	80091d2 <get_fat+0x188>
 8009086:	2b01      	cmp	r3, #1
 8009088:	d002      	beq.n	8009090 <get_fat+0x46>
 800908a:	2b02      	cmp	r3, #2
 800908c:	d055      	beq.n	800913a <get_fat+0xf0>
 800908e:	e0a0      	b.n	80091d2 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	60fb      	str	r3, [r7, #12]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	085b      	lsrs	r3, r3, #1
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	4413      	add	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	899b      	ldrh	r3, [r3, #12]
 80090a6:	4619      	mov	r1, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80090ae:	4413      	add	r3, r2
 80090b0:	4619      	mov	r1, r3
 80090b2:	6938      	ldr	r0, [r7, #16]
 80090b4:	f7ff ff0c 	bl	8008ed0 <move_window>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f040 808c 	bne.w	80091d8 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	1c5a      	adds	r2, r3, #1
 80090c4:	60fa      	str	r2, [r7, #12]
 80090c6:	693a      	ldr	r2, [r7, #16]
 80090c8:	8992      	ldrh	r2, [r2, #12]
 80090ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80090ce:	fb01 f202 	mul.w	r2, r1, r2
 80090d2:	1a9b      	subs	r3, r3, r2
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	4413      	add	r3, r2
 80090d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80090dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	899b      	ldrh	r3, [r3, #12]
 80090e6:	4619      	mov	r1, r3
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80090ee:	4413      	add	r3, r2
 80090f0:	4619      	mov	r1, r3
 80090f2:	6938      	ldr	r0, [r7, #16]
 80090f4:	f7ff feec 	bl	8008ed0 <move_window>
 80090f8:	4603      	mov	r3, r0
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d16e      	bne.n	80091dc <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	899b      	ldrh	r3, [r3, #12]
 8009102:	461a      	mov	r2, r3
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	fbb3 f1f2 	udiv	r1, r3, r2
 800910a:	fb01 f202 	mul.w	r2, r1, r2
 800910e:	1a9b      	subs	r3, r3, r2
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	4413      	add	r3, r2
 8009114:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009118:	021b      	lsls	r3, r3, #8
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	4313      	orrs	r3, r2
 800911e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	f003 0301 	and.w	r3, r3, #1
 8009126:	2b00      	cmp	r3, #0
 8009128:	d002      	beq.n	8009130 <get_fat+0xe6>
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	091b      	lsrs	r3, r3, #4
 800912e:	e002      	b.n	8009136 <get_fat+0xec>
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009136:	617b      	str	r3, [r7, #20]
			break;
 8009138:	e055      	b.n	80091e6 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	899b      	ldrh	r3, [r3, #12]
 8009142:	085b      	lsrs	r3, r3, #1
 8009144:	b29b      	uxth	r3, r3
 8009146:	4619      	mov	r1, r3
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	fbb3 f3f1 	udiv	r3, r3, r1
 800914e:	4413      	add	r3, r2
 8009150:	4619      	mov	r1, r3
 8009152:	6938      	ldr	r0, [r7, #16]
 8009154:	f7ff febc 	bl	8008ed0 <move_window>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	d140      	bne.n	80091e0 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	005b      	lsls	r3, r3, #1
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	8992      	ldrh	r2, [r2, #12]
 800916c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009170:	fb00 f202 	mul.w	r2, r0, r2
 8009174:	1a9b      	subs	r3, r3, r2
 8009176:	440b      	add	r3, r1
 8009178:	4618      	mov	r0, r3
 800917a:	f7ff fbf7 	bl	800896c <ld_word>
 800917e:	4603      	mov	r3, r0
 8009180:	617b      	str	r3, [r7, #20]
			break;
 8009182:	e030      	b.n	80091e6 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	899b      	ldrh	r3, [r3, #12]
 800918c:	089b      	lsrs	r3, r3, #2
 800918e:	b29b      	uxth	r3, r3
 8009190:	4619      	mov	r1, r3
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	fbb3 f3f1 	udiv	r3, r3, r1
 8009198:	4413      	add	r3, r2
 800919a:	4619      	mov	r1, r3
 800919c:	6938      	ldr	r0, [r7, #16]
 800919e:	f7ff fe97 	bl	8008ed0 <move_window>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d11d      	bne.n	80091e4 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	8992      	ldrh	r2, [r2, #12]
 80091b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80091ba:	fb00 f202 	mul.w	r2, r0, r2
 80091be:	1a9b      	subs	r3, r3, r2
 80091c0:	440b      	add	r3, r1
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff fbeb 	bl	800899e <ld_dword>
 80091c8:	4603      	mov	r3, r0
 80091ca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80091ce:	617b      	str	r3, [r7, #20]
			break;
 80091d0:	e009      	b.n	80091e6 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80091d2:	2301      	movs	r3, #1
 80091d4:	617b      	str	r3, [r7, #20]
 80091d6:	e006      	b.n	80091e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80091d8:	bf00      	nop
 80091da:	e004      	b.n	80091e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80091dc:	bf00      	nop
 80091de:	e002      	b.n	80091e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80091e0:	bf00      	nop
 80091e2:	e000      	b.n	80091e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80091e4:	bf00      	nop
		}
	}

	return val;
 80091e6:	697b      	ldr	r3, [r7, #20]
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3718      	adds	r7, #24
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80091f0:	b590      	push	{r4, r7, lr}
 80091f2:	b089      	sub	sp, #36	@ 0x24
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	60b9      	str	r1, [r7, #8]
 80091fa:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80091fc:	2302      	movs	r3, #2
 80091fe:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	2b01      	cmp	r3, #1
 8009204:	f240 8109 	bls.w	800941a <put_fat+0x22a>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	69db      	ldr	r3, [r3, #28]
 800920c:	68ba      	ldr	r2, [r7, #8]
 800920e:	429a      	cmp	r2, r3
 8009210:	f080 8103 	bcs.w	800941a <put_fat+0x22a>
		switch (fs->fs_type) {
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	2b03      	cmp	r3, #3
 800921a:	f000 80b6 	beq.w	800938a <put_fat+0x19a>
 800921e:	2b03      	cmp	r3, #3
 8009220:	f300 80fb 	bgt.w	800941a <put_fat+0x22a>
 8009224:	2b01      	cmp	r3, #1
 8009226:	d003      	beq.n	8009230 <put_fat+0x40>
 8009228:	2b02      	cmp	r3, #2
 800922a:	f000 8083 	beq.w	8009334 <put_fat+0x144>
 800922e:	e0f4      	b.n	800941a <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	61bb      	str	r3, [r7, #24]
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	085b      	lsrs	r3, r3, #1
 8009238:	69ba      	ldr	r2, [r7, #24]
 800923a:	4413      	add	r3, r2
 800923c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	899b      	ldrh	r3, [r3, #12]
 8009246:	4619      	mov	r1, r3
 8009248:	69bb      	ldr	r3, [r7, #24]
 800924a:	fbb3 f3f1 	udiv	r3, r3, r1
 800924e:	4413      	add	r3, r2
 8009250:	4619      	mov	r1, r3
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f7ff fe3c 	bl	8008ed0 <move_window>
 8009258:	4603      	mov	r3, r0
 800925a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800925c:	7ffb      	ldrb	r3, [r7, #31]
 800925e:	2b00      	cmp	r3, #0
 8009260:	f040 80d4 	bne.w	800940c <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	1c5a      	adds	r2, r3, #1
 800926e:	61ba      	str	r2, [r7, #24]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	8992      	ldrh	r2, [r2, #12]
 8009274:	fbb3 f0f2 	udiv	r0, r3, r2
 8009278:	fb00 f202 	mul.w	r2, r0, r2
 800927c:	1a9b      	subs	r3, r3, r2
 800927e:	440b      	add	r3, r1
 8009280:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	f003 0301 	and.w	r3, r3, #1
 8009288:	2b00      	cmp	r3, #0
 800928a:	d00d      	beq.n	80092a8 <put_fat+0xb8>
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	b25b      	sxtb	r3, r3
 8009292:	f003 030f 	and.w	r3, r3, #15
 8009296:	b25a      	sxtb	r2, r3
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	b25b      	sxtb	r3, r3
 800929c:	011b      	lsls	r3, r3, #4
 800929e:	b25b      	sxtb	r3, r3
 80092a0:	4313      	orrs	r3, r2
 80092a2:	b25b      	sxtb	r3, r3
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	e001      	b.n	80092ac <put_fat+0xbc>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	697a      	ldr	r2, [r7, #20]
 80092ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2201      	movs	r2, #1
 80092b4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	899b      	ldrh	r3, [r3, #12]
 80092be:	4619      	mov	r1, r3
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80092c6:	4413      	add	r3, r2
 80092c8:	4619      	mov	r1, r3
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f7ff fe00 	bl	8008ed0 <move_window>
 80092d0:	4603      	mov	r3, r0
 80092d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80092d4:	7ffb      	ldrb	r3, [r7, #31]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	f040 809a 	bne.w	8009410 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	899b      	ldrh	r3, [r3, #12]
 80092e6:	461a      	mov	r2, r3
 80092e8:	69bb      	ldr	r3, [r7, #24]
 80092ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80092ee:	fb00 f202 	mul.w	r2, r0, r2
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	440b      	add	r3, r1
 80092f6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	f003 0301 	and.w	r3, r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d003      	beq.n	800930a <put_fat+0x11a>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	091b      	lsrs	r3, r3, #4
 8009306:	b2db      	uxtb	r3, r3
 8009308:	e00e      	b.n	8009328 <put_fat+0x138>
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	b25b      	sxtb	r3, r3
 8009310:	f023 030f 	bic.w	r3, r3, #15
 8009314:	b25a      	sxtb	r2, r3
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	0a1b      	lsrs	r3, r3, #8
 800931a:	b25b      	sxtb	r3, r3
 800931c:	f003 030f 	and.w	r3, r3, #15
 8009320:	b25b      	sxtb	r3, r3
 8009322:	4313      	orrs	r3, r2
 8009324:	b25b      	sxtb	r3, r3
 8009326:	b2db      	uxtb	r3, r3
 8009328:	697a      	ldr	r2, [r7, #20]
 800932a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2201      	movs	r2, #1
 8009330:	70da      	strb	r2, [r3, #3]
			break;
 8009332:	e072      	b.n	800941a <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	899b      	ldrh	r3, [r3, #12]
 800933c:	085b      	lsrs	r3, r3, #1
 800933e:	b29b      	uxth	r3, r3
 8009340:	4619      	mov	r1, r3
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	fbb3 f3f1 	udiv	r3, r3, r1
 8009348:	4413      	add	r3, r2
 800934a:	4619      	mov	r1, r3
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f7ff fdbf 	bl	8008ed0 <move_window>
 8009352:	4603      	mov	r3, r0
 8009354:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009356:	7ffb      	ldrb	r3, [r7, #31]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d15b      	bne.n	8009414 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	68fa      	ldr	r2, [r7, #12]
 8009368:	8992      	ldrh	r2, [r2, #12]
 800936a:	fbb3 f0f2 	udiv	r0, r3, r2
 800936e:	fb00 f202 	mul.w	r2, r0, r2
 8009372:	1a9b      	subs	r3, r3, r2
 8009374:	440b      	add	r3, r1
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	b292      	uxth	r2, r2
 800937a:	4611      	mov	r1, r2
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff fb31 	bl	80089e4 <st_word>
			fs->wflag = 1;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2201      	movs	r2, #1
 8009386:	70da      	strb	r2, [r3, #3]
			break;
 8009388:	e047      	b.n	800941a <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	899b      	ldrh	r3, [r3, #12]
 8009392:	089b      	lsrs	r3, r3, #2
 8009394:	b29b      	uxth	r3, r3
 8009396:	4619      	mov	r1, r3
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	fbb3 f3f1 	udiv	r3, r3, r1
 800939e:	4413      	add	r3, r2
 80093a0:	4619      	mov	r1, r3
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f7ff fd94 	bl	8008ed0 <move_window>
 80093a8:	4603      	mov	r3, r0
 80093aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80093ac:	7ffb      	ldrb	r3, [r7, #31]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d132      	bne.n	8009418 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	8992      	ldrh	r2, [r2, #12]
 80093c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80093ca:	fb00 f202 	mul.w	r2, r0, r2
 80093ce:	1a9b      	subs	r3, r3, r2
 80093d0:	440b      	add	r3, r1
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7ff fae3 	bl	800899e <ld_dword>
 80093d8:	4603      	mov	r3, r0
 80093da:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80093de:	4323      	orrs	r3, r4
 80093e0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	8992      	ldrh	r2, [r2, #12]
 80093f0:	fbb3 f0f2 	udiv	r0, r3, r2
 80093f4:	fb00 f202 	mul.w	r2, r0, r2
 80093f8:	1a9b      	subs	r3, r3, r2
 80093fa:	440b      	add	r3, r1
 80093fc:	6879      	ldr	r1, [r7, #4]
 80093fe:	4618      	mov	r0, r3
 8009400:	f7ff fb0b 	bl	8008a1a <st_dword>
			fs->wflag = 1;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2201      	movs	r2, #1
 8009408:	70da      	strb	r2, [r3, #3]
			break;
 800940a:	e006      	b.n	800941a <put_fat+0x22a>
			if (res != FR_OK) break;
 800940c:	bf00      	nop
 800940e:	e004      	b.n	800941a <put_fat+0x22a>
			if (res != FR_OK) break;
 8009410:	bf00      	nop
 8009412:	e002      	b.n	800941a <put_fat+0x22a>
			if (res != FR_OK) break;
 8009414:	bf00      	nop
 8009416:	e000      	b.n	800941a <put_fat+0x22a>
			if (res != FR_OK) break;
 8009418:	bf00      	nop
		}
	}
	return res;
 800941a:	7ffb      	ldrb	r3, [r7, #31]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3724      	adds	r7, #36	@ 0x24
 8009420:	46bd      	mov	sp, r7
 8009422:	bd90      	pop	{r4, r7, pc}

08009424 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b088      	sub	sp, #32
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009430:	2300      	movs	r3, #0
 8009432:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2b01      	cmp	r3, #1
 800943e:	d904      	bls.n	800944a <remove_chain+0x26>
 8009440:	69bb      	ldr	r3, [r7, #24]
 8009442:	69db      	ldr	r3, [r3, #28]
 8009444:	68ba      	ldr	r2, [r7, #8]
 8009446:	429a      	cmp	r2, r3
 8009448:	d301      	bcc.n	800944e <remove_chain+0x2a>
 800944a:	2302      	movs	r3, #2
 800944c:	e04b      	b.n	80094e6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d00c      	beq.n	800946e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009454:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009458:	6879      	ldr	r1, [r7, #4]
 800945a:	69b8      	ldr	r0, [r7, #24]
 800945c:	f7ff fec8 	bl	80091f0 <put_fat>
 8009460:	4603      	mov	r3, r0
 8009462:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009464:	7ffb      	ldrb	r3, [r7, #31]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <remove_chain+0x4a>
 800946a:	7ffb      	ldrb	r3, [r7, #31]
 800946c:	e03b      	b.n	80094e6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800946e:	68b9      	ldr	r1, [r7, #8]
 8009470:	68f8      	ldr	r0, [r7, #12]
 8009472:	f7ff fdea 	bl	800904a <get_fat>
 8009476:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d031      	beq.n	80094e2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	2b01      	cmp	r3, #1
 8009482:	d101      	bne.n	8009488 <remove_chain+0x64>
 8009484:	2302      	movs	r3, #2
 8009486:	e02e      	b.n	80094e6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800948e:	d101      	bne.n	8009494 <remove_chain+0x70>
 8009490:	2301      	movs	r3, #1
 8009492:	e028      	b.n	80094e6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009494:	2200      	movs	r2, #0
 8009496:	68b9      	ldr	r1, [r7, #8]
 8009498:	69b8      	ldr	r0, [r7, #24]
 800949a:	f7ff fea9 	bl	80091f0 <put_fat>
 800949e:	4603      	mov	r3, r0
 80094a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80094a2:	7ffb      	ldrb	r3, [r7, #31]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d001      	beq.n	80094ac <remove_chain+0x88>
 80094a8:	7ffb      	ldrb	r3, [r7, #31]
 80094aa:	e01c      	b.n	80094e6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	699a      	ldr	r2, [r3, #24]
 80094b0:	69bb      	ldr	r3, [r7, #24]
 80094b2:	69db      	ldr	r3, [r3, #28]
 80094b4:	3b02      	subs	r3, #2
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d20b      	bcs.n	80094d2 <remove_chain+0xae>
			fs->free_clst++;
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	699b      	ldr	r3, [r3, #24]
 80094be:	1c5a      	adds	r2, r3, #1
 80094c0:	69bb      	ldr	r3, [r7, #24]
 80094c2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80094c4:	69bb      	ldr	r3, [r7, #24]
 80094c6:	791b      	ldrb	r3, [r3, #4]
 80094c8:	f043 0301 	orr.w	r3, r3, #1
 80094cc:	b2da      	uxtb	r2, r3
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80094d6:	69bb      	ldr	r3, [r7, #24]
 80094d8:	69db      	ldr	r3, [r3, #28]
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d3c6      	bcc.n	800946e <remove_chain+0x4a>
 80094e0:	e000      	b.n	80094e4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80094e2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3720      	adds	r7, #32
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}

080094ee <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80094ee:	b580      	push	{r7, lr}
 80094f0:	b088      	sub	sp, #32
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
 80094f6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10d      	bne.n	8009520 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	695b      	ldr	r3, [r3, #20]
 8009508:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800950a:	69bb      	ldr	r3, [r7, #24]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d004      	beq.n	800951a <create_chain+0x2c>
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	69db      	ldr	r3, [r3, #28]
 8009514:	69ba      	ldr	r2, [r7, #24]
 8009516:	429a      	cmp	r2, r3
 8009518:	d31b      	bcc.n	8009552 <create_chain+0x64>
 800951a:	2301      	movs	r3, #1
 800951c:	61bb      	str	r3, [r7, #24]
 800951e:	e018      	b.n	8009552 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009520:	6839      	ldr	r1, [r7, #0]
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f7ff fd91 	bl	800904a <get_fat>
 8009528:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d801      	bhi.n	8009534 <create_chain+0x46>
 8009530:	2301      	movs	r3, #1
 8009532:	e070      	b.n	8009616 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800953a:	d101      	bne.n	8009540 <create_chain+0x52>
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	e06a      	b.n	8009616 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	69db      	ldr	r3, [r3, #28]
 8009544:	68fa      	ldr	r2, [r7, #12]
 8009546:	429a      	cmp	r2, r3
 8009548:	d201      	bcs.n	800954e <create_chain+0x60>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	e063      	b.n	8009616 <create_chain+0x128>
		scl = clst;
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009556:	69fb      	ldr	r3, [r7, #28]
 8009558:	3301      	adds	r3, #1
 800955a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	69db      	ldr	r3, [r3, #28]
 8009560:	69fa      	ldr	r2, [r7, #28]
 8009562:	429a      	cmp	r2, r3
 8009564:	d307      	bcc.n	8009576 <create_chain+0x88>
				ncl = 2;
 8009566:	2302      	movs	r3, #2
 8009568:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800956a:	69fa      	ldr	r2, [r7, #28]
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	429a      	cmp	r2, r3
 8009570:	d901      	bls.n	8009576 <create_chain+0x88>
 8009572:	2300      	movs	r3, #0
 8009574:	e04f      	b.n	8009616 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009576:	69f9      	ldr	r1, [r7, #28]
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f7ff fd66 	bl	800904a <get_fat>
 800957e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00e      	beq.n	80095a4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2b01      	cmp	r3, #1
 800958a:	d003      	beq.n	8009594 <create_chain+0xa6>
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009592:	d101      	bne.n	8009598 <create_chain+0xaa>
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	e03e      	b.n	8009616 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009598:	69fa      	ldr	r2, [r7, #28]
 800959a:	69bb      	ldr	r3, [r7, #24]
 800959c:	429a      	cmp	r2, r3
 800959e:	d1da      	bne.n	8009556 <create_chain+0x68>
 80095a0:	2300      	movs	r3, #0
 80095a2:	e038      	b.n	8009616 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80095a4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80095a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80095aa:	69f9      	ldr	r1, [r7, #28]
 80095ac:	6938      	ldr	r0, [r7, #16]
 80095ae:	f7ff fe1f 	bl	80091f0 <put_fat>
 80095b2:	4603      	mov	r3, r0
 80095b4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80095b6:	7dfb      	ldrb	r3, [r7, #23]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d109      	bne.n	80095d0 <create_chain+0xe2>
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d006      	beq.n	80095d0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80095c2:	69fa      	ldr	r2, [r7, #28]
 80095c4:	6839      	ldr	r1, [r7, #0]
 80095c6:	6938      	ldr	r0, [r7, #16]
 80095c8:	f7ff fe12 	bl	80091f0 <put_fat>
 80095cc:	4603      	mov	r3, r0
 80095ce:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80095d0:	7dfb      	ldrb	r3, [r7, #23]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d116      	bne.n	8009604 <create_chain+0x116>
		fs->last_clst = ncl;
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	69fa      	ldr	r2, [r7, #28]
 80095da:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	699a      	ldr	r2, [r3, #24]
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	69db      	ldr	r3, [r3, #28]
 80095e4:	3b02      	subs	r3, #2
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d804      	bhi.n	80095f4 <create_chain+0x106>
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	699b      	ldr	r3, [r3, #24]
 80095ee:	1e5a      	subs	r2, r3, #1
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	791b      	ldrb	r3, [r3, #4]
 80095f8:	f043 0301 	orr.w	r3, r3, #1
 80095fc:	b2da      	uxtb	r2, r3
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	711a      	strb	r2, [r3, #4]
 8009602:	e007      	b.n	8009614 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009604:	7dfb      	ldrb	r3, [r7, #23]
 8009606:	2b01      	cmp	r3, #1
 8009608:	d102      	bne.n	8009610 <create_chain+0x122>
 800960a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800960e:	e000      	b.n	8009612 <create_chain+0x124>
 8009610:	2301      	movs	r3, #1
 8009612:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009614:	69fb      	ldr	r3, [r7, #28]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3720      	adds	r7, #32
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800961e:	b580      	push	{r7, lr}
 8009620:	b086      	sub	sp, #24
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
 8009626:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009634:	d204      	bcs.n	8009640 <dir_sdi+0x22>
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	f003 031f 	and.w	r3, r3, #31
 800963c:	2b00      	cmp	r3, #0
 800963e:	d001      	beq.n	8009644 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009640:	2302      	movs	r3, #2
 8009642:	e071      	b.n	8009728 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	683a      	ldr	r2, [r7, #0]
 8009648:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d106      	bne.n	8009664 <dir_sdi+0x46>
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	2b02      	cmp	r3, #2
 800965c:	d902      	bls.n	8009664 <dir_sdi+0x46>
		clst = fs->dirbase;
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009662:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10c      	bne.n	8009684 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	095b      	lsrs	r3, r3, #5
 800966e:	693a      	ldr	r2, [r7, #16]
 8009670:	8912      	ldrh	r2, [r2, #8]
 8009672:	4293      	cmp	r3, r2
 8009674:	d301      	bcc.n	800967a <dir_sdi+0x5c>
 8009676:	2302      	movs	r3, #2
 8009678:	e056      	b.n	8009728 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	61da      	str	r2, [r3, #28]
 8009682:	e02d      	b.n	80096e0 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	895b      	ldrh	r3, [r3, #10]
 8009688:	461a      	mov	r2, r3
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	899b      	ldrh	r3, [r3, #12]
 800968e:	fb02 f303 	mul.w	r3, r2, r3
 8009692:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009694:	e019      	b.n	80096ca <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6979      	ldr	r1, [r7, #20]
 800969a:	4618      	mov	r0, r3
 800969c:	f7ff fcd5 	bl	800904a <get_fat>
 80096a0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096a8:	d101      	bne.n	80096ae <dir_sdi+0x90>
 80096aa:	2301      	movs	r3, #1
 80096ac:	e03c      	b.n	8009728 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d904      	bls.n	80096be <dir_sdi+0xa0>
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	69db      	ldr	r3, [r3, #28]
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d301      	bcc.n	80096c2 <dir_sdi+0xa4>
 80096be:	2302      	movs	r3, #2
 80096c0:	e032      	b.n	8009728 <dir_sdi+0x10a>
			ofs -= csz;
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80096ca:	683a      	ldr	r2, [r7, #0]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d2e1      	bcs.n	8009696 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80096d2:	6979      	ldr	r1, [r7, #20]
 80096d4:	6938      	ldr	r0, [r7, #16]
 80096d6:	f7ff fc99 	bl	800900c <clust2sect>
 80096da:	4602      	mov	r2, r0
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	69db      	ldr	r3, [r3, #28]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <dir_sdi+0xd4>
 80096ee:	2302      	movs	r3, #2
 80096f0:	e01a      	b.n	8009728 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	69da      	ldr	r2, [r3, #28]
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	899b      	ldrh	r3, [r3, #12]
 80096fa:	4619      	mov	r1, r3
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8009702:	441a      	add	r2, r3
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	899b      	ldrh	r3, [r3, #12]
 8009712:	461a      	mov	r2, r3
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	fbb3 f0f2 	udiv	r0, r3, r2
 800971a:	fb00 f202 	mul.w	r2, r0, r2
 800971e:	1a9b      	subs	r3, r3, r2
 8009720:	18ca      	adds	r2, r1, r3
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	3718      	adds	r7, #24
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b086      	sub	sp, #24
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	695b      	ldr	r3, [r3, #20]
 8009744:	3320      	adds	r3, #32
 8009746:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	69db      	ldr	r3, [r3, #28]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d003      	beq.n	8009758 <dir_next+0x28>
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009756:	d301      	bcc.n	800975c <dir_next+0x2c>
 8009758:	2304      	movs	r3, #4
 800975a:	e0bb      	b.n	80098d4 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	899b      	ldrh	r3, [r3, #12]
 8009760:	461a      	mov	r2, r3
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	fbb3 f1f2 	udiv	r1, r3, r2
 8009768:	fb01 f202 	mul.w	r2, r1, r2
 800976c:	1a9b      	subs	r3, r3, r2
 800976e:	2b00      	cmp	r3, #0
 8009770:	f040 809d 	bne.w	80098ae <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	69db      	ldr	r3, [r3, #28]
 8009778:	1c5a      	adds	r2, r3, #1
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	699b      	ldr	r3, [r3, #24]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10b      	bne.n	800979e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	095b      	lsrs	r3, r3, #5
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	8912      	ldrh	r2, [r2, #8]
 800978e:	4293      	cmp	r3, r2
 8009790:	f0c0 808d 	bcc.w	80098ae <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	61da      	str	r2, [r3, #28]
 800979a:	2304      	movs	r3, #4
 800979c:	e09a      	b.n	80098d4 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	899b      	ldrh	r3, [r3, #12]
 80097a2:	461a      	mov	r2, r3
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	8952      	ldrh	r2, [r2, #10]
 80097ae:	3a01      	subs	r2, #1
 80097b0:	4013      	ands	r3, r2
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d17b      	bne.n	80098ae <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	699b      	ldr	r3, [r3, #24]
 80097bc:	4619      	mov	r1, r3
 80097be:	4610      	mov	r0, r2
 80097c0:	f7ff fc43 	bl	800904a <get_fat>
 80097c4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d801      	bhi.n	80097d0 <dir_next+0xa0>
 80097cc:	2302      	movs	r3, #2
 80097ce:	e081      	b.n	80098d4 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097d6:	d101      	bne.n	80097dc <dir_next+0xac>
 80097d8:	2301      	movs	r3, #1
 80097da:	e07b      	b.n	80098d4 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	69db      	ldr	r3, [r3, #28]
 80097e0:	697a      	ldr	r2, [r7, #20]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d359      	bcc.n	800989a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d104      	bne.n	80097f6 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	61da      	str	r2, [r3, #28]
 80097f2:	2304      	movs	r3, #4
 80097f4:	e06e      	b.n	80098d4 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	4619      	mov	r1, r3
 80097fe:	4610      	mov	r0, r2
 8009800:	f7ff fe75 	bl	80094ee <create_chain>
 8009804:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d101      	bne.n	8009810 <dir_next+0xe0>
 800980c:	2307      	movs	r3, #7
 800980e:	e061      	b.n	80098d4 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	2b01      	cmp	r3, #1
 8009814:	d101      	bne.n	800981a <dir_next+0xea>
 8009816:	2302      	movs	r3, #2
 8009818:	e05c      	b.n	80098d4 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009820:	d101      	bne.n	8009826 <dir_next+0xf6>
 8009822:	2301      	movs	r3, #1
 8009824:	e056      	b.n	80098d4 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009826:	68f8      	ldr	r0, [r7, #12]
 8009828:	f7ff fb0e 	bl	8008e48 <sync_window>
 800982c:	4603      	mov	r3, r0
 800982e:	2b00      	cmp	r3, #0
 8009830:	d001      	beq.n	8009836 <dir_next+0x106>
 8009832:	2301      	movs	r3, #1
 8009834:	e04e      	b.n	80098d4 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	899b      	ldrh	r3, [r3, #12]
 8009840:	461a      	mov	r2, r3
 8009842:	2100      	movs	r1, #0
 8009844:	f7ff f936 	bl	8008ab4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009848:	2300      	movs	r3, #0
 800984a:	613b      	str	r3, [r7, #16]
 800984c:	6979      	ldr	r1, [r7, #20]
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f7ff fbdc 	bl	800900c <clust2sect>
 8009854:	4602      	mov	r2, r0
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	635a      	str	r2, [r3, #52]	@ 0x34
 800985a:	e012      	b.n	8009882 <dir_next+0x152>
						fs->wflag = 1;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2201      	movs	r2, #1
 8009860:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009862:	68f8      	ldr	r0, [r7, #12]
 8009864:	f7ff faf0 	bl	8008e48 <sync_window>
 8009868:	4603      	mov	r3, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	d001      	beq.n	8009872 <dir_next+0x142>
 800986e:	2301      	movs	r3, #1
 8009870:	e030      	b.n	80098d4 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	3301      	adds	r3, #1
 8009876:	613b      	str	r3, [r7, #16]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800987c:	1c5a      	adds	r2, r3, #1
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	635a      	str	r2, [r3, #52]	@ 0x34
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	895b      	ldrh	r3, [r3, #10]
 8009886:	461a      	mov	r2, r3
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	4293      	cmp	r3, r2
 800988c:	d3e6      	bcc.n	800985c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	1ad2      	subs	r2, r2, r3
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	697a      	ldr	r2, [r7, #20]
 800989e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80098a0:	6979      	ldr	r1, [r7, #20]
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f7ff fbb2 	bl	800900c <clust2sect>
 80098a8:	4602      	mov	r2, r0
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	899b      	ldrh	r3, [r3, #12]
 80098be:	461a      	mov	r2, r3
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80098c6:	fb00 f202 	mul.w	r2, r0, r2
 80098ca:	1a9b      	subs	r3, r3, r2
 80098cc:	18ca      	adds	r2, r1, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3718      	adds	r7, #24
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80098ec:	2100      	movs	r1, #0
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f7ff fe95 	bl	800961e <dir_sdi>
 80098f4:	4603      	mov	r3, r0
 80098f6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80098f8:	7dfb      	ldrb	r3, [r7, #23]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d12b      	bne.n	8009956 <dir_alloc+0x7a>
		n = 0;
 80098fe:	2300      	movs	r3, #0
 8009900:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	69db      	ldr	r3, [r3, #28]
 8009906:	4619      	mov	r1, r3
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f7ff fae1 	bl	8008ed0 <move_window>
 800990e:	4603      	mov	r3, r0
 8009910:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009912:	7dfb      	ldrb	r3, [r7, #23]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d11d      	bne.n	8009954 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a1b      	ldr	r3, [r3, #32]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	2be5      	cmp	r3, #229	@ 0xe5
 8009920:	d004      	beq.n	800992c <dir_alloc+0x50>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a1b      	ldr	r3, [r3, #32]
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d107      	bne.n	800993c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	3301      	adds	r3, #1
 8009930:	613b      	str	r3, [r7, #16]
 8009932:	693a      	ldr	r2, [r7, #16]
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	429a      	cmp	r2, r3
 8009938:	d102      	bne.n	8009940 <dir_alloc+0x64>
 800993a:	e00c      	b.n	8009956 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800993c:	2300      	movs	r3, #0
 800993e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009940:	2101      	movs	r1, #1
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f7ff fef4 	bl	8009730 <dir_next>
 8009948:	4603      	mov	r3, r0
 800994a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800994c:	7dfb      	ldrb	r3, [r7, #23]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d0d7      	beq.n	8009902 <dir_alloc+0x26>
 8009952:	e000      	b.n	8009956 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009954:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009956:	7dfb      	ldrb	r3, [r7, #23]
 8009958:	2b04      	cmp	r3, #4
 800995a:	d101      	bne.n	8009960 <dir_alloc+0x84>
 800995c:	2307      	movs	r3, #7
 800995e:	75fb      	strb	r3, [r7, #23]
	return res;
 8009960:	7dfb      	ldrb	r3, [r7, #23]
}
 8009962:	4618      	mov	r0, r3
 8009964:	3718      	adds	r7, #24
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}

0800996a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b084      	sub	sp, #16
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
 8009972:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	331a      	adds	r3, #26
 8009978:	4618      	mov	r0, r3
 800997a:	f7fe fff7 	bl	800896c <ld_word>
 800997e:	4603      	mov	r3, r0
 8009980:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	2b03      	cmp	r3, #3
 8009988:	d109      	bne.n	800999e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	3314      	adds	r3, #20
 800998e:	4618      	mov	r0, r3
 8009990:	f7fe ffec 	bl	800896c <ld_word>
 8009994:	4603      	mov	r3, r0
 8009996:	041b      	lsls	r3, r3, #16
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	4313      	orrs	r3, r2
 800999c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800999e:	68fb      	ldr	r3, [r7, #12]
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3710      	adds	r7, #16
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	331a      	adds	r3, #26
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	b292      	uxth	r2, r2
 80099bc:	4611      	mov	r1, r2
 80099be:	4618      	mov	r0, r3
 80099c0:	f7ff f810 	bl	80089e4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b03      	cmp	r3, #3
 80099ca:	d109      	bne.n	80099e0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	f103 0214 	add.w	r2, r3, #20
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	0c1b      	lsrs	r3, r3, #16
 80099d6:	b29b      	uxth	r3, r3
 80099d8:	4619      	mov	r1, r3
 80099da:	4610      	mov	r0, r2
 80099dc:	f7ff f802 	bl	80089e4 <st_word>
	}
}
 80099e0:	bf00      	nop
 80099e2:	3710      	adds	r7, #16
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}

080099e8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80099e8:	b590      	push	{r4, r7, lr}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	331a      	adds	r3, #26
 80099f6:	4618      	mov	r0, r3
 80099f8:	f7fe ffb8 	bl	800896c <ld_word>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d001      	beq.n	8009a06 <cmp_lfn+0x1e>
 8009a02:	2300      	movs	r3, #0
 8009a04:	e059      	b.n	8009aba <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a0e:	1e5a      	subs	r2, r3, #1
 8009a10:	4613      	mov	r3, r2
 8009a12:	005b      	lsls	r3, r3, #1
 8009a14:	4413      	add	r3, r2
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	4413      	add	r3, r2
 8009a1a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	81fb      	strh	r3, [r7, #14]
 8009a20:	2300      	movs	r3, #0
 8009a22:	613b      	str	r3, [r7, #16]
 8009a24:	e033      	b.n	8009a8e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009a26:	4a27      	ldr	r2, [pc, #156]	@ (8009ac4 <cmp_lfn+0xdc>)
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	4413      	add	r3, r2
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	4413      	add	r3, r2
 8009a34:	4618      	mov	r0, r3
 8009a36:	f7fe ff99 	bl	800896c <ld_word>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009a3e:	89fb      	ldrh	r3, [r7, #14]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d01a      	beq.n	8009a7a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	2bfe      	cmp	r3, #254	@ 0xfe
 8009a48:	d812      	bhi.n	8009a70 <cmp_lfn+0x88>
 8009a4a:	89bb      	ldrh	r3, [r7, #12]
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f001 fbe7 	bl	800b220 <ff_wtoupper>
 8009a52:	4603      	mov	r3, r0
 8009a54:	461c      	mov	r4, r3
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	1c5a      	adds	r2, r3, #1
 8009a5a:	617a      	str	r2, [r7, #20]
 8009a5c:	005b      	lsls	r3, r3, #1
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	4413      	add	r3, r2
 8009a62:	881b      	ldrh	r3, [r3, #0]
 8009a64:	4618      	mov	r0, r3
 8009a66:	f001 fbdb 	bl	800b220 <ff_wtoupper>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	429c      	cmp	r4, r3
 8009a6e:	d001      	beq.n	8009a74 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009a70:	2300      	movs	r3, #0
 8009a72:	e022      	b.n	8009aba <cmp_lfn+0xd2>
			}
			wc = uc;
 8009a74:	89bb      	ldrh	r3, [r7, #12]
 8009a76:	81fb      	strh	r3, [r7, #14]
 8009a78:	e006      	b.n	8009a88 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009a7a:	89bb      	ldrh	r3, [r7, #12]
 8009a7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d001      	beq.n	8009a88 <cmp_lfn+0xa0>
 8009a84:	2300      	movs	r3, #0
 8009a86:	e018      	b.n	8009aba <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	613b      	str	r3, [r7, #16]
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	2b0c      	cmp	r3, #12
 8009a92:	d9c8      	bls.n	8009a26 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d00b      	beq.n	8009ab8 <cmp_lfn+0xd0>
 8009aa0:	89fb      	ldrh	r3, [r7, #14]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d008      	beq.n	8009ab8 <cmp_lfn+0xd0>
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	005b      	lsls	r3, r3, #1
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	4413      	add	r3, r2
 8009aae:	881b      	ldrh	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d001      	beq.n	8009ab8 <cmp_lfn+0xd0>
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	e000      	b.n	8009aba <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009ab8:	2301      	movs	r3, #1
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	371c      	adds	r7, #28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd90      	pop	{r4, r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	0800c6e4 	.word	0x0800c6e4

08009ac8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b088      	sub	sp, #32
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	4611      	mov	r1, r2
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	71fb      	strb	r3, [r7, #7]
 8009ada:	4613      	mov	r3, r2
 8009adc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	330d      	adds	r3, #13
 8009ae2:	79ba      	ldrb	r2, [r7, #6]
 8009ae4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	330b      	adds	r3, #11
 8009aea:	220f      	movs	r2, #15
 8009aec:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	330c      	adds	r3, #12
 8009af2:	2200      	movs	r2, #0
 8009af4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	331a      	adds	r3, #26
 8009afa:	2100      	movs	r1, #0
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fe ff71 	bl	80089e4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009b02:	79fb      	ldrb	r3, [r7, #7]
 8009b04:	1e5a      	subs	r2, r3, #1
 8009b06:	4613      	mov	r3, r2
 8009b08:	005b      	lsls	r3, r3, #1
 8009b0a:	4413      	add	r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	82fb      	strh	r3, [r7, #22]
 8009b16:	2300      	movs	r3, #0
 8009b18:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009b1a:	8afb      	ldrh	r3, [r7, #22]
 8009b1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d007      	beq.n	8009b34 <put_lfn+0x6c>
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	1c5a      	adds	r2, r3, #1
 8009b28:	61fa      	str	r2, [r7, #28]
 8009b2a:	005b      	lsls	r3, r3, #1
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	4413      	add	r3, r2
 8009b30:	881b      	ldrh	r3, [r3, #0]
 8009b32:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009b34:	4a17      	ldr	r2, [pc, #92]	@ (8009b94 <put_lfn+0xcc>)
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	4413      	add	r3, r2
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	461a      	mov	r2, r3
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	4413      	add	r3, r2
 8009b42:	8afa      	ldrh	r2, [r7, #22]
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fe ff4c 	bl	80089e4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009b4c:	8afb      	ldrh	r3, [r7, #22]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d102      	bne.n	8009b58 <put_lfn+0x90>
 8009b52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009b56:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	61bb      	str	r3, [r7, #24]
 8009b5e:	69bb      	ldr	r3, [r7, #24]
 8009b60:	2b0c      	cmp	r3, #12
 8009b62:	d9da      	bls.n	8009b1a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009b64:	8afb      	ldrh	r3, [r7, #22]
 8009b66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d006      	beq.n	8009b7c <put_lfn+0xb4>
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	005b      	lsls	r3, r3, #1
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	4413      	add	r3, r2
 8009b76:	881b      	ldrh	r3, [r3, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d103      	bne.n	8009b84 <put_lfn+0xbc>
 8009b7c:	79fb      	ldrb	r3, [r7, #7]
 8009b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b82:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	79fa      	ldrb	r2, [r7, #7]
 8009b88:	701a      	strb	r2, [r3, #0]
}
 8009b8a:	bf00      	nop
 8009b8c:	3720      	adds	r7, #32
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	0800c6e4 	.word	0x0800c6e4

08009b98 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b08c      	sub	sp, #48	@ 0x30
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	607a      	str	r2, [r7, #4]
 8009ba4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009ba6:	220b      	movs	r2, #11
 8009ba8:	68b9      	ldr	r1, [r7, #8]
 8009baa:	68f8      	ldr	r0, [r7, #12]
 8009bac:	f7fe ff61 	bl	8008a72 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	2b05      	cmp	r3, #5
 8009bb4:	d92b      	bls.n	8009c0e <gen_numname+0x76>
		sr = seq;
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009bba:	e022      	b.n	8009c02 <gen_numname+0x6a>
			wc = *lfn++;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	1c9a      	adds	r2, r3, #2
 8009bc0:	607a      	str	r2, [r7, #4]
 8009bc2:	881b      	ldrh	r3, [r3, #0]
 8009bc4:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bca:	e017      	b.n	8009bfc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	005a      	lsls	r2, r3, #1
 8009bd0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009bd2:	f003 0301 	and.w	r3, r3, #1
 8009bd6:	4413      	add	r3, r2
 8009bd8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009bda:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009bdc:	085b      	lsrs	r3, r3, #1
 8009bde:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d005      	beq.n	8009bf6 <gen_numname+0x5e>
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8009bf0:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8009bf4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf8:	3301      	adds	r3, #1
 8009bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfe:	2b0f      	cmp	r3, #15
 8009c00:	d9e4      	bls.n	8009bcc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	881b      	ldrh	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1d8      	bne.n	8009bbc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009c0e:	2307      	movs	r3, #7
 8009c10:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	f003 030f 	and.w	r3, r3, #15
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	3330      	adds	r3, #48	@ 0x30
 8009c1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8009c22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009c26:	2b39      	cmp	r3, #57	@ 0x39
 8009c28:	d904      	bls.n	8009c34 <gen_numname+0x9c>
 8009c2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009c2e:	3307      	adds	r3, #7
 8009c30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c36:	1e5a      	subs	r2, r3, #1
 8009c38:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009c3a:	3330      	adds	r3, #48	@ 0x30
 8009c3c:	443b      	add	r3, r7
 8009c3e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009c42:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	091b      	lsrs	r3, r3, #4
 8009c4a:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d1df      	bne.n	8009c12 <gen_numname+0x7a>
	ns[i] = '~';
 8009c52:	f107 0214 	add.w	r2, r7, #20
 8009c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c58:	4413      	add	r3, r2
 8009c5a:	227e      	movs	r2, #126	@ 0x7e
 8009c5c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009c5e:	2300      	movs	r3, #0
 8009c60:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c62:	e002      	b.n	8009c6a <gen_numname+0xd2>
 8009c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c66:	3301      	adds	r3, #1
 8009c68:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d205      	bcs.n	8009c7e <gen_numname+0xe6>
 8009c72:	68fa      	ldr	r2, [r7, #12]
 8009c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c76:	4413      	add	r3, r2
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	2b20      	cmp	r3, #32
 8009c7c:	d1f2      	bne.n	8009c64 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c80:	2b07      	cmp	r3, #7
 8009c82:	d807      	bhi.n	8009c94 <gen_numname+0xfc>
 8009c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c86:	1c5a      	adds	r2, r3, #1
 8009c88:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009c8a:	3330      	adds	r3, #48	@ 0x30
 8009c8c:	443b      	add	r3, r7
 8009c8e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009c92:	e000      	b.n	8009c96 <gen_numname+0xfe>
 8009c94:	2120      	movs	r1, #32
 8009c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c98:	1c5a      	adds	r2, r3, #1
 8009c9a:	627a      	str	r2, [r7, #36]	@ 0x24
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	4413      	add	r3, r2
 8009ca0:	460a      	mov	r2, r1
 8009ca2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca6:	2b07      	cmp	r3, #7
 8009ca8:	d9e9      	bls.n	8009c7e <gen_numname+0xe6>
}
 8009caa:	bf00      	nop
 8009cac:	bf00      	nop
 8009cae:	3730      	adds	r7, #48	@ 0x30
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b085      	sub	sp, #20
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009cc0:	230b      	movs	r3, #11
 8009cc2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009cc4:	7bfb      	ldrb	r3, [r7, #15]
 8009cc6:	b2da      	uxtb	r2, r3
 8009cc8:	0852      	lsrs	r2, r2, #1
 8009cca:	01db      	lsls	r3, r3, #7
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	b2da      	uxtb	r2, r3
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	1c59      	adds	r1, r3, #1
 8009cd4:	6079      	str	r1, [r7, #4]
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	4413      	add	r3, r2
 8009cda:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	3b01      	subs	r3, #1
 8009ce0:	60bb      	str	r3, [r7, #8]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d1ed      	bne.n	8009cc4 <sum_sfn+0x10>
	return sum;
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3714      	adds	r7, #20
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf4:	4770      	bx	lr

08009cf6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009cf6:	b580      	push	{r7, lr}
 8009cf8:	b086      	sub	sp, #24
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009d04:	2100      	movs	r1, #0
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f7ff fc89 	bl	800961e <dir_sdi>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009d10:	7dfb      	ldrb	r3, [r7, #23]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <dir_find+0x24>
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	e0a9      	b.n	8009e6e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009d1a:	23ff      	movs	r3, #255	@ 0xff
 8009d1c:	753b      	strb	r3, [r7, #20]
 8009d1e:	7d3b      	ldrb	r3, [r7, #20]
 8009d20:	757b      	strb	r3, [r7, #21]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d28:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	69db      	ldr	r3, [r3, #28]
 8009d2e:	4619      	mov	r1, r3
 8009d30:	6938      	ldr	r0, [r7, #16]
 8009d32:	f7ff f8cd 	bl	8008ed0 <move_window>
 8009d36:	4603      	mov	r3, r0
 8009d38:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009d3a:	7dfb      	ldrb	r3, [r7, #23]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f040 8090 	bne.w	8009e62 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6a1b      	ldr	r3, [r3, #32]
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009d4a:	7dbb      	ldrb	r3, [r7, #22]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d102      	bne.n	8009d56 <dir_find+0x60>
 8009d50:	2304      	movs	r3, #4
 8009d52:	75fb      	strb	r3, [r7, #23]
 8009d54:	e08a      	b.n	8009e6c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a1b      	ldr	r3, [r3, #32]
 8009d5a:	330b      	adds	r3, #11
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d62:	73fb      	strb	r3, [r7, #15]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	7bfa      	ldrb	r2, [r7, #15]
 8009d68:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009d6a:	7dbb      	ldrb	r3, [r7, #22]
 8009d6c:	2be5      	cmp	r3, #229	@ 0xe5
 8009d6e:	d007      	beq.n	8009d80 <dir_find+0x8a>
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
 8009d72:	f003 0308 	and.w	r3, r3, #8
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d009      	beq.n	8009d8e <dir_find+0x98>
 8009d7a:	7bfb      	ldrb	r3, [r7, #15]
 8009d7c:	2b0f      	cmp	r3, #15
 8009d7e:	d006      	beq.n	8009d8e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009d80:	23ff      	movs	r3, #255	@ 0xff
 8009d82:	757b      	strb	r3, [r7, #21]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8009d8c:	e05e      	b.n	8009e4c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009d8e:	7bfb      	ldrb	r3, [r7, #15]
 8009d90:	2b0f      	cmp	r3, #15
 8009d92:	d136      	bne.n	8009e02 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d154      	bne.n	8009e4c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009da2:	7dbb      	ldrb	r3, [r7, #22]
 8009da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d00d      	beq.n	8009dc8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6a1b      	ldr	r3, [r3, #32]
 8009db0:	7b5b      	ldrb	r3, [r3, #13]
 8009db2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009db4:	7dbb      	ldrb	r3, [r7, #22]
 8009db6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dba:	75bb      	strb	r3, [r7, #22]
 8009dbc:	7dbb      	ldrb	r3, [r7, #22]
 8009dbe:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	695a      	ldr	r2, [r3, #20]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009dc8:	7dba      	ldrb	r2, [r7, #22]
 8009dca:	7d7b      	ldrb	r3, [r7, #21]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d115      	bne.n	8009dfc <dir_find+0x106>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6a1b      	ldr	r3, [r3, #32]
 8009dd4:	330d      	adds	r3, #13
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	7d3a      	ldrb	r2, [r7, #20]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d10e      	bne.n	8009dfc <dir_find+0x106>
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	691a      	ldr	r2, [r3, #16]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6a1b      	ldr	r3, [r3, #32]
 8009de6:	4619      	mov	r1, r3
 8009de8:	4610      	mov	r0, r2
 8009dea:	f7ff fdfd 	bl	80099e8 <cmp_lfn>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d003      	beq.n	8009dfc <dir_find+0x106>
 8009df4:	7d7b      	ldrb	r3, [r7, #21]
 8009df6:	3b01      	subs	r3, #1
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	e000      	b.n	8009dfe <dir_find+0x108>
 8009dfc:	23ff      	movs	r3, #255	@ 0xff
 8009dfe:	757b      	strb	r3, [r7, #21]
 8009e00:	e024      	b.n	8009e4c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009e02:	7d7b      	ldrb	r3, [r7, #21]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d109      	bne.n	8009e1c <dir_find+0x126>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6a1b      	ldr	r3, [r3, #32]
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7ff ff51 	bl	8009cb4 <sum_sfn>
 8009e12:	4603      	mov	r3, r0
 8009e14:	461a      	mov	r2, r3
 8009e16:	7d3b      	ldrb	r3, [r7, #20]
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d024      	beq.n	8009e66 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009e22:	f003 0301 	and.w	r3, r3, #1
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d10a      	bne.n	8009e40 <dir_find+0x14a>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6a18      	ldr	r0, [r3, #32]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	3324      	adds	r3, #36	@ 0x24
 8009e32:	220b      	movs	r2, #11
 8009e34:	4619      	mov	r1, r3
 8009e36:	f7fe fe58 	bl	8008aea <mem_cmp>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d014      	beq.n	8009e6a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009e40:	23ff      	movs	r3, #255	@ 0xff
 8009e42:	757b      	strb	r3, [r7, #21]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e4a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f7ff fc6e 	bl	8009730 <dir_next>
 8009e54:	4603      	mov	r3, r0
 8009e56:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009e58:	7dfb      	ldrb	r3, [r7, #23]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	f43f af65 	beq.w	8009d2a <dir_find+0x34>
 8009e60:	e004      	b.n	8009e6c <dir_find+0x176>
		if (res != FR_OK) break;
 8009e62:	bf00      	nop
 8009e64:	e002      	b.n	8009e6c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009e66:	bf00      	nop
 8009e68:	e000      	b.n	8009e6c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009e6a:	bf00      	nop

	return res;
 8009e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3718      	adds	r7, #24
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
	...

08009e78 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08c      	sub	sp, #48	@ 0x30
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009e8c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d001      	beq.n	8009e98 <dir_register+0x20>
 8009e94:	2306      	movs	r3, #6
 8009e96:	e0e0      	b.n	800a05a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009e98:	2300      	movs	r3, #0
 8009e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e9c:	e002      	b.n	8009ea4 <dir_register+0x2c>
 8009e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	691a      	ldr	r2, [r3, #16]
 8009ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eaa:	005b      	lsls	r3, r3, #1
 8009eac:	4413      	add	r3, r2
 8009eae:	881b      	ldrh	r3, [r3, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d1f4      	bne.n	8009e9e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8009eba:	f107 030c 	add.w	r3, r7, #12
 8009ebe:	220c      	movs	r2, #12
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f7fe fdd6 	bl	8008a72 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009ec6:	7dfb      	ldrb	r3, [r7, #23]
 8009ec8:	f003 0301 	and.w	r3, r3, #1
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d032      	beq.n	8009f36 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2240      	movs	r2, #64	@ 0x40
 8009ed4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8009ed8:	2301      	movs	r3, #1
 8009eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009edc:	e016      	b.n	8009f0c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8009ee4:	69fb      	ldr	r3, [r7, #28]
 8009ee6:	691a      	ldr	r2, [r3, #16]
 8009ee8:	f107 010c 	add.w	r1, r7, #12
 8009eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eee:	f7ff fe53 	bl	8009b98 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f7ff feff 	bl	8009cf6 <dir_find>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8009efe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d106      	bne.n	8009f14 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f08:	3301      	adds	r3, #1
 8009f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0e:	2b63      	cmp	r3, #99	@ 0x63
 8009f10:	d9e5      	bls.n	8009ede <dir_register+0x66>
 8009f12:	e000      	b.n	8009f16 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009f14:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f18:	2b64      	cmp	r3, #100	@ 0x64
 8009f1a:	d101      	bne.n	8009f20 <dir_register+0xa8>
 8009f1c:	2307      	movs	r3, #7
 8009f1e:	e09c      	b.n	800a05a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009f20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f24:	2b04      	cmp	r3, #4
 8009f26:	d002      	beq.n	8009f2e <dir_register+0xb6>
 8009f28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f2c:	e095      	b.n	800a05a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009f2e:	7dfa      	ldrb	r2, [r7, #23]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009f36:	7dfb      	ldrb	r3, [r7, #23]
 8009f38:	f003 0302 	and.w	r3, r3, #2
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d007      	beq.n	8009f50 <dir_register+0xd8>
 8009f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f42:	330c      	adds	r3, #12
 8009f44:	4a47      	ldr	r2, [pc, #284]	@ (800a064 <dir_register+0x1ec>)
 8009f46:	fba2 2303 	umull	r2, r3, r2, r3
 8009f4a:	089b      	lsrs	r3, r3, #2
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	e000      	b.n	8009f52 <dir_register+0xda>
 8009f50:	2301      	movs	r3, #1
 8009f52:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009f54:	6a39      	ldr	r1, [r7, #32]
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7ff fcc0 	bl	80098dc <dir_alloc>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009f62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d148      	bne.n	8009ffc <dir_register+0x184>
 8009f6a:	6a3b      	ldr	r3, [r7, #32]
 8009f6c:	3b01      	subs	r3, #1
 8009f6e:	623b      	str	r3, [r7, #32]
 8009f70:	6a3b      	ldr	r3, [r7, #32]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d042      	beq.n	8009ffc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	695a      	ldr	r2, [r3, #20]
 8009f7a:	6a3b      	ldr	r3, [r7, #32]
 8009f7c:	015b      	lsls	r3, r3, #5
 8009f7e:	1ad3      	subs	r3, r2, r3
 8009f80:	4619      	mov	r1, r3
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f7ff fb4b 	bl	800961e <dir_sdi>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d132      	bne.n	8009ffc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	3324      	adds	r3, #36	@ 0x24
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f7ff fe8a 	bl	8009cb4 <sum_sfn>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	69db      	ldr	r3, [r3, #28]
 8009fa8:	4619      	mov	r1, r3
 8009faa:	69f8      	ldr	r0, [r7, #28]
 8009fac:	f7fe ff90 	bl	8008ed0 <move_window>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8009fb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d11d      	bne.n	8009ffa <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	6918      	ldr	r0, [r3, #16]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6a19      	ldr	r1, [r3, #32]
 8009fc6:	6a3b      	ldr	r3, [r7, #32]
 8009fc8:	b2da      	uxtb	r2, r3
 8009fca:	7efb      	ldrb	r3, [r7, #27]
 8009fcc:	f7ff fd7c 	bl	8009ac8 <put_lfn>
				fs->wflag = 1;
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f7ff fba9 	bl	8009730 <dir_next>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8009fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d107      	bne.n	8009ffc <dir_register+0x184>
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	3b01      	subs	r3, #1
 8009ff0:	623b      	str	r3, [r7, #32]
 8009ff2:	6a3b      	ldr	r3, [r7, #32]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d1d5      	bne.n	8009fa4 <dir_register+0x12c>
 8009ff8:	e000      	b.n	8009ffc <dir_register+0x184>
				if (res != FR_OK) break;
 8009ffa:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009ffc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a000:	2b00      	cmp	r3, #0
 800a002:	d128      	bne.n	800a056 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	4619      	mov	r1, r3
 800a00a:	69f8      	ldr	r0, [r7, #28]
 800a00c:	f7fe ff60 	bl	8008ed0 <move_window>
 800a010:	4603      	mov	r3, r0
 800a012:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a016:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d11b      	bne.n	800a056 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6a1b      	ldr	r3, [r3, #32]
 800a022:	2220      	movs	r2, #32
 800a024:	2100      	movs	r1, #0
 800a026:	4618      	mov	r0, r3
 800a028:	f7fe fd44 	bl	8008ab4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6a18      	ldr	r0, [r3, #32]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	3324      	adds	r3, #36	@ 0x24
 800a034:	220b      	movs	r2, #11
 800a036:	4619      	mov	r1, r3
 800a038:	f7fe fd1b 	bl	8008a72 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a1b      	ldr	r3, [r3, #32]
 800a046:	330c      	adds	r3, #12
 800a048:	f002 0218 	and.w	r2, r2, #24
 800a04c:	b2d2      	uxtb	r2, r2
 800a04e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a050:	69fb      	ldr	r3, [r7, #28]
 800a052:	2201      	movs	r2, #1
 800a054:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a056:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3730      	adds	r7, #48	@ 0x30
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	4ec4ec4f 	.word	0x4ec4ec4f

0800a068 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b08a      	sub	sp, #40	@ 0x28
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	613b      	str	r3, [r7, #16]
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	691b      	ldr	r3, [r3, #16]
 800a07e:	60fb      	str	r3, [r7, #12]
 800a080:	2300      	movs	r3, #0
 800a082:	617b      	str	r3, [r7, #20]
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a088:	69bb      	ldr	r3, [r7, #24]
 800a08a:	1c5a      	adds	r2, r3, #1
 800a08c:	61ba      	str	r2, [r7, #24]
 800a08e:	693a      	ldr	r2, [r7, #16]
 800a090:	4413      	add	r3, r2
 800a092:	781b      	ldrb	r3, [r3, #0]
 800a094:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a096:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a098:	2b1f      	cmp	r3, #31
 800a09a:	d940      	bls.n	800a11e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a09c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a09e:	2b2f      	cmp	r3, #47	@ 0x2f
 800a0a0:	d006      	beq.n	800a0b0 <create_name+0x48>
 800a0a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0a4:	2b5c      	cmp	r3, #92	@ 0x5c
 800a0a6:	d110      	bne.n	800a0ca <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a0a8:	e002      	b.n	800a0b0 <create_name+0x48>
 800a0aa:	69bb      	ldr	r3, [r7, #24]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	61bb      	str	r3, [r7, #24]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	4413      	add	r3, r2
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	2b2f      	cmp	r3, #47	@ 0x2f
 800a0ba:	d0f6      	beq.n	800a0aa <create_name+0x42>
 800a0bc:	693a      	ldr	r2, [r7, #16]
 800a0be:	69bb      	ldr	r3, [r7, #24]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	2b5c      	cmp	r3, #92	@ 0x5c
 800a0c6:	d0f0      	beq.n	800a0aa <create_name+0x42>
			break;
 800a0c8:	e02a      	b.n	800a120 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	2bfe      	cmp	r3, #254	@ 0xfe
 800a0ce:	d901      	bls.n	800a0d4 <create_name+0x6c>
 800a0d0:	2306      	movs	r3, #6
 800a0d2:	e17d      	b.n	800a3d0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a0d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a0da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0dc:	2101      	movs	r1, #1
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f001 f862 	bl	800b1a8 <ff_convert>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a0e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d101      	bne.n	800a0f2 <create_name+0x8a>
 800a0ee:	2306      	movs	r3, #6
 800a0f0:	e16e      	b.n	800a3d0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a0f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0f6:	d809      	bhi.n	800a10c <create_name+0xa4>
 800a0f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a0fa:	4619      	mov	r1, r3
 800a0fc:	488d      	ldr	r0, [pc, #564]	@ (800a334 <create_name+0x2cc>)
 800a0fe:	f7fe fd1b 	bl	8008b38 <chk_chr>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d001      	beq.n	800a10c <create_name+0xa4>
 800a108:	2306      	movs	r3, #6
 800a10a:	e161      	b.n	800a3d0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	1c5a      	adds	r2, r3, #1
 800a110:	617a      	str	r2, [r7, #20]
 800a112:	005b      	lsls	r3, r3, #1
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	4413      	add	r3, r2
 800a118:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a11a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a11c:	e7b4      	b.n	800a088 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a11e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a120:	693a      	ldr	r2, [r7, #16]
 800a122:	69bb      	ldr	r3, [r7, #24]
 800a124:	441a      	add	r2, r3
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a12a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a12c:	2b1f      	cmp	r3, #31
 800a12e:	d801      	bhi.n	800a134 <create_name+0xcc>
 800a130:	2304      	movs	r3, #4
 800a132:	e000      	b.n	800a136 <create_name+0xce>
 800a134:	2300      	movs	r3, #0
 800a136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a13a:	e011      	b.n	800a160 <create_name+0xf8>
		w = lfn[di - 1];
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a142:	3b01      	subs	r3, #1
 800a144:	005b      	lsls	r3, r3, #1
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	4413      	add	r3, r2
 800a14a:	881b      	ldrh	r3, [r3, #0]
 800a14c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800a14e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a150:	2b20      	cmp	r3, #32
 800a152:	d002      	beq.n	800a15a <create_name+0xf2>
 800a154:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a156:	2b2e      	cmp	r3, #46	@ 0x2e
 800a158:	d106      	bne.n	800a168 <create_name+0x100>
		di--;
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	3b01      	subs	r3, #1
 800a15e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d1ea      	bne.n	800a13c <create_name+0xd4>
 800a166:	e000      	b.n	800a16a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800a168:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	4413      	add	r3, r2
 800a172:	2200      	movs	r2, #0
 800a174:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d101      	bne.n	800a180 <create_name+0x118>
 800a17c:	2306      	movs	r3, #6
 800a17e:	e127      	b.n	800a3d0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	3324      	adds	r3, #36	@ 0x24
 800a184:	220b      	movs	r2, #11
 800a186:	2120      	movs	r1, #32
 800a188:	4618      	mov	r0, r3
 800a18a:	f7fe fc93 	bl	8008ab4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800a18e:	2300      	movs	r3, #0
 800a190:	61bb      	str	r3, [r7, #24]
 800a192:	e002      	b.n	800a19a <create_name+0x132>
 800a194:	69bb      	ldr	r3, [r7, #24]
 800a196:	3301      	adds	r3, #1
 800a198:	61bb      	str	r3, [r7, #24]
 800a19a:	69bb      	ldr	r3, [r7, #24]
 800a19c:	005b      	lsls	r3, r3, #1
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	881b      	ldrh	r3, [r3, #0]
 800a1a4:	2b20      	cmp	r3, #32
 800a1a6:	d0f5      	beq.n	800a194 <create_name+0x12c>
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	005b      	lsls	r3, r3, #1
 800a1ac:	68fa      	ldr	r2, [r7, #12]
 800a1ae:	4413      	add	r3, r2
 800a1b0:	881b      	ldrh	r3, [r3, #0]
 800a1b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1b4:	d0ee      	beq.n	800a194 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d009      	beq.n	800a1d0 <create_name+0x168>
 800a1bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1c0:	f043 0303 	orr.w	r3, r3, #3
 800a1c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a1c8:	e002      	b.n	800a1d0 <create_name+0x168>
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	3b01      	subs	r3, #1
 800a1ce:	617b      	str	r3, [r7, #20]
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d009      	beq.n	800a1ea <create_name+0x182>
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a1dc:	3b01      	subs	r3, #1
 800a1de:	005b      	lsls	r3, r3, #1
 800a1e0:	68fa      	ldr	r2, [r7, #12]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	881b      	ldrh	r3, [r3, #0]
 800a1e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1e8:	d1ef      	bne.n	800a1ca <create_name+0x162>

	i = b = 0; ni = 8;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	623b      	str	r3, [r7, #32]
 800a1f4:	2308      	movs	r3, #8
 800a1f6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	1c5a      	adds	r2, r3, #1
 800a1fc:	61ba      	str	r2, [r7, #24]
 800a1fe:	005b      	lsls	r3, r3, #1
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	4413      	add	r3, r2
 800a204:	881b      	ldrh	r3, [r3, #0]
 800a206:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a208:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	f000 8090 	beq.w	800a330 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a210:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a212:	2b20      	cmp	r3, #32
 800a214:	d006      	beq.n	800a224 <create_name+0x1bc>
 800a216:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a218:	2b2e      	cmp	r3, #46	@ 0x2e
 800a21a:	d10a      	bne.n	800a232 <create_name+0x1ca>
 800a21c:	69ba      	ldr	r2, [r7, #24]
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	429a      	cmp	r2, r3
 800a222:	d006      	beq.n	800a232 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800a224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a228:	f043 0303 	orr.w	r3, r3, #3
 800a22c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a230:	e07d      	b.n	800a32e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a232:	6a3a      	ldr	r2, [r7, #32]
 800a234:	69fb      	ldr	r3, [r7, #28]
 800a236:	429a      	cmp	r2, r3
 800a238:	d203      	bcs.n	800a242 <create_name+0x1da>
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d123      	bne.n	800a28a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	2b0b      	cmp	r3, #11
 800a246:	d106      	bne.n	800a256 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800a248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a24c:	f043 0303 	orr.w	r3, r3, #3
 800a250:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a254:	e075      	b.n	800a342 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a256:	69ba      	ldr	r2, [r7, #24]
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d005      	beq.n	800a26a <create_name+0x202>
 800a25e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a262:	f043 0303 	orr.w	r3, r3, #3
 800a266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800a26a:	69ba      	ldr	r2, [r7, #24]
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d866      	bhi.n	800a340 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	61bb      	str	r3, [r7, #24]
 800a276:	2308      	movs	r3, #8
 800a278:	623b      	str	r3, [r7, #32]
 800a27a:	230b      	movs	r3, #11
 800a27c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a27e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a282:	009b      	lsls	r3, r3, #2
 800a284:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a288:	e051      	b.n	800a32e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a28a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a28c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a28e:	d914      	bls.n	800a2ba <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800a290:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a292:	2100      	movs	r1, #0
 800a294:	4618      	mov	r0, r3
 800a296:	f000 ff87 	bl	800b1a8 <ff_convert>
 800a29a:	4603      	mov	r3, r0
 800a29c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800a29e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d004      	beq.n	800a2ae <create_name+0x246>
 800a2a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2a6:	3b80      	subs	r3, #128	@ 0x80
 800a2a8:	4a23      	ldr	r2, [pc, #140]	@ (800a338 <create_name+0x2d0>)
 800a2aa:	5cd3      	ldrb	r3, [r2, r3]
 800a2ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a2ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2b2:	f043 0302 	orr.w	r3, r3, #2
 800a2b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a2ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d007      	beq.n	800a2d0 <create_name+0x268>
 800a2c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	481d      	ldr	r0, [pc, #116]	@ (800a33c <create_name+0x2d4>)
 800a2c6:	f7fe fc37 	bl	8008b38 <chk_chr>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d008      	beq.n	800a2e2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a2d0:	235f      	movs	r3, #95	@ 0x5f
 800a2d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a2d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2d8:	f043 0303 	orr.w	r3, r3, #3
 800a2dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a2e0:	e01b      	b.n	800a31a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a2e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2e4:	2b40      	cmp	r3, #64	@ 0x40
 800a2e6:	d909      	bls.n	800a2fc <create_name+0x294>
 800a2e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2ea:	2b5a      	cmp	r3, #90	@ 0x5a
 800a2ec:	d806      	bhi.n	800a2fc <create_name+0x294>
					b |= 2;
 800a2ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a2f2:	f043 0302 	orr.w	r3, r3, #2
 800a2f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a2fa:	e00e      	b.n	800a31a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a2fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2fe:	2b60      	cmp	r3, #96	@ 0x60
 800a300:	d90b      	bls.n	800a31a <create_name+0x2b2>
 800a302:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a304:	2b7a      	cmp	r3, #122	@ 0x7a
 800a306:	d808      	bhi.n	800a31a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a308:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a30c:	f043 0301 	orr.w	r3, r3, #1
 800a310:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a314:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a316:	3b20      	subs	r3, #32
 800a318:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a31a:	6a3b      	ldr	r3, [r7, #32]
 800a31c:	1c5a      	adds	r2, r3, #1
 800a31e:	623a      	str	r2, [r7, #32]
 800a320:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a322:	b2d1      	uxtb	r1, r2
 800a324:	687a      	ldr	r2, [r7, #4]
 800a326:	4413      	add	r3, r2
 800a328:	460a      	mov	r2, r1
 800a32a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a32e:	e763      	b.n	800a1f8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a330:	bf00      	nop
 800a332:	e006      	b.n	800a342 <create_name+0x2da>
 800a334:	0800c5e8 	.word	0x0800c5e8
 800a338:	0800c664 	.word	0x0800c664
 800a33c:	0800c5f4 	.word	0x0800c5f4
			if (si > di) break;			/* No extension */
 800a340:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a348:	2be5      	cmp	r3, #229	@ 0xe5
 800a34a:	d103      	bne.n	800a354 <create_name+0x2ec>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2205      	movs	r2, #5
 800a350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800a354:	69fb      	ldr	r3, [r7, #28]
 800a356:	2b08      	cmp	r3, #8
 800a358:	d104      	bne.n	800a364 <create_name+0x2fc>
 800a35a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a364:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a368:	f003 030c 	and.w	r3, r3, #12
 800a36c:	2b0c      	cmp	r3, #12
 800a36e:	d005      	beq.n	800a37c <create_name+0x314>
 800a370:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a374:	f003 0303 	and.w	r3, r3, #3
 800a378:	2b03      	cmp	r3, #3
 800a37a:	d105      	bne.n	800a388 <create_name+0x320>
 800a37c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a380:	f043 0302 	orr.w	r3, r3, #2
 800a384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a38c:	f003 0302 	and.w	r3, r3, #2
 800a390:	2b00      	cmp	r3, #0
 800a392:	d117      	bne.n	800a3c4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a394:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a398:	f003 0303 	and.w	r3, r3, #3
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d105      	bne.n	800a3ac <create_name+0x344>
 800a3a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3a4:	f043 0310 	orr.w	r3, r3, #16
 800a3a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a3ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a3b0:	f003 030c 	and.w	r3, r3, #12
 800a3b4:	2b04      	cmp	r3, #4
 800a3b6:	d105      	bne.n	800a3c4 <create_name+0x35c>
 800a3b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3bc:	f043 0308 	orr.w	r3, r3, #8
 800a3c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a3ca:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800a3ce:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3728      	adds	r7, #40	@ 0x28
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b086      	sub	sp, #24
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a3ec:	e002      	b.n	800a3f4 <follow_path+0x1c>
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	603b      	str	r3, [r7, #0]
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	2b2f      	cmp	r3, #47	@ 0x2f
 800a3fa:	d0f8      	beq.n	800a3ee <follow_path+0x16>
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	2b5c      	cmp	r3, #92	@ 0x5c
 800a402:	d0f4      	beq.n	800a3ee <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	2200      	movs	r2, #0
 800a408:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	781b      	ldrb	r3, [r3, #0]
 800a40e:	2b1f      	cmp	r3, #31
 800a410:	d80a      	bhi.n	800a428 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2280      	movs	r2, #128	@ 0x80
 800a416:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a41a:	2100      	movs	r1, #0
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f7ff f8fe 	bl	800961e <dir_sdi>
 800a422:	4603      	mov	r3, r0
 800a424:	75fb      	strb	r3, [r7, #23]
 800a426:	e048      	b.n	800a4ba <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a428:	463b      	mov	r3, r7
 800a42a:	4619      	mov	r1, r3
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f7ff fe1b 	bl	800a068 <create_name>
 800a432:	4603      	mov	r3, r0
 800a434:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a436:	7dfb      	ldrb	r3, [r7, #23]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d139      	bne.n	800a4b0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f7ff fc5a 	bl	8009cf6 <dir_find>
 800a442:	4603      	mov	r3, r0
 800a444:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a44c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a44e:	7dfb      	ldrb	r3, [r7, #23]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d00a      	beq.n	800a46a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a454:	7dfb      	ldrb	r3, [r7, #23]
 800a456:	2b04      	cmp	r3, #4
 800a458:	d12c      	bne.n	800a4b4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a45a:	7afb      	ldrb	r3, [r7, #11]
 800a45c:	f003 0304 	and.w	r3, r3, #4
 800a460:	2b00      	cmp	r3, #0
 800a462:	d127      	bne.n	800a4b4 <follow_path+0xdc>
 800a464:	2305      	movs	r3, #5
 800a466:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a468:	e024      	b.n	800a4b4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a46a:	7afb      	ldrb	r3, [r7, #11]
 800a46c:	f003 0304 	and.w	r3, r3, #4
 800a470:	2b00      	cmp	r3, #0
 800a472:	d121      	bne.n	800a4b8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	799b      	ldrb	r3, [r3, #6]
 800a478:	f003 0310 	and.w	r3, r3, #16
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d102      	bne.n	800a486 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a480:	2305      	movs	r3, #5
 800a482:	75fb      	strb	r3, [r7, #23]
 800a484:	e019      	b.n	800a4ba <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	695b      	ldr	r3, [r3, #20]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	8992      	ldrh	r2, [r2, #12]
 800a494:	fbb3 f0f2 	udiv	r0, r3, r2
 800a498:	fb00 f202 	mul.w	r2, r0, r2
 800a49c:	1a9b      	subs	r3, r3, r2
 800a49e:	440b      	add	r3, r1
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	68f8      	ldr	r0, [r7, #12]
 800a4a4:	f7ff fa61 	bl	800996a <ld_clust>
 800a4a8:	4602      	mov	r2, r0
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a4ae:	e7bb      	b.n	800a428 <follow_path+0x50>
			if (res != FR_OK) break;
 800a4b0:	bf00      	nop
 800a4b2:	e002      	b.n	800a4ba <follow_path+0xe2>
				break;
 800a4b4:	bf00      	nop
 800a4b6:	e000      	b.n	800a4ba <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a4b8:	bf00      	nop
			}
		}
	}

	return res;
 800a4ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b087      	sub	sp, #28
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a4cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a4d0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d031      	beq.n	800a53e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	617b      	str	r3, [r7, #20]
 800a4e0:	e002      	b.n	800a4e8 <get_ldnumber+0x24>
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	617b      	str	r3, [r7, #20]
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	2b1f      	cmp	r3, #31
 800a4ee:	d903      	bls.n	800a4f8 <get_ldnumber+0x34>
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	2b3a      	cmp	r3, #58	@ 0x3a
 800a4f6:	d1f4      	bne.n	800a4e2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	2b3a      	cmp	r3, #58	@ 0x3a
 800a4fe:	d11c      	bne.n	800a53a <get_ldnumber+0x76>
			tp = *path;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	1c5a      	adds	r2, r3, #1
 800a50a:	60fa      	str	r2, [r7, #12]
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	3b30      	subs	r3, #48	@ 0x30
 800a510:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	2b09      	cmp	r3, #9
 800a516:	d80e      	bhi.n	800a536 <get_ldnumber+0x72>
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d10a      	bne.n	800a536 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d107      	bne.n	800a536 <get_ldnumber+0x72>
					vol = (int)i;
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	3301      	adds	r3, #1
 800a52e:	617b      	str	r3, [r7, #20]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	697a      	ldr	r2, [r7, #20]
 800a534:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	e002      	b.n	800a540 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a53a:	2300      	movs	r3, #0
 800a53c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a53e:	693b      	ldr	r3, [r7, #16]
}
 800a540:	4618      	mov	r0, r3
 800a542:	371c      	adds	r7, #28
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
 800a554:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	70da      	strb	r2, [r3, #3]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a562:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a564:	6839      	ldr	r1, [r7, #0]
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f7fe fcb2 	bl	8008ed0 <move_window>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <check_fs+0x2a>
 800a572:	2304      	movs	r3, #4
 800a574:	e038      	b.n	800a5e8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	3338      	adds	r3, #56	@ 0x38
 800a57a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fe f9f4 	bl	800896c <ld_word>
 800a584:	4603      	mov	r3, r0
 800a586:	461a      	mov	r2, r3
 800a588:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d001      	beq.n	800a594 <check_fs+0x48>
 800a590:	2303      	movs	r3, #3
 800a592:	e029      	b.n	800a5e8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a59a:	2be9      	cmp	r3, #233	@ 0xe9
 800a59c:	d009      	beq.n	800a5b2 <check_fs+0x66>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a5a4:	2beb      	cmp	r3, #235	@ 0xeb
 800a5a6:	d11e      	bne.n	800a5e6 <check_fs+0x9a>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a5ae:	2b90      	cmp	r3, #144	@ 0x90
 800a5b0:	d119      	bne.n	800a5e6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	3338      	adds	r3, #56	@ 0x38
 800a5b6:	3336      	adds	r3, #54	@ 0x36
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f7fe f9f0 	bl	800899e <ld_dword>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a5c4:	4a0a      	ldr	r2, [pc, #40]	@ (800a5f0 <check_fs+0xa4>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d101      	bne.n	800a5ce <check_fs+0x82>
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	e00c      	b.n	800a5e8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	3338      	adds	r3, #56	@ 0x38
 800a5d2:	3352      	adds	r3, #82	@ 0x52
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f7fe f9e2 	bl	800899e <ld_dword>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	4a05      	ldr	r2, [pc, #20]	@ (800a5f4 <check_fs+0xa8>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d101      	bne.n	800a5e6 <check_fs+0x9a>
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	e000      	b.n	800a5e8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a5e6:	2302      	movs	r3, #2
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3708      	adds	r7, #8
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}
 800a5f0:	00544146 	.word	0x00544146
 800a5f4:	33544146 	.word	0x33544146

0800a5f8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b096      	sub	sp, #88	@ 0x58
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	4613      	mov	r3, r2
 800a604:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	2200      	movs	r2, #0
 800a60a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a60c:	68f8      	ldr	r0, [r7, #12]
 800a60e:	f7ff ff59 	bl	800a4c4 <get_ldnumber>
 800a612:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a616:	2b00      	cmp	r3, #0
 800a618:	da01      	bge.n	800a61e <find_volume+0x26>
 800a61a:	230b      	movs	r3, #11
 800a61c:	e262      	b.n	800aae4 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a61e:	4a9f      	ldr	r2, [pc, #636]	@ (800a89c <find_volume+0x2a4>)
 800a620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a626:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d101      	bne.n	800a632 <find_volume+0x3a>
 800a62e:	230c      	movs	r3, #12
 800a630:	e258      	b.n	800aae4 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a636:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a638:	79fb      	ldrb	r3, [r7, #7]
 800a63a:	f023 0301 	bic.w	r3, r3, #1
 800a63e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d01a      	beq.n	800a67e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64a:	785b      	ldrb	r3, [r3, #1]
 800a64c:	4618      	mov	r0, r3
 800a64e:	f7fe f8ed 	bl	800882c <disk_status>
 800a652:	4603      	mov	r3, r0
 800a654:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a658:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	2b00      	cmp	r3, #0
 800a662:	d10c      	bne.n	800a67e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a664:	79fb      	ldrb	r3, [r7, #7]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d007      	beq.n	800a67a <find_volume+0x82>
 800a66a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a66e:	f003 0304 	and.w	r3, r3, #4
 800a672:	2b00      	cmp	r3, #0
 800a674:	d001      	beq.n	800a67a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a676:	230a      	movs	r3, #10
 800a678:	e234      	b.n	800aae4 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800a67a:	2300      	movs	r3, #0
 800a67c:	e232      	b.n	800aae4 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a680:	2200      	movs	r2, #0
 800a682:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a686:	b2da      	uxtb	r2, r3
 800a688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a68a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a68c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a68e:	785b      	ldrb	r3, [r3, #1]
 800a690:	4618      	mov	r0, r3
 800a692:	f7fe f8e5 	bl	8008860 <disk_initialize>
 800a696:	4603      	mov	r3, r0
 800a698:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a69c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a6a0:	f003 0301 	and.w	r3, r3, #1
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d001      	beq.n	800a6ac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a6a8:	2303      	movs	r3, #3
 800a6aa:	e21b      	b.n	800aae4 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a6ac:	79fb      	ldrb	r3, [r7, #7]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d007      	beq.n	800a6c2 <find_volume+0xca>
 800a6b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a6b6:	f003 0304 	and.w	r3, r3, #4
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d001      	beq.n	800a6c2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a6be:	230a      	movs	r3, #10
 800a6c0:	e210      	b.n	800aae4 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a6c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c4:	7858      	ldrb	r0, [r3, #1]
 800a6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c8:	330c      	adds	r3, #12
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	2102      	movs	r1, #2
 800a6ce:	f7fe f92f 	bl	8008930 <disk_ioctl>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d001      	beq.n	800a6dc <find_volume+0xe4>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e203      	b.n	800aae4 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6de:	899b      	ldrh	r3, [r3, #12]
 800a6e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6e4:	d80d      	bhi.n	800a702 <find_volume+0x10a>
 800a6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e8:	899b      	ldrh	r3, [r3, #12]
 800a6ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ee:	d308      	bcc.n	800a702 <find_volume+0x10a>
 800a6f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f2:	899b      	ldrh	r3, [r3, #12]
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f8:	899b      	ldrh	r3, [r3, #12]
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	4013      	ands	r3, r2
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d001      	beq.n	800a706 <find_volume+0x10e>
 800a702:	2301      	movs	r3, #1
 800a704:	e1ee      	b.n	800aae4 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a706:	2300      	movs	r3, #0
 800a708:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a70a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a70c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a70e:	f7ff ff1d 	bl	800a54c <check_fs>
 800a712:	4603      	mov	r3, r0
 800a714:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a718:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a71c:	2b02      	cmp	r3, #2
 800a71e:	d149      	bne.n	800a7b4 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a720:	2300      	movs	r3, #0
 800a722:	643b      	str	r3, [r7, #64]	@ 0x40
 800a724:	e01e      	b.n	800a764 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a728:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a72c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a72e:	011b      	lsls	r3, r3, #4
 800a730:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a734:	4413      	add	r3, r2
 800a736:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73a:	3304      	adds	r3, #4
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d006      	beq.n	800a750 <find_volume+0x158>
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	3308      	adds	r3, #8
 800a746:	4618      	mov	r0, r3
 800a748:	f7fe f929 	bl	800899e <ld_dword>
 800a74c:	4602      	mov	r2, r0
 800a74e:	e000      	b.n	800a752 <find_volume+0x15a>
 800a750:	2200      	movs	r2, #0
 800a752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	3358      	adds	r3, #88	@ 0x58
 800a758:	443b      	add	r3, r7
 800a75a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a75e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a760:	3301      	adds	r3, #1
 800a762:	643b      	str	r3, [r7, #64]	@ 0x40
 800a764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a766:	2b03      	cmp	r3, #3
 800a768:	d9dd      	bls.n	800a726 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a76a:	2300      	movs	r3, #0
 800a76c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a76e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a770:	2b00      	cmp	r3, #0
 800a772:	d002      	beq.n	800a77a <find_volume+0x182>
 800a774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a776:	3b01      	subs	r3, #1
 800a778:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a77a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	3358      	adds	r3, #88	@ 0x58
 800a780:	443b      	add	r3, r7
 800a782:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a786:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d005      	beq.n	800a79a <find_volume+0x1a2>
 800a78e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a790:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a792:	f7ff fedb 	bl	800a54c <check_fs>
 800a796:	4603      	mov	r3, r0
 800a798:	e000      	b.n	800a79c <find_volume+0x1a4>
 800a79a:	2303      	movs	r3, #3
 800a79c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a7a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d905      	bls.n	800a7b4 <find_volume+0x1bc>
 800a7a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7b0:	2b03      	cmp	r3, #3
 800a7b2:	d9e2      	bls.n	800a77a <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a7b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7b8:	2b04      	cmp	r3, #4
 800a7ba:	d101      	bne.n	800a7c0 <find_volume+0x1c8>
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e191      	b.n	800aae4 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a7c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d901      	bls.n	800a7cc <find_volume+0x1d4>
 800a7c8:	230d      	movs	r3, #13
 800a7ca:	e18b      	b.n	800aae4 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	3338      	adds	r3, #56	@ 0x38
 800a7d0:	330b      	adds	r3, #11
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fe f8ca 	bl	800896c <ld_word>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	461a      	mov	r2, r3
 800a7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7de:	899b      	ldrh	r3, [r3, #12]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d001      	beq.n	800a7e8 <find_volume+0x1f0>
 800a7e4:	230d      	movs	r3, #13
 800a7e6:	e17d      	b.n	800aae4 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ea:	3338      	adds	r3, #56	@ 0x38
 800a7ec:	3316      	adds	r3, #22
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7fe f8bc 	bl	800896c <ld_word>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a7f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d106      	bne.n	800a80c <find_volume+0x214>
 800a7fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a800:	3338      	adds	r3, #56	@ 0x38
 800a802:	3324      	adds	r3, #36	@ 0x24
 800a804:	4618      	mov	r0, r3
 800a806:	f7fe f8ca 	bl	800899e <ld_dword>
 800a80a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a810:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a814:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800a818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a81a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a81e:	789b      	ldrb	r3, [r3, #2]
 800a820:	2b01      	cmp	r3, #1
 800a822:	d005      	beq.n	800a830 <find_volume+0x238>
 800a824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a826:	789b      	ldrb	r3, [r3, #2]
 800a828:	2b02      	cmp	r3, #2
 800a82a:	d001      	beq.n	800a830 <find_volume+0x238>
 800a82c:	230d      	movs	r3, #13
 800a82e:	e159      	b.n	800aae4 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a832:	789b      	ldrb	r3, [r3, #2]
 800a834:	461a      	mov	r2, r3
 800a836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a838:	fb02 f303 	mul.w	r3, r2, r3
 800a83c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a83e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a840:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a844:	461a      	mov	r2, r3
 800a846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a848:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a84c:	895b      	ldrh	r3, [r3, #10]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d008      	beq.n	800a864 <find_volume+0x26c>
 800a852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a854:	895b      	ldrh	r3, [r3, #10]
 800a856:	461a      	mov	r2, r3
 800a858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a85a:	895b      	ldrh	r3, [r3, #10]
 800a85c:	3b01      	subs	r3, #1
 800a85e:	4013      	ands	r3, r2
 800a860:	2b00      	cmp	r3, #0
 800a862:	d001      	beq.n	800a868 <find_volume+0x270>
 800a864:	230d      	movs	r3, #13
 800a866:	e13d      	b.n	800aae4 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a86a:	3338      	adds	r3, #56	@ 0x38
 800a86c:	3311      	adds	r3, #17
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe f87c 	bl	800896c <ld_word>
 800a874:	4603      	mov	r3, r0
 800a876:	461a      	mov	r2, r3
 800a878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a87a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a87e:	891b      	ldrh	r3, [r3, #8]
 800a880:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a882:	8992      	ldrh	r2, [r2, #12]
 800a884:	0952      	lsrs	r2, r2, #5
 800a886:	b292      	uxth	r2, r2
 800a888:	fbb3 f1f2 	udiv	r1, r3, r2
 800a88c:	fb01 f202 	mul.w	r2, r1, r2
 800a890:	1a9b      	subs	r3, r3, r2
 800a892:	b29b      	uxth	r3, r3
 800a894:	2b00      	cmp	r3, #0
 800a896:	d003      	beq.n	800a8a0 <find_volume+0x2a8>
 800a898:	230d      	movs	r3, #13
 800a89a:	e123      	b.n	800aae4 <find_volume+0x4ec>
 800a89c:	20008944 	.word	0x20008944

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a2:	3338      	adds	r3, #56	@ 0x38
 800a8a4:	3313      	adds	r3, #19
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f7fe f860 	bl	800896c <ld_word>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a8b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d106      	bne.n	800a8c4 <find_volume+0x2cc>
 800a8b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b8:	3338      	adds	r3, #56	@ 0x38
 800a8ba:	3320      	adds	r3, #32
 800a8bc:	4618      	mov	r0, r3
 800a8be:	f7fe f86e 	bl	800899e <ld_dword>
 800a8c2:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c6:	3338      	adds	r3, #56	@ 0x38
 800a8c8:	330e      	adds	r3, #14
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f7fe f84e 	bl	800896c <ld_word>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a8d4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d101      	bne.n	800a8de <find_volume+0x2e6>
 800a8da:	230d      	movs	r3, #13
 800a8dc:	e102      	b.n	800aae4 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a8de:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a8e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8e2:	4413      	add	r3, r2
 800a8e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a8e6:	8911      	ldrh	r1, [r2, #8]
 800a8e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a8ea:	8992      	ldrh	r2, [r2, #12]
 800a8ec:	0952      	lsrs	r2, r2, #5
 800a8ee:	b292      	uxth	r2, r2
 800a8f0:	fbb1 f2f2 	udiv	r2, r1, r2
 800a8f4:	b292      	uxth	r2, r2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a8fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d201      	bcs.n	800a906 <find_volume+0x30e>
 800a902:	230d      	movs	r3, #13
 800a904:	e0ee      	b.n	800aae4 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a906:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90a:	1ad3      	subs	r3, r2, r3
 800a90c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a90e:	8952      	ldrh	r2, [r2, #10]
 800a910:	fbb3 f3f2 	udiv	r3, r3, r2
 800a914:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d101      	bne.n	800a920 <find_volume+0x328>
 800a91c:	230d      	movs	r3, #13
 800a91e:	e0e1      	b.n	800aae4 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800a920:	2303      	movs	r3, #3
 800a922:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d802      	bhi.n	800a936 <find_volume+0x33e>
 800a930:	2302      	movs	r3, #2
 800a932:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a938:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d802      	bhi.n	800a946 <find_volume+0x34e>
 800a940:	2301      	movs	r3, #1
 800a942:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a948:	1c9a      	adds	r2, r3, #2
 800a94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94c:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a950:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a952:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a954:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a958:	441a      	add	r2, r3
 800a95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a95c:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a95e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a962:	441a      	add	r2, r3
 800a964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a966:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800a968:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a96c:	2b03      	cmp	r3, #3
 800a96e:	d11e      	bne.n	800a9ae <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a972:	3338      	adds	r3, #56	@ 0x38
 800a974:	332a      	adds	r3, #42	@ 0x2a
 800a976:	4618      	mov	r0, r3
 800a978:	f7fd fff8 	bl	800896c <ld_word>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d001      	beq.n	800a986 <find_volume+0x38e>
 800a982:	230d      	movs	r3, #13
 800a984:	e0ae      	b.n	800aae4 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a988:	891b      	ldrh	r3, [r3, #8]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d001      	beq.n	800a992 <find_volume+0x39a>
 800a98e:	230d      	movs	r3, #13
 800a990:	e0a8      	b.n	800aae4 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a994:	3338      	adds	r3, #56	@ 0x38
 800a996:	332c      	adds	r3, #44	@ 0x2c
 800a998:	4618      	mov	r0, r3
 800a99a:	f7fe f800 	bl	800899e <ld_dword>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a2:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a6:	69db      	ldr	r3, [r3, #28]
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9ac:	e01f      	b.n	800a9ee <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b0:	891b      	ldrh	r3, [r3, #8]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d101      	bne.n	800a9ba <find_volume+0x3c2>
 800a9b6:	230d      	movs	r3, #13
 800a9b8:	e094      	b.n	800aae4 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9c0:	441a      	add	r2, r3
 800a9c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c4:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a9c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a9ca:	2b02      	cmp	r3, #2
 800a9cc:	d103      	bne.n	800a9d6 <find_volume+0x3de>
 800a9ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d0:	69db      	ldr	r3, [r3, #28]
 800a9d2:	005b      	lsls	r3, r3, #1
 800a9d4:	e00a      	b.n	800a9ec <find_volume+0x3f4>
 800a9d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d8:	69da      	ldr	r2, [r3, #28]
 800a9da:	4613      	mov	r3, r2
 800a9dc:	005b      	lsls	r3, r3, #1
 800a9de:	4413      	add	r3, r2
 800a9e0:	085a      	lsrs	r2, r3, #1
 800a9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e4:	69db      	ldr	r3, [r3, #28]
 800a9e6:	f003 0301 	and.w	r3, r3, #1
 800a9ea:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a9ec:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a9ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f0:	6a1a      	ldr	r2, [r3, #32]
 800a9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f4:	899b      	ldrh	r3, [r3, #12]
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9fa:	440b      	add	r3, r1
 800a9fc:	3b01      	subs	r3, #1
 800a9fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800aa00:	8989      	ldrh	r1, [r1, #12]
 800aa02:	fbb3 f3f1 	udiv	r3, r3, r1
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d201      	bcs.n	800aa0e <find_volume+0x416>
 800aa0a:	230d      	movs	r3, #13
 800aa0c:	e06a      	b.n	800aae4 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800aa0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa14:	619a      	str	r2, [r3, #24]
 800aa16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa18:	699a      	ldr	r2, [r3, #24]
 800aa1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800aa1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa20:	2280      	movs	r2, #128	@ 0x80
 800aa22:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800aa24:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aa28:	2b03      	cmp	r3, #3
 800aa2a:	d149      	bne.n	800aac0 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800aa2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2e:	3338      	adds	r3, #56	@ 0x38
 800aa30:	3330      	adds	r3, #48	@ 0x30
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7fd ff9a 	bl	800896c <ld_word>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d140      	bne.n	800aac0 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800aa3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa40:	3301      	adds	r3, #1
 800aa42:	4619      	mov	r1, r3
 800aa44:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800aa46:	f7fe fa43 	bl	8008ed0 <move_window>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d137      	bne.n	800aac0 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800aa50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa52:	2200      	movs	r2, #0
 800aa54:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800aa56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa58:	3338      	adds	r3, #56	@ 0x38
 800aa5a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f7fd ff84 	bl	800896c <ld_word>
 800aa64:	4603      	mov	r3, r0
 800aa66:	461a      	mov	r2, r3
 800aa68:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d127      	bne.n	800aac0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800aa70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa72:	3338      	adds	r3, #56	@ 0x38
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7fd ff92 	bl	800899e <ld_dword>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	4a1b      	ldr	r2, [pc, #108]	@ (800aaec <find_volume+0x4f4>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d11e      	bne.n	800aac0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800aa82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa84:	3338      	adds	r3, #56	@ 0x38
 800aa86:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7fd ff87 	bl	800899e <ld_dword>
 800aa90:	4603      	mov	r3, r0
 800aa92:	4a17      	ldr	r2, [pc, #92]	@ (800aaf0 <find_volume+0x4f8>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d113      	bne.n	800aac0 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800aa98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa9a:	3338      	adds	r3, #56	@ 0x38
 800aa9c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7fd ff7c 	bl	800899e <ld_dword>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaaa:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800aaac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaae:	3338      	adds	r3, #56	@ 0x38
 800aab0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800aab4:	4618      	mov	r0, r3
 800aab6:	f7fd ff72 	bl	800899e <ld_dword>
 800aaba:	4602      	mov	r2, r0
 800aabc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aabe:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800aac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac2:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800aac6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800aac8:	4b0a      	ldr	r3, [pc, #40]	@ (800aaf4 <find_volume+0x4fc>)
 800aaca:	881b      	ldrh	r3, [r3, #0]
 800aacc:	3301      	adds	r3, #1
 800aace:	b29a      	uxth	r2, r3
 800aad0:	4b08      	ldr	r3, [pc, #32]	@ (800aaf4 <find_volume+0x4fc>)
 800aad2:	801a      	strh	r2, [r3, #0]
 800aad4:	4b07      	ldr	r3, [pc, #28]	@ (800aaf4 <find_volume+0x4fc>)
 800aad6:	881a      	ldrh	r2, [r3, #0]
 800aad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aada:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800aadc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800aade:	f7fe f98f 	bl	8008e00 <clear_lock>
#endif
	return FR_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3758      	adds	r7, #88	@ 0x58
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	41615252 	.word	0x41615252
 800aaf0:	61417272 	.word	0x61417272
 800aaf4:	20008948 	.word	0x20008948

0800aaf8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ab02:	2309      	movs	r3, #9
 800ab04:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d01c      	beq.n	800ab46 <validate+0x4e>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d018      	beq.n	800ab46 <validate+0x4e>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d013      	beq.n	800ab46 <validate+0x4e>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	889a      	ldrh	r2, [r3, #4]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	88db      	ldrh	r3, [r3, #6]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d10c      	bne.n	800ab46 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	785b      	ldrb	r3, [r3, #1]
 800ab32:	4618      	mov	r0, r3
 800ab34:	f7fd fe7a 	bl	800882c <disk_status>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	f003 0301 	and.w	r3, r3, #1
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d101      	bne.n	800ab46 <validate+0x4e>
			res = FR_OK;
 800ab42:	2300      	movs	r3, #0
 800ab44:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ab46:	7bfb      	ldrb	r3, [r7, #15]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d102      	bne.n	800ab52 <validate+0x5a>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	e000      	b.n	800ab54 <validate+0x5c>
 800ab52:	2300      	movs	r3, #0
 800ab54:	683a      	ldr	r2, [r7, #0]
 800ab56:	6013      	str	r3, [r2, #0]
	return res;
 800ab58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3710      	adds	r7, #16
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
	...

0800ab64 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b088      	sub	sp, #32
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	4613      	mov	r3, r2
 800ab70:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ab76:	f107 0310 	add.w	r3, r7, #16
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	f7ff fca2 	bl	800a4c4 <get_ldnumber>
 800ab80:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ab82:	69fb      	ldr	r3, [r7, #28]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	da01      	bge.n	800ab8c <f_mount+0x28>
 800ab88:	230b      	movs	r3, #11
 800ab8a:	e02b      	b.n	800abe4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ab8c:	4a17      	ldr	r2, [pc, #92]	@ (800abec <f_mount+0x88>)
 800ab8e:	69fb      	ldr	r3, [r7, #28]
 800ab90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab94:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ab96:	69bb      	ldr	r3, [r7, #24]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d005      	beq.n	800aba8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ab9c:	69b8      	ldr	r0, [r7, #24]
 800ab9e:	f7fe f92f 	bl	8008e00 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800aba2:	69bb      	ldr	r3, [r7, #24]
 800aba4:	2200      	movs	r2, #0
 800aba6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d002      	beq.n	800abb4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800abb4:	68fa      	ldr	r2, [r7, #12]
 800abb6:	490d      	ldr	r1, [pc, #52]	@ (800abec <f_mount+0x88>)
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d002      	beq.n	800abca <f_mount+0x66>
 800abc4:	79fb      	ldrb	r3, [r7, #7]
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d001      	beq.n	800abce <f_mount+0x6a>
 800abca:	2300      	movs	r3, #0
 800abcc:	e00a      	b.n	800abe4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800abce:	f107 010c 	add.w	r1, r7, #12
 800abd2:	f107 0308 	add.w	r3, r7, #8
 800abd6:	2200      	movs	r2, #0
 800abd8:	4618      	mov	r0, r3
 800abda:	f7ff fd0d 	bl	800a5f8 <find_volume>
 800abde:	4603      	mov	r3, r0
 800abe0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800abe2:	7dfb      	ldrb	r3, [r7, #23]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3720      	adds	r7, #32
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}
 800abec:	20008944 	.word	0x20008944

0800abf0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b09a      	sub	sp, #104	@ 0x68
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	60b9      	str	r1, [r7, #8]
 800abfa:	4613      	mov	r3, r2
 800abfc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d101      	bne.n	800ac08 <f_open+0x18>
 800ac04:	2309      	movs	r3, #9
 800ac06:	e1c7      	b.n	800af98 <f_open+0x3a8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ac08:	79fb      	ldrb	r3, [r7, #7]
 800ac0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ac0e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ac10:	79fa      	ldrb	r2, [r7, #7]
 800ac12:	f107 0110 	add.w	r1, r7, #16
 800ac16:	f107 0308 	add.w	r3, r7, #8
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7ff fcec 	bl	800a5f8 <find_volume>
 800ac20:	4603      	mov	r3, r0
 800ac22:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800ac26:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f040 81ab 	bne.w	800af86 <f_open+0x396>
		dj.obj.fs = fs;
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800ac34:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ac38:	f000 fb7c 	bl	800b334 <ff_memalloc>
 800ac3c:	65b8      	str	r0, [r7, #88]	@ 0x58
 800ac3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d101      	bne.n	800ac48 <f_open+0x58>
 800ac44:	2311      	movs	r3, #17
 800ac46:	e1a7      	b.n	800af98 <f_open+0x3a8>
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac4c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	f107 0314 	add.w	r3, r7, #20
 800ac54:	4611      	mov	r1, r2
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7ff fbbe 	bl	800a3d8 <follow_path>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ac62:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d118      	bne.n	800ac9c <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ac6a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ac6e:	b25b      	sxtb	r3, r3
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	da03      	bge.n	800ac7c <f_open+0x8c>
				res = FR_INVALID_NAME;
 800ac74:	2306      	movs	r3, #6
 800ac76:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ac7a:	e00f      	b.n	800ac9c <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ac7c:	79fb      	ldrb	r3, [r7, #7]
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	bf8c      	ite	hi
 800ac82:	2301      	movhi	r3, #1
 800ac84:	2300      	movls	r3, #0
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	461a      	mov	r2, r3
 800ac8a:	f107 0314 	add.w	r3, r7, #20
 800ac8e:	4611      	mov	r1, r2
 800ac90:	4618      	mov	r0, r3
 800ac92:	f7fd ff6d 	bl	8008b70 <chk_lock>
 800ac96:	4603      	mov	r3, r0
 800ac98:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ac9c:	79fb      	ldrb	r3, [r7, #7]
 800ac9e:	f003 031c 	and.w	r3, r3, #28
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d07f      	beq.n	800ada6 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800aca6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d017      	beq.n	800acde <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800acae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800acb2:	2b04      	cmp	r3, #4
 800acb4:	d10e      	bne.n	800acd4 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800acb6:	f7fd ffb7 	bl	8008c28 <enq_lock>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d006      	beq.n	800acce <f_open+0xde>
 800acc0:	f107 0314 	add.w	r3, r7, #20
 800acc4:	4618      	mov	r0, r3
 800acc6:	f7ff f8d7 	bl	8009e78 <dir_register>
 800acca:	4603      	mov	r3, r0
 800accc:	e000      	b.n	800acd0 <f_open+0xe0>
 800acce:	2312      	movs	r3, #18
 800acd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800acd4:	79fb      	ldrb	r3, [r7, #7]
 800acd6:	f043 0308 	orr.w	r3, r3, #8
 800acda:	71fb      	strb	r3, [r7, #7]
 800acdc:	e010      	b.n	800ad00 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800acde:	7ebb      	ldrb	r3, [r7, #26]
 800ace0:	f003 0311 	and.w	r3, r3, #17
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d003      	beq.n	800acf0 <f_open+0x100>
					res = FR_DENIED;
 800ace8:	2307      	movs	r3, #7
 800acea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800acee:	e007      	b.n	800ad00 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800acf0:	79fb      	ldrb	r3, [r7, #7]
 800acf2:	f003 0304 	and.w	r3, r3, #4
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d002      	beq.n	800ad00 <f_open+0x110>
 800acfa:	2308      	movs	r3, #8
 800acfc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ad00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d168      	bne.n	800adda <f_open+0x1ea>
 800ad08:	79fb      	ldrb	r3, [r7, #7]
 800ad0a:	f003 0308 	and.w	r3, r3, #8
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d063      	beq.n	800adda <f_open+0x1ea>
				dw = GET_FATTIME();
 800ad12:	f7fd fb3b 	bl	800838c <get_fattime>
 800ad16:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ad18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad1a:	330e      	adds	r3, #14
 800ad1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f7fd fe7b 	bl	8008a1a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ad24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad26:	3316      	adds	r3, #22
 800ad28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7fd fe75 	bl	8008a1a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ad30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad32:	330b      	adds	r3, #11
 800ad34:	2220      	movs	r2, #32
 800ad36:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ad3c:	4611      	mov	r1, r2
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7fe fe13 	bl	800996a <ld_clust>
 800ad44:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ad46:	693b      	ldr	r3, [r7, #16]
 800ad48:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	f7fe fe2b 	bl	80099a8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ad52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad54:	331c      	adds	r3, #28
 800ad56:	2100      	movs	r1, #0
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f7fd fe5e 	bl	8008a1a <st_dword>
					fs->wflag = 1;
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	2201      	movs	r2, #1
 800ad62:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ad64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d037      	beq.n	800adda <f_open+0x1ea>
						dw = fs->winsect;
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad6e:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800ad70:	f107 0314 	add.w	r3, r7, #20
 800ad74:	2200      	movs	r2, #0
 800ad76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f7fe fb53 	bl	8009424 <remove_chain>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800ad84:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d126      	bne.n	800adda <f_open+0x1ea>
							res = move_window(fs, dw);
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7fe f89d 	bl	8008ed0 <move_window>
 800ad96:	4603      	mov	r3, r0
 800ad98:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ada0:	3a01      	subs	r2, #1
 800ada2:	615a      	str	r2, [r3, #20]
 800ada4:	e019      	b.n	800adda <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ada6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d115      	bne.n	800adda <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800adae:	7ebb      	ldrb	r3, [r7, #26]
 800adb0:	f003 0310 	and.w	r3, r3, #16
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d003      	beq.n	800adc0 <f_open+0x1d0>
					res = FR_NO_FILE;
 800adb8:	2304      	movs	r3, #4
 800adba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800adbe:	e00c      	b.n	800adda <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800adc0:	79fb      	ldrb	r3, [r7, #7]
 800adc2:	f003 0302 	and.w	r3, r3, #2
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d007      	beq.n	800adda <f_open+0x1ea>
 800adca:	7ebb      	ldrb	r3, [r7, #26]
 800adcc:	f003 0301 	and.w	r3, r3, #1
 800add0:	2b00      	cmp	r3, #0
 800add2:	d002      	beq.n	800adda <f_open+0x1ea>
						res = FR_DENIED;
 800add4:	2307      	movs	r3, #7
 800add6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800adda:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d126      	bne.n	800ae30 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ade2:	79fb      	ldrb	r3, [r7, #7]
 800ade4:	f003 0308 	and.w	r3, r3, #8
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d003      	beq.n	800adf4 <f_open+0x204>
				mode |= FA_MODIFIED;
 800adec:	79fb      	ldrb	r3, [r7, #7]
 800adee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adf2:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800adfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ae02:	79fb      	ldrb	r3, [r7, #7]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	bf8c      	ite	hi
 800ae08:	2301      	movhi	r3, #1
 800ae0a:	2300      	movls	r3, #0
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	461a      	mov	r2, r3
 800ae10:	f107 0314 	add.w	r3, r7, #20
 800ae14:	4611      	mov	r1, r2
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7fd ff28 	bl	8008c6c <inc_lock>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	691b      	ldr	r3, [r3, #16]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d102      	bne.n	800ae30 <f_open+0x240>
 800ae2a:	2302      	movs	r3, #2
 800ae2c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ae30:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f040 80a3 	bne.w	800af80 <f_open+0x390>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae3e:	4611      	mov	r1, r2
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7fe fd92 	bl	800996a <ld_clust>
 800ae46:	4602      	mov	r2, r0
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ae4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae4e:	331c      	adds	r3, #28
 800ae50:	4618      	mov	r0, r3
 800ae52:	f7fd fda4 	bl	800899e <ld_dword>
 800ae56:	4602      	mov	r2, r0
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2200      	movs	r2, #0
 800ae60:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ae62:	693a      	ldr	r2, [r7, #16]
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	88da      	ldrh	r2, [r3, #6]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	79fa      	ldrb	r2, [r7, #7]
 800ae74:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2200      	movs	r2, #0
 800ae86:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	3330      	adds	r3, #48	@ 0x30
 800ae8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ae90:	2100      	movs	r1, #0
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fd fe0e 	bl	8008ab4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ae98:	79fb      	ldrb	r3, [r7, #7]
 800ae9a:	f003 0320 	and.w	r3, r3, #32
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d06e      	beq.n	800af80 <f_open+0x390>
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d06a      	beq.n	800af80 <f_open+0x390>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	68da      	ldr	r2, [r3, #12]
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	895b      	ldrh	r3, [r3, #10]
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	899b      	ldrh	r3, [r3, #12]
 800aebc:	fb02 f303 	mul.w	r3, r2, r3
 800aec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	689b      	ldr	r3, [r3, #8]
 800aec6:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aece:	e016      	b.n	800aefe <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7fe f8b8 	bl	800904a <get_fat>
 800aeda:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800aedc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aede:	2b01      	cmp	r3, #1
 800aee0:	d802      	bhi.n	800aee8 <f_open+0x2f8>
 800aee2:	2302      	movs	r3, #2
 800aee4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800aee8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aeea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aeee:	d102      	bne.n	800aef6 <f_open+0x306>
 800aef0:	2301      	movs	r3, #1
 800aef2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aef6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aefa:	1ad3      	subs	r3, r2, r3
 800aefc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aefe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af02:	2b00      	cmp	r3, #0
 800af04:	d103      	bne.n	800af0e <f_open+0x31e>
 800af06:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800af08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d8e0      	bhi.n	800aed0 <f_open+0x2e0>
				}
				fp->clust = clst;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800af12:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800af14:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d131      	bne.n	800af80 <f_open+0x390>
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	899b      	ldrh	r3, [r3, #12]
 800af20:	461a      	mov	r2, r3
 800af22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af24:	fbb3 f1f2 	udiv	r1, r3, r2
 800af28:	fb01 f202 	mul.w	r2, r1, r2
 800af2c:	1a9b      	subs	r3, r3, r2
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d026      	beq.n	800af80 <f_open+0x390>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800af36:	4618      	mov	r0, r3
 800af38:	f7fe f868 	bl	800900c <clust2sect>
 800af3c:	64b8      	str	r0, [r7, #72]	@ 0x48
 800af3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af40:	2b00      	cmp	r3, #0
 800af42:	d103      	bne.n	800af4c <f_open+0x35c>
						res = FR_INT_ERR;
 800af44:	2302      	movs	r3, #2
 800af46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800af4a:	e019      	b.n	800af80 <f_open+0x390>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	899b      	ldrh	r3, [r3, #12]
 800af50:	461a      	mov	r2, r3
 800af52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af54:	fbb3 f2f2 	udiv	r2, r3, r2
 800af58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af5a:	441a      	add	r2, r3
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	7858      	ldrb	r0, [r3, #1]
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	6a1a      	ldr	r2, [r3, #32]
 800af6e:	2301      	movs	r3, #1
 800af70:	f7fd fc9e 	bl	80088b0 <disk_read>
 800af74:	4603      	mov	r3, r0
 800af76:	2b00      	cmp	r3, #0
 800af78:	d002      	beq.n	800af80 <f_open+0x390>
 800af7a:	2301      	movs	r3, #1
 800af7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800af80:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800af82:	f000 f9e3 	bl	800b34c <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800af86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d002      	beq.n	800af94 <f_open+0x3a4>
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2200      	movs	r2, #0
 800af92:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800af94:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3768      	adds	r7, #104	@ 0x68
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b086      	sub	sp, #24
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f107 0208 	add.w	r2, r7, #8
 800afae:	4611      	mov	r1, r2
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7ff fda1 	bl	800aaf8 <validate>
 800afb6:	4603      	mov	r3, r0
 800afb8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800afba:	7dfb      	ldrb	r3, [r7, #23]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d168      	bne.n	800b092 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	7d1b      	ldrb	r3, [r3, #20]
 800afc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d062      	beq.n	800b092 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	7d1b      	ldrb	r3, [r3, #20]
 800afd0:	b25b      	sxtb	r3, r3
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	da15      	bge.n	800b002 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	7858      	ldrb	r0, [r3, #1]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6a1a      	ldr	r2, [r3, #32]
 800afe4:	2301      	movs	r3, #1
 800afe6:	f7fd fc83 	bl	80088f0 <disk_write>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d001      	beq.n	800aff4 <f_sync+0x54>
 800aff0:	2301      	movs	r3, #1
 800aff2:	e04f      	b.n	800b094 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	7d1b      	ldrb	r3, [r3, #20]
 800aff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800affc:	b2da      	uxtb	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b002:	f7fd f9c3 	bl	800838c <get_fattime>
 800b006:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b008:	68ba      	ldr	r2, [r7, #8]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b00e:	4619      	mov	r1, r3
 800b010:	4610      	mov	r0, r2
 800b012:	f7fd ff5d 	bl	8008ed0 <move_window>
 800b016:	4603      	mov	r3, r0
 800b018:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b01a:	7dfb      	ldrb	r3, [r7, #23]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d138      	bne.n	800b092 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b024:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	330b      	adds	r3, #11
 800b02a:	781a      	ldrb	r2, [r3, #0]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	330b      	adds	r3, #11
 800b030:	f042 0220 	orr.w	r2, r2, #32
 800b034:	b2d2      	uxtb	r2, r2
 800b036:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6818      	ldr	r0, [r3, #0]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	461a      	mov	r2, r3
 800b042:	68f9      	ldr	r1, [r7, #12]
 800b044:	f7fe fcb0 	bl	80099a8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	f103 021c 	add.w	r2, r3, #28
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	4619      	mov	r1, r3
 800b054:	4610      	mov	r0, r2
 800b056:	f7fd fce0 	bl	8008a1a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	3316      	adds	r3, #22
 800b05e:	6939      	ldr	r1, [r7, #16]
 800b060:	4618      	mov	r0, r3
 800b062:	f7fd fcda 	bl	8008a1a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	3312      	adds	r3, #18
 800b06a:	2100      	movs	r1, #0
 800b06c:	4618      	mov	r0, r3
 800b06e:	f7fd fcb9 	bl	80089e4 <st_word>
					fs->wflag = 1;
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	2201      	movs	r2, #1
 800b076:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fd ff56 	bl	8008f2c <sync_fs>
 800b080:	4603      	mov	r3, r0
 800b082:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	7d1b      	ldrb	r3, [r3, #20]
 800b088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b08c:	b2da      	uxtb	r2, r3
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b092:	7dfb      	ldrb	r3, [r7, #23]
}
 800b094:	4618      	mov	r0, r3
 800b096:	3718      	adds	r7, #24
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b084      	sub	sp, #16
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f7ff ff7b 	bl	800afa0 <f_sync>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b0ae:	7bfb      	ldrb	r3, [r7, #15]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d118      	bne.n	800b0e6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f107 0208 	add.w	r2, r7, #8
 800b0ba:	4611      	mov	r1, r2
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f7ff fd1b 	bl	800aaf8 <validate>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b0c6:	7bfb      	ldrb	r3, [r7, #15]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d10c      	bne.n	800b0e6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	691b      	ldr	r3, [r3, #16]
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f7fd fe59 	bl	8008d88 <dec_lock>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b0da:	7bfb      	ldrb	r3, [r7, #15]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d102      	bne.n	800b0e6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b0e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3710      	adds	r7, #16
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b087      	sub	sp, #28
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	60f8      	str	r0, [r7, #12]
 800b0f8:	60b9      	str	r1, [r7, #8]
 800b0fa:	4613      	mov	r3, r2
 800b0fc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b0fe:	2301      	movs	r3, #1
 800b100:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b102:	2300      	movs	r3, #0
 800b104:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b106:	4b1f      	ldr	r3, [pc, #124]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b108:	7a5b      	ldrb	r3, [r3, #9]
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d131      	bne.n	800b174 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b110:	4b1c      	ldr	r3, [pc, #112]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b112:	7a5b      	ldrb	r3, [r3, #9]
 800b114:	b2db      	uxtb	r3, r3
 800b116:	461a      	mov	r2, r3
 800b118:	4b1a      	ldr	r3, [pc, #104]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b11a:	2100      	movs	r1, #0
 800b11c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b11e:	4b19      	ldr	r3, [pc, #100]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b120:	7a5b      	ldrb	r3, [r3, #9]
 800b122:	b2db      	uxtb	r3, r3
 800b124:	4a17      	ldr	r2, [pc, #92]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	4413      	add	r3, r2
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b12e:	4b15      	ldr	r3, [pc, #84]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b130:	7a5b      	ldrb	r3, [r3, #9]
 800b132:	b2db      	uxtb	r3, r3
 800b134:	461a      	mov	r2, r3
 800b136:	4b13      	ldr	r3, [pc, #76]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b138:	4413      	add	r3, r2
 800b13a:	79fa      	ldrb	r2, [r7, #7]
 800b13c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b13e:	4b11      	ldr	r3, [pc, #68]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b140:	7a5b      	ldrb	r3, [r3, #9]
 800b142:	b2db      	uxtb	r3, r3
 800b144:	1c5a      	adds	r2, r3, #1
 800b146:	b2d1      	uxtb	r1, r2
 800b148:	4a0e      	ldr	r2, [pc, #56]	@ (800b184 <FATFS_LinkDriverEx+0x94>)
 800b14a:	7251      	strb	r1, [r2, #9]
 800b14c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b14e:	7dbb      	ldrb	r3, [r7, #22]
 800b150:	3330      	adds	r3, #48	@ 0x30
 800b152:	b2da      	uxtb	r2, r3
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	3301      	adds	r3, #1
 800b15c:	223a      	movs	r2, #58	@ 0x3a
 800b15e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	3302      	adds	r3, #2
 800b164:	222f      	movs	r2, #47	@ 0x2f
 800b166:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	3303      	adds	r3, #3
 800b16c:	2200      	movs	r2, #0
 800b16e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b170:	2300      	movs	r3, #0
 800b172:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b174:	7dfb      	ldrb	r3, [r7, #23]
}
 800b176:	4618      	mov	r0, r3
 800b178:	371c      	adds	r7, #28
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr
 800b182:	bf00      	nop
 800b184:	2000896c 	.word	0x2000896c

0800b188 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b192:	2200      	movs	r2, #0
 800b194:	6839      	ldr	r1, [r7, #0]
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f7ff ffaa 	bl	800b0f0 <FATFS_LinkDriverEx>
 800b19c:	4603      	mov	r3, r0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
	...

0800b1a8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	6039      	str	r1, [r7, #0]
 800b1b2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b1b4:	88fb      	ldrh	r3, [r7, #6]
 800b1b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1b8:	d802      	bhi.n	800b1c0 <ff_convert+0x18>
		c = chr;
 800b1ba:	88fb      	ldrh	r3, [r7, #6]
 800b1bc:	81fb      	strh	r3, [r7, #14]
 800b1be:	e025      	b.n	800b20c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00b      	beq.n	800b1de <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b1c6:	88fb      	ldrh	r3, [r7, #6]
 800b1c8:	2bff      	cmp	r3, #255	@ 0xff
 800b1ca:	d805      	bhi.n	800b1d8 <ff_convert+0x30>
 800b1cc:	88fb      	ldrh	r3, [r7, #6]
 800b1ce:	3b80      	subs	r3, #128	@ 0x80
 800b1d0:	4a12      	ldr	r2, [pc, #72]	@ (800b21c <ff_convert+0x74>)
 800b1d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1d6:	e000      	b.n	800b1da <ff_convert+0x32>
 800b1d8:	2300      	movs	r3, #0
 800b1da:	81fb      	strh	r3, [r7, #14]
 800b1dc:	e016      	b.n	800b20c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b1de:	2300      	movs	r3, #0
 800b1e0:	81fb      	strh	r3, [r7, #14]
 800b1e2:	e009      	b.n	800b1f8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b1e4:	89fb      	ldrh	r3, [r7, #14]
 800b1e6:	4a0d      	ldr	r2, [pc, #52]	@ (800b21c <ff_convert+0x74>)
 800b1e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1ec:	88fa      	ldrh	r2, [r7, #6]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d006      	beq.n	800b200 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b1f2:	89fb      	ldrh	r3, [r7, #14]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	81fb      	strh	r3, [r7, #14]
 800b1f8:	89fb      	ldrh	r3, [r7, #14]
 800b1fa:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1fc:	d9f2      	bls.n	800b1e4 <ff_convert+0x3c>
 800b1fe:	e000      	b.n	800b202 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b200:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b202:	89fb      	ldrh	r3, [r7, #14]
 800b204:	3380      	adds	r3, #128	@ 0x80
 800b206:	b29b      	uxth	r3, r3
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b20c:	89fb      	ldrh	r3, [r7, #14]
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3714      	adds	r7, #20
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	0800c6f4 	.word	0x0800c6f4

0800b220 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b220:	b480      	push	{r7}
 800b222:	b087      	sub	sp, #28
 800b224:	af00      	add	r7, sp, #0
 800b226:	4603      	mov	r3, r0
 800b228:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b22a:	88fb      	ldrh	r3, [r7, #6]
 800b22c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b230:	d201      	bcs.n	800b236 <ff_wtoupper+0x16>
 800b232:	4b3e      	ldr	r3, [pc, #248]	@ (800b32c <ff_wtoupper+0x10c>)
 800b234:	e000      	b.n	800b238 <ff_wtoupper+0x18>
 800b236:	4b3e      	ldr	r3, [pc, #248]	@ (800b330 <ff_wtoupper+0x110>)
 800b238:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	1c9a      	adds	r2, r3, #2
 800b23e:	617a      	str	r2, [r7, #20]
 800b240:	881b      	ldrh	r3, [r3, #0]
 800b242:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b244:	8a7b      	ldrh	r3, [r7, #18]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d068      	beq.n	800b31c <ff_wtoupper+0xfc>
 800b24a:	88fa      	ldrh	r2, [r7, #6]
 800b24c:	8a7b      	ldrh	r3, [r7, #18]
 800b24e:	429a      	cmp	r2, r3
 800b250:	d364      	bcc.n	800b31c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	1c9a      	adds	r2, r3, #2
 800b256:	617a      	str	r2, [r7, #20]
 800b258:	881b      	ldrh	r3, [r3, #0]
 800b25a:	823b      	strh	r3, [r7, #16]
 800b25c:	8a3b      	ldrh	r3, [r7, #16]
 800b25e:	0a1b      	lsrs	r3, r3, #8
 800b260:	81fb      	strh	r3, [r7, #14]
 800b262:	8a3b      	ldrh	r3, [r7, #16]
 800b264:	b2db      	uxtb	r3, r3
 800b266:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b268:	88fa      	ldrh	r2, [r7, #6]
 800b26a:	8a79      	ldrh	r1, [r7, #18]
 800b26c:	8a3b      	ldrh	r3, [r7, #16]
 800b26e:	440b      	add	r3, r1
 800b270:	429a      	cmp	r2, r3
 800b272:	da49      	bge.n	800b308 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b274:	89fb      	ldrh	r3, [r7, #14]
 800b276:	2b08      	cmp	r3, #8
 800b278:	d84f      	bhi.n	800b31a <ff_wtoupper+0xfa>
 800b27a:	a201      	add	r2, pc, #4	@ (adr r2, 800b280 <ff_wtoupper+0x60>)
 800b27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b280:	0800b2a5 	.word	0x0800b2a5
 800b284:	0800b2b7 	.word	0x0800b2b7
 800b288:	0800b2cd 	.word	0x0800b2cd
 800b28c:	0800b2d5 	.word	0x0800b2d5
 800b290:	0800b2dd 	.word	0x0800b2dd
 800b294:	0800b2e5 	.word	0x0800b2e5
 800b298:	0800b2ed 	.word	0x0800b2ed
 800b29c:	0800b2f5 	.word	0x0800b2f5
 800b2a0:	0800b2fd 	.word	0x0800b2fd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b2a4:	88fa      	ldrh	r2, [r7, #6]
 800b2a6:	8a7b      	ldrh	r3, [r7, #18]
 800b2a8:	1ad3      	subs	r3, r2, r3
 800b2aa:	005b      	lsls	r3, r3, #1
 800b2ac:	697a      	ldr	r2, [r7, #20]
 800b2ae:	4413      	add	r3, r2
 800b2b0:	881b      	ldrh	r3, [r3, #0]
 800b2b2:	80fb      	strh	r3, [r7, #6]
 800b2b4:	e027      	b.n	800b306 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b2b6:	88fa      	ldrh	r2, [r7, #6]
 800b2b8:	8a7b      	ldrh	r3, [r7, #18]
 800b2ba:	1ad3      	subs	r3, r2, r3
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	f003 0301 	and.w	r3, r3, #1
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	88fa      	ldrh	r2, [r7, #6]
 800b2c6:	1ad3      	subs	r3, r2, r3
 800b2c8:	80fb      	strh	r3, [r7, #6]
 800b2ca:	e01c      	b.n	800b306 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b2cc:	88fb      	ldrh	r3, [r7, #6]
 800b2ce:	3b10      	subs	r3, #16
 800b2d0:	80fb      	strh	r3, [r7, #6]
 800b2d2:	e018      	b.n	800b306 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b2d4:	88fb      	ldrh	r3, [r7, #6]
 800b2d6:	3b20      	subs	r3, #32
 800b2d8:	80fb      	strh	r3, [r7, #6]
 800b2da:	e014      	b.n	800b306 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b2dc:	88fb      	ldrh	r3, [r7, #6]
 800b2de:	3b30      	subs	r3, #48	@ 0x30
 800b2e0:	80fb      	strh	r3, [r7, #6]
 800b2e2:	e010      	b.n	800b306 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b2e4:	88fb      	ldrh	r3, [r7, #6]
 800b2e6:	3b1a      	subs	r3, #26
 800b2e8:	80fb      	strh	r3, [r7, #6]
 800b2ea:	e00c      	b.n	800b306 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b2ec:	88fb      	ldrh	r3, [r7, #6]
 800b2ee:	3308      	adds	r3, #8
 800b2f0:	80fb      	strh	r3, [r7, #6]
 800b2f2:	e008      	b.n	800b306 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b2f4:	88fb      	ldrh	r3, [r7, #6]
 800b2f6:	3b50      	subs	r3, #80	@ 0x50
 800b2f8:	80fb      	strh	r3, [r7, #6]
 800b2fa:	e004      	b.n	800b306 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b2fc:	88fb      	ldrh	r3, [r7, #6]
 800b2fe:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b302:	80fb      	strh	r3, [r7, #6]
 800b304:	bf00      	nop
			}
			break;
 800b306:	e008      	b.n	800b31a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b308:	89fb      	ldrh	r3, [r7, #14]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d195      	bne.n	800b23a <ff_wtoupper+0x1a>
 800b30e:	8a3b      	ldrh	r3, [r7, #16]
 800b310:	005b      	lsls	r3, r3, #1
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	4413      	add	r3, r2
 800b316:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b318:	e78f      	b.n	800b23a <ff_wtoupper+0x1a>
			break;
 800b31a:	bf00      	nop
	}

	return chr;
 800b31c:	88fb      	ldrh	r3, [r7, #6]
}
 800b31e:	4618      	mov	r0, r3
 800b320:	371c      	adds	r7, #28
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	0800c7f4 	.word	0x0800c7f4
 800b330:	0800c9e8 	.word	0x0800c9e8

0800b334 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f000 f811 	bl	800b364 <malloc>
 800b342:	4603      	mov	r3, r0
}
 800b344:	4618      	mov	r0, r3
 800b346:	3708      	adds	r7, #8
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f80d 	bl	800b374 <free>
}
 800b35a:	bf00      	nop
 800b35c:	3708      	adds	r7, #8
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}
	...

0800b364 <malloc>:
 800b364:	4b02      	ldr	r3, [pc, #8]	@ (800b370 <malloc+0xc>)
 800b366:	4601      	mov	r1, r0
 800b368:	6818      	ldr	r0, [r3, #0]
 800b36a:	f000 b82d 	b.w	800b3c8 <_malloc_r>
 800b36e:	bf00      	nop
 800b370:	2000001c 	.word	0x2000001c

0800b374 <free>:
 800b374:	4b02      	ldr	r3, [pc, #8]	@ (800b380 <free+0xc>)
 800b376:	4601      	mov	r1, r0
 800b378:	6818      	ldr	r0, [r3, #0]
 800b37a:	f000 ba29 	b.w	800b7d0 <_free_r>
 800b37e:	bf00      	nop
 800b380:	2000001c 	.word	0x2000001c

0800b384 <sbrk_aligned>:
 800b384:	b570      	push	{r4, r5, r6, lr}
 800b386:	4e0f      	ldr	r6, [pc, #60]	@ (800b3c4 <sbrk_aligned+0x40>)
 800b388:	460c      	mov	r4, r1
 800b38a:	6831      	ldr	r1, [r6, #0]
 800b38c:	4605      	mov	r5, r0
 800b38e:	b911      	cbnz	r1, 800b396 <sbrk_aligned+0x12>
 800b390:	f000 f9e0 	bl	800b754 <_sbrk_r>
 800b394:	6030      	str	r0, [r6, #0]
 800b396:	4621      	mov	r1, r4
 800b398:	4628      	mov	r0, r5
 800b39a:	f000 f9db 	bl	800b754 <_sbrk_r>
 800b39e:	1c43      	adds	r3, r0, #1
 800b3a0:	d103      	bne.n	800b3aa <sbrk_aligned+0x26>
 800b3a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	bd70      	pop	{r4, r5, r6, pc}
 800b3aa:	1cc4      	adds	r4, r0, #3
 800b3ac:	f024 0403 	bic.w	r4, r4, #3
 800b3b0:	42a0      	cmp	r0, r4
 800b3b2:	d0f8      	beq.n	800b3a6 <sbrk_aligned+0x22>
 800b3b4:	1a21      	subs	r1, r4, r0
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	f000 f9cc 	bl	800b754 <_sbrk_r>
 800b3bc:	3001      	adds	r0, #1
 800b3be:	d1f2      	bne.n	800b3a6 <sbrk_aligned+0x22>
 800b3c0:	e7ef      	b.n	800b3a2 <sbrk_aligned+0x1e>
 800b3c2:	bf00      	nop
 800b3c4:	20008978 	.word	0x20008978

0800b3c8 <_malloc_r>:
 800b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3cc:	1ccd      	adds	r5, r1, #3
 800b3ce:	f025 0503 	bic.w	r5, r5, #3
 800b3d2:	3508      	adds	r5, #8
 800b3d4:	2d0c      	cmp	r5, #12
 800b3d6:	bf38      	it	cc
 800b3d8:	250c      	movcc	r5, #12
 800b3da:	2d00      	cmp	r5, #0
 800b3dc:	4606      	mov	r6, r0
 800b3de:	db01      	blt.n	800b3e4 <_malloc_r+0x1c>
 800b3e0:	42a9      	cmp	r1, r5
 800b3e2:	d904      	bls.n	800b3ee <_malloc_r+0x26>
 800b3e4:	230c      	movs	r3, #12
 800b3e6:	6033      	str	r3, [r6, #0]
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b4c4 <_malloc_r+0xfc>
 800b3f2:	f000 f869 	bl	800b4c8 <__malloc_lock>
 800b3f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b3fa:	461c      	mov	r4, r3
 800b3fc:	bb44      	cbnz	r4, 800b450 <_malloc_r+0x88>
 800b3fe:	4629      	mov	r1, r5
 800b400:	4630      	mov	r0, r6
 800b402:	f7ff ffbf 	bl	800b384 <sbrk_aligned>
 800b406:	1c43      	adds	r3, r0, #1
 800b408:	4604      	mov	r4, r0
 800b40a:	d158      	bne.n	800b4be <_malloc_r+0xf6>
 800b40c:	f8d8 4000 	ldr.w	r4, [r8]
 800b410:	4627      	mov	r7, r4
 800b412:	2f00      	cmp	r7, #0
 800b414:	d143      	bne.n	800b49e <_malloc_r+0xd6>
 800b416:	2c00      	cmp	r4, #0
 800b418:	d04b      	beq.n	800b4b2 <_malloc_r+0xea>
 800b41a:	6823      	ldr	r3, [r4, #0]
 800b41c:	4639      	mov	r1, r7
 800b41e:	4630      	mov	r0, r6
 800b420:	eb04 0903 	add.w	r9, r4, r3
 800b424:	f000 f996 	bl	800b754 <_sbrk_r>
 800b428:	4581      	cmp	r9, r0
 800b42a:	d142      	bne.n	800b4b2 <_malloc_r+0xea>
 800b42c:	6821      	ldr	r1, [r4, #0]
 800b42e:	1a6d      	subs	r5, r5, r1
 800b430:	4629      	mov	r1, r5
 800b432:	4630      	mov	r0, r6
 800b434:	f7ff ffa6 	bl	800b384 <sbrk_aligned>
 800b438:	3001      	adds	r0, #1
 800b43a:	d03a      	beq.n	800b4b2 <_malloc_r+0xea>
 800b43c:	6823      	ldr	r3, [r4, #0]
 800b43e:	442b      	add	r3, r5
 800b440:	6023      	str	r3, [r4, #0]
 800b442:	f8d8 3000 	ldr.w	r3, [r8]
 800b446:	685a      	ldr	r2, [r3, #4]
 800b448:	bb62      	cbnz	r2, 800b4a4 <_malloc_r+0xdc>
 800b44a:	f8c8 7000 	str.w	r7, [r8]
 800b44e:	e00f      	b.n	800b470 <_malloc_r+0xa8>
 800b450:	6822      	ldr	r2, [r4, #0]
 800b452:	1b52      	subs	r2, r2, r5
 800b454:	d420      	bmi.n	800b498 <_malloc_r+0xd0>
 800b456:	2a0b      	cmp	r2, #11
 800b458:	d917      	bls.n	800b48a <_malloc_r+0xc2>
 800b45a:	1961      	adds	r1, r4, r5
 800b45c:	42a3      	cmp	r3, r4
 800b45e:	6025      	str	r5, [r4, #0]
 800b460:	bf18      	it	ne
 800b462:	6059      	strne	r1, [r3, #4]
 800b464:	6863      	ldr	r3, [r4, #4]
 800b466:	bf08      	it	eq
 800b468:	f8c8 1000 	streq.w	r1, [r8]
 800b46c:	5162      	str	r2, [r4, r5]
 800b46e:	604b      	str	r3, [r1, #4]
 800b470:	4630      	mov	r0, r6
 800b472:	f000 f82f 	bl	800b4d4 <__malloc_unlock>
 800b476:	f104 000b 	add.w	r0, r4, #11
 800b47a:	1d23      	adds	r3, r4, #4
 800b47c:	f020 0007 	bic.w	r0, r0, #7
 800b480:	1ac2      	subs	r2, r0, r3
 800b482:	bf1c      	itt	ne
 800b484:	1a1b      	subne	r3, r3, r0
 800b486:	50a3      	strne	r3, [r4, r2]
 800b488:	e7af      	b.n	800b3ea <_malloc_r+0x22>
 800b48a:	6862      	ldr	r2, [r4, #4]
 800b48c:	42a3      	cmp	r3, r4
 800b48e:	bf0c      	ite	eq
 800b490:	f8c8 2000 	streq.w	r2, [r8]
 800b494:	605a      	strne	r2, [r3, #4]
 800b496:	e7eb      	b.n	800b470 <_malloc_r+0xa8>
 800b498:	4623      	mov	r3, r4
 800b49a:	6864      	ldr	r4, [r4, #4]
 800b49c:	e7ae      	b.n	800b3fc <_malloc_r+0x34>
 800b49e:	463c      	mov	r4, r7
 800b4a0:	687f      	ldr	r7, [r7, #4]
 800b4a2:	e7b6      	b.n	800b412 <_malloc_r+0x4a>
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	42a3      	cmp	r3, r4
 800b4aa:	d1fb      	bne.n	800b4a4 <_malloc_r+0xdc>
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	6053      	str	r3, [r2, #4]
 800b4b0:	e7de      	b.n	800b470 <_malloc_r+0xa8>
 800b4b2:	230c      	movs	r3, #12
 800b4b4:	6033      	str	r3, [r6, #0]
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f000 f80c 	bl	800b4d4 <__malloc_unlock>
 800b4bc:	e794      	b.n	800b3e8 <_malloc_r+0x20>
 800b4be:	6005      	str	r5, [r0, #0]
 800b4c0:	e7d6      	b.n	800b470 <_malloc_r+0xa8>
 800b4c2:	bf00      	nop
 800b4c4:	2000897c 	.word	0x2000897c

0800b4c8 <__malloc_lock>:
 800b4c8:	4801      	ldr	r0, [pc, #4]	@ (800b4d0 <__malloc_lock+0x8>)
 800b4ca:	f000 b97e 	b.w	800b7ca <__retarget_lock_acquire_recursive>
 800b4ce:	bf00      	nop
 800b4d0:	20008abc 	.word	0x20008abc

0800b4d4 <__malloc_unlock>:
 800b4d4:	4801      	ldr	r0, [pc, #4]	@ (800b4dc <__malloc_unlock+0x8>)
 800b4d6:	f000 b979 	b.w	800b7cc <__retarget_lock_release_recursive>
 800b4da:	bf00      	nop
 800b4dc:	20008abc 	.word	0x20008abc

0800b4e0 <std>:
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	b510      	push	{r4, lr}
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	e9c0 3300 	strd	r3, r3, [r0]
 800b4ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4ee:	6083      	str	r3, [r0, #8]
 800b4f0:	8181      	strh	r1, [r0, #12]
 800b4f2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b4f4:	81c2      	strh	r2, [r0, #14]
 800b4f6:	6183      	str	r3, [r0, #24]
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	2208      	movs	r2, #8
 800b4fc:	305c      	adds	r0, #92	@ 0x5c
 800b4fe:	f000 f921 	bl	800b744 <memset>
 800b502:	4b0d      	ldr	r3, [pc, #52]	@ (800b538 <std+0x58>)
 800b504:	6263      	str	r3, [r4, #36]	@ 0x24
 800b506:	4b0d      	ldr	r3, [pc, #52]	@ (800b53c <std+0x5c>)
 800b508:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b50a:	4b0d      	ldr	r3, [pc, #52]	@ (800b540 <std+0x60>)
 800b50c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b50e:	4b0d      	ldr	r3, [pc, #52]	@ (800b544 <std+0x64>)
 800b510:	6323      	str	r3, [r4, #48]	@ 0x30
 800b512:	4b0d      	ldr	r3, [pc, #52]	@ (800b548 <std+0x68>)
 800b514:	6224      	str	r4, [r4, #32]
 800b516:	429c      	cmp	r4, r3
 800b518:	d006      	beq.n	800b528 <std+0x48>
 800b51a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b51e:	4294      	cmp	r4, r2
 800b520:	d002      	beq.n	800b528 <std+0x48>
 800b522:	33d0      	adds	r3, #208	@ 0xd0
 800b524:	429c      	cmp	r4, r3
 800b526:	d105      	bne.n	800b534 <std+0x54>
 800b528:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b52c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b530:	f000 b94a 	b.w	800b7c8 <__retarget_lock_init_recursive>
 800b534:	bd10      	pop	{r4, pc}
 800b536:	bf00      	nop
 800b538:	0800bf59 	.word	0x0800bf59
 800b53c:	0800bf7b 	.word	0x0800bf7b
 800b540:	0800bfb3 	.word	0x0800bfb3
 800b544:	0800bfd7 	.word	0x0800bfd7
 800b548:	20008980 	.word	0x20008980

0800b54c <stdio_exit_handler>:
 800b54c:	4a02      	ldr	r2, [pc, #8]	@ (800b558 <stdio_exit_handler+0xc>)
 800b54e:	4903      	ldr	r1, [pc, #12]	@ (800b55c <stdio_exit_handler+0x10>)
 800b550:	4803      	ldr	r0, [pc, #12]	@ (800b560 <stdio_exit_handler+0x14>)
 800b552:	f000 b869 	b.w	800b628 <_fwalk_sglue>
 800b556:	bf00      	nop
 800b558:	20000010 	.word	0x20000010
 800b55c:	0800bf09 	.word	0x0800bf09
 800b560:	20000020 	.word	0x20000020

0800b564 <cleanup_stdio>:
 800b564:	6841      	ldr	r1, [r0, #4]
 800b566:	4b0c      	ldr	r3, [pc, #48]	@ (800b598 <cleanup_stdio+0x34>)
 800b568:	4299      	cmp	r1, r3
 800b56a:	b510      	push	{r4, lr}
 800b56c:	4604      	mov	r4, r0
 800b56e:	d001      	beq.n	800b574 <cleanup_stdio+0x10>
 800b570:	f000 fcca 	bl	800bf08 <_fflush_r>
 800b574:	68a1      	ldr	r1, [r4, #8]
 800b576:	4b09      	ldr	r3, [pc, #36]	@ (800b59c <cleanup_stdio+0x38>)
 800b578:	4299      	cmp	r1, r3
 800b57a:	d002      	beq.n	800b582 <cleanup_stdio+0x1e>
 800b57c:	4620      	mov	r0, r4
 800b57e:	f000 fcc3 	bl	800bf08 <_fflush_r>
 800b582:	68e1      	ldr	r1, [r4, #12]
 800b584:	4b06      	ldr	r3, [pc, #24]	@ (800b5a0 <cleanup_stdio+0x3c>)
 800b586:	4299      	cmp	r1, r3
 800b588:	d004      	beq.n	800b594 <cleanup_stdio+0x30>
 800b58a:	4620      	mov	r0, r4
 800b58c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b590:	f000 bcba 	b.w	800bf08 <_fflush_r>
 800b594:	bd10      	pop	{r4, pc}
 800b596:	bf00      	nop
 800b598:	20008980 	.word	0x20008980
 800b59c:	200089e8 	.word	0x200089e8
 800b5a0:	20008a50 	.word	0x20008a50

0800b5a4 <global_stdio_init.part.0>:
 800b5a4:	b510      	push	{r4, lr}
 800b5a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b5d4 <global_stdio_init.part.0+0x30>)
 800b5a8:	4c0b      	ldr	r4, [pc, #44]	@ (800b5d8 <global_stdio_init.part.0+0x34>)
 800b5aa:	4a0c      	ldr	r2, [pc, #48]	@ (800b5dc <global_stdio_init.part.0+0x38>)
 800b5ac:	601a      	str	r2, [r3, #0]
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	2104      	movs	r1, #4
 800b5b4:	f7ff ff94 	bl	800b4e0 <std>
 800b5b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b5bc:	2201      	movs	r2, #1
 800b5be:	2109      	movs	r1, #9
 800b5c0:	f7ff ff8e 	bl	800b4e0 <std>
 800b5c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b5c8:	2202      	movs	r2, #2
 800b5ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5ce:	2112      	movs	r1, #18
 800b5d0:	f7ff bf86 	b.w	800b4e0 <std>
 800b5d4:	20008ab8 	.word	0x20008ab8
 800b5d8:	20008980 	.word	0x20008980
 800b5dc:	0800b54d 	.word	0x0800b54d

0800b5e0 <__sfp_lock_acquire>:
 800b5e0:	4801      	ldr	r0, [pc, #4]	@ (800b5e8 <__sfp_lock_acquire+0x8>)
 800b5e2:	f000 b8f2 	b.w	800b7ca <__retarget_lock_acquire_recursive>
 800b5e6:	bf00      	nop
 800b5e8:	20008abd 	.word	0x20008abd

0800b5ec <__sfp_lock_release>:
 800b5ec:	4801      	ldr	r0, [pc, #4]	@ (800b5f4 <__sfp_lock_release+0x8>)
 800b5ee:	f000 b8ed 	b.w	800b7cc <__retarget_lock_release_recursive>
 800b5f2:	bf00      	nop
 800b5f4:	20008abd 	.word	0x20008abd

0800b5f8 <__sinit>:
 800b5f8:	b510      	push	{r4, lr}
 800b5fa:	4604      	mov	r4, r0
 800b5fc:	f7ff fff0 	bl	800b5e0 <__sfp_lock_acquire>
 800b600:	6a23      	ldr	r3, [r4, #32]
 800b602:	b11b      	cbz	r3, 800b60c <__sinit+0x14>
 800b604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b608:	f7ff bff0 	b.w	800b5ec <__sfp_lock_release>
 800b60c:	4b04      	ldr	r3, [pc, #16]	@ (800b620 <__sinit+0x28>)
 800b60e:	6223      	str	r3, [r4, #32]
 800b610:	4b04      	ldr	r3, [pc, #16]	@ (800b624 <__sinit+0x2c>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d1f5      	bne.n	800b604 <__sinit+0xc>
 800b618:	f7ff ffc4 	bl	800b5a4 <global_stdio_init.part.0>
 800b61c:	e7f2      	b.n	800b604 <__sinit+0xc>
 800b61e:	bf00      	nop
 800b620:	0800b565 	.word	0x0800b565
 800b624:	20008ab8 	.word	0x20008ab8

0800b628 <_fwalk_sglue>:
 800b628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b62c:	4607      	mov	r7, r0
 800b62e:	4688      	mov	r8, r1
 800b630:	4614      	mov	r4, r2
 800b632:	2600      	movs	r6, #0
 800b634:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b638:	f1b9 0901 	subs.w	r9, r9, #1
 800b63c:	d505      	bpl.n	800b64a <_fwalk_sglue+0x22>
 800b63e:	6824      	ldr	r4, [r4, #0]
 800b640:	2c00      	cmp	r4, #0
 800b642:	d1f7      	bne.n	800b634 <_fwalk_sglue+0xc>
 800b644:	4630      	mov	r0, r6
 800b646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b64a:	89ab      	ldrh	r3, [r5, #12]
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d907      	bls.n	800b660 <_fwalk_sglue+0x38>
 800b650:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b654:	3301      	adds	r3, #1
 800b656:	d003      	beq.n	800b660 <_fwalk_sglue+0x38>
 800b658:	4629      	mov	r1, r5
 800b65a:	4638      	mov	r0, r7
 800b65c:	47c0      	blx	r8
 800b65e:	4306      	orrs	r6, r0
 800b660:	3568      	adds	r5, #104	@ 0x68
 800b662:	e7e9      	b.n	800b638 <_fwalk_sglue+0x10>

0800b664 <iprintf>:
 800b664:	b40f      	push	{r0, r1, r2, r3}
 800b666:	b507      	push	{r0, r1, r2, lr}
 800b668:	4906      	ldr	r1, [pc, #24]	@ (800b684 <iprintf+0x20>)
 800b66a:	ab04      	add	r3, sp, #16
 800b66c:	6808      	ldr	r0, [r1, #0]
 800b66e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b672:	6881      	ldr	r1, [r0, #8]
 800b674:	9301      	str	r3, [sp, #4]
 800b676:	f000 f91f 	bl	800b8b8 <_vfiprintf_r>
 800b67a:	b003      	add	sp, #12
 800b67c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b680:	b004      	add	sp, #16
 800b682:	4770      	bx	lr
 800b684:	2000001c 	.word	0x2000001c

0800b688 <_puts_r>:
 800b688:	6a03      	ldr	r3, [r0, #32]
 800b68a:	b570      	push	{r4, r5, r6, lr}
 800b68c:	6884      	ldr	r4, [r0, #8]
 800b68e:	4605      	mov	r5, r0
 800b690:	460e      	mov	r6, r1
 800b692:	b90b      	cbnz	r3, 800b698 <_puts_r+0x10>
 800b694:	f7ff ffb0 	bl	800b5f8 <__sinit>
 800b698:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b69a:	07db      	lsls	r3, r3, #31
 800b69c:	d405      	bmi.n	800b6aa <_puts_r+0x22>
 800b69e:	89a3      	ldrh	r3, [r4, #12]
 800b6a0:	0598      	lsls	r0, r3, #22
 800b6a2:	d402      	bmi.n	800b6aa <_puts_r+0x22>
 800b6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6a6:	f000 f890 	bl	800b7ca <__retarget_lock_acquire_recursive>
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	0719      	lsls	r1, r3, #28
 800b6ae:	d502      	bpl.n	800b6b6 <_puts_r+0x2e>
 800b6b0:	6923      	ldr	r3, [r4, #16]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d135      	bne.n	800b722 <_puts_r+0x9a>
 800b6b6:	4621      	mov	r1, r4
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	f000 fccf 	bl	800c05c <__swsetup_r>
 800b6be:	b380      	cbz	r0, 800b722 <_puts_r+0x9a>
 800b6c0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b6c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6c6:	07da      	lsls	r2, r3, #31
 800b6c8:	d405      	bmi.n	800b6d6 <_puts_r+0x4e>
 800b6ca:	89a3      	ldrh	r3, [r4, #12]
 800b6cc:	059b      	lsls	r3, r3, #22
 800b6ce:	d402      	bmi.n	800b6d6 <_puts_r+0x4e>
 800b6d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6d2:	f000 f87b 	bl	800b7cc <__retarget_lock_release_recursive>
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	bd70      	pop	{r4, r5, r6, pc}
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	da04      	bge.n	800b6e8 <_puts_r+0x60>
 800b6de:	69a2      	ldr	r2, [r4, #24]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	dc17      	bgt.n	800b714 <_puts_r+0x8c>
 800b6e4:	290a      	cmp	r1, #10
 800b6e6:	d015      	beq.n	800b714 <_puts_r+0x8c>
 800b6e8:	6823      	ldr	r3, [r4, #0]
 800b6ea:	1c5a      	adds	r2, r3, #1
 800b6ec:	6022      	str	r2, [r4, #0]
 800b6ee:	7019      	strb	r1, [r3, #0]
 800b6f0:	68a3      	ldr	r3, [r4, #8]
 800b6f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	60a3      	str	r3, [r4, #8]
 800b6fa:	2900      	cmp	r1, #0
 800b6fc:	d1ed      	bne.n	800b6da <_puts_r+0x52>
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	da11      	bge.n	800b726 <_puts_r+0x9e>
 800b702:	4622      	mov	r2, r4
 800b704:	210a      	movs	r1, #10
 800b706:	4628      	mov	r0, r5
 800b708:	f000 fc69 	bl	800bfde <__swbuf_r>
 800b70c:	3001      	adds	r0, #1
 800b70e:	d0d7      	beq.n	800b6c0 <_puts_r+0x38>
 800b710:	250a      	movs	r5, #10
 800b712:	e7d7      	b.n	800b6c4 <_puts_r+0x3c>
 800b714:	4622      	mov	r2, r4
 800b716:	4628      	mov	r0, r5
 800b718:	f000 fc61 	bl	800bfde <__swbuf_r>
 800b71c:	3001      	adds	r0, #1
 800b71e:	d1e7      	bne.n	800b6f0 <_puts_r+0x68>
 800b720:	e7ce      	b.n	800b6c0 <_puts_r+0x38>
 800b722:	3e01      	subs	r6, #1
 800b724:	e7e4      	b.n	800b6f0 <_puts_r+0x68>
 800b726:	6823      	ldr	r3, [r4, #0]
 800b728:	1c5a      	adds	r2, r3, #1
 800b72a:	6022      	str	r2, [r4, #0]
 800b72c:	220a      	movs	r2, #10
 800b72e:	701a      	strb	r2, [r3, #0]
 800b730:	e7ee      	b.n	800b710 <_puts_r+0x88>
	...

0800b734 <puts>:
 800b734:	4b02      	ldr	r3, [pc, #8]	@ (800b740 <puts+0xc>)
 800b736:	4601      	mov	r1, r0
 800b738:	6818      	ldr	r0, [r3, #0]
 800b73a:	f7ff bfa5 	b.w	800b688 <_puts_r>
 800b73e:	bf00      	nop
 800b740:	2000001c 	.word	0x2000001c

0800b744 <memset>:
 800b744:	4402      	add	r2, r0
 800b746:	4603      	mov	r3, r0
 800b748:	4293      	cmp	r3, r2
 800b74a:	d100      	bne.n	800b74e <memset+0xa>
 800b74c:	4770      	bx	lr
 800b74e:	f803 1b01 	strb.w	r1, [r3], #1
 800b752:	e7f9      	b.n	800b748 <memset+0x4>

0800b754 <_sbrk_r>:
 800b754:	b538      	push	{r3, r4, r5, lr}
 800b756:	4d06      	ldr	r5, [pc, #24]	@ (800b770 <_sbrk_r+0x1c>)
 800b758:	2300      	movs	r3, #0
 800b75a:	4604      	mov	r4, r0
 800b75c:	4608      	mov	r0, r1
 800b75e:	602b      	str	r3, [r5, #0]
 800b760:	f7f6 f828 	bl	80017b4 <_sbrk>
 800b764:	1c43      	adds	r3, r0, #1
 800b766:	d102      	bne.n	800b76e <_sbrk_r+0x1a>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	b103      	cbz	r3, 800b76e <_sbrk_r+0x1a>
 800b76c:	6023      	str	r3, [r4, #0]
 800b76e:	bd38      	pop	{r3, r4, r5, pc}
 800b770:	20008ac0 	.word	0x20008ac0

0800b774 <__errno>:
 800b774:	4b01      	ldr	r3, [pc, #4]	@ (800b77c <__errno+0x8>)
 800b776:	6818      	ldr	r0, [r3, #0]
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	2000001c 	.word	0x2000001c

0800b780 <__libc_init_array>:
 800b780:	b570      	push	{r4, r5, r6, lr}
 800b782:	4d0d      	ldr	r5, [pc, #52]	@ (800b7b8 <__libc_init_array+0x38>)
 800b784:	4c0d      	ldr	r4, [pc, #52]	@ (800b7bc <__libc_init_array+0x3c>)
 800b786:	1b64      	subs	r4, r4, r5
 800b788:	10a4      	asrs	r4, r4, #2
 800b78a:	2600      	movs	r6, #0
 800b78c:	42a6      	cmp	r6, r4
 800b78e:	d109      	bne.n	800b7a4 <__libc_init_array+0x24>
 800b790:	4d0b      	ldr	r5, [pc, #44]	@ (800b7c0 <__libc_init_array+0x40>)
 800b792:	4c0c      	ldr	r4, [pc, #48]	@ (800b7c4 <__libc_init_array+0x44>)
 800b794:	f000 fd82 	bl	800c29c <_init>
 800b798:	1b64      	subs	r4, r4, r5
 800b79a:	10a4      	asrs	r4, r4, #2
 800b79c:	2600      	movs	r6, #0
 800b79e:	42a6      	cmp	r6, r4
 800b7a0:	d105      	bne.n	800b7ae <__libc_init_array+0x2e>
 800b7a2:	bd70      	pop	{r4, r5, r6, pc}
 800b7a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7a8:	4798      	blx	r3
 800b7aa:	3601      	adds	r6, #1
 800b7ac:	e7ee      	b.n	800b78c <__libc_init_array+0xc>
 800b7ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7b2:	4798      	blx	r3
 800b7b4:	3601      	adds	r6, #1
 800b7b6:	e7f2      	b.n	800b79e <__libc_init_array+0x1e>
 800b7b8:	0800cae0 	.word	0x0800cae0
 800b7bc:	0800cae0 	.word	0x0800cae0
 800b7c0:	0800cae0 	.word	0x0800cae0
 800b7c4:	0800cae4 	.word	0x0800cae4

0800b7c8 <__retarget_lock_init_recursive>:
 800b7c8:	4770      	bx	lr

0800b7ca <__retarget_lock_acquire_recursive>:
 800b7ca:	4770      	bx	lr

0800b7cc <__retarget_lock_release_recursive>:
 800b7cc:	4770      	bx	lr
	...

0800b7d0 <_free_r>:
 800b7d0:	b538      	push	{r3, r4, r5, lr}
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	2900      	cmp	r1, #0
 800b7d6:	d041      	beq.n	800b85c <_free_r+0x8c>
 800b7d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7dc:	1f0c      	subs	r4, r1, #4
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	bfb8      	it	lt
 800b7e2:	18e4      	addlt	r4, r4, r3
 800b7e4:	f7ff fe70 	bl	800b4c8 <__malloc_lock>
 800b7e8:	4a1d      	ldr	r2, [pc, #116]	@ (800b860 <_free_r+0x90>)
 800b7ea:	6813      	ldr	r3, [r2, #0]
 800b7ec:	b933      	cbnz	r3, 800b7fc <_free_r+0x2c>
 800b7ee:	6063      	str	r3, [r4, #4]
 800b7f0:	6014      	str	r4, [r2, #0]
 800b7f2:	4628      	mov	r0, r5
 800b7f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7f8:	f7ff be6c 	b.w	800b4d4 <__malloc_unlock>
 800b7fc:	42a3      	cmp	r3, r4
 800b7fe:	d908      	bls.n	800b812 <_free_r+0x42>
 800b800:	6820      	ldr	r0, [r4, #0]
 800b802:	1821      	adds	r1, r4, r0
 800b804:	428b      	cmp	r3, r1
 800b806:	bf01      	itttt	eq
 800b808:	6819      	ldreq	r1, [r3, #0]
 800b80a:	685b      	ldreq	r3, [r3, #4]
 800b80c:	1809      	addeq	r1, r1, r0
 800b80e:	6021      	streq	r1, [r4, #0]
 800b810:	e7ed      	b.n	800b7ee <_free_r+0x1e>
 800b812:	461a      	mov	r2, r3
 800b814:	685b      	ldr	r3, [r3, #4]
 800b816:	b10b      	cbz	r3, 800b81c <_free_r+0x4c>
 800b818:	42a3      	cmp	r3, r4
 800b81a:	d9fa      	bls.n	800b812 <_free_r+0x42>
 800b81c:	6811      	ldr	r1, [r2, #0]
 800b81e:	1850      	adds	r0, r2, r1
 800b820:	42a0      	cmp	r0, r4
 800b822:	d10b      	bne.n	800b83c <_free_r+0x6c>
 800b824:	6820      	ldr	r0, [r4, #0]
 800b826:	4401      	add	r1, r0
 800b828:	1850      	adds	r0, r2, r1
 800b82a:	4283      	cmp	r3, r0
 800b82c:	6011      	str	r1, [r2, #0]
 800b82e:	d1e0      	bne.n	800b7f2 <_free_r+0x22>
 800b830:	6818      	ldr	r0, [r3, #0]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	6053      	str	r3, [r2, #4]
 800b836:	4408      	add	r0, r1
 800b838:	6010      	str	r0, [r2, #0]
 800b83a:	e7da      	b.n	800b7f2 <_free_r+0x22>
 800b83c:	d902      	bls.n	800b844 <_free_r+0x74>
 800b83e:	230c      	movs	r3, #12
 800b840:	602b      	str	r3, [r5, #0]
 800b842:	e7d6      	b.n	800b7f2 <_free_r+0x22>
 800b844:	6820      	ldr	r0, [r4, #0]
 800b846:	1821      	adds	r1, r4, r0
 800b848:	428b      	cmp	r3, r1
 800b84a:	bf04      	itt	eq
 800b84c:	6819      	ldreq	r1, [r3, #0]
 800b84e:	685b      	ldreq	r3, [r3, #4]
 800b850:	6063      	str	r3, [r4, #4]
 800b852:	bf04      	itt	eq
 800b854:	1809      	addeq	r1, r1, r0
 800b856:	6021      	streq	r1, [r4, #0]
 800b858:	6054      	str	r4, [r2, #4]
 800b85a:	e7ca      	b.n	800b7f2 <_free_r+0x22>
 800b85c:	bd38      	pop	{r3, r4, r5, pc}
 800b85e:	bf00      	nop
 800b860:	2000897c 	.word	0x2000897c

0800b864 <__sfputc_r>:
 800b864:	6893      	ldr	r3, [r2, #8]
 800b866:	3b01      	subs	r3, #1
 800b868:	2b00      	cmp	r3, #0
 800b86a:	b410      	push	{r4}
 800b86c:	6093      	str	r3, [r2, #8]
 800b86e:	da08      	bge.n	800b882 <__sfputc_r+0x1e>
 800b870:	6994      	ldr	r4, [r2, #24]
 800b872:	42a3      	cmp	r3, r4
 800b874:	db01      	blt.n	800b87a <__sfputc_r+0x16>
 800b876:	290a      	cmp	r1, #10
 800b878:	d103      	bne.n	800b882 <__sfputc_r+0x1e>
 800b87a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b87e:	f000 bbae 	b.w	800bfde <__swbuf_r>
 800b882:	6813      	ldr	r3, [r2, #0]
 800b884:	1c58      	adds	r0, r3, #1
 800b886:	6010      	str	r0, [r2, #0]
 800b888:	7019      	strb	r1, [r3, #0]
 800b88a:	4608      	mov	r0, r1
 800b88c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b890:	4770      	bx	lr

0800b892 <__sfputs_r>:
 800b892:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b894:	4606      	mov	r6, r0
 800b896:	460f      	mov	r7, r1
 800b898:	4614      	mov	r4, r2
 800b89a:	18d5      	adds	r5, r2, r3
 800b89c:	42ac      	cmp	r4, r5
 800b89e:	d101      	bne.n	800b8a4 <__sfputs_r+0x12>
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	e007      	b.n	800b8b4 <__sfputs_r+0x22>
 800b8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8a8:	463a      	mov	r2, r7
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f7ff ffda 	bl	800b864 <__sfputc_r>
 800b8b0:	1c43      	adds	r3, r0, #1
 800b8b2:	d1f3      	bne.n	800b89c <__sfputs_r+0xa>
 800b8b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b8b8 <_vfiprintf_r>:
 800b8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8bc:	460d      	mov	r5, r1
 800b8be:	b09d      	sub	sp, #116	@ 0x74
 800b8c0:	4614      	mov	r4, r2
 800b8c2:	4698      	mov	r8, r3
 800b8c4:	4606      	mov	r6, r0
 800b8c6:	b118      	cbz	r0, 800b8d0 <_vfiprintf_r+0x18>
 800b8c8:	6a03      	ldr	r3, [r0, #32]
 800b8ca:	b90b      	cbnz	r3, 800b8d0 <_vfiprintf_r+0x18>
 800b8cc:	f7ff fe94 	bl	800b5f8 <__sinit>
 800b8d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8d2:	07d9      	lsls	r1, r3, #31
 800b8d4:	d405      	bmi.n	800b8e2 <_vfiprintf_r+0x2a>
 800b8d6:	89ab      	ldrh	r3, [r5, #12]
 800b8d8:	059a      	lsls	r2, r3, #22
 800b8da:	d402      	bmi.n	800b8e2 <_vfiprintf_r+0x2a>
 800b8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8de:	f7ff ff74 	bl	800b7ca <__retarget_lock_acquire_recursive>
 800b8e2:	89ab      	ldrh	r3, [r5, #12]
 800b8e4:	071b      	lsls	r3, r3, #28
 800b8e6:	d501      	bpl.n	800b8ec <_vfiprintf_r+0x34>
 800b8e8:	692b      	ldr	r3, [r5, #16]
 800b8ea:	b99b      	cbnz	r3, 800b914 <_vfiprintf_r+0x5c>
 800b8ec:	4629      	mov	r1, r5
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f000 fbb4 	bl	800c05c <__swsetup_r>
 800b8f4:	b170      	cbz	r0, 800b914 <_vfiprintf_r+0x5c>
 800b8f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8f8:	07dc      	lsls	r4, r3, #31
 800b8fa:	d504      	bpl.n	800b906 <_vfiprintf_r+0x4e>
 800b8fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b900:	b01d      	add	sp, #116	@ 0x74
 800b902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b906:	89ab      	ldrh	r3, [r5, #12]
 800b908:	0598      	lsls	r0, r3, #22
 800b90a:	d4f7      	bmi.n	800b8fc <_vfiprintf_r+0x44>
 800b90c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b90e:	f7ff ff5d 	bl	800b7cc <__retarget_lock_release_recursive>
 800b912:	e7f3      	b.n	800b8fc <_vfiprintf_r+0x44>
 800b914:	2300      	movs	r3, #0
 800b916:	9309      	str	r3, [sp, #36]	@ 0x24
 800b918:	2320      	movs	r3, #32
 800b91a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b91e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b922:	2330      	movs	r3, #48	@ 0x30
 800b924:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bad4 <_vfiprintf_r+0x21c>
 800b928:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b92c:	f04f 0901 	mov.w	r9, #1
 800b930:	4623      	mov	r3, r4
 800b932:	469a      	mov	sl, r3
 800b934:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b938:	b10a      	cbz	r2, 800b93e <_vfiprintf_r+0x86>
 800b93a:	2a25      	cmp	r2, #37	@ 0x25
 800b93c:	d1f9      	bne.n	800b932 <_vfiprintf_r+0x7a>
 800b93e:	ebba 0b04 	subs.w	fp, sl, r4
 800b942:	d00b      	beq.n	800b95c <_vfiprintf_r+0xa4>
 800b944:	465b      	mov	r3, fp
 800b946:	4622      	mov	r2, r4
 800b948:	4629      	mov	r1, r5
 800b94a:	4630      	mov	r0, r6
 800b94c:	f7ff ffa1 	bl	800b892 <__sfputs_r>
 800b950:	3001      	adds	r0, #1
 800b952:	f000 80a7 	beq.w	800baa4 <_vfiprintf_r+0x1ec>
 800b956:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b958:	445a      	add	r2, fp
 800b95a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b95c:	f89a 3000 	ldrb.w	r3, [sl]
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 809f 	beq.w	800baa4 <_vfiprintf_r+0x1ec>
 800b966:	2300      	movs	r3, #0
 800b968:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b96c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b970:	f10a 0a01 	add.w	sl, sl, #1
 800b974:	9304      	str	r3, [sp, #16]
 800b976:	9307      	str	r3, [sp, #28]
 800b978:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b97c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b97e:	4654      	mov	r4, sl
 800b980:	2205      	movs	r2, #5
 800b982:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b986:	4853      	ldr	r0, [pc, #332]	@ (800bad4 <_vfiprintf_r+0x21c>)
 800b988:	f7f4 fc42 	bl	8000210 <memchr>
 800b98c:	9a04      	ldr	r2, [sp, #16]
 800b98e:	b9d8      	cbnz	r0, 800b9c8 <_vfiprintf_r+0x110>
 800b990:	06d1      	lsls	r1, r2, #27
 800b992:	bf44      	itt	mi
 800b994:	2320      	movmi	r3, #32
 800b996:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b99a:	0713      	lsls	r3, r2, #28
 800b99c:	bf44      	itt	mi
 800b99e:	232b      	movmi	r3, #43	@ 0x2b
 800b9a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b9a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9aa:	d015      	beq.n	800b9d8 <_vfiprintf_r+0x120>
 800b9ac:	9a07      	ldr	r2, [sp, #28]
 800b9ae:	4654      	mov	r4, sl
 800b9b0:	2000      	movs	r0, #0
 800b9b2:	f04f 0c0a 	mov.w	ip, #10
 800b9b6:	4621      	mov	r1, r4
 800b9b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9bc:	3b30      	subs	r3, #48	@ 0x30
 800b9be:	2b09      	cmp	r3, #9
 800b9c0:	d94b      	bls.n	800ba5a <_vfiprintf_r+0x1a2>
 800b9c2:	b1b0      	cbz	r0, 800b9f2 <_vfiprintf_r+0x13a>
 800b9c4:	9207      	str	r2, [sp, #28]
 800b9c6:	e014      	b.n	800b9f2 <_vfiprintf_r+0x13a>
 800b9c8:	eba0 0308 	sub.w	r3, r0, r8
 800b9cc:	fa09 f303 	lsl.w	r3, r9, r3
 800b9d0:	4313      	orrs	r3, r2
 800b9d2:	9304      	str	r3, [sp, #16]
 800b9d4:	46a2      	mov	sl, r4
 800b9d6:	e7d2      	b.n	800b97e <_vfiprintf_r+0xc6>
 800b9d8:	9b03      	ldr	r3, [sp, #12]
 800b9da:	1d19      	adds	r1, r3, #4
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	9103      	str	r1, [sp, #12]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	bfbb      	ittet	lt
 800b9e4:	425b      	neglt	r3, r3
 800b9e6:	f042 0202 	orrlt.w	r2, r2, #2
 800b9ea:	9307      	strge	r3, [sp, #28]
 800b9ec:	9307      	strlt	r3, [sp, #28]
 800b9ee:	bfb8      	it	lt
 800b9f0:	9204      	strlt	r2, [sp, #16]
 800b9f2:	7823      	ldrb	r3, [r4, #0]
 800b9f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9f6:	d10a      	bne.n	800ba0e <_vfiprintf_r+0x156>
 800b9f8:	7863      	ldrb	r3, [r4, #1]
 800b9fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9fc:	d132      	bne.n	800ba64 <_vfiprintf_r+0x1ac>
 800b9fe:	9b03      	ldr	r3, [sp, #12]
 800ba00:	1d1a      	adds	r2, r3, #4
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	9203      	str	r2, [sp, #12]
 800ba06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba0a:	3402      	adds	r4, #2
 800ba0c:	9305      	str	r3, [sp, #20]
 800ba0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bae4 <_vfiprintf_r+0x22c>
 800ba12:	7821      	ldrb	r1, [r4, #0]
 800ba14:	2203      	movs	r2, #3
 800ba16:	4650      	mov	r0, sl
 800ba18:	f7f4 fbfa 	bl	8000210 <memchr>
 800ba1c:	b138      	cbz	r0, 800ba2e <_vfiprintf_r+0x176>
 800ba1e:	9b04      	ldr	r3, [sp, #16]
 800ba20:	eba0 000a 	sub.w	r0, r0, sl
 800ba24:	2240      	movs	r2, #64	@ 0x40
 800ba26:	4082      	lsls	r2, r0
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	3401      	adds	r4, #1
 800ba2c:	9304      	str	r3, [sp, #16]
 800ba2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba32:	4829      	ldr	r0, [pc, #164]	@ (800bad8 <_vfiprintf_r+0x220>)
 800ba34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba38:	2206      	movs	r2, #6
 800ba3a:	f7f4 fbe9 	bl	8000210 <memchr>
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	d03f      	beq.n	800bac2 <_vfiprintf_r+0x20a>
 800ba42:	4b26      	ldr	r3, [pc, #152]	@ (800badc <_vfiprintf_r+0x224>)
 800ba44:	bb1b      	cbnz	r3, 800ba8e <_vfiprintf_r+0x1d6>
 800ba46:	9b03      	ldr	r3, [sp, #12]
 800ba48:	3307      	adds	r3, #7
 800ba4a:	f023 0307 	bic.w	r3, r3, #7
 800ba4e:	3308      	adds	r3, #8
 800ba50:	9303      	str	r3, [sp, #12]
 800ba52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba54:	443b      	add	r3, r7
 800ba56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba58:	e76a      	b.n	800b930 <_vfiprintf_r+0x78>
 800ba5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba5e:	460c      	mov	r4, r1
 800ba60:	2001      	movs	r0, #1
 800ba62:	e7a8      	b.n	800b9b6 <_vfiprintf_r+0xfe>
 800ba64:	2300      	movs	r3, #0
 800ba66:	3401      	adds	r4, #1
 800ba68:	9305      	str	r3, [sp, #20]
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	f04f 0c0a 	mov.w	ip, #10
 800ba70:	4620      	mov	r0, r4
 800ba72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba76:	3a30      	subs	r2, #48	@ 0x30
 800ba78:	2a09      	cmp	r2, #9
 800ba7a:	d903      	bls.n	800ba84 <_vfiprintf_r+0x1cc>
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d0c6      	beq.n	800ba0e <_vfiprintf_r+0x156>
 800ba80:	9105      	str	r1, [sp, #20]
 800ba82:	e7c4      	b.n	800ba0e <_vfiprintf_r+0x156>
 800ba84:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba88:	4604      	mov	r4, r0
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	e7f0      	b.n	800ba70 <_vfiprintf_r+0x1b8>
 800ba8e:	ab03      	add	r3, sp, #12
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	462a      	mov	r2, r5
 800ba94:	4b12      	ldr	r3, [pc, #72]	@ (800bae0 <_vfiprintf_r+0x228>)
 800ba96:	a904      	add	r1, sp, #16
 800ba98:	4630      	mov	r0, r6
 800ba9a:	f3af 8000 	nop.w
 800ba9e:	4607      	mov	r7, r0
 800baa0:	1c78      	adds	r0, r7, #1
 800baa2:	d1d6      	bne.n	800ba52 <_vfiprintf_r+0x19a>
 800baa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baa6:	07d9      	lsls	r1, r3, #31
 800baa8:	d405      	bmi.n	800bab6 <_vfiprintf_r+0x1fe>
 800baaa:	89ab      	ldrh	r3, [r5, #12]
 800baac:	059a      	lsls	r2, r3, #22
 800baae:	d402      	bmi.n	800bab6 <_vfiprintf_r+0x1fe>
 800bab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bab2:	f7ff fe8b 	bl	800b7cc <__retarget_lock_release_recursive>
 800bab6:	89ab      	ldrh	r3, [r5, #12]
 800bab8:	065b      	lsls	r3, r3, #25
 800baba:	f53f af1f 	bmi.w	800b8fc <_vfiprintf_r+0x44>
 800babe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bac0:	e71e      	b.n	800b900 <_vfiprintf_r+0x48>
 800bac2:	ab03      	add	r3, sp, #12
 800bac4:	9300      	str	r3, [sp, #0]
 800bac6:	462a      	mov	r2, r5
 800bac8:	4b05      	ldr	r3, [pc, #20]	@ (800bae0 <_vfiprintf_r+0x228>)
 800baca:	a904      	add	r1, sp, #16
 800bacc:	4630      	mov	r0, r6
 800bace:	f000 f879 	bl	800bbc4 <_printf_i>
 800bad2:	e7e4      	b.n	800ba9e <_vfiprintf_r+0x1e6>
 800bad4:	0800caa4 	.word	0x0800caa4
 800bad8:	0800caae 	.word	0x0800caae
 800badc:	00000000 	.word	0x00000000
 800bae0:	0800b893 	.word	0x0800b893
 800bae4:	0800caaa 	.word	0x0800caaa

0800bae8 <_printf_common>:
 800bae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baec:	4616      	mov	r6, r2
 800baee:	4698      	mov	r8, r3
 800baf0:	688a      	ldr	r2, [r1, #8]
 800baf2:	690b      	ldr	r3, [r1, #16]
 800baf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800baf8:	4293      	cmp	r3, r2
 800bafa:	bfb8      	it	lt
 800bafc:	4613      	movlt	r3, r2
 800bafe:	6033      	str	r3, [r6, #0]
 800bb00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb04:	4607      	mov	r7, r0
 800bb06:	460c      	mov	r4, r1
 800bb08:	b10a      	cbz	r2, 800bb0e <_printf_common+0x26>
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	6033      	str	r3, [r6, #0]
 800bb0e:	6823      	ldr	r3, [r4, #0]
 800bb10:	0699      	lsls	r1, r3, #26
 800bb12:	bf42      	ittt	mi
 800bb14:	6833      	ldrmi	r3, [r6, #0]
 800bb16:	3302      	addmi	r3, #2
 800bb18:	6033      	strmi	r3, [r6, #0]
 800bb1a:	6825      	ldr	r5, [r4, #0]
 800bb1c:	f015 0506 	ands.w	r5, r5, #6
 800bb20:	d106      	bne.n	800bb30 <_printf_common+0x48>
 800bb22:	f104 0a19 	add.w	sl, r4, #25
 800bb26:	68e3      	ldr	r3, [r4, #12]
 800bb28:	6832      	ldr	r2, [r6, #0]
 800bb2a:	1a9b      	subs	r3, r3, r2
 800bb2c:	42ab      	cmp	r3, r5
 800bb2e:	dc26      	bgt.n	800bb7e <_printf_common+0x96>
 800bb30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb34:	6822      	ldr	r2, [r4, #0]
 800bb36:	3b00      	subs	r3, #0
 800bb38:	bf18      	it	ne
 800bb3a:	2301      	movne	r3, #1
 800bb3c:	0692      	lsls	r2, r2, #26
 800bb3e:	d42b      	bmi.n	800bb98 <_printf_common+0xb0>
 800bb40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb44:	4641      	mov	r1, r8
 800bb46:	4638      	mov	r0, r7
 800bb48:	47c8      	blx	r9
 800bb4a:	3001      	adds	r0, #1
 800bb4c:	d01e      	beq.n	800bb8c <_printf_common+0xa4>
 800bb4e:	6823      	ldr	r3, [r4, #0]
 800bb50:	6922      	ldr	r2, [r4, #16]
 800bb52:	f003 0306 	and.w	r3, r3, #6
 800bb56:	2b04      	cmp	r3, #4
 800bb58:	bf02      	ittt	eq
 800bb5a:	68e5      	ldreq	r5, [r4, #12]
 800bb5c:	6833      	ldreq	r3, [r6, #0]
 800bb5e:	1aed      	subeq	r5, r5, r3
 800bb60:	68a3      	ldr	r3, [r4, #8]
 800bb62:	bf0c      	ite	eq
 800bb64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb68:	2500      	movne	r5, #0
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	bfc4      	itt	gt
 800bb6e:	1a9b      	subgt	r3, r3, r2
 800bb70:	18ed      	addgt	r5, r5, r3
 800bb72:	2600      	movs	r6, #0
 800bb74:	341a      	adds	r4, #26
 800bb76:	42b5      	cmp	r5, r6
 800bb78:	d11a      	bne.n	800bbb0 <_printf_common+0xc8>
 800bb7a:	2000      	movs	r0, #0
 800bb7c:	e008      	b.n	800bb90 <_printf_common+0xa8>
 800bb7e:	2301      	movs	r3, #1
 800bb80:	4652      	mov	r2, sl
 800bb82:	4641      	mov	r1, r8
 800bb84:	4638      	mov	r0, r7
 800bb86:	47c8      	blx	r9
 800bb88:	3001      	adds	r0, #1
 800bb8a:	d103      	bne.n	800bb94 <_printf_common+0xac>
 800bb8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb94:	3501      	adds	r5, #1
 800bb96:	e7c6      	b.n	800bb26 <_printf_common+0x3e>
 800bb98:	18e1      	adds	r1, r4, r3
 800bb9a:	1c5a      	adds	r2, r3, #1
 800bb9c:	2030      	movs	r0, #48	@ 0x30
 800bb9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bba2:	4422      	add	r2, r4
 800bba4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bba8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bbac:	3302      	adds	r3, #2
 800bbae:	e7c7      	b.n	800bb40 <_printf_common+0x58>
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	4622      	mov	r2, r4
 800bbb4:	4641      	mov	r1, r8
 800bbb6:	4638      	mov	r0, r7
 800bbb8:	47c8      	blx	r9
 800bbba:	3001      	adds	r0, #1
 800bbbc:	d0e6      	beq.n	800bb8c <_printf_common+0xa4>
 800bbbe:	3601      	adds	r6, #1
 800bbc0:	e7d9      	b.n	800bb76 <_printf_common+0x8e>
	...

0800bbc4 <_printf_i>:
 800bbc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc8:	7e0f      	ldrb	r7, [r1, #24]
 800bbca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbcc:	2f78      	cmp	r7, #120	@ 0x78
 800bbce:	4691      	mov	r9, r2
 800bbd0:	4680      	mov	r8, r0
 800bbd2:	460c      	mov	r4, r1
 800bbd4:	469a      	mov	sl, r3
 800bbd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbda:	d807      	bhi.n	800bbec <_printf_i+0x28>
 800bbdc:	2f62      	cmp	r7, #98	@ 0x62
 800bbde:	d80a      	bhi.n	800bbf6 <_printf_i+0x32>
 800bbe0:	2f00      	cmp	r7, #0
 800bbe2:	f000 80d1 	beq.w	800bd88 <_printf_i+0x1c4>
 800bbe6:	2f58      	cmp	r7, #88	@ 0x58
 800bbe8:	f000 80b8 	beq.w	800bd5c <_printf_i+0x198>
 800bbec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bbf4:	e03a      	b.n	800bc6c <_printf_i+0xa8>
 800bbf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bbfa:	2b15      	cmp	r3, #21
 800bbfc:	d8f6      	bhi.n	800bbec <_printf_i+0x28>
 800bbfe:	a101      	add	r1, pc, #4	@ (adr r1, 800bc04 <_printf_i+0x40>)
 800bc00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc04:	0800bc5d 	.word	0x0800bc5d
 800bc08:	0800bc71 	.word	0x0800bc71
 800bc0c:	0800bbed 	.word	0x0800bbed
 800bc10:	0800bbed 	.word	0x0800bbed
 800bc14:	0800bbed 	.word	0x0800bbed
 800bc18:	0800bbed 	.word	0x0800bbed
 800bc1c:	0800bc71 	.word	0x0800bc71
 800bc20:	0800bbed 	.word	0x0800bbed
 800bc24:	0800bbed 	.word	0x0800bbed
 800bc28:	0800bbed 	.word	0x0800bbed
 800bc2c:	0800bbed 	.word	0x0800bbed
 800bc30:	0800bd6f 	.word	0x0800bd6f
 800bc34:	0800bc9b 	.word	0x0800bc9b
 800bc38:	0800bd29 	.word	0x0800bd29
 800bc3c:	0800bbed 	.word	0x0800bbed
 800bc40:	0800bbed 	.word	0x0800bbed
 800bc44:	0800bd91 	.word	0x0800bd91
 800bc48:	0800bbed 	.word	0x0800bbed
 800bc4c:	0800bc9b 	.word	0x0800bc9b
 800bc50:	0800bbed 	.word	0x0800bbed
 800bc54:	0800bbed 	.word	0x0800bbed
 800bc58:	0800bd31 	.word	0x0800bd31
 800bc5c:	6833      	ldr	r3, [r6, #0]
 800bc5e:	1d1a      	adds	r2, r3, #4
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	6032      	str	r2, [r6, #0]
 800bc64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	e09c      	b.n	800bdaa <_printf_i+0x1e6>
 800bc70:	6833      	ldr	r3, [r6, #0]
 800bc72:	6820      	ldr	r0, [r4, #0]
 800bc74:	1d19      	adds	r1, r3, #4
 800bc76:	6031      	str	r1, [r6, #0]
 800bc78:	0606      	lsls	r6, r0, #24
 800bc7a:	d501      	bpl.n	800bc80 <_printf_i+0xbc>
 800bc7c:	681d      	ldr	r5, [r3, #0]
 800bc7e:	e003      	b.n	800bc88 <_printf_i+0xc4>
 800bc80:	0645      	lsls	r5, r0, #25
 800bc82:	d5fb      	bpl.n	800bc7c <_printf_i+0xb8>
 800bc84:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc88:	2d00      	cmp	r5, #0
 800bc8a:	da03      	bge.n	800bc94 <_printf_i+0xd0>
 800bc8c:	232d      	movs	r3, #45	@ 0x2d
 800bc8e:	426d      	negs	r5, r5
 800bc90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc94:	4858      	ldr	r0, [pc, #352]	@ (800bdf8 <_printf_i+0x234>)
 800bc96:	230a      	movs	r3, #10
 800bc98:	e011      	b.n	800bcbe <_printf_i+0xfa>
 800bc9a:	6821      	ldr	r1, [r4, #0]
 800bc9c:	6833      	ldr	r3, [r6, #0]
 800bc9e:	0608      	lsls	r0, r1, #24
 800bca0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bca4:	d402      	bmi.n	800bcac <_printf_i+0xe8>
 800bca6:	0649      	lsls	r1, r1, #25
 800bca8:	bf48      	it	mi
 800bcaa:	b2ad      	uxthmi	r5, r5
 800bcac:	2f6f      	cmp	r7, #111	@ 0x6f
 800bcae:	4852      	ldr	r0, [pc, #328]	@ (800bdf8 <_printf_i+0x234>)
 800bcb0:	6033      	str	r3, [r6, #0]
 800bcb2:	bf14      	ite	ne
 800bcb4:	230a      	movne	r3, #10
 800bcb6:	2308      	moveq	r3, #8
 800bcb8:	2100      	movs	r1, #0
 800bcba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bcbe:	6866      	ldr	r6, [r4, #4]
 800bcc0:	60a6      	str	r6, [r4, #8]
 800bcc2:	2e00      	cmp	r6, #0
 800bcc4:	db05      	blt.n	800bcd2 <_printf_i+0x10e>
 800bcc6:	6821      	ldr	r1, [r4, #0]
 800bcc8:	432e      	orrs	r6, r5
 800bcca:	f021 0104 	bic.w	r1, r1, #4
 800bcce:	6021      	str	r1, [r4, #0]
 800bcd0:	d04b      	beq.n	800bd6a <_printf_i+0x1a6>
 800bcd2:	4616      	mov	r6, r2
 800bcd4:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcd8:	fb03 5711 	mls	r7, r3, r1, r5
 800bcdc:	5dc7      	ldrb	r7, [r0, r7]
 800bcde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bce2:	462f      	mov	r7, r5
 800bce4:	42bb      	cmp	r3, r7
 800bce6:	460d      	mov	r5, r1
 800bce8:	d9f4      	bls.n	800bcd4 <_printf_i+0x110>
 800bcea:	2b08      	cmp	r3, #8
 800bcec:	d10b      	bne.n	800bd06 <_printf_i+0x142>
 800bcee:	6823      	ldr	r3, [r4, #0]
 800bcf0:	07df      	lsls	r7, r3, #31
 800bcf2:	d508      	bpl.n	800bd06 <_printf_i+0x142>
 800bcf4:	6923      	ldr	r3, [r4, #16]
 800bcf6:	6861      	ldr	r1, [r4, #4]
 800bcf8:	4299      	cmp	r1, r3
 800bcfa:	bfde      	ittt	le
 800bcfc:	2330      	movle	r3, #48	@ 0x30
 800bcfe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd02:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bd06:	1b92      	subs	r2, r2, r6
 800bd08:	6122      	str	r2, [r4, #16]
 800bd0a:	f8cd a000 	str.w	sl, [sp]
 800bd0e:	464b      	mov	r3, r9
 800bd10:	aa03      	add	r2, sp, #12
 800bd12:	4621      	mov	r1, r4
 800bd14:	4640      	mov	r0, r8
 800bd16:	f7ff fee7 	bl	800bae8 <_printf_common>
 800bd1a:	3001      	adds	r0, #1
 800bd1c:	d14a      	bne.n	800bdb4 <_printf_i+0x1f0>
 800bd1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd22:	b004      	add	sp, #16
 800bd24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd28:	6823      	ldr	r3, [r4, #0]
 800bd2a:	f043 0320 	orr.w	r3, r3, #32
 800bd2e:	6023      	str	r3, [r4, #0]
 800bd30:	4832      	ldr	r0, [pc, #200]	@ (800bdfc <_printf_i+0x238>)
 800bd32:	2778      	movs	r7, #120	@ 0x78
 800bd34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd38:	6823      	ldr	r3, [r4, #0]
 800bd3a:	6831      	ldr	r1, [r6, #0]
 800bd3c:	061f      	lsls	r7, r3, #24
 800bd3e:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd42:	d402      	bmi.n	800bd4a <_printf_i+0x186>
 800bd44:	065f      	lsls	r7, r3, #25
 800bd46:	bf48      	it	mi
 800bd48:	b2ad      	uxthmi	r5, r5
 800bd4a:	6031      	str	r1, [r6, #0]
 800bd4c:	07d9      	lsls	r1, r3, #31
 800bd4e:	bf44      	itt	mi
 800bd50:	f043 0320 	orrmi.w	r3, r3, #32
 800bd54:	6023      	strmi	r3, [r4, #0]
 800bd56:	b11d      	cbz	r5, 800bd60 <_printf_i+0x19c>
 800bd58:	2310      	movs	r3, #16
 800bd5a:	e7ad      	b.n	800bcb8 <_printf_i+0xf4>
 800bd5c:	4826      	ldr	r0, [pc, #152]	@ (800bdf8 <_printf_i+0x234>)
 800bd5e:	e7e9      	b.n	800bd34 <_printf_i+0x170>
 800bd60:	6823      	ldr	r3, [r4, #0]
 800bd62:	f023 0320 	bic.w	r3, r3, #32
 800bd66:	6023      	str	r3, [r4, #0]
 800bd68:	e7f6      	b.n	800bd58 <_printf_i+0x194>
 800bd6a:	4616      	mov	r6, r2
 800bd6c:	e7bd      	b.n	800bcea <_printf_i+0x126>
 800bd6e:	6833      	ldr	r3, [r6, #0]
 800bd70:	6825      	ldr	r5, [r4, #0]
 800bd72:	6961      	ldr	r1, [r4, #20]
 800bd74:	1d18      	adds	r0, r3, #4
 800bd76:	6030      	str	r0, [r6, #0]
 800bd78:	062e      	lsls	r6, r5, #24
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	d501      	bpl.n	800bd82 <_printf_i+0x1be>
 800bd7e:	6019      	str	r1, [r3, #0]
 800bd80:	e002      	b.n	800bd88 <_printf_i+0x1c4>
 800bd82:	0668      	lsls	r0, r5, #25
 800bd84:	d5fb      	bpl.n	800bd7e <_printf_i+0x1ba>
 800bd86:	8019      	strh	r1, [r3, #0]
 800bd88:	2300      	movs	r3, #0
 800bd8a:	6123      	str	r3, [r4, #16]
 800bd8c:	4616      	mov	r6, r2
 800bd8e:	e7bc      	b.n	800bd0a <_printf_i+0x146>
 800bd90:	6833      	ldr	r3, [r6, #0]
 800bd92:	1d1a      	adds	r2, r3, #4
 800bd94:	6032      	str	r2, [r6, #0]
 800bd96:	681e      	ldr	r6, [r3, #0]
 800bd98:	6862      	ldr	r2, [r4, #4]
 800bd9a:	2100      	movs	r1, #0
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	f7f4 fa37 	bl	8000210 <memchr>
 800bda2:	b108      	cbz	r0, 800bda8 <_printf_i+0x1e4>
 800bda4:	1b80      	subs	r0, r0, r6
 800bda6:	6060      	str	r0, [r4, #4]
 800bda8:	6863      	ldr	r3, [r4, #4]
 800bdaa:	6123      	str	r3, [r4, #16]
 800bdac:	2300      	movs	r3, #0
 800bdae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdb2:	e7aa      	b.n	800bd0a <_printf_i+0x146>
 800bdb4:	6923      	ldr	r3, [r4, #16]
 800bdb6:	4632      	mov	r2, r6
 800bdb8:	4649      	mov	r1, r9
 800bdba:	4640      	mov	r0, r8
 800bdbc:	47d0      	blx	sl
 800bdbe:	3001      	adds	r0, #1
 800bdc0:	d0ad      	beq.n	800bd1e <_printf_i+0x15a>
 800bdc2:	6823      	ldr	r3, [r4, #0]
 800bdc4:	079b      	lsls	r3, r3, #30
 800bdc6:	d413      	bmi.n	800bdf0 <_printf_i+0x22c>
 800bdc8:	68e0      	ldr	r0, [r4, #12]
 800bdca:	9b03      	ldr	r3, [sp, #12]
 800bdcc:	4298      	cmp	r0, r3
 800bdce:	bfb8      	it	lt
 800bdd0:	4618      	movlt	r0, r3
 800bdd2:	e7a6      	b.n	800bd22 <_printf_i+0x15e>
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	4632      	mov	r2, r6
 800bdd8:	4649      	mov	r1, r9
 800bdda:	4640      	mov	r0, r8
 800bddc:	47d0      	blx	sl
 800bdde:	3001      	adds	r0, #1
 800bde0:	d09d      	beq.n	800bd1e <_printf_i+0x15a>
 800bde2:	3501      	adds	r5, #1
 800bde4:	68e3      	ldr	r3, [r4, #12]
 800bde6:	9903      	ldr	r1, [sp, #12]
 800bde8:	1a5b      	subs	r3, r3, r1
 800bdea:	42ab      	cmp	r3, r5
 800bdec:	dcf2      	bgt.n	800bdd4 <_printf_i+0x210>
 800bdee:	e7eb      	b.n	800bdc8 <_printf_i+0x204>
 800bdf0:	2500      	movs	r5, #0
 800bdf2:	f104 0619 	add.w	r6, r4, #25
 800bdf6:	e7f5      	b.n	800bde4 <_printf_i+0x220>
 800bdf8:	0800cab5 	.word	0x0800cab5
 800bdfc:	0800cac6 	.word	0x0800cac6

0800be00 <__sflush_r>:
 800be00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be08:	0716      	lsls	r6, r2, #28
 800be0a:	4605      	mov	r5, r0
 800be0c:	460c      	mov	r4, r1
 800be0e:	d454      	bmi.n	800beba <__sflush_r+0xba>
 800be10:	684b      	ldr	r3, [r1, #4]
 800be12:	2b00      	cmp	r3, #0
 800be14:	dc02      	bgt.n	800be1c <__sflush_r+0x1c>
 800be16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800be18:	2b00      	cmp	r3, #0
 800be1a:	dd48      	ble.n	800beae <__sflush_r+0xae>
 800be1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be1e:	2e00      	cmp	r6, #0
 800be20:	d045      	beq.n	800beae <__sflush_r+0xae>
 800be22:	2300      	movs	r3, #0
 800be24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800be28:	682f      	ldr	r7, [r5, #0]
 800be2a:	6a21      	ldr	r1, [r4, #32]
 800be2c:	602b      	str	r3, [r5, #0]
 800be2e:	d030      	beq.n	800be92 <__sflush_r+0x92>
 800be30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be32:	89a3      	ldrh	r3, [r4, #12]
 800be34:	0759      	lsls	r1, r3, #29
 800be36:	d505      	bpl.n	800be44 <__sflush_r+0x44>
 800be38:	6863      	ldr	r3, [r4, #4]
 800be3a:	1ad2      	subs	r2, r2, r3
 800be3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be3e:	b10b      	cbz	r3, 800be44 <__sflush_r+0x44>
 800be40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be42:	1ad2      	subs	r2, r2, r3
 800be44:	2300      	movs	r3, #0
 800be46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be48:	6a21      	ldr	r1, [r4, #32]
 800be4a:	4628      	mov	r0, r5
 800be4c:	47b0      	blx	r6
 800be4e:	1c43      	adds	r3, r0, #1
 800be50:	89a3      	ldrh	r3, [r4, #12]
 800be52:	d106      	bne.n	800be62 <__sflush_r+0x62>
 800be54:	6829      	ldr	r1, [r5, #0]
 800be56:	291d      	cmp	r1, #29
 800be58:	d82b      	bhi.n	800beb2 <__sflush_r+0xb2>
 800be5a:	4a2a      	ldr	r2, [pc, #168]	@ (800bf04 <__sflush_r+0x104>)
 800be5c:	40ca      	lsrs	r2, r1
 800be5e:	07d6      	lsls	r6, r2, #31
 800be60:	d527      	bpl.n	800beb2 <__sflush_r+0xb2>
 800be62:	2200      	movs	r2, #0
 800be64:	6062      	str	r2, [r4, #4]
 800be66:	04d9      	lsls	r1, r3, #19
 800be68:	6922      	ldr	r2, [r4, #16]
 800be6a:	6022      	str	r2, [r4, #0]
 800be6c:	d504      	bpl.n	800be78 <__sflush_r+0x78>
 800be6e:	1c42      	adds	r2, r0, #1
 800be70:	d101      	bne.n	800be76 <__sflush_r+0x76>
 800be72:	682b      	ldr	r3, [r5, #0]
 800be74:	b903      	cbnz	r3, 800be78 <__sflush_r+0x78>
 800be76:	6560      	str	r0, [r4, #84]	@ 0x54
 800be78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be7a:	602f      	str	r7, [r5, #0]
 800be7c:	b1b9      	cbz	r1, 800beae <__sflush_r+0xae>
 800be7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be82:	4299      	cmp	r1, r3
 800be84:	d002      	beq.n	800be8c <__sflush_r+0x8c>
 800be86:	4628      	mov	r0, r5
 800be88:	f7ff fca2 	bl	800b7d0 <_free_r>
 800be8c:	2300      	movs	r3, #0
 800be8e:	6363      	str	r3, [r4, #52]	@ 0x34
 800be90:	e00d      	b.n	800beae <__sflush_r+0xae>
 800be92:	2301      	movs	r3, #1
 800be94:	4628      	mov	r0, r5
 800be96:	47b0      	blx	r6
 800be98:	4602      	mov	r2, r0
 800be9a:	1c50      	adds	r0, r2, #1
 800be9c:	d1c9      	bne.n	800be32 <__sflush_r+0x32>
 800be9e:	682b      	ldr	r3, [r5, #0]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d0c6      	beq.n	800be32 <__sflush_r+0x32>
 800bea4:	2b1d      	cmp	r3, #29
 800bea6:	d001      	beq.n	800beac <__sflush_r+0xac>
 800bea8:	2b16      	cmp	r3, #22
 800beaa:	d11e      	bne.n	800beea <__sflush_r+0xea>
 800beac:	602f      	str	r7, [r5, #0]
 800beae:	2000      	movs	r0, #0
 800beb0:	e022      	b.n	800bef8 <__sflush_r+0xf8>
 800beb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beb6:	b21b      	sxth	r3, r3
 800beb8:	e01b      	b.n	800bef2 <__sflush_r+0xf2>
 800beba:	690f      	ldr	r7, [r1, #16]
 800bebc:	2f00      	cmp	r7, #0
 800bebe:	d0f6      	beq.n	800beae <__sflush_r+0xae>
 800bec0:	0793      	lsls	r3, r2, #30
 800bec2:	680e      	ldr	r6, [r1, #0]
 800bec4:	bf08      	it	eq
 800bec6:	694b      	ldreq	r3, [r1, #20]
 800bec8:	600f      	str	r7, [r1, #0]
 800beca:	bf18      	it	ne
 800becc:	2300      	movne	r3, #0
 800bece:	eba6 0807 	sub.w	r8, r6, r7
 800bed2:	608b      	str	r3, [r1, #8]
 800bed4:	f1b8 0f00 	cmp.w	r8, #0
 800bed8:	dde9      	ble.n	800beae <__sflush_r+0xae>
 800beda:	6a21      	ldr	r1, [r4, #32]
 800bedc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bede:	4643      	mov	r3, r8
 800bee0:	463a      	mov	r2, r7
 800bee2:	4628      	mov	r0, r5
 800bee4:	47b0      	blx	r6
 800bee6:	2800      	cmp	r0, #0
 800bee8:	dc08      	bgt.n	800befc <__sflush_r+0xfc>
 800beea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bef2:	81a3      	strh	r3, [r4, #12]
 800bef4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800befc:	4407      	add	r7, r0
 800befe:	eba8 0800 	sub.w	r8, r8, r0
 800bf02:	e7e7      	b.n	800bed4 <__sflush_r+0xd4>
 800bf04:	20400001 	.word	0x20400001

0800bf08 <_fflush_r>:
 800bf08:	b538      	push	{r3, r4, r5, lr}
 800bf0a:	690b      	ldr	r3, [r1, #16]
 800bf0c:	4605      	mov	r5, r0
 800bf0e:	460c      	mov	r4, r1
 800bf10:	b913      	cbnz	r3, 800bf18 <_fflush_r+0x10>
 800bf12:	2500      	movs	r5, #0
 800bf14:	4628      	mov	r0, r5
 800bf16:	bd38      	pop	{r3, r4, r5, pc}
 800bf18:	b118      	cbz	r0, 800bf22 <_fflush_r+0x1a>
 800bf1a:	6a03      	ldr	r3, [r0, #32]
 800bf1c:	b90b      	cbnz	r3, 800bf22 <_fflush_r+0x1a>
 800bf1e:	f7ff fb6b 	bl	800b5f8 <__sinit>
 800bf22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d0f3      	beq.n	800bf12 <_fflush_r+0xa>
 800bf2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf2c:	07d0      	lsls	r0, r2, #31
 800bf2e:	d404      	bmi.n	800bf3a <_fflush_r+0x32>
 800bf30:	0599      	lsls	r1, r3, #22
 800bf32:	d402      	bmi.n	800bf3a <_fflush_r+0x32>
 800bf34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf36:	f7ff fc48 	bl	800b7ca <__retarget_lock_acquire_recursive>
 800bf3a:	4628      	mov	r0, r5
 800bf3c:	4621      	mov	r1, r4
 800bf3e:	f7ff ff5f 	bl	800be00 <__sflush_r>
 800bf42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf44:	07da      	lsls	r2, r3, #31
 800bf46:	4605      	mov	r5, r0
 800bf48:	d4e4      	bmi.n	800bf14 <_fflush_r+0xc>
 800bf4a:	89a3      	ldrh	r3, [r4, #12]
 800bf4c:	059b      	lsls	r3, r3, #22
 800bf4e:	d4e1      	bmi.n	800bf14 <_fflush_r+0xc>
 800bf50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf52:	f7ff fc3b 	bl	800b7cc <__retarget_lock_release_recursive>
 800bf56:	e7dd      	b.n	800bf14 <_fflush_r+0xc>

0800bf58 <__sread>:
 800bf58:	b510      	push	{r4, lr}
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf60:	f000 f956 	bl	800c210 <_read_r>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	bfab      	itete	ge
 800bf68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bf6a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf6c:	181b      	addge	r3, r3, r0
 800bf6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bf72:	bfac      	ite	ge
 800bf74:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bf76:	81a3      	strhlt	r3, [r4, #12]
 800bf78:	bd10      	pop	{r4, pc}

0800bf7a <__swrite>:
 800bf7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf7e:	461f      	mov	r7, r3
 800bf80:	898b      	ldrh	r3, [r1, #12]
 800bf82:	05db      	lsls	r3, r3, #23
 800bf84:	4605      	mov	r5, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	4616      	mov	r6, r2
 800bf8a:	d505      	bpl.n	800bf98 <__swrite+0x1e>
 800bf8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf90:	2302      	movs	r3, #2
 800bf92:	2200      	movs	r2, #0
 800bf94:	f000 f92a 	bl	800c1ec <_lseek_r>
 800bf98:	89a3      	ldrh	r3, [r4, #12]
 800bf9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfa2:	81a3      	strh	r3, [r4, #12]
 800bfa4:	4632      	mov	r2, r6
 800bfa6:	463b      	mov	r3, r7
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfae:	f000 b941 	b.w	800c234 <_write_r>

0800bfb2 <__sseek>:
 800bfb2:	b510      	push	{r4, lr}
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfba:	f000 f917 	bl	800c1ec <_lseek_r>
 800bfbe:	1c43      	adds	r3, r0, #1
 800bfc0:	89a3      	ldrh	r3, [r4, #12]
 800bfc2:	bf15      	itete	ne
 800bfc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bfc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bfca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bfce:	81a3      	strheq	r3, [r4, #12]
 800bfd0:	bf18      	it	ne
 800bfd2:	81a3      	strhne	r3, [r4, #12]
 800bfd4:	bd10      	pop	{r4, pc}

0800bfd6 <__sclose>:
 800bfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfda:	f000 b93d 	b.w	800c258 <_close_r>

0800bfde <__swbuf_r>:
 800bfde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfe0:	460e      	mov	r6, r1
 800bfe2:	4614      	mov	r4, r2
 800bfe4:	4605      	mov	r5, r0
 800bfe6:	b118      	cbz	r0, 800bff0 <__swbuf_r+0x12>
 800bfe8:	6a03      	ldr	r3, [r0, #32]
 800bfea:	b90b      	cbnz	r3, 800bff0 <__swbuf_r+0x12>
 800bfec:	f7ff fb04 	bl	800b5f8 <__sinit>
 800bff0:	69a3      	ldr	r3, [r4, #24]
 800bff2:	60a3      	str	r3, [r4, #8]
 800bff4:	89a3      	ldrh	r3, [r4, #12]
 800bff6:	071a      	lsls	r2, r3, #28
 800bff8:	d501      	bpl.n	800bffe <__swbuf_r+0x20>
 800bffa:	6923      	ldr	r3, [r4, #16]
 800bffc:	b943      	cbnz	r3, 800c010 <__swbuf_r+0x32>
 800bffe:	4621      	mov	r1, r4
 800c000:	4628      	mov	r0, r5
 800c002:	f000 f82b 	bl	800c05c <__swsetup_r>
 800c006:	b118      	cbz	r0, 800c010 <__swbuf_r+0x32>
 800c008:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c00c:	4638      	mov	r0, r7
 800c00e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c010:	6823      	ldr	r3, [r4, #0]
 800c012:	6922      	ldr	r2, [r4, #16]
 800c014:	1a98      	subs	r0, r3, r2
 800c016:	6963      	ldr	r3, [r4, #20]
 800c018:	b2f6      	uxtb	r6, r6
 800c01a:	4283      	cmp	r3, r0
 800c01c:	4637      	mov	r7, r6
 800c01e:	dc05      	bgt.n	800c02c <__swbuf_r+0x4e>
 800c020:	4621      	mov	r1, r4
 800c022:	4628      	mov	r0, r5
 800c024:	f7ff ff70 	bl	800bf08 <_fflush_r>
 800c028:	2800      	cmp	r0, #0
 800c02a:	d1ed      	bne.n	800c008 <__swbuf_r+0x2a>
 800c02c:	68a3      	ldr	r3, [r4, #8]
 800c02e:	3b01      	subs	r3, #1
 800c030:	60a3      	str	r3, [r4, #8]
 800c032:	6823      	ldr	r3, [r4, #0]
 800c034:	1c5a      	adds	r2, r3, #1
 800c036:	6022      	str	r2, [r4, #0]
 800c038:	701e      	strb	r6, [r3, #0]
 800c03a:	6962      	ldr	r2, [r4, #20]
 800c03c:	1c43      	adds	r3, r0, #1
 800c03e:	429a      	cmp	r2, r3
 800c040:	d004      	beq.n	800c04c <__swbuf_r+0x6e>
 800c042:	89a3      	ldrh	r3, [r4, #12]
 800c044:	07db      	lsls	r3, r3, #31
 800c046:	d5e1      	bpl.n	800c00c <__swbuf_r+0x2e>
 800c048:	2e0a      	cmp	r6, #10
 800c04a:	d1df      	bne.n	800c00c <__swbuf_r+0x2e>
 800c04c:	4621      	mov	r1, r4
 800c04e:	4628      	mov	r0, r5
 800c050:	f7ff ff5a 	bl	800bf08 <_fflush_r>
 800c054:	2800      	cmp	r0, #0
 800c056:	d0d9      	beq.n	800c00c <__swbuf_r+0x2e>
 800c058:	e7d6      	b.n	800c008 <__swbuf_r+0x2a>
	...

0800c05c <__swsetup_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4b29      	ldr	r3, [pc, #164]	@ (800c104 <__swsetup_r+0xa8>)
 800c060:	4605      	mov	r5, r0
 800c062:	6818      	ldr	r0, [r3, #0]
 800c064:	460c      	mov	r4, r1
 800c066:	b118      	cbz	r0, 800c070 <__swsetup_r+0x14>
 800c068:	6a03      	ldr	r3, [r0, #32]
 800c06a:	b90b      	cbnz	r3, 800c070 <__swsetup_r+0x14>
 800c06c:	f7ff fac4 	bl	800b5f8 <__sinit>
 800c070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c074:	0719      	lsls	r1, r3, #28
 800c076:	d422      	bmi.n	800c0be <__swsetup_r+0x62>
 800c078:	06da      	lsls	r2, r3, #27
 800c07a:	d407      	bmi.n	800c08c <__swsetup_r+0x30>
 800c07c:	2209      	movs	r2, #9
 800c07e:	602a      	str	r2, [r5, #0]
 800c080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c084:	81a3      	strh	r3, [r4, #12]
 800c086:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c08a:	e033      	b.n	800c0f4 <__swsetup_r+0x98>
 800c08c:	0758      	lsls	r0, r3, #29
 800c08e:	d512      	bpl.n	800c0b6 <__swsetup_r+0x5a>
 800c090:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c092:	b141      	cbz	r1, 800c0a6 <__swsetup_r+0x4a>
 800c094:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c098:	4299      	cmp	r1, r3
 800c09a:	d002      	beq.n	800c0a2 <__swsetup_r+0x46>
 800c09c:	4628      	mov	r0, r5
 800c09e:	f7ff fb97 	bl	800b7d0 <_free_r>
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0a6:	89a3      	ldrh	r3, [r4, #12]
 800c0a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c0ac:	81a3      	strh	r3, [r4, #12]
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	6063      	str	r3, [r4, #4]
 800c0b2:	6923      	ldr	r3, [r4, #16]
 800c0b4:	6023      	str	r3, [r4, #0]
 800c0b6:	89a3      	ldrh	r3, [r4, #12]
 800c0b8:	f043 0308 	orr.w	r3, r3, #8
 800c0bc:	81a3      	strh	r3, [r4, #12]
 800c0be:	6923      	ldr	r3, [r4, #16]
 800c0c0:	b94b      	cbnz	r3, 800c0d6 <__swsetup_r+0x7a>
 800c0c2:	89a3      	ldrh	r3, [r4, #12]
 800c0c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c0c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0cc:	d003      	beq.n	800c0d6 <__swsetup_r+0x7a>
 800c0ce:	4621      	mov	r1, r4
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	f000 f83f 	bl	800c154 <__smakebuf_r>
 800c0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0da:	f013 0201 	ands.w	r2, r3, #1
 800c0de:	d00a      	beq.n	800c0f6 <__swsetup_r+0x9a>
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	60a2      	str	r2, [r4, #8]
 800c0e4:	6962      	ldr	r2, [r4, #20]
 800c0e6:	4252      	negs	r2, r2
 800c0e8:	61a2      	str	r2, [r4, #24]
 800c0ea:	6922      	ldr	r2, [r4, #16]
 800c0ec:	b942      	cbnz	r2, 800c100 <__swsetup_r+0xa4>
 800c0ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c0f2:	d1c5      	bne.n	800c080 <__swsetup_r+0x24>
 800c0f4:	bd38      	pop	{r3, r4, r5, pc}
 800c0f6:	0799      	lsls	r1, r3, #30
 800c0f8:	bf58      	it	pl
 800c0fa:	6962      	ldrpl	r2, [r4, #20]
 800c0fc:	60a2      	str	r2, [r4, #8]
 800c0fe:	e7f4      	b.n	800c0ea <__swsetup_r+0x8e>
 800c100:	2000      	movs	r0, #0
 800c102:	e7f7      	b.n	800c0f4 <__swsetup_r+0x98>
 800c104:	2000001c 	.word	0x2000001c

0800c108 <__swhatbuf_r>:
 800c108:	b570      	push	{r4, r5, r6, lr}
 800c10a:	460c      	mov	r4, r1
 800c10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c110:	2900      	cmp	r1, #0
 800c112:	b096      	sub	sp, #88	@ 0x58
 800c114:	4615      	mov	r5, r2
 800c116:	461e      	mov	r6, r3
 800c118:	da0d      	bge.n	800c136 <__swhatbuf_r+0x2e>
 800c11a:	89a3      	ldrh	r3, [r4, #12]
 800c11c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c120:	f04f 0100 	mov.w	r1, #0
 800c124:	bf14      	ite	ne
 800c126:	2340      	movne	r3, #64	@ 0x40
 800c128:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c12c:	2000      	movs	r0, #0
 800c12e:	6031      	str	r1, [r6, #0]
 800c130:	602b      	str	r3, [r5, #0]
 800c132:	b016      	add	sp, #88	@ 0x58
 800c134:	bd70      	pop	{r4, r5, r6, pc}
 800c136:	466a      	mov	r2, sp
 800c138:	f000 f89e 	bl	800c278 <_fstat_r>
 800c13c:	2800      	cmp	r0, #0
 800c13e:	dbec      	blt.n	800c11a <__swhatbuf_r+0x12>
 800c140:	9901      	ldr	r1, [sp, #4]
 800c142:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c146:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c14a:	4259      	negs	r1, r3
 800c14c:	4159      	adcs	r1, r3
 800c14e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c152:	e7eb      	b.n	800c12c <__swhatbuf_r+0x24>

0800c154 <__smakebuf_r>:
 800c154:	898b      	ldrh	r3, [r1, #12]
 800c156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c158:	079d      	lsls	r5, r3, #30
 800c15a:	4606      	mov	r6, r0
 800c15c:	460c      	mov	r4, r1
 800c15e:	d507      	bpl.n	800c170 <__smakebuf_r+0x1c>
 800c160:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c164:	6023      	str	r3, [r4, #0]
 800c166:	6123      	str	r3, [r4, #16]
 800c168:	2301      	movs	r3, #1
 800c16a:	6163      	str	r3, [r4, #20]
 800c16c:	b003      	add	sp, #12
 800c16e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c170:	ab01      	add	r3, sp, #4
 800c172:	466a      	mov	r2, sp
 800c174:	f7ff ffc8 	bl	800c108 <__swhatbuf_r>
 800c178:	9f00      	ldr	r7, [sp, #0]
 800c17a:	4605      	mov	r5, r0
 800c17c:	4639      	mov	r1, r7
 800c17e:	4630      	mov	r0, r6
 800c180:	f7ff f922 	bl	800b3c8 <_malloc_r>
 800c184:	b948      	cbnz	r0, 800c19a <__smakebuf_r+0x46>
 800c186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c18a:	059a      	lsls	r2, r3, #22
 800c18c:	d4ee      	bmi.n	800c16c <__smakebuf_r+0x18>
 800c18e:	f023 0303 	bic.w	r3, r3, #3
 800c192:	f043 0302 	orr.w	r3, r3, #2
 800c196:	81a3      	strh	r3, [r4, #12]
 800c198:	e7e2      	b.n	800c160 <__smakebuf_r+0xc>
 800c19a:	89a3      	ldrh	r3, [r4, #12]
 800c19c:	6020      	str	r0, [r4, #0]
 800c19e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1a2:	81a3      	strh	r3, [r4, #12]
 800c1a4:	9b01      	ldr	r3, [sp, #4]
 800c1a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c1aa:	b15b      	cbz	r3, 800c1c4 <__smakebuf_r+0x70>
 800c1ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1b0:	4630      	mov	r0, r6
 800c1b2:	f000 f80b 	bl	800c1cc <_isatty_r>
 800c1b6:	b128      	cbz	r0, 800c1c4 <__smakebuf_r+0x70>
 800c1b8:	89a3      	ldrh	r3, [r4, #12]
 800c1ba:	f023 0303 	bic.w	r3, r3, #3
 800c1be:	f043 0301 	orr.w	r3, r3, #1
 800c1c2:	81a3      	strh	r3, [r4, #12]
 800c1c4:	89a3      	ldrh	r3, [r4, #12]
 800c1c6:	431d      	orrs	r5, r3
 800c1c8:	81a5      	strh	r5, [r4, #12]
 800c1ca:	e7cf      	b.n	800c16c <__smakebuf_r+0x18>

0800c1cc <_isatty_r>:
 800c1cc:	b538      	push	{r3, r4, r5, lr}
 800c1ce:	4d06      	ldr	r5, [pc, #24]	@ (800c1e8 <_isatty_r+0x1c>)
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	4604      	mov	r4, r0
 800c1d4:	4608      	mov	r0, r1
 800c1d6:	602b      	str	r3, [r5, #0]
 800c1d8:	f7f5 fad3 	bl	8001782 <_isatty>
 800c1dc:	1c43      	adds	r3, r0, #1
 800c1de:	d102      	bne.n	800c1e6 <_isatty_r+0x1a>
 800c1e0:	682b      	ldr	r3, [r5, #0]
 800c1e2:	b103      	cbz	r3, 800c1e6 <_isatty_r+0x1a>
 800c1e4:	6023      	str	r3, [r4, #0]
 800c1e6:	bd38      	pop	{r3, r4, r5, pc}
 800c1e8:	20008ac0 	.word	0x20008ac0

0800c1ec <_lseek_r>:
 800c1ec:	b538      	push	{r3, r4, r5, lr}
 800c1ee:	4d07      	ldr	r5, [pc, #28]	@ (800c20c <_lseek_r+0x20>)
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	4608      	mov	r0, r1
 800c1f4:	4611      	mov	r1, r2
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	602a      	str	r2, [r5, #0]
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	f7f5 facc 	bl	8001798 <_lseek>
 800c200:	1c43      	adds	r3, r0, #1
 800c202:	d102      	bne.n	800c20a <_lseek_r+0x1e>
 800c204:	682b      	ldr	r3, [r5, #0]
 800c206:	b103      	cbz	r3, 800c20a <_lseek_r+0x1e>
 800c208:	6023      	str	r3, [r4, #0]
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
 800c20c:	20008ac0 	.word	0x20008ac0

0800c210 <_read_r>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	4d07      	ldr	r5, [pc, #28]	@ (800c230 <_read_r+0x20>)
 800c214:	4604      	mov	r4, r0
 800c216:	4608      	mov	r0, r1
 800c218:	4611      	mov	r1, r2
 800c21a:	2200      	movs	r2, #0
 800c21c:	602a      	str	r2, [r5, #0]
 800c21e:	461a      	mov	r2, r3
 800c220:	f7f5 fa5a 	bl	80016d8 <_read>
 800c224:	1c43      	adds	r3, r0, #1
 800c226:	d102      	bne.n	800c22e <_read_r+0x1e>
 800c228:	682b      	ldr	r3, [r5, #0]
 800c22a:	b103      	cbz	r3, 800c22e <_read_r+0x1e>
 800c22c:	6023      	str	r3, [r4, #0]
 800c22e:	bd38      	pop	{r3, r4, r5, pc}
 800c230:	20008ac0 	.word	0x20008ac0

0800c234 <_write_r>:
 800c234:	b538      	push	{r3, r4, r5, lr}
 800c236:	4d07      	ldr	r5, [pc, #28]	@ (800c254 <_write_r+0x20>)
 800c238:	4604      	mov	r4, r0
 800c23a:	4608      	mov	r0, r1
 800c23c:	4611      	mov	r1, r2
 800c23e:	2200      	movs	r2, #0
 800c240:	602a      	str	r2, [r5, #0]
 800c242:	461a      	mov	r2, r3
 800c244:	f7f5 fa65 	bl	8001712 <_write>
 800c248:	1c43      	adds	r3, r0, #1
 800c24a:	d102      	bne.n	800c252 <_write_r+0x1e>
 800c24c:	682b      	ldr	r3, [r5, #0]
 800c24e:	b103      	cbz	r3, 800c252 <_write_r+0x1e>
 800c250:	6023      	str	r3, [r4, #0]
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	20008ac0 	.word	0x20008ac0

0800c258 <_close_r>:
 800c258:	b538      	push	{r3, r4, r5, lr}
 800c25a:	4d06      	ldr	r5, [pc, #24]	@ (800c274 <_close_r+0x1c>)
 800c25c:	2300      	movs	r3, #0
 800c25e:	4604      	mov	r4, r0
 800c260:	4608      	mov	r0, r1
 800c262:	602b      	str	r3, [r5, #0]
 800c264:	f7f5 fa71 	bl	800174a <_close>
 800c268:	1c43      	adds	r3, r0, #1
 800c26a:	d102      	bne.n	800c272 <_close_r+0x1a>
 800c26c:	682b      	ldr	r3, [r5, #0]
 800c26e:	b103      	cbz	r3, 800c272 <_close_r+0x1a>
 800c270:	6023      	str	r3, [r4, #0]
 800c272:	bd38      	pop	{r3, r4, r5, pc}
 800c274:	20008ac0 	.word	0x20008ac0

0800c278 <_fstat_r>:
 800c278:	b538      	push	{r3, r4, r5, lr}
 800c27a:	4d07      	ldr	r5, [pc, #28]	@ (800c298 <_fstat_r+0x20>)
 800c27c:	2300      	movs	r3, #0
 800c27e:	4604      	mov	r4, r0
 800c280:	4608      	mov	r0, r1
 800c282:	4611      	mov	r1, r2
 800c284:	602b      	str	r3, [r5, #0]
 800c286:	f7f5 fa6c 	bl	8001762 <_fstat>
 800c28a:	1c43      	adds	r3, r0, #1
 800c28c:	d102      	bne.n	800c294 <_fstat_r+0x1c>
 800c28e:	682b      	ldr	r3, [r5, #0]
 800c290:	b103      	cbz	r3, 800c294 <_fstat_r+0x1c>
 800c292:	6023      	str	r3, [r4, #0]
 800c294:	bd38      	pop	{r3, r4, r5, pc}
 800c296:	bf00      	nop
 800c298:	20008ac0 	.word	0x20008ac0

0800c29c <_init>:
 800c29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c29e:	bf00      	nop
 800c2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2a2:	bc08      	pop	{r3}
 800c2a4:	469e      	mov	lr, r3
 800c2a6:	4770      	bx	lr

0800c2a8 <_fini>:
 800c2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2aa:	bf00      	nop
 800c2ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ae:	bc08      	pop	{r3}
 800c2b0:	469e      	mov	lr, r3
 800c2b2:	4770      	bx	lr
