
ElementalCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013544  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000da0  080136d4  080136d4  000146d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014474  08014474  000160b8  2**0
                  CONTENTS
  4 .ARM          00000008  08014474  08014474  00015474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801447c  0801447c  000160b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801447c  0801447c  0001547c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014480  08014480  00015480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08014484  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000160b8  2**0
                  CONTENTS
 10 .bss          00004700  200000b8  200000b8  000160b8  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  200047b8  200047b8  000160b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000160b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000256ad  00000000  00000000  000160e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005bb6  00000000  00000000  0003b795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002250  00000000  00000000  00041350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a9b  00000000  00000000  000435a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028e38  00000000  00000000  0004503b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c313  00000000  00000000  0006de73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2f88  00000000  00000000  0009a186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017d10e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009b18  00000000  00000000  0017d154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00186c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080136bc 	.word	0x080136bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	080136bc 	.word	0x080136bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_uldivmod>:
 800094c:	b953      	cbnz	r3, 8000964 <__aeabi_uldivmod+0x18>
 800094e:	b94a      	cbnz	r2, 8000964 <__aeabi_uldivmod+0x18>
 8000950:	2900      	cmp	r1, #0
 8000952:	bf08      	it	eq
 8000954:	2800      	cmpeq	r0, #0
 8000956:	bf1c      	itt	ne
 8000958:	f04f 31ff 	movne.w	r1, #4294967295
 800095c:	f04f 30ff 	movne.w	r0, #4294967295
 8000960:	f000 b988 	b.w	8000c74 <__aeabi_idiv0>
 8000964:	f1ad 0c08 	sub.w	ip, sp, #8
 8000968:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800096c:	f000 f806 	bl	800097c <__udivmoddi4>
 8000970:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000978:	b004      	add	sp, #16
 800097a:	4770      	bx	lr

0800097c <__udivmoddi4>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	9d08      	ldr	r5, [sp, #32]
 8000982:	468e      	mov	lr, r1
 8000984:	4604      	mov	r4, r0
 8000986:	4688      	mov	r8, r1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d14a      	bne.n	8000a22 <__udivmoddi4+0xa6>
 800098c:	428a      	cmp	r2, r1
 800098e:	4617      	mov	r7, r2
 8000990:	d962      	bls.n	8000a58 <__udivmoddi4+0xdc>
 8000992:	fab2 f682 	clz	r6, r2
 8000996:	b14e      	cbz	r6, 80009ac <__udivmoddi4+0x30>
 8000998:	f1c6 0320 	rsb	r3, r6, #32
 800099c:	fa01 f806 	lsl.w	r8, r1, r6
 80009a0:	fa20 f303 	lsr.w	r3, r0, r3
 80009a4:	40b7      	lsls	r7, r6
 80009a6:	ea43 0808 	orr.w	r8, r3, r8
 80009aa:	40b4      	lsls	r4, r6
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	fa1f fc87 	uxth.w	ip, r7
 80009b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009b8:	0c23      	lsrs	r3, r4, #16
 80009ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80009be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009c2:	fb01 f20c 	mul.w	r2, r1, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0x62>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80009d0:	f080 80ea 	bcs.w	8000ba8 <__udivmoddi4+0x22c>
 80009d4:	429a      	cmp	r2, r3
 80009d6:	f240 80e7 	bls.w	8000ba8 <__udivmoddi4+0x22c>
 80009da:	3902      	subs	r1, #2
 80009dc:	443b      	add	r3, r7
 80009de:	1a9a      	subs	r2, r3, r2
 80009e0:	b2a3      	uxth	r3, r4
 80009e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80009f2:	459c      	cmp	ip, r3
 80009f4:	d909      	bls.n	8000a0a <__udivmoddi4+0x8e>
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009fc:	f080 80d6 	bcs.w	8000bac <__udivmoddi4+0x230>
 8000a00:	459c      	cmp	ip, r3
 8000a02:	f240 80d3 	bls.w	8000bac <__udivmoddi4+0x230>
 8000a06:	443b      	add	r3, r7
 8000a08:	3802      	subs	r0, #2
 8000a0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a0e:	eba3 030c 	sub.w	r3, r3, ip
 8000a12:	2100      	movs	r1, #0
 8000a14:	b11d      	cbz	r5, 8000a1e <__udivmoddi4+0xa2>
 8000a16:	40f3      	lsrs	r3, r6
 8000a18:	2200      	movs	r2, #0
 8000a1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d905      	bls.n	8000a32 <__udivmoddi4+0xb6>
 8000a26:	b10d      	cbz	r5, 8000a2c <__udivmoddi4+0xb0>
 8000a28:	e9c5 0100 	strd	r0, r1, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	e7f5      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a32:	fab3 f183 	clz	r1, r3
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d146      	bne.n	8000ac8 <__udivmoddi4+0x14c>
 8000a3a:	4573      	cmp	r3, lr
 8000a3c:	d302      	bcc.n	8000a44 <__udivmoddi4+0xc8>
 8000a3e:	4282      	cmp	r2, r0
 8000a40:	f200 8105 	bhi.w	8000c4e <__udivmoddi4+0x2d2>
 8000a44:	1a84      	subs	r4, r0, r2
 8000a46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	4690      	mov	r8, r2
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d0e5      	beq.n	8000a1e <__udivmoddi4+0xa2>
 8000a52:	e9c5 4800 	strd	r4, r8, [r5]
 8000a56:	e7e2      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	f000 8090 	beq.w	8000b7e <__udivmoddi4+0x202>
 8000a5e:	fab2 f682 	clz	r6, r2
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	f040 80a4 	bne.w	8000bb0 <__udivmoddi4+0x234>
 8000a68:	1a8a      	subs	r2, r1, r2
 8000a6a:	0c03      	lsrs	r3, r0, #16
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	b280      	uxth	r0, r0
 8000a72:	b2bc      	uxth	r4, r7
 8000a74:	2101      	movs	r1, #1
 8000a76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a82:	fb04 f20c 	mul.w	r2, r4, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d907      	bls.n	8000a9a <__udivmoddi4+0x11e>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x11c>
 8000a92:	429a      	cmp	r2, r3
 8000a94:	f200 80e0 	bhi.w	8000c58 <__udivmoddi4+0x2dc>
 8000a98:	46c4      	mov	ip, r8
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000aa0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aa4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000aa8:	fb02 f404 	mul.w	r4, r2, r4
 8000aac:	429c      	cmp	r4, r3
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0x144>
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0x142>
 8000ab8:	429c      	cmp	r4, r3
 8000aba:	f200 80ca 	bhi.w	8000c52 <__udivmoddi4+0x2d6>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	1b1b      	subs	r3, r3, r4
 8000ac2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ac6:	e7a5      	b.n	8000a14 <__udivmoddi4+0x98>
 8000ac8:	f1c1 0620 	rsb	r6, r1, #32
 8000acc:	408b      	lsls	r3, r1
 8000ace:	fa22 f706 	lsr.w	r7, r2, r6
 8000ad2:	431f      	orrs	r7, r3
 8000ad4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ad8:	fa20 f306 	lsr.w	r3, r0, r6
 8000adc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ae0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ae4:	4323      	orrs	r3, r4
 8000ae6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aea:	fa1f fc87 	uxth.w	ip, r7
 8000aee:	fbbe f0f9 	udiv	r0, lr, r9
 8000af2:	0c1c      	lsrs	r4, r3, #16
 8000af4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000af8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000afc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	fa02 f201 	lsl.w	r2, r2, r1
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x1a0>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b0e:	f080 809c 	bcs.w	8000c4a <__udivmoddi4+0x2ce>
 8000b12:	45a6      	cmp	lr, r4
 8000b14:	f240 8099 	bls.w	8000c4a <__udivmoddi4+0x2ce>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	fa1f fe83 	uxth.w	lr, r3
 8000b24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b28:	fb09 4413 	mls	r4, r9, r3, r4
 8000b2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b34:	45a4      	cmp	ip, r4
 8000b36:	d908      	bls.n	8000b4a <__udivmoddi4+0x1ce>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b3e:	f080 8082 	bcs.w	8000c46 <__udivmoddi4+0x2ca>
 8000b42:	45a4      	cmp	ip, r4
 8000b44:	d97f      	bls.n	8000c46 <__udivmoddi4+0x2ca>
 8000b46:	3b02      	subs	r3, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b4e:	eba4 040c 	sub.w	r4, r4, ip
 8000b52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b56:	4564      	cmp	r4, ip
 8000b58:	4673      	mov	r3, lr
 8000b5a:	46e1      	mov	r9, ip
 8000b5c:	d362      	bcc.n	8000c24 <__udivmoddi4+0x2a8>
 8000b5e:	d05f      	beq.n	8000c20 <__udivmoddi4+0x2a4>
 8000b60:	b15d      	cbz	r5, 8000b7a <__udivmoddi4+0x1fe>
 8000b62:	ebb8 0203 	subs.w	r2, r8, r3
 8000b66:	eb64 0409 	sbc.w	r4, r4, r9
 8000b6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b72:	431e      	orrs	r6, r3
 8000b74:	40cc      	lsrs	r4, r1
 8000b76:	e9c5 6400 	strd	r6, r4, [r5]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e74f      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000b7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b82:	0c01      	lsrs	r1, r0, #16
 8000b84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4638      	mov	r0, r7
 8000b92:	463c      	mov	r4, r7
 8000b94:	46b8      	mov	r8, r7
 8000b96:	46be      	mov	lr, r7
 8000b98:	2620      	movs	r6, #32
 8000b9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ba2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ba6:	e766      	b.n	8000a76 <__udivmoddi4+0xfa>
 8000ba8:	4601      	mov	r1, r0
 8000baa:	e718      	b.n	80009de <__udivmoddi4+0x62>
 8000bac:	4610      	mov	r0, r2
 8000bae:	e72c      	b.n	8000a0a <__udivmoddi4+0x8e>
 8000bb0:	f1c6 0220 	rsb	r2, r6, #32
 8000bb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	40b1      	lsls	r1, r6
 8000bbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bca:	b2bc      	uxth	r4, r7
 8000bcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bd0:	0c11      	lsrs	r1, r2, #16
 8000bd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bd6:	fb08 f904 	mul.w	r9, r8, r4
 8000bda:	40b0      	lsls	r0, r6
 8000bdc:	4589      	cmp	r9, r1
 8000bde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000be2:	b280      	uxth	r0, r0
 8000be4:	d93e      	bls.n	8000c64 <__udivmoddi4+0x2e8>
 8000be6:	1879      	adds	r1, r7, r1
 8000be8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bec:	d201      	bcs.n	8000bf2 <__udivmoddi4+0x276>
 8000bee:	4589      	cmp	r9, r1
 8000bf0:	d81f      	bhi.n	8000c32 <__udivmoddi4+0x2b6>
 8000bf2:	eba1 0109 	sub.w	r1, r1, r9
 8000bf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfa:	fb09 f804 	mul.w	r8, r9, r4
 8000bfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c08:	4542      	cmp	r2, r8
 8000c0a:	d229      	bcs.n	8000c60 <__udivmoddi4+0x2e4>
 8000c0c:	18ba      	adds	r2, r7, r2
 8000c0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c12:	d2c4      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c14:	4542      	cmp	r2, r8
 8000c16:	d2c2      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c18:	f1a9 0102 	sub.w	r1, r9, #2
 8000c1c:	443a      	add	r2, r7
 8000c1e:	e7be      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c20:	45f0      	cmp	r8, lr
 8000c22:	d29d      	bcs.n	8000b60 <__udivmoddi4+0x1e4>
 8000c24:	ebbe 0302 	subs.w	r3, lr, r2
 8000c28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	46e1      	mov	r9, ip
 8000c30:	e796      	b.n	8000b60 <__udivmoddi4+0x1e4>
 8000c32:	eba7 0909 	sub.w	r9, r7, r9
 8000c36:	4449      	add	r1, r9
 8000c38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c40:	fb09 f804 	mul.w	r8, r9, r4
 8000c44:	e7db      	b.n	8000bfe <__udivmoddi4+0x282>
 8000c46:	4673      	mov	r3, lr
 8000c48:	e77f      	b.n	8000b4a <__udivmoddi4+0x1ce>
 8000c4a:	4650      	mov	r0, sl
 8000c4c:	e766      	b.n	8000b1c <__udivmoddi4+0x1a0>
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e6fd      	b.n	8000a4e <__udivmoddi4+0xd2>
 8000c52:	443b      	add	r3, r7
 8000c54:	3a02      	subs	r2, #2
 8000c56:	e733      	b.n	8000ac0 <__udivmoddi4+0x144>
 8000c58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	e71c      	b.n	8000a9a <__udivmoddi4+0x11e>
 8000c60:	4649      	mov	r1, r9
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c64:	eba1 0109 	sub.w	r1, r1, r9
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fb09 f804 	mul.w	r8, r9, r4
 8000c72:	e7c4      	b.n	8000bfe <__udivmoddi4+0x282>

08000c74 <__aeabi_idiv0>:
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <ILI9488_Select>:
#include "task.h"     
extern osSemaphoreId spiTxSemaHandle; 


// Funções estáticas (privadas para este arquivo)
static void ILI9488_Select() {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <ILI9488_Select+0x14>)
 8000c82:	f004 fb1b 	bl	80052bc <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020000 	.word	0x40020000

08000c90 <ILI9488_Unselect>:

void ILI9488_Unselect() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2110      	movs	r1, #16
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <ILI9488_Unselect+0x14>)
 8000c9a:	f004 fb0f 	bl	80052bc <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <ILI9488_Reset>:

static void ILI9488_Reset() {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cb2:	f004 fb03 	bl	80052bc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000cb6:	2032      	movs	r0, #50	@ 0x32
 8000cb8:	f003 fa96 	bl	80041e8 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cc2:	f004 fafb 	bl	80052bc <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000cc6:	2078      	movs	r0, #120	@ 0x78
 8000cc8:	f003 fa8e 	bl	80041e8 <HAL_Delay>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020400 	.word	0x40020400

08000cd4 <ILI9488_WriteCommand>:

static void ILI9488_WriteCommand(uint8_t cmd) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <ILI9488_WriteCommand+0x2c>)
 8000ce4:	f004 faea 	bl	80052bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ce8:	1df9      	adds	r1, r7, #7
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <ILI9488_WriteCommand+0x30>)
 8000cf2:	f009 f8a2 	bl	8009e3a <HAL_SPI_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40020400 	.word	0x40020400
 8000d04:	20000400 	.word	0x20000400

08000d08 <ILI9488_WriteData>:

static void ILI9488_WriteData(uint8_t* buff, size_t buff_size) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2102      	movs	r1, #2
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <ILI9488_WriteData+0x2c>)
 8000d18:	f004 fad0 	bl	80052bc <HAL_GPIO_WritePin>
    // Não otimizar para chunks pequenos como 1 ou 3 bytes
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4804      	ldr	r0, [pc, #16]	@ (8000d38 <ILI9488_WriteData+0x30>)
 8000d28:	f009 f887 	bl	8009e3a <HAL_SPI_Transmit>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40020400 	.word	0x40020400
 8000d38:	20000400 	.word	0x20000400

08000d3c <ILI9488_WriteDataDMA>:

static void ILI9488_WriteDataDMA(uint8_t* buff, size_t buff_size) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	480d      	ldr	r0, [pc, #52]	@ (8000d80 <ILI9488_WriteDataDMA+0x44>)
 8000d4c:	f004 fab6 	bl	80052bc <HAL_GPIO_WritePin>

    osSemaphoreWait(spiTxSemaHandle, 0);
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <ILI9488_WriteDataDMA+0x48>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f00e fca0 	bl	800f69c <osSemaphoreWait>
    // Inicia a transferência
    HAL_SPI_Transmit_DMA(&ILI9488_SPI_PORT, buff, buff_size);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	461a      	mov	r2, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4808      	ldr	r0, [pc, #32]	@ (8000d88 <ILI9488_WriteDataDMA+0x4c>)
 8000d66:	f009 f9ad 	bl	800a0c4 <HAL_SPI_Transmit_DMA>
    
    // Bloqueia a DisplayTask até que o DMA termine e o Semáforo seja liberado pelo Callback
    osSemaphoreWait(spiTxSemaHandle, osWaitForever);
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <ILI9488_WriteDataDMA+0x48>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d72:	4618      	mov	r0, r3
 8000d74:	f00e fc92 	bl	800f69c <osSemaphoreWait>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40020400 	.word	0x40020400
 8000d84:	200005d0 	.word	0x200005d0
 8000d88:	20000400 	.word	0x20000400

08000d8c <ILI9488_WriteSmallData>:

static void ILI9488_WriteSmallData(uint8_t data) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	2102      	movs	r1, #2
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <ILI9488_WriteSmallData+0x2c>)
 8000d9c:	f004 fa8e 	bl	80052bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000da0:	1df9      	adds	r1, r7, #7
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	2201      	movs	r2, #1
 8000da8:	4804      	ldr	r0, [pc, #16]	@ (8000dbc <ILI9488_WriteSmallData+0x30>)
 8000daa:	f009 f846 	bl	8009e3a <HAL_SPI_Transmit>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40020400 	.word	0x40020400
 8000dbc:	20000400 	.word	0x20000400

08000dc0 <ILI9488_SetAddressWindow>:


static void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	4608      	mov	r0, r1
 8000dca:	4611      	mov	r1, r2
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4623      	mov	r3, r4
 8000dd0:	80fb      	strh	r3, [r7, #6]
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80bb      	strh	r3, [r7, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	807b      	strh	r3, [r7, #2]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	803b      	strh	r3, [r7, #0]
    // Column Address Set
    ILI9488_WriteCommand(0x2A);
 8000dde:	202a      	movs	r0, #42	@ 0x2a
 8000de0:	f7ff ff78 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000de4:	88fb      	ldrh	r3, [r7, #6]
 8000de6:	0a1b      	lsrs	r3, r3, #8
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	733b      	strb	r3, [r7, #12]
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	737b      	strb	r3, [r7, #13]
 8000df4:	887b      	ldrh	r3, [r7, #2]
 8000df6:	0a1b      	lsrs	r3, r3, #8
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	73bb      	strb	r3, [r7, #14]
 8000dfe:	887b      	ldrh	r3, [r7, #2]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	73fb      	strb	r3, [r7, #15]
        ILI9488_WriteData(data, sizeof(data));
 8000e04:	f107 030c 	add.w	r3, r7, #12
 8000e08:	2104      	movs	r1, #4
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ff7c 	bl	8000d08 <ILI9488_WriteData>
    }
    // Page Address Set
    ILI9488_WriteCommand(0x2B);
 8000e10:	202b      	movs	r0, #43	@ 0x2b
 8000e12:	f7ff ff5f 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000e16:	88bb      	ldrh	r3, [r7, #4]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	723b      	strb	r3, [r7, #8]
 8000e20:	88bb      	ldrh	r3, [r7, #4]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	727b      	strb	r3, [r7, #9]
 8000e26:	883b      	ldrh	r3, [r7, #0]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	72bb      	strb	r3, [r7, #10]
 8000e30:	883b      	ldrh	r3, [r7, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	72fb      	strb	r3, [r7, #11]
        ILI9488_WriteData(data, sizeof(data));
 8000e36:	f107 0308 	add.w	r3, r7, #8
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff63 	bl	8000d08 <ILI9488_WriteData>
    }
    // Memory Write
    ILI9488_WriteCommand(0x2C);
 8000e42:	202c      	movs	r0, #44	@ 0x2c
 8000e44:	f7ff ff46 	bl	8000cd4 <ILI9488_WriteCommand>
}
 8000e48:	bf00      	nop
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd90      	pop	{r4, r7, pc}

08000e50 <ILI9488_Init>:

void ILI9488_Init() {
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b095      	sub	sp, #84	@ 0x54
 8000e54:	af00      	add	r7, sp, #0
    ILI9488_Select();
 8000e56:	f7ff ff0f 	bl	8000c78 <ILI9488_Select>
    ILI9488_Reset();
 8000e5a:	f7ff ff25 	bl	8000ca8 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8000e5e:	20e0      	movs	r0, #224	@ 0xe0
 8000e60:	f7ff ff38 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x03, 0x09, 0x08, 0x16, 0x0A, 0x3F, 0x78, 0x4C, 0x09, 0x0A, 0x08, 0x16, 0x1A, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e64:	4b5b      	ldr	r3, [pc, #364]	@ (8000fd4 <ILI9488_Init+0x184>)
 8000e66:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000e6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e6c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e6e:	8023      	strh	r3, [r4, #0]
 8000e70:	3402      	adds	r4, #2
 8000e72:	0c1b      	lsrs	r3, r3, #16
 8000e74:	7023      	strb	r3, [r4, #0]
 8000e76:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff ff43 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 8000e82:	20e1      	movs	r0, #225	@ 0xe1
 8000e84:	f7ff ff26 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x16, 0x19, 0x03, 0x0F, 0x05, 0x32, 0x45, 0x46, 0x04, 0x0E, 0x0D, 0x35, 0x37, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e88:	4b53      	ldr	r3, [pc, #332]	@ (8000fd8 <ILI9488_Init+0x188>)
 8000e8a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000e8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e90:	c407      	stmia	r4!, {r0, r1, r2}
 8000e92:	8023      	strh	r3, [r4, #0]
 8000e94:	3402      	adds	r4, #2
 8000e96:	0c1b      	lsrs	r3, r3, #16
 8000e98:	7023      	strb	r3, [r4, #0]
 8000e9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff ff31 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC0); // Power Control 1
 8000ea6:	20c0      	movs	r0, #192	@ 0xc0
 8000ea8:	f7ff ff14 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x17, 0x15}; ILI9488_WriteData(data, sizeof(data)); }
 8000eac:	f241 5317 	movw	r3, #5399	@ 0x1517
 8000eb0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000eb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ff25 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC1); // Power Control 2
 8000ebe:	20c1      	movs	r0, #193	@ 0xc1
 8000ec0:	f7ff ff08 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x41}; ILI9488_WriteData(data, sizeof(data)); }
 8000ec4:	2341      	movs	r3, #65	@ 0x41
 8000ec6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000eca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff19 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC5); // VCOM Control
 8000ed6:	20c5      	movs	r0, #197	@ 0xc5
 8000ed8:	f7ff fefc 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x12, 0x80}; ILI9488_WriteData(data, sizeof(data)); }
 8000edc:	4a3f      	ldr	r2, [pc, #252]	@ (8000fdc <ILI9488_Init+0x18c>)
 8000ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee2:	6812      	ldr	r2, [r2, #0]
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	8019      	strh	r1, [r3, #0]
 8000ee8:	3302      	adds	r3, #2
 8000eea:	0c12      	lsrs	r2, r2, #16
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef2:	2103      	movs	r1, #3
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff07 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0x36); // Memory Access Control
 8000efa:	2036      	movs	r0, #54	@ 0x36
 8000efc:	f7ff feea 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {ILI9488_ROTATION}; ILI9488_WriteData(data, sizeof(data)); }
 8000f00:	2328      	movs	r3, #40	@ 0x28
 8000f02:	f887 3020 	strb.w	r3, [r7, #32]
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fefb 	bl	8000d08 <ILI9488_WriteData>
    
    // ============ MUDANÇA IMPORTANTE ANTERIOR ============
    ILI9488_WriteCommand(0x3A); // Interface Pixel Format
 8000f12:	203a      	movs	r0, #58	@ 0x3a
 8000f14:	f7ff fede 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x66}; ILI9488_WriteSmallData(data[0]); } // 0x66 para 18 bits/pixel
 8000f18:	2366      	movs	r3, #102	@ 0x66
 8000f1a:	773b      	strb	r3, [r7, #28]
 8000f1c:	7f3b      	ldrb	r3, [r7, #28]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff34 	bl	8000d8c <ILI9488_WriteSmallData>

    ILI9488_WriteCommand(0xB0); // Interface Mode Control
 8000f24:	20b0      	movs	r0, #176	@ 0xb0
 8000f26:	f7ff fed5 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	763b      	strb	r3, [r7, #24]
 8000f2e:	f107 0318 	add.w	r3, r7, #24
 8000f32:	2101      	movs	r1, #1
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fee7 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB1); // Frame Rate Control
 8000f3a:	20b1      	movs	r0, #177	@ 0xb1
 8000f3c:	f7ff feca 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xB0, 0x11}; ILI9488_WriteData(data, sizeof(data)); }
 8000f40:	f241 13b0 	movw	r3, #4528	@ 0x11b0
 8000f44:	82bb      	strh	r3, [r7, #20]
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fedb 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB4); // Display Inversion Control
 8000f52:	20b4      	movs	r0, #180	@ 0xb4
 8000f54:	f7ff febe 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02}; ILI9488_WriteData(data, sizeof(data)); }
 8000f58:	2302      	movs	r3, #2
 8000f5a:	743b      	strb	r3, [r7, #16]
 8000f5c:	f107 0310 	add.w	r3, r7, #16
 8000f60:	2101      	movs	r1, #1
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fed0 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB6); // Display Function Control
 8000f68:	20b6      	movs	r0, #182	@ 0xb6
 8000f6a:	f7ff feb3 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02, 0x02, 0x3B}; ILI9488_WriteData(data, sizeof(data)); }
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe0 <ILI9488_Init+0x190>)
 8000f70:	f107 030c 	add.w	r3, r7, #12
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	4611      	mov	r1, r2
 8000f78:	8019      	strh	r1, [r3, #0]
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	0c12      	lsrs	r2, r2, #16
 8000f7e:	701a      	strb	r2, [r3, #0]
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	2103      	movs	r1, #3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff febe 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE9); // Set Image Function
 8000f8c:	20e9      	movs	r0, #233	@ 0xe9
 8000f8e:	f7ff fea1 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f92:	2300      	movs	r3, #0
 8000f94:	723b      	strb	r3, [r7, #8]
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff feb3 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xF7); // Adjust Control 3
 8000fa2:	20f7      	movs	r0, #247	@ 0xf7
 8000fa4:	f7ff fe96 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xA9, 0x51, 0x2C, 0x82}; ILI9488_WriteData(data, sizeof(data)); }
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <ILI9488_Init+0x194>)
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	2104      	movs	r1, #4
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fea9 	bl	8000d08 <ILI9488_WriteData>
    
    ILI9488_WriteCommand(0x11); // Sleep Out
 8000fb6:	2011      	movs	r0, #17
 8000fb8:	f7ff fe8c 	bl	8000cd4 <ILI9488_WriteCommand>
    HAL_Delay(120);
 8000fbc:	2078      	movs	r0, #120	@ 0x78
 8000fbe:	f003 f913 	bl	80041e8 <HAL_Delay>
    ILI9488_WriteCommand(0x29); // Display ON
 8000fc2:	2029      	movs	r0, #41	@ 0x29
 8000fc4:	f7ff fe86 	bl	8000cd4 <ILI9488_WriteCommand>
    ILI9488_Unselect();
 8000fc8:	f7ff fe62 	bl	8000c90 <ILI9488_Unselect>
}
 8000fcc:	bf00      	nop
 8000fce:	3754      	adds	r7, #84	@ 0x54
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd90      	pop	{r4, r7, pc}
 8000fd4:	080136d4 	.word	0x080136d4
 8000fd8:	080136e4 	.word	0x080136e4
 8000fdc:	080136f4 	.word	0x080136f4
 8000fe0:	080136f8 	.word	0x080136f8
 8000fe4:	822c51a9 	.word	0x822c51a9

08000fe8 <ILI9488_WriteChar>:
    ILI9488_WriteData(data, sizeof(data));
    ILI9488_Unselect();
}

// ============== NOVA FUNÇÃO DE ESCRITA DE CARACTERE (3 BYTES) ==============
static void ILI9488_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000fe8:	b082      	sub	sp, #8
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b08a      	sub	sp, #40	@ 0x28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;
    ILI9488_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000ffe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001002:	461a      	mov	r2, r3
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	4413      	add	r3, r2
 8001008:	b29b      	uxth	r3, r3
 800100a:	3b01      	subs	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001012:	4619      	mov	r1, r3
 8001014:	88bb      	ldrh	r3, [r7, #4]
 8001016:	440b      	add	r3, r1
 8001018:	b29b      	uxth	r3, r3
 800101a:	3b01      	subs	r3, #1
 800101c:	b29b      	uxth	r3, r3
 800101e:	88b9      	ldrh	r1, [r7, #4]
 8001020:	88f8      	ldrh	r0, [r7, #6]
 8001022:	f7ff fecd 	bl	8000dc0 <ILI9488_SetAddressWindow>

    // Converte as cores de background e foreground para 3 bytes uma única vez
    uint8_t color_r = ((color >> 11) << 3);
 8001026:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001028:	0adb      	lsrs	r3, r3, #11
 800102a:	b29b      	uxth	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	77fb      	strb	r3, [r7, #31]
    uint8_t color_g = ((color >> 5) & 0x3F) << 2;
 8001032:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001034:	095b      	lsrs	r3, r3, #5
 8001036:	b29b      	uxth	r3, r3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	77bb      	strb	r3, [r7, #30]
    uint8_t color_b = (color & 0x1F) << 3;
 800103e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001040:	b2db      	uxtb	r3, r3
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	777b      	strb	r3, [r7, #29]

    uint8_t bgcolor_r = ((bgcolor >> 11) << 3);
 8001046:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800104a:	0adb      	lsrs	r3, r3, #11
 800104c:	b29b      	uxth	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	773b      	strb	r3, [r7, #28]
    uint8_t bgcolor_g = ((bgcolor >> 5) & 0x3F) << 2;
 8001054:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001058:	095b      	lsrs	r3, r3, #5
 800105a:	b29b      	uxth	r3, r3
 800105c:	b2db      	uxtb	r3, r3
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	76fb      	strb	r3, [r7, #27]
    uint8_t bgcolor_b = (bgcolor & 0x1F) << 3;
 8001062:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001066:	b2db      	uxtb	r3, r3
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	76bb      	strb	r3, [r7, #26]
    
    for(i = 0; i < font.height; i++) {
 800106c:	2300      	movs	r3, #0
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001070:	e03d      	b.n	80010ee <ILI9488_WriteChar+0x106>
        b = font.data[(ch - 32) * font.height + i];
 8001072:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001074:	78fb      	ldrb	r3, [r7, #3]
 8001076:	3b20      	subs	r3, #32
 8001078:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800107c:	fb01 f303 	mul.w	r3, r1, r3
 8001080:	4619      	mov	r1, r3
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	440b      	add	r3, r1
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4413      	add	r3, r2
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
 8001092:	e023      	b.n	80010dc <ILI9488_WriteChar+0xf4>
            if((b << j) & 0x8000) {
 8001094:	697a      	ldr	r2, [r7, #20]
 8001096:	6a3b      	ldr	r3, [r7, #32]
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00c      	beq.n	80010be <ILI9488_WriteChar+0xd6>
                uint8_t pixel[] = {color_r, color_g, color_b};
 80010a4:	7ffb      	ldrb	r3, [r7, #31]
 80010a6:	743b      	strb	r3, [r7, #16]
 80010a8:	7fbb      	ldrb	r3, [r7, #30]
 80010aa:	747b      	strb	r3, [r7, #17]
 80010ac:	7f7b      	ldrb	r3, [r7, #29]
 80010ae:	74bb      	strb	r3, [r7, #18]
                ILI9488_WriteData(pixel, sizeof(pixel));
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	2103      	movs	r1, #3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fe26 	bl	8000d08 <ILI9488_WriteData>
 80010bc:	e00b      	b.n	80010d6 <ILI9488_WriteChar+0xee>
            } else {
                uint8_t pixel[] = {bgcolor_r, bgcolor_g, bgcolor_b};
 80010be:	7f3b      	ldrb	r3, [r7, #28]
 80010c0:	733b      	strb	r3, [r7, #12]
 80010c2:	7efb      	ldrb	r3, [r7, #27]
 80010c4:	737b      	strb	r3, [r7, #13]
 80010c6:	7ebb      	ldrb	r3, [r7, #26]
 80010c8:	73bb      	strb	r3, [r7, #14]
                ILI9488_WriteData(pixel, sizeof(pixel));
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	2103      	movs	r1, #3
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fe19 	bl	8000d08 <ILI9488_WriteData>
        for(j = 0; j < font.width; j++) {
 80010d6:	6a3b      	ldr	r3, [r7, #32]
 80010d8:	3301      	adds	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
 80010dc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80010e0:	461a      	mov	r2, r3
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d3d5      	bcc.n	8001094 <ILI9488_WriteChar+0xac>
    for(i = 0; i < font.height; i++) {
 80010e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ea:	3301      	adds	r3, #1
 80010ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80010ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010f2:	461a      	mov	r2, r3
 80010f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d3bb      	bcc.n	8001072 <ILI9488_WriteChar+0x8a>
            }
        }
    }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	@ 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001106:	b002      	add	sp, #8
 8001108:	4770      	bx	lr
	...

0800110c <ILI9488_FillRectangle>:

// ============== NOVA FUNÇÃO DE PREENCHER RETÂNGULO (3 BYTES) ==============
void ILI9488_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001130:	f080 8083 	bcs.w	800123a <ILI9488_FillRectangle+0x12e>
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800113a:	d27e      	bcs.n	800123a <ILI9488_FillRectangle+0x12e>
    if((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 800113c:	88fa      	ldrh	r2, [r7, #6]
 800113e:	887b      	ldrh	r3, [r7, #2]
 8001140:	4413      	add	r3, r2
 8001142:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001146:	dd03      	ble.n	8001150 <ILI9488_FillRectangle+0x44>
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 800114e:	807b      	strh	r3, [r7, #2]
    if((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001150:	88ba      	ldrh	r2, [r7, #4]
 8001152:	883b      	ldrh	r3, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800115a:	dd03      	ble.n	8001164 <ILI9488_FillRectangle+0x58>
 800115c:	88bb      	ldrh	r3, [r7, #4]
 800115e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001162:	803b      	strh	r3, [r7, #0]

    ILI9488_Select();
 8001164:	f7ff fd88 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001168:	88fa      	ldrh	r2, [r7, #6]
 800116a:	887b      	ldrh	r3, [r7, #2]
 800116c:	4413      	add	r3, r2
 800116e:	b29b      	uxth	r3, r3
 8001170:	3b01      	subs	r3, #1
 8001172:	b29c      	uxth	r4, r3
 8001174:	88ba      	ldrh	r2, [r7, #4]
 8001176:	883b      	ldrh	r3, [r7, #0]
 8001178:	4413      	add	r3, r2
 800117a:	b29b      	uxth	r3, r3
 800117c:	3b01      	subs	r3, #1
 800117e:	b29b      	uxth	r3, r3
 8001180:	88b9      	ldrh	r1, [r7, #4]
 8001182:	88f8      	ldrh	r0, [r7, #6]
 8001184:	4622      	mov	r2, r4
 8001186:	f7ff fe1b 	bl	8000dc0 <ILI9488_SetAddressWindow>
    
    // Converte a cor para 3 bytes
    uint8_t r = (color >> 11) & 0x1F;
 800118a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800118c:	0adb      	lsrs	r3, r3, #11
 800118e:	b29b      	uxth	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	74fb      	strb	r3, [r7, #19]
    uint8_t g = (color >> 5) & 0x3F;
 8001198:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800119a:	095b      	lsrs	r3, r3, #5
 800119c:	b29b      	uxth	r3, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011a4:	74bb      	strb	r3, [r7, #18]
    uint8_t b = color & 0x1F;
 80011a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f003 031f 	and.w	r3, r3, #31
 80011ae:	747b      	strb	r3, [r7, #17]

    r = (r << 3) | (r >> 2);
 80011b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	b25a      	sxtb	r2, r3
 80011b8:	7cfb      	ldrb	r3, [r7, #19]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b25b      	sxtb	r3, r3
 80011c4:	74fb      	strb	r3, [r7, #19]
    g = (g << 2) | (g >> 4);
 80011c6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	b25a      	sxtb	r2, r3
 80011ce:	7cbb      	ldrb	r3, [r7, #18]
 80011d0:	091b      	lsrs	r3, r3, #4
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	74bb      	strb	r3, [r7, #18]
    b = (b << 3) | (b >> 2);
 80011dc:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	b25a      	sxtb	r2, r3
 80011e4:	7c7b      	ldrb	r3, [r7, #17]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	4313      	orrs	r3, r2
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	747b      	strb	r3, [r7, #17]
    
    uint8_t data[] = {r, g, b};
 80011f2:	7cfb      	ldrb	r3, [r7, #19]
 80011f4:	733b      	strb	r3, [r7, #12]
 80011f6:	7cbb      	ldrb	r3, [r7, #18]
 80011f8:	737b      	strb	r3, [r7, #13]
 80011fa:	7c7b      	ldrb	r3, [r7, #17]
 80011fc:	73bb      	strb	r3, [r7, #14]
    
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2102      	movs	r1, #2
 8001202:	4810      	ldr	r0, [pc, #64]	@ (8001244 <ILI9488_FillRectangle+0x138>)
 8001204:	f004 f85a 	bl	80052bc <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (h * w); i++) {
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <ILI9488_FillRectangle+0x118>
        HAL_SPI_Transmit(&ILI9488_SPI_PORT, data, 3, HAL_MAX_DELAY);
 800120e:	f107 010c 	add.w	r1, r7, #12
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	2203      	movs	r2, #3
 8001218:	480b      	ldr	r0, [pc, #44]	@ (8001248 <ILI9488_FillRectangle+0x13c>)
 800121a:	f008 fe0e 	bl	8009e3a <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (h * w); i++) {
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	883b      	ldrh	r3, [r7, #0]
 8001226:	887a      	ldrh	r2, [r7, #2]
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	461a      	mov	r2, r3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	4293      	cmp	r3, r2
 8001232:	d3ec      	bcc.n	800120e <ILI9488_FillRectangle+0x102>
    }

    ILI9488_Unselect();
 8001234:	f7ff fd2c 	bl	8000c90 <ILI9488_Unselect>
 8001238:	e000      	b.n	800123c <ILI9488_FillRectangle+0x130>
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800123a:	bf00      	nop
}
 800123c:	371c      	adds	r7, #28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd90      	pop	{r4, r7, pc}
 8001242:	bf00      	nop
 8001244:	40020400 	.word	0x40020400
 8001248:	20000400 	.word	0x20000400

0800124c <ILI9488_WriteString>:

// O restante das funções não precisa de alteração pois dependem das que foram corrigidas

void ILI9488_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800124c:	b082      	sub	sp, #8
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af04      	add	r7, sp, #16
 8001254:	603a      	str	r2, [r7, #0]
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	4603      	mov	r3, r0
 800125a:	80fb      	strh	r3, [r7, #6]
 800125c:	460b      	mov	r3, r1
 800125e:	80bb      	strh	r3, [r7, #4]
    ILI9488_Select();
 8001260:	f7ff fd0a 	bl	8000c78 <ILI9488_Select>
    while(*str) {
 8001264:	e02f      	b.n	80012c6 <ILI9488_WriteString+0x7a>
        if(x + font.width >= ILI9488_WIDTH) {
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	7d3a      	ldrb	r2, [r7, #20]
 800126a:	4413      	add	r3, r2
 800126c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001270:	db14      	blt.n	800129c <ILI9488_WriteString+0x50>
            x = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001276:	7d7b      	ldrb	r3, [r7, #21]
 8001278:	461a      	mov	r2, r3
 800127a:	88bb      	ldrh	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001280:	88bb      	ldrh	r3, [r7, #4]
 8001282:	7d7a      	ldrb	r2, [r7, #21]
 8001284:	4413      	add	r3, r2
 8001286:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800128a:	da21      	bge.n	80012d0 <ILI9488_WriteString+0x84>
            if(*str == ' ') {
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b20      	cmp	r3, #32
 8001292:	d103      	bne.n	800129c <ILI9488_WriteString+0x50>
                str++;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	603b      	str	r3, [r7, #0]
                continue;
 800129a:	e014      	b.n	80012c6 <ILI9488_WriteString+0x7a>
            }
        }
        ILI9488_WriteChar(x, y, *str, font, color, bgcolor);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	88b9      	ldrh	r1, [r7, #4]
 80012a2:	88f8      	ldrh	r0, [r7, #6]
 80012a4:	8c3b      	ldrh	r3, [r7, #32]
 80012a6:	9302      	str	r3, [sp, #8]
 80012a8:	8bbb      	ldrh	r3, [r7, #28]
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f7ff fe99 	bl	8000fe8 <ILI9488_WriteChar>
        x += font.width;
 80012b6:	7d3b      	ldrb	r3, [r7, #20]
 80012b8:	461a      	mov	r2, r3
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	4413      	add	r3, r2
 80012be:	80fb      	strh	r3, [r7, #6]
        str++;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	603b      	str	r3, [r7, #0]
    while(*str) {
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1cb      	bne.n	8001266 <ILI9488_WriteString+0x1a>
 80012ce:	e000      	b.n	80012d2 <ILI9488_WriteString+0x86>
            if(y + font.height >= ILI9488_HEIGHT) break;
 80012d0:	bf00      	nop
    }
    ILI9488_Unselect();
 80012d2:	f7ff fcdd 	bl	8000c90 <ILI9488_Unselect>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012e0:	b002      	add	sp, #8
 80012e2:	4770      	bx	lr

080012e4 <ILI9488_FillScreen>:

void ILI9488_FillScreen(uint16_t color) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af02      	add	r7, sp, #8
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, color);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012f6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80012fa:	2100      	movs	r1, #0
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff ff05 	bl	800110c <ILI9488_FillRectangle>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <ILI9488_DrawImage_BIN>:
  * @param  filepath: Caminho completo para o arquivo .bin no SD (ex: "0:/imagem.bin").
  * @note   O arquivo .bin DEVE conter dados brutos de pixel no formato RGB666 (3 bytes por pixel).
  * @note   Esta função aloca um buffer de linha no heap (malloc).
  * @retval 1 em sucesso, 0 em falha (falha ao abrir, ler ou alocar memória).
  */
uint8_t ILI9488_DrawImage_BIN(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 800130a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800130e:	f5ad 7d15 	sub.w	sp, sp, #596	@ 0x254
 8001312:	af00      	add	r7, sp, #0
 8001314:	4684      	mov	ip, r0
 8001316:	460e      	mov	r6, r1
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001320:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001324:	4662      	mov	r2, ip
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800132c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001330:	4632      	mov	r2, r6
 8001332:	801a      	strh	r2, [r3, #0]
 8001334:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001338:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800133c:	4602      	mov	r2, r0
 800133e:	801a      	strh	r2, [r3, #0]
 8001340:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001344:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001348:	460a      	mov	r2, r1
 800134a:	801a      	strh	r2, [r3, #0]
 800134c:	466b      	mov	r3, sp
 800134e:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br = 0; // Bytes lidos
 8001350:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001354:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]

    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 800135c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001360:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800136a:	d207      	bcs.n	800137c <ILI9488_DrawImage_BIN+0x72>
 800136c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001370:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800137a:	d301      	bcc.n	8001380 <ILI9488_DrawImage_BIN+0x76>
 800137c:	2300      	movs	r3, #0
 800137e:	e0ed      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    if ((x + w - 1) >= ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 8001380:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001384:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800138e:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	4413      	add	r3, r2
 8001396:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800139a:	dd0b      	ble.n	80013b4 <ILI9488_DrawImage_BIN+0xaa>
 800139c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013a0:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013a4:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80013a8:	f2a2 224a 	subw	r2, r2, #586	@ 0x24a
 80013ac:	8812      	ldrh	r2, [r2, #0]
 80013ae:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 80013b2:	801a      	strh	r2, [r3, #0]
    if ((y + h - 1) >= ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 80013b4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013b8:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80013bc:	881a      	ldrh	r2, [r3, #0]
 80013be:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013c2:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	4413      	add	r3, r2
 80013ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80013ce:	dd0b      	ble.n	80013e8 <ILI9488_DrawImage_BIN+0xde>
 80013d0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013d4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80013d8:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80013dc:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 80013e0:	8812      	ldrh	r2, [r2, #0]
 80013e2:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 80013e6:	801a      	strh	r2, [r3, #0]

    // 2. Calcula tamanho da linha (RGB666 = 3 bytes/pixel)
    uint32_t line_size_bytes = (uint32_t)w * 3;
 80013e8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013ec:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013f0:	881a      	ldrh	r2, [r3, #0]
 80013f2:	4613      	mov	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	4413      	add	r3, r2
 80013f8:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    // 3. Aloca um buffer na STACK para a linha
    //    (Requer Stack_Size >= 0x1000 (4KB) em startup_stm32f407vetx.s)
    uint8_t line_buffer[line_size_bytes];
 80013fc:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001400:	460b      	mov	r3, r1
 8001402:	3b01      	subs	r3, #1
 8001404:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 8001408:	2300      	movs	r3, #0
 800140a:	4688      	mov	r8, r1
 800140c:	4699      	mov	r9, r3
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800141a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800141e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001422:	2300      	movs	r3, #0
 8001424:	460c      	mov	r4, r1
 8001426:	461d      	mov	r5, r3
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	00eb      	lsls	r3, r5, #3
 8001432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001436:	00e2      	lsls	r2, r4, #3
 8001438:	1dcb      	adds	r3, r1, #7
 800143a:	08db      	lsrs	r3, r3, #3
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	ebad 0d03 	sub.w	sp, sp, r3
 8001442:	466b      	mov	r3, sp
 8001444:	3300      	adds	r3, #0
 8001446:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240

    // 4. Abre o arquivo
    res = f_open(&file, filepath, FA_READ);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2201      	movs	r2, #1
 8001450:	f8d7 1270 	ldr.w	r1, [r7, #624]	@ 0x270
 8001454:	4618      	mov	r0, r3
 8001456:	f00d f8c5 	bl	800e5e4 <f_open>
 800145a:	4603      	mov	r3, r0
 800145c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
    if (res != FR_OK) {
 8001460:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <ILI9488_DrawImage_BIN+0x162>
        return 0; // Falha ao abrir o arquivo
 8001468:	2300      	movs	r3, #0
 800146a:	e077      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    }

    // 5. Prepara o display
    ILI9488_Select();
 800146c:	f7ff fc04 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001470:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001474:	f2a3 224a 	subw	r2, r3, #586	@ 0x24a
 8001478:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800147c:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001480:	8812      	ldrh	r2, [r2, #0]
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	4413      	add	r3, r2
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b01      	subs	r3, #1
 800148a:	b29c      	uxth	r4, r3
 800148c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001490:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001494:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001498:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800149c:	8812      	ldrh	r2, [r2, #0]
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	4413      	add	r3, r2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	3b01      	subs	r3, #1
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014ac:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80014b0:	8819      	ldrh	r1, [r3, #0]
 80014b2:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014b6:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 80014ba:	8818      	ldrh	r0, [r3, #0]
 80014bc:	4613      	mov	r3, r2
 80014be:	4622      	mov	r2, r4
 80014c0:	f7ff fc7e 	bl	8000dc0 <ILI9488_SetAddressWindow>
    //

    // 6. Loop de leitura e desenho
    for (uint16_t i = 0; i < h; i++) {
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 80014ca:	e024      	b.n	8001516 <ILI9488_DrawImage_BIN+0x20c>
        // Lê uma linha (RGB666) do arquivo direto para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	f107 000c 	add.w	r0, r7, #12
 80014d4:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014d8:	f8d7 1240 	ldr.w	r1, [r7, #576]	@ 0x240
 80014dc:	f00d fa43 	bl	800e966 <f_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
        if (res != FR_OK || br != line_size_bytes) {
 80014e6:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d11c      	bne.n	8001528 <ILI9488_DrawImage_BIN+0x21e>
 80014ee:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014f2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d113      	bne.n	8001528 <ILI9488_DrawImage_BIN+0x21e>

        // NÃO HÁ CONVERSÃO
        // Os dados em line_buffer já estão no formato que o display espera.
        
        // Envia a linha (RGB666) para o display
        ILI9488_WriteDataDMA(line_buffer, line_size_bytes);
 8001500:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001504:	f8d7 0240 	ldr.w	r0, [r7, #576]	@ 0x240
 8001508:	f7ff fc18 	bl	8000d3c <ILI9488_WriteDataDMA>
    for (uint16_t i = 0; i < h; i++) {
 800150c:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001510:	3301      	adds	r3, #1
 8001512:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 8001516:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800151a:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800151e:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3d1      	bcc.n	80014cc <ILI9488_DrawImage_BIN+0x1c2>
    }

    // 7. Limpeza
    ILI9488_Unselect();
 8001528:	f7ff fbb2 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	4618      	mov	r0, r3
 8001532:	f00d fc0f 	bl	800ed54 <f_close>

    // 8. Retorno
    if (br != line_size_bytes && h > 0) {
 8001536:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800153a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001544:	429a      	cmp	r2, r3
 8001546:	d008      	beq.n	800155a <ILI9488_DrawImage_BIN+0x250>
 8001548:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800154c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <ILI9488_DrawImage_BIN+0x250>
         return 0; // Leitura falhou
 8001556:	2300      	movs	r3, #0
 8001558:	e000      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    }

    return 1; // Sucesso
 800155a:	2301      	movs	r3, #1
 800155c:	46b5      	mov	sp, r6
}
 800155e:	4618      	mov	r0, r3
 8001560:	f507 7715 	add.w	r7, r7, #596	@ 0x254
 8001564:	46bd      	mov	sp, r7
 8001566:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800156a <ILI9488_DrawImage_Transparent>:

uint8_t ILI9488_DrawImage_Transparent(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 800156a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800156e:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8001572:	af00      	add	r7, sp, #0
 8001574:	4684      	mov	ip, r0
 8001576:	460e      	mov	r6, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001580:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001584:	4662      	mov	r2, ip
 8001586:	801a      	strh	r2, [r3, #0]
 8001588:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800158c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001590:	4632      	mov	r2, r6
 8001592:	801a      	strh	r2, [r3, #0]
 8001594:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001598:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 800159c:	4602      	mov	r2, r0
 800159e:	801a      	strh	r2, [r3, #0]
 80015a0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015a4:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80015a8:	460a      	mov	r2, r1
 80015aa:	801a      	strh	r2, [r3, #0]
 80015ac:	466b      	mov	r3, sp
 80015ae:	461e      	mov	r6, r3
FIL file;
    FRESULT res;
    UINT br = 0;
 80015b0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015b4:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

    // 1. Verificações de limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 80015bc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015c0:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80015ca:	d207      	bcs.n	80015dc <ILI9488_DrawImage_Transparent+0x72>
 80015cc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015d0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80015d4:	881b      	ldrh	r3, [r3, #0]
 80015d6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80015da:	d301      	bcc.n	80015e0 <ILI9488_DrawImage_Transparent+0x76>
 80015dc:	2300      	movs	r3, #0
 80015de:	e153      	b.n	8001888 <ILI9488_DrawImage_Transparent+0x31e>
    if ((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 80015e0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015e4:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80015e8:	881a      	ldrh	r2, [r3, #0]
 80015ea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015ee:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	4413      	add	r3, r2
 80015f6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80015fa:	dd0b      	ble.n	8001614 <ILI9488_DrawImage_Transparent+0xaa>
 80015fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001600:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001604:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001608:	f2a2 225a 	subw	r2, r2, #602	@ 0x25a
 800160c:	8812      	ldrh	r2, [r2, #0]
 800160e:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 8001612:	801a      	strh	r2, [r3, #0]
    if ((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001614:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001618:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800161c:	881a      	ldrh	r2, [r3, #0]
 800161e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001622:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	4413      	add	r3, r2
 800162a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800162e:	dd0b      	ble.n	8001648 <ILI9488_DrawImage_Transparent+0xde>
 8001630:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001634:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001638:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800163c:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001640:	8812      	ldrh	r2, [r2, #0]
 8001642:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001646:	801a      	strh	r2, [r3, #0]

    // 2. Prepara Buffer de Linha
    uint32_t line_size_bytes = (uint32_t)w * 3;
 8001648:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800164c:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001650:	881a      	ldrh	r2, [r3, #0]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
    // VLA (Variable Length Array) na stack. Se der estouro, use static ou malloc.
    uint8_t line_buffer[line_size_bytes]; 
 800165c:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 8001660:	460b      	mov	r3, r1
 8001662:	3b01      	subs	r3, #1
 8001664:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8001668:	2300      	movs	r3, #0
 800166a:	4688      	mov	r8, r1
 800166c:	4699      	mov	r9, r3
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800167a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800167e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001682:	2300      	movs	r3, #0
 8001684:	460c      	mov	r4, r1
 8001686:	461d      	mov	r5, r3
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	00eb      	lsls	r3, r5, #3
 8001692:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001696:	00e2      	lsls	r2, r4, #3
 8001698:	1dcb      	adds	r3, r1, #7
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	ebad 0d03 	sub.w	sp, sp, r3
 80016a2:	466b      	mov	r3, sp
 80016a4:	3300      	adds	r3, #0
 80016a6:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

    // 3. Abre Arquivo
    res = f_open(&file, filepath, FA_READ);
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2201      	movs	r2, #1
 80016b0:	f8d7 1280 	ldr.w	r1, [r7, #640]	@ 0x280
 80016b4:	4618      	mov	r0, r3
 80016b6:	f00c ff95 	bl	800e5e4 <f_open>
 80016ba:	4603      	mov	r3, r0
 80016bc:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b
    if (res != FR_OK) return 0;
 80016c0:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <ILI9488_DrawImage_Transparent+0x162>
 80016c8:	2300      	movs	r3, #0
 80016ca:	e0dd      	b.n	8001888 <ILI9488_DrawImage_Transparent+0x31e>

    ILI9488_Select();
 80016cc:	f7ff fad4 	bl	8000c78 <ILI9488_Select>

    // 4. Loop Linha por Linha (Y)
    for (uint16_t i = 0; i < h; i++) {
 80016d0:	2300      	movs	r3, #0
 80016d2:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 80016d6:	e0c5      	b.n	8001864 <ILI9488_DrawImage_Transparent+0x2fa>
        
        // Lê a linha inteira do SD para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	f107 0010 	add.w	r0, r7, #16
 80016e0:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 80016e4:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 80016e8:	f00d f93d 	bl	800e966 <f_read>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b
        if (res != FR_OK || br < line_size_bytes) break;
 80016f2:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f040 80be 	bne.w	8001878 <ILI9488_DrawImage_Transparent+0x30e>
 80016fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001700:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800170a:	429a      	cmp	r2, r3
 800170c:	f200 80b4 	bhi.w	8001878 <ILI9488_DrawImage_Transparent+0x30e>

        // Processa a linha horizontalmente (X) procurando BLOCOS de pixels opacos
        for (uint16_t j = 0; j < w; j++) {
 8001710:	2300      	movs	r3, #0
 8001712:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
 8001716:	e096      	b.n	8001846 <ILI9488_DrawImage_Transparent+0x2dc>
            
            uint8_t* p_pixel = &line_buffer[j * 3];
 8001718:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8001726:	4413      	add	r3, r2
 8001728:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
            
            // Verifica se é a Cor Chave (Magenta: 0xFF, 0x00, 0xFF)
            if (p_pixel[0] == ILI9488_COLOR_KEY_R && 
 800172c:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2bff      	cmp	r3, #255	@ 0xff
 8001734:	d10b      	bne.n	800174e <ILI9488_DrawImage_Transparent+0x1e4>
                p_pixel[1] == ILI9488_COLOR_KEY_G && 
 8001736:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 800173a:	3301      	adds	r3, #1
 800173c:	781b      	ldrb	r3, [r3, #0]
            if (p_pixel[0] == ILI9488_COLOR_KEY_R && 
 800173e:	2b00      	cmp	r3, #0
 8001740:	d105      	bne.n	800174e <ILI9488_DrawImage_Transparent+0x1e4>
                p_pixel[2] == ILI9488_COLOR_KEY_B) {
 8001742:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001746:	3302      	adds	r3, #2
 8001748:	781b      	ldrb	r3, [r3, #0]
                p_pixel[1] == ILI9488_COLOR_KEY_G && 
 800174a:	2bff      	cmp	r3, #255	@ 0xff
 800174c:	d075      	beq.n	800183a <ILI9488_DrawImage_Transparent+0x2d0>
                // É transparente: Pula este pixel e continua o loop
                continue; 
            } 
            
            // SE É OPACO: Calcula o tamanho do bloco contínuo (run_len)
            uint16_t run_len = 1;
 800174e:	2301      	movs	r3, #1
 8001750:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
            while ((j + run_len) < w) {
 8001754:	e022      	b.n	800179c <ILI9488_DrawImage_Transparent+0x232>
                uint8_t* p_next = &line_buffer[(j + run_len) * 3];
 8001756:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 800175a:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 800175e:	441a      	add	r2, r3
 8001760:	4613      	mov	r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4413      	add	r3, r2
 8001766:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 800176a:	4413      	add	r3, r2
 800176c:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
                
                // Se encontrar um pixel transparente, o bloco acaba.
                if (p_next[0] == ILI9488_COLOR_KEY_R && 
 8001770:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2bff      	cmp	r3, #255	@ 0xff
 8001778:	d10b      	bne.n	8001792 <ILI9488_DrawImage_Transparent+0x228>
                    p_next[1] == ILI9488_COLOR_KEY_G && 
 800177a:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 800177e:	3301      	adds	r3, #1
 8001780:	781b      	ldrb	r3, [r3, #0]
                if (p_next[0] == ILI9488_COLOR_KEY_R && 
 8001782:	2b00      	cmp	r3, #0
 8001784:	d105      	bne.n	8001792 <ILI9488_DrawImage_Transparent+0x228>
                    p_next[2] == ILI9488_COLOR_KEY_B) {
 8001786:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 800178a:	3302      	adds	r3, #2
 800178c:	781b      	ldrb	r3, [r3, #0]
                    p_next[1] == ILI9488_COLOR_KEY_G && 
 800178e:	2bff      	cmp	r3, #255	@ 0xff
 8001790:	d011      	beq.n	80017b6 <ILI9488_DrawImage_Transparent+0x24c>
                    break;
                }
                run_len++;
 8001792:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001796:	3301      	adds	r3, #1
 8001798:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
            while ((j + run_len) < w) {
 800179c:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 80017a0:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80017a4:	441a      	add	r2, r3
 80017a6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017aa:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbd0      	blt.n	8001756 <ILI9488_DrawImage_Transparent+0x1ec>
 80017b4:	e000      	b.n	80017b8 <ILI9488_DrawImage_Transparent+0x24e>
                    break;
 80017b6:	bf00      	nop
            }

            // DESENHA O BLOCO OPACO
            // 1. Define a janela para o tamanho exato do bloco (run_len pixels)
            ILI9488_SetAddressWindow(x + j, y + i, x + j + run_len - 1, y + i);
 80017b8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017bc:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80017c0:	881a      	ldrh	r2, [r3, #0]
 80017c2:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80017c6:	4413      	add	r3, r2
 80017c8:	b298      	uxth	r0, r3
 80017ca:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017ce:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80017d2:	881a      	ldrh	r2, [r3, #0]
 80017d4:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80017d8:	4413      	add	r3, r2
 80017da:	b299      	uxth	r1, r3
 80017dc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017e0:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80017e4:	881a      	ldrh	r2, [r3, #0]
 80017e6:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80017ea:	4413      	add	r3, r2
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80017f2:	4413      	add	r3, r2
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	3b01      	subs	r3, #1
 80017f8:	b29c      	uxth	r4, r3
 80017fa:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017fe:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001802:	881a      	ldrh	r2, [r3, #0]
 8001804:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001808:	4413      	add	r3, r2
 800180a:	b29b      	uxth	r3, r3
 800180c:	4622      	mov	r2, r4
 800180e:	f7ff fad7 	bl	8000dc0 <ILI9488_SetAddressWindow>
            
            // 2. Envia os dados usando sua função DMA encapsulada
            // Passamos o ponteiro do início do bloco e o tamanho total em bytes
            ILI9488_WriteDataDMA(p_pixel, run_len * 3);
 8001812:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8001816:	4613      	mov	r3, r2
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	4413      	add	r3, r2
 800181c:	4619      	mov	r1, r3
 800181e:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8001822:	f7ff fa8b 	bl	8000d3c <ILI9488_WriteDataDMA>
            
            // 3. Avança o índice 'j' para pular os pixels que já enviamos neste bloco
            j += (run_len - 1); 
 8001826:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 800182a:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 800182e:	4413      	add	r3, r2
 8001830:	b29b      	uxth	r3, r3
 8001832:	3b01      	subs	r3, #1
 8001834:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
 8001838:	e000      	b.n	800183c <ILI9488_DrawImage_Transparent+0x2d2>
                continue; 
 800183a:	bf00      	nop
        for (uint16_t j = 0; j < w; j++) {
 800183c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001840:	3301      	adds	r3, #1
 8001842:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
 8001846:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800184a:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 800184e:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	f4ff af5f 	bcc.w	8001718 <ILI9488_DrawImage_Transparent+0x1ae>
    for (uint16_t i = 0; i < h; i++) {
 800185a:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800185e:	3301      	adds	r3, #1
 8001860:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001864:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001868:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800186c:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	f4ff af30 	bcc.w	80016d8 <ILI9488_DrawImage_Transparent+0x16e>
        }
    }

    ILI9488_Unselect();
 8001878:	f7ff fa0a 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 800187c:	f107 0310 	add.w	r3, r7, #16
 8001880:	4618      	mov	r0, r3
 8001882:	f00d fa67 	bl	800ed54 <f_close>
    return 1;
 8001886:	2301      	movs	r3, #1
 8001888:	46b5      	mov	sp, r6
}
 800188a:	4618      	mov	r0, r3
 800188c:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8001890:	46bd      	mov	sp, r7
 8001892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08001898 <ILI9488_RestoreRect>:

// ILI9488.c

// Restaura uma área retangular da tela usando pixels do arquivo de background (480x320)
uint8_t ILI9488_RestoreRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 8001898:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800189c:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4684      	mov	ip, r0
 80018a4:	460e      	mov	r6, r1
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018ae:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80018b2:	4662      	mov	r2, ip
 80018b4:	801a      	strh	r2, [r3, #0]
 80018b6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018ba:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80018be:	4632      	mov	r2, r6
 80018c0:	801a      	strh	r2, [r3, #0]
 80018c2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018c6:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80018ca:	4602      	mov	r2, r0
 80018cc:	801a      	strh	r2, [r3, #0]
 80018ce:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018d2:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80018d6:	460a      	mov	r2, r1
 80018d8:	801a      	strh	r2, [r3, #0]
 80018da:	466b      	mov	r3, sp
 80018dc:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br;

    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 80018de:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018e2:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80018ec:	d207      	bcs.n	80018fe <ILI9488_RestoreRect+0x66>
 80018ee:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018f2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80018fc:	d301      	bcc.n	8001902 <ILI9488_RestoreRect+0x6a>
 80018fe:	2300      	movs	r3, #0
 8001900:	e12b      	b.n	8001b5a <ILI9488_RestoreRect+0x2c2>
    if ((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 8001902:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001906:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 800190a:	881a      	ldrh	r2, [r3, #0]
 800190c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001910:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	4413      	add	r3, r2
 8001918:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800191c:	dd0b      	ble.n	8001936 <ILI9488_RestoreRect+0x9e>
 800191e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001922:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001926:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800192a:	f2a2 225a 	subw	r2, r2, #602	@ 0x25a
 800192e:	8812      	ldrh	r2, [r2, #0]
 8001930:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 8001934:	801a      	strh	r2, [r3, #0]
    if ((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001936:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800193a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800193e:	881a      	ldrh	r2, [r3, #0]
 8001940:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001944:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	4413      	add	r3, r2
 800194c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001950:	dd0b      	ble.n	800196a <ILI9488_RestoreRect+0xd2>
 8001952:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001956:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800195a:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800195e:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001962:	8812      	ldrh	r2, [r2, #0]
 8001964:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001968:	801a      	strh	r2, [r3, #0]

    // 2. Abre o arquivo de background
    res = f_open(&file, filepath, FA_READ);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	2201      	movs	r2, #1
 8001970:	f8d7 1280 	ldr.w	r1, [r7, #640]	@ 0x280
 8001974:	4618      	mov	r0, r3
 8001976:	f00c fe35 	bl	800e5e4 <f_open>
 800197a:	4603      	mov	r3, r0
 800197c:	f887 325d 	strb.w	r3, [r7, #605]	@ 0x25d
    if (res != FR_OK) return 0;
 8001980:	f897 325d 	ldrb.w	r3, [r7, #605]	@ 0x25d
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <ILI9488_RestoreRect+0xf4>
 8001988:	2300      	movs	r3, #0
 800198a:	e0e6      	b.n	8001b5a <ILI9488_RestoreRect+0x2c2>

    // 3. Preparações
    uint32_t full_image_width = 480; // Largura original do bgm.bin
 800198c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001990:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
    uint32_t bytes_per_pixel = 3;
 8001994:	2303      	movs	r3, #3
 8001996:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
    
    // Buffer para ler uma linha do RECORTE
    uint32_t line_size = w * bytes_per_pixel;
 800199a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800199e:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80019a2:	881a      	ldrh	r2, [r3, #0]
 80019a4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80019a8:	fb02 f303 	mul.w	r3, r2, r3
 80019ac:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
    uint8_t line_buffer[line_size];
 80019b0:	f8d7 1250 	ldr.w	r1, [r7, #592]	@ 0x250
 80019b4:	460b      	mov	r3, r1
 80019b6:	3b01      	subs	r3, #1
 80019b8:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 80019bc:	2300      	movs	r3, #0
 80019be:	4688      	mov	r8, r1
 80019c0:	4699      	mov	r9, r3
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019d6:	2300      	movs	r3, #0
 80019d8:	460c      	mov	r4, r1
 80019da:	461d      	mov	r5, r3
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	00eb      	lsls	r3, r5, #3
 80019e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019ea:	00e2      	lsls	r2, r4, #3
 80019ec:	1dcb      	adds	r3, r1, #7
 80019ee:	08db      	lsrs	r3, r3, #3
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	ebad 0d03 	sub.w	sp, sp, r3
 80019f6:	466b      	mov	r3, sp
 80019f8:	3300      	adds	r3, #0
 80019fa:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    ILI9488_Select();
 80019fe:	f7ff f93b 	bl	8000c78 <ILI9488_Select>

    // Define a janela de escrita no display para o tamanho do recorte
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001a02:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a06:	f2a3 225a 	subw	r2, r3, #602	@ 0x25a
 8001a0a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a0e:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001a12:	8812      	ldrh	r2, [r2, #0]
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	b29c      	uxth	r4, r3
 8001a1e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a22:	f5a3 7217 	sub.w	r2, r3, #604	@ 0x25c
 8001a26:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a2a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001a2e:	8812      	ldrh	r2, [r2, #0]
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001a42:	8819      	ldrh	r1, [r3, #0]
 8001a44:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a48:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001a4c:	8818      	ldrh	r0, [r3, #0]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	4622      	mov	r2, r4
 8001a52:	f7ff f9b5 	bl	8000dc0 <ILI9488_SetAddressWindow>

    // Envia o comando de escrita de memória UMA vez antes do loop
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2102      	movs	r1, #2
 8001a5a:	4843      	ldr	r0, [pc, #268]	@ (8001b68 <ILI9488_RestoreRect+0x2d0>)
 8001a5c:	f003 fc2e 	bl	80052bc <HAL_GPIO_WritePin>
    uint8_t cmd = 0x2C;
 8001a60:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a64:	f2a3 2351 	subw	r3, r3, #593	@ 0x251
 8001a68:	222c      	movs	r2, #44	@ 0x2c
 8001a6a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, 1, HAL_MAX_DELAY);
 8001a6c:	f107 010f 	add.w	r1, r7, #15
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	2201      	movs	r2, #1
 8001a76:	483d      	ldr	r0, [pc, #244]	@ (8001b6c <ILI9488_RestoreRect+0x2d4>)
 8001a78:	f008 f9df 	bl	8009e3a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	2102      	movs	r1, #2
 8001a80:	4839      	ldr	r0, [pc, #228]	@ (8001b68 <ILI9488_RestoreRect+0x2d0>)
 8001a82:	f003 fc1b 	bl	80052bc <HAL_GPIO_WritePin>

    // 4. Loop Linha por Linha
    for (uint16_t i = 0; i < h; i++) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001a8c:	e054      	b.n	8001b38 <ILI9488_RestoreRect+0x2a0>
        
        // Calcula onde começa esta linha específica dentro do arquivo bgm.bin
        // Offset = (Linha Atual Y * Largura Total * 3) + (Coluna Inicial X * 3)
        uint32_t file_offset = ((y + i) * full_image_width * bytes_per_pixel) + (x * bytes_per_pixel);
 8001a8e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a92:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001a96:	881a      	ldrh	r2, [r3, #0]
 8001a98:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001a9c:	4413      	add	r3, r2
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001aa4:	fb03 f202 	mul.w	r2, r3, r2
 8001aa8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001aac:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	441a      	add	r2, r3
 8001ab4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8001ab8:	fb02 f303 	mul.w	r3, r2, r3
 8001abc:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
        
        // Move o cursor do arquivo para o ponto exato
        f_lseek(&file, file_offset);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f00d f972 	bl	800edb2 <f_lseek>
        
        // Lê apenas a largura do recorte
        res = f_read(&file, line_buffer, line_size, &br);
 8001ace:	f107 0310 	add.w	r3, r7, #16
 8001ad2:	f107 0014 	add.w	r0, r7, #20
 8001ad6:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001ada:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001ade:	f00c ff42 	bl	800e966 <f_read>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f887 325d 	strb.w	r3, [r7, #605]	@ 0x25d
        if (res != FR_OK || br < line_size) break;
 8001ae8:	f897 325d 	ldrb.w	r3, [r7, #605]	@ 0x25d
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d12c      	bne.n	8001b4a <ILI9488_RestoreRect+0x2b2>
 8001af0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001af4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d823      	bhi.n	8001b4a <ILI9488_RestoreRect+0x2b2>

        // Envia para o display (pode usar a função DMA ou Síncrona aqui)
        // Como estamos com f_lseek, DMA pode não ser tão vantajoso, mas vamos usar para manter o padrão
        // Se der erro, troque por HAL_SPI_Transmit
        osSemaphoreWait(spiTxSemaHandle, 0); // Limpa semáforo
 8001b02:	4b1b      	ldr	r3, [pc, #108]	@ (8001b70 <ILI9488_RestoreRect+0x2d8>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f00d fdc7 	bl	800f69c <osSemaphoreWait>
        HAL_SPI_Transmit_DMA(&ILI9488_SPI_PORT, line_buffer, line_size);
 8001b0e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001b1a:	4814      	ldr	r0, [pc, #80]	@ (8001b6c <ILI9488_RestoreRect+0x2d4>)
 8001b1c:	f008 fad2 	bl	800a0c4 <HAL_SPI_Transmit_DMA>
        osSemaphoreWait(spiTxSemaHandle, osWaitForever); // Espera terminar
 8001b20:	4b13      	ldr	r3, [pc, #76]	@ (8001b70 <ILI9488_RestoreRect+0x2d8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f00d fdb7 	bl	800f69c <osSemaphoreWait>
    for (uint16_t i = 0; i < h; i++) {
 8001b2e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001b32:	3301      	adds	r3, #1
 8001b34:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001b38:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001b3c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001b40:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d3a1      	bcc.n	8001a8e <ILI9488_RestoreRect+0x1f6>
    }

    ILI9488_Unselect();
 8001b4a:	f7ff f8a1 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	4618      	mov	r0, r3
 8001b54:	f00d f8fe 	bl	800ed54 <f_close>
    return 1;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	46b5      	mov	sp, r6
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8001b62:	46bd      	mov	sp, r7
 8001b64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	20000400 	.word	0x20000400
 8001b70:	200005d0 	.word	0x200005d0

08001b74 <TCA9548A_SelectChannel>:
#include "TCA9548A.h"

HAL_StatusTypeDef TCA9548A_SelectChannel(I2C_HandleTypeDef *hi2c, uint8_t channel)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af02      	add	r7, sp, #8
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	70fb      	strb	r3, [r7, #3]
    if (channel > 7) return HAL_ERROR; // O multiplexador tem 8 canais (0-7)
 8001b80:	78fb      	ldrb	r3, [r7, #3]
 8001b82:	2b07      	cmp	r3, #7
 8001b84:	d901      	bls.n	8001b8a <TCA9548A_SelectChannel+0x16>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e010      	b.n	8001bac <TCA9548A_SelectChannel+0x38>

    uint8_t buffer = 1 << channel;
 8001b8a:	78fb      	ldrb	r3, [r7, #3]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(hi2c, MUX_ADDR, &buffer, 1, HAL_MAX_DELAY);
 8001b96:	f107 020f 	add.w	r2, r7, #15
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	21e0      	movs	r1, #224	@ 0xe0
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f003 fcfd 	bl	80055a4 <HAL_I2C_Master_Transmit>
 8001baa:	4603      	mov	r3, r0
 8001bac:	4618      	mov	r0, r3
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <TCS3472_Init>:

// Configurações de inicialização
#define TCS3472_ENABLE_PON       0x01 // Power ON
#define TCS3472_ENABLE_AEN       0x02 // RGBC ADC Enable

bool TCS3472_Init(I2C_HandleTypeDef *hi2c, uint8_t channel) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af04      	add	r7, sp, #16
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_data;

    // Seleciona o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ffd5 	bl	8001b74 <TCA9548A_SelectChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <TCS3472_Init+0x20>
        return false; // Falha ao selecionar o canal
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	e064      	b.n	8001c9e <TCS3472_Init+0xea>
    }
    HAL_Delay(1); // Pequeno delay para estabilização
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f002 fb07 	bl	80041e8 <HAL_Delay>

    // 1. Verifica se o sensor está a responder lendo o seu ID
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ID), 1, &reg_data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2301      	movs	r3, #1
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	f107 030f 	add.w	r3, r7, #15
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2301      	movs	r3, #1
 8001bec:	2292      	movs	r2, #146	@ 0x92
 8001bee:	2152      	movs	r1, #82	@ 0x52
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f003 fecf 	bl	8005994 <HAL_I2C_Mem_Read>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <TCS3472_Init+0x4c>
        return false; // Falha na comunicação I2C
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	e04e      	b.n	8001c9e <TCS3472_Init+0xea>
    }
    if (reg_data != 0x44 && reg_data != 0x4D) {
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	2b44      	cmp	r3, #68	@ 0x44
 8001c04:	d004      	beq.n	8001c10 <TCS3472_Init+0x5c>
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	2b4d      	cmp	r3, #77	@ 0x4d
 8001c0a:	d001      	beq.n	8001c10 <TCS3472_Init+0x5c>
        return false; // ID do sensor incorreto
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e046      	b.n	8001c9e <TCS3472_Init+0xea>
    }

    // 2. Configura o tempo de integração do sensor
    reg_data = 0xEB; // 70ms
 8001c10:	23eb      	movs	r3, #235	@ 0xeb
 8001c12:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ATIME), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001c14:	f04f 33ff 	mov.w	r3, #4294967295
 8001c18:	9302      	str	r3, [sp, #8]
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	9301      	str	r3, [sp, #4]
 8001c1e:	f107 030f 	add.w	r3, r7, #15
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	2301      	movs	r3, #1
 8001c26:	2281      	movs	r2, #129	@ 0x81
 8001c28:	2152      	movs	r1, #82	@ 0x52
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f003 fdb8 	bl	80057a0 <HAL_I2C_Mem_Write>

    // 3. Configura o ganho do sensor
    reg_data = 0x00; // Ganho 1x
 8001c30:	2300      	movs	r3, #0
 8001c32:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CONTROL), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
 8001c38:	9302      	str	r3, [sp, #8]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	f107 030f 	add.w	r3, r7, #15
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	2301      	movs	r3, #1
 8001c46:	228f      	movs	r2, #143	@ 0x8f
 8001c48:	2152      	movs	r1, #82	@ 0x52
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f003 fda8 	bl	80057a0 <HAL_I2C_Mem_Write>

    // 4. Ativa o oscilador interno e o conversor ADC de cor
    reg_data = TCS3472_ENABLE_PON;
 8001c50:	2301      	movs	r3, #1
 8001c52:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
 8001c58:	9302      	str	r3, [sp, #8]
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	9301      	str	r3, [sp, #4]
 8001c5e:	f107 030f 	add.w	r3, r7, #15
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	2301      	movs	r3, #1
 8001c66:	2280      	movs	r2, #128	@ 0x80
 8001c68:	2152      	movs	r1, #82	@ 0x52
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f003 fd98 	bl	80057a0 <HAL_I2C_Mem_Write>
    HAL_Delay(3); // Espera o oscilador estabilizar
 8001c70:	2003      	movs	r0, #3
 8001c72:	f002 fab9 	bl	80041e8 <HAL_Delay>
    reg_data |= TCS3472_ENABLE_AEN;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
 8001c84:	9302      	str	r3, [sp, #8]
 8001c86:	2301      	movs	r3, #1
 8001c88:	9301      	str	r3, [sp, #4]
 8001c8a:	f107 030f 	add.w	r3, r7, #15
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	2301      	movs	r3, #1
 8001c92:	2280      	movs	r2, #128	@ 0x80
 8001c94:	2152      	movs	r1, #82	@ 0x52
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f003 fd82 	bl	80057a0 <HAL_I2C_Mem_Write>

    return true; // Sucesso
 8001c9c:	2301      	movs	r3, #1
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <TCS3472_ReadData>:


void TCS3472_ReadData(I2C_HandleTypeDef *hi2c, uint8_t channel, TCS3472_Data* color_data) {
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b08a      	sub	sp, #40	@ 0x28
 8001caa:	af04      	add	r7, sp, #16
 8001cac:	60f8      	str	r0, [r7, #12]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[8];

    // Tenta selecionar o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001cb4:	7afb      	ldrb	r3, [r7, #11]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f7ff ff5b 	bl	8001b74 <TCA9548A_SelectChannel>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d010      	beq.n	8001ce6 <TCS3472_ReadData+0x40>
        // Se falhar, define um padrão de erro e retorna
        color_data->clear = 1111;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f240 4257 	movw	r2, #1111	@ 0x457
 8001cca:	80da      	strh	r2, [r3, #6]
        color_data->red   = 1111;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f240 4257 	movw	r2, #1111	@ 0x457
 8001cd2:	801a      	strh	r2, [r3, #0]
        color_data->green = 1111;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f240 4257 	movw	r2, #1111	@ 0x457
 8001cda:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 1111;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f240 4257 	movw	r2, #1111	@ 0x457
 8001ce2:	809a      	strh	r2, [r3, #4]
        return;
 8001ce4:	e050      	b.n	8001d88 <TCS3472_ReadData+0xe2>
    }
    HAL_Delay(1);
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f002 fa7e 	bl	80041e8 <HAL_Delay>

    // Lê os 8 bytes de dados de cor (Clear, Red, Green, Blue - 2 bytes cada)
    // VERIFICA O RETORNO DA FUNÇÃO DE LEITURA
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CDATAL), 1, buffer, 8, HAL_MAX_DELAY) != HAL_OK)
 8001cec:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf0:	9302      	str	r3, [sp, #8]
 8001cf2:	2308      	movs	r3, #8
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	f107 0310 	add.w	r3, r7, #16
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	2294      	movs	r2, #148	@ 0x94
 8001d00:	2152      	movs	r1, #82	@ 0x52
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f003 fe46 	bl	8005994 <HAL_I2C_Mem_Read>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d010      	beq.n	8001d30 <TCS3472_ReadData+0x8a>
    {
        // Se a leitura I2C falhar, define um padrão de erro diferente
        color_data->clear = 2222;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001d14:	80da      	strh	r2, [r3, #6]
        color_data->red   = 2222;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001d1c:	801a      	strh	r2, [r3, #0]
        color_data->green = 2222;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001d24:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 2222;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001d2c:	809a      	strh	r2, [r3, #4]
        return;
 8001d2e:	e02b      	b.n	8001d88 <TCS3472_ReadData+0xe2>
    }   

    // Se a leitura for bem-sucedida, processa os dados
    color_data->clear = (buffer[1] << 8) | buffer[0];
 8001d30:	7c7b      	ldrb	r3, [r7, #17]
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	7c3b      	ldrb	r3, [r7, #16]
 8001d3a:	b21b      	sxth	r3, r3
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	80da      	strh	r2, [r3, #6]
    color_data->red   = (buffer[3] << 8) | buffer[2];
 8001d46:	7cfb      	ldrb	r3, [r7, #19]
 8001d48:	b21b      	sxth	r3, r3
 8001d4a:	021b      	lsls	r3, r3, #8
 8001d4c:	b21a      	sxth	r2, r3
 8001d4e:	7cbb      	ldrb	r3, [r7, #18]
 8001d50:	b21b      	sxth	r3, r3
 8001d52:	4313      	orrs	r3, r2
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	801a      	strh	r2, [r3, #0]
    color_data->green = (buffer[5] << 8) | buffer[4];
 8001d5c:	7d7b      	ldrb	r3, [r7, #21]
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	021b      	lsls	r3, r3, #8
 8001d62:	b21a      	sxth	r2, r3
 8001d64:	7d3b      	ldrb	r3, [r7, #20]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b21b      	sxth	r3, r3
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	805a      	strh	r2, [r3, #2]
    color_data->blue  = (buffer[7] << 8) | buffer[6];
 8001d72:	7dfb      	ldrb	r3, [r7, #23]
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	021b      	lsls	r3, r3, #8
 8001d78:	b21a      	sxth	r2, r3
 8001d7a:	7dbb      	ldrb	r3, [r7, #22]
 8001d7c:	b21b      	sxth	r3, r3
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	809a      	strh	r2, [r3, #4]
}
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <TCS3472_DetectColor>:

EColor TCS3472_DetectColor(TCS3472_Data data) {
 8001d90:	b5b0      	push	{r4, r5, r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	463b      	mov	r3, r7
 8001d98:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t red = data.red;
 8001d9c:	883b      	ldrh	r3, [r7, #0]
 8001d9e:	81fb      	strh	r3, [r7, #14]
    uint16_t green = data.green;
 8001da0:	887b      	ldrh	r3, [r7, #2]
 8001da2:	81bb      	strh	r3, [r7, #12]
    uint16_t blue = data.blue;
 8001da4:	88bb      	ldrh	r3, [r7, #4]
 8001da6:	817b      	strh	r3, [r7, #10]
    uint16_t clear = data.clear;
 8001da8:	88fb      	ldrh	r3, [r7, #6]
 8001daa:	813b      	strh	r3, [r7, #8]

    // REGRA 1: Detetar ausência de cor (Preto ou Vazio)
    // Se a intensidade da luz (clear) for muito baixa, não há cor.
    // Baseado nos seus dados, um limiar de 150 parece seguro.
    if (clear < 150) {
 8001dac:	893b      	ldrh	r3, [r7, #8]
 8001dae:	2b95      	cmp	r3, #149	@ 0x95
 8001db0:	d801      	bhi.n	8001db6 <TCS3472_DetectColor+0x26>
        return eBlack;
 8001db2:	2305      	movs	r3, #5
 8001db4:	e05a      	b.n	8001e6c <TCS3472_DetectColor+0xdc>
    }

    // REGRA 2: Detetar Amarelo
    // Baseado nos seus dados (R=518, G=443, B=152), R e G são altos e B é baixo.
    // Verificamos se R e G são pelo menos 2 vezes maiores que B.
    if (red > blue * 2 && green > blue * 2) {
 8001db6:	89fa      	ldrh	r2, [r7, #14]
 8001db8:	897b      	ldrh	r3, [r7, #10]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	dd06      	ble.n	8001dce <TCS3472_DetectColor+0x3e>
 8001dc0:	89ba      	ldrh	r2, [r7, #12]
 8001dc2:	897b      	ldrh	r3, [r7, #10]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	dd01      	ble.n	8001dce <TCS3472_DetectColor+0x3e>
        return eYellow;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e04e      	b.n	8001e6c <TCS3472_DetectColor+0xdc>
    }

    // REGRA 3: Detetar Vermelho
    // Baseado nos seus dados (R=277, G=97, B=74), R é muito maior que G e B.
    // Verificamos se R é pelo menos 2 vezes maior que G e B.
    if (red > green * 2 && red > blue * 2) {
 8001dce:	89fa      	ldrh	r2, [r7, #14]
 8001dd0:	89bb      	ldrh	r3, [r7, #12]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	dd06      	ble.n	8001de6 <TCS3472_DetectColor+0x56>
 8001dd8:	89fa      	ldrh	r2, [r7, #14]
 8001dda:	897b      	ldrh	r3, [r7, #10]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	429a      	cmp	r2, r3
 8001de0:	dd01      	ble.n	8001de6 <TCS3472_DetectColor+0x56>
        return eRed;
 8001de2:	2300      	movs	r3, #0
 8001de4:	e042      	b.n	8001e6c <TCS3472_DetectColor+0xdc>
    }
    
    // REGRA 4: Detetar Verde
    // Baseado nos seus dados (G=148, R=69, B=68), G é muito maior que R e B.
    // Verificamos se G é pelo menos 1.5 vezes maior que R e B.
    if (green > red * 1.5 && green > blue * 1.5) {
 8001de6:	89bb      	ldrh	r3, [r7, #12]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fcbd 	bl	8000768 <__aeabi_i2d>
 8001dee:	4604      	mov	r4, r0
 8001df0:	460d      	mov	r5, r1
 8001df2:	89fb      	ldrh	r3, [r7, #14]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fcb7 	bl	8000768 <__aeabi_i2d>
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <TCS3472_DetectColor+0xe4>)
 8001e00:	f7fe fa36 	bl	8000270 <__aeabi_dmul>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4620      	mov	r0, r4
 8001e0a:	4629      	mov	r1, r5
 8001e0c:	f7fe fd94 	bl	8000938 <__aeabi_dcmpgt>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d019      	beq.n	8001e4a <TCS3472_DetectColor+0xba>
 8001e16:	89bb      	ldrh	r3, [r7, #12]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fca5 	bl	8000768 <__aeabi_i2d>
 8001e1e:	4604      	mov	r4, r0
 8001e20:	460d      	mov	r5, r1
 8001e22:	897b      	ldrh	r3, [r7, #10]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fc9f 	bl	8000768 <__aeabi_i2d>
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <TCS3472_DetectColor+0xe4>)
 8001e30:	f7fe fa1e 	bl	8000270 <__aeabi_dmul>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4620      	mov	r0, r4
 8001e3a:	4629      	mov	r1, r5
 8001e3c:	f7fe fd7c 	bl	8000938 <__aeabi_dcmpgt>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <TCS3472_DetectColor+0xba>
        return eGreen;
 8001e46:	2302      	movs	r3, #2
 8001e48:	e010      	b.n	8001e6c <TCS3472_DetectColor+0xdc>
    }

    // REGRA 5: Detetar Azul (no seu caso, um Ciano/Azul-Esverdeado)
    // Baseado nos seus dados (G=153, B=136, R=67), G e B são altos e R é baixo.
    // Verificamos se G e B são maiores que R.
    if (green > red && blue > red) {
 8001e4a:	89ba      	ldrh	r2, [r7, #12]
 8001e4c:	89fb      	ldrh	r3, [r7, #14]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d905      	bls.n	8001e5e <TCS3472_DetectColor+0xce>
 8001e52:	897a      	ldrh	r2, [r7, #10]
 8001e54:	89fb      	ldrh	r3, [r7, #14]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d901      	bls.n	8001e5e <TCS3472_DetectColor+0xce>
        return eBlue;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e006      	b.n	8001e6c <TCS3472_DetectColor+0xdc>
    }

    // REGRA 6: Detetar Branco
    // Baseado nos seus dados, todos os valores são muito altos.
    // Usamos um limiar alto no clear para identificar o branco.
    if (clear > 2000) {
 8001e5e:	893b      	ldrh	r3, [r7, #8]
 8001e60:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e64:	d901      	bls.n	8001e6a <TCS3472_DetectColor+0xda>
        return eWhite;
 8001e66:	2304      	movs	r3, #4
 8001e68:	e000      	b.n	8001e6c <TCS3472_DetectColor+0xdc>
    }       

    // Se nenhuma cor dominar claramente, pode ser branco
    return eBlack;
 8001e6a:	2305      	movs	r3, #5
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bdb0      	pop	{r4, r5, r7, pc}
 8001e74:	3ff80000 	.word	0x3ff80000

08001e78 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4a07      	ldr	r2, [pc, #28]	@ (8001ea4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001e88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ea8 <vApplicationGetIdleTaskMemory+0x30>)
 8001e8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2280      	movs	r2, #128	@ 0x80
 8001e94:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	200000d4 	.word	0x200000d4
 8001ea8:	20000128 	.word	0x20000128

08001eac <vInitBattle>:
 * @brief Executa a lógica de batalha turno a turno, atualizando a vida dos jogadores.
 * @param pUserPlayer: Ponteiro para o jogador do usuário.
 * @param pCpuPlayer: Ponteiro para o jogador da CPU.
 */
void vInitBattle(EWizard* pUserPlayer, EWizard* pCpuPlayer)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	75fb      	strb	r3, [r7, #23]
 8001eba:	e092      	b.n	8001fe2 <vInitBattle+0x136>
  {
    // Pega os ataques deste turno
    EColor userAttack = pUserPlayer->eAttackSequential[u8Idx];
 8001ebc:	7dfb      	ldrb	r3, [r7, #23]
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	789b      	ldrb	r3, [r3, #2]
 8001ec4:	753b      	strb	r3, [r7, #20]
    EColor cpuAttack = pCpuPlayer->eAttackSequential[u8Idx];
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
 8001ec8:	68ba      	ldr	r2, [r7, #8]
 8001eca:	4413      	add	r3, r2
 8001ecc:	789b      	ldrb	r3, [r3, #2]
 8001ece:	74fb      	strb	r3, [r7, #19]

    // Calcula o resultado do ataque do Jogador -> CPU
    EAttackOutcome userOutcome = eGetAttackOutcome(userAttack, cpuAttack);
 8001ed0:	7cfa      	ldrb	r2, [r7, #19]
 8001ed2:	7d3b      	ldrb	r3, [r7, #20]
 8001ed4:	4611      	mov	r1, r2
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 f88c 	bl	8001ff4 <eGetAttackOutcome>
 8001edc:	4603      	mov	r3, r0
 8001ede:	74bb      	strb	r3, [r7, #18]
    uint8_t userDamage = BASE_ATTACK_DAMAGE;
 8001ee0:	230a      	movs	r3, #10
 8001ee2:	75bb      	strb	r3, [r7, #22]

    if (userOutcome == eOutcome_SuperEffective)
 8001ee4:	7cbb      	ldrb	r3, [r7, #18]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d10f      	bne.n	8001f0a <vInitBattle+0x5e>
    {
      userDamage *= SUPER_EFFECTIVE_MODIFIER;
 8001eea:	7dbb      	ldrb	r3, [r7, #22]
 8001eec:	ee07 3a90 	vmov	s15, r3
 8001ef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001ef8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f00:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f04:	793b      	ldrb	r3, [r7, #4]
 8001f06:	75bb      	strb	r3, [r7, #22]
 8001f08:	e011      	b.n	8001f2e <vInitBattle+0x82>
    }
    else if (userOutcome == eOutcome_NotEffective)
 8001f0a:	7cbb      	ldrb	r3, [r7, #18]
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d10e      	bne.n	8001f2e <vInitBattle+0x82>
    {
      userDamage *= NOT_EFFECTIVE_MODIFIER;
 8001f10:	7dbb      	ldrb	r3, [r7, #22]
 8001f12:	ee07 3a90 	vmov	s15, r3
 8001f16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f1a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f26:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f2a:	793b      	ldrb	r3, [r7, #4]
 8001f2c:	75bb      	strb	r3, [r7, #22]
    }

    // Calcula o resultado do ataque da CPU -> Jogador
    EAttackOutcome cpuOutcome = eGetAttackOutcome(cpuAttack, userAttack);
 8001f2e:	7d3a      	ldrb	r2, [r7, #20]
 8001f30:	7cfb      	ldrb	r3, [r7, #19]
 8001f32:	4611      	mov	r1, r2
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 f85d 	bl	8001ff4 <eGetAttackOutcome>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	747b      	strb	r3, [r7, #17]
    uint8_t cpuDamage = BASE_ATTACK_DAMAGE;
 8001f3e:	230a      	movs	r3, #10
 8001f40:	757b      	strb	r3, [r7, #21]

    if (cpuOutcome == eOutcome_SuperEffective)
 8001f42:	7c7b      	ldrb	r3, [r7, #17]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d10f      	bne.n	8001f68 <vInitBattle+0xbc>
    {
      cpuDamage *= SUPER_EFFECTIVE_MODIFIER;
 8001f48:	7d7b      	ldrb	r3, [r7, #21]
 8001f4a:	ee07 3a90 	vmov	s15, r3
 8001f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f52:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f5e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f62:	793b      	ldrb	r3, [r7, #4]
 8001f64:	757b      	strb	r3, [r7, #21]
 8001f66:	e011      	b.n	8001f8c <vInitBattle+0xe0>
    }
    else if (cpuOutcome == eOutcome_NotEffective)
 8001f68:	7c7b      	ldrb	r3, [r7, #17]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d10e      	bne.n	8001f8c <vInitBattle+0xe0>
    {
      cpuDamage *= NOT_EFFECTIVE_MODIFIER;
 8001f6e:	7d7b      	ldrb	r3, [r7, #21]
 8001f70:	ee07 3a90 	vmov	s15, r3
 8001f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f78:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f84:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f88:	793b      	ldrb	r3, [r7, #4]
 8001f8a:	757b      	strb	r3, [r7, #21]
    }

    // Aplica o dano, garantindo que a vida não fique negativa
    if (pCpuPlayer->u8HeartPoints >= userDamage)
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	7dba      	ldrb	r2, [r7, #22]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d807      	bhi.n	8001fa6 <vInitBattle+0xfa>
    {
      pCpuPlayer->u8HeartPoints -= userDamage;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	781a      	ldrb	r2, [r3, #0]
 8001f9a:	7dbb      	ldrb	r3, [r7, #22]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	701a      	strb	r2, [r3, #0]
 8001fa4:	e002      	b.n	8001fac <vInitBattle+0x100>
    }
    else
    {
      pCpuPlayer->u8HeartPoints = 0;
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
    }

    if (pUserPlayer->u8HeartPoints >= cpuDamage)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	7d7a      	ldrb	r2, [r7, #21]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d807      	bhi.n	8001fc6 <vInitBattle+0x11a>
    {
      pUserPlayer->u8HeartPoints -= cpuDamage;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	781a      	ldrb	r2, [r3, #0]
 8001fba:	7d7b      	ldrb	r3, [r7, #21]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	701a      	strb	r2, [r3, #0]
 8001fc4:	e002      	b.n	8001fcc <vInitBattle+0x120>
    }
    else
    {
      pUserPlayer->u8HeartPoints = 0;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
    }
    
    // Se a vida de alguém chegar a 0, a batalha pode parar mais cedo
    if(pUserPlayer->u8HeartPoints == 0 || pCpuPlayer->u8HeartPoints == 0)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00a      	beq.n	8001fea <vInitBattle+0x13e>
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d006      	beq.n	8001fea <vInitBattle+0x13e>
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001fdc:	7dfb      	ldrb	r3, [r7, #23]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	75fb      	strb	r3, [r7, #23]
 8001fe2:	7dfb      	ldrb	r3, [r7, #23]
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	f67f af69 	bls.w	8001ebc <vInitBattle+0x10>
    {
        break; // Encerra o loop for
    }
  }
}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <eGetAttackOutcome>:
 * @param eAttackerAttack: O elemento do atacante.
 * @param eDefenderAttack: O elemento do defensor no mesmo turno.
 * @retval EAttackOutcome: O resultado da interação.
 */
EAttackOutcome eGetAttackOutcome(EColor eAttackerAttack, EColor eDefenderAttack)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	460a      	mov	r2, r1
 8001ffe:	71fb      	strb	r3, [r7, #7]
 8002000:	4613      	mov	r3, r2
 8002002:	71bb      	strb	r3, [r7, #6]
  switch (eAttackerAttack)
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	2b05      	cmp	r3, #5
 8002008:	d859      	bhi.n	80020be <eGetAttackOutcome+0xca>
 800200a:	a201      	add	r2, pc, #4	@ (adr r2, 8002010 <eGetAttackOutcome+0x1c>)
 800200c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002010:	08002029 	.word	0x08002029
 8002014:	08002047 	.word	0x08002047
 8002018:	08002083 	.word	0x08002083
 800201c:	08002065 	.word	0x08002065
 8002020:	08002097 	.word	0x08002097
 8002024:	080020ab 	.word	0x080020ab
  {
    case eRed: // FOGO
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Fogo > Terra
 8002028:	79bb      	ldrb	r3, [r7, #6]
 800202a:	2b03      	cmp	r3, #3
 800202c:	d101      	bne.n	8002032 <eGetAttackOutcome+0x3e>
 800202e:	2301      	movs	r3, #1
 8002030:	e053      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective;  //  Fogo > Sombra
 8002032:	79bb      	ldrb	r3, [r7, #6]
 8002034:	2b05      	cmp	r3, #5
 8002036:	d101      	bne.n	800203c <eGetAttackOutcome+0x48>
 8002038:	2301      	movs	r3, #1
 800203a:	e04e      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlue) return eOutcome_NotEffective;     // Fogo < Agua
 800203c:	79bb      	ldrb	r3, [r7, #6]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d13f      	bne.n	80020c2 <eGetAttackOutcome+0xce>
 8002042:	2302      	movs	r3, #2
 8002044:	e049      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;

    case eBlue: // ÁGUA
      if (eDefenderAttack == eRed) return eOutcome_SuperEffective;    // Agua > Fogo
 8002046:	79bb      	ldrb	r3, [r7, #6]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <eGetAttackOutcome+0x5c>
 800204c:	2301      	movs	r3, #1
 800204e:	e044      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eGreen) return eOutcome_SuperEffective;  // Agua > Ar
 8002050:	79bb      	ldrb	r3, [r7, #6]
 8002052:	2b02      	cmp	r3, #2
 8002054:	d101      	bne.n	800205a <eGetAttackOutcome+0x66>
 8002056:	2301      	movs	r3, #1
 8002058:	e03f      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;   // Agua < Terra
 800205a:	79bb      	ldrb	r3, [r7, #6]
 800205c:	2b03      	cmp	r3, #3
 800205e:	d132      	bne.n	80020c6 <eGetAttackOutcome+0xd2>
 8002060:	2302      	movs	r3, #2
 8002062:	e03a      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;

    case eYellow: // TERRA
      if (eDefenderAttack == eBlue) return eOutcome_SuperEffective;   // Terra > Agua
 8002064:	79bb      	ldrb	r3, [r7, #6]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d101      	bne.n	800206e <eGetAttackOutcome+0x7a>
 800206a:	2301      	movs	r3, #1
 800206c:	e035      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective;  // Terra > Luz
 800206e:	79bb      	ldrb	r3, [r7, #6]
 8002070:	2b04      	cmp	r3, #4
 8002072:	d101      	bne.n	8002078 <eGetAttackOutcome+0x84>
 8002074:	2301      	movs	r3, #1
 8002076:	e030      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Terra < Fogo
 8002078:	79bb      	ldrb	r3, [r7, #6]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d125      	bne.n	80020ca <eGetAttackOutcome+0xd6>
 800207e:	2302      	movs	r3, #2
 8002080:	e02b      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;

    case eGreen: // AR
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Ar > Terra
 8002082:	79bb      	ldrb	r3, [r7, #6]
 8002084:	2b03      	cmp	r3, #3
 8002086:	d101      	bne.n	800208c <eGetAttackOutcome+0x98>
 8002088:	2301      	movs	r3, #1
 800208a:	e026      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Ar < Fogo
 800208c:	79bb      	ldrb	r3, [r7, #6]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d11d      	bne.n	80020ce <eGetAttackOutcome+0xda>
 8002092:	2302      	movs	r3, #2
 8002094:	e021      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;
    
    case eWhite: // LUZ
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective; // Luz > Sombra
 8002096:	79bb      	ldrb	r3, [r7, #6]
 8002098:	2b05      	cmp	r3, #5
 800209a:	d101      	bne.n	80020a0 <eGetAttackOutcome+0xac>
 800209c:	2301      	movs	r3, #1
 800209e:	e01c      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;  // Luz < Terra
 80020a0:	79bb      	ldrb	r3, [r7, #6]
 80020a2:	2b03      	cmp	r3, #3
 80020a4:	d115      	bne.n	80020d2 <eGetAttackOutcome+0xde>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e017      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;

    case eBlack: // SOMBRA
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective; // Sombra > Luz
 80020aa:	79bb      	ldrb	r3, [r7, #6]
 80020ac:	2b04      	cmp	r3, #4
 80020ae:	d101      	bne.n	80020b4 <eGetAttackOutcome+0xc0>
 80020b0:	2301      	movs	r3, #1
 80020b2:	e012      	b.n	80020da <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;     // Sombra < Fogo
 80020b4:	79bb      	ldrb	r3, [r7, #6]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10d      	bne.n	80020d6 <eGetAttackOutcome+0xe2>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e00d      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;

    default:
      return eOutcome_Neutral;
 80020be:	2300      	movs	r3, #0
 80020c0:	e00b      	b.n	80020da <eGetAttackOutcome+0xe6>
      break;
 80020c2:	bf00      	nop
 80020c4:	e008      	b.n	80020d8 <eGetAttackOutcome+0xe4>
      break;
 80020c6:	bf00      	nop
 80020c8:	e006      	b.n	80020d8 <eGetAttackOutcome+0xe4>
      break;
 80020ca:	bf00      	nop
 80020cc:	e004      	b.n	80020d8 <eGetAttackOutcome+0xe4>
      break;
 80020ce:	bf00      	nop
 80020d0:	e002      	b.n	80020d8 <eGetAttackOutcome+0xe4>
      break;
 80020d2:	bf00      	nop
 80020d4:	e000      	b.n	80020d8 <eGetAttackOutcome+0xe4>
      break;
 80020d6:	bf00      	nop
  }
  return eOutcome_Neutral; // Retorno padrão se nenhuma regra se aplicar
 80020d8:	2300      	movs	r3, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop

080020e8 <ClearScreen>:
    {"0:/facil.bin", "0:/f2.bin", 110, 20, 265, 89, 290, 100},
    {"0:/medio.bin", "0:/m2.bin", 110, 120, 265, 89, 290, 100},
    {"0:/dificil.bin", "0:/d2.bin", 110, 220, 265, 89, 290, 100}
};

void ClearScreen() {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af02      	add	r7, sp, #8
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, ILI9488_BLACK);
 80020ee:	2300      	movs	r3, #0
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80020f6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80020fa:	2100      	movs	r1, #0
 80020fc:	2000      	movs	r0, #0
 80020fe:	f7ff f805 	bl	800110c <ILI9488_FillRectangle>
}
 8002102:	bf00      	nop
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <DrawMenu>:

void DrawMenu(const char* title, const char** options, int numOptions, int currentSelection) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b092      	sub	sp, #72	@ 0x48
 800210c:	af04      	add	r7, sp, #16
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
    char buffer[30];

    // Desenha o título com a fonte maior, mais abaixo no ecrã
    sprintf(buffer, "%s", title);
 8002116:	f107 0314 	add.w	r3, r7, #20
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	492a      	ldr	r1, [pc, #168]	@ (80021c8 <DrawMenu+0xc0>)
 800211e:	4618      	mov	r0, r3
 8002120:	f010 fa18 	bl	8012554 <siprintf>
    ILI9488_WriteString(0, 0, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002124:	4b29      	ldr	r3, [pc, #164]	@ (80021cc <DrawMenu+0xc4>)
 8002126:	f107 0114 	add.w	r1, r7, #20
 800212a:	2200      	movs	r2, #0
 800212c:	9202      	str	r2, [sp, #8]
 800212e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002132:	9201      	str	r2, [sp, #4]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	9200      	str	r2, [sp, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	460a      	mov	r2, r1
 800213c:	2100      	movs	r1, #0
 800213e:	2000      	movs	r0, #0
 8002140:	f7ff f884 	bl	800124c <ILI9488_WriteString>

    // Desenha as opções com mais espaçamento vertical
    for (int i = 0; i < numOptions; i++) {
 8002144:	2300      	movs	r3, #0
 8002146:	637b      	str	r3, [r7, #52]	@ 0x34
 8002148:	e035      	b.n	80021b6 <DrawMenu+0xae>
        uint16_t color = (i == currentSelection) ? ILI9488_YELLOW : ILI9488_WHITE;
 800214a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d102      	bne.n	8002158 <DrawMenu+0x50>
 8002152:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002156:	e001      	b.n	800215c <DrawMenu+0x54>
 8002158:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800215c:	867b      	strh	r3, [r7, #50]	@ 0x32
        sprintf(buffer, "%s %s", (i == currentSelection) ? ">" : " ", options[i]);
 800215e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	429a      	cmp	r2, r3
 8002164:	d101      	bne.n	800216a <DrawMenu+0x62>
 8002166:	491a      	ldr	r1, [pc, #104]	@ (80021d0 <DrawMenu+0xc8>)
 8002168:	e000      	b.n	800216c <DrawMenu+0x64>
 800216a:	491a      	ldr	r1, [pc, #104]	@ (80021d4 <DrawMenu+0xcc>)
 800216c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	4413      	add	r3, r2
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f107 0014 	add.w	r0, r7, #20
 800217a:	460a      	mov	r2, r1
 800217c:	4916      	ldr	r1, [pc, #88]	@ (80021d8 <DrawMenu+0xd0>)
 800217e:	f010 f9e9 	bl	8012554 <siprintf>
        // Aumenta o espaçamento entre as linhas (de 15 para 25)
        ILI9488_WriteString(0, 30 + (i * 20), buffer, Font_7x10, color, ILI9488_BLACK);
 8002182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002184:	b29b      	uxth	r3, r3
 8002186:	461a      	mov	r2, r3
 8002188:	0092      	lsls	r2, r2, #2
 800218a:	4413      	add	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	b29b      	uxth	r3, r3
 8002190:	331e      	adds	r3, #30
 8002192:	b299      	uxth	r1, r3
 8002194:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <DrawMenu+0xc4>)
 8002196:	f107 0014 	add.w	r0, r7, #20
 800219a:	2200      	movs	r2, #0
 800219c:	9202      	str	r2, [sp, #8]
 800219e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80021a0:	9201      	str	r2, [sp, #4]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	9200      	str	r2, [sp, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4602      	mov	r2, r0
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff f84e 	bl	800124c <ILI9488_WriteString>
    for (int i = 0; i < numOptions; i++) {
 80021b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021b2:	3301      	adds	r3, #1
 80021b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80021b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	dbc5      	blt.n	800214a <DrawMenu+0x42>
    }
}
 80021be:	bf00      	nop
 80021c0:	bf00      	nop
 80021c2:	3738      	adds	r7, #56	@ 0x38
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	08013750 	.word	0x08013750
 80021cc:	20000000 	.word	0x20000000
 80021d0:	08013754 	.word	0x08013754
 80021d4:	08013758 	.word	0x08013758
 80021d8:	0801375c 	.word	0x0801375c

080021dc <DrawDifficultyMenu>:

void DrawDifficultyMenu(int currentSelection) {
 80021dc:	b590      	push	{r4, r7, lr}
 80021de:	b095      	sub	sp, #84	@ 0x54
 80021e0:	af04      	add	r7, sp, #16
 80021e2:	6078      	str	r0, [r7, #4]
    
    // Desenha o título
    //ILI9488_WriteString(20, 30, "Selecione Dificuldade", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);

    // Desenha o background do menu (Se não for dinâmico, pode ser movido para a transição de estado)
    ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgd.bin"); 
 80021e4:	4b3f      	ldr	r3, [pc, #252]	@ (80022e4 <DrawDifficultyMenu+0x108>)
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80021ec:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80021f0:	2100      	movs	r1, #0
 80021f2:	2000      	movs	r0, #0
 80021f4:	f7ff f889 	bl	800130a <ILI9488_DrawImage_BIN>
    
    // Desenha as opções
    for (int i = 0; i < MENU_OPTIONS_DIFFICULTY; i++) {
 80021f8:	2300      	movs	r3, #0
 80021fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021fc:	e06a      	b.n	80022d4 <DrawDifficultyMenu+0xf8>
        const DifficultyOptionData_t* option = &DIFFICULTY_DATA[i];
 80021fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4a37      	ldr	r2, [pc, #220]	@ (80022e8 <DrawDifficultyMenu+0x10c>)
 800220a:	4413      	add	r3, r2
 800220c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        uint16_t w_to_draw, h_to_draw;
        uint16_t x_to_draw, y_to_draw;
        const char* path_to_draw;

        if (i == currentSelection) {
 800220e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	d127      	bne.n	8002266 <DrawDifficultyMenu+0x8a>
            // Opção Selecionada (Versão maior)
            path_to_draw = option->sel_path;
 8002216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	633b      	str	r3, [r7, #48]	@ 0x30
            w_to_draw = option->w_sel;
 800221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221e:	8a1b      	ldrh	r3, [r3, #16]
 8002220:	877b      	strh	r3, [r7, #58]	@ 0x3a
            h_to_draw = option->h_sel;
 8002222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002224:	8a5b      	ldrh	r3, [r3, #18]
 8002226:	873b      	strh	r3, [r7, #56]	@ 0x38
            
            // Centraliza o sprite maior no espaço X/Y do sprite normal:
            // X_inicial - (metade da diferença de largura)
            // Y_inicial - (metade da diferença de altura)
            x_to_draw = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 8002228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222a:	891a      	ldrh	r2, [r3, #8]
 800222c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222e:	8a1b      	ldrh	r3, [r3, #16]
 8002230:	4619      	mov	r1, r3
 8002232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002234:	899b      	ldrh	r3, [r3, #12]
 8002236:	1acb      	subs	r3, r1, r3
 8002238:	0fd9      	lsrs	r1, r3, #31
 800223a:	440b      	add	r3, r1
 800223c:	105b      	asrs	r3, r3, #1
 800223e:	425b      	negs	r3, r3
 8002240:	b29b      	uxth	r3, r3
 8002242:	4413      	add	r3, r2
 8002244:	86fb      	strh	r3, [r7, #54]	@ 0x36
            y_to_draw = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 8002246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002248:	895a      	ldrh	r2, [r3, #10]
 800224a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224c:	8a5b      	ldrh	r3, [r3, #18]
 800224e:	4619      	mov	r1, r3
 8002250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002252:	89db      	ldrh	r3, [r3, #14]
 8002254:	1acb      	subs	r3, r1, r3
 8002256:	0fd9      	lsrs	r1, r3, #31
 8002258:	440b      	add	r3, r1
 800225a:	105b      	asrs	r3, r3, #1
 800225c:	425b      	negs	r3, r3
 800225e:	b29b      	uxth	r3, r3
 8002260:	4413      	add	r3, r2
 8002262:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002264:	e00e      	b.n	8002284 <DrawDifficultyMenu+0xa8>

        } else {
            // Opção Normal (Versão padrão)
            path_to_draw = option->norm_path;
 8002266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	633b      	str	r3, [r7, #48]	@ 0x30
            w_to_draw = option->w_norm;
 800226c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800226e:	899b      	ldrh	r3, [r3, #12]
 8002270:	877b      	strh	r3, [r7, #58]	@ 0x3a
            h_to_draw = option->h_norm;
 8002272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002274:	89db      	ldrh	r3, [r3, #14]
 8002276:	873b      	strh	r3, [r7, #56]	@ 0x38
            x_to_draw = option->x_norm;
 8002278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800227a:	891b      	ldrh	r3, [r3, #8]
 800227c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            y_to_draw = option->y_norm;
 800227e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002280:	895b      	ldrh	r3, [r3, #10]
 8002282:	86bb      	strh	r3, [r7, #52]	@ 0x34
        }

        // Desenha a imagem usando a função transparente (ILI9488_DrawImage_Transparent)
        if (!ILI9488_DrawImage_Transparent(x_to_draw, y_to_draw, w_to_draw, h_to_draw, path_to_draw)) {
 8002284:	8f3c      	ldrh	r4, [r7, #56]	@ 0x38
 8002286:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8002288:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 800228a:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 800228c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	4623      	mov	r3, r4
 8002292:	f7ff f96a 	bl	800156a <ILI9488_DrawImage_Transparent>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d118      	bne.n	80022ce <DrawDifficultyMenu+0xf2>
             // Fallback de erro
             sprintf(buffer, "Erro: %s", path_to_draw);
 800229c:	f107 030c 	add.w	r3, r7, #12
 80022a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022a2:	4912      	ldr	r1, [pc, #72]	@ (80022ec <DrawDifficultyMenu+0x110>)
 80022a4:	4618      	mov	r0, r3
 80022a6:	f010 f955 	bl	8012554 <siprintf>
             ILI9488_WriteString(option->x_norm, option->y_norm, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80022aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ac:	8918      	ldrh	r0, [r3, #8]
 80022ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b0:	8959      	ldrh	r1, [r3, #10]
 80022b2:	4b0f      	ldr	r3, [pc, #60]	@ (80022f0 <DrawDifficultyMenu+0x114>)
 80022b4:	f107 040c 	add.w	r4, r7, #12
 80022b8:	2200      	movs	r2, #0
 80022ba:	9202      	str	r2, [sp, #8]
 80022bc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80022c0:	9201      	str	r2, [sp, #4]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	9200      	str	r2, [sp, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4622      	mov	r2, r4
 80022ca:	f7fe ffbf 	bl	800124c <ILI9488_WriteString>
    for (int i = 0; i < MENU_OPTIONS_DIFFICULTY; i++) {
 80022ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022d0:	3301      	adds	r3, #1
 80022d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	dd91      	ble.n	80021fe <DrawDifficultyMenu+0x22>
        }
    }
}
 80022da:	bf00      	nop
 80022dc:	bf00      	nop
 80022de:	3744      	adds	r7, #68	@ 0x44
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd90      	pop	{r4, r7, pc}
 80022e4:	08013764 	.word	0x08013764
 80022e8:	080142a4 	.word	0x080142a4
 80022ec:	08013770 	.word	0x08013770
 80022f0:	20000000 	.word	0x20000000

080022f4 <DrawSingleDifficultyOption>:

void DrawSingleDifficultyOption(int index, int isSelected) {
 80022f4:	b590      	push	{r4, r7, lr}
 80022f6:	b091      	sub	sp, #68	@ 0x44
 80022f8:	af02      	add	r7, sp, #8
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
    const DifficultyOptionData_t* option = &DIFFICULTY_DATA[index];
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4a35      	ldr	r2, [pc, #212]	@ (80023e0 <DrawSingleDifficultyOption+0xec>)
 800230a:	4413      	add	r3, r2
 800230c:	637b      	str	r3, [r7, #52]	@ 0x34
    char buffer[30];

    if (isSelected) {
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d02a      	beq.n	800236a <DrawSingleDifficultyOption+0x76>
        // --- DESENHANDO O GRANDE (SELECIONADO) ---
        // Calcula posição centralizada
        uint16_t x = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 8002314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002316:	891a      	ldrh	r2, [r3, #8]
 8002318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800231a:	8a1b      	ldrh	r3, [r3, #16]
 800231c:	4619      	mov	r1, r3
 800231e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002320:	899b      	ldrh	r3, [r3, #12]
 8002322:	1acb      	subs	r3, r1, r3
 8002324:	0fd9      	lsrs	r1, r3, #31
 8002326:	440b      	add	r3, r1
 8002328:	105b      	asrs	r3, r3, #1
 800232a:	425b      	negs	r3, r3
 800232c:	b29b      	uxth	r3, r3
 800232e:	4413      	add	r3, r2
 8002330:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        uint16_t y = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 8002332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002334:	895a      	ldrh	r2, [r3, #10]
 8002336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002338:	8a5b      	ldrh	r3, [r3, #18]
 800233a:	4619      	mov	r1, r3
 800233c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800233e:	89db      	ldrh	r3, [r3, #14]
 8002340:	1acb      	subs	r3, r1, r3
 8002342:	0fd9      	lsrs	r1, r3, #31
 8002344:	440b      	add	r3, r1
 8002346:	105b      	asrs	r3, r3, #1
 8002348:	425b      	negs	r3, r3
 800234a:	b29b      	uxth	r3, r3
 800234c:	4413      	add	r3, r2
 800234e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        
        // Desenha a imagem Grande transparente por cima do que estiver lá
        if (!ILI9488_DrawImage_Transparent(x, y, option->w_sel, option->h_sel, option->sel_path)) {
 8002350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002352:	8a1a      	ldrh	r2, [r3, #16]
 8002354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002356:	8a5c      	ldrh	r4, [r3, #18]
 8002358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 800235e:	8df8      	ldrh	r0, [r7, #46]	@ 0x2e
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	4623      	mov	r3, r4
 8002364:	f7ff f901 	bl	800156a <ILI9488_DrawImage_Transparent>
        ILI9488_RestoreRect(x_sel, y_sel, option->w_sel, option->h_sel, "0:/bgd.bin");
        
        // 2. Agora que a área está limpa (tem o fundo original), desenhamos o botão pequeno
        ILI9488_DrawImage_Transparent(option->x_norm, option->y_norm, option->w_norm, option->h_norm, option->norm_path);
    }
 8002368:	e035      	b.n	80023d6 <DrawSingleDifficultyOption+0xe2>
        uint16_t x_sel = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 800236a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800236c:	891a      	ldrh	r2, [r3, #8]
 800236e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002370:	8a1b      	ldrh	r3, [r3, #16]
 8002372:	4619      	mov	r1, r3
 8002374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002376:	899b      	ldrh	r3, [r3, #12]
 8002378:	1acb      	subs	r3, r1, r3
 800237a:	0fd9      	lsrs	r1, r3, #31
 800237c:	440b      	add	r3, r1
 800237e:	105b      	asrs	r3, r3, #1
 8002380:	425b      	negs	r3, r3
 8002382:	b29b      	uxth	r3, r3
 8002384:	4413      	add	r3, r2
 8002386:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t y_sel = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 8002388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800238a:	895a      	ldrh	r2, [r3, #10]
 800238c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800238e:	8a5b      	ldrh	r3, [r3, #18]
 8002390:	4619      	mov	r1, r3
 8002392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002394:	89db      	ldrh	r3, [r3, #14]
 8002396:	1acb      	subs	r3, r1, r3
 8002398:	0fd9      	lsrs	r1, r3, #31
 800239a:	440b      	add	r3, r1
 800239c:	105b      	asrs	r3, r3, #1
 800239e:	425b      	negs	r3, r3
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	4413      	add	r3, r2
 80023a4:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9488_RestoreRect(x_sel, y_sel, option->w_sel, option->h_sel, "0:/bgd.bin");
 80023a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023a8:	8a1a      	ldrh	r2, [r3, #16]
 80023aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023ac:	8a5b      	ldrh	r3, [r3, #18]
 80023ae:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80023b0:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 80023b2:	4c0c      	ldr	r4, [pc, #48]	@ (80023e4 <DrawSingleDifficultyOption+0xf0>)
 80023b4:	9400      	str	r4, [sp, #0]
 80023b6:	f7ff fa6f 	bl	8001898 <ILI9488_RestoreRect>
        ILI9488_DrawImage_Transparent(option->x_norm, option->y_norm, option->w_norm, option->h_norm, option->norm_path);
 80023ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023bc:	8918      	ldrh	r0, [r3, #8]
 80023be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c0:	8959      	ldrh	r1, [r3, #10]
 80023c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c4:	899a      	ldrh	r2, [r3, #12]
 80023c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c8:	89dc      	ldrh	r4, [r3, #14]
 80023ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	4623      	mov	r3, r4
 80023d2:	f7ff f8ca 	bl	800156a <ILI9488_DrawImage_Transparent>
 80023d6:	bf00      	nop
 80023d8:	373c      	adds	r7, #60	@ 0x3c
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd90      	pop	{r4, r7, pc}
 80023de:	bf00      	nop
 80023e0:	080142a4 	.word	0x080142a4
 80023e4:	08013764 	.word	0x08013764

080023e8 <KEYPAD_Scan>:
/**
 * @brief Função não-bloqueante que detecta a borda de descida (press) 
 * de botões momentâneos.
 * Esta função é chamada a cada 50ms pela StartInputHalTask.
 */
char KEYPAD_Scan(void) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
    
    // ----- Lógica do Botão CIMA (Verde - PD6) -----
    // Usamos BTN_UP_PORT e BTN_UP_PIN direto de main.h
    uint8_t current_up = HAL_GPIO_ReadPin(BTN_UP_PORT, BTN_UP_PIN);
 80023ee:	2140      	movs	r1, #64	@ 0x40
 80023f0:	4839      	ldr	r0, [pc, #228]	@ (80024d8 <KEYPAD_Scan+0xf0>)
 80023f2:	f002 ff4b 	bl	800528c <HAL_GPIO_ReadPin>
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
    if (current_up == GPIO_PIN_RESET && btn_up_state == 1) {
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d108      	bne.n	8002412 <KEYPAD_Scan+0x2a>
 8002400:	4b36      	ldr	r3, [pc, #216]	@ (80024dc <KEYPAD_Scan+0xf4>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d104      	bne.n	8002412 <KEYPAD_Scan+0x2a>
        btn_up_state = 0;
 8002408:	4b34      	ldr	r3, [pc, #208]	@ (80024dc <KEYPAD_Scan+0xf4>)
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
        return BUTTON_UP_CHAR; // Retorna '2'
 800240e:	2332      	movs	r3, #50	@ 0x32
 8002410:	e05e      	b.n	80024d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_up == GPIO_PIN_SET && btn_up_state == 0) {
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d106      	bne.n	8002426 <KEYPAD_Scan+0x3e>
 8002418:	4b30      	ldr	r3, [pc, #192]	@ (80024dc <KEYPAD_Scan+0xf4>)
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <KEYPAD_Scan+0x3e>
        btn_up_state = 1;
 8002420:	4b2e      	ldr	r3, [pc, #184]	@ (80024dc <KEYPAD_Scan+0xf4>)
 8002422:	2201      	movs	r2, #1
 8002424:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão BAIXO (Amarelo - PD7) -----
    // Usamos BTN_DOWN_PORT e BTN_DOWN_PIN direto de main.h
    uint8_t current_down = HAL_GPIO_ReadPin(BTN_DOWN_PORT, BTN_DOWN_PIN);
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	482b      	ldr	r0, [pc, #172]	@ (80024d8 <KEYPAD_Scan+0xf0>)
 800242a:	f002 ff2f 	bl	800528c <HAL_GPIO_ReadPin>
 800242e:	4603      	mov	r3, r0
 8002430:	71bb      	strb	r3, [r7, #6]
    if (current_down == GPIO_PIN_RESET && btn_down_state == 1) {
 8002432:	79bb      	ldrb	r3, [r7, #6]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d108      	bne.n	800244a <KEYPAD_Scan+0x62>
 8002438:	4b29      	ldr	r3, [pc, #164]	@ (80024e0 <KEYPAD_Scan+0xf8>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d104      	bne.n	800244a <KEYPAD_Scan+0x62>
        btn_down_state = 0;
 8002440:	4b27      	ldr	r3, [pc, #156]	@ (80024e0 <KEYPAD_Scan+0xf8>)
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
        return BUTTON_DOWN_CHAR; // Retorna '8'
 8002446:	2338      	movs	r3, #56	@ 0x38
 8002448:	e042      	b.n	80024d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_down == GPIO_PIN_SET && btn_down_state == 0) {
 800244a:	79bb      	ldrb	r3, [r7, #6]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d106      	bne.n	800245e <KEYPAD_Scan+0x76>
 8002450:	4b23      	ldr	r3, [pc, #140]	@ (80024e0 <KEYPAD_Scan+0xf8>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d102      	bne.n	800245e <KEYPAD_Scan+0x76>
        btn_down_state = 1;
 8002458:	4b21      	ldr	r3, [pc, #132]	@ (80024e0 <KEYPAD_Scan+0xf8>)
 800245a:	2201      	movs	r2, #1
 800245c:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão CONFIRMAR (Vermelho - PD4) -----
    // Usamos BTN_CONFIRM_PORT e BTN_CONFIRM_PIN direto de main.h
    uint8_t current_confirm = HAL_GPIO_ReadPin(BTN_CONFIRM_PORT, BTN_CONFIRM_PIN);
 800245e:	2110      	movs	r1, #16
 8002460:	481d      	ldr	r0, [pc, #116]	@ (80024d8 <KEYPAD_Scan+0xf0>)
 8002462:	f002 ff13 	bl	800528c <HAL_GPIO_ReadPin>
 8002466:	4603      	mov	r3, r0
 8002468:	717b      	strb	r3, [r7, #5]
    if (current_confirm == GPIO_PIN_RESET && btn_confirm_state == 1) {
 800246a:	797b      	ldrb	r3, [r7, #5]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d108      	bne.n	8002482 <KEYPAD_Scan+0x9a>
 8002470:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <KEYPAD_Scan+0xfc>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d104      	bne.n	8002482 <KEYPAD_Scan+0x9a>
        btn_confirm_state = 0;
 8002478:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <KEYPAD_Scan+0xfc>)
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
        return BUTTON_CONFIRM_CHAR; // Retorna '*'
 800247e:	232a      	movs	r3, #42	@ 0x2a
 8002480:	e026      	b.n	80024d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_confirm == GPIO_PIN_SET && btn_confirm_state == 0) {
 8002482:	797b      	ldrb	r3, [r7, #5]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d106      	bne.n	8002496 <KEYPAD_Scan+0xae>
 8002488:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <KEYPAD_Scan+0xfc>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d102      	bne.n	8002496 <KEYPAD_Scan+0xae>
        btn_confirm_state = 1;
 8002490:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <KEYPAD_Scan+0xfc>)
 8002492:	2201      	movs	r2, #1
 8002494:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão VOLTAR (Preto - PD5) -----
    // Usamos BTN_BACK_PORT e BTN_BACK_PIN direto de main.h
    uint8_t current_back = HAL_GPIO_ReadPin(BTN_BACK_PORT, BTN_BACK_PIN);
 8002496:	2120      	movs	r1, #32
 8002498:	480f      	ldr	r0, [pc, #60]	@ (80024d8 <KEYPAD_Scan+0xf0>)
 800249a:	f002 fef7 	bl	800528c <HAL_GPIO_ReadPin>
 800249e:	4603      	mov	r3, r0
 80024a0:	713b      	strb	r3, [r7, #4]
    if (current_back == GPIO_PIN_RESET && btn_back_state == 1) {
 80024a2:	793b      	ldrb	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d108      	bne.n	80024ba <KEYPAD_Scan+0xd2>
 80024a8:	4b0f      	ldr	r3, [pc, #60]	@ (80024e8 <KEYPAD_Scan+0x100>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d104      	bne.n	80024ba <KEYPAD_Scan+0xd2>
        btn_back_state = 0;
 80024b0:	4b0d      	ldr	r3, [pc, #52]	@ (80024e8 <KEYPAD_Scan+0x100>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]
        return BUTTON_BACK_CHAR; // Retorna '#'
 80024b6:	2323      	movs	r3, #35	@ 0x23
 80024b8:	e00a      	b.n	80024d0 <KEYPAD_Scan+0xe8>
    } 
    else if (current_back == GPIO_PIN_SET && btn_back_state == 0) {
 80024ba:	793b      	ldrb	r3, [r7, #4]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d106      	bne.n	80024ce <KEYPAD_Scan+0xe6>
 80024c0:	4b09      	ldr	r3, [pc, #36]	@ (80024e8 <KEYPAD_Scan+0x100>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <KEYPAD_Scan+0xe6>
        btn_back_state = 1;
 80024c8:	4b07      	ldr	r3, [pc, #28]	@ (80024e8 <KEYPAD_Scan+0x100>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	701a      	strb	r2, [r3, #0]
    }

    return '\0'; // Retorna nulo se nenhuma *nova* tecla for pressionada
 80024ce:	2300      	movs	r3, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40020c00 	.word	0x40020c00
 80024dc:	20000008 	.word	0x20000008
 80024e0:	20000009 	.word	0x20000009
 80024e4:	2000000a 	.word	0x2000000a
 80024e8:	2000000b 	.word	0x2000000b

080024ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024ec:	b5b0      	push	{r4, r5, r7, lr}
 80024ee:	b0a8      	sub	sp, #160	@ 0xa0
 80024f0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024f2:	f001 fe37 	bl	8004164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024f6:	f000 f95d 	bl	80027b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024fa:	f000 faa5 	bl	8002a48 <MX_GPIO_Init>
  MX_DMA_Init();
 80024fe:	f000 fa73 	bl	80029e8 <MX_DMA_Init>
  MX_I2C2_Init();
 8002502:	f000 f9c1 	bl	8002888 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8002506:	f000 f9ed 	bl	80028e4 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 800250a:	f000 fa0d 	bl	8002928 <MX_SPI1_Init>
  MX_UART4_Init();
 800250e:	f000 fa41 	bl	8002994 <MX_UART4_Init>
  MX_FATFS_Init();
 8002512:	f00a f83f 	bl	800c594 <MX_FATFS_Init>
  // ETAPA DE INICIALIZAÇÃO
  //--------------------------------------------------------------------

  // 1. Inicializa o display. Ele usará a velocidade alta do SPI configurada
  //    no MX_SPI1_Init(), o que é ótimo para performance gráfica.
  ILI9488_Init();
 8002516:	f7fe fc9b 	bl	8000e50 <ILI9488_Init>

  // 2. Acende o backlight do display.
  //    (Assumindo que seu pino é o LCD_LED_Pin, como no seu MX_GPIO_Init)
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 800251a:	2201      	movs	r2, #1
 800251c:	2180      	movs	r1, #128	@ 0x80
 800251e:	4893      	ldr	r0, [pc, #588]	@ (800276c <main+0x280>)
 8002520:	f002 fecc 	bl	80052bc <HAL_GPIO_WritePin>

  // 3. Prepara a tela para o usuário com uma mensagem de boas-vindas.
  ILI9488_FillScreen(ILI9488_BLACK);
 8002524:	2000      	movs	r0, #0
 8002526:	f7fe fedd 	bl	80012e4 <ILI9488_FillScreen>
  
  char buffer[40];

  // 1. Verifica se o multiplexador TCA9548A está respondendo
  ILI9488_WriteString(10, 30, "Verificando MUX...", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 800252a:	4b91      	ldr	r3, [pc, #580]	@ (8002770 <main+0x284>)
 800252c:	2200      	movs	r2, #0
 800252e:	9202      	str	r2, [sp, #8]
 8002530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002534:	9201      	str	r2, [sp, #4]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	9200      	str	r2, [sp, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a8d      	ldr	r2, [pc, #564]	@ (8002774 <main+0x288>)
 800253e:	211e      	movs	r1, #30
 8002540:	200a      	movs	r0, #10
 8002542:	f7fe fe83 	bl	800124c <ILI9488_WriteString>
  if (HAL_I2C_IsDeviceReady(&hi2c2, MUX_ADDR, 2, 100) == HAL_OK)
 8002546:	2364      	movs	r3, #100	@ 0x64
 8002548:	2202      	movs	r2, #2
 800254a:	21e0      	movs	r1, #224	@ 0xe0
 800254c:	488a      	ldr	r0, [pc, #552]	@ (8002778 <main+0x28c>)
 800254e:	f003 fc53 	bl	8005df8 <HAL_I2C_IsDeviceReady>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d111      	bne.n	800257c <main+0x90>
  {
    ILI9488_WriteString(10, 50, "Multiplexador OK!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002558:	4b85      	ldr	r3, [pc, #532]	@ (8002770 <main+0x284>)
 800255a:	2200      	movs	r2, #0
 800255c:	9202      	str	r2, [sp, #8]
 800255e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002562:	9201      	str	r2, [sp, #4]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	9200      	str	r2, [sp, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a84      	ldr	r2, [pc, #528]	@ (800277c <main+0x290>)
 800256c:	2132      	movs	r1, #50	@ 0x32
 800256e:	200a      	movs	r0, #10
 8002570:	f7fe fe6c 	bl	800124c <ILI9488_WriteString>
    // Trava aqui se o MUX falhar, pois nada mais vai funcionar
    while (1);
  }

  // 2. Inicializa e verifica cada um dos 4 sensores de cor
  for (int i = 0; i < 4; i++)
 8002574:	2300      	movs	r3, #0
 8002576:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800257a:	e088      	b.n	800268e <main+0x1a2>
    ILI9488_WriteString(10, 50, "Falha no Multiplexador!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800257c:	4b7c      	ldr	r3, [pc, #496]	@ (8002770 <main+0x284>)
 800257e:	2200      	movs	r2, #0
 8002580:	9202      	str	r2, [sp, #8]
 8002582:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002586:	9201      	str	r2, [sp, #4]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	9200      	str	r2, [sp, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a7c      	ldr	r2, [pc, #496]	@ (8002780 <main+0x294>)
 8002590:	2132      	movs	r1, #50	@ 0x32
 8002592:	200a      	movs	r0, #10
 8002594:	f7fe fe5a 	bl	800124c <ILI9488_WriteString>
    while (1);
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <main+0xac>
  {
    sprintf(buffer, "Iniciando Sensor %d...", i + 1);
 800259c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025a0:	1c5a      	adds	r2, r3, #1
 80025a2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025a6:	4977      	ldr	r1, [pc, #476]	@ (8002784 <main+0x298>)
 80025a8:	4618      	mov	r0, r3
 80025aa:	f00f ffd3 	bl	8012554 <siprintf>
    ILI9488_WriteString(10, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80025ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	461a      	mov	r2, r3
 80025b6:	0112      	lsls	r2, r2, #4
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	b29b      	uxth	r3, r3
 80025be:	3350      	adds	r3, #80	@ 0x50
 80025c0:	b299      	uxth	r1, r3
 80025c2:	4b6b      	ldr	r3, [pc, #428]	@ (8002770 <main+0x284>)
 80025c4:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 80025c8:	2200      	movs	r2, #0
 80025ca:	9202      	str	r2, [sp, #8]
 80025cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025d0:	9201      	str	r2, [sp, #4]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	9200      	str	r2, [sp, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4602      	mov	r2, r0
 80025da:	200a      	movs	r0, #10
 80025dc:	f7fe fe36 	bl	800124c <ILI9488_WriteString>

    if (TCS3472_Init(&hi2c2, i))
 80025e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	4619      	mov	r1, r3
 80025e8:	4863      	ldr	r0, [pc, #396]	@ (8002778 <main+0x28c>)
 80025ea:	f7ff fae3 	bl	8001bb4 <TCS3472_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d022      	beq.n	800263a <main+0x14e>
    {
      sprintf(buffer, "Sensor de Cor %d OK!", i + 1);
 80025f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025f8:	1c5a      	adds	r2, r3, #1
 80025fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025fe:	4962      	ldr	r1, [pc, #392]	@ (8002788 <main+0x29c>)
 8002600:	4618      	mov	r0, r3
 8002602:	f00f ffa7 	bl	8012554 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002606:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800260a:	b29b      	uxth	r3, r3
 800260c:	461a      	mov	r2, r3
 800260e:	0112      	lsls	r2, r2, #4
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	b29b      	uxth	r3, r3
 8002616:	335f      	adds	r3, #95	@ 0x5f
 8002618:	b299      	uxth	r1, r3
 800261a:	4b55      	ldr	r3, [pc, #340]	@ (8002770 <main+0x284>)
 800261c:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002620:	2200      	movs	r2, #0
 8002622:	9202      	str	r2, [sp, #8]
 8002624:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002628:	9201      	str	r2, [sp, #4]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	9200      	str	r2, [sp, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4602      	mov	r2, r0
 8002632:	200a      	movs	r0, #10
 8002634:	f7fe fe0a 	bl	800124c <ILI9488_WriteString>
 8002638:	e021      	b.n	800267e <main+0x192>
    }
    else
    {
      sprintf(buffer, "Erro no Sensor de Cor %d!", i + 1);
 800263a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002644:	4951      	ldr	r1, [pc, #324]	@ (800278c <main+0x2a0>)
 8002646:	4618      	mov	r0, r3
 8002648:	f00f ff84 	bl	8012554 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800264c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002650:	b29b      	uxth	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	0112      	lsls	r2, r2, #4
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	b29b      	uxth	r3, r3
 800265c:	335f      	adds	r3, #95	@ 0x5f
 800265e:	b299      	uxth	r1, r3
 8002660:	4b43      	ldr	r3, [pc, #268]	@ (8002770 <main+0x284>)
 8002662:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002666:	2200      	movs	r2, #0
 8002668:	9202      	str	r2, [sp, #8]
 800266a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800266e:	9201      	str	r2, [sp, #4]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	9200      	str	r2, [sp, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4602      	mov	r2, r0
 8002678:	200a      	movs	r0, #10
 800267a:	f7fe fde7 	bl	800124c <ILI9488_WriteString>
    }
    HAL_Delay(250); // Aumenta o tempo para podermos ler
 800267e:	20fa      	movs	r0, #250	@ 0xfa
 8002680:	f001 fdb2 	bl	80041e8 <HAL_Delay>
  for (int i = 0; i < 4; i++)
 8002684:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002688:	3301      	adds	r3, #1
 800268a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800268e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002692:	2b03      	cmp	r3, #3
 8002694:	dd82      	ble.n	800259c <main+0xb0>
  }

  ILI9488_WriteString(20, 280, "Sistema Iniciado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002696:	4b36      	ldr	r3, [pc, #216]	@ (8002770 <main+0x284>)
 8002698:	2200      	movs	r2, #0
 800269a:	9202      	str	r2, [sp, #8]
 800269c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80026a0:	9201      	str	r2, [sp, #4]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	9200      	str	r2, [sp, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a39      	ldr	r2, [pc, #228]	@ (8002790 <main+0x2a4>)
 80026aa:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80026ae:	2014      	movs	r0, #20
 80026b0:	f7fe fdcc 	bl	800124c <ILI9488_WriteString>
  HAL_Delay(2000); // Uma pequena pausa para o usuário ler a mensagem.
 80026b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80026b8:	f001 fd96 	bl	80041e8 <HAL_Delay>

  // 4. Limpa a tela para começar a desenhar.
  ILI9488_FillScreen(ILI9488_BLACK);
 80026bc:	2000      	movs	r0, #0
 80026be:	f7fe fe11 	bl	80012e4 <ILI9488_FillScreen>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  osSemaphoreDef(spiTxSema);
 80026c2:	2300      	movs	r3, #0
 80026c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026c6:	2300      	movs	r3, #0
 80026c8:	663b      	str	r3, [r7, #96]	@ 0x60
  spiTxSemaHandle = osSemaphoreCreate(osSemaphore(spiTxSema), 1);
 80026ca:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80026ce:	2101      	movs	r1, #1
 80026d0:	4618      	mov	r0, r3
 80026d2:	f00c ffb1 	bl	800f638 <osSemaphoreCreate>
 80026d6:	4603      	mov	r3, r0
 80026d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002794 <main+0x2a8>)
 80026da:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osMutexDef(gameMutex);
 80026dc:	2300      	movs	r3, #0
 80026de:	657b      	str	r3, [r7, #84]	@ 0x54
 80026e0:	2300      	movs	r3, #0
 80026e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  gameMutexHandle = osMutexCreate(osMutex(gameMutex));
 80026e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026e8:	4618      	mov	r0, r3
 80026ea:	f00c ff09 	bl	800f500 <osMutexCreate>
 80026ee:	4603      	mov	r3, r0
 80026f0:	4a29      	ldr	r2, [pc, #164]	@ (8002798 <main+0x2ac>)
 80026f2:	6013      	str	r3, [r2, #0]

  osThreadDef(initPutHalTask, StartInputHalTask, osPriorityNormal, 0, 128);
 80026f4:	4b29      	ldr	r3, [pc, #164]	@ (800279c <main+0x2b0>)
 80026f6:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80026fa:	461d      	mov	r5, r3
 80026fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002700:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002704:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputHalTaskHandle = osThreadCreate(osThread(initPutHalTask), NULL);
 8002708:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800270c:	2100      	movs	r1, #0
 800270e:	4618      	mov	r0, r3
 8002710:	f00c fe96 	bl	800f440 <osThreadCreate>
 8002714:	4603      	mov	r3, r0
 8002716:	4a22      	ldr	r2, [pc, #136]	@ (80027a0 <main+0x2b4>)
 8002718:	6013      	str	r3, [r2, #0]

  osThreadDef(gameTask, StartGameTask, osPriorityNormal, 0, 256);
 800271a:	4b22      	ldr	r3, [pc, #136]	@ (80027a4 <main+0x2b8>)
 800271c:	f107 041c 	add.w	r4, r7, #28
 8002720:	461d      	mov	r5, r3
 8002722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002726:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800272a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 800272e:	f107 031c 	add.w	r3, r7, #28
 8002732:	2100      	movs	r1, #0
 8002734:	4618      	mov	r0, r3
 8002736:	f00c fe83 	bl	800f440 <osThreadCreate>
 800273a:	4603      	mov	r3, r0
 800273c:	4a1a      	ldr	r2, [pc, #104]	@ (80027a8 <main+0x2bc>)
 800273e:	6013      	str	r3, [r2, #0]

  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 1024);
 8002740:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <main+0x2c0>)
 8002742:	463c      	mov	r4, r7
 8002744:	461d      	mov	r5, r3
 8002746:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002748:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800274a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800274e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8002752:	463b      	mov	r3, r7
 8002754:	2100      	movs	r1, #0
 8002756:	4618      	mov	r0, r3
 8002758:	f00c fe72 	bl	800f440 <osThreadCreate>
 800275c:	4603      	mov	r3, r0
 800275e:	4a14      	ldr	r2, [pc, #80]	@ (80027b0 <main+0x2c4>)
 8002760:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002762:	f00c fe4a 	bl	800f3fa <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002766:	bf00      	nop
 8002768:	e7fd      	b.n	8002766 <main+0x27a>
 800276a:	bf00      	nop
 800276c:	40020800 	.word	0x40020800
 8002770:	20000000 	.word	0x20000000
 8002774:	080137dc 	.word	0x080137dc
 8002778:	20000328 	.word	0x20000328
 800277c:	080137f0 	.word	0x080137f0
 8002780:	08013804 	.word	0x08013804
 8002784:	0801381c 	.word	0x0801381c
 8002788:	08013834 	.word	0x08013834
 800278c:	0801384c 	.word	0x0801384c
 8002790:	08013868 	.word	0x08013868
 8002794:	200005d0 	.word	0x200005d0
 8002798:	200005cc 	.word	0x200005cc
 800279c:	0801388c 	.word	0x0801388c
 80027a0:	200005c0 	.word	0x200005c0
 80027a4:	080138b4 	.word	0x080138b4
 80027a8:	200005c4 	.word	0x200005c4
 80027ac:	080138dc 	.word	0x080138dc
 80027b0:	200005c8 	.word	0x200005c8

080027b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b094      	sub	sp, #80	@ 0x50
 80027b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027ba:	f107 0320 	add.w	r3, r7, #32
 80027be:	2230      	movs	r2, #48	@ 0x30
 80027c0:	2100      	movs	r1, #0
 80027c2:	4618      	mov	r0, r3
 80027c4:	f00f ff2b 	bl	801261e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027c8:	f107 030c 	add.w	r3, r7, #12
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	60da      	str	r2, [r3, #12]
 80027d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80027d8:	2300      	movs	r3, #0
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	4b28      	ldr	r3, [pc, #160]	@ (8002880 <SystemClock_Config+0xcc>)
 80027de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e0:	4a27      	ldr	r2, [pc, #156]	@ (8002880 <SystemClock_Config+0xcc>)
 80027e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e8:	4b25      	ldr	r3, [pc, #148]	@ (8002880 <SystemClock_Config+0xcc>)
 80027ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027f4:	2300      	movs	r3, #0
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	4b22      	ldr	r3, [pc, #136]	@ (8002884 <SystemClock_Config+0xd0>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a21      	ldr	r2, [pc, #132]	@ (8002884 <SystemClock_Config+0xd0>)
 80027fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002802:	6013      	str	r3, [r2, #0]
 8002804:	4b1f      	ldr	r3, [pc, #124]	@ (8002884 <SystemClock_Config+0xd0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002810:	2301      	movs	r3, #1
 8002812:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002814:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002818:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800281a:	2302      	movs	r3, #2
 800281c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800281e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002824:	2304      	movs	r3, #4
 8002826:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002828:	23a8      	movs	r3, #168	@ 0xa8
 800282a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800282c:	2302      	movs	r3, #2
 800282e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002830:	2307      	movs	r3, #7
 8002832:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002834:	f107 0320 	add.w	r3, r7, #32
 8002838:	4618      	mov	r0, r3
 800283a:	f005 fd53 	bl	80082e4 <HAL_RCC_OscConfig>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002844:	f001 f81a 	bl	800387c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002848:	230f      	movs	r3, #15
 800284a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800284c:	2302      	movs	r3, #2
 800284e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002854:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800285a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800285e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002860:	f107 030c 	add.w	r3, r7, #12
 8002864:	2105      	movs	r1, #5
 8002866:	4618      	mov	r0, r3
 8002868:	f005 ffb4 	bl	80087d4 <HAL_RCC_ClockConfig>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002872:	f001 f803 	bl	800387c <Error_Handler>
  }
}
 8002876:	bf00      	nop
 8002878:	3750      	adds	r7, #80	@ 0x50
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40023800 	.word	0x40023800
 8002884:	40007000 	.word	0x40007000

08002888 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <MX_I2C2_Init+0x50>)
 800288e:	4a13      	ldr	r2, [pc, #76]	@ (80028dc <MX_I2C2_Init+0x54>)
 8002890:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002892:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <MX_I2C2_Init+0x50>)
 8002894:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <MX_I2C2_Init+0x58>)
 8002896:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002898:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <MX_I2C2_Init+0x50>)
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800289e:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028aa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028ac:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80028b2:	4b09      	ldr	r3, [pc, #36]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028b8:	4b07      	ldr	r3, [pc, #28]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028be:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80028c4:	4804      	ldr	r0, [pc, #16]	@ (80028d8 <MX_I2C2_Init+0x50>)
 80028c6:	f002 fd13 	bl	80052f0 <HAL_I2C_Init>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80028d0:	f000 ffd4 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80028d4:	bf00      	nop
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000328 	.word	0x20000328
 80028dc:	40005800 	.word	0x40005800
 80028e0:	000186a0 	.word	0x000186a0

080028e4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80028e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 80028ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002924 <MX_SDIO_SD_Init+0x40>)
 80028ec:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80028ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80028f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80028fa:	4b09      	ldr	r3, [pc, #36]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002900:	4b07      	ldr	r3, [pc, #28]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 8002902:	2200      	movs	r2, #0
 8002904:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8002906:	4b06      	ldr	r3, [pc, #24]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 8002908:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800290c:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 800290e:	4b04      	ldr	r3, [pc, #16]	@ (8002920 <MX_SDIO_SD_Init+0x3c>)
 8002910:	2202      	movs	r2, #2
 8002912:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	2000037c 	.word	0x2000037c
 8002924:	40012c00 	.word	0x40012c00

08002928 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800292c:	4b17      	ldr	r3, [pc, #92]	@ (800298c <MX_SPI1_Init+0x64>)
 800292e:	4a18      	ldr	r2, [pc, #96]	@ (8002990 <MX_SPI1_Init+0x68>)
 8002930:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002932:	4b16      	ldr	r3, [pc, #88]	@ (800298c <MX_SPI1_Init+0x64>)
 8002934:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002938:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800293a:	4b14      	ldr	r3, [pc, #80]	@ (800298c <MX_SPI1_Init+0x64>)
 800293c:	2200      	movs	r2, #0
 800293e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002940:	4b12      	ldr	r3, [pc, #72]	@ (800298c <MX_SPI1_Init+0x64>)
 8002942:	2200      	movs	r2, #0
 8002944:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002946:	4b11      	ldr	r3, [pc, #68]	@ (800298c <MX_SPI1_Init+0x64>)
 8002948:	2200      	movs	r2, #0
 800294a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800294c:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <MX_SPI1_Init+0x64>)
 800294e:	2200      	movs	r2, #0
 8002950:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002952:	4b0e      	ldr	r3, [pc, #56]	@ (800298c <MX_SPI1_Init+0x64>)
 8002954:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002958:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800295a:	4b0c      	ldr	r3, [pc, #48]	@ (800298c <MX_SPI1_Init+0x64>)
 800295c:	2200      	movs	r2, #0
 800295e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002960:	4b0a      	ldr	r3, [pc, #40]	@ (800298c <MX_SPI1_Init+0x64>)
 8002962:	2200      	movs	r2, #0
 8002964:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002966:	4b09      	ldr	r3, [pc, #36]	@ (800298c <MX_SPI1_Init+0x64>)
 8002968:	2200      	movs	r2, #0
 800296a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800296c:	4b07      	ldr	r3, [pc, #28]	@ (800298c <MX_SPI1_Init+0x64>)
 800296e:	2200      	movs	r2, #0
 8002970:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002972:	4b06      	ldr	r3, [pc, #24]	@ (800298c <MX_SPI1_Init+0x64>)
 8002974:	220a      	movs	r2, #10
 8002976:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002978:	4804      	ldr	r0, [pc, #16]	@ (800298c <MX_SPI1_Init+0x64>)
 800297a:	f007 f9d5 	bl	8009d28 <HAL_SPI_Init>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002984:	f000 ff7a 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000400 	.word	0x20000400
 8002990:	40013000 	.word	0x40013000

08002994 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002998:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <MX_UART4_Init+0x4c>)
 800299a:	4a12      	ldr	r2, [pc, #72]	@ (80029e4 <MX_UART4_Init+0x50>)
 800299c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800299e:	4b10      	ldr	r3, [pc, #64]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80029a6:	4b0e      	ldr	r3, [pc, #56]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80029ac:	4b0c      	ldr	r3, [pc, #48]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80029b2:	4b0b      	ldr	r3, [pc, #44]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80029b8:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029ba:	220c      	movs	r2, #12
 80029bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029be:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80029ca:	4805      	ldr	r0, [pc, #20]	@ (80029e0 <MX_UART4_Init+0x4c>)
 80029cc:	f008 f94e 	bl	800ac6c <HAL_UART_Init>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80029d6:	f000 ff51 	bl	800387c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	20000458 	.word	0x20000458
 80029e4:	40004c00 	.word	0x40004c00

080029e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	607b      	str	r3, [r7, #4]
 80029f2:	4b14      	ldr	r3, [pc, #80]	@ (8002a44 <MX_DMA_Init+0x5c>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	4a13      	ldr	r2, [pc, #76]	@ (8002a44 <MX_DMA_Init+0x5c>)
 80029f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80029fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fe:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <MX_DMA_Init+0x5c>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a06:	607b      	str	r3, [r7, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2105      	movs	r1, #5
 8002a0e:	203b      	movs	r0, #59	@ 0x3b
 8002a10:	f001 fcc6 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002a14:	203b      	movs	r0, #59	@ 0x3b
 8002a16:	f001 fcdf 	bl	80043d8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2105      	movs	r1, #5
 8002a1e:	2045      	movs	r0, #69	@ 0x45
 8002a20:	f001 fcbe 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002a24:	2045      	movs	r0, #69	@ 0x45
 8002a26:	f001 fcd7 	bl	80043d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2105      	movs	r1, #5
 8002a2e:	2044      	movs	r0, #68	@ 0x44
 8002a30:	f001 fcb6 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8002a34:	2044      	movs	r0, #68	@ 0x44
 8002a36:	f001 fccf 	bl	80043d8 <HAL_NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800

08002a48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4e:	f107 0314 	add.w	r3, r7, #20
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
 8002a5c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	4b3f      	ldr	r3, [pc, #252]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a66:	4a3e      	ldr	r2, [pc, #248]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	4b38      	ldr	r3, [pc, #224]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	4a37      	ldr	r2, [pc, #220]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a84:	f043 0302 	orr.w	r3, r3, #2
 8002a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8a:	4b35      	ldr	r3, [pc, #212]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	4b31      	ldr	r3, [pc, #196]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	4a30      	ldr	r2, [pc, #192]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002aa0:	f043 0304 	orr.w	r3, r3, #4
 8002aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	60bb      	str	r3, [r7, #8]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	607b      	str	r3, [r7, #4]
 8002ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	4a29      	ldr	r2, [pc, #164]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002abc:	f043 0308 	orr.w	r3, r3, #8
 8002ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac2:	4b27      	ldr	r3, [pc, #156]	@ (8002b60 <MX_GPIO_Init+0x118>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	607b      	str	r3, [r7, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2110      	movs	r1, #16
 8002ad2:	4824      	ldr	r0, [pc, #144]	@ (8002b64 <MX_GPIO_Init+0x11c>)
 8002ad4:	f002 fbf2 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2103      	movs	r1, #3
 8002adc:	4822      	ldr	r0, [pc, #136]	@ (8002b68 <MX_GPIO_Init+0x120>)
 8002ade:	f002 fbed 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2180      	movs	r1, #128	@ 0x80
 8002ae6:	4821      	ldr	r0, [pc, #132]	@ (8002b6c <MX_GPIO_Init+0x124>)
 8002ae8:	f002 fbe8 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8002aec:	2310      	movs	r3, #16
 8002aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af0:	2301      	movs	r3, #1
 8002af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af8:	2300      	movs	r3, #0
 8002afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8002afc:	f107 0314 	add.w	r3, r7, #20
 8002b00:	4619      	mov	r1, r3
 8002b02:	4818      	ldr	r0, [pc, #96]	@ (8002b64 <MX_GPIO_Init+0x11c>)
 8002b04:	f002 fa26 	bl	8004f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b14:	2300      	movs	r3, #0
 8002b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4812      	ldr	r0, [pc, #72]	@ (8002b68 <MX_GPIO_Init+0x120>)
 8002b20:	f002 fa18 	bl	8004f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_LED_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b30:	2300      	movs	r3, #0
 8002b32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 8002b34:	f107 0314 	add.w	r3, r7, #20
 8002b38:	4619      	mov	r1, r3
 8002b3a:	480c      	ldr	r0, [pc, #48]	@ (8002b6c <MX_GPIO_Init+0x124>)
 8002b3c:	f002 fa0a 	bl	8004f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = BTN_CONFIRM_PIN |BTN_BACK_PIN|BTN_UP_PIN|BTN_DOWN_PIN;
 8002b40:	23f0      	movs	r3, #240	@ 0xf0
 8002b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b4c:	f107 0314 	add.w	r3, r7, #20
 8002b50:	4619      	mov	r1, r3
 8002b52:	4807      	ldr	r0, [pc, #28]	@ (8002b70 <MX_GPIO_Init+0x128>)
 8002b54:	f002 f9fe 	bl	8004f54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b58:	bf00      	nop
 8002b5a:	3728      	adds	r7, #40	@ 0x28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40020000 	.word	0x40020000
 8002b68:	40020400 	.word	0x40020400
 8002b6c:	40020800 	.word	0x40020800
 8002b70:	40020c00 	.word	0x40020c00

08002b74 <StartInputHalTask>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void StartInputHalTask(void const * argument)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char cCurrent;
  /* Infinite loop */
  for(;;) // O loop infinito de uma tarefa RTOS é "for(;;)"
  {
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 8002b7c:	f7ff fc34 	bl	80023e8 <KEYPAD_Scan>
 8002b80:	4603      	mov	r3, r0
 8002b82:	72fb      	strb	r3, [r7, #11]
    if(cCurrent != '\0')
 8002b84:	7afb      	ldrb	r3, [r7, #11]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <StartInputHalTask+0x1c>
    {
      keyPressed = cCurrent;
 8002b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002bc0 <StartInputHalTask+0x4c>)
 8002b8c:	7afb      	ldrb	r3, [r7, #11]
 8002b8e:	7013      	strb	r3, [r2, #0]
    }
    for (int i = 0; i < 4; i++) {
 8002b90:	2300      	movs	r3, #0
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	e00c      	b.n	8002bb0 <StartInputHalTask+0x3c>
        TCS3472_ReadData(&hi2c2, i, &colorData[i]);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	b2d9      	uxtb	r1, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	4a09      	ldr	r2, [pc, #36]	@ (8002bc4 <StartInputHalTask+0x50>)
 8002ba0:	4413      	add	r3, r2
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4808      	ldr	r0, [pc, #32]	@ (8002bc8 <StartInputHalTask+0x54>)
 8002ba6:	f7ff f87e 	bl	8001ca6 <TCS3472_ReadData>
    for (int i = 0; i < 4; i++) {
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3301      	adds	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b03      	cmp	r3, #3
 8002bb4:	ddef      	ble.n	8002b96 <StartInputHalTask+0x22>
    }
    osDelay(50);
 8002bb6:	2032      	movs	r0, #50	@ 0x32
 8002bb8:	f00c fc8e 	bl	800f4d8 <osDelay>
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 8002bbc:	e7de      	b.n	8002b7c <StartInputHalTask+0x8>
 8002bbe:	bf00      	nop
 8002bc0:	200005d4 	.word	0x200005d4
 8002bc4:	200005f0 	.word	0x200005f0
 8002bc8:	20000328 	.word	0x20000328

08002bcc <StartGameTask>:
  }
}

void StartGameTask(void const * argument)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  char cLocalKeyPressed;
  for(;;)
  {
    cLocalKeyPressed = NONE_KEY;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	75fb      	strb	r3, [r7, #23]
    
    osMutexWait(gameMutexHandle, osWaitForever);
 8002bd8:	4bb0      	ldr	r3, [pc, #704]	@ (8002e9c <StartGameTask+0x2d0>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002be0:	4618      	mov	r0, r3
 8002be2:	f00c fca5 	bl	800f530 <osMutexWait>
    if (keyPressed != NONE_KEY) {
 8002be6:	4bae      	ldr	r3, [pc, #696]	@ (8002ea0 <StartGameTask+0x2d4>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <StartGameTask+0x30>
      cLocalKeyPressed = keyPressed;
 8002bf0:	4bab      	ldr	r3, [pc, #684]	@ (8002ea0 <StartGameTask+0x2d4>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	75fb      	strb	r3, [r7, #23]
      keyPressed = NONE_KEY; 
 8002bf6:	4baa      	ldr	r3, [pc, #680]	@ (8002ea0 <StartGameTask+0x2d4>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 8002bfc:	4ba7      	ldr	r3, [pc, #668]	@ (8002e9c <StartGameTask+0x2d0>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f00c fce3 	bl	800f5cc <osMutexRelease>
    
    if (cLocalKeyPressed != NONE_KEY)
 8002c06:	7dfb      	ldrb	r3, [r7, #23]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 81e3 	beq.w	8002fd4 <StartGameTask+0x408>
    {
      osMutexWait(gameMutexHandle, osWaitForever);
 8002c0e:	4ba3      	ldr	r3, [pc, #652]	@ (8002e9c <StartGameTask+0x2d0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f04f 31ff 	mov.w	r1, #4294967295
 8002c16:	4618      	mov	r0, r3
 8002c18:	f00c fc8a 	bl	800f530 <osMutexWait>
      switch(eCurrentState)
 8002c1c:	4ba1      	ldr	r3, [pc, #644]	@ (8002ea4 <StartGameTask+0x2d8>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b05      	cmp	r3, #5
 8002c24:	f200 81c5 	bhi.w	8002fb2 <StartGameTask+0x3e6>
 8002c28:	a201      	add	r2, pc, #4	@ (adr r2, 8002c30 <StartGameTask+0x64>)
 8002c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2e:	bf00      	nop
 8002c30:	08002c49 	.word	0x08002c49
 8002c34:	08002c71 	.word	0x08002c71
 8002c38:	08002d39 	.word	0x08002d39
 8002c3c:	08002e8b 	.word	0x08002e8b
 8002c40:	08002f21 	.word	0x08002f21
 8002c44:	08002f9f 	.word	0x08002f9f
      {
        case eInitGame:
        {
          eUserPlayer.u8HeartPoints = 100;
 8002c48:	4b97      	ldr	r3, [pc, #604]	@ (8002ea8 <StartGameTask+0x2dc>)
 8002c4a:	2264      	movs	r2, #100	@ 0x64
 8002c4c:	701a      	strb	r2, [r3, #0]
          eCpuPlayer.u8HeartPoints = 100;
 8002c4e:	4b97      	ldr	r3, [pc, #604]	@ (8002eac <StartGameTask+0x2e0>)
 8002c50:	2264      	movs	r2, #100	@ 0x64
 8002c52:	701a      	strb	r2, [r3, #0]
          if(cLocalKeyPressed == CONFIRM_KEY)
 8002c54:	7dfb      	ldrb	r3, [r7, #23]
 8002c56:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c58:	f040 81b2 	bne.w	8002fc0 <StartGameTask+0x3f4>
          {
            eCurrentState = eDificultSelect;
 8002c5c:	4b91      	ldr	r3, [pc, #580]	@ (8002ea4 <StartGameTask+0x2d8>)
 8002c5e:	2201      	movs	r2, #1
 8002c60:	701a      	strb	r2, [r3, #0]
            selectedOption = 0;
 8002c62:	4b93      	ldr	r3, [pc, #588]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002c68:	4b92      	ldr	r3, [pc, #584]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	701a      	strb	r2, [r3, #0]
  }
          break;
 8002c6e:	e1a7      	b.n	8002fc0 <StartGameTask+0x3f4>
        }
        case eDificultSelect:
        {
          switch(cLocalKeyPressed)
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
 8002c72:	3b23      	subs	r3, #35	@ 0x23
 8002c74:	2b15      	cmp	r3, #21
 8002c76:	d85d      	bhi.n	8002d34 <StartGameTask+0x168>
 8002c78:	a201      	add	r2, pc, #4	@ (adr r2, 8002c80 <StartGameTask+0xb4>)
 8002c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c7e:	bf00      	nop
 8002c80:	08002d09 	.word	0x08002d09
 8002c84:	08002d35 	.word	0x08002d35
 8002c88:	08002d35 	.word	0x08002d35
 8002c8c:	08002d35 	.word	0x08002d35
 8002c90:	08002d35 	.word	0x08002d35
 8002c94:	08002d35 	.word	0x08002d35
 8002c98:	08002d35 	.word	0x08002d35
 8002c9c:	08002d17 	.word	0x08002d17
 8002ca0:	08002d35 	.word	0x08002d35
 8002ca4:	08002d35 	.word	0x08002d35
 8002ca8:	08002d35 	.word	0x08002d35
 8002cac:	08002d35 	.word	0x08002d35
 8002cb0:	08002d35 	.word	0x08002d35
 8002cb4:	08002d35 	.word	0x08002d35
 8002cb8:	08002d35 	.word	0x08002d35
 8002cbc:	08002cf1 	.word	0x08002cf1
 8002cc0:	08002d35 	.word	0x08002d35
 8002cc4:	08002d35 	.word	0x08002d35
 8002cc8:	08002d35 	.word	0x08002d35
 8002ccc:	08002d35 	.word	0x08002d35
 8002cd0:	08002d35 	.word	0x08002d35
 8002cd4:	08002cd9 	.word	0x08002cd9
          {
            case UP_KEY:
            {
              selectedOption = (selectedOption < MENU_OPTIONS_DIFFICULTY - 1) ? selectedOption + 1 : 0;
 8002cd8:	4b75      	ldr	r3, [pc, #468]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	dc03      	bgt.n	8002ce8 <StartGameTask+0x11c>
 8002ce0:	4b73      	ldr	r3, [pc, #460]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	e000      	b.n	8002cea <StartGameTask+0x11e>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	4a71      	ldr	r2, [pc, #452]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002cec:	6013      	str	r3, [r2, #0]
              break;
 8002cee:	e022      	b.n	8002d36 <StartGameTask+0x16a>
  }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_DIFFICULTY - 1;
 8002cf0:	4b6f      	ldr	r3, [pc, #444]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	dd03      	ble.n	8002d00 <StartGameTask+0x134>
 8002cf8:	4b6d      	ldr	r3, [pc, #436]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <StartGameTask+0x136>
 8002d00:	2302      	movs	r3, #2
 8002d02:	4a6b      	ldr	r2, [pc, #428]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002d04:	6013      	str	r3, [r2, #0]
              break;
 8002d06:	e016      	b.n	8002d36 <StartGameTask+0x16a>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 8002d08:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	701a      	strb	r2, [r3, #0]
              eCurrentState = eInitGame;
 8002d0e:	4b65      	ldr	r3, [pc, #404]	@ (8002ea4 <StartGameTask+0x2d8>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
              break;
 8002d14:	e00f      	b.n	8002d36 <StartGameTask+0x16a>
            }
            case CONFIRM_KEY:
            {
              selectedDifficulty = (EDificult)selectedOption;
 8002d16:	4b66      	ldr	r3, [pc, #408]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	4b66      	ldr	r3, [pc, #408]	@ (8002eb8 <StartGameTask+0x2ec>)
 8002d1e:	701a      	strb	r2, [r3, #0]
              eCurrentState = ePersonaSelect;
 8002d20:	4b60      	ldr	r3, [pc, #384]	@ (8002ea4 <StartGameTask+0x2d8>)
 8002d22:	2202      	movs	r2, #2
 8002d24:	701a      	strb	r2, [r3, #0]
              selectedOption = FALSE; // Reseta para o próximo menu
 8002d26:	4b62      	ldr	r3, [pc, #392]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002d2c:	4b61      	ldr	r3, [pc, #388]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	701a      	strb	r2, [r3, #0]
              break;
 8002d32:	e000      	b.n	8002d36 <StartGameTask+0x16a>
            }
            default:
            {
              break;
 8002d34:	bf00      	nop
            }
          }
          break;
 8002d36:	e148      	b.n	8002fca <StartGameTask+0x3fe>
        }
        case ePersonaSelect:
        {
          switch(cLocalKeyPressed)
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
 8002d3a:	3b23      	subs	r3, #35	@ 0x23
 8002d3c:	2b15      	cmp	r3, #21
 8002d3e:	f200 80a2 	bhi.w	8002e86 <StartGameTask+0x2ba>
 8002d42:	a201      	add	r2, pc, #4	@ (adr r2, 8002d48 <StartGameTask+0x17c>)
 8002d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d48:	08002ddd 	.word	0x08002ddd
 8002d4c:	08002e87 	.word	0x08002e87
 8002d50:	08002e87 	.word	0x08002e87
 8002d54:	08002e87 	.word	0x08002e87
 8002d58:	08002e87 	.word	0x08002e87
 8002d5c:	08002e87 	.word	0x08002e87
 8002d60:	08002e87 	.word	0x08002e87
 8002d64:	08002deb 	.word	0x08002deb
 8002d68:	08002e87 	.word	0x08002e87
 8002d6c:	08002e87 	.word	0x08002e87
 8002d70:	08002e87 	.word	0x08002e87
 8002d74:	08002e87 	.word	0x08002e87
 8002d78:	08002e87 	.word	0x08002e87
 8002d7c:	08002e87 	.word	0x08002e87
 8002d80:	08002e87 	.word	0x08002e87
 8002d84:	08002dbf 	.word	0x08002dbf
 8002d88:	08002e87 	.word	0x08002e87
 8002d8c:	08002e87 	.word	0x08002e87
 8002d90:	08002e87 	.word	0x08002e87
 8002d94:	08002e87 	.word	0x08002e87
 8002d98:	08002e87 	.word	0x08002e87
 8002d9c:	08002da1 	.word	0x08002da1
          {
            case UP_KEY:
            {                  
              selectedOption = (selectedOption < MENU_OPTIONS_PERSONA - 1) ? selectedOption + 1 : 0;
 8002da0:	4b43      	ldr	r3, [pc, #268]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2b03      	cmp	r3, #3
 8002da6:	dc03      	bgt.n	8002db0 <StartGameTask+0x1e4>
 8002da8:	4b41      	ldr	r3, [pc, #260]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3301      	adds	r3, #1
 8002dae:	e000      	b.n	8002db2 <StartGameTask+0x1e6>
 8002db0:	2300      	movs	r3, #0
 8002db2:	4a3f      	ldr	r2, [pc, #252]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002db4:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8002db6:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]
              break;
 8002dbc:	e064      	b.n	8002e88 <StartGameTask+0x2bc>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_PERSONA - 1;
 8002dbe:	4b3c      	ldr	r3, [pc, #240]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	dd03      	ble.n	8002dce <StartGameTask+0x202>
 8002dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <StartGameTask+0x204>
 8002dce:	2304      	movs	r3, #4
 8002dd0:	4a37      	ldr	r2, [pc, #220]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002dd2:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8002dd4:	4b37      	ldr	r3, [pc, #220]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	701a      	strb	r2, [r3, #0]
              break;
 8002dda:	e055      	b.n	8002e88 <StartGameTask+0x2bc>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 8002ddc:	4b35      	ldr	r3, [pc, #212]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	701a      	strb	r2, [r3, #0]
              eCurrentState = eDificultSelect;
 8002de2:	4b30      	ldr	r3, [pc, #192]	@ (8002ea4 <StartGameTask+0x2d8>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	701a      	strb	r2, [r3, #0]
              break;
 8002de8:	e04e      	b.n	8002e88 <StartGameTask+0x2bc>
            }
            case CONFIRM_KEY:
            {
              eUserPlayer.ePersonaElemental = (EElemental)selectedOption;
 8002dea:	4b31      	ldr	r3, [pc, #196]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea8 <StartGameTask+0x2dc>)
 8002df2:	705a      	strb	r2, [r3, #1]
              eCurrentState = eBattleInit;
 8002df4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ea4 <StartGameTask+0x2d8>)
 8002df6:	2203      	movs	r2, #3
 8002df8:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002dfa:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb4 <StartGameTask+0x2e8>)
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0;     // Zera o contador de ataques
 8002e00:	4b2e      	ldr	r3, [pc, #184]	@ (8002ebc <StartGameTask+0x2f0>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;   // Inicia com a primeira opção (Fogo) pré-selecionada
 8002e06:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb0 <StartGameTask+0x2e4>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]

              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8002e0c:	2204      	movs	r2, #4
 8002e0e:	2100      	movs	r1, #0
 8002e10:	482b      	ldr	r0, [pc, #172]	@ (8002ec0 <StartGameTask+0x2f4>)
 8002e12:	f00f fc04 	bl	801261e <memset>
              memset((void*)eCpuPlayer.eAttackSequential, 0, sizeof(eCpuPlayer.eAttackSequential));
 8002e16:	2204      	movs	r2, #4
 8002e18:	2100      	movs	r1, #0
 8002e1a:	482a      	ldr	r0, [pc, #168]	@ (8002ec4 <StartGameTask+0x2f8>)
 8002e1c:	f00f fbff 	bl	801261e <memset>

              srand(HAL_GetTick()); 
 8002e20:	f001 f9d6 	bl	80041d0 <HAL_GetTick>
 8002e24:	4603      	mov	r3, r0
 8002e26:	4618      	mov	r0, r3
 8002e28:	f00f fa66 	bl	80122f8 <srand>
              eCpuPlayer.ePersonaElemental = (rand() % 6);
 8002e2c:	f00f fa92 	bl	8012354 <rand>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b25      	ldr	r3, [pc, #148]	@ (8002ec8 <StartGameTask+0x2fc>)
 8002e34:	fb83 3102 	smull	r3, r1, r3, r2
 8002e38:	17d3      	asrs	r3, r2, #31
 8002e3a:	1ac9      	subs	r1, r1, r3
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	440b      	add	r3, r1
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	1ad1      	subs	r1, r2, r3
 8002e46:	b2ca      	uxtb	r2, r1
 8002e48:	4b18      	ldr	r3, [pc, #96]	@ (8002eac <StartGameTask+0x2e0>)
 8002e4a:	705a      	strb	r2, [r3, #1]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	75bb      	strb	r3, [r7, #22]
 8002e50:	e015      	b.n	8002e7e <StartGameTask+0x2b2>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6); 
 8002e52:	f00f fa7f 	bl	8012354 <rand>
 8002e56:	4602      	mov	r2, r0
 8002e58:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec8 <StartGameTask+0x2fc>)
 8002e5a:	fb83 3102 	smull	r3, r1, r3, r2
 8002e5e:	17d3      	asrs	r3, r2, #31
 8002e60:	1ac9      	subs	r1, r1, r3
 8002e62:	460b      	mov	r3, r1
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	440b      	add	r3, r1
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	1ad1      	subs	r1, r2, r3
 8002e6c:	7dbb      	ldrb	r3, [r7, #22]
 8002e6e:	b2c9      	uxtb	r1, r1
 8002e70:	4a0e      	ldr	r2, [pc, #56]	@ (8002eac <StartGameTask+0x2e0>)
 8002e72:	4413      	add	r3, r2
 8002e74:	460a      	mov	r2, r1
 8002e76:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002e78:	7dbb      	ldrb	r3, [r7, #22]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	75bb      	strb	r3, [r7, #22]
 8002e7e:	7dbb      	ldrb	r3, [r7, #22]
 8002e80:	2b03      	cmp	r3, #3
 8002e82:	d9e6      	bls.n	8002e52 <StartGameTask+0x286>
              }
              break;
 8002e84:	e000      	b.n	8002e88 <StartGameTask+0x2bc>
            }
            default:
            {
              break;
 8002e86:	bf00      	nop
            }
          }
          break;
 8002e88:	e09f      	b.n	8002fca <StartGameTask+0x3fe>
        }
        case eBattleInit:
        {
          // A lógica de ataque agora só depende das teclas CONFIRM e BACK
          switch (cLocalKeyPressed)
 8002e8a:	7dfb      	ldrb	r3, [r7, #23]
 8002e8c:	2b23      	cmp	r3, #35	@ 0x23
 8002e8e:	d03e      	beq.n	8002f0e <StartGameTask+0x342>
 8002e90:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e92:	d143      	bne.n	8002f1c <StartGameTask+0x350>
          {
            case CONFIRM_KEY:
            {
              // Lê a cor de cada um dos 4 sensores e define a sequência de ataque
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002e94:	2300      	movs	r3, #0
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	e02b      	b.n	8002ef2 <StartGameTask+0x326>
 8002e9a:	bf00      	nop
 8002e9c:	200005cc 	.word	0x200005cc
 8002ea0:	200005d4 	.word	0x200005d4
 8002ea4:	200005d5 	.word	0x200005d5
 8002ea8:	200005e0 	.word	0x200005e0
 8002eac:	200005e8 	.word	0x200005e8
 8002eb0:	200005d8 	.word	0x200005d8
 8002eb4:	2000000c 	.word	0x2000000c
 8002eb8:	200005dc 	.word	0x200005dc
 8002ebc:	20000610 	.word	0x20000610
 8002ec0:	200005e2 	.word	0x200005e2
 8002ec4:	200005ea 	.word	0x200005ea
 8002ec8:	2aaaaaab 	.word	0x2aaaaaab
              {
                  eUserPlayer.eAttackSequential[i] = TCS3472_DetectColor(colorData[i]);
 8002ecc:	4a43      	ldr	r2, [pc, #268]	@ (8002fdc <StartGameTask+0x410>)
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	4413      	add	r3, r2
 8002ed4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002ed8:	f7fe ff5a 	bl	8001d90 <TCS3472_DetectColor>
 8002edc:	4603      	mov	r3, r0
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4a3f      	ldr	r2, [pc, #252]	@ (8002fe0 <StartGameTask+0x414>)
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	460a      	mov	r2, r1
 8002eea:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	613b      	str	r3, [r7, #16]
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	dde9      	ble.n	8002ecc <StartGameTask+0x300>
              }

              // Prepara e inicia a batalha
              vInitBattle(&eUserPlayer, &eCpuPlayer);
 8002ef8:	493a      	ldr	r1, [pc, #232]	@ (8002fe4 <StartGameTask+0x418>)
 8002efa:	4839      	ldr	r0, [pc, #228]	@ (8002fe0 <StartGameTask+0x414>)
 8002efc:	f7fe ffd6 	bl	8001eac <vInitBattle>
              eCurrentState = ePlayerTurn;
 8002f00:	4b39      	ldr	r3, [pc, #228]	@ (8002fe8 <StartGameTask+0x41c>)
 8002f02:	2204      	movs	r2, #4
 8002f04:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002f06:	4b39      	ldr	r3, [pc, #228]	@ (8002fec <StartGameTask+0x420>)
 8002f08:	2201      	movs	r2, #1
 8002f0a:	701a      	strb	r2, [r3, #0]
              break;
 8002f0c:	e007      	b.n	8002f1e <StartGameTask+0x352>
            } 
            case BACK_KEY:
            {
              eCurrentState = ePersonaSelect;
 8002f0e:	4b36      	ldr	r3, [pc, #216]	@ (8002fe8 <StartGameTask+0x41c>)
 8002f10:	2202      	movs	r2, #2
 8002f12:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002f14:	4b35      	ldr	r3, [pc, #212]	@ (8002fec <StartGameTask+0x420>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	701a      	strb	r2, [r3, #0]
              break;
 8002f1a:	e000      	b.n	8002f1e <StartGameTask+0x352>
            }
            default:
              // Ignora outras teclas, pois a tela se atualiza sozinha
              break;
 8002f1c:	bf00      	nop
          }
          break;
 8002f1e:	e054      	b.n	8002fca <StartGameTask+0x3fe>
        }
        case ePlayerTurn:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 8002f20:	7dfb      	ldrb	r3, [r7, #23]
 8002f22:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f24:	d14e      	bne.n	8002fc4 <StartGameTask+0x3f8>
          {            
            if (eUserPlayer.u8HeartPoints == 0 || eCpuPlayer.u8HeartPoints == 0)
 8002f26:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe0 <StartGameTask+0x414>)
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d004      	beq.n	8002f3a <StartGameTask+0x36e>
 8002f30:	4b2c      	ldr	r3, [pc, #176]	@ (8002fe4 <StartGameTask+0x418>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d103      	bne.n	8002f42 <StartGameTask+0x376>
            {
              eCurrentState = eEndGame; 
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe8 <StartGameTask+0x41c>)
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	701a      	strb	r2, [r3, #0]
 8002f40:	e029      	b.n	8002f96 <StartGameTask+0x3ca>
            }
            else
            {
              // Ninguém perdeu, volta para selecionar novos ataques
              eCurrentState = eBattleInit;
 8002f42:	4b29      	ldr	r3, [pc, #164]	@ (8002fe8 <StartGameTask+0x41c>)
 8002f44:	2203      	movs	r2, #3
 8002f46:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0; // Prepara para o novo round
 8002f48:	4b29      	ldr	r3, [pc, #164]	@ (8002ff0 <StartGameTask+0x424>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 8002f4e:	4b29      	ldr	r3, [pc, #164]	@ (8002ff4 <StartGameTask+0x428>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8002f54:	2204      	movs	r2, #4
 8002f56:	2100      	movs	r1, #0
 8002f58:	4827      	ldr	r0, [pc, #156]	@ (8002ff8 <StartGameTask+0x42c>)
 8002f5a:	f00f fb60 	bl	801261e <memset>
              
              // Gera novos ataques para a CPU para o próximo round
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002f5e:	2300      	movs	r3, #0
 8002f60:	73fb      	strb	r3, [r7, #15]
 8002f62:	e015      	b.n	8002f90 <StartGameTask+0x3c4>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6);
 8002f64:	f00f f9f6 	bl	8012354 <rand>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4b24      	ldr	r3, [pc, #144]	@ (8002ffc <StartGameTask+0x430>)
 8002f6c:	fb83 3102 	smull	r3, r1, r3, r2
 8002f70:	17d3      	asrs	r3, r2, #31
 8002f72:	1ac9      	subs	r1, r1, r3
 8002f74:	460b      	mov	r3, r1
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	440b      	add	r3, r1
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	1ad1      	subs	r1, r2, r3
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	b2c9      	uxtb	r1, r1
 8002f82:	4a18      	ldr	r2, [pc, #96]	@ (8002fe4 <StartGameTask+0x418>)
 8002f84:	4413      	add	r3, r2
 8002f86:	460a      	mov	r2, r1
 8002f88:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	73fb      	strb	r3, [r7, #15]
 8002f90:	7bfb      	ldrb	r3, [r7, #15]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d9e6      	bls.n	8002f64 <StartGameTask+0x398>
              }
            }
            u8CleanScreen = TRUE;
 8002f96:	4b15      	ldr	r3, [pc, #84]	@ (8002fec <StartGameTask+0x420>)
 8002f98:	2201      	movs	r2, #1
 8002f9a:	701a      	strb	r2, [r3, #0]
          }
          break;
 8002f9c:	e012      	b.n	8002fc4 <StartGameTask+0x3f8>
        }
        case eEndGame:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
 8002fa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002fa2:	d111      	bne.n	8002fc8 <StartGameTask+0x3fc>
          {
            eCurrentState = eInitGame;
 8002fa4:	4b10      	ldr	r3, [pc, #64]	@ (8002fe8 <StartGameTask+0x41c>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002faa:	4b10      	ldr	r3, [pc, #64]	@ (8002fec <StartGameTask+0x420>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	701a      	strb	r2, [r3, #0]
          }
          break;
 8002fb0:	e00a      	b.n	8002fc8 <StartGameTask+0x3fc>
        }
        default:
        {
          // Estado desconhecido, volta para o início por segurança
          eCurrentState = eInitGame;
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <StartGameTask+0x41c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
          u8CleanScreen = TRUE;
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fec <StartGameTask+0x420>)
 8002fba:	2201      	movs	r2, #1
 8002fbc:	701a      	strb	r2, [r3, #0]
          break;
 8002fbe:	e004      	b.n	8002fca <StartGameTask+0x3fe>
          break;
 8002fc0:	bf00      	nop
 8002fc2:	e002      	b.n	8002fca <StartGameTask+0x3fe>
          break;
 8002fc4:	bf00      	nop
 8002fc6:	e000      	b.n	8002fca <StartGameTask+0x3fe>
          break;
 8002fc8:	bf00      	nop
        }
      }
      osMutexRelease(gameMutexHandle);
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <StartGameTask+0x434>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f00c fafc 	bl	800f5cc <osMutexRelease>
    }
    osDelay(50);
 8002fd4:	2032      	movs	r0, #50	@ 0x32
 8002fd6:	f00c fa7f 	bl	800f4d8 <osDelay>
    cLocalKeyPressed = NONE_KEY;
 8002fda:	e5fb      	b.n	8002bd4 <StartGameTask+0x8>
 8002fdc:	200005f0 	.word	0x200005f0
 8002fe0:	200005e0 	.word	0x200005e0
 8002fe4:	200005e8 	.word	0x200005e8
 8002fe8:	200005d5 	.word	0x200005d5
 8002fec:	2000000c 	.word	0x2000000c
 8002ff0:	20000610 	.word	0x20000610
 8002ff4:	200005d8 	.word	0x200005d8
 8002ff8:	200005e2 	.word	0x200005e2
 8002ffc:	2aaaaaab 	.word	0x2aaaaaab
 8003000:	200005cc 	.word	0x200005cc

08003004 <StartDisplayTask>:
  }
}

void StartDisplayTask(void const * argument)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b098      	sub	sp, #96	@ 0x60
 8003008:	af04      	add	r7, sp, #16
 800300a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  char buffer[30];
  static int lastSelectedOption = -1;
  EGameStates ePreviousState = eInitGame;
 800300c:	2300      	movs	r3, #0
 800300e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  FRESULT fres;

  // Damos um pequeno delay para garantir que tudo estabilizou
  osDelay(500); 
 8003012:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003016:	f00c fa5f 	bl	800f4d8 <osDelay>

  // Tenta montar o SD (o "1" significa montar imediatamente)
  fres = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 800301a:	2201      	movs	r2, #1
 800301c:	4995      	ldr	r1, [pc, #596]	@ (8003274 <StartDisplayTask+0x270>)
 800301e:	4896      	ldr	r0, [pc, #600]	@ (8003278 <StartDisplayTask+0x274>)
 8003020:	f00b fa7c 	bl	800e51c <f_mount>
 8003024:	4603      	mov	r3, r0
 8003026:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  
  if (fres == FR_OK)
 800302a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800302e:	2b00      	cmp	r3, #0
 8003030:	d111      	bne.n	8003056 <StartDisplayTask+0x52>
  {
      // Sucesso!
      sdCardMounted = 1; 
 8003032:	4b92      	ldr	r3, [pc, #584]	@ (800327c <StartDisplayTask+0x278>)
 8003034:	2201      	movs	r2, #1
 8003036:	701a      	strb	r2, [r3, #0]
      ILI9488_WriteString(10, 10, "Cartao SD Montado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8003038:	4b91      	ldr	r3, [pc, #580]	@ (8003280 <StartDisplayTask+0x27c>)
 800303a:	2200      	movs	r2, #0
 800303c:	9202      	str	r2, [sp, #8]
 800303e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003042:	9201      	str	r2, [sp, #4]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	9200      	str	r2, [sp, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a8e      	ldr	r2, [pc, #568]	@ (8003284 <StartDisplayTask+0x280>)
 800304c:	210a      	movs	r1, #10
 800304e:	200a      	movs	r0, #10
 8003050:	f7fe f8fc 	bl	800124c <ILI9488_WriteString>
 8003054:	e02c      	b.n	80030b0 <StartDisplayTask+0xac>
  }
  else
  {
      // Falha!
      sdCardMounted = 0;
 8003056:	4b89      	ldr	r3, [pc, #548]	@ (800327c <StartDisplayTask+0x278>)
 8003058:	2200      	movs	r2, #0
 800305a:	701a      	strb	r2, [r3, #0]
      sprintf(buffer, "Falha SD: %d", (int)fres); // Exibe o código de erro
 800305c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003060:	f107 0318 	add.w	r3, r7, #24
 8003064:	4988      	ldr	r1, [pc, #544]	@ (8003288 <StartDisplayTask+0x284>)
 8003066:	4618      	mov	r0, r3
 8003068:	f00f fa74 	bl	8012554 <siprintf>
      ILI9488_WriteString(10, 10, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800306c:	4b84      	ldr	r3, [pc, #528]	@ (8003280 <StartDisplayTask+0x27c>)
 800306e:	f107 0118 	add.w	r1, r7, #24
 8003072:	2200      	movs	r2, #0
 8003074:	9202      	str	r2, [sp, #8]
 8003076:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800307a:	9201      	str	r2, [sp, #4]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	9200      	str	r2, [sp, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	460a      	mov	r2, r1
 8003084:	210a      	movs	r1, #10
 8003086:	200a      	movs	r0, #10
 8003088:	f7fe f8e0 	bl	800124c <ILI9488_WriteString>
      
      if (fres == FR_NOT_READY) {
 800308c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003090:	2b03      	cmp	r3, #3
 8003092:	d10d      	bne.n	80030b0 <StartDisplayTask+0xac>
          ILI9488_WriteString(10, 25, "FR_NOT_READY", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8003094:	4b7a      	ldr	r3, [pc, #488]	@ (8003280 <StartDisplayTask+0x27c>)
 8003096:	2200      	movs	r2, #0
 8003098:	9202      	str	r2, [sp, #8]
 800309a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800309e:	9201      	str	r2, [sp, #4]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	9200      	str	r2, [sp, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a79      	ldr	r2, [pc, #484]	@ (800328c <StartDisplayTask+0x288>)
 80030a8:	2119      	movs	r1, #25
 80030aa:	200a      	movs	r0, #10
 80030ac:	f7fe f8ce 	bl	800124c <ILI9488_WriteString>
      }
  }

  // A flag u8CleanScreen deve estar TRUE por padrão no início para forçar o primeiro desenho
  osMutexWait(gameMutexHandle, osWaitForever);
 80030b0:	4b77      	ldr	r3, [pc, #476]	@ (8003290 <StartDisplayTask+0x28c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f04f 31ff 	mov.w	r1, #4294967295
 80030b8:	4618      	mov	r0, r3
 80030ba:	f00c fa39 	bl	800f530 <osMutexWait>
  u8CleanScreen = TRUE;
 80030be:	4b75      	ldr	r3, [pc, #468]	@ (8003294 <StartDisplayTask+0x290>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
  osMutexRelease(gameMutexHandle);
 80030c4:	4b72      	ldr	r3, [pc, #456]	@ (8003290 <StartDisplayTask+0x28c>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f00c fa7f 	bl	800f5cc <osMutexRelease>


  for(;;)
  {
    // --- Leitura segura das variáveis globais ---
    osMutexWait(gameMutexHandle, osWaitForever);
 80030ce:	4b70      	ldr	r3, [pc, #448]	@ (8003290 <StartDisplayTask+0x28c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f04f 31ff 	mov.w	r1, #4294967295
 80030d6:	4618      	mov	r0, r3
 80030d8:	f00c fa2a 	bl	800f530 <osMutexWait>
    EGameStates eLocalCurrentState = eCurrentState;
 80030dc:	4b6e      	ldr	r3, [pc, #440]	@ (8003298 <StartDisplayTask+0x294>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    uint8_t bNeedsRedraw = u8CleanScreen; // Verifica a flag que a GameTask define
 80030e4:	4b6b      	ldr	r3, [pc, #428]	@ (8003294 <StartDisplayTask+0x290>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    osMutexRelease(gameMutexHandle);
 80030ec:	4b68      	ldr	r3, [pc, #416]	@ (8003290 <StartDisplayTask+0x28c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f00c fa6b 	bl	800f5cc <osMutexRelease>
    // --- Fim da leitura segura ---

    // CONDIÇÃO DE REDESENHO CORRIGIDA:
    // Redesenha se o estado mudou (ex: menu -> jogo) OU
    // se a lógica do jogo (GameTask) pediu (ex: mudou a opção do menu)
    if(eLocalCurrentState != ePreviousState || bNeedsRedraw == TRUE)
 80030f6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80030fa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80030fe:	429a      	cmp	r2, r3
 8003100:	d104      	bne.n	800310c <StartDisplayTask+0x108>
 8003102:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003106:	2b01      	cmp	r3, #1
 8003108:	f040 8288 	bne.w	800361c <StartDisplayTask+0x618>
    {
      // Limpa a tela
      ClearScreen(); 
 800310c:	f7fe ffec 	bl	80020e8 <ClearScreen>
      lastSelectedOption = selectedOption;    
 8003110:	4b62      	ldr	r3, [pc, #392]	@ (800329c <StartDisplayTask+0x298>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a62      	ldr	r2, [pc, #392]	@ (80032a0 <StartDisplayTask+0x29c>)
 8003116:	6013      	str	r3, [r2, #0]
      // --- Reseta a flag ---
      // Já que vamos redesenhar, precisamos zerar a flag.
      if (bNeedsRedraw == TRUE) {
 8003118:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800311c:	2b01      	cmp	r3, #1
 800311e:	d10e      	bne.n	800313e <StartDisplayTask+0x13a>
        osMutexWait(gameMutexHandle, osWaitForever);
 8003120:	4b5b      	ldr	r3, [pc, #364]	@ (8003290 <StartDisplayTask+0x28c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f04f 31ff 	mov.w	r1, #4294967295
 8003128:	4618      	mov	r0, r3
 800312a:	f00c fa01 	bl	800f530 <osMutexWait>
        u8CleanScreen = FALSE; // Flag tratada!
 800312e:	4b59      	ldr	r3, [pc, #356]	@ (8003294 <StartDisplayTask+0x290>)
 8003130:	2200      	movs	r2, #0
 8003132:	701a      	strb	r2, [r3, #0]
        osMutexRelease(gameMutexHandle);
 8003134:	4b56      	ldr	r3, [pc, #344]	@ (8003290 <StartDisplayTask+0x28c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f00c fa47 	bl	800f5cc <osMutexRelease>
      }
      // --- Fim do reset da flag ---

      switch(eLocalCurrentState)
 800313e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003142:	2b05      	cmp	r3, #5
 8003144:	f200 8255 	bhi.w	80035f2 <StartDisplayTask+0x5ee>
 8003148:	a201      	add	r2, pc, #4	@ (adr r2, 8003150 <StartDisplayTask+0x14c>)
 800314a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314e:	bf00      	nop
 8003150:	08003169 	.word	0x08003169
 8003154:	080031cb 	.word	0x080031cb
 8003158:	080031d7 	.word	0x080031d7
 800315c:	080031e7 	.word	0x080031e7
 8003160:	080032c5 	.word	0x080032c5
 8003164:	08003501 	.word	0x08003501
      {
          case eInitGame:
          {
            if (sdCardMounted) {
 8003168:	4b44      	ldr	r3, [pc, #272]	@ (800327c <StartDisplayTask+0x278>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d01c      	beq.n	80031ac <StartDisplayTask+0x1a8>
                // Tenta ler do SD
                if (!ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgm.bin")) {
 8003172:	4b4c      	ldr	r3, [pc, #304]	@ (80032a4 <StartDisplayTask+0x2a0>)
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800317a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800317e:	2100      	movs	r1, #0
 8003180:	2000      	movs	r0, #0
 8003182:	f7fe f8c2 	bl	800130a <ILI9488_DrawImage_BIN>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	f040 8241 	bne.w	8003610 <StartDisplayTask+0x60c>
                    ILI9488_WriteString(0, 10, "Falha ao ler background.bin", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800318e:	4b3c      	ldr	r3, [pc, #240]	@ (8003280 <StartDisplayTask+0x27c>)
 8003190:	2200      	movs	r2, #0
 8003192:	9202      	str	r2, [sp, #8]
 8003194:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003198:	9201      	str	r2, [sp, #4]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	9200      	str	r2, [sp, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a41      	ldr	r2, [pc, #260]	@ (80032a8 <StartDisplayTask+0x2a4>)
 80031a2:	210a      	movs	r1, #10
 80031a4:	2000      	movs	r0, #0
 80031a6:	f7fe f851 	bl	800124c <ILI9488_WriteString>
                }
            } else {
                // Fallback: Se o SD falhou, usa a imagem da flash
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
            }
            break;
 80031aa:	e231      	b.n	8003610 <StartDisplayTask+0x60c>
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80031ac:	4b34      	ldr	r3, [pc, #208]	@ (8003280 <StartDisplayTask+0x27c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	9202      	str	r2, [sp, #8]
 80031b2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80031b6:	9201      	str	r2, [sp, #4]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	9200      	str	r2, [sp, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a3b      	ldr	r2, [pc, #236]	@ (80032ac <StartDisplayTask+0x2a8>)
 80031c0:	210a      	movs	r1, #10
 80031c2:	200a      	movs	r0, #10
 80031c4:	f7fe f842 	bl	800124c <ILI9488_WriteString>
            break;
 80031c8:	e222      	b.n	8003610 <StartDisplayTask+0x60c>
          }
          case eDificultSelect:
          {
            // Agora, esta função será chamada com o 'selectedOption' ATUALIZADO
            DrawDifficultyMenu(selectedOption);
 80031ca:	4b34      	ldr	r3, [pc, #208]	@ (800329c <StartDisplayTask+0x298>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff f804 	bl	80021dc <DrawDifficultyMenu>
            break;
 80031d4:	e21d      	b.n	8003612 <StartDisplayTask+0x60e>
          }
          case ePersonaSelect:
          {
            // E aqui também
            DrawMenu("Selecione Personagem", personaOptions, MENU_OPTIONS_PERSONA, selectedOption);
 80031d6:	4b31      	ldr	r3, [pc, #196]	@ (800329c <StartDisplayTask+0x298>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2205      	movs	r2, #5
 80031dc:	4934      	ldr	r1, [pc, #208]	@ (80032b0 <StartDisplayTask+0x2ac>)
 80031de:	4835      	ldr	r0, [pc, #212]	@ (80032b4 <StartDisplayTask+0x2b0>)
 80031e0:	f7fe ff92 	bl	8002108 <DrawMenu>
            break;
 80031e4:	e215      	b.n	8003612 <StartDisplayTask+0x60e>
          }
          case eBattleInit:
          {
            ILI9488_WriteString(10, 15, "Prepare seus ataques!", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80031e6:	4b26      	ldr	r3, [pc, #152]	@ (8003280 <StartDisplayTask+0x27c>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	9202      	str	r2, [sp, #8]
 80031ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031f0:	9201      	str	r2, [sp, #4]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	9200      	str	r2, [sp, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a2f      	ldr	r2, [pc, #188]	@ (80032b8 <StartDisplayTask+0x2b4>)
 80031fa:	210f      	movs	r1, #15
 80031fc:	200a      	movs	r0, #10
 80031fe:	f7fe f825 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 35, "Posicione os 4 cubos e pressione *", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8003202:	4b1f      	ldr	r3, [pc, #124]	@ (8003280 <StartDisplayTask+0x27c>)
 8003204:	2200      	movs	r2, #0
 8003206:	9202      	str	r2, [sp, #8]
 8003208:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800320c:	9201      	str	r2, [sp, #4]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	9200      	str	r2, [sp, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a29      	ldr	r2, [pc, #164]	@ (80032bc <StartDisplayTask+0x2b8>)
 8003216:	2123      	movs	r1, #35	@ 0x23
 8003218:	200a      	movs	r0, #10
 800321a:	f7fe f817 	bl	800124c <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 800321e:	2300      	movs	r3, #0
 8003220:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003222:	e022      	b.n	800326a <StartDisplayTask+0x266>
              sprintf(buffer, "Sensor %d:", i + 1);
 8003224:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	f107 0318 	add.w	r3, r7, #24
 800322c:	4924      	ldr	r1, [pc, #144]	@ (80032c0 <StartDisplayTask+0x2bc>)
 800322e:	4618      	mov	r0, r3
 8003230:	f00f f990 	bl	8012554 <siprintf>
              ILI9488_WriteString(20, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003234:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003236:	b29b      	uxth	r3, r3
 8003238:	461a      	mov	r2, r3
 800323a:	0112      	lsls	r2, r2, #4
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	b29b      	uxth	r3, r3
 8003242:	3350      	adds	r3, #80	@ 0x50
 8003244:	b299      	uxth	r1, r3
 8003246:	4b0e      	ldr	r3, [pc, #56]	@ (8003280 <StartDisplayTask+0x27c>)
 8003248:	f107 0018 	add.w	r0, r7, #24
 800324c:	2200      	movs	r2, #0
 800324e:	9202      	str	r2, [sp, #8]
 8003250:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003254:	9201      	str	r2, [sp, #4]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	9200      	str	r2, [sp, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4602      	mov	r2, r0
 800325e:	2014      	movs	r0, #20
 8003260:	f7fd fff4 	bl	800124c <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 8003264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003266:	3301      	adds	r3, #1
 8003268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800326a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800326c:	2b03      	cmp	r3, #3
 800326e:	ddd9      	ble.n	8003224 <StartDisplayTask+0x220>
              }
            break;
 8003270:	e1cf      	b.n	8003612 <StartDisplayTask+0x60e>
 8003272:	bf00      	nop
 8003274:	20000668 	.word	0x20000668
 8003278:	2000066c 	.word	0x2000066c
 800327c:	20000611 	.word	0x20000611
 8003280:	20000000 	.word	0x20000000
 8003284:	080138f8 	.word	0x080138f8
 8003288:	0801390c 	.word	0x0801390c
 800328c:	0801391c 	.word	0x0801391c
 8003290:	200005cc 	.word	0x200005cc
 8003294:	2000000c 	.word	0x2000000c
 8003298:	200005d5 	.word	0x200005d5
 800329c:	200005d8 	.word	0x200005d8
 80032a0:	20000024 	.word	0x20000024
 80032a4:	0801392c 	.word	0x0801392c
 80032a8:	08013938 	.word	0x08013938
 80032ac:	08013954 	.word	0x08013954
 80032b0:	20000010 	.word	0x20000010
 80032b4:	0801396c 	.word	0x0801396c
 80032b8:	08013984 	.word	0x08013984
 80032bc:	0801399c 	.word	0x0801399c
 80032c0:	080139c0 	.word	0x080139c0
          }
          case ePlayerTurn:
          {
            ILI9488_WriteString(10, 20, "Resultado do Round", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80032c4:	4b98      	ldr	r3, [pc, #608]	@ (8003528 <StartDisplayTask+0x524>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	9202      	str	r2, [sp, #8]
 80032ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032ce:	9201      	str	r2, [sp, #4]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	9200      	str	r2, [sp, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a95      	ldr	r2, [pc, #596]	@ (800352c <StartDisplayTask+0x528>)
 80032d8:	2114      	movs	r1, #20
 80032da:	200a      	movs	r0, #10
 80032dc:	f7fd ffb6 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Sua Vida: %d", eUserPlayer.u8HeartPoints);
 80032e0:	4b93      	ldr	r3, [pc, #588]	@ (8003530 <StartDisplayTask+0x52c>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	f107 0318 	add.w	r3, r7, #24
 80032ec:	4991      	ldr	r1, [pc, #580]	@ (8003534 <StartDisplayTask+0x530>)
 80032ee:	4618      	mov	r0, r3
 80032f0:	f00f f930 	bl	8012554 <siprintf>
            ILI9488_WriteString(10, 60, buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80032f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003528 <StartDisplayTask+0x524>)
 80032f6:	f107 0118 	add.w	r1, r7, #24
 80032fa:	2200      	movs	r2, #0
 80032fc:	9202      	str	r2, [sp, #8]
 80032fe:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003302:	9201      	str	r2, [sp, #4]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	9200      	str	r2, [sp, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	460a      	mov	r2, r1
 800330c:	213c      	movs	r1, #60	@ 0x3c
 800330e:	200a      	movs	r0, #10
 8003310:	f7fd ff9c 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Vida CPU: %d", eCpuPlayer.u8HeartPoints);
 8003314:	4b88      	ldr	r3, [pc, #544]	@ (8003538 <StartDisplayTask+0x534>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	461a      	mov	r2, r3
 800331c:	f107 0318 	add.w	r3, r7, #24
 8003320:	4986      	ldr	r1, [pc, #536]	@ (800353c <StartDisplayTask+0x538>)
 8003322:	4618      	mov	r0, r3
 8003324:	f00f f916 	bl	8012554 <siprintf>
            ILI9488_WriteString(10, 90, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8003328:	4b7f      	ldr	r3, [pc, #508]	@ (8003528 <StartDisplayTask+0x524>)
 800332a:	f107 0118 	add.w	r1, r7, #24
 800332e:	2200      	movs	r2, #0
 8003330:	9202      	str	r2, [sp, #8]
 8003332:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003336:	9201      	str	r2, [sp, #4]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	9200      	str	r2, [sp, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	460a      	mov	r2, r1
 8003340:	215a      	movs	r1, #90	@ 0x5a
 8003342:	200a      	movs	r0, #10
 8003344:	f7fd ff82 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 130, "Seus Ataques:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003348:	4b77      	ldr	r3, [pc, #476]	@ (8003528 <StartDisplayTask+0x524>)
 800334a:	2200      	movs	r2, #0
 800334c:	9202      	str	r2, [sp, #8]
 800334e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003352:	9201      	str	r2, [sp, #4]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	9200      	str	r2, [sp, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a79      	ldr	r2, [pc, #484]	@ (8003540 <StartDisplayTask+0x53c>)
 800335c:	2182      	movs	r1, #130	@ 0x82
 800335e:	200a      	movs	r0, #10
 8003360:	f7fd ff74 	bl	800124c <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8003364:	2300      	movs	r3, #0
 8003366:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800336a:	e04f      	b.n	800340c <StartDisplayTask+0x408>
                uint16_t attackColor = ILI9488_WHITE;
 800336c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003370:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
                switch(eUserPlayer.eAttackSequential[i]) {
 8003374:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003378:	4a6d      	ldr	r2, [pc, #436]	@ (8003530 <StartDisplayTask+0x52c>)
 800337a:	4413      	add	r3, r2
 800337c:	789b      	ldrb	r3, [r3, #2]
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b05      	cmp	r3, #5
 8003382:	d82c      	bhi.n	80033de <StartDisplayTask+0x3da>
 8003384:	a201      	add	r2, pc, #4	@ (adr r2, 800338c <StartDisplayTask+0x388>)
 8003386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338a:	bf00      	nop
 800338c:	080033a5 	.word	0x080033a5
 8003390:	080033af 	.word	0x080033af
 8003394:	080033b7 	.word	0x080033b7
 8003398:	080033c1 	.word	0x080033c1
 800339c:	080033cb 	.word	0x080033cb
 80033a0:	080033d5 	.word	0x080033d5
                    case eRed:    attackColor = ILI9488_RED;   break;
 80033a4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80033a8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80033ac:	e017      	b.n	80033de <StartDisplayTask+0x3da>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 80033ae:	231f      	movs	r3, #31
 80033b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80033b4:	e013      	b.n	80033de <StartDisplayTask+0x3da>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 80033b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80033ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80033be:	e00e      	b.n	80033de <StartDisplayTask+0x3da>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 80033c0:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 80033c4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80033c8:	e009      	b.n	80033de <StartDisplayTask+0x3da>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 80033ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80033ce:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80033d2:	e004      	b.n	80033de <StartDisplayTask+0x3da>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 80033d4:	f246 330c 	movw	r3, #25356	@ 0x630c
 80033d8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80033dc:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 150, 20, 20, attackColor);
 80033de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	0112      	lsls	r2, r2, #4
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	330a      	adds	r3, #10
 80033f0:	b298      	uxth	r0, r3
 80033f2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2314      	movs	r3, #20
 80033fa:	2214      	movs	r2, #20
 80033fc:	2196      	movs	r1, #150	@ 0x96
 80033fe:	f7fd fe85 	bl	800110c <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8003402:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003406:	3301      	adds	r3, #1
 8003408:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800340c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003410:	2b03      	cmp	r3, #3
 8003412:	d9ab      	bls.n	800336c <StartDisplayTask+0x368>
            }
            ILI9488_WriteString(10, 190, "Ataques CPU:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003414:	4b44      	ldr	r3, [pc, #272]	@ (8003528 <StartDisplayTask+0x524>)
 8003416:	2200      	movs	r2, #0
 8003418:	9202      	str	r2, [sp, #8]
 800341a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800341e:	9201      	str	r2, [sp, #4]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	9200      	str	r2, [sp, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a47      	ldr	r2, [pc, #284]	@ (8003544 <StartDisplayTask+0x540>)
 8003428:	21be      	movs	r1, #190	@ 0xbe
 800342a:	200a      	movs	r0, #10
 800342c:	f7fd ff0e 	bl	800124c <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8003430:	2300      	movs	r3, #0
 8003432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003436:	e04f      	b.n	80034d8 <StartDisplayTask+0x4d4>
                uint16_t attackColor = ILI9488_WHITE;
 8003438:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800343c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                switch(eCpuPlayer.eAttackSequential[i]) {
 8003440:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003444:	4a3c      	ldr	r2, [pc, #240]	@ (8003538 <StartDisplayTask+0x534>)
 8003446:	4413      	add	r3, r2
 8003448:	789b      	ldrb	r3, [r3, #2]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b05      	cmp	r3, #5
 800344e:	d82c      	bhi.n	80034aa <StartDisplayTask+0x4a6>
 8003450:	a201      	add	r2, pc, #4	@ (adr r2, 8003458 <StartDisplayTask+0x454>)
 8003452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003456:	bf00      	nop
 8003458:	08003471 	.word	0x08003471
 800345c:	0800347b 	.word	0x0800347b
 8003460:	08003483 	.word	0x08003483
 8003464:	0800348d 	.word	0x0800348d
 8003468:	08003497 	.word	0x08003497
 800346c:	080034a1 	.word	0x080034a1
                    case eRed:    attackColor = ILI9488_RED;   break;
 8003470:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003474:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003478:	e017      	b.n	80034aa <StartDisplayTask+0x4a6>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 800347a:	231f      	movs	r3, #31
 800347c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003480:	e013      	b.n	80034aa <StartDisplayTask+0x4a6>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8003482:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003486:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800348a:	e00e      	b.n	80034aa <StartDisplayTask+0x4a6>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 800348c:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8003490:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8003494:	e009      	b.n	80034aa <StartDisplayTask+0x4a6>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8003496:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800349a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800349e:	e004      	b.n	80034aa <StartDisplayTask+0x4a6>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 80034a0:	f246 330c 	movw	r3, #25356	@ 0x630c
 80034a4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80034a8:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 210, 20, 20, attackColor);
 80034aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	461a      	mov	r2, r3
 80034b2:	0112      	lsls	r2, r2, #4
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	330a      	adds	r3, #10
 80034bc:	b298      	uxth	r0, r3
 80034be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	2314      	movs	r3, #20
 80034c6:	2214      	movs	r2, #20
 80034c8:	21d2      	movs	r1, #210	@ 0xd2
 80034ca:	f7fd fe1f 	bl	800110c <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 80034ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80034d2:	3301      	adds	r3, #1
 80034d4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80034d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d9ab      	bls.n	8003438 <StartDisplayTask+0x434>
            }
            ILI9488_WriteString(10, 280, "Pressione * para continuar...", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 80034e0:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <StartDisplayTask+0x524>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	9202      	str	r2, [sp, #8]
 80034e6:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80034ea:	9201      	str	r2, [sp, #4]
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	9200      	str	r2, [sp, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a15      	ldr	r2, [pc, #84]	@ (8003548 <StartDisplayTask+0x544>)
 80034f4:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80034f8:	200a      	movs	r0, #10
 80034fa:	f7fd fea7 	bl	800124c <ILI9488_WriteString>
            break;
 80034fe:	e088      	b.n	8003612 <StartDisplayTask+0x60e>
          }
          case eEndGame:
          {
            if (eUserPlayer.u8HeartPoints > 0) {
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <StartDisplayTask+0x52c>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d022      	beq.n	8003550 <StartDisplayTask+0x54c>
                ILI9488_WriteString(70, 80, "VITORIA!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 800350a:	4b07      	ldr	r3, [pc, #28]	@ (8003528 <StartDisplayTask+0x524>)
 800350c:	2200      	movs	r2, #0
 800350e:	9202      	str	r2, [sp, #8]
 8003510:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003514:	9201      	str	r2, [sp, #4]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	9200      	str	r2, [sp, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a0b      	ldr	r2, [pc, #44]	@ (800354c <StartDisplayTask+0x548>)
 800351e:	2150      	movs	r1, #80	@ 0x50
 8003520:	2046      	movs	r0, #70	@ 0x46
 8003522:	f7fd fe93 	bl	800124c <ILI9488_WriteString>
 8003526:	e021      	b.n	800356c <StartDisplayTask+0x568>
 8003528:	20000000 	.word	0x20000000
 800352c:	080139cc 	.word	0x080139cc
 8003530:	200005e0 	.word	0x200005e0
 8003534:	080139e0 	.word	0x080139e0
 8003538:	200005e8 	.word	0x200005e8
 800353c:	080139f0 	.word	0x080139f0
 8003540:	08013a00 	.word	0x08013a00
 8003544:	08013a10 	.word	0x08013a10
 8003548:	08013a20 	.word	0x08013a20
 800354c:	08013a40 	.word	0x08013a40
            } else {
                ILI9488_WriteString(70, 80, "DERROTA!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8003550:	4b9b      	ldr	r3, [pc, #620]	@ (80037c0 <StartDisplayTask+0x7bc>)
 8003552:	2200      	movs	r2, #0
 8003554:	9202      	str	r2, [sp, #8]
 8003556:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800355a:	9201      	str	r2, [sp, #4]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	9200      	str	r2, [sp, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a98      	ldr	r2, [pc, #608]	@ (80037c4 <StartDisplayTask+0x7c0>)
 8003564:	2150      	movs	r1, #80	@ 0x50
 8003566:	2046      	movs	r0, #70	@ 0x46
 8003568:	f7fd fe70 	bl	800124c <ILI9488_WriteString>
            }
            sprintf(buffer, "Sua Vida Final: %d", eUserPlayer.u8HeartPoints);
 800356c:	4b96      	ldr	r3, [pc, #600]	@ (80037c8 <StartDisplayTask+0x7c4>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	b2db      	uxtb	r3, r3
 8003572:	461a      	mov	r2, r3
 8003574:	f107 0318 	add.w	r3, r7, #24
 8003578:	4994      	ldr	r1, [pc, #592]	@ (80037cc <StartDisplayTask+0x7c8>)
 800357a:	4618      	mov	r0, r3
 800357c:	f00e ffea 	bl	8012554 <siprintf>
            ILI9488_WriteString(10, 140, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003580:	4b8f      	ldr	r3, [pc, #572]	@ (80037c0 <StartDisplayTask+0x7bc>)
 8003582:	f107 0118 	add.w	r1, r7, #24
 8003586:	2200      	movs	r2, #0
 8003588:	9202      	str	r2, [sp, #8]
 800358a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800358e:	9201      	str	r2, [sp, #4]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	9200      	str	r2, [sp, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	460a      	mov	r2, r1
 8003598:	218c      	movs	r1, #140	@ 0x8c
 800359a:	200a      	movs	r0, #10
 800359c:	f7fd fe56 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Vida Final CPU: %d", eCpuPlayer.u8HeartPoints);
 80035a0:	4b8b      	ldr	r3, [pc, #556]	@ (80037d0 <StartDisplayTask+0x7cc>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	461a      	mov	r2, r3
 80035a8:	f107 0318 	add.w	r3, r7, #24
 80035ac:	4989      	ldr	r1, [pc, #548]	@ (80037d4 <StartDisplayTask+0x7d0>)
 80035ae:	4618      	mov	r0, r3
 80035b0:	f00e ffd0 	bl	8012554 <siprintf>
            ILI9488_WriteString(10, 160, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80035b4:	4b82      	ldr	r3, [pc, #520]	@ (80037c0 <StartDisplayTask+0x7bc>)
 80035b6:	f107 0118 	add.w	r1, r7, #24
 80035ba:	2200      	movs	r2, #0
 80035bc:	9202      	str	r2, [sp, #8]
 80035be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035c2:	9201      	str	r2, [sp, #4]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	9200      	str	r2, [sp, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	460a      	mov	r2, r1
 80035cc:	21a0      	movs	r1, #160	@ 0xa0
 80035ce:	200a      	movs	r0, #10
 80035d0:	f7fd fe3c 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 250, "Pressione * para recomecar", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 80035d4:	4b7a      	ldr	r3, [pc, #488]	@ (80037c0 <StartDisplayTask+0x7bc>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	9202      	str	r2, [sp, #8]
 80035da:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80035de:	9201      	str	r2, [sp, #4]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	9200      	str	r2, [sp, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7c      	ldr	r2, [pc, #496]	@ (80037d8 <StartDisplayTask+0x7d4>)
 80035e8:	21fa      	movs	r1, #250	@ 0xfa
 80035ea:	200a      	movs	r0, #10
 80035ec:	f7fd fe2e 	bl	800124c <ILI9488_WriteString>
            break;
 80035f0:	e00f      	b.n	8003612 <StartDisplayTask+0x60e>
          }
          default:
          {
            ILI9488_WriteString(10, 10, "Erro de Estado!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80035f2:	4b73      	ldr	r3, [pc, #460]	@ (80037c0 <StartDisplayTask+0x7bc>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	9202      	str	r2, [sp, #8]
 80035f8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80035fc:	9201      	str	r2, [sp, #4]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	9200      	str	r2, [sp, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a75      	ldr	r2, [pc, #468]	@ (80037dc <StartDisplayTask+0x7d8>)
 8003606:	210a      	movs	r1, #10
 8003608:	200a      	movs	r0, #10
 800360a:	f7fd fe1f 	bl	800124c <ILI9488_WriteString>
            break;
 800360e:	e000      	b.n	8003612 <StartDisplayTask+0x60e>
            break;
 8003610:	bf00      	nop
          }
      }
      ePreviousState = eLocalCurrentState;    
 8003612:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003616:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800361a:	e01e      	b.n	800365a <StartDisplayTask+0x656>
    }
    else if (eLocalCurrentState == eDificultSelect && selectedOption != lastSelectedOption)
 800361c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8003620:	2b01      	cmp	r3, #1
 8003622:	d11a      	bne.n	800365a <StartDisplayTask+0x656>
 8003624:	4b6e      	ldr	r3, [pc, #440]	@ (80037e0 <StartDisplayTask+0x7dc>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	4b6e      	ldr	r3, [pc, #440]	@ (80037e4 <StartDisplayTask+0x7e0>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d014      	beq.n	800365a <StartDisplayTask+0x656>
    {
        // 1. O botão que ERA selecionado volta ao normal (Pequeno)
        if (lastSelectedOption != -1) {
 8003630:	4b6c      	ldr	r3, [pc, #432]	@ (80037e4 <StartDisplayTask+0x7e0>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003638:	d005      	beq.n	8003646 <StartDisplayTask+0x642>
            DrawSingleDifficultyOption(lastSelectedOption, FALSE); // FALSE = Normal
 800363a:	4b6a      	ldr	r3, [pc, #424]	@ (80037e4 <StartDisplayTask+0x7e0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2100      	movs	r1, #0
 8003640:	4618      	mov	r0, r3
 8003642:	f7fe fe57 	bl	80022f4 <DrawSingleDifficultyOption>
        }

        // 2. O NOVO botão selecionado fica grande
        DrawSingleDifficultyOption(selectedOption, TRUE); // TRUE = Selecionado
 8003646:	4b66      	ldr	r3, [pc, #408]	@ (80037e0 <StartDisplayTask+0x7dc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2101      	movs	r1, #1
 800364c:	4618      	mov	r0, r3
 800364e:	f7fe fe51 	bl	80022f4 <DrawSingleDifficultyOption>

        // 3. Atualiza a memória
        lastSelectedOption = selectedOption;
 8003652:	4b63      	ldr	r3, [pc, #396]	@ (80037e0 <StartDisplayTask+0x7dc>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a63      	ldr	r2, [pc, #396]	@ (80037e4 <StartDisplayTask+0x7e0>)
 8003658:	6013      	str	r3, [r2, #0]
    }
    // Esta parte (atualização em tempo real dos sensores) está correta e
    // deve ficar FORA do 'if' de redesenho principal.
    if (eLocalCurrentState == eBattleInit)
 800365a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800365e:	2b03      	cmp	r3, #3
 8003660:	f040 80aa 	bne.w	80037b8 <StartDisplayTask+0x7b4>
    {
        for (int i = 0; i < 4; i++) {
 8003664:	2300      	movs	r3, #0
 8003666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003668:	e0a2      	b.n	80037b0 <StartDisplayTask+0x7ac>
            EColor detectedColor = TCS3472_DetectColor(colorData[i]);
 800366a:	4a5f      	ldr	r2, [pc, #380]	@ (80037e8 <StartDisplayTask+0x7e4>)
 800366c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4413      	add	r3, r2
 8003672:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003676:	f7fe fb8b 	bl	8001d90 <TCS3472_DetectColor>
 800367a:	4603      	mov	r3, r0
 800367c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            uint16_t colorBox = ILI9488_BLACK;
 8003680:	2300      	movs	r3, #0
 8003682:	877b      	strh	r3, [r7, #58]	@ 0x3a
            char colorName[10] = "Vazio";
 8003684:	4a59      	ldr	r2, [pc, #356]	@ (80037ec <StartDisplayTask+0x7e8>)
 8003686:	f107 030c 	add.w	r3, r7, #12
 800368a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800368e:	6018      	str	r0, [r3, #0]
 8003690:	3304      	adds	r3, #4
 8003692:	8019      	strh	r1, [r3, #0]
 8003694:	f107 0312 	add.w	r3, r7, #18
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]

            switch(detectedColor) {
 800369c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d849      	bhi.n	8003738 <StartDisplayTask+0x734>
 80036a4:	a201      	add	r2, pc, #4	@ (adr r2, 80036ac <StartDisplayTask+0x6a8>)
 80036a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036aa:	bf00      	nop
 80036ac:	080036c1 	.word	0x080036c1
 80036b0:	080036d9 	.word	0x080036d9
 80036b4:	080036ef 	.word	0x080036ef
 80036b8:	08003709 	.word	0x08003709
 80036bc:	08003721 	.word	0x08003721
                case eRed:    colorBox = ILI9488_RED;   strcpy(colorName, "Fogo");   break;
 80036c0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80036c4:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80036c6:	f107 030c 	add.w	r3, r7, #12
 80036ca:	4a49      	ldr	r2, [pc, #292]	@ (80037f0 <StartDisplayTask+0x7ec>)
 80036cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036d0:	6018      	str	r0, [r3, #0]
 80036d2:	3304      	adds	r3, #4
 80036d4:	7019      	strb	r1, [r3, #0]
 80036d6:	e030      	b.n	800373a <StartDisplayTask+0x736>
                case eBlue:   colorBox = ILI9488_BLUE;  strcpy(colorName, "Agua");   break;
 80036d8:	231f      	movs	r3, #31
 80036da:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80036dc:	f107 030c 	add.w	r3, r7, #12
 80036e0:	4a44      	ldr	r2, [pc, #272]	@ (80037f4 <StartDisplayTask+0x7f0>)
 80036e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036e6:	6018      	str	r0, [r3, #0]
 80036e8:	3304      	adds	r3, #4
 80036ea:	7019      	strb	r1, [r3, #0]
 80036ec:	e025      	b.n	800373a <StartDisplayTask+0x736>
                case eGreen:  colorBox = ILI9488_CYAN;  strcpy(colorName, "Ar");     break;
 80036ee:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80036f2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	4a3f      	ldr	r2, [pc, #252]	@ (80037f8 <StartDisplayTask+0x7f4>)
 80036fa:	6812      	ldr	r2, [r2, #0]
 80036fc:	4611      	mov	r1, r2
 80036fe:	8019      	strh	r1, [r3, #0]
 8003700:	3302      	adds	r3, #2
 8003702:	0c12      	lsrs	r2, r2, #16
 8003704:	701a      	strb	r2, [r3, #0]
 8003706:	e018      	b.n	800373a <StartDisplayTask+0x736>
                case eYellow: colorBox = ILI9488_BROWN; strcpy(colorName, "Terra");  break;
 8003708:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 800370c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800370e:	f107 030c 	add.w	r3, r7, #12
 8003712:	4a3a      	ldr	r2, [pc, #232]	@ (80037fc <StartDisplayTask+0x7f8>)
 8003714:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003718:	6018      	str	r0, [r3, #0]
 800371a:	3304      	adds	r3, #4
 800371c:	8019      	strh	r1, [r3, #0]
 800371e:	e00c      	b.n	800373a <StartDisplayTask+0x736>
                case eWhite:  colorBox = ILI9488_WHITE; strcpy(colorName, "Luz?");   break;
 8003720:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003724:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8003726:	f107 030c 	add.w	r3, r7, #12
 800372a:	4a35      	ldr	r2, [pc, #212]	@ (8003800 <StartDisplayTask+0x7fc>)
 800372c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003730:	6018      	str	r0, [r3, #0]
 8003732:	3304      	adds	r3, #4
 8003734:	7019      	strb	r1, [r3, #0]
 8003736:	e000      	b.n	800373a <StartDisplayTask+0x736>
                default: break;
 8003738:	bf00      	nop
            }

            // APAGA a área do nome da cor antiga desenhando um retângulo preto por cima
            ILI9488_FillRectangle(100, 80 + (i * 30), 45, 10, ILI9488_BLACK);
 800373a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800373c:	b29b      	uxth	r3, r3
 800373e:	461a      	mov	r2, r3
 8003740:	0112      	lsls	r2, r2, #4
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	b29b      	uxth	r3, r3
 8003748:	3350      	adds	r3, #80	@ 0x50
 800374a:	b299      	uxth	r1, r3
 800374c:	2300      	movs	r3, #0
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	230a      	movs	r3, #10
 8003752:	222d      	movs	r2, #45	@ 0x2d
 8003754:	2064      	movs	r0, #100	@ 0x64
 8003756:	f7fd fcd9 	bl	800110c <ILI9488_FillRectangle>
            // Escreve o novo nome da cor
            ILI9488_WriteString(100, 80 + (i * 30), colorName, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 800375a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800375c:	b29b      	uxth	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	0112      	lsls	r2, r2, #4
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	b29b      	uxth	r3, r3
 8003768:	3350      	adds	r3, #80	@ 0x50
 800376a:	b299      	uxth	r1, r3
 800376c:	4b14      	ldr	r3, [pc, #80]	@ (80037c0 <StartDisplayTask+0x7bc>)
 800376e:	f107 000c 	add.w	r0, r7, #12
 8003772:	2200      	movs	r2, #0
 8003774:	9202      	str	r2, [sp, #8]
 8003776:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800377a:	9201      	str	r2, [sp, #4]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	9200      	str	r2, [sp, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4602      	mov	r2, r0
 8003784:	2064      	movs	r0, #100	@ 0x64
 8003786:	f7fd fd61 	bl	800124c <ILI9488_WriteString>
            // Redesenha o quadrado colorido
            ILI9488_FillRectangle(150, 75 + (i * 30), 20, 20, colorBox);
 800378a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800378c:	b29b      	uxth	r3, r3
 800378e:	461a      	mov	r2, r3
 8003790:	0112      	lsls	r2, r2, #4
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	b29b      	uxth	r3, r3
 8003798:	334b      	adds	r3, #75	@ 0x4b
 800379a:	b299      	uxth	r1, r3
 800379c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	2314      	movs	r3, #20
 80037a2:	2214      	movs	r2, #20
 80037a4:	2096      	movs	r0, #150	@ 0x96
 80037a6:	f7fd fcb1 	bl	800110c <ILI9488_FillRectangle>
        for (int i = 0; i < 4; i++) {
 80037aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ac:	3301      	adds	r3, #1
 80037ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	f77f af59 	ble.w	800366a <StartDisplayTask+0x666>
        }
    }

    osDelay(10); // Reduzido de HAL_Delay para osDelay para ser RTOS-friendly
 80037b8:	200a      	movs	r0, #10
 80037ba:	f00b fe8d 	bl	800f4d8 <osDelay>
  {
 80037be:	e486      	b.n	80030ce <StartDisplayTask+0xca>
 80037c0:	20000000 	.word	0x20000000
 80037c4:	08013a4c 	.word	0x08013a4c
 80037c8:	200005e0 	.word	0x200005e0
 80037cc:	08013a58 	.word	0x08013a58
 80037d0:	200005e8 	.word	0x200005e8
 80037d4:	08013a6c 	.word	0x08013a6c
 80037d8:	08013a80 	.word	0x08013a80
 80037dc:	08013a9c 	.word	0x08013a9c
 80037e0:	200005d8 	.word	0x200005d8
 80037e4:	20000024 	.word	0x20000024
 80037e8:	200005f0 	.word	0x200005f0
 80037ec:	08013ad0 	.word	0x08013ad0
 80037f0:	08013aac 	.word	0x08013aac
 80037f4:	08013ab4 	.word	0x08013ab4
 80037f8:	08013abc 	.word	0x08013abc
 80037fc:	08013ac0 	.word	0x08013ac0
 8003800:	08013ac8 	.word	0x08013ac8

08003804 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a04      	ldr	r2, [pc, #16]	@ (8003824 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003816:	f000 fcc7 	bl	80041a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800381a:	bf00      	nop
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40001000 	.word	0x40001000

08003828 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
    // Verifica se a interrupção é do SPI do display
    if(hspi->Instance == hspi1.Instance) {
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	4b0e      	ldr	r3, [pc, #56]	@ (8003870 <HAL_SPI_TxCpltCallback+0x48>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d114      	bne.n	8003866 <HAL_SPI_TxCpltCallback+0x3e>
        // Libera o semáforo/notificação no contexto de interrupção
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]
        xSemaphoreGiveFromISR(spiTxSemaHandle, &xHigherPriorityTaskWoken);
 8003840:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <HAL_SPI_TxCpltCallback+0x4c>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f107 020c 	add.w	r2, r7, #12
 8003848:	4611      	mov	r1, r2
 800384a:	4618      	mov	r0, r3
 800384c:	f00c fc7c 	bl	8010148 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d007      	beq.n	8003866 <HAL_SPI_TxCpltCallback+0x3e>
 8003856:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <HAL_SPI_TxCpltCallback+0x50>)
 8003858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	f3bf 8f4f 	dsb	sy
 8003862:	f3bf 8f6f 	isb	sy
    }
}
 8003866:	bf00      	nop
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	20000400 	.word	0x20000400
 8003874:	200005d0 	.word	0x200005d0
 8003878:	e000ed04 	.word	0xe000ed04

0800387c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003880:	b672      	cpsid	i
}
 8003882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003884:	bf00      	nop
 8003886:	e7fd      	b.n	8003884 <Error_Handler+0x8>

08003888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	607b      	str	r3, [r7, #4]
 8003892:	4b22      	ldr	r3, [pc, #136]	@ (800391c <HAL_MspInit+0x94>)
 8003894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003896:	4a21      	ldr	r2, [pc, #132]	@ (800391c <HAL_MspInit+0x94>)
 8003898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800389c:	6453      	str	r3, [r2, #68]	@ 0x44
 800389e:	4b1f      	ldr	r3, [pc, #124]	@ (800391c <HAL_MspInit+0x94>)
 80038a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038a6:	607b      	str	r3, [r7, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	603b      	str	r3, [r7, #0]
 80038ae:	4b1b      	ldr	r3, [pc, #108]	@ (800391c <HAL_MspInit+0x94>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	4a1a      	ldr	r2, [pc, #104]	@ (800391c <HAL_MspInit+0x94>)
 80038b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ba:	4b18      	ldr	r3, [pc, #96]	@ (800391c <HAL_MspInit+0x94>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c2:	603b      	str	r3, [r7, #0]
 80038c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80038c6:	2200      	movs	r2, #0
 80038c8:	210f      	movs	r1, #15
 80038ca:	f06f 0001 	mvn.w	r0, #1
 80038ce:	f000 fd67 	bl	80043a0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 80038d2:	2200      	movs	r2, #0
 80038d4:	2105      	movs	r1, #5
 80038d6:	2001      	movs	r0, #1
 80038d8:	f000 fd62 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 80038dc:	2001      	movs	r0, #1
 80038de:	f000 fd7b 	bl	80043d8 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 80038e2:	2200      	movs	r2, #0
 80038e4:	2105      	movs	r1, #5
 80038e6:	2004      	movs	r0, #4
 80038e8:	f000 fd5a 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80038ec:	2004      	movs	r0, #4
 80038ee:	f000 fd73 	bl	80043d8 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 80038f2:	2200      	movs	r2, #0
 80038f4:	2105      	movs	r1, #5
 80038f6:	2005      	movs	r0, #5
 80038f8:	f000 fd52 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80038fc:	2005      	movs	r0, #5
 80038fe:	f000 fd6b 	bl	80043d8 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8003902:	2200      	movs	r2, #0
 8003904:	2105      	movs	r1, #5
 8003906:	2051      	movs	r0, #81	@ 0x51
 8003908:	f000 fd4a 	bl	80043a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800390c:	2051      	movs	r0, #81	@ 0x51
 800390e:	f000 fd63 	bl	80043d8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40023800 	.word	0x40023800

08003920 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b08a      	sub	sp, #40	@ 0x28
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003928:	f107 0314 	add.w	r3, r7, #20
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	605a      	str	r2, [r3, #4]
 8003932:	609a      	str	r2, [r3, #8]
 8003934:	60da      	str	r2, [r3, #12]
 8003936:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a21      	ldr	r2, [pc, #132]	@ (80039c4 <HAL_I2C_MspInit+0xa4>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d13c      	bne.n	80039bc <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
 8003946:	4b20      	ldr	r3, [pc, #128]	@ (80039c8 <HAL_I2C_MspInit+0xa8>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394a:	4a1f      	ldr	r2, [pc, #124]	@ (80039c8 <HAL_I2C_MspInit+0xa8>)
 800394c:	f043 0302 	orr.w	r3, r3, #2
 8003950:	6313      	str	r3, [r2, #48]	@ 0x30
 8003952:	4b1d      	ldr	r3, [pc, #116]	@ (80039c8 <HAL_I2C_MspInit+0xa8>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	613b      	str	r3, [r7, #16]
 800395c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800395e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003964:	2312      	movs	r3, #18
 8003966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003968:	2300      	movs	r3, #0
 800396a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800396c:	2303      	movs	r3, #3
 800396e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003970:	2304      	movs	r3, #4
 8003972:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003974:	f107 0314 	add.w	r3, r7, #20
 8003978:	4619      	mov	r1, r3
 800397a:	4814      	ldr	r0, [pc, #80]	@ (80039cc <HAL_I2C_MspInit+0xac>)
 800397c:	f001 faea 	bl	8004f54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003980:	2300      	movs	r3, #0
 8003982:	60fb      	str	r3, [r7, #12]
 8003984:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <HAL_I2C_MspInit+0xa8>)
 8003986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003988:	4a0f      	ldr	r2, [pc, #60]	@ (80039c8 <HAL_I2C_MspInit+0xa8>)
 800398a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800398e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003990:	4b0d      	ldr	r3, [pc, #52]	@ (80039c8 <HAL_I2C_MspInit+0xa8>)
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 800399c:	2200      	movs	r2, #0
 800399e:	2105      	movs	r1, #5
 80039a0:	2021      	movs	r0, #33	@ 0x21
 80039a2:	f000 fcfd 	bl	80043a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80039a6:	2021      	movs	r0, #33	@ 0x21
 80039a8:	f000 fd16 	bl	80043d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 80039ac:	2200      	movs	r2, #0
 80039ae:	2105      	movs	r1, #5
 80039b0:	2022      	movs	r0, #34	@ 0x22
 80039b2:	f000 fcf5 	bl	80043a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80039b6:	2022      	movs	r0, #34	@ 0x22
 80039b8:	f000 fd0e 	bl	80043d8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80039bc:	bf00      	nop
 80039be:	3728      	adds	r7, #40	@ 0x28
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40005800 	.word	0x40005800
 80039c8:	40023800 	.word	0x40023800
 80039cc:	40020400 	.word	0x40020400

080039d0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	@ 0x28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d8:	f107 0314 	add.w	r3, r7, #20
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	605a      	str	r2, [r3, #4]
 80039e2:	609a      	str	r2, [r3, #8]
 80039e4:	60da      	str	r2, [r3, #12]
 80039e6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a64      	ldr	r2, [pc, #400]	@ (8003b80 <HAL_SD_MspInit+0x1b0>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	f040 80c1 	bne.w	8003b76 <HAL_SD_MspInit+0x1a6>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80039f4:	2300      	movs	r3, #0
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	4b62      	ldr	r3, [pc, #392]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 80039fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fc:	4a61      	ldr	r2, [pc, #388]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 80039fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a02:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a04:	4b5f      	ldr	r3, [pc, #380]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a10:	2300      	movs	r3, #0
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	4b5b      	ldr	r3, [pc, #364]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	4a5a      	ldr	r2, [pc, #360]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a1a:	f043 0304 	orr.w	r3, r3, #4
 8003a1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a20:	4b58      	ldr	r3, [pc, #352]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	4b54      	ldr	r3, [pc, #336]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a34:	4a53      	ldr	r2, [pc, #332]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a36:	f043 0308 	orr.w	r3, r3, #8
 8003a3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a3c:	4b51      	ldr	r3, [pc, #324]	@ (8003b84 <HAL_SD_MspInit+0x1b4>)
 8003a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a40:	f003 0308 	and.w	r3, r3, #8
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003a48:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003a4c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4e:	2302      	movs	r3, #2
 8003a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a52:	2301      	movs	r3, #1
 8003a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a56:	2303      	movs	r3, #3
 8003a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003a5a:	230c      	movs	r3, #12
 8003a5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a5e:	f107 0314 	add.w	r3, r7, #20
 8003a62:	4619      	mov	r1, r3
 8003a64:	4848      	ldr	r0, [pc, #288]	@ (8003b88 <HAL_SD_MspInit+0x1b8>)
 8003a66:	f001 fa75 	bl	8004f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a6a:	2304      	movs	r3, #4
 8003a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a6e:	2302      	movs	r3, #2
 8003a70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a72:	2301      	movs	r3, #1
 8003a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a76:	2303      	movs	r3, #3
 8003a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003a7a:	230c      	movs	r3, #12
 8003a7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a7e:	f107 0314 	add.w	r3, r7, #20
 8003a82:	4619      	mov	r1, r3
 8003a84:	4841      	ldr	r0, [pc, #260]	@ (8003b8c <HAL_SD_MspInit+0x1bc>)
 8003a86:	f001 fa65 	bl	8004f54 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003a8a:	4b41      	ldr	r3, [pc, #260]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003a8c:	4a41      	ldr	r2, [pc, #260]	@ (8003b94 <HAL_SD_MspInit+0x1c4>)
 8003a8e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003a90:	4b3f      	ldr	r3, [pc, #252]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003a92:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003a96:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a98:	4b3d      	ldr	r3, [pc, #244]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003aa4:	4b3a      	ldr	r3, [pc, #232]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003aa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003aaa:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003aac:	4b38      	ldr	r3, [pc, #224]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003aae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ab2:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ab4:	4b36      	ldr	r3, [pc, #216]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003ab6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003aba:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003abc:	4b34      	ldr	r3, [pc, #208]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003abe:	2220      	movs	r2, #32
 8003ac0:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ac2:	4b33      	ldr	r3, [pc, #204]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003ac8:	4b31      	ldr	r3, [pc, #196]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003aca:	2204      	movs	r2, #4
 8003acc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003ace:	4b30      	ldr	r3, [pc, #192]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003ad0:	2203      	movs	r2, #3
 8003ad2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003ad6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003ada:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003adc:	4b2c      	ldr	r3, [pc, #176]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003ade:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003ae2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8003ae4:	482a      	ldr	r0, [pc, #168]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003ae6:	f000 fc85 	bl	80043f4 <HAL_DMA_Init>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8003af0:	f7ff fec4 	bl	800387c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a26      	ldr	r2, [pc, #152]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003af8:	641a      	str	r2, [r3, #64]	@ 0x40
 8003afa:	4a25      	ldr	r2, [pc, #148]	@ (8003b90 <HAL_SD_MspInit+0x1c0>)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8003b00:	4b25      	ldr	r3, [pc, #148]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b02:	4a26      	ldr	r2, [pc, #152]	@ (8003b9c <HAL_SD_MspInit+0x1cc>)
 8003b04:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8003b06:	4b24      	ldr	r3, [pc, #144]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b08:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003b0c:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b0e:	4b22      	ldr	r3, [pc, #136]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b10:	2240      	movs	r2, #64	@ 0x40
 8003b12:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b14:	4b20      	ldr	r3, [pc, #128]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b20:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b22:	4b1d      	ldr	r3, [pc, #116]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b28:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b2c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b30:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8003b32:	4b19      	ldr	r3, [pc, #100]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b34:	2220      	movs	r2, #32
 8003b36:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b38:	4b17      	ldr	r3, [pc, #92]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b3e:	4b16      	ldr	r3, [pc, #88]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b40:	2204      	movs	r2, #4
 8003b42:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003b44:	4b14      	ldr	r3, [pc, #80]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b46:	2203      	movs	r2, #3
 8003b48:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003b4a:	4b13      	ldr	r3, [pc, #76]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b4c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003b50:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003b52:	4b11      	ldr	r3, [pc, #68]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b54:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003b58:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003b5a:	480f      	ldr	r0, [pc, #60]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b5c:	f000 fc4a 	bl	80043f4 <HAL_DMA_Init>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8003b66:	f7ff fe89 	bl	800387c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b70:	4a09      	ldr	r2, [pc, #36]	@ (8003b98 <HAL_SD_MspInit+0x1c8>)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8003b76:	bf00      	nop
 8003b78:	3728      	adds	r7, #40	@ 0x28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40012c00 	.word	0x40012c00
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40020800 	.word	0x40020800
 8003b8c:	40020c00 	.word	0x40020c00
 8003b90:	200004a0 	.word	0x200004a0
 8003b94:	40026458 	.word	0x40026458
 8003b98:	20000500 	.word	0x20000500
 8003b9c:	400264a0 	.word	0x400264a0

08003ba0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08a      	sub	sp, #40	@ 0x28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba8:	f107 0314 	add.w	r3, r7, #20
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	605a      	str	r2, [r3, #4]
 8003bb2:	609a      	str	r2, [r3, #8]
 8003bb4:	60da      	str	r2, [r3, #12]
 8003bb6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a3a      	ldr	r2, [pc, #232]	@ (8003ca8 <HAL_SPI_MspInit+0x108>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d16e      	bne.n	8003ca0 <HAL_SPI_MspInit+0x100>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	613b      	str	r3, [r7, #16]
 8003bc6:	4b39      	ldr	r3, [pc, #228]	@ (8003cac <HAL_SPI_MspInit+0x10c>)
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bca:	4a38      	ldr	r2, [pc, #224]	@ (8003cac <HAL_SPI_MspInit+0x10c>)
 8003bcc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bd2:	4b36      	ldr	r3, [pc, #216]	@ (8003cac <HAL_SPI_MspInit+0x10c>)
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bde:	2300      	movs	r3, #0
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	4b32      	ldr	r3, [pc, #200]	@ (8003cac <HAL_SPI_MspInit+0x10c>)
 8003be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be6:	4a31      	ldr	r2, [pc, #196]	@ (8003cac <HAL_SPI_MspInit+0x10c>)
 8003be8:	f043 0301 	orr.w	r3, r3, #1
 8003bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bee:	4b2f      	ldr	r3, [pc, #188]	@ (8003cac <HAL_SPI_MspInit+0x10c>)
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8003bfa:	23e0      	movs	r3, #224	@ 0xe0
 8003bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfe:	2302      	movs	r3, #2
 8003c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c06:	2303      	movs	r3, #3
 8003c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c0a:	2305      	movs	r3, #5
 8003c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c0e:	f107 0314 	add.w	r3, r7, #20
 8003c12:	4619      	mov	r1, r3
 8003c14:	4826      	ldr	r0, [pc, #152]	@ (8003cb0 <HAL_SPI_MspInit+0x110>)
 8003c16:	f001 f99d 	bl	8004f54 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    hspi->hdmatx = &hdma_spi1_tx; // Assume que você declarou hdma_spi1_tx extern
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a25      	ldr	r2, [pc, #148]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c1e:	649a      	str	r2, [r3, #72]	@ 0x48
    
    hdma_spi1_tx.Instance = DMA2_Stream5; // Stream 3 (ou outro disponível)
 8003c20:	4b24      	ldr	r3, [pc, #144]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c22:	4a25      	ldr	r2, [pc, #148]	@ (8003cb8 <HAL_SPI_MspInit+0x118>)
 8003c24:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3; // Canal 3 para SPI1 TX
 8003c26:	4b23      	ldr	r3, [pc, #140]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c28:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003c2c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH; // RAM -> SPI
 8003c2e:	4b21      	ldr	r3, [pc, #132]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c30:	2240      	movs	r2, #64	@ 0x40
 8003c32:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE; // Endereço do SPI não muda
 8003c34:	4b1f      	ldr	r3, [pc, #124]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE; // Endereço da RAM avança
 8003c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c40:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE; // 8-bit (DataSize = 8BIT)
 8003c42:	4b1c      	ldr	r3, [pc, #112]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE; // 8-bit
 8003c48:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL; // Modo normal de transferência
 8003c4e:	4b19      	ldr	r3, [pc, #100]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM; // Prioridade Média
 8003c54:	4b17      	ldr	r3, [pc, #92]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c56:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003c5a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c5c:	4b15      	ldr	r3, [pc, #84]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8003c62:	4b14      	ldr	r3, [pc, #80]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE; // Transferência em pacotes de 4
 8003c68:	4b12      	ldr	r3, [pc, #72]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003c6e:	4b11      	ldr	r3, [pc, #68]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	631a      	str	r2, [r3, #48]	@ 0x30
    
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003c74:	480f      	ldr	r0, [pc, #60]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c76:	f000 fbbd 	bl	80043f4 <HAL_DMA_Init>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <HAL_SPI_MspInit+0xe4>
    {
      Error_Handler();
 8003c80:	f7ff fdfc 	bl	800387c <Error_Handler>
    }

    __HAL_LINKDMA(hspi, hdmatx, hdma_spi1_tx); // Liga o DMA ao handle SPI
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a0b      	ldr	r2, [pc, #44]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c88:	649a      	str	r2, [r3, #72]	@ 0x48
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003cb4 <HAL_SPI_MspInit+0x114>)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Configuração da Interrupção DMA */
    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0); // Ajuste a prioridade conforme seu RTOS
 8003c90:	2200      	movs	r2, #0
 8003c92:	2105      	movs	r1, #5
 8003c94:	2044      	movs	r0, #68	@ 0x44
 8003c96:	f000 fb83 	bl	80043a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8003c9a:	2044      	movs	r0, #68	@ 0x44
 8003c9c:	f000 fb9c 	bl	80043d8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003ca0:	bf00      	nop
 8003ca2:	3728      	adds	r7, #40	@ 0x28
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40013000 	.word	0x40013000
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	40020000 	.word	0x40020000
 8003cb4:	20000560 	.word	0x20000560
 8003cb8:	40026488 	.word	0x40026488

08003cbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b08a      	sub	sp, #40	@ 0x28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc4:	f107 0314 	add.w	r3, r7, #20
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	609a      	str	r2, [r3, #8]
 8003cd0:	60da      	str	r2, [r3, #12]
 8003cd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d50 <HAL_UART_MspInit+0x94>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d133      	bne.n	8003d46 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003cde:	2300      	movs	r3, #0
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d54 <HAL_UART_MspInit+0x98>)
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	4a1b      	ldr	r2, [pc, #108]	@ (8003d54 <HAL_UART_MspInit+0x98>)
 8003ce8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cee:	4b19      	ldr	r3, [pc, #100]	@ (8003d54 <HAL_UART_MspInit+0x98>)
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cf6:	613b      	str	r3, [r7, #16]
 8003cf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
 8003cfe:	4b15      	ldr	r3, [pc, #84]	@ (8003d54 <HAL_UART_MspInit+0x98>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	4a14      	ldr	r2, [pc, #80]	@ (8003d54 <HAL_UART_MspInit+0x98>)
 8003d04:	f043 0301 	orr.w	r3, r3, #1
 8003d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d0a:	4b12      	ldr	r3, [pc, #72]	@ (8003d54 <HAL_UART_MspInit+0x98>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d16:	2303      	movs	r3, #3
 8003d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d22:	2303      	movs	r3, #3
 8003d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003d26:	2308      	movs	r3, #8
 8003d28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d2a:	f107 0314 	add.w	r3, r7, #20
 8003d2e:	4619      	mov	r1, r3
 8003d30:	4809      	ldr	r0, [pc, #36]	@ (8003d58 <HAL_UART_MspInit+0x9c>)
 8003d32:	f001 f90f 	bl	8004f54 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2105      	movs	r1, #5
 8003d3a:	2034      	movs	r0, #52	@ 0x34
 8003d3c:	f000 fb30 	bl	80043a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003d40:	2034      	movs	r0, #52	@ 0x34
 8003d42:	f000 fb49 	bl	80043d8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8003d46:	bf00      	nop
 8003d48:	3728      	adds	r7, #40	@ 0x28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40004c00 	.word	0x40004c00
 8003d54:	40023800 	.word	0x40023800
 8003d58:	40020000 	.word	0x40020000

08003d5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08e      	sub	sp, #56	@ 0x38
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	4b33      	ldr	r3, [pc, #204]	@ (8003e40 <HAL_InitTick+0xe4>)
 8003d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d74:	4a32      	ldr	r2, [pc, #200]	@ (8003e40 <HAL_InitTick+0xe4>)
 8003d76:	f043 0310 	orr.w	r3, r3, #16
 8003d7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d7c:	4b30      	ldr	r3, [pc, #192]	@ (8003e40 <HAL_InitTick+0xe4>)
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d80:	f003 0310 	and.w	r3, r3, #16
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003d88:	f107 0210 	add.w	r2, r7, #16
 8003d8c:	f107 0314 	add.w	r3, r7, #20
 8003d90:	4611      	mov	r1, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f004 fefe 	bl	8008b94 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d103      	bne.n	8003daa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003da2:	f004 fecf 	bl	8008b44 <HAL_RCC_GetPCLK1Freq>
 8003da6:	6378      	str	r0, [r7, #52]	@ 0x34
 8003da8:	e004      	b.n	8003db4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003daa:	f004 fecb 	bl	8008b44 <HAL_RCC_GetPCLK1Freq>
 8003dae:	4603      	mov	r3, r0
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003db6:	4a23      	ldr	r2, [pc, #140]	@ (8003e44 <HAL_InitTick+0xe8>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	0c9b      	lsrs	r3, r3, #18
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003dc2:	4b21      	ldr	r3, [pc, #132]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dc4:	4a21      	ldr	r2, [pc, #132]	@ (8003e4c <HAL_InitTick+0xf0>)
 8003dc6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003dce:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003de2:	4b19      	ldr	r3, [pc, #100]	@ (8003e48 <HAL_InitTick+0xec>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003de8:	4817      	ldr	r0, [pc, #92]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dea:	f006 fca3 	bl	800a734 <HAL_TIM_Base_Init>
 8003dee:	4603      	mov	r3, r0
 8003df0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003df4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d11b      	bne.n	8003e34 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003dfc:	4812      	ldr	r0, [pc, #72]	@ (8003e48 <HAL_InitTick+0xec>)
 8003dfe:	f006 fcf3 	bl	800a7e8 <HAL_TIM_Base_Start_IT>
 8003e02:	4603      	mov	r3, r0
 8003e04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003e08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d111      	bne.n	8003e34 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003e10:	2036      	movs	r0, #54	@ 0x36
 8003e12:	f000 fae1 	bl	80043d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b0f      	cmp	r3, #15
 8003e1a:	d808      	bhi.n	8003e2e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	2036      	movs	r0, #54	@ 0x36
 8003e22:	f000 fabd 	bl	80043a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e26:	4a0a      	ldr	r2, [pc, #40]	@ (8003e50 <HAL_InitTick+0xf4>)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	e002      	b.n	8003e34 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003e34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3738      	adds	r7, #56	@ 0x38
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	40023800 	.word	0x40023800
 8003e44:	431bde83 	.word	0x431bde83
 8003e48:	20000614 	.word	0x20000614
 8003e4c:	40001000 	.word	0x40001000
 8003e50:	2000002c 	.word	0x2000002c

08003e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e58:	bf00      	nop
 8003e5a:	e7fd      	b.n	8003e58 <NMI_Handler+0x4>

08003e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e60:	bf00      	nop
 8003e62:	e7fd      	b.n	8003e60 <HardFault_Handler+0x4>

08003e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e68:	bf00      	nop
 8003e6a:	e7fd      	b.n	8003e68 <MemManage_Handler+0x4>

08003e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e70:	bf00      	nop
 8003e72:	e7fd      	b.n	8003e70 <BusFault_Handler+0x4>

08003e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e78:	bf00      	nop
 8003e7a:	e7fd      	b.n	8003e78 <UsageFault_Handler+0x4>

08003e7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e80:	bf00      	nop
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8003e8e:	f004 fa0f 	bl	80082b0 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8003e92:	bf00      	nop
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003e9a:	f000 fec7 	bl	8004c2c <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003ea6:	bf00      	nop
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003eb4:	4802      	ldr	r0, [pc, #8]	@ (8003ec0 <I2C2_EV_IRQHandler+0x10>)
 8003eb6:	f002 f8cd 	bl	8006054 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003eba:	bf00      	nop
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000328 	.word	0x20000328

08003ec4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003ec8:	4802      	ldr	r0, [pc, #8]	@ (8003ed4 <I2C2_ER_IRQHandler+0x10>)
 8003eca:	f002 fa34 	bl	8006336 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003ece:	bf00      	nop
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	20000328 	.word	0x20000328

08003ed8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003edc:	4802      	ldr	r0, [pc, #8]	@ (8003ee8 <SPI1_IRQHandler+0x10>)
 8003ede:	f006 f9a3 	bl	800a228 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003ee2:	bf00      	nop
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20000400 	.word	0x20000400

08003eec <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003ef0:	4802      	ldr	r0, [pc, #8]	@ (8003efc <UART4_IRQHandler+0x10>)
 8003ef2:	f006 ff0b 	bl	800ad0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000458 	.word	0x20000458

08003f00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f04:	4802      	ldr	r0, [pc, #8]	@ (8003f10 <TIM6_DAC_IRQHandler+0x10>)
 8003f06:	f006 fcdf 	bl	800a8c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000614 	.word	0x20000614

08003f14 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003f28:	4802      	ldr	r0, [pc, #8]	@ (8003f34 <DMA2_Stream3_IRQHandler+0x10>)
 8003f2a:	f000 fbfb 	bl	8004724 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200004a0 	.word	0x200004a0

08003f38 <DMA2_Stream5_IRQHandler>:
/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003f3c:	4802      	ldr	r0, [pc, #8]	@ (8003f48 <DMA2_Stream5_IRQHandler+0x10>)
 8003f3e:	f000 fbf1 	bl	8004724 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	20000560 	.word	0x20000560

08003f4c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003f50:	4802      	ldr	r0, [pc, #8]	@ (8003f5c <DMA2_Stream6_IRQHandler+0x10>)
 8003f52:	f000 fbe7 	bl	8004724 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003f56:	bf00      	nop
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000500 	.word	0x20000500

08003f60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
  return 1;
 8003f64:	2301      	movs	r3, #1
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <_kill>:

int _kill(int pid, int sig)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f7a:	f00e fb9f 	bl	80126bc <__errno>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2216      	movs	r2, #22
 8003f82:	601a      	str	r2, [r3, #0]
  return -1;
 8003f84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <_exit>:

void _exit (int status)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f98:	f04f 31ff 	mov.w	r1, #4294967295
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7ff ffe7 	bl	8003f70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003fa2:	bf00      	nop
 8003fa4:	e7fd      	b.n	8003fa2 <_exit+0x12>

08003fa6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b086      	sub	sp, #24
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	60f8      	str	r0, [r7, #12]
 8003fae:	60b9      	str	r1, [r7, #8]
 8003fb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	e00a      	b.n	8003fce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fb8:	f3af 8000 	nop.w
 8003fbc:	4601      	mov	r1, r0
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	1c5a      	adds	r2, r3, #1
 8003fc2:	60ba      	str	r2, [r7, #8]
 8003fc4:	b2ca      	uxtb	r2, r1
 8003fc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	617b      	str	r3, [r7, #20]
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	dbf0      	blt.n	8003fb8 <_read+0x12>
  }

  return len;
 8003fd6:	687b      	ldr	r3, [r7, #4]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	e009      	b.n	8004006 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	1c5a      	adds	r2, r3, #1
 8003ff6:	60ba      	str	r2, [r7, #8]
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	3301      	adds	r3, #1
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	429a      	cmp	r2, r3
 800400c:	dbf1      	blt.n	8003ff2 <_write+0x12>
  }
  return len;
 800400e:	687b      	ldr	r3, [r7, #4]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <_close>:

int _close(int file)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004020:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004040:	605a      	str	r2, [r3, #4]
  return 0;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <_isatty>:

int _isatty(int file)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004058:	2301      	movs	r3, #1
}
 800405a:	4618      	mov	r0, r3
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004066:	b480      	push	{r7}
 8004068:	b085      	sub	sp, #20
 800406a:	af00      	add	r7, sp, #0
 800406c:	60f8      	str	r0, [r7, #12]
 800406e:	60b9      	str	r1, [r7, #8]
 8004070:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3714      	adds	r7, #20
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004088:	4a14      	ldr	r2, [pc, #80]	@ (80040dc <_sbrk+0x5c>)
 800408a:	4b15      	ldr	r3, [pc, #84]	@ (80040e0 <_sbrk+0x60>)
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004094:	4b13      	ldr	r3, [pc, #76]	@ (80040e4 <_sbrk+0x64>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d102      	bne.n	80040a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <_sbrk+0x64>)
 800409e:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <_sbrk+0x68>)
 80040a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040a2:	4b10      	ldr	r3, [pc, #64]	@ (80040e4 <_sbrk+0x64>)
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4413      	add	r3, r2
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d207      	bcs.n	80040c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040b0:	f00e fb04 	bl	80126bc <__errno>
 80040b4:	4603      	mov	r3, r0
 80040b6:	220c      	movs	r2, #12
 80040b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040ba:	f04f 33ff 	mov.w	r3, #4294967295
 80040be:	e009      	b.n	80040d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040c0:	4b08      	ldr	r3, [pc, #32]	@ (80040e4 <_sbrk+0x64>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040c6:	4b07      	ldr	r3, [pc, #28]	@ (80040e4 <_sbrk+0x64>)
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4413      	add	r3, r2
 80040ce:	4a05      	ldr	r2, [pc, #20]	@ (80040e4 <_sbrk+0x64>)
 80040d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040d2:	68fb      	ldr	r3, [r7, #12]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	20020000 	.word	0x20020000
 80040e0:	00001000 	.word	0x00001000
 80040e4:	2000065c 	.word	0x2000065c
 80040e8:	200047b8 	.word	0x200047b8

080040ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040f0:	4b06      	ldr	r3, [pc, #24]	@ (800410c <SystemInit+0x20>)
 80040f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f6:	4a05      	ldr	r2, [pc, #20]	@ (800410c <SystemInit+0x20>)
 80040f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004100:	bf00      	nop
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	e000ed00 	.word	0xe000ed00

08004110 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004110:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004148 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004114:	f7ff ffea 	bl	80040ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004118:	480c      	ldr	r0, [pc, #48]	@ (800414c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800411a:	490d      	ldr	r1, [pc, #52]	@ (8004150 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800411c:	4a0d      	ldr	r2, [pc, #52]	@ (8004154 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800411e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004120:	e002      	b.n	8004128 <LoopCopyDataInit>

08004122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004126:	3304      	adds	r3, #4

08004128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800412a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800412c:	d3f9      	bcc.n	8004122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800412e:	4a0a      	ldr	r2, [pc, #40]	@ (8004158 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004130:	4c0a      	ldr	r4, [pc, #40]	@ (800415c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004134:	e001      	b.n	800413a <LoopFillZerobss>

08004136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004138:	3204      	adds	r2, #4

0800413a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800413a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800413c:	d3fb      	bcc.n	8004136 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800413e:	f00e fac3 	bl	80126c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004142:	f7fe f9d3 	bl	80024ec <main>
  bx  lr    
 8004146:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004148:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800414c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004150:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8004154:	08014484 	.word	0x08014484
  ldr r2, =_sbss
 8004158:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 800415c:	200047b8 	.word	0x200047b8

08004160 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004160:	e7fe      	b.n	8004160 <ADC_IRQHandler>
	...

08004164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004168:	4b0e      	ldr	r3, [pc, #56]	@ (80041a4 <HAL_Init+0x40>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a0d      	ldr	r2, [pc, #52]	@ (80041a4 <HAL_Init+0x40>)
 800416e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004172:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004174:	4b0b      	ldr	r3, [pc, #44]	@ (80041a4 <HAL_Init+0x40>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a0a      	ldr	r2, [pc, #40]	@ (80041a4 <HAL_Init+0x40>)
 800417a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800417e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004180:	4b08      	ldr	r3, [pc, #32]	@ (80041a4 <HAL_Init+0x40>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a07      	ldr	r2, [pc, #28]	@ (80041a4 <HAL_Init+0x40>)
 8004186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800418a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800418c:	2003      	movs	r0, #3
 800418e:	f000 f8fc 	bl	800438a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004192:	200f      	movs	r0, #15
 8004194:	f7ff fde2 	bl	8003d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004198:	f7ff fb76 	bl	8003888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023c00 	.word	0x40023c00

080041a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041ac:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_IncTick+0x20>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	461a      	mov	r2, r3
 80041b2:	4b06      	ldr	r3, [pc, #24]	@ (80041cc <HAL_IncTick+0x24>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4413      	add	r3, r2
 80041b8:	4a04      	ldr	r2, [pc, #16]	@ (80041cc <HAL_IncTick+0x24>)
 80041ba:	6013      	str	r3, [r2, #0]
}
 80041bc:	bf00      	nop
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000030 	.word	0x20000030
 80041cc:	20000660 	.word	0x20000660

080041d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  return uwTick;
 80041d4:	4b03      	ldr	r3, [pc, #12]	@ (80041e4 <HAL_GetTick+0x14>)
 80041d6:	681b      	ldr	r3, [r3, #0]
}
 80041d8:	4618      	mov	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	20000660 	.word	0x20000660

080041e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041f0:	f7ff ffee 	bl	80041d0 <HAL_GetTick>
 80041f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d005      	beq.n	800420e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004202:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <HAL_Delay+0x44>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4413      	add	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800420e:	bf00      	nop
 8004210:	f7ff ffde 	bl	80041d0 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	429a      	cmp	r2, r3
 800421e:	d8f7      	bhi.n	8004210 <HAL_Delay+0x28>
  {
  }
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	20000030 	.word	0x20000030

08004230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004240:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <__NVIC_SetPriorityGrouping+0x44>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800424c:	4013      	ands	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004258:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800425c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004262:	4a04      	ldr	r2, [pc, #16]	@ (8004274 <__NVIC_SetPriorityGrouping+0x44>)
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	60d3      	str	r3, [r2, #12]
}
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	e000ed00 	.word	0xe000ed00

08004278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800427c:	4b04      	ldr	r3, [pc, #16]	@ (8004290 <__NVIC_GetPriorityGrouping+0x18>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	0a1b      	lsrs	r3, r3, #8
 8004282:	f003 0307 	and.w	r3, r3, #7
}
 8004286:	4618      	mov	r0, r3
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	e000ed00 	.word	0xe000ed00

08004294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	4603      	mov	r3, r0
 800429c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800429e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	db0b      	blt.n	80042be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	f003 021f 	and.w	r2, r3, #31
 80042ac:	4907      	ldr	r1, [pc, #28]	@ (80042cc <__NVIC_EnableIRQ+0x38>)
 80042ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	2001      	movs	r0, #1
 80042b6:	fa00 f202 	lsl.w	r2, r0, r2
 80042ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	e000e100 	.word	0xe000e100

080042d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	6039      	str	r1, [r7, #0]
 80042da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	db0a      	blt.n	80042fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	490c      	ldr	r1, [pc, #48]	@ (800431c <__NVIC_SetPriority+0x4c>)
 80042ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ee:	0112      	lsls	r2, r2, #4
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	440b      	add	r3, r1
 80042f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042f8:	e00a      	b.n	8004310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	4908      	ldr	r1, [pc, #32]	@ (8004320 <__NVIC_SetPriority+0x50>)
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	f003 030f 	and.w	r3, r3, #15
 8004306:	3b04      	subs	r3, #4
 8004308:	0112      	lsls	r2, r2, #4
 800430a:	b2d2      	uxtb	r2, r2
 800430c:	440b      	add	r3, r1
 800430e:	761a      	strb	r2, [r3, #24]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	e000e100 	.word	0xe000e100
 8004320:	e000ed00 	.word	0xe000ed00

08004324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004324:	b480      	push	{r7}
 8004326:	b089      	sub	sp, #36	@ 0x24
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	f1c3 0307 	rsb	r3, r3, #7
 800433e:	2b04      	cmp	r3, #4
 8004340:	bf28      	it	cs
 8004342:	2304      	movcs	r3, #4
 8004344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	3304      	adds	r3, #4
 800434a:	2b06      	cmp	r3, #6
 800434c:	d902      	bls.n	8004354 <NVIC_EncodePriority+0x30>
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3b03      	subs	r3, #3
 8004352:	e000      	b.n	8004356 <NVIC_EncodePriority+0x32>
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004358:	f04f 32ff 	mov.w	r2, #4294967295
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43da      	mvns	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	401a      	ands	r2, r3
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800436c:	f04f 31ff 	mov.w	r1, #4294967295
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	fa01 f303 	lsl.w	r3, r1, r3
 8004376:	43d9      	mvns	r1, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800437c:	4313      	orrs	r3, r2
         );
}
 800437e:	4618      	mov	r0, r3
 8004380:	3724      	adds	r7, #36	@ 0x24
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b082      	sub	sp, #8
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7ff ff4c 	bl	8004230 <__NVIC_SetPriorityGrouping>
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043ae:	2300      	movs	r3, #0
 80043b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043b2:	f7ff ff61 	bl	8004278 <__NVIC_GetPriorityGrouping>
 80043b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	68b9      	ldr	r1, [r7, #8]
 80043bc:	6978      	ldr	r0, [r7, #20]
 80043be:	f7ff ffb1 	bl	8004324 <NVIC_EncodePriority>
 80043c2:	4602      	mov	r2, r0
 80043c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff ff80 	bl	80042d0 <__NVIC_SetPriority>
}
 80043d0:	bf00      	nop
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7ff ff54 	bl	8004294 <__NVIC_EnableIRQ>
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80043fc:	2300      	movs	r3, #0
 80043fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004400:	f7ff fee6 	bl	80041d0 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e099      	b.n	8004544 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0201 	bic.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004430:	e00f      	b.n	8004452 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004432:	f7ff fecd 	bl	80041d0 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b05      	cmp	r3, #5
 800443e:	d908      	bls.n	8004452 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2203      	movs	r2, #3
 800444a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e078      	b.n	8004544 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1e8      	bne.n	8004432 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	4b38      	ldr	r3, [pc, #224]	@ (800454c <HAL_DMA_Init+0x158>)
 800446c:	4013      	ands	r3, r2
 800446e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800447e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800448a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004496:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	d107      	bne.n	80044bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b4:	4313      	orrs	r3, r2
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f023 0307 	bic.w	r3, r3, #7
 80044d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d117      	bne.n	8004516 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00e      	beq.n	8004516 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 fb1b 	bl	8004b34 <DMA_CheckFifoParam>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2240      	movs	r2, #64	@ 0x40
 8004508:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2201      	movs	r2, #1
 800450e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004512:	2301      	movs	r3, #1
 8004514:	e016      	b.n	8004544 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fad2 	bl	8004ac8 <DMA_CalcBaseAndBitshift>
 8004524:	4603      	mov	r3, r0
 8004526:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452c:	223f      	movs	r2, #63	@ 0x3f
 800452e:	409a      	lsls	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	f010803f 	.word	0xf010803f

08004550 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800455e:	2300      	movs	r3, #0
 8004560:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004566:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_DMA_Start_IT+0x26>
 8004572:	2302      	movs	r3, #2
 8004574:	e040      	b.n	80045f8 <HAL_DMA_Start_IT+0xa8>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b01      	cmp	r3, #1
 8004588:	d12f      	bne.n	80045ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	68b9      	ldr	r1, [r7, #8]
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f000 fa64 	bl	8004a6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a8:	223f      	movs	r2, #63	@ 0x3f
 80045aa:	409a      	lsls	r2, r3
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0216 	orr.w	r2, r2, #22
 80045be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d007      	beq.n	80045d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0208 	orr.w	r2, r2, #8
 80045d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f042 0201 	orr.w	r2, r2, #1
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	e005      	b.n	80045f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045f2:	2302      	movs	r3, #2
 80045f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80045f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800460e:	f7ff fddf 	bl	80041d0 <HAL_GetTick>
 8004612:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d008      	beq.n	8004632 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2280      	movs	r2, #128	@ 0x80
 8004624:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e052      	b.n	80046d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0216 	bic.w	r2, r2, #22
 8004640:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	695a      	ldr	r2, [r3, #20]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004650:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	2b00      	cmp	r3, #0
 8004658:	d103      	bne.n	8004662 <HAL_DMA_Abort+0x62>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465e:	2b00      	cmp	r3, #0
 8004660:	d007      	beq.n	8004672 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0208 	bic.w	r2, r2, #8
 8004670:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0201 	bic.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004682:	e013      	b.n	80046ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004684:	f7ff fda4 	bl	80041d0 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b05      	cmp	r3, #5
 8004690:	d90c      	bls.n	80046ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2220      	movs	r2, #32
 8004696:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2203      	movs	r2, #3
 800469c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e015      	b.n	80046d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e4      	bne.n	8004684 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046be:	223f      	movs	r2, #63	@ 0x3f
 80046c0:	409a      	lsls	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d004      	beq.n	80046fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2280      	movs	r2, #128	@ 0x80
 80046f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e00c      	b.n	8004718 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2205      	movs	r2, #5
 8004702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 0201 	bic.w	r2, r2, #1
 8004714:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004730:	4b8e      	ldr	r3, [pc, #568]	@ (800496c <HAL_DMA_IRQHandler+0x248>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a8e      	ldr	r2, [pc, #568]	@ (8004970 <HAL_DMA_IRQHandler+0x24c>)
 8004736:	fba2 2303 	umull	r2, r3, r2, r3
 800473a:	0a9b      	lsrs	r3, r3, #10
 800473c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004742:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474e:	2208      	movs	r2, #8
 8004750:	409a      	lsls	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	4013      	ands	r3, r2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d01a      	beq.n	8004790 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0304 	and.w	r3, r3, #4
 8004764:	2b00      	cmp	r3, #0
 8004766:	d013      	beq.n	8004790 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0204 	bic.w	r2, r2, #4
 8004776:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800477c:	2208      	movs	r2, #8
 800477e:	409a      	lsls	r2, r3
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004788:	f043 0201 	orr.w	r2, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004794:	2201      	movs	r2, #1
 8004796:	409a      	lsls	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	4013      	ands	r3, r2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d012      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00b      	beq.n	80047c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b2:	2201      	movs	r2, #1
 80047b4:	409a      	lsls	r2, r3
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047be:	f043 0202 	orr.w	r2, r3, #2
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ca:	2204      	movs	r2, #4
 80047cc:	409a      	lsls	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	4013      	ands	r3, r2
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d012      	beq.n	80047fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00b      	beq.n	80047fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047e8:	2204      	movs	r2, #4
 80047ea:	409a      	lsls	r2, r3
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f4:	f043 0204 	orr.w	r2, r3, #4
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004800:	2210      	movs	r2, #16
 8004802:	409a      	lsls	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4013      	ands	r3, r2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d043      	beq.n	8004894 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0308 	and.w	r3, r3, #8
 8004816:	2b00      	cmp	r3, #0
 8004818:	d03c      	beq.n	8004894 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800481e:	2210      	movs	r2, #16
 8004820:	409a      	lsls	r2, r3
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d018      	beq.n	8004866 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d108      	bne.n	8004854 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	2b00      	cmp	r3, #0
 8004848:	d024      	beq.n	8004894 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	4798      	blx	r3
 8004852:	e01f      	b.n	8004894 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01b      	beq.n	8004894 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	4798      	blx	r3
 8004864:	e016      	b.n	8004894 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004870:	2b00      	cmp	r3, #0
 8004872:	d107      	bne.n	8004884 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0208 	bic.w	r2, r2, #8
 8004882:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	2b00      	cmp	r3, #0
 800488a:	d003      	beq.n	8004894 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004898:	2220      	movs	r2, #32
 800489a:	409a      	lsls	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4013      	ands	r3, r2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f000 808f 	beq.w	80049c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 8087 	beq.w	80049c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ba:	2220      	movs	r2, #32
 80048bc:	409a      	lsls	r2, r3
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b05      	cmp	r3, #5
 80048cc:	d136      	bne.n	800493c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0216 	bic.w	r2, r2, #22
 80048dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695a      	ldr	r2, [r3, #20]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d103      	bne.n	80048fe <HAL_DMA_IRQHandler+0x1da>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d007      	beq.n	800490e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0208 	bic.w	r2, r2, #8
 800490c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004912:	223f      	movs	r2, #63	@ 0x3f
 8004914:	409a      	lsls	r2, r3
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800492e:	2b00      	cmp	r3, #0
 8004930:	d07e      	beq.n	8004a30 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	4798      	blx	r3
        }
        return;
 800493a:	e079      	b.n	8004a30 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d01d      	beq.n	8004986 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d10d      	bne.n	8004974 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495c:	2b00      	cmp	r3, #0
 800495e:	d031      	beq.n	80049c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	4798      	blx	r3
 8004968:	e02c      	b.n	80049c4 <HAL_DMA_IRQHandler+0x2a0>
 800496a:	bf00      	nop
 800496c:	20000028 	.word	0x20000028
 8004970:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004978:	2b00      	cmp	r3, #0
 800497a:	d023      	beq.n	80049c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	4798      	blx	r3
 8004984:	e01e      	b.n	80049c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10f      	bne.n	80049b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0210 	bic.w	r2, r2, #16
 80049a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d032      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d022      	beq.n	8004a1e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2205      	movs	r2, #5
 80049dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f022 0201 	bic.w	r2, r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	3301      	adds	r3, #1
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d307      	bcc.n	8004a0c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f2      	bne.n	80049f0 <HAL_DMA_IRQHandler+0x2cc>
 8004a0a:	e000      	b.n	8004a0e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a0c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d005      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	4798      	blx	r3
 8004a2e:	e000      	b.n	8004a32 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004a30:	bf00      	nop
    }
  }
}
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a46:	b2db      	uxtb	r3, r3
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004a88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	2b40      	cmp	r3, #64	@ 0x40
 8004a98:	d108      	bne.n	8004aac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004aaa:	e007      	b.n	8004abc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	60da      	str	r2, [r3, #12]
}
 8004abc:	bf00      	nop
 8004abe:	3714      	adds	r7, #20
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	3b10      	subs	r3, #16
 8004ad8:	4a14      	ldr	r2, [pc, #80]	@ (8004b2c <DMA_CalcBaseAndBitshift+0x64>)
 8004ada:	fba2 2303 	umull	r2, r3, r2, r3
 8004ade:	091b      	lsrs	r3, r3, #4
 8004ae0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004ae2:	4a13      	ldr	r2, [pc, #76]	@ (8004b30 <DMA_CalcBaseAndBitshift+0x68>)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	461a      	mov	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d909      	bls.n	8004b0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004afe:	f023 0303 	bic.w	r3, r3, #3
 8004b02:	1d1a      	adds	r2, r3, #4
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b08:	e007      	b.n	8004b1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b12:	f023 0303 	bic.w	r3, r3, #3
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	aaaaaaab 	.word	0xaaaaaaab
 8004b30:	080142f8 	.word	0x080142f8

08004b34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d11f      	bne.n	8004b8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d856      	bhi.n	8004c02 <DMA_CheckFifoParam+0xce>
 8004b54:	a201      	add	r2, pc, #4	@ (adr r2, 8004b5c <DMA_CheckFifoParam+0x28>)
 8004b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b5a:	bf00      	nop
 8004b5c:	08004b6d 	.word	0x08004b6d
 8004b60:	08004b7f 	.word	0x08004b7f
 8004b64:	08004b6d 	.word	0x08004b6d
 8004b68:	08004c03 	.word	0x08004c03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d046      	beq.n	8004c06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b7c:	e043      	b.n	8004c06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b86:	d140      	bne.n	8004c0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b8c:	e03d      	b.n	8004c0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b96:	d121      	bne.n	8004bdc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d837      	bhi.n	8004c0e <DMA_CheckFifoParam+0xda>
 8004b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba4 <DMA_CheckFifoParam+0x70>)
 8004ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba4:	08004bb5 	.word	0x08004bb5
 8004ba8:	08004bbb 	.word	0x08004bbb
 8004bac:	08004bb5 	.word	0x08004bb5
 8004bb0:	08004bcd 	.word	0x08004bcd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bb8:	e030      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d025      	beq.n	8004c12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bca:	e022      	b.n	8004c12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bd4:	d11f      	bne.n	8004c16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004bda:	e01c      	b.n	8004c16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d903      	bls.n	8004bea <DMA_CheckFifoParam+0xb6>
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d003      	beq.n	8004bf0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004be8:	e018      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	73fb      	strb	r3, [r7, #15]
      break;
 8004bee:	e015      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00e      	beq.n	8004c1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8004c00:	e00b      	b.n	8004c1a <DMA_CheckFifoParam+0xe6>
      break;
 8004c02:	bf00      	nop
 8004c04:	e00a      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c06:	bf00      	nop
 8004c08:	e008      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c0a:	bf00      	nop
 8004c0c:	e006      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c0e:	bf00      	nop
 8004c10:	e004      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c12:	bf00      	nop
 8004c14:	e002      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;   
 8004c16:	bf00      	nop
 8004c18:	e000      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c1a:	bf00      	nop
    }
  } 
  
  return status; 
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop

08004c2c <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004c36:	4b49      	ldr	r3, [pc, #292]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d020      	beq.n	8004c84 <HAL_FLASH_IRQHandler+0x58>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004c42:	4b47      	ldr	r3, [pc, #284]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d107      	bne.n	8004c5c <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8004c4c:	4b44      	ldr	r3, [pc, #272]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8004c52:	4b43      	ldr	r3, [pc, #268]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c54:	f04f 32ff 	mov.w	r2, #4294967295
 8004c58:	60da      	str	r2, [r3, #12]
 8004c5a:	e00b      	b.n	8004c74 <HAL_FLASH_IRQHandler+0x48>
    }
    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004c5c:	4b40      	ldr	r3, [pc, #256]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d103      	bne.n	8004c6e <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8004c66:	4b3e      	ldr	r3, [pc, #248]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	607b      	str	r3, [r7, #4]
 8004c6c:	e002      	b.n	8004c74 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8004c6e:	4b3c      	ldr	r3, [pc, #240]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	607b      	str	r3, [r7, #4]
    }

    /*Save the Error code*/
    FLASH_SetErrorCode();
 8004c74:	f000 f88a 	bl	8004d8c <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f87d 	bl	8004d78 <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004c7e:	4b38      	ldr	r3, [pc, #224]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004c84:	4b35      	ldr	r3, [pc, #212]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d04a      	beq.n	8004d26 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004c90:	4b32      	ldr	r3, [pc, #200]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004c92:	2201      	movs	r2, #1
 8004c94:	60da      	str	r2, [r3, #12]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004c96:	4b32      	ldr	r3, [pc, #200]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d12d      	bne.n	8004cfc <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8004ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	4a2e      	ldr	r2, [pc, #184]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004ca8:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if (pFlash.NbSectorsToErase != 0U)
 8004caa:	4b2d      	ldr	r3, [pc, #180]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d015      	beq.n	8004cde <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8004cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f853 	bl	8004d64 <HAL_FLASH_EndOfOperationCallback>

        /*Increment sector number*/
        pFlash.Sector++;
 8004cbe:	4b28      	ldr	r3, [pc, #160]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	4a26      	ldr	r2, [pc, #152]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cc6:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8004cc8:	4b25      	ldr	r3, [pc, #148]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8004cce:	4b24      	ldr	r3, [pc, #144]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cd0:	7a1b      	ldrb	r3, [r3, #8]
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 f8ae 	bl	8004e38 <FLASH_Erase_Sector>
 8004cdc:	e023      	b.n	8004d26 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8004cde:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce2:	607b      	str	r3, [r7, #4]
 8004ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004cea:	4b1d      	ldr	r3, [pc, #116]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	701a      	strb	r2, [r3, #0]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8004cf0:	f000 f8ea 	bl	8004ec8 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f835 	bl	8004d64 <HAL_FLASH_EndOfOperationCallback>
 8004cfa:	e014      	b.n	8004d26 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else
    {
      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004cfc:	4b18      	ldr	r3, [pc, #96]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d107      	bne.n	8004d16 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8004d06:	f000 f8df 	bl	8004ec8 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8004d0a:	4b15      	ldr	r3, [pc, #84]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 f828 	bl	8004d64 <HAL_FLASH_EndOfOperationCallback>
 8004d14:	e004      	b.n	8004d20 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8004d16:	4b12      	ldr	r3, [pc, #72]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 f822 	bl	8004d64 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004d20:	4b0f      	ldr	r3, [pc, #60]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004d22:	2200      	movs	r2, #0
 8004d24:	701a      	strb	r2, [r3, #0]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004d26:	4b0e      	ldr	r3, [pc, #56]	@ (8004d60 <HAL_FLASH_IRQHandler+0x134>)
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d111      	bne.n	8004d54 <HAL_FLASH_IRQHandler+0x128>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8004d30:	4b0a      	ldr	r3, [pc, #40]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	4a09      	ldr	r2, [pc, #36]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004d36:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004d3a:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8004d3c:	4b07      	ldr	r3, [pc, #28]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	4a06      	ldr	r2, [pc, #24]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004d42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d46:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8004d48:	4b04      	ldr	r3, [pc, #16]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	4a03      	ldr	r2, [pc, #12]	@ (8004d5c <HAL_FLASH_IRQHandler+0x130>)
 8004d4e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004d52:	6113      	str	r3, [r2, #16]
  }
}
 8004d54:	bf00      	nop
 8004d56:	3708      	adds	r7, #8
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40023c00 	.word	0x40023c00
 8004d60:	20000034 	.word	0x20000034

08004d64 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004d90:	4b27      	ldr	r3, [pc, #156]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f003 0310 	and.w	r3, r3, #16
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d008      	beq.n	8004dae <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004d9c:	4b25      	ldr	r3, [pc, #148]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004d9e:	69db      	ldr	r3, [r3, #28]
 8004da0:	f043 0310 	orr.w	r3, r3, #16
 8004da4:	4a23      	ldr	r2, [pc, #140]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004da6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004da8:	4b21      	ldr	r3, [pc, #132]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004daa:	2210      	movs	r2, #16
 8004dac:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004dae:	4b20      	ldr	r3, [pc, #128]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d008      	beq.n	8004dcc <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004dba:	4b1e      	ldr	r3, [pc, #120]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	f043 0308 	orr.w	r3, r3, #8
 8004dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004dc4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004dc8:	2220      	movs	r2, #32
 8004dca:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004dcc:	4b18      	ldr	r3, [pc, #96]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d008      	beq.n	8004dea <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004dd8:	4b16      	ldr	r3, [pc, #88]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004dda:	69db      	ldr	r3, [r3, #28]
 8004ddc:	f043 0304 	orr.w	r3, r3, #4
 8004de0:	4a14      	ldr	r2, [pc, #80]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004de2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004de4:	4b12      	ldr	r3, [pc, #72]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004de6:	2240      	movs	r2, #64	@ 0x40
 8004de8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004dea:	4b11      	ldr	r3, [pc, #68]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d008      	beq.n	8004e08 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004df6:	4b0f      	ldr	r3, [pc, #60]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	f043 0302 	orr.w	r3, r3, #2
 8004dfe:	4a0d      	ldr	r2, [pc, #52]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004e00:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004e02:	4b0b      	ldr	r3, [pc, #44]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004e04:	2280      	movs	r2, #128	@ 0x80
 8004e06:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004e08:	4b09      	ldr	r3, [pc, #36]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004e14:	4b07      	ldr	r3, [pc, #28]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	f043 0320 	orr.w	r3, r3, #32
 8004e1c:	4a05      	ldr	r2, [pc, #20]	@ (8004e34 <FLASH_SetErrorCode+0xa8>)
 8004e1e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004e20:	4b03      	ldr	r3, [pc, #12]	@ (8004e30 <FLASH_SetErrorCode+0xa4>)
 8004e22:	2202      	movs	r2, #2
 8004e24:	60da      	str	r2, [r3, #12]
  }
}
 8004e26:	bf00      	nop
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr
 8004e30:	40023c00 	.word	0x40023c00
 8004e34:	20000034 	.word	0x20000034

08004e38 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	460b      	mov	r3, r1
 8004e42:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004e48:	78fb      	ldrb	r3, [r7, #3]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d102      	bne.n	8004e54 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	e010      	b.n	8004e76 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004e54:	78fb      	ldrb	r3, [r7, #3]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d103      	bne.n	8004e62 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004e5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e5e:	60fb      	str	r3, [r7, #12]
 8004e60:	e009      	b.n	8004e76 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004e62:	78fb      	ldrb	r3, [r7, #3]
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d103      	bne.n	8004e70 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004e68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	e002      	b.n	8004e76 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004e70:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004e74:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004e76:	4b13      	ldr	r3, [pc, #76]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	4a12      	ldr	r2, [pc, #72]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e80:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004e82:	4b10      	ldr	r3, [pc, #64]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e84:	691a      	ldr	r2, [r3, #16]
 8004e86:	490f      	ldr	r1, [pc, #60]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	4a0c      	ldr	r2, [pc, #48]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e94:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8004e98:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004e9c:	691a      	ldr	r2, [r3, #16]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	4a07      	ldr	r2, [pc, #28]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004ea6:	f043 0302 	orr.w	r3, r3, #2
 8004eaa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004eac:	4b05      	ldr	r3, [pc, #20]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	4a04      	ldr	r2, [pc, #16]	@ (8004ec4 <FLASH_Erase_Sector+0x8c>)
 8004eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eb6:	6113      	str	r3, [r2, #16]
}
 8004eb8:	bf00      	nop
 8004eba:	3714      	adds	r7, #20
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr
 8004ec4:	40023c00 	.word	0x40023c00

08004ec8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004ecc:	4b20      	ldr	r3, [pc, #128]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d017      	beq.n	8004f08 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a1c      	ldr	r2, [pc, #112]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004ede:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ee2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a19      	ldr	r2, [pc, #100]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004eea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	4b17      	ldr	r3, [pc, #92]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a16      	ldr	r2, [pc, #88]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004ef6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004efa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004efc:	4b14      	ldr	r3, [pc, #80]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a13      	ldr	r2, [pc, #76]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f06:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004f08:	4b11      	ldr	r3, [pc, #68]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d017      	beq.n	8004f44 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004f14:	4b0e      	ldr	r3, [pc, #56]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a0d      	ldr	r2, [pc, #52]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f1e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004f20:	4b0b      	ldr	r3, [pc, #44]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a0a      	ldr	r2, [pc, #40]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f2a:	6013      	str	r3, [r2, #0]
 8004f2c:	4b08      	ldr	r3, [pc, #32]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a07      	ldr	r2, [pc, #28]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f36:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f38:	4b05      	ldr	r3, [pc, #20]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a04      	ldr	r2, [pc, #16]	@ (8004f50 <FLASH_FlushCaches+0x88>)
 8004f3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f42:	6013      	str	r3, [r2, #0]
  }
}
 8004f44:	bf00      	nop
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	40023c00 	.word	0x40023c00

08004f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b089      	sub	sp, #36	@ 0x24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f66:	2300      	movs	r3, #0
 8004f68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	61fb      	str	r3, [r7, #28]
 8004f6e:	e16b      	b.n	8005248 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f70:	2201      	movs	r2, #1
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4013      	ands	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	f040 815a 	bne.w	8005242 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d005      	beq.n	8004fa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d130      	bne.n	8005008 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	2203      	movs	r2, #3
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	43db      	mvns	r3, r3
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fdc:	2201      	movs	r2, #1
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	091b      	lsrs	r3, r3, #4
 8004ff2:	f003 0201 	and.w	r2, r3, #1
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f003 0303 	and.w	r3, r3, #3
 8005010:	2b03      	cmp	r3, #3
 8005012:	d017      	beq.n	8005044 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	2203      	movs	r2, #3
 8005020:	fa02 f303 	lsl.w	r3, r2, r3
 8005024:	43db      	mvns	r3, r3
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4013      	ands	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	4313      	orrs	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f003 0303 	and.w	r3, r3, #3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d123      	bne.n	8005098 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	08da      	lsrs	r2, r3, #3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	3208      	adds	r2, #8
 8005058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800505c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	220f      	movs	r2, #15
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	43db      	mvns	r3, r3
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4013      	ands	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f003 0307 	and.w	r3, r3, #7
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	fa02 f303 	lsl.w	r3, r2, r3
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	4313      	orrs	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	08da      	lsrs	r2, r3, #3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	3208      	adds	r2, #8
 8005092:	69b9      	ldr	r1, [r7, #24]
 8005094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	2203      	movs	r2, #3
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	43db      	mvns	r3, r3
 80050aa:	69ba      	ldr	r2, [r7, #24]
 80050ac:	4013      	ands	r3, r2
 80050ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f003 0203 	and.w	r2, r3, #3
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	fa02 f303 	lsl.w	r3, r2, r3
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f000 80b4 	beq.w	8005242 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]
 80050de:	4b60      	ldr	r3, [pc, #384]	@ (8005260 <HAL_GPIO_Init+0x30c>)
 80050e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e2:	4a5f      	ldr	r2, [pc, #380]	@ (8005260 <HAL_GPIO_Init+0x30c>)
 80050e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80050ea:	4b5d      	ldr	r3, [pc, #372]	@ (8005260 <HAL_GPIO_Init+0x30c>)
 80050ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005264 <HAL_GPIO_Init+0x310>)
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	089b      	lsrs	r3, r3, #2
 80050fc:	3302      	adds	r3, #2
 80050fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005102:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	f003 0303 	and.w	r3, r3, #3
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	220f      	movs	r2, #15
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	43db      	mvns	r3, r3
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	4013      	ands	r3, r2
 8005118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a52      	ldr	r2, [pc, #328]	@ (8005268 <HAL_GPIO_Init+0x314>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d02b      	beq.n	800517a <HAL_GPIO_Init+0x226>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a51      	ldr	r2, [pc, #324]	@ (800526c <HAL_GPIO_Init+0x318>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d025      	beq.n	8005176 <HAL_GPIO_Init+0x222>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a50      	ldr	r2, [pc, #320]	@ (8005270 <HAL_GPIO_Init+0x31c>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d01f      	beq.n	8005172 <HAL_GPIO_Init+0x21e>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a4f      	ldr	r2, [pc, #316]	@ (8005274 <HAL_GPIO_Init+0x320>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d019      	beq.n	800516e <HAL_GPIO_Init+0x21a>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a4e      	ldr	r2, [pc, #312]	@ (8005278 <HAL_GPIO_Init+0x324>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d013      	beq.n	800516a <HAL_GPIO_Init+0x216>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a4d      	ldr	r2, [pc, #308]	@ (800527c <HAL_GPIO_Init+0x328>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d00d      	beq.n	8005166 <HAL_GPIO_Init+0x212>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a4c      	ldr	r2, [pc, #304]	@ (8005280 <HAL_GPIO_Init+0x32c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d007      	beq.n	8005162 <HAL_GPIO_Init+0x20e>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a4b      	ldr	r2, [pc, #300]	@ (8005284 <HAL_GPIO_Init+0x330>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d101      	bne.n	800515e <HAL_GPIO_Init+0x20a>
 800515a:	2307      	movs	r3, #7
 800515c:	e00e      	b.n	800517c <HAL_GPIO_Init+0x228>
 800515e:	2308      	movs	r3, #8
 8005160:	e00c      	b.n	800517c <HAL_GPIO_Init+0x228>
 8005162:	2306      	movs	r3, #6
 8005164:	e00a      	b.n	800517c <HAL_GPIO_Init+0x228>
 8005166:	2305      	movs	r3, #5
 8005168:	e008      	b.n	800517c <HAL_GPIO_Init+0x228>
 800516a:	2304      	movs	r3, #4
 800516c:	e006      	b.n	800517c <HAL_GPIO_Init+0x228>
 800516e:	2303      	movs	r3, #3
 8005170:	e004      	b.n	800517c <HAL_GPIO_Init+0x228>
 8005172:	2302      	movs	r3, #2
 8005174:	e002      	b.n	800517c <HAL_GPIO_Init+0x228>
 8005176:	2301      	movs	r3, #1
 8005178:	e000      	b.n	800517c <HAL_GPIO_Init+0x228>
 800517a:	2300      	movs	r3, #0
 800517c:	69fa      	ldr	r2, [r7, #28]
 800517e:	f002 0203 	and.w	r2, r2, #3
 8005182:	0092      	lsls	r2, r2, #2
 8005184:	4093      	lsls	r3, r2
 8005186:	69ba      	ldr	r2, [r7, #24]
 8005188:	4313      	orrs	r3, r2
 800518a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800518c:	4935      	ldr	r1, [pc, #212]	@ (8005264 <HAL_GPIO_Init+0x310>)
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	089b      	lsrs	r3, r3, #2
 8005192:	3302      	adds	r3, #2
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800519a:	4b3b      	ldr	r3, [pc, #236]	@ (8005288 <HAL_GPIO_Init+0x334>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	43db      	mvns	r3, r3
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	4013      	ands	r3, r2
 80051a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051be:	4a32      	ldr	r2, [pc, #200]	@ (8005288 <HAL_GPIO_Init+0x334>)
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051c4:	4b30      	ldr	r3, [pc, #192]	@ (8005288 <HAL_GPIO_Init+0x334>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	43db      	mvns	r3, r3
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	4013      	ands	r3, r2
 80051d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80051e0:	69ba      	ldr	r2, [r7, #24]
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051e8:	4a27      	ldr	r2, [pc, #156]	@ (8005288 <HAL_GPIO_Init+0x334>)
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80051ee:	4b26      	ldr	r3, [pc, #152]	@ (8005288 <HAL_GPIO_Init+0x334>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	43db      	mvns	r3, r3
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	4013      	ands	r3, r2
 80051fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800520a:	69ba      	ldr	r2, [r7, #24]
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	4313      	orrs	r3, r2
 8005210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005212:	4a1d      	ldr	r2, [pc, #116]	@ (8005288 <HAL_GPIO_Init+0x334>)
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005218:	4b1b      	ldr	r3, [pc, #108]	@ (8005288 <HAL_GPIO_Init+0x334>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	43db      	mvns	r3, r3
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	4013      	ands	r3, r2
 8005226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d003      	beq.n	800523c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	4313      	orrs	r3, r2
 800523a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800523c:	4a12      	ldr	r2, [pc, #72]	@ (8005288 <HAL_GPIO_Init+0x334>)
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	3301      	adds	r3, #1
 8005246:	61fb      	str	r3, [r7, #28]
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	2b0f      	cmp	r3, #15
 800524c:	f67f ae90 	bls.w	8004f70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005250:	bf00      	nop
 8005252:	bf00      	nop
 8005254:	3724      	adds	r7, #36	@ 0x24
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	40023800 	.word	0x40023800
 8005264:	40013800 	.word	0x40013800
 8005268:	40020000 	.word	0x40020000
 800526c:	40020400 	.word	0x40020400
 8005270:	40020800 	.word	0x40020800
 8005274:	40020c00 	.word	0x40020c00
 8005278:	40021000 	.word	0x40021000
 800527c:	40021400 	.word	0x40021400
 8005280:	40021800 	.word	0x40021800
 8005284:	40021c00 	.word	0x40021c00
 8005288:	40013c00 	.word	0x40013c00

0800528c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691a      	ldr	r2, [r3, #16]
 800529c:	887b      	ldrh	r3, [r7, #2]
 800529e:	4013      	ands	r3, r2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d002      	beq.n	80052aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
 80052a8:	e001      	b.n	80052ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052aa:	2300      	movs	r3, #0
 80052ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	460b      	mov	r3, r1
 80052c6:	807b      	strh	r3, [r7, #2]
 80052c8:	4613      	mov	r3, r2
 80052ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052cc:	787b      	ldrb	r3, [r7, #1]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052d2:	887a      	ldrh	r2, [r7, #2]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80052d8:	e003      	b.n	80052e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80052da:	887b      	ldrh	r3, [r7, #2]
 80052dc:	041a      	lsls	r2, r3, #16
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	619a      	str	r2, [r3, #24]
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
	...

080052f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e12b      	b.n	800555a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d106      	bne.n	800531c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f7fe fb02 	bl	8003920 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2224      	movs	r2, #36	@ 0x24
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0201 	bic.w	r2, r2, #1
 8005332:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005342:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005352:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005354:	f003 fbf6 	bl	8008b44 <HAL_RCC_GetPCLK1Freq>
 8005358:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	4a81      	ldr	r2, [pc, #516]	@ (8005564 <HAL_I2C_Init+0x274>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d807      	bhi.n	8005374 <HAL_I2C_Init+0x84>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	4a80      	ldr	r2, [pc, #512]	@ (8005568 <HAL_I2C_Init+0x278>)
 8005368:	4293      	cmp	r3, r2
 800536a:	bf94      	ite	ls
 800536c:	2301      	movls	r3, #1
 800536e:	2300      	movhi	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	e006      	b.n	8005382 <HAL_I2C_Init+0x92>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	4a7d      	ldr	r2, [pc, #500]	@ (800556c <HAL_I2C_Init+0x27c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	bf94      	ite	ls
 800537c:	2301      	movls	r3, #1
 800537e:	2300      	movhi	r3, #0
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e0e7      	b.n	800555a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	4a78      	ldr	r2, [pc, #480]	@ (8005570 <HAL_I2C_Init+0x280>)
 800538e:	fba2 2303 	umull	r2, r3, r2, r3
 8005392:	0c9b      	lsrs	r3, r3, #18
 8005394:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	4a6a      	ldr	r2, [pc, #424]	@ (8005564 <HAL_I2C_Init+0x274>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d802      	bhi.n	80053c4 <HAL_I2C_Init+0xd4>
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	3301      	adds	r3, #1
 80053c2:	e009      	b.n	80053d8 <HAL_I2C_Init+0xe8>
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80053ca:	fb02 f303 	mul.w	r3, r2, r3
 80053ce:	4a69      	ldr	r2, [pc, #420]	@ (8005574 <HAL_I2C_Init+0x284>)
 80053d0:	fba2 2303 	umull	r2, r3, r2, r3
 80053d4:	099b      	lsrs	r3, r3, #6
 80053d6:	3301      	adds	r3, #1
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6812      	ldr	r2, [r2, #0]
 80053dc:	430b      	orrs	r3, r1
 80053de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80053ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	495c      	ldr	r1, [pc, #368]	@ (8005564 <HAL_I2C_Init+0x274>)
 80053f4:	428b      	cmp	r3, r1
 80053f6:	d819      	bhi.n	800542c <HAL_I2C_Init+0x13c>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	1e59      	subs	r1, r3, #1
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	fbb1 f3f3 	udiv	r3, r1, r3
 8005406:	1c59      	adds	r1, r3, #1
 8005408:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800540c:	400b      	ands	r3, r1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <HAL_I2C_Init+0x138>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	1e59      	subs	r1, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	005b      	lsls	r3, r3, #1
 800541c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005420:	3301      	adds	r3, #1
 8005422:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005426:	e051      	b.n	80054cc <HAL_I2C_Init+0x1dc>
 8005428:	2304      	movs	r3, #4
 800542a:	e04f      	b.n	80054cc <HAL_I2C_Init+0x1dc>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d111      	bne.n	8005458 <HAL_I2C_Init+0x168>
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	1e58      	subs	r0, r3, #1
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6859      	ldr	r1, [r3, #4]
 800543c:	460b      	mov	r3, r1
 800543e:	005b      	lsls	r3, r3, #1
 8005440:	440b      	add	r3, r1
 8005442:	fbb0 f3f3 	udiv	r3, r0, r3
 8005446:	3301      	adds	r3, #1
 8005448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800544c:	2b00      	cmp	r3, #0
 800544e:	bf0c      	ite	eq
 8005450:	2301      	moveq	r3, #1
 8005452:	2300      	movne	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	e012      	b.n	800547e <HAL_I2C_Init+0x18e>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	1e58      	subs	r0, r3, #1
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6859      	ldr	r1, [r3, #4]
 8005460:	460b      	mov	r3, r1
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	0099      	lsls	r1, r3, #2
 8005468:	440b      	add	r3, r1
 800546a:	fbb0 f3f3 	udiv	r3, r0, r3
 800546e:	3301      	adds	r3, #1
 8005470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005474:	2b00      	cmp	r3, #0
 8005476:	bf0c      	ite	eq
 8005478:	2301      	moveq	r3, #1
 800547a:	2300      	movne	r3, #0
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <HAL_I2C_Init+0x196>
 8005482:	2301      	movs	r3, #1
 8005484:	e022      	b.n	80054cc <HAL_I2C_Init+0x1dc>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10e      	bne.n	80054ac <HAL_I2C_Init+0x1bc>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	1e58      	subs	r0, r3, #1
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6859      	ldr	r1, [r3, #4]
 8005496:	460b      	mov	r3, r1
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	440b      	add	r3, r1
 800549c:	fbb0 f3f3 	udiv	r3, r0, r3
 80054a0:	3301      	adds	r3, #1
 80054a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054aa:	e00f      	b.n	80054cc <HAL_I2C_Init+0x1dc>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	1e58      	subs	r0, r3, #1
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6859      	ldr	r1, [r3, #4]
 80054b4:	460b      	mov	r3, r1
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	0099      	lsls	r1, r3, #2
 80054bc:	440b      	add	r3, r1
 80054be:	fbb0 f3f3 	udiv	r3, r0, r3
 80054c2:	3301      	adds	r3, #1
 80054c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	6809      	ldr	r1, [r1, #0]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69da      	ldr	r2, [r3, #28]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	431a      	orrs	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80054fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	6911      	ldr	r1, [r2, #16]
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	68d2      	ldr	r2, [r2, #12]
 8005506:	4311      	orrs	r1, r2
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6812      	ldr	r2, [r2, #0]
 800550c:	430b      	orrs	r3, r1
 800550e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	695a      	ldr	r2, [r3, #20]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	431a      	orrs	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	430a      	orrs	r2, r1
 800552a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 0201 	orr.w	r2, r2, #1
 800553a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	000186a0 	.word	0x000186a0
 8005568:	001e847f 	.word	0x001e847f
 800556c:	003d08ff 	.word	0x003d08ff
 8005570:	431bde83 	.word	0x431bde83
 8005574:	10624dd3 	.word	0x10624dd3

08005578 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558a:	2b80      	cmp	r3, #128	@ 0x80
 800558c:	d103      	bne.n	8005596 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2200      	movs	r2, #0
 8005594:	611a      	str	r2, [r3, #16]
  }
}
 8005596:	bf00      	nop
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
	...

080055a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b088      	sub	sp, #32
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	607a      	str	r2, [r7, #4]
 80055ae:	461a      	mov	r2, r3
 80055b0:	460b      	mov	r3, r1
 80055b2:	817b      	strh	r3, [r7, #10]
 80055b4:	4613      	mov	r3, r2
 80055b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055b8:	f7fe fe0a 	bl	80041d0 <HAL_GetTick>
 80055bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	f040 80e0 	bne.w	800578c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	9300      	str	r3, [sp, #0]
 80055d0:	2319      	movs	r3, #25
 80055d2:	2201      	movs	r2, #1
 80055d4:	4970      	ldr	r1, [pc, #448]	@ (8005798 <HAL_I2C_Master_Transmit+0x1f4>)
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f002 fbe6 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80055e2:	2302      	movs	r3, #2
 80055e4:	e0d3      	b.n	800578e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d101      	bne.n	80055f4 <HAL_I2C_Master_Transmit+0x50>
 80055f0:	2302      	movs	r3, #2
 80055f2:	e0cc      	b.n	800578e <HAL_I2C_Master_Transmit+0x1ea>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b01      	cmp	r3, #1
 8005608:	d007      	beq.n	800561a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f042 0201 	orr.w	r2, r2, #1
 8005618:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005628:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2221      	movs	r2, #33	@ 0x21
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2210      	movs	r2, #16
 8005636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	893a      	ldrh	r2, [r7, #8]
 800564a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	4a50      	ldr	r2, [pc, #320]	@ (800579c <HAL_I2C_Master_Transmit+0x1f8>)
 800565a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800565c:	8979      	ldrh	r1, [r7, #10]
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	6a3a      	ldr	r2, [r7, #32]
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f002 f8f8 	bl	8007858 <I2C_MasterRequestWrite>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e08d      	b.n	800578e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005672:	2300      	movs	r3, #0
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	613b      	str	r3, [r7, #16]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	613b      	str	r3, [r7, #16]
 8005686:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005688:	e066      	b.n	8005758 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	6a39      	ldr	r1, [r7, #32]
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f002 fca4 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00d      	beq.n	80056b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d107      	bne.n	80056b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e06b      	b.n	800578e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ba:	781a      	ldrb	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	3b01      	subs	r3, #1
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d11b      	bne.n	800572c <HAL_I2C_Master_Transmit+0x188>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d017      	beq.n	800572c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005700:	781a      	ldrb	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	6a39      	ldr	r1, [r7, #32]
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f002 fc9b 	bl	800806c <I2C_WaitOnBTFFlagUntilTimeout>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00d      	beq.n	8005758 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005740:	2b04      	cmp	r3, #4
 8005742:	d107      	bne.n	8005754 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005752:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e01a      	b.n	800578e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800575c:	2b00      	cmp	r3, #0
 800575e:	d194      	bne.n	800568a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800576e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005788:	2300      	movs	r3, #0
 800578a:	e000      	b.n	800578e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800578c:	2302      	movs	r3, #2
  }
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	00100002 	.word	0x00100002
 800579c:	ffff0000 	.word	0xffff0000

080057a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af02      	add	r7, sp, #8
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	4608      	mov	r0, r1
 80057aa:	4611      	mov	r1, r2
 80057ac:	461a      	mov	r2, r3
 80057ae:	4603      	mov	r3, r0
 80057b0:	817b      	strh	r3, [r7, #10]
 80057b2:	460b      	mov	r3, r1
 80057b4:	813b      	strh	r3, [r7, #8]
 80057b6:	4613      	mov	r3, r2
 80057b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057ba:	f7fe fd09 	bl	80041d0 <HAL_GetTick>
 80057be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b20      	cmp	r3, #32
 80057ca:	f040 80d9 	bne.w	8005980 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	2319      	movs	r3, #25
 80057d4:	2201      	movs	r2, #1
 80057d6:	496d      	ldr	r1, [pc, #436]	@ (800598c <HAL_I2C_Mem_Write+0x1ec>)
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f002 fae5 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80057e4:	2302      	movs	r3, #2
 80057e6:	e0cc      	b.n	8005982 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <HAL_I2C_Mem_Write+0x56>
 80057f2:	2302      	movs	r3, #2
 80057f4:	e0c5      	b.n	8005982 <HAL_I2C_Mem_Write+0x1e2>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b01      	cmp	r3, #1
 800580a:	d007      	beq.n	800581c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0201 	orr.w	r2, r2, #1
 800581a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800582a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2221      	movs	r2, #33	@ 0x21
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2240      	movs	r2, #64	@ 0x40
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a3a      	ldr	r2, [r7, #32]
 8005846:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800584c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005852:	b29a      	uxth	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4a4d      	ldr	r2, [pc, #308]	@ (8005990 <HAL_I2C_Mem_Write+0x1f0>)
 800585c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800585e:	88f8      	ldrh	r0, [r7, #6]
 8005860:	893a      	ldrh	r2, [r7, #8]
 8005862:	8979      	ldrh	r1, [r7, #10]
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	9301      	str	r3, [sp, #4]
 8005868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	4603      	mov	r3, r0
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f002 f874 	bl	800795c <I2C_RequestMemoryWrite>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d052      	beq.n	8005920 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e081      	b.n	8005982 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f002 fbaa 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00d      	beq.n	80058aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	2b04      	cmp	r3, #4
 8005894:	d107      	bne.n	80058a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e06b      	b.n	8005982 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ae:	781a      	ldrb	r2, [r3, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	3b01      	subs	r3, #1
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	f003 0304 	and.w	r3, r3, #4
 80058e4:	2b04      	cmp	r3, #4
 80058e6:	d11b      	bne.n	8005920 <HAL_I2C_Mem_Write+0x180>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d017      	beq.n	8005920 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f4:	781a      	ldrb	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005916:	b29b      	uxth	r3, r3
 8005918:	3b01      	subs	r3, #1
 800591a:	b29a      	uxth	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1aa      	bne.n	800587e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005928:	697a      	ldr	r2, [r7, #20]
 800592a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f002 fb9d 	bl	800806c <I2C_WaitOnBTFFlagUntilTimeout>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00d      	beq.n	8005954 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	2b04      	cmp	r3, #4
 800593e:	d107      	bne.n	8005950 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800594e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e016      	b.n	8005982 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005962:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2220      	movs	r2, #32
 8005968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800597c:	2300      	movs	r3, #0
 800597e:	e000      	b.n	8005982 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005980:	2302      	movs	r3, #2
  }
}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	00100002 	.word	0x00100002
 8005990:	ffff0000 	.word	0xffff0000

08005994 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b08c      	sub	sp, #48	@ 0x30
 8005998:	af02      	add	r7, sp, #8
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	4608      	mov	r0, r1
 800599e:	4611      	mov	r1, r2
 80059a0:	461a      	mov	r2, r3
 80059a2:	4603      	mov	r3, r0
 80059a4:	817b      	strh	r3, [r7, #10]
 80059a6:	460b      	mov	r3, r1
 80059a8:	813b      	strh	r3, [r7, #8]
 80059aa:	4613      	mov	r3, r2
 80059ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80059ae:	f7fe fc0f 	bl	80041d0 <HAL_GetTick>
 80059b2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b20      	cmp	r3, #32
 80059be:	f040 8214 	bne.w	8005dea <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	2319      	movs	r3, #25
 80059c8:	2201      	movs	r2, #1
 80059ca:	497b      	ldr	r1, [pc, #492]	@ (8005bb8 <HAL_I2C_Mem_Read+0x224>)
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f002 f9eb 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80059d8:	2302      	movs	r3, #2
 80059da:	e207      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d101      	bne.n	80059ea <HAL_I2C_Mem_Read+0x56>
 80059e6:	2302      	movs	r3, #2
 80059e8:	e200      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d007      	beq.n	8005a10 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2222      	movs	r2, #34	@ 0x22
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2240      	movs	r2, #64	@ 0x40
 8005a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005a40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8005bbc <HAL_I2C_Mem_Read+0x228>)
 8005a50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a52:	88f8      	ldrh	r0, [r7, #6]
 8005a54:	893a      	ldrh	r2, [r7, #8]
 8005a56:	8979      	ldrh	r1, [r7, #10]
 8005a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5a:	9301      	str	r3, [sp, #4]
 8005a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	4603      	mov	r3, r0
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f002 f810 	bl	8007a88 <I2C_RequestMemoryRead>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e1bc      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d113      	bne.n	8005aa2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	623b      	str	r3, [r7, #32]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	623b      	str	r3, [r7, #32]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	623b      	str	r3, [r7, #32]
 8005a8e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	e190      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d11b      	bne.n	8005ae2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ab8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aba:	2300      	movs	r3, #0
 8005abc:	61fb      	str	r3, [r7, #28]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	61fb      	str	r3, [r7, #28]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	61fb      	str	r3, [r7, #28]
 8005ace:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	e170      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	d11b      	bne.n	8005b22 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005af8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61bb      	str	r3, [r7, #24]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	695b      	ldr	r3, [r3, #20]
 8005b14:	61bb      	str	r3, [r7, #24]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	e150      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b22:	2300      	movs	r3, #0
 8005b24:	617b      	str	r3, [r7, #20]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	617b      	str	r3, [r7, #20]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	617b      	str	r3, [r7, #20]
 8005b36:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005b38:	e144      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b3e:	2b03      	cmp	r3, #3
 8005b40:	f200 80f1 	bhi.w	8005d26 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d123      	bne.n	8005b94 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b4e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f002 fb05 	bl	8008160 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e145      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691a      	ldr	r2, [r3, #16]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b72:	1c5a      	adds	r2, r3, #1
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b92:	e117      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d14e      	bne.n	8005c3a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	4906      	ldr	r1, [pc, #24]	@ (8005bc0 <HAL_I2C_Mem_Read+0x22c>)
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f002 f8fe 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d008      	beq.n	8005bc4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e11a      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
 8005bb6:	bf00      	nop
 8005bb8:	00100002 	.word	0x00100002
 8005bbc:	ffff0000 	.word	0xffff0000
 8005bc0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	691a      	ldr	r2, [r3, #16]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bde:	b2d2      	uxtb	r2, r2
 8005be0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c10:	b2d2      	uxtb	r2, r2
 8005c12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c22:	3b01      	subs	r3, #1
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c38:	e0c4      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c40:	2200      	movs	r2, #0
 8005c42:	496c      	ldr	r1, [pc, #432]	@ (8005df4 <HAL_I2C_Mem_Read+0x460>)
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f002 f8af 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e0cb      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6e:	b2d2      	uxtb	r2, r2
 8005c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4955      	ldr	r1, [pc, #340]	@ (8005df4 <HAL_I2C_Mem_Read+0x460>)
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f002 f881 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d001      	beq.n	8005cb0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e09d      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	691a      	ldr	r2, [r3, #16]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	b2d2      	uxtb	r2, r2
 8005ccc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	b29a      	uxth	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d24:	e04e      	b.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f002 fa18 	bl	8008160 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d001      	beq.n	8005d3a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e058      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	3b01      	subs	r3, #1
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f003 0304 	and.w	r3, r3, #4
 8005d76:	2b04      	cmp	r3, #4
 8005d78:	d124      	bne.n	8005dc4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d7e:	2b03      	cmp	r3, #3
 8005d80:	d107      	bne.n	8005d92 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d90:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	691a      	ldr	r2, [r3, #16]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9c:	b2d2      	uxtb	r2, r2
 8005d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	1c5a      	adds	r2, r3, #1
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dae:	3b01      	subs	r3, #1
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f47f aeb6 	bne.w	8005b3a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005de6:	2300      	movs	r3, #0
 8005de8:	e000      	b.n	8005dec <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005dea:	2302      	movs	r3, #2
  }
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3728      	adds	r7, #40	@ 0x28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	00010004 	.word	0x00010004

08005df8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b08a      	sub	sp, #40	@ 0x28
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	607a      	str	r2, [r7, #4]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	460b      	mov	r3, r1
 8005e06:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005e08:	f7fe f9e2 	bl	80041d0 <HAL_GetTick>
 8005e0c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b20      	cmp	r3, #32
 8005e1c:	f040 8111 	bne.w	8006042 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	2319      	movs	r3, #25
 8005e26:	2201      	movs	r2, #1
 8005e28:	4988      	ldr	r1, [pc, #544]	@ (800604c <HAL_I2C_IsDeviceReady+0x254>)
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f001 ffbc 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005e36:	2302      	movs	r3, #2
 8005e38:	e104      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d101      	bne.n	8005e48 <HAL_I2C_IsDeviceReady+0x50>
 8005e44:	2302      	movs	r3, #2
 8005e46:	e0fd      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d007      	beq.n	8005e6e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0201 	orr.w	r2, r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e7c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2224      	movs	r2, #36	@ 0x24
 8005e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	4a70      	ldr	r2, [pc, #448]	@ (8006050 <HAL_I2C_IsDeviceReady+0x258>)
 8005e90:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ea0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f001 ff7a 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d00d      	beq.n	8005ed6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ec4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ec8:	d103      	bne.n	8005ed2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ed0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e0b6      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ed6:	897b      	ldrh	r3, [r7, #10]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	461a      	mov	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ee4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005ee6:	f7fe f973 	bl	80041d0 <HAL_GetTick>
 8005eea:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	f003 0302 	and.w	r3, r3, #2
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	bf0c      	ite	eq
 8005efa:	2301      	moveq	r3, #1
 8005efc:	2300      	movne	r3, #0
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f10:	bf0c      	ite	eq
 8005f12:	2301      	moveq	r3, #1
 8005f14:	2300      	movne	r3, #0
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005f1a:	e025      	b.n	8005f68 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005f1c:	f7fe f958 	bl	80041d0 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d302      	bcc.n	8005f32 <HAL_I2C_IsDeviceReady+0x13a>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d103      	bne.n	8005f3a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	22a0      	movs	r2, #160	@ 0xa0
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	f003 0302 	and.w	r3, r3, #2
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	bf0c      	ite	eq
 8005f48:	2301      	moveq	r3, #1
 8005f4a:	2300      	movne	r3, #0
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f5e:	bf0c      	ite	eq
 8005f60:	2301      	moveq	r3, #1
 8005f62:	2300      	movne	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	2ba0      	cmp	r3, #160	@ 0xa0
 8005f72:	d005      	beq.n	8005f80 <HAL_I2C_IsDeviceReady+0x188>
 8005f74:	7dfb      	ldrb	r3, [r7, #23]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d102      	bne.n	8005f80 <HAL_I2C_IsDeviceReady+0x188>
 8005f7a:	7dbb      	ldrb	r3, [r7, #22]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d0cd      	beq.n	8005f1c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d129      	bne.n	8005fea <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fa4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	613b      	str	r3, [r7, #16]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	613b      	str	r3, [r7, #16]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	613b      	str	r3, [r7, #16]
 8005fba:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	2319      	movs	r3, #25
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	4921      	ldr	r1, [pc, #132]	@ (800604c <HAL_I2C_IsDeviceReady+0x254>)
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f001 feee 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d001      	beq.n	8005fd6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e036      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e02c      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ff8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006002:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	2319      	movs	r3, #25
 800600a:	2201      	movs	r2, #1
 800600c:	490f      	ldr	r1, [pc, #60]	@ (800604c <HAL_I2C_IsDeviceReady+0x254>)
 800600e:	68f8      	ldr	r0, [r7, #12]
 8006010:	f001 feca 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e012      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	3301      	adds	r3, #1
 8006022:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	429a      	cmp	r2, r3
 800602a:	f4ff af32 	bcc.w	8005e92 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2220      	movs	r2, #32
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e000      	b.n	8006044 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006042:	2302      	movs	r3, #2
  }
}
 8006044:	4618      	mov	r0, r3
 8006046:	3720      	adds	r7, #32
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	00100002 	.word	0x00100002
 8006050:	ffff0000 	.word	0xffff0000

08006054 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b088      	sub	sp, #32
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006074:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800607c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800607e:	7bfb      	ldrb	r3, [r7, #15]
 8006080:	2b10      	cmp	r3, #16
 8006082:	d003      	beq.n	800608c <HAL_I2C_EV_IRQHandler+0x38>
 8006084:	7bfb      	ldrb	r3, [r7, #15]
 8006086:	2b40      	cmp	r3, #64	@ 0x40
 8006088:	f040 80c1 	bne.w	800620e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10d      	bne.n	80060c2 <HAL_I2C_EV_IRQHandler+0x6e>
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80060ac:	d003      	beq.n	80060b6 <HAL_I2C_EV_IRQHandler+0x62>
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80060b4:	d101      	bne.n	80060ba <HAL_I2C_EV_IRQHandler+0x66>
 80060b6:	2301      	movs	r3, #1
 80060b8:	e000      	b.n	80060bc <HAL_I2C_EV_IRQHandler+0x68>
 80060ba:	2300      	movs	r3, #0
 80060bc:	2b01      	cmp	r3, #1
 80060be:	f000 8132 	beq.w	8006326 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00c      	beq.n	80060e6 <HAL_I2C_EV_IRQHandler+0x92>
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	0a5b      	lsrs	r3, r3, #9
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d006      	beq.n	80060e6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f002 f8cd 	bl	8008278 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 fd9b 	bl	8006c1a <I2C_Master_SB>
 80060e4:	e092      	b.n	800620c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	08db      	lsrs	r3, r3, #3
 80060ea:	f003 0301 	and.w	r3, r3, #1
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d009      	beq.n	8006106 <HAL_I2C_EV_IRQHandler+0xb2>
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	0a5b      	lsrs	r3, r3, #9
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 fe11 	bl	8006d26 <I2C_Master_ADD10>
 8006104:	e082      	b.n	800620c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	085b      	lsrs	r3, r3, #1
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d009      	beq.n	8006126 <HAL_I2C_EV_IRQHandler+0xd2>
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	0a5b      	lsrs	r3, r3, #9
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fe2b 	bl	8006d7a <I2C_Master_ADDR>
 8006124:	e072      	b.n	800620c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	089b      	lsrs	r3, r3, #2
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	d03b      	beq.n	80061aa <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800613c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006140:	f000 80f3 	beq.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	09db      	lsrs	r3, r3, #7
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00f      	beq.n	8006170 <HAL_I2C_EV_IRQHandler+0x11c>
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	0a9b      	lsrs	r3, r3, #10
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d009      	beq.n	8006170 <HAL_I2C_EV_IRQHandler+0x11c>
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	089b      	lsrs	r3, r3, #2
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	d103      	bne.n	8006170 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 f9f3 	bl	8006554 <I2C_MasterTransmit_TXE>
 800616e:	e04d      	b.n	800620c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	089b      	lsrs	r3, r3, #2
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 80d6 	beq.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	0a5b      	lsrs	r3, r3, #9
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	f000 80cf 	beq.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800618c:	7bbb      	ldrb	r3, [r7, #14]
 800618e:	2b21      	cmp	r3, #33	@ 0x21
 8006190:	d103      	bne.n	800619a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 fa7a 	bl	800668c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006198:	e0c7      	b.n	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800619a:	7bfb      	ldrb	r3, [r7, #15]
 800619c:	2b40      	cmp	r3, #64	@ 0x40
 800619e:	f040 80c4 	bne.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fae8 	bl	8006778 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061a8:	e0bf      	b.n	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061b8:	f000 80b7 	beq.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	099b      	lsrs	r3, r3, #6
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00f      	beq.n	80061e8 <HAL_I2C_EV_IRQHandler+0x194>
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	0a9b      	lsrs	r3, r3, #10
 80061cc:	f003 0301 	and.w	r3, r3, #1
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d009      	beq.n	80061e8 <HAL_I2C_EV_IRQHandler+0x194>
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	089b      	lsrs	r3, r3, #2
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d103      	bne.n	80061e8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fb61 	bl	80068a8 <I2C_MasterReceive_RXNE>
 80061e6:	e011      	b.n	800620c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	089b      	lsrs	r3, r3, #2
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 809a 	beq.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	0a5b      	lsrs	r3, r3, #9
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 8093 	beq.w	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 fc17 	bl	8006a38 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800620a:	e08e      	b.n	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
 800620c:	e08d      	b.n	800632a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006212:	2b00      	cmp	r3, #0
 8006214:	d004      	beq.n	8006220 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	61fb      	str	r3, [r7, #28]
 800621e:	e007      	b.n	8006230 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	085b      	lsrs	r3, r3, #1
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b00      	cmp	r3, #0
 800623a:	d012      	beq.n	8006262 <HAL_I2C_EV_IRQHandler+0x20e>
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	0a5b      	lsrs	r3, r3, #9
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00c      	beq.n	8006262 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624c:	2b00      	cmp	r3, #0
 800624e:	d003      	beq.n	8006258 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006258:	69b9      	ldr	r1, [r7, #24]
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 ffdc 	bl	8007218 <I2C_Slave_ADDR>
 8006260:	e066      	b.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	091b      	lsrs	r3, r3, #4
 8006266:	f003 0301 	and.w	r3, r3, #1
 800626a:	2b00      	cmp	r3, #0
 800626c:	d009      	beq.n	8006282 <HAL_I2C_EV_IRQHandler+0x22e>
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	0a5b      	lsrs	r3, r3, #9
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f001 f816 	bl	80072ac <I2C_Slave_STOPF>
 8006280:	e056      	b.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006282:	7bbb      	ldrb	r3, [r7, #14]
 8006284:	2b21      	cmp	r3, #33	@ 0x21
 8006286:	d002      	beq.n	800628e <HAL_I2C_EV_IRQHandler+0x23a>
 8006288:	7bbb      	ldrb	r3, [r7, #14]
 800628a:	2b29      	cmp	r3, #41	@ 0x29
 800628c:	d125      	bne.n	80062da <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	09db      	lsrs	r3, r3, #7
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00f      	beq.n	80062ba <HAL_I2C_EV_IRQHandler+0x266>
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	0a9b      	lsrs	r3, r3, #10
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d009      	beq.n	80062ba <HAL_I2C_EV_IRQHandler+0x266>
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	089b      	lsrs	r3, r3, #2
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d103      	bne.n	80062ba <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 fef2 	bl	800709c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80062b8:	e039      	b.n	800632e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	089b      	lsrs	r3, r3, #2
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d033      	beq.n	800632e <HAL_I2C_EV_IRQHandler+0x2da>
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	0a5b      	lsrs	r3, r3, #9
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d02d      	beq.n	800632e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 ff1f 	bl	8007116 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80062d8:	e029      	b.n	800632e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	099b      	lsrs	r3, r3, #6
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00f      	beq.n	8006306 <HAL_I2C_EV_IRQHandler+0x2b2>
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	0a9b      	lsrs	r3, r3, #10
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d009      	beq.n	8006306 <HAL_I2C_EV_IRQHandler+0x2b2>
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	089b      	lsrs	r3, r3, #2
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d103      	bne.n	8006306 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 ff2a 	bl	8007158 <I2C_SlaveReceive_RXNE>
 8006304:	e014      	b.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	089b      	lsrs	r3, r3, #2
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00e      	beq.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	0a5b      	lsrs	r3, r3, #9
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d008      	beq.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 ff58 	bl	80071d4 <I2C_SlaveReceive_BTF>
 8006324:	e004      	b.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006326:	bf00      	nop
 8006328:	e002      	b.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800632a:	bf00      	nop
 800632c:	e000      	b.n	8006330 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800632e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006330:	3720      	adds	r7, #32
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b08a      	sub	sp, #40	@ 0x28
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800634e:	2300      	movs	r3, #0
 8006350:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006358:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800635a:	6a3b      	ldr	r3, [r7, #32]
 800635c:	0a1b      	lsrs	r3, r3, #8
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00e      	beq.n	8006384 <HAL_I2C_ER_IRQHandler+0x4e>
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	0a1b      	lsrs	r3, r3, #8
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b00      	cmp	r3, #0
 8006370:	d008      	beq.n	8006384 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006374:	f043 0301 	orr.w	r3, r3, #1
 8006378:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006382:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006384:	6a3b      	ldr	r3, [r7, #32]
 8006386:	0a5b      	lsrs	r3, r3, #9
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d00e      	beq.n	80063ae <HAL_I2C_ER_IRQHandler+0x78>
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	0a1b      	lsrs	r3, r3, #8
 8006394:	f003 0301 	and.w	r3, r3, #1
 8006398:	2b00      	cmp	r3, #0
 800639a:	d008      	beq.n	80063ae <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	f043 0302 	orr.w	r3, r3, #2
 80063a2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80063ac:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	0a9b      	lsrs	r3, r3, #10
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d03f      	beq.n	800643a <HAL_I2C_ER_IRQHandler+0x104>
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	0a1b      	lsrs	r3, r3, #8
 80063be:	f003 0301 	and.w	r3, r3, #1
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d039      	beq.n	800643a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80063c6:	7efb      	ldrb	r3, [r7, #27]
 80063c8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063d8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063de:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80063e0:	7ebb      	ldrb	r3, [r7, #26]
 80063e2:	2b20      	cmp	r3, #32
 80063e4:	d112      	bne.n	800640c <HAL_I2C_ER_IRQHandler+0xd6>
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10f      	bne.n	800640c <HAL_I2C_ER_IRQHandler+0xd6>
 80063ec:	7cfb      	ldrb	r3, [r7, #19]
 80063ee:	2b21      	cmp	r3, #33	@ 0x21
 80063f0:	d008      	beq.n	8006404 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80063f2:	7cfb      	ldrb	r3, [r7, #19]
 80063f4:	2b29      	cmp	r3, #41	@ 0x29
 80063f6:	d005      	beq.n	8006404 <HAL_I2C_ER_IRQHandler+0xce>
 80063f8:	7cfb      	ldrb	r3, [r7, #19]
 80063fa:	2b28      	cmp	r3, #40	@ 0x28
 80063fc:	d106      	bne.n	800640c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2b21      	cmp	r3, #33	@ 0x21
 8006402:	d103      	bne.n	800640c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f001 f881 	bl	800750c <I2C_Slave_AF>
 800640a:	e016      	b.n	800643a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006414:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	f043 0304 	orr.w	r3, r3, #4
 800641c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800641e:	7efb      	ldrb	r3, [r7, #27]
 8006420:	2b10      	cmp	r3, #16
 8006422:	d002      	beq.n	800642a <HAL_I2C_ER_IRQHandler+0xf4>
 8006424:	7efb      	ldrb	r3, [r7, #27]
 8006426:	2b40      	cmp	r3, #64	@ 0x40
 8006428:	d107      	bne.n	800643a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006438:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800643a:	6a3b      	ldr	r3, [r7, #32]
 800643c:	0adb      	lsrs	r3, r3, #11
 800643e:	f003 0301 	and.w	r3, r3, #1
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00e      	beq.n	8006464 <HAL_I2C_ER_IRQHandler+0x12e>
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	0a1b      	lsrs	r3, r3, #8
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d008      	beq.n	8006464 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	f043 0308 	orr.w	r3, r3, #8
 8006458:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8006462:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006466:	2b00      	cmp	r3, #0
 8006468:	d008      	beq.n	800647c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	431a      	orrs	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f001 f8bc 	bl	80075f4 <I2C_ITError>
  }
}
 800647c:	bf00      	nop
 800647e:	3728      	adds	r7, #40	@ 0x28
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80064c8:	bf00      	nop
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	460b      	mov	r3, r1
 80064de:	70fb      	strb	r3, [r7, #3]
 80064e0:	4613      	mov	r3, r2
 80064e2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006562:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800656a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006570:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006576:	2b00      	cmp	r3, #0
 8006578:	d150      	bne.n	800661c <I2C_MasterTransmit_TXE+0xc8>
 800657a:	7bfb      	ldrb	r3, [r7, #15]
 800657c:	2b21      	cmp	r3, #33	@ 0x21
 800657e:	d14d      	bne.n	800661c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	2b08      	cmp	r3, #8
 8006584:	d01d      	beq.n	80065c2 <I2C_MasterTransmit_TXE+0x6e>
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b20      	cmp	r3, #32
 800658a:	d01a      	beq.n	80065c2 <I2C_MasterTransmit_TXE+0x6e>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006592:	d016      	beq.n	80065c2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80065a2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2211      	movs	r2, #17
 80065a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f7ff ff62 	bl	8006484 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80065c0:	e060      	b.n	8006684 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80065d0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065e0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2220      	movs	r2, #32
 80065ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b40      	cmp	r3, #64	@ 0x40
 80065fa:	d107      	bne.n	800660c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7ff ff7d 	bl	8006504 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800660a:	e03b      	b.n	8006684 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7ff ff35 	bl	8006484 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800661a:	e033      	b.n	8006684 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	2b21      	cmp	r3, #33	@ 0x21
 8006620:	d005      	beq.n	800662e <I2C_MasterTransmit_TXE+0xda>
 8006622:	7bbb      	ldrb	r3, [r7, #14]
 8006624:	2b40      	cmp	r3, #64	@ 0x40
 8006626:	d12d      	bne.n	8006684 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006628:	7bfb      	ldrb	r3, [r7, #15]
 800662a:	2b22      	cmp	r3, #34	@ 0x22
 800662c:	d12a      	bne.n	8006684 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006632:	b29b      	uxth	r3, r3
 8006634:	2b00      	cmp	r3, #0
 8006636:	d108      	bne.n	800664a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685a      	ldr	r2, [r3, #4]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006646:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006648:	e01c      	b.n	8006684 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b40      	cmp	r3, #64	@ 0x40
 8006654:	d103      	bne.n	800665e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 f88e 	bl	8006778 <I2C_MemoryTransmit_TXE_BTF>
}
 800665c:	e012      	b.n	8006684 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006662:	781a      	ldrb	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666e:	1c5a      	adds	r2, r3, #1
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006682:	e7ff      	b.n	8006684 <I2C_MasterTransmit_TXE+0x130>
 8006684:	bf00      	nop
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006698:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b21      	cmp	r3, #33	@ 0x21
 80066a4:	d164      	bne.n	8006770 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d012      	beq.n	80066d6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b4:	781a      	ldrb	r2, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	3b01      	subs	r3, #1
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80066d4:	e04c      	b.n	8006770 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b08      	cmp	r3, #8
 80066da:	d01d      	beq.n	8006718 <I2C_MasterTransmit_BTF+0x8c>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d01a      	beq.n	8006718 <I2C_MasterTransmit_BTF+0x8c>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80066e8:	d016      	beq.n	8006718 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80066f8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2211      	movs	r2, #17
 80066fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2220      	movs	r2, #32
 800670c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff feb7 	bl	8006484 <HAL_I2C_MasterTxCpltCallback>
}
 8006716:	e02b      	b.n	8006770 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685a      	ldr	r2, [r3, #4]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006726:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006736:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2220      	movs	r2, #32
 8006742:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b40      	cmp	r3, #64	@ 0x40
 8006750:	d107      	bne.n	8006762 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7ff fed2 	bl	8006504 <HAL_I2C_MemTxCpltCallback>
}
 8006760:	e006      	b.n	8006770 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fe8a 	bl	8006484 <HAL_I2C_MasterTxCpltCallback>
}
 8006770:	bf00      	nop
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006786:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800678c:	2b00      	cmp	r3, #0
 800678e:	d11d      	bne.n	80067cc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006794:	2b01      	cmp	r3, #1
 8006796:	d10b      	bne.n	80067b0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800679c:	b2da      	uxtb	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067a8:	1c9a      	adds	r2, r3, #2
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80067ae:	e077      	b.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	121b      	asrs	r3, r3, #8
 80067b8:	b2da      	uxtb	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80067ca:	e069      	b.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d10b      	bne.n	80067ec <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067d8:	b2da      	uxtb	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067e4:	1c5a      	adds	r2, r3, #1
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80067ea:	e059      	b.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d152      	bne.n	800689a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
 80067f6:	2b22      	cmp	r3, #34	@ 0x22
 80067f8:	d10d      	bne.n	8006816 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006808:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006814:	e044      	b.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800681a:	b29b      	uxth	r3, r3
 800681c:	2b00      	cmp	r3, #0
 800681e:	d015      	beq.n	800684c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006820:	7bfb      	ldrb	r3, [r7, #15]
 8006822:	2b21      	cmp	r3, #33	@ 0x21
 8006824:	d112      	bne.n	800684c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	781a      	ldrb	r2, [r3, #0]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006836:	1c5a      	adds	r2, r3, #1
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006840:	b29b      	uxth	r3, r3
 8006842:	3b01      	subs	r3, #1
 8006844:	b29a      	uxth	r2, r3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800684a:	e029      	b.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006850:	b29b      	uxth	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d124      	bne.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	2b21      	cmp	r3, #33	@ 0x21
 800685a:	d121      	bne.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685a      	ldr	r2, [r3, #4]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800686a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800687a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2220      	movs	r2, #32
 8006886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7ff fe36 	bl	8006504 <HAL_I2C_MemTxCpltCallback>
}
 8006898:	e002      	b.n	80068a0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7fe fe6c 	bl	8005578 <I2C_Flush_DR>
}
 80068a0:	bf00      	nop
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	2b22      	cmp	r3, #34	@ 0x22
 80068ba:	f040 80b9 	bne.w	8006a30 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b03      	cmp	r3, #3
 80068d0:	d921      	bls.n	8006916 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	691a      	ldr	r2, [r3, #16]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068dc:	b2d2      	uxtb	r2, r2
 80068de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e4:	1c5a      	adds	r2, r3, #1
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	3b01      	subs	r3, #1
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	2b03      	cmp	r3, #3
 8006900:	f040 8096 	bne.w	8006a30 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006912:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006914:	e08c      	b.n	8006a30 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691a:	2b02      	cmp	r3, #2
 800691c:	d07f      	beq.n	8006a1e <I2C_MasterReceive_RXNE+0x176>
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	2b01      	cmp	r3, #1
 8006922:	d002      	beq.n	800692a <I2C_MasterReceive_RXNE+0x82>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d179      	bne.n	8006a1e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f001 fbe6 	bl	80080fc <I2C_WaitOnSTOPRequestThroughIT>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d14c      	bne.n	80069d0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006944:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685a      	ldr	r2, [r3, #4]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006954:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	691a      	ldr	r2, [r3, #16]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006960:	b2d2      	uxtb	r2, r2
 8006962:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006968:	1c5a      	adds	r2, r3, #1
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b01      	subs	r3, #1
 8006976:	b29a      	uxth	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2220      	movs	r2, #32
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b40      	cmp	r3, #64	@ 0x40
 800698e:	d10a      	bne.n	80069a6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7ff fdba 	bl	8006518 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80069a4:	e044      	b.n	8006a30 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b08      	cmp	r3, #8
 80069b2:	d002      	beq.n	80069ba <I2C_MasterReceive_RXNE+0x112>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2b20      	cmp	r3, #32
 80069b8:	d103      	bne.n	80069c2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	631a      	str	r2, [r3, #48]	@ 0x30
 80069c0:	e002      	b.n	80069c8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2212      	movs	r2, #18
 80069c6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f7ff fd65 	bl	8006498 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80069ce:	e02f      	b.n	8006a30 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80069de:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2220      	movs	r2, #32
 8006a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7ff fd88 	bl	800652c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006a1c:	e008      	b.n	8006a30 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a2c:	605a      	str	r2, [r3, #4]
}
 8006a2e:	e7ff      	b.n	8006a30 <I2C_MasterReceive_RXNE+0x188>
 8006a30:	bf00      	nop
 8006a32:	3710      	adds	r7, #16
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a44:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	2b04      	cmp	r3, #4
 8006a4e:	d11b      	bne.n	8006a88 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a5e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	691a      	ldr	r2, [r3, #16]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6a:	b2d2      	uxtb	r2, r2
 8006a6c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006a86:	e0c4      	b.n	8006c12 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	2b03      	cmp	r3, #3
 8006a90:	d129      	bne.n	8006ae6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aa0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b04      	cmp	r3, #4
 8006aa6:	d00a      	beq.n	8006abe <I2C_MasterReceive_BTF+0x86>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d007      	beq.n	8006abe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006abc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	691a      	ldr	r2, [r3, #16]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac8:	b2d2      	uxtb	r2, r2
 8006aca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b01      	subs	r3, #1
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006ae4:	e095      	b.n	8006c12 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d17d      	bne.n	8006bec <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d002      	beq.n	8006afc <I2C_MasterReceive_BTF+0xc4>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b10      	cmp	r3, #16
 8006afa:	d108      	bne.n	8006b0e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	e016      	b.n	8006b3c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b04      	cmp	r3, #4
 8006b12:	d002      	beq.n	8006b1a <I2C_MasterReceive_BTF+0xe2>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d108      	bne.n	8006b2c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	e007      	b.n	8006b3c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b3a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	691a      	ldr	r2, [r3, #16]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b46:	b2d2      	uxtb	r2, r2
 8006b48:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	b29a      	uxth	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	691a      	ldr	r2, [r3, #16]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006b96:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b40      	cmp	r3, #64	@ 0x40
 8006baa:	d10a      	bne.n	8006bc2 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7ff fcac 	bl	8006518 <HAL_I2C_MemRxCpltCallback>
}
 8006bc0:	e027      	b.n	8006c12 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2b08      	cmp	r3, #8
 8006bce:	d002      	beq.n	8006bd6 <I2C_MasterReceive_BTF+0x19e>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b20      	cmp	r3, #32
 8006bd4:	d103      	bne.n	8006bde <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	631a      	str	r2, [r3, #48]	@ 0x30
 8006bdc:	e002      	b.n	8006be4 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2212      	movs	r2, #18
 8006be2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f7ff fc57 	bl	8006498 <HAL_I2C_MasterRxCpltCallback>
}
 8006bea:	e012      	b.n	8006c12 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	691a      	ldr	r2, [r3, #16]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf6:	b2d2      	uxtb	r2, r2
 8006bf8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	b29a      	uxth	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006c12:	bf00      	nop
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	2b40      	cmp	r3, #64	@ 0x40
 8006c2c:	d117      	bne.n	8006c5e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d109      	bne.n	8006c4a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006c46:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006c48:	e067      	b.n	8006d1a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f043 0301 	orr.w	r3, r3, #1
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	611a      	str	r2, [r3, #16]
}
 8006c5c:	e05d      	b.n	8006d1a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c66:	d133      	bne.n	8006cd0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b21      	cmp	r3, #33	@ 0x21
 8006c72:	d109      	bne.n	8006c88 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006c84:	611a      	str	r2, [r3, #16]
 8006c86:	e008      	b.n	8006c9a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	f043 0301 	orr.w	r3, r3, #1
 8006c92:	b2da      	uxtb	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d004      	beq.n	8006cac <I2C_Master_SB+0x92>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d108      	bne.n	8006cbe <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d032      	beq.n	8006d1a <I2C_Master_SB+0x100>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d02d      	beq.n	8006d1a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ccc:	605a      	str	r2, [r3, #4]
}
 8006cce:	e024      	b.n	8006d1a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10e      	bne.n	8006cf6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	11db      	asrs	r3, r3, #7
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	f003 0306 	and.w	r3, r3, #6
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	f063 030f 	orn	r3, r3, #15
 8006cec:	b2da      	uxtb	r2, r3
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	611a      	str	r2, [r3, #16]
}
 8006cf4:	e011      	b.n	8006d1a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d10d      	bne.n	8006d1a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	11db      	asrs	r3, r3, #7
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	f003 0306 	and.w	r3, r3, #6
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	f063 030e 	orn	r3, r3, #14
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	611a      	str	r2, [r3, #16]
}
 8006d1a:	bf00      	nop
 8006d1c:	370c      	adds	r7, #12
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d004      	beq.n	8006d4c <I2C_Master_ADD10+0x26>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d108      	bne.n	8006d5e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00c      	beq.n	8006d6e <I2C_Master_ADD10+0x48>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d007      	beq.n	8006d6e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d6c:	605a      	str	r2, [r3, #4]
  }
}
 8006d6e:	bf00      	nop
 8006d70:	370c      	adds	r7, #12
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006d7a:	b480      	push	{r7}
 8006d7c:	b091      	sub	sp, #68	@ 0x44
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d88:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d90:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b22      	cmp	r3, #34	@ 0x22
 8006da2:	f040 8169 	bne.w	8007078 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d10f      	bne.n	8006dce <I2C_Master_ADDR+0x54>
 8006dae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006db2:	2b40      	cmp	r3, #64	@ 0x40
 8006db4:	d10b      	bne.n	8006dce <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006db6:	2300      	movs	r3, #0
 8006db8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	699b      	ldr	r3, [r3, #24]
 8006dc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dcc:	e160      	b.n	8007090 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d11d      	bne.n	8006e12 <I2C_Master_ADDR+0x98>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006dde:	d118      	bne.n	8006e12 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006de0:	2300      	movs	r3, #0
 8006de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	695b      	ldr	r3, [r3, #20]
 8006dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e04:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e0a:	1c5a      	adds	r2, r3, #1
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006e10:	e13e      	b.n	8007090 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d113      	bne.n	8006e44 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	695b      	ldr	r3, [r3, #20]
 8006e26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	e115      	b.n	8007070 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	f040 808a 	bne.w	8006f64 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e52:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e56:	d137      	bne.n	8006ec8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e66:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e76:	d113      	bne.n	8006ea0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e86:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e88:	2300      	movs	r3, #0
 8006e8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9e:	e0e7      	b.n	8007070 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	623b      	str	r3, [r7, #32]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	623b      	str	r3, [r7, #32]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	623b      	str	r3, [r7, #32]
 8006eb4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	e0d3      	b.n	8007070 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eca:	2b08      	cmp	r3, #8
 8006ecc:	d02e      	beq.n	8006f2c <I2C_Master_ADDR+0x1b2>
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	2b20      	cmp	r3, #32
 8006ed2:	d02b      	beq.n	8006f2c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed6:	2b12      	cmp	r3, #18
 8006ed8:	d102      	bne.n	8006ee0 <I2C_Master_ADDR+0x166>
 8006eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d125      	bne.n	8006f2c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee2:	2b04      	cmp	r3, #4
 8006ee4:	d00e      	beq.n	8006f04 <I2C_Master_ADDR+0x18a>
 8006ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d00b      	beq.n	8006f04 <I2C_Master_ADDR+0x18a>
 8006eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eee:	2b10      	cmp	r3, #16
 8006ef0:	d008      	beq.n	8006f04 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f00:	601a      	str	r2, [r3, #0]
 8006f02:	e007      	b.n	8006f14 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f12:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f14:	2300      	movs	r3, #0
 8006f16:	61fb      	str	r3, [r7, #28]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	61fb      	str	r3, [r7, #28]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	61fb      	str	r3, [r7, #28]
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	e0a1      	b.n	8007070 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f3a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	61bb      	str	r3, [r7, #24]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	61bb      	str	r3, [r7, #24]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	61bb      	str	r3, [r7, #24]
 8006f50:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f60:	601a      	str	r2, [r3, #0]
 8006f62:	e085      	b.n	8007070 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d14d      	bne.n	800700a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f70:	2b04      	cmp	r3, #4
 8006f72:	d016      	beq.n	8006fa2 <I2C_Master_ADDR+0x228>
 8006f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d013      	beq.n	8006fa2 <I2C_Master_ADDR+0x228>
 8006f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7c:	2b10      	cmp	r3, #16
 8006f7e:	d010      	beq.n	8006fa2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f8e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f9e:	601a      	str	r2, [r3, #0]
 8006fa0:	e007      	b.n	8006fb2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006fb0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fc0:	d117      	bne.n	8006ff2 <I2C_Master_ADDR+0x278>
 8006fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006fc8:	d00b      	beq.n	8006fe2 <I2C_Master_ADDR+0x268>
 8006fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d008      	beq.n	8006fe2 <I2C_Master_ADDR+0x268>
 8006fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd2:	2b08      	cmp	r3, #8
 8006fd4:	d005      	beq.n	8006fe2 <I2C_Master_ADDR+0x268>
 8006fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd8:	2b10      	cmp	r3, #16
 8006fda:	d002      	beq.n	8006fe2 <I2C_Master_ADDR+0x268>
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fde:	2b20      	cmp	r3, #32
 8006fe0:	d107      	bne.n	8006ff2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ff0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	617b      	str	r3, [r7, #20]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	617b      	str	r3, [r7, #20]
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	e032      	b.n	8007070 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007018:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007024:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007028:	d117      	bne.n	800705a <I2C_Master_ADDR+0x2e0>
 800702a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007030:	d00b      	beq.n	800704a <I2C_Master_ADDR+0x2d0>
 8007032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007034:	2b01      	cmp	r3, #1
 8007036:	d008      	beq.n	800704a <I2C_Master_ADDR+0x2d0>
 8007038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703a:	2b08      	cmp	r3, #8
 800703c:	d005      	beq.n	800704a <I2C_Master_ADDR+0x2d0>
 800703e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007040:	2b10      	cmp	r3, #16
 8007042:	d002      	beq.n	800704a <I2C_Master_ADDR+0x2d0>
 8007044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007046:	2b20      	cmp	r3, #32
 8007048:	d107      	bne.n	800705a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007058:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800705a:	2300      	movs	r3, #0
 800705c:	613b      	str	r3, [r7, #16]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	613b      	str	r3, [r7, #16]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	613b      	str	r3, [r7, #16]
 800706e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007076:	e00b      	b.n	8007090 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007078:	2300      	movs	r3, #0
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	699b      	ldr	r3, [r3, #24]
 800708a:	60fb      	str	r3, [r7, #12]
 800708c:	68fb      	ldr	r3, [r7, #12]
}
 800708e:	e7ff      	b.n	8007090 <I2C_Master_ADDR+0x316>
 8007090:	bf00      	nop
 8007092:	3744      	adds	r7, #68	@ 0x44
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070aa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d02b      	beq.n	800710e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ba:	781a      	ldrb	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	3b01      	subs	r3, #1
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070de:	b29b      	uxth	r3, r3
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d114      	bne.n	800710e <I2C_SlaveTransmit_TXE+0x72>
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
 80070e6:	2b29      	cmp	r3, #41	@ 0x29
 80070e8:	d111      	bne.n	800710e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070f8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2221      	movs	r2, #33	@ 0x21
 80070fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2228      	movs	r2, #40	@ 0x28
 8007104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7ff f9cf 	bl	80064ac <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800710e:	bf00      	nop
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007116:	b480      	push	{r7}
 8007118:	b083      	sub	sp, #12
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007122:	b29b      	uxth	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	d011      	beq.n	800714c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712c:	781a      	ldrb	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007138:	1c5a      	adds	r2, r3, #1
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007142:	b29b      	uxth	r3, r3
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007166:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800716c:	b29b      	uxth	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	d02c      	beq.n	80071cc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	691a      	ldr	r2, [r3, #16]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800717c:	b2d2      	uxtb	r2, r2
 800717e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007184:	1c5a      	adds	r2, r3, #1
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800718e:	b29b      	uxth	r3, r3
 8007190:	3b01      	subs	r3, #1
 8007192:	b29a      	uxth	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800719c:	b29b      	uxth	r3, r3
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d114      	bne.n	80071cc <I2C_SlaveReceive_RXNE+0x74>
 80071a2:	7bfb      	ldrb	r3, [r7, #15]
 80071a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071a6:	d111      	bne.n	80071cc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071b6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2222      	movs	r2, #34	@ 0x22
 80071bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2228      	movs	r2, #40	@ 0x28
 80071c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7ff f97a 	bl	80064c0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80071cc:	bf00      	nop
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d012      	beq.n	800720c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	691a      	ldr	r2, [r3, #16]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f0:	b2d2      	uxtb	r2, r2
 80071f2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f8:	1c5a      	adds	r2, r3, #1
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007202:	b29b      	uxth	r3, r3
 8007204:	3b01      	subs	r3, #1
 8007206:	b29a      	uxth	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007222:	2300      	movs	r3, #0
 8007224:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800722c:	b2db      	uxtb	r3, r3
 800722e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007232:	2b28      	cmp	r3, #40	@ 0x28
 8007234:	d127      	bne.n	8007286 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007244:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	089b      	lsrs	r3, r3, #2
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007252:	2301      	movs	r3, #1
 8007254:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	09db      	lsrs	r3, r3, #7
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	2b00      	cmp	r3, #0
 8007260:	d103      	bne.n	800726a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	81bb      	strh	r3, [r7, #12]
 8007268:	e002      	b.n	8007270 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007278:	89ba      	ldrh	r2, [r7, #12]
 800727a:	7bfb      	ldrb	r3, [r7, #15]
 800727c:	4619      	mov	r1, r3
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f7ff f928 	bl	80064d4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007284:	e00e      	b.n	80072a4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007286:	2300      	movs	r3, #0
 8007288:	60bb      	str	r3, [r7, #8]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	60bb      	str	r3, [r7, #8]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	60bb      	str	r3, [r7, #8]
 800729a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80072a4:	bf00      	nop
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072ba:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80072ca:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80072cc:	2300      	movs	r3, #0
 80072ce:	60bb      	str	r3, [r7, #8]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	60bb      	str	r3, [r7, #8]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	601a      	str	r2, [r3, #0]
 80072e8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072f8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007304:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007308:	d172      	bne.n	80073f0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800730a:	7bfb      	ldrb	r3, [r7, #15]
 800730c:	2b22      	cmp	r3, #34	@ 0x22
 800730e:	d002      	beq.n	8007316 <I2C_Slave_STOPF+0x6a>
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	2b2a      	cmp	r3, #42	@ 0x2a
 8007314:	d135      	bne.n	8007382 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	b29a      	uxth	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007328:	b29b      	uxth	r3, r3
 800732a:	2b00      	cmp	r3, #0
 800732c:	d005      	beq.n	800733a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007332:	f043 0204 	orr.w	r2, r3, #4
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007348:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734e:	4618      	mov	r0, r3
 8007350:	f7fd fb72 	bl	8004a38 <HAL_DMA_GetState>
 8007354:	4603      	mov	r3, r0
 8007356:	2b01      	cmp	r3, #1
 8007358:	d049      	beq.n	80073ee <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735e:	4a69      	ldr	r2, [pc, #420]	@ (8007504 <I2C_Slave_STOPF+0x258>)
 8007360:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007366:	4618      	mov	r0, r3
 8007368:	f7fd f9ba 	bl	80046e0 <HAL_DMA_Abort_IT>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d03d      	beq.n	80073ee <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800737c:	4610      	mov	r0, r2
 800737e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007380:	e035      	b.n	80073ee <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	b29a      	uxth	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007394:	b29b      	uxth	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d005      	beq.n	80073a6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739e:	f043 0204 	orr.w	r2, r3, #4
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073b4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7fd fb3c 	bl	8004a38 <HAL_DMA_GetState>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d014      	beq.n	80073f0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073ca:	4a4e      	ldr	r2, [pc, #312]	@ (8007504 <I2C_Slave_STOPF+0x258>)
 80073cc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7fd f984 	bl	80046e0 <HAL_DMA_Abort_IT>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d008      	beq.n	80073f0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80073e8:	4610      	mov	r0, r2
 80073ea:	4798      	blx	r3
 80073ec:	e000      	b.n	80073f0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80073ee:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d03e      	beq.n	8007478 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	f003 0304 	and.w	r3, r3, #4
 8007404:	2b04      	cmp	r3, #4
 8007406:	d112      	bne.n	800742e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	691a      	ldr	r2, [r3, #16]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007412:	b2d2      	uxtb	r2, r2
 8007414:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741a:	1c5a      	adds	r2, r3, #1
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007424:	b29b      	uxth	r3, r3
 8007426:	3b01      	subs	r3, #1
 8007428:	b29a      	uxth	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	695b      	ldr	r3, [r3, #20]
 8007434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007438:	2b40      	cmp	r3, #64	@ 0x40
 800743a:	d112      	bne.n	8007462 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	691a      	ldr	r2, [r3, #16]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007446:	b2d2      	uxtb	r2, r2
 8007448:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744e:	1c5a      	adds	r2, r3, #1
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007458:	b29b      	uxth	r3, r3
 800745a:	3b01      	subs	r3, #1
 800745c:	b29a      	uxth	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007466:	b29b      	uxth	r3, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	d005      	beq.n	8007478 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007470:	f043 0204 	orr.w	r2, r3, #4
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f8b7 	bl	80075f4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007486:	e039      	b.n	80074fc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007488:	7bfb      	ldrb	r3, [r7, #15]
 800748a:	2b2a      	cmp	r3, #42	@ 0x2a
 800748c:	d109      	bne.n	80074a2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2228      	movs	r2, #40	@ 0x28
 8007498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f7ff f80f 	bl	80064c0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	2b28      	cmp	r3, #40	@ 0x28
 80074ac:	d111      	bne.n	80074d2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a15      	ldr	r2, [pc, #84]	@ (8007508 <I2C_Slave_STOPF+0x25c>)
 80074b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2220      	movs	r2, #32
 80074be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f7ff f810 	bl	80064f0 <HAL_I2C_ListenCpltCallback>
}
 80074d0:	e014      	b.n	80074fc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074d6:	2b22      	cmp	r3, #34	@ 0x22
 80074d8:	d002      	beq.n	80074e0 <I2C_Slave_STOPF+0x234>
 80074da:	7bfb      	ldrb	r3, [r7, #15]
 80074dc:	2b22      	cmp	r3, #34	@ 0x22
 80074de:	d10d      	bne.n	80074fc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2220      	movs	r2, #32
 80074ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f7fe ffe2 	bl	80064c0 <HAL_I2C_SlaveRxCpltCallback>
}
 80074fc:	bf00      	nop
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	08007c59 	.word	0x08007c59
 8007508:	ffff0000 	.word	0xffff0000

0800750c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b084      	sub	sp, #16
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800751a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007520:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	2b08      	cmp	r3, #8
 8007526:	d002      	beq.n	800752e <I2C_Slave_AF+0x22>
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	2b20      	cmp	r3, #32
 800752c:	d129      	bne.n	8007582 <I2C_Slave_AF+0x76>
 800752e:	7bfb      	ldrb	r3, [r7, #15]
 8007530:	2b28      	cmp	r3, #40	@ 0x28
 8007532:	d126      	bne.n	8007582 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a2e      	ldr	r2, [pc, #184]	@ (80075f0 <I2C_Slave_AF+0xe4>)
 8007538:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007548:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007552:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007562:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2220      	movs	r2, #32
 800756e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7fe ffb8 	bl	80064f0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007580:	e031      	b.n	80075e6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007582:	7bfb      	ldrb	r3, [r7, #15]
 8007584:	2b21      	cmp	r3, #33	@ 0x21
 8007586:	d129      	bne.n	80075dc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a19      	ldr	r2, [pc, #100]	@ (80075f0 <I2C_Slave_AF+0xe4>)
 800758c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2221      	movs	r2, #33	@ 0x21
 8007592:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2220      	movs	r2, #32
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80075b2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80075bc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075cc:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7fd ffd2 	bl	8005578 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7fe ff69 	bl	80064ac <HAL_I2C_SlaveTxCpltCallback>
}
 80075da:	e004      	b.n	80075e6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80075e4:	615a      	str	r2, [r3, #20]
}
 80075e6:	bf00      	nop
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	ffff0000 	.word	0xffff0000

080075f4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007602:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800760a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800760c:	7bbb      	ldrb	r3, [r7, #14]
 800760e:	2b10      	cmp	r3, #16
 8007610:	d002      	beq.n	8007618 <I2C_ITError+0x24>
 8007612:	7bbb      	ldrb	r3, [r7, #14]
 8007614:	2b40      	cmp	r3, #64	@ 0x40
 8007616:	d10a      	bne.n	800762e <I2C_ITError+0x3a>
 8007618:	7bfb      	ldrb	r3, [r7, #15]
 800761a:	2b22      	cmp	r3, #34	@ 0x22
 800761c:	d107      	bne.n	800762e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800762c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800762e:	7bfb      	ldrb	r3, [r7, #15]
 8007630:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007634:	2b28      	cmp	r3, #40	@ 0x28
 8007636:	d107      	bne.n	8007648 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2228      	movs	r2, #40	@ 0x28
 8007642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007646:	e015      	b.n	8007674 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007652:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007656:	d00a      	beq.n	800766e <I2C_ITError+0x7a>
 8007658:	7bfb      	ldrb	r3, [r7, #15]
 800765a:	2b60      	cmp	r3, #96	@ 0x60
 800765c:	d007      	beq.n	800766e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2220      	movs	r2, #32
 8007662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800767e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007682:	d162      	bne.n	800774a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685a      	ldr	r2, [r3, #4]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007692:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007698:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d020      	beq.n	80076e4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076a6:	4a6a      	ldr	r2, [pc, #424]	@ (8007850 <I2C_ITError+0x25c>)
 80076a8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fd f816 	bl	80046e0 <HAL_DMA_Abort_IT>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f000 8089 	beq.w	80077ce <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f022 0201 	bic.w	r2, r2, #1
 80076ca:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2220      	movs	r2, #32
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80076de:	4610      	mov	r0, r2
 80076e0:	4798      	blx	r3
 80076e2:	e074      	b.n	80077ce <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e8:	4a59      	ldr	r2, [pc, #356]	@ (8007850 <I2C_ITError+0x25c>)
 80076ea:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7fc fff5 	bl	80046e0 <HAL_DMA_Abort_IT>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d068      	beq.n	80077ce <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	695b      	ldr	r3, [r3, #20]
 8007702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007706:	2b40      	cmp	r3, #64	@ 0x40
 8007708:	d10b      	bne.n	8007722 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	691a      	ldr	r2, [r3, #16]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	b2d2      	uxtb	r2, r2
 8007716:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800771c:	1c5a      	adds	r2, r3, #1
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 0201 	bic.w	r2, r2, #1
 8007730:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2220      	movs	r2, #32
 8007736:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800773e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007744:	4610      	mov	r0, r2
 8007746:	4798      	blx	r3
 8007748:	e041      	b.n	80077ce <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b60      	cmp	r3, #96	@ 0x60
 8007754:	d125      	bne.n	80077a2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2220      	movs	r2, #32
 800775a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776e:	2b40      	cmp	r3, #64	@ 0x40
 8007770:	d10b      	bne.n	800778a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	691a      	ldr	r2, [r3, #16]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800777c:	b2d2      	uxtb	r2, r2
 800777e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007784:	1c5a      	adds	r2, r3, #1
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f022 0201 	bic.w	r2, r2, #1
 8007798:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7fe fed0 	bl	8006540 <HAL_I2C_AbortCpltCallback>
 80077a0:	e015      	b.n	80077ce <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	695b      	ldr	r3, [r3, #20]
 80077a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ac:	2b40      	cmp	r3, #64	@ 0x40
 80077ae:	d10b      	bne.n	80077c8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	691a      	ldr	r2, [r3, #16]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ba:	b2d2      	uxtb	r2, r2
 80077bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077c2:	1c5a      	adds	r2, r3, #1
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f7fe feaf 	bl	800652c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10e      	bne.n	80077fc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d109      	bne.n	80077fc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d104      	bne.n	80077fc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d007      	beq.n	800780c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800780a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007812:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007818:	f003 0304 	and.w	r3, r3, #4
 800781c:	2b04      	cmp	r3, #4
 800781e:	d113      	bne.n	8007848 <I2C_ITError+0x254>
 8007820:	7bfb      	ldrb	r3, [r7, #15]
 8007822:	2b28      	cmp	r3, #40	@ 0x28
 8007824:	d110      	bne.n	8007848 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a0a      	ldr	r2, [pc, #40]	@ (8007854 <I2C_ITError+0x260>)
 800782a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2220      	movs	r2, #32
 8007836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7fe fe54 	bl	80064f0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007848:	bf00      	nop
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	08007c59 	.word	0x08007c59
 8007854:	ffff0000 	.word	0xffff0000

08007858 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b088      	sub	sp, #32
 800785c:	af02      	add	r7, sp, #8
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	607a      	str	r2, [r7, #4]
 8007862:	603b      	str	r3, [r7, #0]
 8007864:	460b      	mov	r3, r1
 8007866:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	2b08      	cmp	r3, #8
 8007872:	d006      	beq.n	8007882 <I2C_MasterRequestWrite+0x2a>
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2b01      	cmp	r3, #1
 8007878:	d003      	beq.n	8007882 <I2C_MasterRequestWrite+0x2a>
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007880:	d108      	bne.n	8007894 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	e00b      	b.n	80078ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007898:	2b12      	cmp	r3, #18
 800789a:	d107      	bne.n	80078ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80078aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f000 fa75 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00d      	beq.n	80078e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078d2:	d103      	bne.n	80078dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	e035      	b.n	800794c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078e8:	d108      	bne.n	80078fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078ea:	897b      	ldrh	r3, [r7, #10]
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	461a      	mov	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80078f8:	611a      	str	r2, [r3, #16]
 80078fa:	e01b      	b.n	8007934 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80078fc:	897b      	ldrh	r3, [r7, #10]
 80078fe:	11db      	asrs	r3, r3, #7
 8007900:	b2db      	uxtb	r3, r3
 8007902:	f003 0306 	and.w	r3, r3, #6
 8007906:	b2db      	uxtb	r3, r3
 8007908:	f063 030f 	orn	r3, r3, #15
 800790c:	b2da      	uxtb	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	490e      	ldr	r1, [pc, #56]	@ (8007954 <I2C_MasterRequestWrite+0xfc>)
 800791a:	68f8      	ldr	r0, [r7, #12]
 800791c:	f000 fabe 	bl	8007e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d001      	beq.n	800792a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e010      	b.n	800794c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800792a:	897b      	ldrh	r3, [r7, #10]
 800792c:	b2da      	uxtb	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	4907      	ldr	r1, [pc, #28]	@ (8007958 <I2C_MasterRequestWrite+0x100>)
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f000 faae 	bl	8007e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e000      	b.n	800794c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	00010008 	.word	0x00010008
 8007958:	00010002 	.word	0x00010002

0800795c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b088      	sub	sp, #32
 8007960:	af02      	add	r7, sp, #8
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	4608      	mov	r0, r1
 8007966:	4611      	mov	r1, r2
 8007968:	461a      	mov	r2, r3
 800796a:	4603      	mov	r3, r0
 800796c:	817b      	strh	r3, [r7, #10]
 800796e:	460b      	mov	r3, r1
 8007970:	813b      	strh	r3, [r7, #8]
 8007972:	4613      	mov	r3, r2
 8007974:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007984:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	2200      	movs	r2, #0
 800798e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f000 fa08 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00d      	beq.n	80079ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079ac:	d103      	bne.n	80079b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e05f      	b.n	8007a7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80079ba:	897b      	ldrh	r3, [r7, #10]
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	461a      	mov	r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80079c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079cc:	6a3a      	ldr	r2, [r7, #32]
 80079ce:	492d      	ldr	r1, [pc, #180]	@ (8007a84 <I2C_RequestMemoryWrite+0x128>)
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f000 fa63 	bl	8007e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	e04c      	b.n	8007a7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079e0:	2300      	movs	r3, #0
 80079e2:	617b      	str	r3, [r7, #20]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	695b      	ldr	r3, [r3, #20]
 80079ea:	617b      	str	r3, [r7, #20]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079f8:	6a39      	ldr	r1, [r7, #32]
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 faee 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00d      	beq.n	8007a22 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0a:	2b04      	cmp	r3, #4
 8007a0c:	d107      	bne.n	8007a1e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e02b      	b.n	8007a7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a22:	88fb      	ldrh	r3, [r7, #6]
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d105      	bne.n	8007a34 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a28:	893b      	ldrh	r3, [r7, #8]
 8007a2a:	b2da      	uxtb	r2, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	611a      	str	r2, [r3, #16]
 8007a32:	e021      	b.n	8007a78 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a34:	893b      	ldrh	r3, [r7, #8]
 8007a36:	0a1b      	lsrs	r3, r3, #8
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	b2da      	uxtb	r2, r3
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a44:	6a39      	ldr	r1, [r7, #32]
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f000 fac8 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00d      	beq.n	8007a6e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	d107      	bne.n	8007a6a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e005      	b.n	8007a7a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a6e:	893b      	ldrh	r3, [r7, #8]
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3718      	adds	r7, #24
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	00010002 	.word	0x00010002

08007a88 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b088      	sub	sp, #32
 8007a8c:	af02      	add	r7, sp, #8
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	4608      	mov	r0, r1
 8007a92:	4611      	mov	r1, r2
 8007a94:	461a      	mov	r2, r3
 8007a96:	4603      	mov	r3, r0
 8007a98:	817b      	strh	r3, [r7, #10]
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	813b      	strh	r3, [r7, #8]
 8007a9e:	4613      	mov	r3, r2
 8007aa0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ab0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ac0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f000 f96a 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00d      	beq.n	8007af6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ae8:	d103      	bne.n	8007af2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007af0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e0aa      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007af6:	897b      	ldrh	r3, [r7, #10]
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	461a      	mov	r2, r3
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007b04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b08:	6a3a      	ldr	r2, [r7, #32]
 8007b0a:	4952      	ldr	r1, [pc, #328]	@ (8007c54 <I2C_RequestMemoryRead+0x1cc>)
 8007b0c:	68f8      	ldr	r0, [r7, #12]
 8007b0e:	f000 f9c5 	bl	8007e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d001      	beq.n	8007b1c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e097      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	617b      	str	r3, [r7, #20]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	617b      	str	r3, [r7, #20]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	699b      	ldr	r3, [r3, #24]
 8007b2e:	617b      	str	r3, [r7, #20]
 8007b30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b34:	6a39      	ldr	r1, [r7, #32]
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 fa50 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00d      	beq.n	8007b5e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b46:	2b04      	cmp	r3, #4
 8007b48:	d107      	bne.n	8007b5a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e076      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b5e:	88fb      	ldrh	r3, [r7, #6]
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d105      	bne.n	8007b70 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007b64:	893b      	ldrh	r3, [r7, #8]
 8007b66:	b2da      	uxtb	r2, r3
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	611a      	str	r2, [r3, #16]
 8007b6e:	e021      	b.n	8007bb4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007b70:	893b      	ldrh	r3, [r7, #8]
 8007b72:	0a1b      	lsrs	r3, r3, #8
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	b2da      	uxtb	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b80:	6a39      	ldr	r1, [r7, #32]
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f000 fa2a 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00d      	beq.n	8007baa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b92:	2b04      	cmp	r3, #4
 8007b94:	d107      	bne.n	8007ba6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ba4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e050      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007baa:	893b      	ldrh	r3, [r7, #8]
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bb6:	6a39      	ldr	r1, [r7, #32]
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f000 fa0f 	bl	8007fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00d      	beq.n	8007be0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc8:	2b04      	cmp	r3, #4
 8007bca:	d107      	bne.n	8007bdc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bda:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e035      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	6a3b      	ldr	r3, [r7, #32]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007bfc:	68f8      	ldr	r0, [r7, #12]
 8007bfe:	f000 f8d3 	bl	8007da8 <I2C_WaitOnFlagUntilTimeout>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00d      	beq.n	8007c24 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c16:	d103      	bne.n	8007c20 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c1e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e013      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007c24:	897b      	ldrh	r3, [r7, #10]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	f043 0301 	orr.w	r3, r3, #1
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c36:	6a3a      	ldr	r2, [r7, #32]
 8007c38:	4906      	ldr	r1, [pc, #24]	@ (8007c54 <I2C_RequestMemoryRead+0x1cc>)
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f000 f92e 	bl	8007e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d001      	beq.n	8007c4a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e000      	b.n	8007c4c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	00010002 	.word	0x00010002

08007c58 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c68:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c70:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007c72:	4b4b      	ldr	r3, [pc, #300]	@ (8007da0 <I2C_DMAAbort+0x148>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	08db      	lsrs	r3, r3, #3
 8007c78:	4a4a      	ldr	r2, [pc, #296]	@ (8007da4 <I2C_DMAAbort+0x14c>)
 8007c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c7e:	0a1a      	lsrs	r2, r3, #8
 8007c80:	4613      	mov	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	00da      	lsls	r2, r3, #3
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d106      	bne.n	8007ca0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c96:	f043 0220 	orr.w	r2, r3, #32
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007c9e:	e00a      	b.n	8007cb6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cb4:	d0ea      	beq.n	8007c8c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d003      	beq.n	8007cd6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ce4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d003      	beq.n	8007cfc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d003      	beq.n	8007d0c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d08:	2200      	movs	r2, #0
 8007d0a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f022 0201 	bic.w	r2, r2, #1
 8007d1a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b60      	cmp	r3, #96	@ 0x60
 8007d26:	d10e      	bne.n	8007d46 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007d3e:	6978      	ldr	r0, [r7, #20]
 8007d40:	f7fe fbfe 	bl	8006540 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007d44:	e027      	b.n	8007d96 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007d46:	7cfb      	ldrb	r3, [r7, #19]
 8007d48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007d4c:	2b28      	cmp	r3, #40	@ 0x28
 8007d4e:	d117      	bne.n	8007d80 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f042 0201 	orr.w	r2, r2, #1
 8007d5e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007d6e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	2200      	movs	r2, #0
 8007d74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	2228      	movs	r2, #40	@ 0x28
 8007d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007d7e:	e007      	b.n	8007d90 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	2220      	movs	r2, #32
 8007d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007d90:	6978      	ldr	r0, [r7, #20]
 8007d92:	f7fe fbcb 	bl	800652c <HAL_I2C_ErrorCallback>
}
 8007d96:	bf00      	nop
 8007d98:	3718      	adds	r7, #24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	20000028 	.word	0x20000028
 8007da4:	14f8b589 	.word	0x14f8b589

08007da8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	603b      	str	r3, [r7, #0]
 8007db4:	4613      	mov	r3, r2
 8007db6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007db8:	e048      	b.n	8007e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc0:	d044      	beq.n	8007e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dc2:	f7fc fa05 	bl	80041d0 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	683a      	ldr	r2, [r7, #0]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d302      	bcc.n	8007dd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d139      	bne.n	8007e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	0c1b      	lsrs	r3, r3, #16
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d10d      	bne.n	8007dfe <I2C_WaitOnFlagUntilTimeout+0x56>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	43da      	mvns	r2, r3
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	4013      	ands	r3, r2
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	bf0c      	ite	eq
 8007df4:	2301      	moveq	r3, #1
 8007df6:	2300      	movne	r3, #0
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	e00c      	b.n	8007e18 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	699b      	ldr	r3, [r3, #24]
 8007e04:	43da      	mvns	r2, r3
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	4013      	ands	r3, r2
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	bf0c      	ite	eq
 8007e10:	2301      	moveq	r3, #1
 8007e12:	2300      	movne	r3, #0
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	461a      	mov	r2, r3
 8007e18:	79fb      	ldrb	r3, [r7, #7]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d116      	bne.n	8007e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2220      	movs	r2, #32
 8007e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e38:	f043 0220 	orr.w	r2, r3, #32
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e023      	b.n	8007e94 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	0c1b      	lsrs	r3, r3, #16
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d10d      	bne.n	8007e72 <I2C_WaitOnFlagUntilTimeout+0xca>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	695b      	ldr	r3, [r3, #20]
 8007e5c:	43da      	mvns	r2, r3
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	4013      	ands	r3, r2
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	bf0c      	ite	eq
 8007e68:	2301      	moveq	r3, #1
 8007e6a:	2300      	movne	r3, #0
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	461a      	mov	r2, r3
 8007e70:	e00c      	b.n	8007e8c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	699b      	ldr	r3, [r3, #24]
 8007e78:	43da      	mvns	r2, r3
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	bf0c      	ite	eq
 8007e84:	2301      	moveq	r3, #1
 8007e86:	2300      	movne	r3, #0
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	79fb      	ldrb	r3, [r7, #7]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d093      	beq.n	8007dba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
 8007ea8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007eaa:	e071      	b.n	8007f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	695b      	ldr	r3, [r3, #20]
 8007eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eba:	d123      	bne.n	8007f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007eca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007ed4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2220      	movs	r2, #32
 8007ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef0:	f043 0204 	orr.w	r2, r3, #4
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e067      	b.n	8007fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d041      	beq.n	8007f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f0c:	f7fc f960 	bl	80041d0 <HAL_GetTick>
 8007f10:	4602      	mov	r2, r0
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d302      	bcc.n	8007f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d136      	bne.n	8007f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	0c1b      	lsrs	r3, r3, #16
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d10c      	bne.n	8007f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	695b      	ldr	r3, [r3, #20]
 8007f32:	43da      	mvns	r2, r3
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	4013      	ands	r3, r2
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	bf14      	ite	ne
 8007f3e:	2301      	movne	r3, #1
 8007f40:	2300      	moveq	r3, #0
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	e00b      	b.n	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	699b      	ldr	r3, [r3, #24]
 8007f4c:	43da      	mvns	r2, r3
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	4013      	ands	r3, r2
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	bf14      	ite	ne
 8007f58:	2301      	movne	r3, #1
 8007f5a:	2300      	moveq	r3, #0
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d016      	beq.n	8007f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f7c:	f043 0220 	orr.w	r2, r3, #32
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e021      	b.n	8007fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	0c1b      	lsrs	r3, r3, #16
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d10c      	bne.n	8007fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	695b      	ldr	r3, [r3, #20]
 8007fa0:	43da      	mvns	r2, r3
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	4013      	ands	r3, r2
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	bf14      	ite	ne
 8007fac:	2301      	movne	r3, #1
 8007fae:	2300      	moveq	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	e00b      	b.n	8007fcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	699b      	ldr	r3, [r3, #24]
 8007fba:	43da      	mvns	r2, r3
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	bf14      	ite	ne
 8007fc6:	2301      	movne	r3, #1
 8007fc8:	2300      	moveq	r3, #0
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f47f af6d 	bne.w	8007eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007fe8:	e034      	b.n	8008054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	f000 f915 	bl	800821a <I2C_IsAcknowledgeFailed>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d001      	beq.n	8007ffa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e034      	b.n	8008064 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008000:	d028      	beq.n	8008054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008002:	f7fc f8e5 	bl	80041d0 <HAL_GetTick>
 8008006:	4602      	mov	r2, r0
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	429a      	cmp	r2, r3
 8008010:	d302      	bcc.n	8008018 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d11d      	bne.n	8008054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	695b      	ldr	r3, [r3, #20]
 800801e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008022:	2b80      	cmp	r3, #128	@ 0x80
 8008024:	d016      	beq.n	8008054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2220      	movs	r2, #32
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008040:	f043 0220 	orr.w	r2, r3, #32
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e007      	b.n	8008064 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	695b      	ldr	r3, [r3, #20]
 800805a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800805e:	2b80      	cmp	r3, #128	@ 0x80
 8008060:	d1c3      	bne.n	8007fea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008078:	e034      	b.n	80080e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800807a:	68f8      	ldr	r0, [r7, #12]
 800807c:	f000 f8cd 	bl	800821a <I2C_IsAcknowledgeFailed>
 8008080:	4603      	mov	r3, r0
 8008082:	2b00      	cmp	r3, #0
 8008084:	d001      	beq.n	800808a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e034      	b.n	80080f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008090:	d028      	beq.n	80080e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008092:	f7fc f89d 	bl	80041d0 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	68ba      	ldr	r2, [r7, #8]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d302      	bcc.n	80080a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d11d      	bne.n	80080e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	695b      	ldr	r3, [r3, #20]
 80080ae:	f003 0304 	and.w	r3, r3, #4
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d016      	beq.n	80080e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2220      	movs	r2, #32
 80080c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d0:	f043 0220 	orr.w	r2, r3, #32
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e007      	b.n	80080f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	f003 0304 	and.w	r3, r3, #4
 80080ee:	2b04      	cmp	r3, #4
 80080f0:	d1c3      	bne.n	800807a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008108:	4b13      	ldr	r3, [pc, #76]	@ (8008158 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	08db      	lsrs	r3, r3, #3
 800810e:	4a13      	ldr	r2, [pc, #76]	@ (800815c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008110:	fba2 2303 	umull	r2, r3, r2, r3
 8008114:	0a1a      	lsrs	r2, r3, #8
 8008116:	4613      	mov	r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4413      	add	r3, r2
 800811c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	3b01      	subs	r3, #1
 8008122:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d107      	bne.n	800813a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812e:	f043 0220 	orr.w	r2, r3, #32
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e008      	b.n	800814c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008148:	d0e9      	beq.n	800811e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3714      	adds	r7, #20
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr
 8008158:	20000028 	.word	0x20000028
 800815c:	14f8b589 	.word	0x14f8b589

08008160 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800816c:	e049      	b.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	695b      	ldr	r3, [r3, #20]
 8008174:	f003 0310 	and.w	r3, r3, #16
 8008178:	2b10      	cmp	r3, #16
 800817a:	d119      	bne.n	80081b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f06f 0210 	mvn.w	r2, #16
 8008184:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2220      	movs	r2, #32
 8008190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e030      	b.n	8008212 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081b0:	f7fc f80e 	bl	80041d0 <HAL_GetTick>
 80081b4:	4602      	mov	r2, r0
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	1ad3      	subs	r3, r2, r3
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d302      	bcc.n	80081c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d11d      	bne.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d0:	2b40      	cmp	r3, #64	@ 0x40
 80081d2:	d016      	beq.n	8008202 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2220      	movs	r2, #32
 80081de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ee:	f043 0220 	orr.w	r2, r3, #32
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e007      	b.n	8008212 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	695b      	ldr	r3, [r3, #20]
 8008208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800820c:	2b40      	cmp	r3, #64	@ 0x40
 800820e:	d1ae      	bne.n	800816e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008210:	2300      	movs	r3, #0
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800821a:	b480      	push	{r7}
 800821c:	b083      	sub	sp, #12
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800822c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008230:	d11b      	bne.n	800826a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800823a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2220      	movs	r2, #32
 8008246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	f043 0204 	orr.w	r2, r3, #4
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e000      	b.n	800826c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008284:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8008288:	d103      	bne.n	8008292 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2201      	movs	r2, #1
 800828e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008290:	e007      	b.n	80082a2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008296:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800829a:	d102      	bne.n	80082a2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2208      	movs	r2, #8
 80082a0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80082a2:	bf00      	nop
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
	...

080082b0 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80082b4:	4b06      	ldr	r3, [pc, #24]	@ (80082d0 <HAL_PWR_PVD_IRQHandler+0x20>)
 80082b6:	695b      	ldr	r3, [r3, #20]
 80082b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d005      	beq.n	80082cc <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 80082c0:	f000 f808 	bl	80082d4 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 80082c4:	4b02      	ldr	r3, [pc, #8]	@ (80082d0 <HAL_PWR_PVD_IRQHandler+0x20>)
 80082c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80082ca:	615a      	str	r2, [r3, #20]
  }
}
 80082cc:	bf00      	nop
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	40013c00 	.word	0x40013c00

080082d4 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80082d4:	b480      	push	{r7}
 80082d6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 80082d8:	bf00      	nop
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
	...

080082e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d101      	bne.n	80082f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e267      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 0301 	and.w	r3, r3, #1
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d075      	beq.n	80083ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008302:	4b88      	ldr	r3, [pc, #544]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f003 030c 	and.w	r3, r3, #12
 800830a:	2b04      	cmp	r3, #4
 800830c:	d00c      	beq.n	8008328 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800830e:	4b85      	ldr	r3, [pc, #532]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008316:	2b08      	cmp	r3, #8
 8008318:	d112      	bne.n	8008340 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800831a:	4b82      	ldr	r3, [pc, #520]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008326:	d10b      	bne.n	8008340 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008328:	4b7e      	ldr	r3, [pc, #504]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d05b      	beq.n	80083ec <HAL_RCC_OscConfig+0x108>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d157      	bne.n	80083ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	e242      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008348:	d106      	bne.n	8008358 <HAL_RCC_OscConfig+0x74>
 800834a:	4b76      	ldr	r3, [pc, #472]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a75      	ldr	r2, [pc, #468]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008354:	6013      	str	r3, [r2, #0]
 8008356:	e01d      	b.n	8008394 <HAL_RCC_OscConfig+0xb0>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008360:	d10c      	bne.n	800837c <HAL_RCC_OscConfig+0x98>
 8008362:	4b70      	ldr	r3, [pc, #448]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a6f      	ldr	r2, [pc, #444]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800836c:	6013      	str	r3, [r2, #0]
 800836e:	4b6d      	ldr	r3, [pc, #436]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a6c      	ldr	r2, [pc, #432]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	e00b      	b.n	8008394 <HAL_RCC_OscConfig+0xb0>
 800837c:	4b69      	ldr	r3, [pc, #420]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a68      	ldr	r2, [pc, #416]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008382:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008386:	6013      	str	r3, [r2, #0]
 8008388:	4b66      	ldr	r3, [pc, #408]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a65      	ldr	r2, [pc, #404]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 800838e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d013      	beq.n	80083c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800839c:	f7fb ff18 	bl	80041d0 <HAL_GetTick>
 80083a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083a2:	e008      	b.n	80083b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083a4:	f7fb ff14 	bl	80041d0 <HAL_GetTick>
 80083a8:	4602      	mov	r2, r0
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	2b64      	cmp	r3, #100	@ 0x64
 80083b0:	d901      	bls.n	80083b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e207      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083b6:	4b5b      	ldr	r3, [pc, #364]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d0f0      	beq.n	80083a4 <HAL_RCC_OscConfig+0xc0>
 80083c2:	e014      	b.n	80083ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083c4:	f7fb ff04 	bl	80041d0 <HAL_GetTick>
 80083c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083ca:	e008      	b.n	80083de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083cc:	f7fb ff00 	bl	80041d0 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	2b64      	cmp	r3, #100	@ 0x64
 80083d8:	d901      	bls.n	80083de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80083da:	2303      	movs	r3, #3
 80083dc:	e1f3      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083de:	4b51      	ldr	r3, [pc, #324]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1f0      	bne.n	80083cc <HAL_RCC_OscConfig+0xe8>
 80083ea:	e000      	b.n	80083ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 0302 	and.w	r3, r3, #2
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d063      	beq.n	80084c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80083fa:	4b4a      	ldr	r3, [pc, #296]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	f003 030c 	and.w	r3, r3, #12
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00b      	beq.n	800841e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008406:	4b47      	ldr	r3, [pc, #284]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800840e:	2b08      	cmp	r3, #8
 8008410:	d11c      	bne.n	800844c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008412:	4b44      	ldr	r3, [pc, #272]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800841a:	2b00      	cmp	r3, #0
 800841c:	d116      	bne.n	800844c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800841e:	4b41      	ldr	r3, [pc, #260]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0302 	and.w	r3, r3, #2
 8008426:	2b00      	cmp	r3, #0
 8008428:	d005      	beq.n	8008436 <HAL_RCC_OscConfig+0x152>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68db      	ldr	r3, [r3, #12]
 800842e:	2b01      	cmp	r3, #1
 8008430:	d001      	beq.n	8008436 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e1c7      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008436:	4b3b      	ldr	r3, [pc, #236]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	4937      	ldr	r1, [pc, #220]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008446:	4313      	orrs	r3, r2
 8008448:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800844a:	e03a      	b.n	80084c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d020      	beq.n	8008496 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008454:	4b34      	ldr	r3, [pc, #208]	@ (8008528 <HAL_RCC_OscConfig+0x244>)
 8008456:	2201      	movs	r2, #1
 8008458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800845a:	f7fb feb9 	bl	80041d0 <HAL_GetTick>
 800845e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008460:	e008      	b.n	8008474 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008462:	f7fb feb5 	bl	80041d0 <HAL_GetTick>
 8008466:	4602      	mov	r2, r0
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	1ad3      	subs	r3, r2, r3
 800846c:	2b02      	cmp	r3, #2
 800846e:	d901      	bls.n	8008474 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008470:	2303      	movs	r3, #3
 8008472:	e1a8      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008474:	4b2b      	ldr	r3, [pc, #172]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 0302 	and.w	r3, r3, #2
 800847c:	2b00      	cmp	r3, #0
 800847e:	d0f0      	beq.n	8008462 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008480:	4b28      	ldr	r3, [pc, #160]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	691b      	ldr	r3, [r3, #16]
 800848c:	00db      	lsls	r3, r3, #3
 800848e:	4925      	ldr	r1, [pc, #148]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 8008490:	4313      	orrs	r3, r2
 8008492:	600b      	str	r3, [r1, #0]
 8008494:	e015      	b.n	80084c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008496:	4b24      	ldr	r3, [pc, #144]	@ (8008528 <HAL_RCC_OscConfig+0x244>)
 8008498:	2200      	movs	r2, #0
 800849a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800849c:	f7fb fe98 	bl	80041d0 <HAL_GetTick>
 80084a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084a2:	e008      	b.n	80084b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084a4:	f7fb fe94 	bl	80041d0 <HAL_GetTick>
 80084a8:	4602      	mov	r2, r0
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	1ad3      	subs	r3, r2, r3
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d901      	bls.n	80084b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e187      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 0302 	and.w	r3, r3, #2
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1f0      	bne.n	80084a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 0308 	and.w	r3, r3, #8
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d036      	beq.n	800853c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d016      	beq.n	8008504 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084d6:	4b15      	ldr	r3, [pc, #84]	@ (800852c <HAL_RCC_OscConfig+0x248>)
 80084d8:	2201      	movs	r2, #1
 80084da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084dc:	f7fb fe78 	bl	80041d0 <HAL_GetTick>
 80084e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084e2:	e008      	b.n	80084f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084e4:	f7fb fe74 	bl	80041d0 <HAL_GetTick>
 80084e8:	4602      	mov	r2, r0
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	1ad3      	subs	r3, r2, r3
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	d901      	bls.n	80084f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e167      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008524 <HAL_RCC_OscConfig+0x240>)
 80084f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084fa:	f003 0302 	and.w	r3, r3, #2
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0f0      	beq.n	80084e4 <HAL_RCC_OscConfig+0x200>
 8008502:	e01b      	b.n	800853c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008504:	4b09      	ldr	r3, [pc, #36]	@ (800852c <HAL_RCC_OscConfig+0x248>)
 8008506:	2200      	movs	r2, #0
 8008508:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800850a:	f7fb fe61 	bl	80041d0 <HAL_GetTick>
 800850e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008510:	e00e      	b.n	8008530 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008512:	f7fb fe5d 	bl	80041d0 <HAL_GetTick>
 8008516:	4602      	mov	r2, r0
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	2b02      	cmp	r3, #2
 800851e:	d907      	bls.n	8008530 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008520:	2303      	movs	r3, #3
 8008522:	e150      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
 8008524:	40023800 	.word	0x40023800
 8008528:	42470000 	.word	0x42470000
 800852c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008530:	4b88      	ldr	r3, [pc, #544]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008534:	f003 0302 	and.w	r3, r3, #2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1ea      	bne.n	8008512 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f003 0304 	and.w	r3, r3, #4
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 8097 	beq.w	8008678 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800854a:	2300      	movs	r3, #0
 800854c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800854e:	4b81      	ldr	r3, [pc, #516]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10f      	bne.n	800857a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800855a:	2300      	movs	r3, #0
 800855c:	60bb      	str	r3, [r7, #8]
 800855e:	4b7d      	ldr	r3, [pc, #500]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008562:	4a7c      	ldr	r2, [pc, #496]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008568:	6413      	str	r3, [r2, #64]	@ 0x40
 800856a:	4b7a      	ldr	r3, [pc, #488]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 800856c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008572:	60bb      	str	r3, [r7, #8]
 8008574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008576:	2301      	movs	r3, #1
 8008578:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800857a:	4b77      	ldr	r3, [pc, #476]	@ (8008758 <HAL_RCC_OscConfig+0x474>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008582:	2b00      	cmp	r3, #0
 8008584:	d118      	bne.n	80085b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008586:	4b74      	ldr	r3, [pc, #464]	@ (8008758 <HAL_RCC_OscConfig+0x474>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a73      	ldr	r2, [pc, #460]	@ (8008758 <HAL_RCC_OscConfig+0x474>)
 800858c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008592:	f7fb fe1d 	bl	80041d0 <HAL_GetTick>
 8008596:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008598:	e008      	b.n	80085ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800859a:	f7fb fe19 	bl	80041d0 <HAL_GetTick>
 800859e:	4602      	mov	r2, r0
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d901      	bls.n	80085ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e10c      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085ac:	4b6a      	ldr	r3, [pc, #424]	@ (8008758 <HAL_RCC_OscConfig+0x474>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d0f0      	beq.n	800859a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d106      	bne.n	80085ce <HAL_RCC_OscConfig+0x2ea>
 80085c0:	4b64      	ldr	r3, [pc, #400]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085c4:	4a63      	ldr	r2, [pc, #396]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085c6:	f043 0301 	orr.w	r3, r3, #1
 80085ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80085cc:	e01c      	b.n	8008608 <HAL_RCC_OscConfig+0x324>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	2b05      	cmp	r3, #5
 80085d4:	d10c      	bne.n	80085f0 <HAL_RCC_OscConfig+0x30c>
 80085d6:	4b5f      	ldr	r3, [pc, #380]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085da:	4a5e      	ldr	r2, [pc, #376]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085dc:	f043 0304 	orr.w	r3, r3, #4
 80085e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80085e2:	4b5c      	ldr	r3, [pc, #368]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085e6:	4a5b      	ldr	r2, [pc, #364]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085e8:	f043 0301 	orr.w	r3, r3, #1
 80085ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80085ee:	e00b      	b.n	8008608 <HAL_RCC_OscConfig+0x324>
 80085f0:	4b58      	ldr	r3, [pc, #352]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085f4:	4a57      	ldr	r2, [pc, #348]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085f6:	f023 0301 	bic.w	r3, r3, #1
 80085fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80085fc:	4b55      	ldr	r3, [pc, #340]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80085fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008600:	4a54      	ldr	r2, [pc, #336]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008602:	f023 0304 	bic.w	r3, r3, #4
 8008606:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d015      	beq.n	800863c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008610:	f7fb fdde 	bl	80041d0 <HAL_GetTick>
 8008614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008616:	e00a      	b.n	800862e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008618:	f7fb fdda 	bl	80041d0 <HAL_GetTick>
 800861c:	4602      	mov	r2, r0
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	1ad3      	subs	r3, r2, r3
 8008622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008626:	4293      	cmp	r3, r2
 8008628:	d901      	bls.n	800862e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800862a:	2303      	movs	r3, #3
 800862c:	e0cb      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800862e:	4b49      	ldr	r3, [pc, #292]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008632:	f003 0302 	and.w	r3, r3, #2
 8008636:	2b00      	cmp	r3, #0
 8008638:	d0ee      	beq.n	8008618 <HAL_RCC_OscConfig+0x334>
 800863a:	e014      	b.n	8008666 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800863c:	f7fb fdc8 	bl	80041d0 <HAL_GetTick>
 8008640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008642:	e00a      	b.n	800865a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008644:	f7fb fdc4 	bl	80041d0 <HAL_GetTick>
 8008648:	4602      	mov	r2, r0
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008652:	4293      	cmp	r3, r2
 8008654:	d901      	bls.n	800865a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008656:	2303      	movs	r3, #3
 8008658:	e0b5      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800865a:	4b3e      	ldr	r3, [pc, #248]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 800865c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800865e:	f003 0302 	and.w	r3, r3, #2
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1ee      	bne.n	8008644 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008666:	7dfb      	ldrb	r3, [r7, #23]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d105      	bne.n	8008678 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800866c:	4b39      	ldr	r3, [pc, #228]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 800866e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008670:	4a38      	ldr	r2, [pc, #224]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008672:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008676:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	699b      	ldr	r3, [r3, #24]
 800867c:	2b00      	cmp	r3, #0
 800867e:	f000 80a1 	beq.w	80087c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008682:	4b34      	ldr	r3, [pc, #208]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	f003 030c 	and.w	r3, r3, #12
 800868a:	2b08      	cmp	r3, #8
 800868c:	d05c      	beq.n	8008748 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	2b02      	cmp	r3, #2
 8008694:	d141      	bne.n	800871a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008696:	4b31      	ldr	r3, [pc, #196]	@ (800875c <HAL_RCC_OscConfig+0x478>)
 8008698:	2200      	movs	r2, #0
 800869a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800869c:	f7fb fd98 	bl	80041d0 <HAL_GetTick>
 80086a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086a2:	e008      	b.n	80086b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086a4:	f7fb fd94 	bl	80041d0 <HAL_GetTick>
 80086a8:	4602      	mov	r2, r0
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d901      	bls.n	80086b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80086b2:	2303      	movs	r3, #3
 80086b4:	e087      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086b6:	4b27      	ldr	r3, [pc, #156]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1f0      	bne.n	80086a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	69da      	ldr	r2, [r3, #28]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	431a      	orrs	r2, r3
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d0:	019b      	lsls	r3, r3, #6
 80086d2:	431a      	orrs	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086d8:	085b      	lsrs	r3, r3, #1
 80086da:	3b01      	subs	r3, #1
 80086dc:	041b      	lsls	r3, r3, #16
 80086de:	431a      	orrs	r2, r3
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e4:	061b      	lsls	r3, r3, #24
 80086e6:	491b      	ldr	r1, [pc, #108]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 80086e8:	4313      	orrs	r3, r2
 80086ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086ec:	4b1b      	ldr	r3, [pc, #108]	@ (800875c <HAL_RCC_OscConfig+0x478>)
 80086ee:	2201      	movs	r2, #1
 80086f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086f2:	f7fb fd6d 	bl	80041d0 <HAL_GetTick>
 80086f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086f8:	e008      	b.n	800870c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086fa:	f7fb fd69 	bl	80041d0 <HAL_GetTick>
 80086fe:	4602      	mov	r2, r0
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	2b02      	cmp	r3, #2
 8008706:	d901      	bls.n	800870c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008708:	2303      	movs	r3, #3
 800870a:	e05c      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800870c:	4b11      	ldr	r3, [pc, #68]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008714:	2b00      	cmp	r3, #0
 8008716:	d0f0      	beq.n	80086fa <HAL_RCC_OscConfig+0x416>
 8008718:	e054      	b.n	80087c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800871a:	4b10      	ldr	r3, [pc, #64]	@ (800875c <HAL_RCC_OscConfig+0x478>)
 800871c:	2200      	movs	r2, #0
 800871e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008720:	f7fb fd56 	bl	80041d0 <HAL_GetTick>
 8008724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008726:	e008      	b.n	800873a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008728:	f7fb fd52 	bl	80041d0 <HAL_GetTick>
 800872c:	4602      	mov	r2, r0
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	1ad3      	subs	r3, r2, r3
 8008732:	2b02      	cmp	r3, #2
 8008734:	d901      	bls.n	800873a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008736:	2303      	movs	r3, #3
 8008738:	e045      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800873a:	4b06      	ldr	r3, [pc, #24]	@ (8008754 <HAL_RCC_OscConfig+0x470>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1f0      	bne.n	8008728 <HAL_RCC_OscConfig+0x444>
 8008746:	e03d      	b.n	80087c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d107      	bne.n	8008760 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e038      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
 8008754:	40023800 	.word	0x40023800
 8008758:	40007000 	.word	0x40007000
 800875c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008760:	4b1b      	ldr	r3, [pc, #108]	@ (80087d0 <HAL_RCC_OscConfig+0x4ec>)
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	2b01      	cmp	r3, #1
 800876c:	d028      	beq.n	80087c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008778:	429a      	cmp	r2, r3
 800877a:	d121      	bne.n	80087c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008786:	429a      	cmp	r2, r3
 8008788:	d11a      	bne.n	80087c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008790:	4013      	ands	r3, r2
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008796:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008798:	4293      	cmp	r3, r2
 800879a:	d111      	bne.n	80087c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087a6:	085b      	lsrs	r3, r3, #1
 80087a8:	3b01      	subs	r3, #1
 80087aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d107      	bne.n	80087c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80087bc:	429a      	cmp	r2, r3
 80087be:	d001      	beq.n	80087c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
 80087c2:	e000      	b.n	80087c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3718      	adds	r7, #24
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	40023800 	.word	0x40023800

080087d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	e0cc      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80087e8:	4b68      	ldr	r3, [pc, #416]	@ (800898c <HAL_RCC_ClockConfig+0x1b8>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f003 0307 	and.w	r3, r3, #7
 80087f0:	683a      	ldr	r2, [r7, #0]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d90c      	bls.n	8008810 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087f6:	4b65      	ldr	r3, [pc, #404]	@ (800898c <HAL_RCC_ClockConfig+0x1b8>)
 80087f8:	683a      	ldr	r2, [r7, #0]
 80087fa:	b2d2      	uxtb	r2, r2
 80087fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087fe:	4b63      	ldr	r3, [pc, #396]	@ (800898c <HAL_RCC_ClockConfig+0x1b8>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0307 	and.w	r3, r3, #7
 8008806:	683a      	ldr	r2, [r7, #0]
 8008808:	429a      	cmp	r2, r3
 800880a:	d001      	beq.n	8008810 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	e0b8      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f003 0302 	and.w	r3, r3, #2
 8008818:	2b00      	cmp	r3, #0
 800881a:	d020      	beq.n	800885e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 0304 	and.w	r3, r3, #4
 8008824:	2b00      	cmp	r3, #0
 8008826:	d005      	beq.n	8008834 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008828:	4b59      	ldr	r3, [pc, #356]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	4a58      	ldr	r2, [pc, #352]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 800882e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008832:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0308 	and.w	r3, r3, #8
 800883c:	2b00      	cmp	r3, #0
 800883e:	d005      	beq.n	800884c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008840:	4b53      	ldr	r3, [pc, #332]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	4a52      	ldr	r2, [pc, #328]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008846:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800884a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800884c:	4b50      	ldr	r3, [pc, #320]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	494d      	ldr	r1, [pc, #308]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 800885a:	4313      	orrs	r3, r2
 800885c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	2b00      	cmp	r3, #0
 8008868:	d044      	beq.n	80088f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d107      	bne.n	8008882 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008872:	4b47      	ldr	r3, [pc, #284]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800887a:	2b00      	cmp	r3, #0
 800887c:	d119      	bne.n	80088b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e07f      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	2b02      	cmp	r3, #2
 8008888:	d003      	beq.n	8008892 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800888e:	2b03      	cmp	r3, #3
 8008890:	d107      	bne.n	80088a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008892:	4b3f      	ldr	r3, [pc, #252]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d109      	bne.n	80088b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e06f      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80088a2:	4b3b      	ldr	r3, [pc, #236]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0302 	and.w	r3, r3, #2
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d101      	bne.n	80088b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e067      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80088b2:	4b37      	ldr	r3, [pc, #220]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f023 0203 	bic.w	r2, r3, #3
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	4934      	ldr	r1, [pc, #208]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 80088c0:	4313      	orrs	r3, r2
 80088c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80088c4:	f7fb fc84 	bl	80041d0 <HAL_GetTick>
 80088c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088ca:	e00a      	b.n	80088e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088cc:	f7fb fc80 	bl	80041d0 <HAL_GetTick>
 80088d0:	4602      	mov	r2, r0
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088da:	4293      	cmp	r3, r2
 80088dc:	d901      	bls.n	80088e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e04f      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088e2:	4b2b      	ldr	r3, [pc, #172]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	f003 020c 	and.w	r2, r3, #12
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d1eb      	bne.n	80088cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088f4:	4b25      	ldr	r3, [pc, #148]	@ (800898c <HAL_RCC_ClockConfig+0x1b8>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f003 0307 	and.w	r3, r3, #7
 80088fc:	683a      	ldr	r2, [r7, #0]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d20c      	bcs.n	800891c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008902:	4b22      	ldr	r3, [pc, #136]	@ (800898c <HAL_RCC_ClockConfig+0x1b8>)
 8008904:	683a      	ldr	r2, [r7, #0]
 8008906:	b2d2      	uxtb	r2, r2
 8008908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800890a:	4b20      	ldr	r3, [pc, #128]	@ (800898c <HAL_RCC_ClockConfig+0x1b8>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0307 	and.w	r3, r3, #7
 8008912:	683a      	ldr	r2, [r7, #0]
 8008914:	429a      	cmp	r2, r3
 8008916:	d001      	beq.n	800891c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e032      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0304 	and.w	r3, r3, #4
 8008924:	2b00      	cmp	r3, #0
 8008926:	d008      	beq.n	800893a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008928:	4b19      	ldr	r3, [pc, #100]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	4916      	ldr	r1, [pc, #88]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008936:	4313      	orrs	r3, r2
 8008938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0308 	and.w	r3, r3, #8
 8008942:	2b00      	cmp	r3, #0
 8008944:	d009      	beq.n	800895a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008946:	4b12      	ldr	r3, [pc, #72]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	00db      	lsls	r3, r3, #3
 8008954:	490e      	ldr	r1, [pc, #56]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008956:	4313      	orrs	r3, r2
 8008958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800895a:	f000 f821 	bl	80089a0 <HAL_RCC_GetSysClockFreq>
 800895e:	4602      	mov	r2, r0
 8008960:	4b0b      	ldr	r3, [pc, #44]	@ (8008990 <HAL_RCC_ClockConfig+0x1bc>)
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	091b      	lsrs	r3, r3, #4
 8008966:	f003 030f 	and.w	r3, r3, #15
 800896a:	490a      	ldr	r1, [pc, #40]	@ (8008994 <HAL_RCC_ClockConfig+0x1c0>)
 800896c:	5ccb      	ldrb	r3, [r1, r3]
 800896e:	fa22 f303 	lsr.w	r3, r2, r3
 8008972:	4a09      	ldr	r2, [pc, #36]	@ (8008998 <HAL_RCC_ClockConfig+0x1c4>)
 8008974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008976:	4b09      	ldr	r3, [pc, #36]	@ (800899c <HAL_RCC_ClockConfig+0x1c8>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4618      	mov	r0, r3
 800897c:	f7fb f9ee 	bl	8003d5c <HAL_InitTick>

  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3710      	adds	r7, #16
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	40023c00 	.word	0x40023c00
 8008990:	40023800 	.word	0x40023800
 8008994:	080142e0 	.word	0x080142e0
 8008998:	20000028 	.word	0x20000028
 800899c:	2000002c 	.word	0x2000002c

080089a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80089a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089a4:	b090      	sub	sp, #64	@ 0x40
 80089a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80089a8:	2300      	movs	r3, #0
 80089aa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80089ac:	2300      	movs	r3, #0
 80089ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80089b0:	2300      	movs	r3, #0
 80089b2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80089b4:	2300      	movs	r3, #0
 80089b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089b8:	4b59      	ldr	r3, [pc, #356]	@ (8008b20 <HAL_RCC_GetSysClockFreq+0x180>)
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f003 030c 	and.w	r3, r3, #12
 80089c0:	2b08      	cmp	r3, #8
 80089c2:	d00d      	beq.n	80089e0 <HAL_RCC_GetSysClockFreq+0x40>
 80089c4:	2b08      	cmp	r3, #8
 80089c6:	f200 80a1 	bhi.w	8008b0c <HAL_RCC_GetSysClockFreq+0x16c>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d002      	beq.n	80089d4 <HAL_RCC_GetSysClockFreq+0x34>
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d003      	beq.n	80089da <HAL_RCC_GetSysClockFreq+0x3a>
 80089d2:	e09b      	b.n	8008b0c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089d4:	4b53      	ldr	r3, [pc, #332]	@ (8008b24 <HAL_RCC_GetSysClockFreq+0x184>)
 80089d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80089d8:	e09b      	b.n	8008b12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089da:	4b53      	ldr	r3, [pc, #332]	@ (8008b28 <HAL_RCC_GetSysClockFreq+0x188>)
 80089dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80089de:	e098      	b.n	8008b12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089e0:	4b4f      	ldr	r3, [pc, #316]	@ (8008b20 <HAL_RCC_GetSysClockFreq+0x180>)
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80089ea:	4b4d      	ldr	r3, [pc, #308]	@ (8008b20 <HAL_RCC_GetSysClockFreq+0x180>)
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d028      	beq.n	8008a48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089f6:	4b4a      	ldr	r3, [pc, #296]	@ (8008b20 <HAL_RCC_GetSysClockFreq+0x180>)
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	099b      	lsrs	r3, r3, #6
 80089fc:	2200      	movs	r2, #0
 80089fe:	623b      	str	r3, [r7, #32]
 8008a00:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a02:	6a3b      	ldr	r3, [r7, #32]
 8008a04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008a08:	2100      	movs	r1, #0
 8008a0a:	4b47      	ldr	r3, [pc, #284]	@ (8008b28 <HAL_RCC_GetSysClockFreq+0x188>)
 8008a0c:	fb03 f201 	mul.w	r2, r3, r1
 8008a10:	2300      	movs	r3, #0
 8008a12:	fb00 f303 	mul.w	r3, r0, r3
 8008a16:	4413      	add	r3, r2
 8008a18:	4a43      	ldr	r2, [pc, #268]	@ (8008b28 <HAL_RCC_GetSysClockFreq+0x188>)
 8008a1a:	fba0 1202 	umull	r1, r2, r0, r2
 8008a1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a20:	460a      	mov	r2, r1
 8008a22:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008a24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a26:	4413      	add	r3, r2
 8008a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	61bb      	str	r3, [r7, #24]
 8008a30:	61fa      	str	r2, [r7, #28]
 8008a32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008a36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008a3a:	f7f7 ff87 	bl	800094c <__aeabi_uldivmod>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	460b      	mov	r3, r1
 8008a42:	4613      	mov	r3, r2
 8008a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a46:	e053      	b.n	8008af0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a48:	4b35      	ldr	r3, [pc, #212]	@ (8008b20 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	099b      	lsrs	r3, r3, #6
 8008a4e:	2200      	movs	r2, #0
 8008a50:	613b      	str	r3, [r7, #16]
 8008a52:	617a      	str	r2, [r7, #20]
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008a5a:	f04f 0b00 	mov.w	fp, #0
 8008a5e:	4652      	mov	r2, sl
 8008a60:	465b      	mov	r3, fp
 8008a62:	f04f 0000 	mov.w	r0, #0
 8008a66:	f04f 0100 	mov.w	r1, #0
 8008a6a:	0159      	lsls	r1, r3, #5
 8008a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008a70:	0150      	lsls	r0, r2, #5
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	ebb2 080a 	subs.w	r8, r2, sl
 8008a7a:	eb63 090b 	sbc.w	r9, r3, fp
 8008a7e:	f04f 0200 	mov.w	r2, #0
 8008a82:	f04f 0300 	mov.w	r3, #0
 8008a86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008a8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008a8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008a92:	ebb2 0408 	subs.w	r4, r2, r8
 8008a96:	eb63 0509 	sbc.w	r5, r3, r9
 8008a9a:	f04f 0200 	mov.w	r2, #0
 8008a9e:	f04f 0300 	mov.w	r3, #0
 8008aa2:	00eb      	lsls	r3, r5, #3
 8008aa4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008aa8:	00e2      	lsls	r2, r4, #3
 8008aaa:	4614      	mov	r4, r2
 8008aac:	461d      	mov	r5, r3
 8008aae:	eb14 030a 	adds.w	r3, r4, sl
 8008ab2:	603b      	str	r3, [r7, #0]
 8008ab4:	eb45 030b 	adc.w	r3, r5, fp
 8008ab8:	607b      	str	r3, [r7, #4]
 8008aba:	f04f 0200 	mov.w	r2, #0
 8008abe:	f04f 0300 	mov.w	r3, #0
 8008ac2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008ac6:	4629      	mov	r1, r5
 8008ac8:	028b      	lsls	r3, r1, #10
 8008aca:	4621      	mov	r1, r4
 8008acc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	028a      	lsls	r2, r1, #10
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ada:	2200      	movs	r2, #0
 8008adc:	60bb      	str	r3, [r7, #8]
 8008ade:	60fa      	str	r2, [r7, #12]
 8008ae0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ae4:	f7f7 ff32 	bl	800094c <__aeabi_uldivmod>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	460b      	mov	r3, r1
 8008aec:	4613      	mov	r3, r2
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008af0:	4b0b      	ldr	r3, [pc, #44]	@ (8008b20 <HAL_RCC_GetSysClockFreq+0x180>)
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	0c1b      	lsrs	r3, r3, #16
 8008af6:	f003 0303 	and.w	r3, r3, #3
 8008afa:	3301      	adds	r3, #1
 8008afc:	005b      	lsls	r3, r3, #1
 8008afe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008b00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008b0a:	e002      	b.n	8008b12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008b0c:	4b05      	ldr	r3, [pc, #20]	@ (8008b24 <HAL_RCC_GetSysClockFreq+0x184>)
 8008b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008b10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3740      	adds	r7, #64	@ 0x40
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b1e:	bf00      	nop
 8008b20:	40023800 	.word	0x40023800
 8008b24:	00f42400 	.word	0x00f42400
 8008b28:	017d7840 	.word	0x017d7840

08008b2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b30:	4b03      	ldr	r3, [pc, #12]	@ (8008b40 <HAL_RCC_GetHCLKFreq+0x14>)
 8008b32:	681b      	ldr	r3, [r3, #0]
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	20000028 	.word	0x20000028

08008b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008b48:	f7ff fff0 	bl	8008b2c <HAL_RCC_GetHCLKFreq>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	4b05      	ldr	r3, [pc, #20]	@ (8008b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	0a9b      	lsrs	r3, r3, #10
 8008b54:	f003 0307 	and.w	r3, r3, #7
 8008b58:	4903      	ldr	r1, [pc, #12]	@ (8008b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b5a:	5ccb      	ldrb	r3, [r1, r3]
 8008b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	40023800 	.word	0x40023800
 8008b68:	080142f0 	.word	0x080142f0

08008b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008b70:	f7ff ffdc 	bl	8008b2c <HAL_RCC_GetHCLKFreq>
 8008b74:	4602      	mov	r2, r0
 8008b76:	4b05      	ldr	r3, [pc, #20]	@ (8008b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	0b5b      	lsrs	r3, r3, #13
 8008b7c:	f003 0307 	and.w	r3, r3, #7
 8008b80:	4903      	ldr	r1, [pc, #12]	@ (8008b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b82:	5ccb      	ldrb	r3, [r1, r3]
 8008b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	40023800 	.word	0x40023800
 8008b90:	080142f0 	.word	0x080142f0

08008b94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	220f      	movs	r2, #15
 8008ba2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008ba4:	4b12      	ldr	r3, [pc, #72]	@ (8008bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	f003 0203 	and.w	r2, r3, #3
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8008bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8008bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008bc8:	4b09      	ldr	r3, [pc, #36]	@ (8008bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	08db      	lsrs	r3, r3, #3
 8008bce:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008bd6:	4b07      	ldr	r3, [pc, #28]	@ (8008bf4 <HAL_RCC_GetClockConfig+0x60>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f003 0207 	and.w	r2, r3, #7
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	601a      	str	r2, [r3, #0]
}
 8008be2:	bf00      	nop
 8008be4:	370c      	adds	r7, #12
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	40023800 	.word	0x40023800
 8008bf4:	40023c00 	.word	0x40023c00

08008bf8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d101      	bne.n	8008c0a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	e022      	b.n	8008c50 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d105      	bne.n	8008c22 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f7fa fed7 	bl	80039d0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2203      	movs	r2, #3
 8008c26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f814 	bl	8008c58 <HAL_SD_InitCard>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d001      	beq.n	8008c3a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e00a      	b.n	8008c50 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008c4e:	2300      	movs	r3, #0
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008c58:	b5b0      	push	{r4, r5, r7, lr}
 8008c5a:	b08e      	sub	sp, #56	@ 0x38
 8008c5c:	af04      	add	r7, sp, #16
 8008c5e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008c60:	2300      	movs	r3, #0
 8008c62:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008c64:	2300      	movs	r3, #0
 8008c66:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008c70:	2300      	movs	r3, #0
 8008c72:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008c74:	2376      	movs	r3, #118	@ 0x76
 8008c76:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681d      	ldr	r5, [r3, #0]
 8008c7c:	466c      	mov	r4, sp
 8008c7e:	f107 0318 	add.w	r3, r7, #24
 8008c82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008c86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008c8a:	f107 030c 	add.w	r3, r7, #12
 8008c8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c90:	4628      	mov	r0, r5
 8008c92:	f002 ff1d 	bl	800bad0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008c96:	4b2a      	ldr	r3, [pc, #168]	@ (8008d40 <HAL_SD_InitCard+0xe8>)
 8008c98:	2200      	movs	r2, #0
 8008c9a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f002 ff4d 	bl	800bb40 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008ca6:	4b26      	ldr	r3, [pc, #152]	@ (8008d40 <HAL_SD_InitCard+0xe8>)
 8008ca8:	2201      	movs	r2, #1
 8008caa:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008cac:	2002      	movs	r0, #2
 8008cae:	f7fb fa9b 	bl	80041e8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 fe12 	bl	80098dc <SD_PowerON>
 8008cb8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00b      	beq.n	8008cd8 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cce:	431a      	orrs	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e02e      	b.n	8008d36 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 fd31 	bl	8009740 <SD_InitCard>
 8008cde:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00b      	beq.n	8008cfe <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2201      	movs	r2, #1
 8008cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf4:	431a      	orrs	r2, r3
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e01b      	b.n	8008d36 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008d06:	4618      	mov	r0, r3
 8008d08:	f002 ffac 	bl	800bc64 <SDMMC_CmdBlockLength>
 8008d0c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d00f      	beq.n	8008d34 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a0a      	ldr	r2, [pc, #40]	@ (8008d44 <HAL_SD_InitCard+0xec>)
 8008d1a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d22:	431a      	orrs	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e000      	b.n	8008d36 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8008d34:	2300      	movs	r3, #0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3728      	adds	r7, #40	@ 0x28
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	422580a0 	.word	0x422580a0
 8008d44:	004005ff 	.word	0x004005ff

08008d48 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b08c      	sub	sp, #48	@ 0x30
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	60b9      	str	r1, [r7, #8]
 8008d52:	607a      	str	r2, [r7, #4]
 8008d54:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d107      	bne.n	8008d70 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d64:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e0c0      	b.n	8008ef2 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	f040 80b9 	bne.w	8008ef0 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2200      	movs	r2, #0
 8008d82:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008d84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	441a      	add	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d907      	bls.n	8008da2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d96:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e0a7      	b.n	8008ef2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2203      	movs	r2, #3
 8008da6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2200      	movs	r2, #0
 8008db0:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db8:	68fa      	ldr	r2, [r7, #12]
 8008dba:	6812      	ldr	r2, [r2, #0]
 8008dbc:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8008dc0:	f043 0302 	orr.w	r3, r3, #2
 8008dc4:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dca:	4a4c      	ldr	r2, [pc, #304]	@ (8008efc <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8008dcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd2:	4a4b      	ldr	r2, [pc, #300]	@ (8008f00 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008dd4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dda:	2200      	movs	r2, #0
 8008ddc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de2:	2200      	movs	r2, #0
 8008de4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df6:	689a      	ldr	r2, [r3, #8]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	430a      	orrs	r2, r1
 8008e00:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	3380      	adds	r3, #128	@ 0x80
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	68ba      	ldr	r2, [r7, #8]
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	025b      	lsls	r3, r3, #9
 8008e14:	089b      	lsrs	r3, r3, #2
 8008e16:	f7fb fb9b 	bl	8004550 <HAL_DMA_Start_IT>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d017      	beq.n	8008e50 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8008e2e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a33      	ldr	r2, [pc, #204]	@ (8008f04 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008e36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e050      	b.n	8008ef2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008e50:	4b2d      	ldr	r3, [pc, #180]	@ (8008f08 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8008e52:	2201      	movs	r2, #1
 8008e54:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d002      	beq.n	8008e64 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8008e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e60:	025b      	lsls	r3, r3, #9
 8008e62:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008e64:	f04f 33ff 	mov.w	r3, #4294967295
 8008e68:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	025b      	lsls	r3, r3, #9
 8008e6e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008e70:	2390      	movs	r3, #144	@ 0x90
 8008e72:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008e74:	2302      	movs	r3, #2
 8008e76:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f107 0210 	add.w	r2, r7, #16
 8008e88:	4611      	mov	r1, r2
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f002 febe 	bl	800bc0c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	d90a      	bls.n	8008eac <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2282      	movs	r2, #130	@ 0x82
 8008e9a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f002 ff22 	bl	800bcec <SDMMC_CmdReadMultiBlock>
 8008ea8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008eaa:	e009      	b.n	8008ec0 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2281      	movs	r2, #129	@ 0x81
 8008eb0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f002 fef5 	bl	800bca8 <SDMMC_CmdReadSingleBlock>
 8008ebe:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8008ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d012      	beq.n	8008eec <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a0e      	ldr	r2, [pc, #56]	@ (8008f04 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008ecc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed4:	431a      	orrs	r2, r3
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2201      	movs	r2, #1
 8008ede:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e002      	b.n	8008ef2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8008eec:	2300      	movs	r3, #0
 8008eee:	e000      	b.n	8008ef2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8008ef0:	2302      	movs	r3, #2
  }
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3730      	adds	r7, #48	@ 0x30
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop
 8008efc:	0800962b 	.word	0x0800962b
 8008f00:	0800969d 	.word	0x0800969d
 8008f04:	004005ff 	.word	0x004005ff
 8008f08:	4225858c 	.word	0x4225858c

08008f0c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b08c      	sub	sp, #48	@ 0x30
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	60b9      	str	r1, [r7, #8]
 8008f16:	607a      	str	r2, [r7, #4]
 8008f18:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d107      	bne.n	8008f34 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f28:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	e0c5      	b.n	80090c0 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	f040 80be 	bne.w	80090be <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	441a      	add	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d907      	bls.n	8008f66 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e0ac      	b.n	80090c0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2203      	movs	r2, #3
 8008f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	2200      	movs	r2, #0
 8008f74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	6812      	ldr	r2, [r2, #0]
 8008f80:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8008f84:	f043 0302 	orr.w	r3, r3, #2
 8008f88:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f8e:	4a4e      	ldr	r2, [pc, #312]	@ (80090c8 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8008f90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f96:	4a4d      	ldr	r2, [pc, #308]	@ (80090cc <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8008f98:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d002      	beq.n	8008fb0 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8008faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fac:	025b      	lsls	r3, r3, #9
 8008fae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d90a      	bls.n	8008fcc <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	22a0      	movs	r2, #160	@ 0xa0
 8008fba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f002 fed6 	bl	800bd74 <SDMMC_CmdWriteMultiBlock>
 8008fc8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008fca:	e009      	b.n	8008fe0 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2290      	movs	r2, #144	@ 0x90
 8008fd0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f002 fea9 	bl	800bd30 <SDMMC_CmdWriteSingleBlock>
 8008fde:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d012      	beq.n	800900c <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a39      	ldr	r2, [pc, #228]	@ (80090d0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008fec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff4:	431a      	orrs	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e059      	b.n	80090c0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800900c:	4b31      	ldr	r3, [pc, #196]	@ (80090d4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800900e:	2201      	movs	r2, #1
 8009010:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009016:	2240      	movs	r2, #64	@ 0x40
 8009018:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800902a:	689a      	ldr	r2, [r3, #8]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	430a      	orrs	r2, r1
 8009034:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800903a:	68b9      	ldr	r1, [r7, #8]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	3380      	adds	r3, #128	@ 0x80
 8009042:	461a      	mov	r2, r3
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	025b      	lsls	r3, r3, #9
 8009048:	089b      	lsrs	r3, r3, #2
 800904a:	f7fb fa81 	bl	8004550 <HAL_DMA_Start_IT>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d01c      	beq.n	800908e <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800905a:	68fa      	ldr	r2, [r7, #12]
 800905c:	6812      	ldr	r2, [r2, #0]
 800905e:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8009062:	f023 0302 	bic.w	r3, r3, #2
 8009066:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a18      	ldr	r2, [pc, #96]	@ (80090d0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800906e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009074:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e018      	b.n	80090c0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800908e:	f04f 33ff 	mov.w	r3, #4294967295
 8009092:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	025b      	lsls	r3, r3, #9
 8009098:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800909a:	2390      	movs	r3, #144	@ 0x90
 800909c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800909e:	2300      	movs	r3, #0
 80090a0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80090a2:	2300      	movs	r3, #0
 80090a4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80090a6:	2301      	movs	r3, #1
 80090a8:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f107 0210 	add.w	r2, r7, #16
 80090b2:	4611      	mov	r1, r2
 80090b4:	4618      	mov	r0, r3
 80090b6:	f002 fda9 	bl	800bc0c <SDIO_ConfigData>

      return HAL_OK;
 80090ba:	2300      	movs	r3, #0
 80090bc:	e000      	b.n	80090c0 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80090be:	2302      	movs	r3, #2
  }
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3730      	adds	r7, #48	@ 0x30
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}
 80090c8:	08009601 	.word	0x08009601
 80090cc:	0800969d 	.word	0x0800969d
 80090d0:	004005ff 	.word	0x004005ff
 80090d4:	4225858c 	.word	0x4225858c

080090d8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80090d8:	b480      	push	{r7}
 80090da:	b083      	sub	sp, #12
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80090e0:	bf00      	nop
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090fa:	0f9b      	lsrs	r3, r3, #30
 80090fc:	b2da      	uxtb	r2, r3
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009106:	0e9b      	lsrs	r3, r3, #26
 8009108:	b2db      	uxtb	r3, r3
 800910a:	f003 030f 	and.w	r3, r3, #15
 800910e:	b2da      	uxtb	r2, r3
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009118:	0e1b      	lsrs	r3, r3, #24
 800911a:	b2db      	uxtb	r3, r3
 800911c:	f003 0303 	and.w	r3, r3, #3
 8009120:	b2da      	uxtb	r2, r3
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800912a:	0c1b      	lsrs	r3, r3, #16
 800912c:	b2da      	uxtb	r2, r3
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009136:	0a1b      	lsrs	r3, r3, #8
 8009138:	b2da      	uxtb	r2, r3
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009142:	b2da      	uxtb	r2, r3
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800914c:	0d1b      	lsrs	r3, r3, #20
 800914e:	b29a      	uxth	r2, r3
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009158:	0c1b      	lsrs	r3, r3, #16
 800915a:	b2db      	uxtb	r3, r3
 800915c:	f003 030f 	and.w	r3, r3, #15
 8009160:	b2da      	uxtb	r2, r3
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800916a:	0bdb      	lsrs	r3, r3, #15
 800916c:	b2db      	uxtb	r3, r3
 800916e:	f003 0301 	and.w	r3, r3, #1
 8009172:	b2da      	uxtb	r2, r3
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800917c:	0b9b      	lsrs	r3, r3, #14
 800917e:	b2db      	uxtb	r3, r3
 8009180:	f003 0301 	and.w	r3, r3, #1
 8009184:	b2da      	uxtb	r2, r3
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800918e:	0b5b      	lsrs	r3, r3, #13
 8009190:	b2db      	uxtb	r3, r3
 8009192:	f003 0301 	and.w	r3, r3, #1
 8009196:	b2da      	uxtb	r2, r3
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091a0:	0b1b      	lsrs	r3, r3, #12
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	f003 0301 	and.w	r3, r3, #1
 80091a8:	b2da      	uxtb	r2, r3
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	2200      	movs	r2, #0
 80091b2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d163      	bne.n	8009284 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091c0:	009a      	lsls	r2, r3, #2
 80091c2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80091c6:	4013      	ands	r3, r2
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80091cc:	0f92      	lsrs	r2, r2, #30
 80091ce:	431a      	orrs	r2, r3
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091d8:	0edb      	lsrs	r3, r3, #27
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	f003 0307 	and.w	r3, r3, #7
 80091e0:	b2da      	uxtb	r2, r3
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091ea:	0e1b      	lsrs	r3, r3, #24
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	f003 0307 	and.w	r3, r3, #7
 80091f2:	b2da      	uxtb	r2, r3
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091fc:	0d5b      	lsrs	r3, r3, #21
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	f003 0307 	and.w	r3, r3, #7
 8009204:	b2da      	uxtb	r2, r3
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800920e:	0c9b      	lsrs	r3, r3, #18
 8009210:	b2db      	uxtb	r3, r3
 8009212:	f003 0307 	and.w	r3, r3, #7
 8009216:	b2da      	uxtb	r2, r3
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009220:	0bdb      	lsrs	r3, r3, #15
 8009222:	b2db      	uxtb	r3, r3
 8009224:	f003 0307 	and.w	r3, r3, #7
 8009228:	b2da      	uxtb	r2, r3
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	691b      	ldr	r3, [r3, #16]
 8009232:	1c5a      	adds	r2, r3, #1
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	7e1b      	ldrb	r3, [r3, #24]
 800923c:	b2db      	uxtb	r3, r3
 800923e:	f003 0307 	and.w	r3, r3, #7
 8009242:	3302      	adds	r3, #2
 8009244:	2201      	movs	r2, #1
 8009246:	fa02 f303 	lsl.w	r3, r2, r3
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800924e:	fb03 f202 	mul.w	r2, r3, r2
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	7a1b      	ldrb	r3, [r3, #8]
 800925a:	b2db      	uxtb	r3, r3
 800925c:	f003 030f 	and.w	r3, r3, #15
 8009260:	2201      	movs	r2, #1
 8009262:	409a      	lsls	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8009270:	0a52      	lsrs	r2, r2, #9
 8009272:	fb03 f202 	mul.w	r2, r3, r2
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009280:	661a      	str	r2, [r3, #96]	@ 0x60
 8009282:	e031      	b.n	80092e8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009288:	2b01      	cmp	r3, #1
 800928a:	d11d      	bne.n	80092c8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009290:	041b      	lsls	r3, r3, #16
 8009292:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800929a:	0c1b      	lsrs	r3, r3, #16
 800929c:	431a      	orrs	r2, r3
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	3301      	adds	r3, #1
 80092a8:	029a      	lsls	r2, r3, #10
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80092bc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	661a      	str	r2, [r3, #96]	@ 0x60
 80092c6:	e00f      	b.n	80092e8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a58      	ldr	r2, [pc, #352]	@ (8009430 <HAL_SD_GetCardCSD+0x344>)
 80092ce:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80092e4:	2301      	movs	r3, #1
 80092e6:	e09d      	b.n	8009424 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092ec:	0b9b      	lsrs	r3, r3, #14
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	b2da      	uxtb	r2, r3
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092fe:	09db      	lsrs	r3, r3, #7
 8009300:	b2db      	uxtb	r3, r3
 8009302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009306:	b2da      	uxtb	r2, r3
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009310:	b2db      	uxtb	r3, r3
 8009312:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009316:	b2da      	uxtb	r2, r3
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009320:	0fdb      	lsrs	r3, r3, #31
 8009322:	b2da      	uxtb	r2, r3
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800932c:	0f5b      	lsrs	r3, r3, #29
 800932e:	b2db      	uxtb	r3, r3
 8009330:	f003 0303 	and.w	r3, r3, #3
 8009334:	b2da      	uxtb	r2, r3
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800933e:	0e9b      	lsrs	r3, r3, #26
 8009340:	b2db      	uxtb	r3, r3
 8009342:	f003 0307 	and.w	r3, r3, #7
 8009346:	b2da      	uxtb	r2, r3
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009350:	0d9b      	lsrs	r3, r3, #22
 8009352:	b2db      	uxtb	r3, r3
 8009354:	f003 030f 	and.w	r3, r3, #15
 8009358:	b2da      	uxtb	r2, r3
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009362:	0d5b      	lsrs	r3, r3, #21
 8009364:	b2db      	uxtb	r3, r3
 8009366:	f003 0301 	and.w	r3, r3, #1
 800936a:	b2da      	uxtb	r2, r3
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	2200      	movs	r2, #0
 8009376:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800937e:	0c1b      	lsrs	r3, r3, #16
 8009380:	b2db      	uxtb	r3, r3
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	b2da      	uxtb	r2, r3
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009392:	0bdb      	lsrs	r3, r3, #15
 8009394:	b2db      	uxtb	r3, r3
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	b2da      	uxtb	r2, r3
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093a6:	0b9b      	lsrs	r3, r3, #14
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	f003 0301 	and.w	r3, r3, #1
 80093ae:	b2da      	uxtb	r2, r3
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093ba:	0b5b      	lsrs	r3, r3, #13
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	b2da      	uxtb	r2, r3
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093ce:	0b1b      	lsrs	r3, r3, #12
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	f003 0301 	and.w	r3, r3, #1
 80093d6:	b2da      	uxtb	r2, r3
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093e2:	0a9b      	lsrs	r3, r3, #10
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	f003 0303 	and.w	r3, r3, #3
 80093ea:	b2da      	uxtb	r2, r3
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093f6:	0a1b      	lsrs	r3, r3, #8
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	f003 0303 	and.w	r3, r3, #3
 80093fe:	b2da      	uxtb	r2, r3
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800940a:	085b      	lsrs	r3, r3, #1
 800940c:	b2db      	uxtb	r3, r3
 800940e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009412:	b2da      	uxtb	r2, r3
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	370c      	adds	r7, #12
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr
 8009430:	004005ff 	.word	0x004005ff

08009434 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800947e:	2300      	movs	r3, #0
}
 8009480:	4618      	mov	r0, r3
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800948c:	b5b0      	push	{r4, r5, r7, lr}
 800948e:	b08e      	sub	sp, #56	@ 0x38
 8009490:	af04      	add	r7, sp, #16
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8009496:	2300      	movs	r3, #0
 8009498:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2203      	movs	r2, #3
 80094a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094a8:	2b03      	cmp	r3, #3
 80094aa:	d02e      	beq.n	800950a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094b2:	d106      	bne.n	80094c2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	639a      	str	r2, [r3, #56]	@ 0x38
 80094c0:	e029      	b.n	8009516 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094c8:	d10a      	bne.n	80094e0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fabc 	bl	8009a48 <SD_WideBus_Enable>
 80094d0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	431a      	orrs	r2, r3
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80094de:	e01a      	b.n	8009516 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d10a      	bne.n	80094fc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 faf9 	bl	8009ade <SD_WideBus_Disable>
 80094ec:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	431a      	orrs	r2, r3
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80094fa:	e00c      	b.n	8009516 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009500:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	639a      	str	r2, [r3, #56]	@ 0x38
 8009508:	e005      	b.n	8009516 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00b      	beq.n	8009536 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a26      	ldr	r2, [pc, #152]	@ (80095bc <HAL_SD_ConfigWideBusOperation+0x130>)
 8009524:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009534:	e01f      	b.n	8009576 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	68db      	ldr	r3, [r3, #12]
 8009546:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	695b      	ldr	r3, [r3, #20]
 8009550:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	699b      	ldr	r3, [r3, #24]
 8009556:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681d      	ldr	r5, [r3, #0]
 800955c:	466c      	mov	r4, sp
 800955e:	f107 0314 	add.w	r3, r7, #20
 8009562:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800956a:	f107 0308 	add.w	r3, r7, #8
 800956e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009570:	4628      	mov	r0, r5
 8009572:	f002 faad 	bl	800bad0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800957e:	4618      	mov	r0, r3
 8009580:	f002 fb70 	bl	800bc64 <SDMMC_CmdBlockLength>
 8009584:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009586:	6a3b      	ldr	r3, [r7, #32]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d00c      	beq.n	80095a6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a0a      	ldr	r2, [pc, #40]	@ (80095bc <HAL_SD_ConfigWideBusOperation+0x130>)
 8009592:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009598:	6a3b      	ldr	r3, [r7, #32]
 800959a:	431a      	orrs	r2, r3
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80095ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3728      	adds	r7, #40	@ 0x28
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bdb0      	pop	{r4, r5, r7, pc}
 80095ba:	bf00      	nop
 80095bc:	004005ff 	.word	0x004005ff

080095c0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b086      	sub	sp, #24
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80095c8:	2300      	movs	r3, #0
 80095ca:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80095cc:	f107 030c 	add.w	r3, r7, #12
 80095d0:	4619      	mov	r1, r3
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fa10 	bl	80099f8 <SD_SendStatus>
 80095d8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d005      	beq.n	80095ec <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	431a      	orrs	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	0a5b      	lsrs	r3, r3, #9
 80095f0:	f003 030f 	and.w	r3, r3, #15
 80095f4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80095f6:	693b      	ldr	r3, [r7, #16]
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3718      	adds	r7, #24
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800961c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800961e:	bf00      	nop
 8009620:	3714      	adds	r7, #20
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009636:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800963c:	2b82      	cmp	r3, #130	@ 0x82
 800963e:	d111      	bne.n	8009664 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4618      	mov	r0, r3
 8009646:	f002 fbb7 	bl	800bdb8 <SDMMC_CmdStopTransfer>
 800964a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d008      	beq.n	8009664 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	431a      	orrs	r2, r3
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800965e:	68f8      	ldr	r0, [r7, #12]
 8009660:	f7ff fd3a 	bl	80090d8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f022 0208 	bic.w	r2, r2, #8
 8009672:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f240 523a 	movw	r2, #1338	@ 0x53a
 800967c:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2201      	movs	r2, #1
 8009682:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2200      	movs	r2, #0
 800968a:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f003 f813 	bl	800c6b8 <HAL_SD_RxCpltCallback>
#endif
}
 8009692:	bf00      	nop
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
	...

0800969c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b086      	sub	sp, #24
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f7fb f9d2 	bl	8004a54 <HAL_DMA_GetError>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b02      	cmp	r3, #2
 80096b4:	d03e      	beq.n	8009734 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096bc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096c4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d002      	beq.n	80096d2 <SD_DMAError+0x36>
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d12d      	bne.n	800972e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a19      	ldr	r2, [pc, #100]	@ (800973c <SD_DMAError+0xa0>)
 80096d8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80096e8:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80096f6:	6978      	ldr	r0, [r7, #20]
 80096f8:	f7ff ff62 	bl	80095c0 <HAL_SD_GetCardState>
 80096fc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	2b06      	cmp	r3, #6
 8009702:	d002      	beq.n	800970a <SD_DMAError+0x6e>
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	2b05      	cmp	r3, #5
 8009708:	d10a      	bne.n	8009720 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4618      	mov	r0, r3
 8009710:	f002 fb52 	bl	800bdb8 <SDMMC_CmdStopTransfer>
 8009714:	4602      	mov	r2, r0
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800971a:	431a      	orrs	r2, r3
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	2201      	movs	r2, #1
 8009724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	2200      	movs	r2, #0
 800972c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800972e:	6978      	ldr	r0, [r7, #20]
 8009730:	f7ff fcd2 	bl	80090d8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009734:	bf00      	nop
 8009736:	3718      	adds	r7, #24
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}
 800973c:	004005ff 	.word	0x004005ff

08009740 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009740:	b5b0      	push	{r4, r5, r7, lr}
 8009742:	b094      	sub	sp, #80	@ 0x50
 8009744:	af04      	add	r7, sp, #16
 8009746:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009748:	2301      	movs	r3, #1
 800974a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4618      	mov	r0, r3
 8009752:	f002 fa03 	bl	800bb5c <SDIO_GetPowerState>
 8009756:	4603      	mov	r3, r0
 8009758:	2b00      	cmp	r3, #0
 800975a:	d102      	bne.n	8009762 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800975c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009760:	e0b8      	b.n	80098d4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009766:	2b03      	cmp	r3, #3
 8009768:	d02f      	beq.n	80097ca <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4618      	mov	r0, r3
 8009770:	f002 fc2c 	bl	800bfcc <SDMMC_CmdSendCID>
 8009774:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009778:	2b00      	cmp	r3, #0
 800977a:	d001      	beq.n	8009780 <SD_InitCard+0x40>
    {
      return errorstate;
 800977c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800977e:	e0a9      	b.n	80098d4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2100      	movs	r1, #0
 8009786:	4618      	mov	r0, r3
 8009788:	f002 fa2d 	bl	800bbe6 <SDIO_GetResponse>
 800978c:	4602      	mov	r2, r0
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2104      	movs	r1, #4
 8009798:	4618      	mov	r0, r3
 800979a:	f002 fa24 	bl	800bbe6 <SDIO_GetResponse>
 800979e:	4602      	mov	r2, r0
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2108      	movs	r1, #8
 80097aa:	4618      	mov	r0, r3
 80097ac:	f002 fa1b 	bl	800bbe6 <SDIO_GetResponse>
 80097b0:	4602      	mov	r2, r0
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	210c      	movs	r1, #12
 80097bc:	4618      	mov	r0, r3
 80097be:	f002 fa12 	bl	800bbe6 <SDIO_GetResponse>
 80097c2:	4602      	mov	r2, r0
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097ce:	2b03      	cmp	r3, #3
 80097d0:	d00d      	beq.n	80097ee <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f107 020e 	add.w	r2, r7, #14
 80097da:	4611      	mov	r1, r2
 80097dc:	4618      	mov	r0, r3
 80097de:	f002 fc32 	bl	800c046 <SDMMC_CmdSetRelAdd>
 80097e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80097e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <SD_InitCard+0xae>
    {
      return errorstate;
 80097ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ec:	e072      	b.n	80098d4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f2:	2b03      	cmp	r3, #3
 80097f4:	d036      	beq.n	8009864 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80097f6:	89fb      	ldrh	r3, [r7, #14]
 80097f8:	461a      	mov	r2, r3
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009806:	041b      	lsls	r3, r3, #16
 8009808:	4619      	mov	r1, r3
 800980a:	4610      	mov	r0, r2
 800980c:	f002 fbfc 	bl	800c008 <SDMMC_CmdSendCSD>
 8009810:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d001      	beq.n	800981c <SD_InitCard+0xdc>
    {
      return errorstate;
 8009818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800981a:	e05b      	b.n	80098d4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2100      	movs	r1, #0
 8009822:	4618      	mov	r0, r3
 8009824:	f002 f9df 	bl	800bbe6 <SDIO_GetResponse>
 8009828:	4602      	mov	r2, r0
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2104      	movs	r1, #4
 8009834:	4618      	mov	r0, r3
 8009836:	f002 f9d6 	bl	800bbe6 <SDIO_GetResponse>
 800983a:	4602      	mov	r2, r0
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2108      	movs	r1, #8
 8009846:	4618      	mov	r0, r3
 8009848:	f002 f9cd 	bl	800bbe6 <SDIO_GetResponse>
 800984c:	4602      	mov	r2, r0
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	210c      	movs	r1, #12
 8009858:	4618      	mov	r0, r3
 800985a:	f002 f9c4 	bl	800bbe6 <SDIO_GetResponse>
 800985e:	4602      	mov	r2, r0
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	2104      	movs	r1, #4
 800986a:	4618      	mov	r0, r3
 800986c:	f002 f9bb 	bl	800bbe6 <SDIO_GetResponse>
 8009870:	4603      	mov	r3, r0
 8009872:	0d1a      	lsrs	r2, r3, #20
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009878:	f107 0310 	add.w	r3, r7, #16
 800987c:	4619      	mov	r1, r3
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f7ff fc34 	bl	80090ec <HAL_SD_GetCardCSD>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d002      	beq.n	8009890 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800988a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800988e:	e021      	b.n	80098d4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6819      	ldr	r1, [r3, #0]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009898:	041b      	lsls	r3, r3, #16
 800989a:	2200      	movs	r2, #0
 800989c:	461c      	mov	r4, r3
 800989e:	4615      	mov	r5, r2
 80098a0:	4622      	mov	r2, r4
 80098a2:	462b      	mov	r3, r5
 80098a4:	4608      	mov	r0, r1
 80098a6:	f002 faa9 	bl	800bdfc <SDMMC_CmdSelDesel>
 80098aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80098ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d001      	beq.n	80098b6 <SD_InitCard+0x176>
  {
    return errorstate;
 80098b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b4:	e00e      	b.n	80098d4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681d      	ldr	r5, [r3, #0]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	466c      	mov	r4, sp
 80098be:	f103 0210 	add.w	r2, r3, #16
 80098c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80098c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80098c8:	3304      	adds	r3, #4
 80098ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80098cc:	4628      	mov	r0, r5
 80098ce:	f002 f8ff 	bl	800bad0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3740      	adds	r7, #64	@ 0x40
 80098d8:	46bd      	mov	sp, r7
 80098da:	bdb0      	pop	{r4, r5, r7, pc}

080098dc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098e4:	2300      	movs	r3, #0
 80098e6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80098e8:	2300      	movs	r3, #0
 80098ea:	617b      	str	r3, [r7, #20]
 80098ec:	2300      	movs	r3, #0
 80098ee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4618      	mov	r0, r3
 80098f6:	f002 faa4 	bl	800be42 <SDMMC_CmdGoIdleState>
 80098fa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d001      	beq.n	8009906 <SD_PowerON+0x2a>
  {
    return errorstate;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	e072      	b.n	80099ec <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4618      	mov	r0, r3
 800990c:	f002 fab7 	bl	800be7e <SDMMC_CmdOperCond>
 8009910:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d00d      	beq.n	8009934 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4618      	mov	r0, r3
 8009924:	f002 fa8d 	bl	800be42 <SDMMC_CmdGoIdleState>
 8009928:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d004      	beq.n	800993a <SD_PowerON+0x5e>
    {
      return errorstate;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	e05b      	b.n	80099ec <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800993e:	2b01      	cmp	r3, #1
 8009940:	d137      	bne.n	80099b2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2100      	movs	r1, #0
 8009948:	4618      	mov	r0, r3
 800994a:	f002 fab7 	bl	800bebc <SDMMC_CmdAppCommand>
 800994e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d02d      	beq.n	80099b2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009956:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800995a:	e047      	b.n	80099ec <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2100      	movs	r1, #0
 8009962:	4618      	mov	r0, r3
 8009964:	f002 faaa 	bl	800bebc <SDMMC_CmdAppCommand>
 8009968:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d001      	beq.n	8009974 <SD_PowerON+0x98>
    {
      return errorstate;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	e03b      	b.n	80099ec <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	491e      	ldr	r1, [pc, #120]	@ (80099f4 <SD_PowerON+0x118>)
 800997a:	4618      	mov	r0, r3
 800997c:	f002 fac0 	bl	800bf00 <SDMMC_CmdAppOperCommand>
 8009980:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d002      	beq.n	800998e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009988:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800998c:	e02e      	b.n	80099ec <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2100      	movs	r1, #0
 8009994:	4618      	mov	r0, r3
 8009996:	f002 f926 	bl	800bbe6 <SDIO_GetResponse>
 800999a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	0fdb      	lsrs	r3, r3, #31
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d101      	bne.n	80099a8 <SD_PowerON+0xcc>
 80099a4:	2301      	movs	r3, #1
 80099a6:	e000      	b.n	80099aa <SD_PowerON+0xce>
 80099a8:	2300      	movs	r3, #0
 80099aa:	613b      	str	r3, [r7, #16]

    count++;
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	3301      	adds	r3, #1
 80099b0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d802      	bhi.n	80099c2 <SD_PowerON+0xe6>
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d0cc      	beq.n	800995c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d902      	bls.n	80099d2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80099cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80099d0:	e00c      	b.n	80099ec <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d003      	beq.n	80099e4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2201      	movs	r2, #1
 80099e0:	645a      	str	r2, [r3, #68]	@ 0x44
 80099e2:	e002      	b.n	80099ea <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3718      	adds	r7, #24
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	c1100000 	.word	0xc1100000

080099f8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d102      	bne.n	8009a0e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009a08:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009a0c:	e018      	b.n	8009a40 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a16:	041b      	lsls	r3, r3, #16
 8009a18:	4619      	mov	r1, r3
 8009a1a:	4610      	mov	r0, r2
 8009a1c:	f002 fb34 	bl	800c088 <SDMMC_CmdSendStatus>
 8009a20:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d001      	beq.n	8009a2c <SD_SendStatus+0x34>
  {
    return errorstate;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	e009      	b.n	8009a40 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2100      	movs	r1, #0
 8009a32:	4618      	mov	r0, r3
 8009a34:	f002 f8d7 	bl	800bbe6 <SDIO_GetResponse>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3710      	adds	r7, #16
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b086      	sub	sp, #24
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009a50:	2300      	movs	r3, #0
 8009a52:	60fb      	str	r3, [r7, #12]
 8009a54:	2300      	movs	r3, #0
 8009a56:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f002 f8c1 	bl	800bbe6 <SDIO_GetResponse>
 8009a64:	4603      	mov	r3, r0
 8009a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a6e:	d102      	bne.n	8009a76 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009a70:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a74:	e02f      	b.n	8009ad6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009a76:	f107 030c 	add.w	r3, r7, #12
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f000 f879 	bl	8009b74 <SD_FindSCR>
 8009a82:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d001      	beq.n	8009a8e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	e023      	b.n	8009ad6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d01c      	beq.n	8009ad2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aa0:	041b      	lsls	r3, r3, #16
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	4610      	mov	r0, r2
 8009aa6:	f002 fa09 	bl	800bebc <SDMMC_CmdAppCommand>
 8009aaa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d001      	beq.n	8009ab6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	e00f      	b.n	8009ad6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2102      	movs	r1, #2
 8009abc:	4618      	mov	r0, r3
 8009abe:	f002 fa42 	bl	800bf46 <SDMMC_CmdBusWidth>
 8009ac2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d001      	beq.n	8009ace <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	e003      	b.n	8009ad6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	e001      	b.n	8009ad6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009ad2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3718      	adds	r7, #24
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}

08009ade <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009ade:	b580      	push	{r7, lr}
 8009ae0:	b086      	sub	sp, #24
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	60fb      	str	r3, [r7, #12]
 8009aea:	2300      	movs	r3, #0
 8009aec:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	2100      	movs	r1, #0
 8009af4:	4618      	mov	r0, r3
 8009af6:	f002 f876 	bl	800bbe6 <SDIO_GetResponse>
 8009afa:	4603      	mov	r3, r0
 8009afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b04:	d102      	bne.n	8009b0c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009b06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009b0a:	e02f      	b.n	8009b6c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009b0c:	f107 030c 	add.w	r3, r7, #12
 8009b10:	4619      	mov	r1, r3
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 f82e 	bl	8009b74 <SD_FindSCR>
 8009b18:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d001      	beq.n	8009b24 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	e023      	b.n	8009b6c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d01c      	beq.n	8009b68 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681a      	ldr	r2, [r3, #0]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b36:	041b      	lsls	r3, r3, #16
 8009b38:	4619      	mov	r1, r3
 8009b3a:	4610      	mov	r0, r2
 8009b3c:	f002 f9be 	bl	800bebc <SDMMC_CmdAppCommand>
 8009b40:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d001      	beq.n	8009b4c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	e00f      	b.n	8009b6c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	2100      	movs	r1, #0
 8009b52:	4618      	mov	r0, r3
 8009b54:	f002 f9f7 	bl	800bf46 <SDMMC_CmdBusWidth>
 8009b58:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d001      	beq.n	8009b64 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	e003      	b.n	8009b6c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009b64:	2300      	movs	r3, #0
 8009b66:	e001      	b.n	8009b6c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009b68:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3718      	adds	r7, #24
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009b74:	b590      	push	{r4, r7, lr}
 8009b76:	b08f      	sub	sp, #60	@ 0x3c
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009b7e:	f7fa fb27 	bl	80041d0 <HAL_GetTick>
 8009b82:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8009b84:	2300      	movs	r3, #0
 8009b86:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009b88:	2300      	movs	r3, #0
 8009b8a:	60bb      	str	r3, [r7, #8]
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2108      	movs	r1, #8
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f002 f862 	bl	800bc64 <SDMMC_CmdBlockLength>
 8009ba0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <SD_FindSCR+0x38>
  {
    return errorstate;
 8009ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009baa:	e0b9      	b.n	8009d20 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bb4:	041b      	lsls	r3, r3, #16
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	4610      	mov	r0, r2
 8009bba:	f002 f97f 	bl	800bebc <SDMMC_CmdAppCommand>
 8009bbe:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d001      	beq.n	8009bca <SD_FindSCR+0x56>
  {
    return errorstate;
 8009bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc8:	e0aa      	b.n	8009d20 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009bca:	f04f 33ff 	mov.w	r3, #4294967295
 8009bce:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009bd0:	2308      	movs	r3, #8
 8009bd2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009bd4:	2330      	movs	r3, #48	@ 0x30
 8009bd6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009bd8:	2302      	movs	r3, #2
 8009bda:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009be0:	2301      	movs	r3, #1
 8009be2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f107 0210 	add.w	r2, r7, #16
 8009bec:	4611      	mov	r1, r2
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f002 f80c 	bl	800bc0c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f002 f9c6 	bl	800bf8a <SDMMC_CmdSendSCR>
 8009bfe:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d02a      	beq.n	8009c5c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8009c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c08:	e08a      	b.n	8009d20 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00f      	beq.n	8009c38 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6819      	ldr	r1, [r3, #0]
 8009c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	f107 0208 	add.w	r2, r7, #8
 8009c24:	18d4      	adds	r4, r2, r3
 8009c26:	4608      	mov	r0, r1
 8009c28:	f001 ff7d 	bl	800bb26 <SDIO_ReadFIFO>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	6023      	str	r3, [r4, #0]
      index++;
 8009c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c32:	3301      	adds	r3, #1
 8009c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c36:	e006      	b.n	8009c46 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d012      	beq.n	8009c6c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8009c46:	f7fa fac3 	bl	80041d0 <HAL_GetTick>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c54:	d102      	bne.n	8009c5c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009c56:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009c5a:	e061      	b.n	8009d20 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c62:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0cf      	beq.n	8009c0a <SD_FindSCR+0x96>
 8009c6a:	e000      	b.n	8009c6e <SD_FindSCR+0xfa>
      break;
 8009c6c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c74:	f003 0308 	and.w	r3, r3, #8
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d106      	bne.n	8009c8a <SD_FindSCR+0x116>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d005      	beq.n	8009c96 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2208      	movs	r2, #8
 8009c90:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009c92:	2308      	movs	r3, #8
 8009c94:	e044      	b.n	8009d20 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d005      	beq.n	8009cb0 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2202      	movs	r2, #2
 8009caa:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009cac:	2302      	movs	r3, #2
 8009cae:	e037      	b.n	8009d20 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cb6:	f003 0320 	and.w	r3, r3, #32
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d005      	beq.n	8009cca <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2220      	movs	r2, #32
 8009cc4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009cc6:	2320      	movs	r3, #32
 8009cc8:	e02a      	b.n	8009d20 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009cd2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	061a      	lsls	r2, r3, #24
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	021b      	lsls	r3, r3, #8
 8009cdc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009ce0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	0a1b      	lsrs	r3, r3, #8
 8009ce6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009cea:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	0e1b      	lsrs	r3, r3, #24
 8009cf0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf4:	601a      	str	r2, [r3, #0]
    scr++;
 8009cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf8:	3304      	adds	r3, #4
 8009cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	061a      	lsls	r2, r3, #24
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	021b      	lsls	r3, r3, #8
 8009d04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d08:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	0a1b      	lsrs	r3, r3, #8
 8009d0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d12:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	0e1b      	lsrs	r3, r3, #24
 8009d18:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009d1e:	2300      	movs	r3, #0
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	373c      	adds	r7, #60	@ 0x3c
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd90      	pop	{r4, r7, pc}

08009d28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d101      	bne.n	8009d3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	e07b      	b.n	8009e32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d108      	bne.n	8009d54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d4a:	d009      	beq.n	8009d60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	61da      	str	r2, [r3, #28]
 8009d52:	e005      	b.n	8009d60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2200      	movs	r2, #0
 8009d58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d106      	bne.n	8009d80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f7f9 ff10 	bl	8003ba0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2202      	movs	r2, #2
 8009d84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	689b      	ldr	r3, [r3, #8]
 8009da4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009da8:	431a      	orrs	r2, r3
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009db2:	431a      	orrs	r2, r3
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	f003 0302 	and.w	r3, r3, #2
 8009dbc:	431a      	orrs	r2, r3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	695b      	ldr	r3, [r3, #20]
 8009dc2:	f003 0301 	and.w	r3, r3, #1
 8009dc6:	431a      	orrs	r2, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	699b      	ldr	r3, [r3, #24]
 8009dcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dd0:	431a      	orrs	r2, r3
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	69db      	ldr	r3, [r3, #28]
 8009dd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009dda:	431a      	orrs	r2, r3
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a1b      	ldr	r3, [r3, #32]
 8009de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009de4:	ea42 0103 	orr.w	r1, r2, r3
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	430a      	orrs	r2, r1
 8009df6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	699b      	ldr	r3, [r3, #24]
 8009dfc:	0c1b      	lsrs	r3, r3, #16
 8009dfe:	f003 0104 	and.w	r1, r3, #4
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e06:	f003 0210 	and.w	r2, r3, #16
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	69da      	ldr	r2, [r3, #28]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009e20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b088      	sub	sp, #32
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	60f8      	str	r0, [r7, #12]
 8009e42:	60b9      	str	r1, [r7, #8]
 8009e44:	603b      	str	r3, [r7, #0]
 8009e46:	4613      	mov	r3, r2
 8009e48:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e4a:	f7fa f9c1 	bl	80041d0 <HAL_GetTick>
 8009e4e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009e50:	88fb      	ldrh	r3, [r7, #6]
 8009e52:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d001      	beq.n	8009e64 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009e60:	2302      	movs	r3, #2
 8009e62:	e12a      	b.n	800a0ba <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d002      	beq.n	8009e70 <HAL_SPI_Transmit+0x36>
 8009e6a:	88fb      	ldrh	r3, [r7, #6]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d101      	bne.n	8009e74 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	e122      	b.n	800a0ba <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d101      	bne.n	8009e82 <HAL_SPI_Transmit+0x48>
 8009e7e:	2302      	movs	r3, #2
 8009e80:	e11b      	b.n	800a0ba <HAL_SPI_Transmit+0x280>
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2201      	movs	r2, #1
 8009e86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2203      	movs	r2, #3
 8009e8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2200      	movs	r2, #0
 8009e96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	68ba      	ldr	r2, [r7, #8]
 8009e9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	88fa      	ldrh	r2, [r7, #6]
 8009ea2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	88fa      	ldrh	r2, [r7, #6]
 8009ea8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	689b      	ldr	r3, [r3, #8]
 8009ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ed0:	d10f      	bne.n	8009ef2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681a      	ldr	r2, [r3, #0]
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ee0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ef0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009efc:	2b40      	cmp	r3, #64	@ 0x40
 8009efe:	d007      	beq.n	8009f10 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f18:	d152      	bne.n	8009fc0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d002      	beq.n	8009f28 <HAL_SPI_Transmit+0xee>
 8009f22:	8b7b      	ldrh	r3, [r7, #26]
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d145      	bne.n	8009fb4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f2c:	881a      	ldrh	r2, [r3, #0]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f38:	1c9a      	adds	r2, r3, #2
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	3b01      	subs	r3, #1
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009f4c:	e032      	b.n	8009fb4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	689b      	ldr	r3, [r3, #8]
 8009f54:	f003 0302 	and.w	r3, r3, #2
 8009f58:	2b02      	cmp	r3, #2
 8009f5a:	d112      	bne.n	8009f82 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f60:	881a      	ldrh	r2, [r3, #0]
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f6c:	1c9a      	adds	r2, r3, #2
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f76:	b29b      	uxth	r3, r3
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	b29a      	uxth	r2, r3
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009f80:	e018      	b.n	8009fb4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f82:	f7fa f925 	bl	80041d0 <HAL_GetTick>
 8009f86:	4602      	mov	r2, r0
 8009f88:	69fb      	ldr	r3, [r7, #28]
 8009f8a:	1ad3      	subs	r3, r2, r3
 8009f8c:	683a      	ldr	r2, [r7, #0]
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d803      	bhi.n	8009f9a <HAL_SPI_Transmit+0x160>
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f98:	d102      	bne.n	8009fa0 <HAL_SPI_Transmit+0x166>
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d109      	bne.n	8009fb4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	e082      	b.n	800a0ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fb8:	b29b      	uxth	r3, r3
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1c7      	bne.n	8009f4e <HAL_SPI_Transmit+0x114>
 8009fbe:	e053      	b.n	800a068 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	685b      	ldr	r3, [r3, #4]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d002      	beq.n	8009fce <HAL_SPI_Transmit+0x194>
 8009fc8:	8b7b      	ldrh	r3, [r7, #26]
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d147      	bne.n	800a05e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	330c      	adds	r3, #12
 8009fd8:	7812      	ldrb	r2, [r2, #0]
 8009fda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fe0:	1c5a      	adds	r2, r3, #1
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	3b01      	subs	r3, #1
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009ff4:	e033      	b.n	800a05e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	689b      	ldr	r3, [r3, #8]
 8009ffc:	f003 0302 	and.w	r3, r3, #2
 800a000:	2b02      	cmp	r3, #2
 800a002:	d113      	bne.n	800a02c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	330c      	adds	r3, #12
 800a00e:	7812      	ldrb	r2, [r2, #0]
 800a010:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a016:	1c5a      	adds	r2, r3, #1
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a020:	b29b      	uxth	r3, r3
 800a022:	3b01      	subs	r3, #1
 800a024:	b29a      	uxth	r2, r3
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a02a:	e018      	b.n	800a05e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a02c:	f7fa f8d0 	bl	80041d0 <HAL_GetTick>
 800a030:	4602      	mov	r2, r0
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	683a      	ldr	r2, [r7, #0]
 800a038:	429a      	cmp	r2, r3
 800a03a:	d803      	bhi.n	800a044 <HAL_SPI_Transmit+0x20a>
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a042:	d102      	bne.n	800a04a <HAL_SPI_Transmit+0x210>
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d109      	bne.n	800a05e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2201      	movs	r2, #1
 800a04e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a05a:	2303      	movs	r3, #3
 800a05c:	e02d      	b.n	800a0ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a062:	b29b      	uxth	r3, r3
 800a064:	2b00      	cmp	r3, #0
 800a066:	d1c6      	bne.n	8009ff6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a068:	69fa      	ldr	r2, [r7, #28]
 800a06a:	6839      	ldr	r1, [r7, #0]
 800a06c:	68f8      	ldr	r0, [r7, #12]
 800a06e:	f000 fb0d 	bl	800a68c <SPI_EndRxTxTransaction>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d002      	beq.n	800a07e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2220      	movs	r2, #32
 800a07c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d10a      	bne.n	800a09c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a086:	2300      	movs	r3, #0
 800a088:	617b      	str	r3, [r7, #20]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	617b      	str	r3, [r7, #20]
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	617b      	str	r3, [r7, #20]
 800a09a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d001      	beq.n	800a0b8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	e000      	b.n	800a0ba <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a0b8:	2300      	movs	r3, #0
  }
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3720      	adds	r7, #32
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	4613      	mov	r3, r2
 800a0d0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	2b01      	cmp	r3, #1
 800a0dc:	d001      	beq.n	800a0e2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800a0de:	2302      	movs	r3, #2
 800a0e0:	e097      	b.n	800a212 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d002      	beq.n	800a0ee <HAL_SPI_Transmit_DMA+0x2a>
 800a0e8:	88fb      	ldrh	r3, [r7, #6]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d101      	bne.n	800a0f2 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e08f      	b.n	800a212 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d101      	bne.n	800a100 <HAL_SPI_Transmit_DMA+0x3c>
 800a0fc:	2302      	movs	r3, #2
 800a0fe:	e088      	b.n	800a212 <HAL_SPI_Transmit_DMA+0x14e>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2203      	movs	r2, #3
 800a10c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2200      	movs	r2, #0
 800a114:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	68ba      	ldr	r2, [r7, #8]
 800a11a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	88fa      	ldrh	r2, [r7, #6]
 800a120:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	88fa      	ldrh	r2, [r7, #6]
 800a126:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2200      	movs	r2, #0
 800a12c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2200      	movs	r2, #0
 800a138:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2200      	movs	r2, #0
 800a13e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2200      	movs	r2, #0
 800a144:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a14e:	d10f      	bne.n	800a170 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a15e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	681a      	ldr	r2, [r3, #0]
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a16e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a174:	4a29      	ldr	r2, [pc, #164]	@ (800a21c <HAL_SPI_Transmit_DMA+0x158>)
 800a176:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a17c:	4a28      	ldr	r2, [pc, #160]	@ (800a220 <HAL_SPI_Transmit_DMA+0x15c>)
 800a17e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a184:	4a27      	ldr	r2, [pc, #156]	@ (800a224 <HAL_SPI_Transmit_DMA+0x160>)
 800a186:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a18c:	2200      	movs	r2, #0
 800a18e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a198:	4619      	mov	r1, r3
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	330c      	adds	r3, #12
 800a1a0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a1a6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a1a8:	f7fa f9d2 	bl	8004550 <HAL_DMA_Start_IT>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d00b      	beq.n	800a1ca <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1b6:	f043 0210 	orr.w	r2, r3, #16
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	e023      	b.n	800a212 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1d4:	2b40      	cmp	r3, #64	@ 0x40
 800a1d6:	d007      	beq.n	800a1e8 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a1e6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	685a      	ldr	r2, [r3, #4]
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f042 0220 	orr.w	r2, r2, #32
 800a1fe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	685a      	ldr	r2, [r3, #4]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f042 0202 	orr.w	r2, r2, #2
 800a20e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
 800a21a:	bf00      	nop
 800a21c:	0800a4f9 	.word	0x0800a4f9
 800a220:	0800a451 	.word	0x0800a451
 800a224:	0800a515 	.word	0x0800a515

0800a228 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b088      	sub	sp, #32
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	689b      	ldr	r3, [r3, #8]
 800a23e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	099b      	lsrs	r3, r3, #6
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d10f      	bne.n	800a26c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a24c:	69bb      	ldr	r3, [r7, #24]
 800a24e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00a      	beq.n	800a26c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a256:	69fb      	ldr	r3, [r7, #28]
 800a258:	099b      	lsrs	r3, r3, #6
 800a25a:	f003 0301 	and.w	r3, r3, #1
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d004      	beq.n	800a26c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	4798      	blx	r3
    return;
 800a26a:	e0d7      	b.n	800a41c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	085b      	lsrs	r3, r3, #1
 800a270:	f003 0301 	and.w	r3, r3, #1
 800a274:	2b00      	cmp	r3, #0
 800a276:	d00a      	beq.n	800a28e <HAL_SPI_IRQHandler+0x66>
 800a278:	69fb      	ldr	r3, [r7, #28]
 800a27a:	09db      	lsrs	r3, r3, #7
 800a27c:	f003 0301 	and.w	r3, r3, #1
 800a280:	2b00      	cmp	r3, #0
 800a282:	d004      	beq.n	800a28e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	4798      	blx	r3
    return;
 800a28c:	e0c6      	b.n	800a41c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a28e:	69bb      	ldr	r3, [r7, #24]
 800a290:	095b      	lsrs	r3, r3, #5
 800a292:	f003 0301 	and.w	r3, r3, #1
 800a296:	2b00      	cmp	r3, #0
 800a298:	d10c      	bne.n	800a2b4 <HAL_SPI_IRQHandler+0x8c>
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	099b      	lsrs	r3, r3, #6
 800a29e:	f003 0301 	and.w	r3, r3, #1
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d106      	bne.n	800a2b4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	0a1b      	lsrs	r3, r3, #8
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f000 80b4 	beq.w	800a41c <HAL_SPI_IRQHandler+0x1f4>
 800a2b4:	69fb      	ldr	r3, [r7, #28]
 800a2b6:	095b      	lsrs	r3, r3, #5
 800a2b8:	f003 0301 	and.w	r3, r3, #1
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	f000 80ad 	beq.w	800a41c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a2c2:	69bb      	ldr	r3, [r7, #24]
 800a2c4:	099b      	lsrs	r3, r3, #6
 800a2c6:	f003 0301 	and.w	r3, r3, #1
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d023      	beq.n	800a316 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a2d4:	b2db      	uxtb	r3, r3
 800a2d6:	2b03      	cmp	r3, #3
 800a2d8:	d011      	beq.n	800a2fe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2de:	f043 0204 	orr.w	r2, r3, #4
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	617b      	str	r3, [r7, #20]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	617b      	str	r3, [r7, #20]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	689b      	ldr	r3, [r3, #8]
 800a2f8:	617b      	str	r3, [r7, #20]
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	e00b      	b.n	800a316 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2fe:	2300      	movs	r3, #0
 800a300:	613b      	str	r3, [r7, #16]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	613b      	str	r3, [r7, #16]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	613b      	str	r3, [r7, #16]
 800a312:	693b      	ldr	r3, [r7, #16]
        return;
 800a314:	e082      	b.n	800a41c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	095b      	lsrs	r3, r3, #5
 800a31a:	f003 0301 	and.w	r3, r3, #1
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d014      	beq.n	800a34c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a326:	f043 0201 	orr.w	r2, r3, #1
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a32e:	2300      	movs	r3, #0
 800a330:	60fb      	str	r3, [r7, #12]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	689b      	ldr	r3, [r3, #8]
 800a338:	60fb      	str	r3, [r7, #12]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a348:	601a      	str	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a34c:	69bb      	ldr	r3, [r7, #24]
 800a34e:	0a1b      	lsrs	r3, r3, #8
 800a350:	f003 0301 	and.w	r3, r3, #1
 800a354:	2b00      	cmp	r3, #0
 800a356:	d00c      	beq.n	800a372 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a35c:	f043 0208 	orr.w	r2, r3, #8
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a364:	2300      	movs	r3, #0
 800a366:	60bb      	str	r3, [r7, #8]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	60bb      	str	r3, [r7, #8]
 800a370:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a376:	2b00      	cmp	r3, #0
 800a378:	d04f      	beq.n	800a41a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	685a      	ldr	r2, [r3, #4]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a388:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a392:	69fb      	ldr	r3, [r7, #28]
 800a394:	f003 0302 	and.w	r3, r3, #2
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d104      	bne.n	800a3a6 <HAL_SPI_IRQHandler+0x17e>
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	f003 0301 	and.w	r3, r3, #1
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d034      	beq.n	800a410 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	685a      	ldr	r2, [r3, #4]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f022 0203 	bic.w	r2, r2, #3
 800a3b4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d011      	beq.n	800a3e2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3c2:	4a18      	ldr	r2, [pc, #96]	@ (800a424 <HAL_SPI_IRQHandler+0x1fc>)
 800a3c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7fa f988 	bl	80046e0 <HAL_DMA_Abort_IT>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d005      	beq.n	800a3e2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d016      	beq.n	800a418 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3ee:	4a0d      	ldr	r2, [pc, #52]	@ (800a424 <HAL_SPI_IRQHandler+0x1fc>)
 800a3f0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7fa f972 	bl	80046e0 <HAL_DMA_Abort_IT>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00a      	beq.n	800a418 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a406:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800a40e:	e003      	b.n	800a418 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 f813 	bl	800a43c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a416:	e000      	b.n	800a41a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a418:	bf00      	nop
    return;
 800a41a:	bf00      	nop
  }
}
 800a41c:	3720      	adds	r7, #32
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	0800a555 	.word	0x0800a555

0800a428 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a428:	b480      	push	{r7}
 800a42a:	b083      	sub	sp, #12
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800a430:	bf00      	nop
 800a432:	370c      	adds	r7, #12
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr

0800a450 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b086      	sub	sp, #24
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a45c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a45e:	f7f9 feb7 	bl	80041d0 <HAL_GetTick>
 800a462:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a46e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a472:	d03b      	beq.n	800a4ec <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	685a      	ldr	r2, [r3, #4]
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f022 0220 	bic.w	r2, r2, #32
 800a482:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	685a      	ldr	r2, [r3, #4]
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f022 0202 	bic.w	r2, r2, #2
 800a492:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	2164      	movs	r1, #100	@ 0x64
 800a498:	6978      	ldr	r0, [r7, #20]
 800a49a:	f000 f8f7 	bl	800a68c <SPI_EndRxTxTransaction>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d005      	beq.n	800a4b0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4a8:	f043 0220 	orr.w	r2, r3, #32
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d10a      	bne.n	800a4ce <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	60fb      	str	r3, [r7, #12]
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	60fb      	str	r3, [r7, #12]
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	60fb      	str	r3, [r7, #12]
 800a4cc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d003      	beq.n	800a4ec <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a4e4:	6978      	ldr	r0, [r7, #20]
 800a4e6:	f7ff ffa9 	bl	800a43c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a4ea:	e002      	b.n	800a4f2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800a4ec:	6978      	ldr	r0, [r7, #20]
 800a4ee:	f7f9 f99b 	bl	8003828 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a4f2:	3718      	adds	r7, #24
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a504:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800a506:	68f8      	ldr	r0, [r7, #12]
 800a508:	f7ff ff8e 	bl	800a428 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a50c:	bf00      	nop
 800a50e:	3710      	adds	r7, #16
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a520:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f022 0203 	bic.w	r2, r2, #3
 800a530:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a536:	f043 0210 	orr.w	r2, r3, #16
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	2201      	movs	r2, #1
 800a542:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a546:	68f8      	ldr	r0, [r7, #12]
 800a548:	f7ff ff78 	bl	800a43c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a54c:	bf00      	nop
 800a54e:	3710      	adds	r7, #16
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b084      	sub	sp, #16
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a560:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2200      	movs	r2, #0
 800a566:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	2200      	movs	r2, #0
 800a56c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	f7ff ff64 	bl	800a43c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a574:	bf00      	nop
 800a576:	3710      	adds	r7, #16
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b088      	sub	sp, #32
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	603b      	str	r3, [r7, #0]
 800a588:	4613      	mov	r3, r2
 800a58a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a58c:	f7f9 fe20 	bl	80041d0 <HAL_GetTick>
 800a590:	4602      	mov	r2, r0
 800a592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a594:	1a9b      	subs	r3, r3, r2
 800a596:	683a      	ldr	r2, [r7, #0]
 800a598:	4413      	add	r3, r2
 800a59a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a59c:	f7f9 fe18 	bl	80041d0 <HAL_GetTick>
 800a5a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a5a2:	4b39      	ldr	r3, [pc, #228]	@ (800a688 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	015b      	lsls	r3, r3, #5
 800a5a8:	0d1b      	lsrs	r3, r3, #20
 800a5aa:	69fa      	ldr	r2, [r7, #28]
 800a5ac:	fb02 f303 	mul.w	r3, r2, r3
 800a5b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a5b2:	e055      	b.n	800a660 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5ba:	d051      	beq.n	800a660 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a5bc:	f7f9 fe08 	bl	80041d0 <HAL_GetTick>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	1ad3      	subs	r3, r2, r3
 800a5c6:	69fa      	ldr	r2, [r7, #28]
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d902      	bls.n	800a5d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a5cc:	69fb      	ldr	r3, [r7, #28]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d13d      	bne.n	800a64e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	685a      	ldr	r2, [r3, #4]
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a5e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a5ea:	d111      	bne.n	800a610 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5f4:	d004      	beq.n	800a600 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	689b      	ldr	r3, [r3, #8]
 800a5fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5fe:	d107      	bne.n	800a610 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a60e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a618:	d10f      	bne.n	800a63a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a628:	601a      	str	r2, [r3, #0]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a638:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a64a:	2303      	movs	r3, #3
 800a64c:	e018      	b.n	800a680 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d102      	bne.n	800a65a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a654:	2300      	movs	r3, #0
 800a656:	61fb      	str	r3, [r7, #28]
 800a658:	e002      	b.n	800a660 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	3b01      	subs	r3, #1
 800a65e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	689a      	ldr	r2, [r3, #8]
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	4013      	ands	r3, r2
 800a66a:	68ba      	ldr	r2, [r7, #8]
 800a66c:	429a      	cmp	r2, r3
 800a66e:	bf0c      	ite	eq
 800a670:	2301      	moveq	r3, #1
 800a672:	2300      	movne	r3, #0
 800a674:	b2db      	uxtb	r3, r3
 800a676:	461a      	mov	r2, r3
 800a678:	79fb      	ldrb	r3, [r7, #7]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d19a      	bne.n	800a5b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a67e:	2300      	movs	r3, #0
}
 800a680:	4618      	mov	r0, r3
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	20000028 	.word	0x20000028

0800a68c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b088      	sub	sp, #32
 800a690:	af02      	add	r7, sp, #8
 800a692:	60f8      	str	r0, [r7, #12]
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	9300      	str	r3, [sp, #0]
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	2102      	movs	r1, #2
 800a6a2:	68f8      	ldr	r0, [r7, #12]
 800a6a4:	f7ff ff6a 	bl	800a57c <SPI_WaitFlagStateUntilTimeout>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d007      	beq.n	800a6be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6b2:	f043 0220 	orr.w	r2, r3, #32
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a6ba:	2303      	movs	r3, #3
 800a6bc:	e032      	b.n	800a724 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a6be:	4b1b      	ldr	r3, [pc, #108]	@ (800a72c <SPI_EndRxTxTransaction+0xa0>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a1b      	ldr	r2, [pc, #108]	@ (800a730 <SPI_EndRxTxTransaction+0xa4>)
 800a6c4:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c8:	0d5b      	lsrs	r3, r3, #21
 800a6ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a6ce:	fb02 f303 	mul.w	r3, r2, r3
 800a6d2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a6dc:	d112      	bne.n	800a704 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	9300      	str	r3, [sp, #0]
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	2180      	movs	r1, #128	@ 0x80
 800a6e8:	68f8      	ldr	r0, [r7, #12]
 800a6ea:	f7ff ff47 	bl	800a57c <SPI_WaitFlagStateUntilTimeout>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d016      	beq.n	800a722 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6f8:	f043 0220 	orr.w	r2, r3, #32
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a700:	2303      	movs	r3, #3
 800a702:	e00f      	b.n	800a724 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00a      	beq.n	800a720 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	3b01      	subs	r3, #1
 800a70e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a71a:	2b80      	cmp	r3, #128	@ 0x80
 800a71c:	d0f2      	beq.n	800a704 <SPI_EndRxTxTransaction+0x78>
 800a71e:	e000      	b.n	800a722 <SPI_EndRxTxTransaction+0x96>
        break;
 800a720:	bf00      	nop
  }

  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3718      	adds	r7, #24
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}
 800a72c:	20000028 	.word	0x20000028
 800a730:	165e9f81 	.word	0x165e9f81

0800a734 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e041      	b.n	800a7ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a74c:	b2db      	uxtb	r3, r3
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d106      	bne.n	800a760 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2200      	movs	r2, #0
 800a756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f000 f839 	bl	800a7d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2202      	movs	r2, #2
 800a764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	3304      	adds	r3, #4
 800a770:	4619      	mov	r1, r3
 800a772:	4610      	mov	r0, r2
 800a774:	f000 f9c0 	bl	800aaf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2201      	movs	r2, #1
 800a77c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2201      	movs	r2, #1
 800a784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2201      	movs	r2, #1
 800a78c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2201      	movs	r2, #1
 800a794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3708      	adds	r7, #8
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a7d2:	b480      	push	{r7}
 800a7d4:	b083      	sub	sp, #12
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a7da:	bf00      	nop
 800a7dc:	370c      	adds	r7, #12
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr
	...

0800a7e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d001      	beq.n	800a800 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	e04e      	b.n	800a89e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2202      	movs	r2, #2
 800a804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	68da      	ldr	r2, [r3, #12]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f042 0201 	orr.w	r2, r2, #1
 800a816:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a23      	ldr	r2, [pc, #140]	@ (800a8ac <HAL_TIM_Base_Start_IT+0xc4>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d022      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a82a:	d01d      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a1f      	ldr	r2, [pc, #124]	@ (800a8b0 <HAL_TIM_Base_Start_IT+0xc8>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d018      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a1e      	ldr	r2, [pc, #120]	@ (800a8b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d013      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a1c      	ldr	r2, [pc, #112]	@ (800a8b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d00e      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4a1b      	ldr	r2, [pc, #108]	@ (800a8bc <HAL_TIM_Base_Start_IT+0xd4>)
 800a850:	4293      	cmp	r3, r2
 800a852:	d009      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a19      	ldr	r2, [pc, #100]	@ (800a8c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d004      	beq.n	800a868 <HAL_TIM_Base_Start_IT+0x80>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	4a18      	ldr	r2, [pc, #96]	@ (800a8c4 <HAL_TIM_Base_Start_IT+0xdc>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d111      	bne.n	800a88c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	f003 0307 	and.w	r3, r3, #7
 800a872:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2b06      	cmp	r3, #6
 800a878:	d010      	beq.n	800a89c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	681a      	ldr	r2, [r3, #0]
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f042 0201 	orr.w	r2, r2, #1
 800a888:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a88a:	e007      	b.n	800a89c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	681a      	ldr	r2, [r3, #0]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f042 0201 	orr.w	r2, r2, #1
 800a89a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a89c:	2300      	movs	r3, #0
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	3714      	adds	r7, #20
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr
 800a8aa:	bf00      	nop
 800a8ac:	40010000 	.word	0x40010000
 800a8b0:	40000400 	.word	0x40000400
 800a8b4:	40000800 	.word	0x40000800
 800a8b8:	40000c00 	.word	0x40000c00
 800a8bc:	40010400 	.word	0x40010400
 800a8c0:	40014000 	.word	0x40014000
 800a8c4:	40001800 	.word	0x40001800

0800a8c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	691b      	ldr	r3, [r3, #16]
 800a8de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	f003 0302 	and.w	r3, r3, #2
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d020      	beq.n	800a92c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f003 0302 	and.w	r3, r3, #2
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d01b      	beq.n	800a92c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f06f 0202 	mvn.w	r2, #2
 800a8fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2201      	movs	r2, #1
 800a902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	699b      	ldr	r3, [r3, #24]
 800a90a:	f003 0303 	and.w	r3, r3, #3
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d003      	beq.n	800a91a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f000 f8d2 	bl	800aabc <HAL_TIM_IC_CaptureCallback>
 800a918:	e005      	b.n	800a926 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f000 f8c4 	bl	800aaa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 f8d5 	bl	800aad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	f003 0304 	and.w	r3, r3, #4
 800a932:	2b00      	cmp	r3, #0
 800a934:	d020      	beq.n	800a978 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f003 0304 	and.w	r3, r3, #4
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d01b      	beq.n	800a978 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f06f 0204 	mvn.w	r2, #4
 800a948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2202      	movs	r2, #2
 800a94e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d003      	beq.n	800a966 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f000 f8ac 	bl	800aabc <HAL_TIM_IC_CaptureCallback>
 800a964:	e005      	b.n	800a972 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 f89e 	bl	800aaa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 f8af 	bl	800aad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2200      	movs	r2, #0
 800a976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	f003 0308 	and.w	r3, r3, #8
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d020      	beq.n	800a9c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f003 0308 	and.w	r3, r3, #8
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d01b      	beq.n	800a9c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f06f 0208 	mvn.w	r2, #8
 800a994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2204      	movs	r2, #4
 800a99a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	69db      	ldr	r3, [r3, #28]
 800a9a2:	f003 0303 	and.w	r3, r3, #3
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d003      	beq.n	800a9b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f886 	bl	800aabc <HAL_TIM_IC_CaptureCallback>
 800a9b0:	e005      	b.n	800a9be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 f878 	bl	800aaa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 f889 	bl	800aad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	f003 0310 	and.w	r3, r3, #16
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d020      	beq.n	800aa10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	f003 0310 	and.w	r3, r3, #16
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d01b      	beq.n	800aa10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f06f 0210 	mvn.w	r2, #16
 800a9e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2208      	movs	r2, #8
 800a9e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	69db      	ldr	r3, [r3, #28]
 800a9ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d003      	beq.n	800a9fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f860 	bl	800aabc <HAL_TIM_IC_CaptureCallback>
 800a9fc:	e005      	b.n	800aa0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f852 	bl	800aaa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 f863 	bl	800aad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d00c      	beq.n	800aa34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f003 0301 	and.w	r3, r3, #1
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d007      	beq.n	800aa34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f06f 0201 	mvn.w	r2, #1
 800aa2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f7f8 fee8 	bl	8003804 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d00c      	beq.n	800aa58 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d007      	beq.n	800aa58 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800aa50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 f900 	bl	800ac58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d00c      	beq.n	800aa7c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d007      	beq.n	800aa7c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aa74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f834 	bl	800aae4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	f003 0320 	and.w	r3, r3, #32
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00c      	beq.n	800aaa0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	f003 0320 	and.w	r3, r3, #32
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d007      	beq.n	800aaa0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f06f 0220 	mvn.w	r2, #32
 800aa98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 f8d2 	bl	800ac44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aaa0:	bf00      	nop
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b083      	sub	sp, #12
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aab0:	bf00      	nop
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aac4:	bf00      	nop
 800aac6:	370c      	adds	r7, #12
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aad8:	bf00      	nop
 800aada:	370c      	adds	r7, #12
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr

0800aae4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aaec:	bf00      	nop
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr

0800aaf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b085      	sub	sp, #20
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a43      	ldr	r2, [pc, #268]	@ (800ac18 <TIM_Base_SetConfig+0x120>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d013      	beq.n	800ab38 <TIM_Base_SetConfig+0x40>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab16:	d00f      	beq.n	800ab38 <TIM_Base_SetConfig+0x40>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	4a40      	ldr	r2, [pc, #256]	@ (800ac1c <TIM_Base_SetConfig+0x124>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d00b      	beq.n	800ab38 <TIM_Base_SetConfig+0x40>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4a3f      	ldr	r2, [pc, #252]	@ (800ac20 <TIM_Base_SetConfig+0x128>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d007      	beq.n	800ab38 <TIM_Base_SetConfig+0x40>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	4a3e      	ldr	r2, [pc, #248]	@ (800ac24 <TIM_Base_SetConfig+0x12c>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d003      	beq.n	800ab38 <TIM_Base_SetConfig+0x40>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4a3d      	ldr	r2, [pc, #244]	@ (800ac28 <TIM_Base_SetConfig+0x130>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d108      	bne.n	800ab4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	68fa      	ldr	r2, [r7, #12]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a32      	ldr	r2, [pc, #200]	@ (800ac18 <TIM_Base_SetConfig+0x120>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d02b      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab58:	d027      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a2f      	ldr	r2, [pc, #188]	@ (800ac1c <TIM_Base_SetConfig+0x124>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d023      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a2e      	ldr	r2, [pc, #184]	@ (800ac20 <TIM_Base_SetConfig+0x128>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d01f      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4a2d      	ldr	r2, [pc, #180]	@ (800ac24 <TIM_Base_SetConfig+0x12c>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d01b      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a2c      	ldr	r2, [pc, #176]	@ (800ac28 <TIM_Base_SetConfig+0x130>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d017      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	4a2b      	ldr	r2, [pc, #172]	@ (800ac2c <TIM_Base_SetConfig+0x134>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d013      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	4a2a      	ldr	r2, [pc, #168]	@ (800ac30 <TIM_Base_SetConfig+0x138>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d00f      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	4a29      	ldr	r2, [pc, #164]	@ (800ac34 <TIM_Base_SetConfig+0x13c>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d00b      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	4a28      	ldr	r2, [pc, #160]	@ (800ac38 <TIM_Base_SetConfig+0x140>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d007      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a27      	ldr	r2, [pc, #156]	@ (800ac3c <TIM_Base_SetConfig+0x144>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d003      	beq.n	800abaa <TIM_Base_SetConfig+0xb2>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	4a26      	ldr	r2, [pc, #152]	@ (800ac40 <TIM_Base_SetConfig+0x148>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d108      	bne.n	800abbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800abb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	68db      	ldr	r3, [r3, #12]
 800abb6:	68fa      	ldr	r2, [r7, #12]
 800abb8:	4313      	orrs	r3, r2
 800abba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	695b      	ldr	r3, [r3, #20]
 800abc6:	4313      	orrs	r3, r2
 800abc8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	689a      	ldr	r2, [r3, #8]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a0e      	ldr	r2, [pc, #56]	@ (800ac18 <TIM_Base_SetConfig+0x120>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d003      	beq.n	800abea <TIM_Base_SetConfig+0xf2>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	4a10      	ldr	r2, [pc, #64]	@ (800ac28 <TIM_Base_SetConfig+0x130>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d103      	bne.n	800abf2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	691a      	ldr	r2, [r3, #16]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f043 0204 	orr.w	r2, r3, #4
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2201      	movs	r2, #1
 800ac02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	68fa      	ldr	r2, [r7, #12]
 800ac08:	601a      	str	r2, [r3, #0]
}
 800ac0a:	bf00      	nop
 800ac0c:	3714      	adds	r7, #20
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr
 800ac16:	bf00      	nop
 800ac18:	40010000 	.word	0x40010000
 800ac1c:	40000400 	.word	0x40000400
 800ac20:	40000800 	.word	0x40000800
 800ac24:	40000c00 	.word	0x40000c00
 800ac28:	40010400 	.word	0x40010400
 800ac2c:	40014000 	.word	0x40014000
 800ac30:	40014400 	.word	0x40014400
 800ac34:	40014800 	.word	0x40014800
 800ac38:	40001800 	.word	0x40001800
 800ac3c:	40001c00 	.word	0x40001c00
 800ac40:	40002000 	.word	0x40002000

0800ac44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ac60:	bf00      	nop
 800ac62:	370c      	adds	r7, #12
 800ac64:	46bd      	mov	sp, r7
 800ac66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6a:	4770      	bx	lr

0800ac6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b082      	sub	sp, #8
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d101      	bne.n	800ac7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	e042      	b.n	800ad04 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d106      	bne.n	800ac98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f7f9 f812 	bl	8003cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2224      	movs	r2, #36	@ 0x24
 800ac9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	68da      	ldr	r2, [r3, #12]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800acae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f000 fc99 	bl	800b5e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	691a      	ldr	r2, [r3, #16]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800acc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	695a      	ldr	r2, [r3, #20]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800acd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	68da      	ldr	r2, [r3, #12]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ace4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2200      	movs	r2, #0
 800acea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2220      	movs	r2, #32
 800acf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2220      	movs	r2, #32
 800acf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2200      	movs	r2, #0
 800ad00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ad02:	2300      	movs	r3, #0
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3708      	adds	r7, #8
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b0ba      	sub	sp, #232	@ 0xe8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	68db      	ldr	r3, [r3, #12]
 800ad24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ad32:	2300      	movs	r3, #0
 800ad34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ad3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad42:	f003 030f 	and.w	r3, r3, #15
 800ad46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ad4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d10f      	bne.n	800ad72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad56:	f003 0320 	and.w	r3, r3, #32
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d009      	beq.n	800ad72 <HAL_UART_IRQHandler+0x66>
 800ad5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad62:	f003 0320 	and.w	r3, r3, #32
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d003      	beq.n	800ad72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f000 fb7e 	bl	800b46c <UART_Receive_IT>
      return;
 800ad70:	e273      	b.n	800b25a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ad72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	f000 80de 	beq.w	800af38 <HAL_UART_IRQHandler+0x22c>
 800ad7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d106      	bne.n	800ad96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad8c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	f000 80d1 	beq.w	800af38 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad9a:	f003 0301 	and.w	r3, r3, #1
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00b      	beq.n	800adba <HAL_UART_IRQHandler+0xae>
 800ada2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ada6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d005      	beq.n	800adba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adb2:	f043 0201 	orr.w	r2, r3, #1
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adbe:	f003 0304 	and.w	r3, r3, #4
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00b      	beq.n	800adde <HAL_UART_IRQHandler+0xd2>
 800adc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800adca:	f003 0301 	and.w	r3, r3, #1
 800adce:	2b00      	cmp	r3, #0
 800add0:	d005      	beq.n	800adde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800add6:	f043 0202 	orr.w	r2, r3, #2
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ade2:	f003 0302 	and.w	r3, r3, #2
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d00b      	beq.n	800ae02 <HAL_UART_IRQHandler+0xf6>
 800adea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800adee:	f003 0301 	and.w	r3, r3, #1
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d005      	beq.n	800ae02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adfa:	f043 0204 	orr.w	r2, r3, #4
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ae02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae06:	f003 0308 	and.w	r3, r3, #8
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d011      	beq.n	800ae32 <HAL_UART_IRQHandler+0x126>
 800ae0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae12:	f003 0320 	and.w	r3, r3, #32
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d105      	bne.n	800ae26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ae1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae1e:	f003 0301 	and.w	r3, r3, #1
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d005      	beq.n	800ae32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae2a:	f043 0208 	orr.w	r2, r3, #8
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	f000 820a 	beq.w	800b250 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae40:	f003 0320 	and.w	r3, r3, #32
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d008      	beq.n	800ae5a <HAL_UART_IRQHandler+0x14e>
 800ae48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae4c:	f003 0320 	and.w	r3, r3, #32
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d002      	beq.n	800ae5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 fb09 	bl	800b46c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	695b      	ldr	r3, [r3, #20]
 800ae60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae64:	2b40      	cmp	r3, #64	@ 0x40
 800ae66:	bf0c      	ite	eq
 800ae68:	2301      	moveq	r3, #1
 800ae6a:	2300      	movne	r3, #0
 800ae6c:	b2db      	uxtb	r3, r3
 800ae6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae76:	f003 0308 	and.w	r3, r3, #8
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d103      	bne.n	800ae86 <HAL_UART_IRQHandler+0x17a>
 800ae7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d04f      	beq.n	800af26 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fa14 	bl	800b2b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	695b      	ldr	r3, [r3, #20]
 800ae92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae96:	2b40      	cmp	r3, #64	@ 0x40
 800ae98:	d141      	bne.n	800af1e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	3314      	adds	r3, #20
 800aea0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aea8:	e853 3f00 	ldrex	r3, [r3]
 800aeac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aeb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aeb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aeb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	3314      	adds	r3, #20
 800aec2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aec6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aeca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aece:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aed2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aed6:	e841 2300 	strex	r3, r2, [r1]
 800aeda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aede:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d1d9      	bne.n	800ae9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d013      	beq.n	800af16 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aef2:	4a8a      	ldr	r2, [pc, #552]	@ (800b11c <HAL_UART_IRQHandler+0x410>)
 800aef4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7f9 fbf0 	bl	80046e0 <HAL_DMA_Abort_IT>
 800af00:	4603      	mov	r3, r0
 800af02:	2b00      	cmp	r3, #0
 800af04:	d016      	beq.n	800af34 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800af10:	4610      	mov	r0, r2
 800af12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af14:	e00e      	b.n	800af34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f9b6 	bl	800b288 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af1c:	e00a      	b.n	800af34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 f9b2 	bl	800b288 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af24:	e006      	b.n	800af34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 f9ae 	bl	800b288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800af32:	e18d      	b.n	800b250 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af34:	bf00      	nop
    return;
 800af36:	e18b      	b.n	800b250 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af3c:	2b01      	cmp	r3, #1
 800af3e:	f040 8167 	bne.w	800b210 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800af42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af46:	f003 0310 	and.w	r3, r3, #16
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	f000 8160 	beq.w	800b210 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800af50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af54:	f003 0310 	and.w	r3, r3, #16
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f000 8159 	beq.w	800b210 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800af5e:	2300      	movs	r3, #0
 800af60:	60bb      	str	r3, [r7, #8]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	60bb      	str	r3, [r7, #8]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	60bb      	str	r3, [r7, #8]
 800af72:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	695b      	ldr	r3, [r3, #20]
 800af7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af7e:	2b40      	cmp	r3, #64	@ 0x40
 800af80:	f040 80ce 	bne.w	800b120 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800af94:	2b00      	cmp	r3, #0
 800af96:	f000 80a9 	beq.w	800b0ec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800af9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800afa2:	429a      	cmp	r2, r3
 800afa4:	f080 80a2 	bcs.w	800b0ec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800afae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afb4:	69db      	ldr	r3, [r3, #28]
 800afb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afba:	f000 8088 	beq.w	800b0ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	330c      	adds	r3, #12
 800afc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800afcc:	e853 3f00 	ldrex	r3, [r3]
 800afd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800afd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800afd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800afdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	330c      	adds	r3, #12
 800afe6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800afea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800afee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800aff6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800affa:	e841 2300 	strex	r3, r2, [r1]
 800affe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b002:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b006:	2b00      	cmp	r3, #0
 800b008:	d1d9      	bne.n	800afbe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	3314      	adds	r3, #20
 800b010:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b012:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b014:	e853 3f00 	ldrex	r3, [r3]
 800b018:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b01a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b01c:	f023 0301 	bic.w	r3, r3, #1
 800b020:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	3314      	adds	r3, #20
 800b02a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b02e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b032:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b034:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b036:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b03a:	e841 2300 	strex	r3, r2, [r1]
 800b03e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b040:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b042:	2b00      	cmp	r3, #0
 800b044:	d1e1      	bne.n	800b00a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	3314      	adds	r3, #20
 800b04c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b04e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b050:	e853 3f00 	ldrex	r3, [r3]
 800b054:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b056:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b058:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b05c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	3314      	adds	r3, #20
 800b066:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b06a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b06c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b06e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b070:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b072:	e841 2300 	strex	r3, r2, [r1]
 800b076:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b078:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d1e3      	bne.n	800b046 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2220      	movs	r2, #32
 800b082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	330c      	adds	r3, #12
 800b092:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b096:	e853 3f00 	ldrex	r3, [r3]
 800b09a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b09c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b09e:	f023 0310 	bic.w	r3, r3, #16
 800b0a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	330c      	adds	r3, #12
 800b0ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b0b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b0b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b0b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0b8:	e841 2300 	strex	r3, r2, [r1]
 800b0bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b0be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d1e3      	bne.n	800b08c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7f9 fa99 	bl	8004600 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2202      	movs	r2, #2
 800b0d2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	1ad3      	subs	r3, r2, r3
 800b0e0:	b29b      	uxth	r3, r3
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f000 f8d9 	bl	800b29c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b0ea:	e0b3      	b.n	800b254 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b0f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	f040 80ad 	bne.w	800b254 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0fe:	69db      	ldr	r3, [r3, #28]
 800b100:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b104:	f040 80a6 	bne.w	800b254 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2202      	movs	r2, #2
 800b10c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b112:	4619      	mov	r1, r3
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 f8c1 	bl	800b29c <HAL_UARTEx_RxEventCallback>
      return;
 800b11a:	e09b      	b.n	800b254 <HAL_UART_IRQHandler+0x548>
 800b11c:	0800b37b 	.word	0x0800b37b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b128:	b29b      	uxth	r3, r3
 800b12a:	1ad3      	subs	r3, r2, r3
 800b12c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b134:	b29b      	uxth	r3, r3
 800b136:	2b00      	cmp	r3, #0
 800b138:	f000 808e 	beq.w	800b258 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800b13c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b140:	2b00      	cmp	r3, #0
 800b142:	f000 8089 	beq.w	800b258 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	330c      	adds	r3, #12
 800b14c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b150:	e853 3f00 	ldrex	r3, [r3]
 800b154:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b158:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b15c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	330c      	adds	r3, #12
 800b166:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b16a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b16c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b170:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b172:	e841 2300 	strex	r3, r2, [r1]
 800b176:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d1e3      	bne.n	800b146 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	3314      	adds	r3, #20
 800b184:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b188:	e853 3f00 	ldrex	r3, [r3]
 800b18c:	623b      	str	r3, [r7, #32]
   return(result);
 800b18e:	6a3b      	ldr	r3, [r7, #32]
 800b190:	f023 0301 	bic.w	r3, r3, #1
 800b194:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	3314      	adds	r3, #20
 800b19e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b1a2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b1a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b1a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1aa:	e841 2300 	strex	r3, r2, [r1]
 800b1ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d1e3      	bne.n	800b17e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2220      	movs	r2, #32
 800b1ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	330c      	adds	r3, #12
 800b1ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1cc:	693b      	ldr	r3, [r7, #16]
 800b1ce:	e853 3f00 	ldrex	r3, [r3]
 800b1d2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f023 0310 	bic.w	r3, r3, #16
 800b1da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	330c      	adds	r3, #12
 800b1e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b1e8:	61fa      	str	r2, [r7, #28]
 800b1ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ec:	69b9      	ldr	r1, [r7, #24]
 800b1ee:	69fa      	ldr	r2, [r7, #28]
 800b1f0:	e841 2300 	strex	r3, r2, [r1]
 800b1f4:	617b      	str	r3, [r7, #20]
   return(result);
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d1e3      	bne.n	800b1c4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2202      	movs	r2, #2
 800b200:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b202:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b206:	4619      	mov	r1, r3
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	f000 f847 	bl	800b29c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b20e:	e023      	b.n	800b258 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d009      	beq.n	800b230 <HAL_UART_IRQHandler+0x524>
 800b21c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b224:	2b00      	cmp	r3, #0
 800b226:	d003      	beq.n	800b230 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f000 f8b7 	bl	800b39c <UART_Transmit_IT>
    return;
 800b22e:	e014      	b.n	800b25a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00e      	beq.n	800b25a <HAL_UART_IRQHandler+0x54e>
 800b23c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b244:	2b00      	cmp	r3, #0
 800b246:	d008      	beq.n	800b25a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 f8f7 	bl	800b43c <UART_EndTransmit_IT>
    return;
 800b24e:	e004      	b.n	800b25a <HAL_UART_IRQHandler+0x54e>
    return;
 800b250:	bf00      	nop
 800b252:	e002      	b.n	800b25a <HAL_UART_IRQHandler+0x54e>
      return;
 800b254:	bf00      	nop
 800b256:	e000      	b.n	800b25a <HAL_UART_IRQHandler+0x54e>
      return;
 800b258:	bf00      	nop
  }
}
 800b25a:	37e8      	adds	r7, #232	@ 0xe8
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b268:	bf00      	nop
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b27c:	bf00      	nop
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b290:	bf00      	nop
 800b292:	370c      	adds	r7, #12
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b2a8:	bf00      	nop
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b095      	sub	sp, #84	@ 0x54
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	330c      	adds	r3, #12
 800b2c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2c6:	e853 3f00 	ldrex	r3, [r3]
 800b2ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b2d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	330c      	adds	r3, #12
 800b2da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2dc:	643a      	str	r2, [r7, #64]	@ 0x40
 800b2de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2e4:	e841 2300 	strex	r3, r2, [r1]
 800b2e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b2ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d1e5      	bne.n	800b2bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	3314      	adds	r3, #20
 800b2f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f8:	6a3b      	ldr	r3, [r7, #32]
 800b2fa:	e853 3f00 	ldrex	r3, [r3]
 800b2fe:	61fb      	str	r3, [r7, #28]
   return(result);
 800b300:	69fb      	ldr	r3, [r7, #28]
 800b302:	f023 0301 	bic.w	r3, r3, #1
 800b306:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	3314      	adds	r3, #20
 800b30e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b310:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b312:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b314:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b318:	e841 2300 	strex	r3, r2, [r1]
 800b31c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b320:	2b00      	cmp	r3, #0
 800b322:	d1e5      	bne.n	800b2f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b328:	2b01      	cmp	r3, #1
 800b32a:	d119      	bne.n	800b360 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	330c      	adds	r3, #12
 800b332:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	e853 3f00 	ldrex	r3, [r3]
 800b33a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	f023 0310 	bic.w	r3, r3, #16
 800b342:	647b      	str	r3, [r7, #68]	@ 0x44
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	330c      	adds	r3, #12
 800b34a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b34c:	61ba      	str	r2, [r7, #24]
 800b34e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b350:	6979      	ldr	r1, [r7, #20]
 800b352:	69ba      	ldr	r2, [r7, #24]
 800b354:	e841 2300 	strex	r3, r2, [r1]
 800b358:	613b      	str	r3, [r7, #16]
   return(result);
 800b35a:	693b      	ldr	r3, [r7, #16]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e5      	bne.n	800b32c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2220      	movs	r2, #32
 800b364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2200      	movs	r2, #0
 800b36c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b36e:	bf00      	nop
 800b370:	3754      	adds	r7, #84	@ 0x54
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr

0800b37a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b084      	sub	sp, #16
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b386:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2200      	movs	r2, #0
 800b38c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b38e:	68f8      	ldr	r0, [r7, #12]
 800b390:	f7ff ff7a 	bl	800b288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b394:	bf00      	nop
 800b396:	3710      	adds	r7, #16
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	2b21      	cmp	r3, #33	@ 0x21
 800b3ae:	d13e      	bne.n	800b42e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3b8:	d114      	bne.n	800b3e4 <UART_Transmit_IT+0x48>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	691b      	ldr	r3, [r3, #16]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d110      	bne.n	800b3e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6a1b      	ldr	r3, [r3, #32]
 800b3c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	881b      	ldrh	r3, [r3, #0]
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6a1b      	ldr	r3, [r3, #32]
 800b3dc:	1c9a      	adds	r2, r3, #2
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	621a      	str	r2, [r3, #32]
 800b3e2:	e008      	b.n	800b3f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6a1b      	ldr	r3, [r3, #32]
 800b3e8:	1c59      	adds	r1, r3, #1
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	6211      	str	r1, [r2, #32]
 800b3ee:	781a      	ldrb	r2, [r3, #0]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b3fa:	b29b      	uxth	r3, r3
 800b3fc:	3b01      	subs	r3, #1
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	4619      	mov	r1, r3
 800b404:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b406:	2b00      	cmp	r3, #0
 800b408:	d10f      	bne.n	800b42a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	68da      	ldr	r2, [r3, #12]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b418:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	68da      	ldr	r2, [r3, #12]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b428:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b42a:	2300      	movs	r3, #0
 800b42c:	e000      	b.n	800b430 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b42e:	2302      	movs	r3, #2
  }
}
 800b430:	4618      	mov	r0, r3
 800b432:	3714      	adds	r7, #20
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	68da      	ldr	r2, [r3, #12]
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b452:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2220      	movs	r2, #32
 800b458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f7ff feff 	bl	800b260 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b462:	2300      	movs	r3, #0
}
 800b464:	4618      	mov	r0, r3
 800b466:	3708      	adds	r7, #8
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b08c      	sub	sp, #48	@ 0x30
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800b474:	2300      	movs	r3, #0
 800b476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800b478:	2300      	movs	r3, #0
 800b47a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b482:	b2db      	uxtb	r3, r3
 800b484:	2b22      	cmp	r3, #34	@ 0x22
 800b486:	f040 80aa 	bne.w	800b5de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b492:	d115      	bne.n	800b4c0 <UART_Receive_IT+0x54>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	691b      	ldr	r3, [r3, #16]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d111      	bne.n	800b4c0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ae:	b29a      	uxth	r2, r3
 800b4b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4b8:	1c9a      	adds	r2, r3, #2
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	629a      	str	r2, [r3, #40]	@ 0x28
 800b4be:	e024      	b.n	800b50a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4ce:	d007      	beq.n	800b4e0 <UART_Receive_IT+0x74>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d10a      	bne.n	800b4ee <UART_Receive_IT+0x82>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	691b      	ldr	r3, [r3, #16]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d106      	bne.n	800b4ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	685b      	ldr	r3, [r3, #4]
 800b4e6:	b2da      	uxtb	r2, r3
 800b4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ea:	701a      	strb	r2, [r3, #0]
 800b4ec:	e008      	b.n	800b500 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4fa:	b2da      	uxtb	r2, r3
 800b4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b504:	1c5a      	adds	r2, r3, #1
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b50e:	b29b      	uxth	r3, r3
 800b510:	3b01      	subs	r3, #1
 800b512:	b29b      	uxth	r3, r3
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	4619      	mov	r1, r3
 800b518:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d15d      	bne.n	800b5da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	68da      	ldr	r2, [r3, #12]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f022 0220 	bic.w	r2, r2, #32
 800b52c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	68da      	ldr	r2, [r3, #12]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b53c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	695a      	ldr	r2, [r3, #20]
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f022 0201 	bic.w	r2, r2, #1
 800b54c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2220      	movs	r2, #32
 800b552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2200      	movs	r2, #0
 800b55a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b560:	2b01      	cmp	r3, #1
 800b562:	d135      	bne.n	800b5d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	330c      	adds	r3, #12
 800b570:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	e853 3f00 	ldrex	r3, [r3]
 800b578:	613b      	str	r3, [r7, #16]
   return(result);
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	f023 0310 	bic.w	r3, r3, #16
 800b580:	627b      	str	r3, [r7, #36]	@ 0x24
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	330c      	adds	r3, #12
 800b588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b58a:	623a      	str	r2, [r7, #32]
 800b58c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b58e:	69f9      	ldr	r1, [r7, #28]
 800b590:	6a3a      	ldr	r2, [r7, #32]
 800b592:	e841 2300 	strex	r3, r2, [r1]
 800b596:	61bb      	str	r3, [r7, #24]
   return(result);
 800b598:	69bb      	ldr	r3, [r7, #24]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d1e5      	bne.n	800b56a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f003 0310 	and.w	r3, r3, #16
 800b5a8:	2b10      	cmp	r3, #16
 800b5aa:	d10a      	bne.n	800b5c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	60fb      	str	r3, [r7, #12]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	60fb      	str	r3, [r7, #12]
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	60fb      	str	r3, [r7, #12]
 800b5c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f7ff fe67 	bl	800b29c <HAL_UARTEx_RxEventCallback>
 800b5ce:	e002      	b.n	800b5d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f7ff fe4f 	bl	800b274 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	e002      	b.n	800b5e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	e000      	b.n	800b5e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b5de:	2302      	movs	r3, #2
  }
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3730      	adds	r7, #48	@ 0x30
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b5ec:	b0c0      	sub	sp, #256	@ 0x100
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b5f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	691b      	ldr	r3, [r3, #16]
 800b5fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b604:	68d9      	ldr	r1, [r3, #12]
 800b606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	ea40 0301 	orr.w	r3, r0, r1
 800b610:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b616:	689a      	ldr	r2, [r3, #8]
 800b618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b61c:	691b      	ldr	r3, [r3, #16]
 800b61e:	431a      	orrs	r2, r3
 800b620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b624:	695b      	ldr	r3, [r3, #20]
 800b626:	431a      	orrs	r2, r3
 800b628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b62c:	69db      	ldr	r3, [r3, #28]
 800b62e:	4313      	orrs	r3, r2
 800b630:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	68db      	ldr	r3, [r3, #12]
 800b63c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b640:	f021 010c 	bic.w	r1, r1, #12
 800b644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b648:	681a      	ldr	r2, [r3, #0]
 800b64a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b64e:	430b      	orrs	r3, r1
 800b650:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	695b      	ldr	r3, [r3, #20]
 800b65a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b65e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b662:	6999      	ldr	r1, [r3, #24]
 800b664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	ea40 0301 	orr.w	r3, r0, r1
 800b66e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b674:	681a      	ldr	r2, [r3, #0]
 800b676:	4b8f      	ldr	r3, [pc, #572]	@ (800b8b4 <UART_SetConfig+0x2cc>)
 800b678:	429a      	cmp	r2, r3
 800b67a:	d005      	beq.n	800b688 <UART_SetConfig+0xa0>
 800b67c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b680:	681a      	ldr	r2, [r3, #0]
 800b682:	4b8d      	ldr	r3, [pc, #564]	@ (800b8b8 <UART_SetConfig+0x2d0>)
 800b684:	429a      	cmp	r2, r3
 800b686:	d104      	bne.n	800b692 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b688:	f7fd fa70 	bl	8008b6c <HAL_RCC_GetPCLK2Freq>
 800b68c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b690:	e003      	b.n	800b69a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b692:	f7fd fa57 	bl	8008b44 <HAL_RCC_GetPCLK1Freq>
 800b696:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b69a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b69e:	69db      	ldr	r3, [r3, #28]
 800b6a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6a4:	f040 810c 	bne.w	800b8c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b6a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b6b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b6b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b6ba:	4622      	mov	r2, r4
 800b6bc:	462b      	mov	r3, r5
 800b6be:	1891      	adds	r1, r2, r2
 800b6c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b6c2:	415b      	adcs	r3, r3
 800b6c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b6ca:	4621      	mov	r1, r4
 800b6cc:	eb12 0801 	adds.w	r8, r2, r1
 800b6d0:	4629      	mov	r1, r5
 800b6d2:	eb43 0901 	adc.w	r9, r3, r1
 800b6d6:	f04f 0200 	mov.w	r2, #0
 800b6da:	f04f 0300 	mov.w	r3, #0
 800b6de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b6e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b6e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b6ea:	4690      	mov	r8, r2
 800b6ec:	4699      	mov	r9, r3
 800b6ee:	4623      	mov	r3, r4
 800b6f0:	eb18 0303 	adds.w	r3, r8, r3
 800b6f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b6f8:	462b      	mov	r3, r5
 800b6fa:	eb49 0303 	adc.w	r3, r9, r3
 800b6fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b706:	685b      	ldr	r3, [r3, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b70e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b712:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b716:	460b      	mov	r3, r1
 800b718:	18db      	adds	r3, r3, r3
 800b71a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b71c:	4613      	mov	r3, r2
 800b71e:	eb42 0303 	adc.w	r3, r2, r3
 800b722:	657b      	str	r3, [r7, #84]	@ 0x54
 800b724:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b728:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b72c:	f7f5 f90e 	bl	800094c <__aeabi_uldivmod>
 800b730:	4602      	mov	r2, r0
 800b732:	460b      	mov	r3, r1
 800b734:	4b61      	ldr	r3, [pc, #388]	@ (800b8bc <UART_SetConfig+0x2d4>)
 800b736:	fba3 2302 	umull	r2, r3, r3, r2
 800b73a:	095b      	lsrs	r3, r3, #5
 800b73c:	011c      	lsls	r4, r3, #4
 800b73e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b742:	2200      	movs	r2, #0
 800b744:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b748:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b74c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b750:	4642      	mov	r2, r8
 800b752:	464b      	mov	r3, r9
 800b754:	1891      	adds	r1, r2, r2
 800b756:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b758:	415b      	adcs	r3, r3
 800b75a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b75c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b760:	4641      	mov	r1, r8
 800b762:	eb12 0a01 	adds.w	sl, r2, r1
 800b766:	4649      	mov	r1, r9
 800b768:	eb43 0b01 	adc.w	fp, r3, r1
 800b76c:	f04f 0200 	mov.w	r2, #0
 800b770:	f04f 0300 	mov.w	r3, #0
 800b774:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b778:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b77c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b780:	4692      	mov	sl, r2
 800b782:	469b      	mov	fp, r3
 800b784:	4643      	mov	r3, r8
 800b786:	eb1a 0303 	adds.w	r3, sl, r3
 800b78a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b78e:	464b      	mov	r3, r9
 800b790:	eb4b 0303 	adc.w	r3, fp, r3
 800b794:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	2200      	movs	r2, #0
 800b7a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b7a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b7a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	18db      	adds	r3, r3, r3
 800b7b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	eb42 0303 	adc.w	r3, r2, r3
 800b7b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b7be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b7c2:	f7f5 f8c3 	bl	800094c <__aeabi_uldivmod>
 800b7c6:	4602      	mov	r2, r0
 800b7c8:	460b      	mov	r3, r1
 800b7ca:	4611      	mov	r1, r2
 800b7cc:	4b3b      	ldr	r3, [pc, #236]	@ (800b8bc <UART_SetConfig+0x2d4>)
 800b7ce:	fba3 2301 	umull	r2, r3, r3, r1
 800b7d2:	095b      	lsrs	r3, r3, #5
 800b7d4:	2264      	movs	r2, #100	@ 0x64
 800b7d6:	fb02 f303 	mul.w	r3, r2, r3
 800b7da:	1acb      	subs	r3, r1, r3
 800b7dc:	00db      	lsls	r3, r3, #3
 800b7de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b7e2:	4b36      	ldr	r3, [pc, #216]	@ (800b8bc <UART_SetConfig+0x2d4>)
 800b7e4:	fba3 2302 	umull	r2, r3, r3, r2
 800b7e8:	095b      	lsrs	r3, r3, #5
 800b7ea:	005b      	lsls	r3, r3, #1
 800b7ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b7f0:	441c      	add	r4, r3
 800b7f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b7fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b800:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b804:	4642      	mov	r2, r8
 800b806:	464b      	mov	r3, r9
 800b808:	1891      	adds	r1, r2, r2
 800b80a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b80c:	415b      	adcs	r3, r3
 800b80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b810:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b814:	4641      	mov	r1, r8
 800b816:	1851      	adds	r1, r2, r1
 800b818:	6339      	str	r1, [r7, #48]	@ 0x30
 800b81a:	4649      	mov	r1, r9
 800b81c:	414b      	adcs	r3, r1
 800b81e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b820:	f04f 0200 	mov.w	r2, #0
 800b824:	f04f 0300 	mov.w	r3, #0
 800b828:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b82c:	4659      	mov	r1, fp
 800b82e:	00cb      	lsls	r3, r1, #3
 800b830:	4651      	mov	r1, sl
 800b832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b836:	4651      	mov	r1, sl
 800b838:	00ca      	lsls	r2, r1, #3
 800b83a:	4610      	mov	r0, r2
 800b83c:	4619      	mov	r1, r3
 800b83e:	4603      	mov	r3, r0
 800b840:	4642      	mov	r2, r8
 800b842:	189b      	adds	r3, r3, r2
 800b844:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b848:	464b      	mov	r3, r9
 800b84a:	460a      	mov	r2, r1
 800b84c:	eb42 0303 	adc.w	r3, r2, r3
 800b850:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	2200      	movs	r2, #0
 800b85c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b860:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b864:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b868:	460b      	mov	r3, r1
 800b86a:	18db      	adds	r3, r3, r3
 800b86c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b86e:	4613      	mov	r3, r2
 800b870:	eb42 0303 	adc.w	r3, r2, r3
 800b874:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b876:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b87a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b87e:	f7f5 f865 	bl	800094c <__aeabi_uldivmod>
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	4b0d      	ldr	r3, [pc, #52]	@ (800b8bc <UART_SetConfig+0x2d4>)
 800b888:	fba3 1302 	umull	r1, r3, r3, r2
 800b88c:	095b      	lsrs	r3, r3, #5
 800b88e:	2164      	movs	r1, #100	@ 0x64
 800b890:	fb01 f303 	mul.w	r3, r1, r3
 800b894:	1ad3      	subs	r3, r2, r3
 800b896:	00db      	lsls	r3, r3, #3
 800b898:	3332      	adds	r3, #50	@ 0x32
 800b89a:	4a08      	ldr	r2, [pc, #32]	@ (800b8bc <UART_SetConfig+0x2d4>)
 800b89c:	fba2 2303 	umull	r2, r3, r2, r3
 800b8a0:	095b      	lsrs	r3, r3, #5
 800b8a2:	f003 0207 	and.w	r2, r3, #7
 800b8a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	4422      	add	r2, r4
 800b8ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b8b0:	e106      	b.n	800bac0 <UART_SetConfig+0x4d8>
 800b8b2:	bf00      	nop
 800b8b4:	40011000 	.word	0x40011000
 800b8b8:	40011400 	.word	0x40011400
 800b8bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b8ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b8d2:	4642      	mov	r2, r8
 800b8d4:	464b      	mov	r3, r9
 800b8d6:	1891      	adds	r1, r2, r2
 800b8d8:	6239      	str	r1, [r7, #32]
 800b8da:	415b      	adcs	r3, r3
 800b8dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b8e2:	4641      	mov	r1, r8
 800b8e4:	1854      	adds	r4, r2, r1
 800b8e6:	4649      	mov	r1, r9
 800b8e8:	eb43 0501 	adc.w	r5, r3, r1
 800b8ec:	f04f 0200 	mov.w	r2, #0
 800b8f0:	f04f 0300 	mov.w	r3, #0
 800b8f4:	00eb      	lsls	r3, r5, #3
 800b8f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b8fa:	00e2      	lsls	r2, r4, #3
 800b8fc:	4614      	mov	r4, r2
 800b8fe:	461d      	mov	r5, r3
 800b900:	4643      	mov	r3, r8
 800b902:	18e3      	adds	r3, r4, r3
 800b904:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b908:	464b      	mov	r3, r9
 800b90a:	eb45 0303 	adc.w	r3, r5, r3
 800b90e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	2200      	movs	r2, #0
 800b91a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b91e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b922:	f04f 0200 	mov.w	r2, #0
 800b926:	f04f 0300 	mov.w	r3, #0
 800b92a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b92e:	4629      	mov	r1, r5
 800b930:	008b      	lsls	r3, r1, #2
 800b932:	4621      	mov	r1, r4
 800b934:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b938:	4621      	mov	r1, r4
 800b93a:	008a      	lsls	r2, r1, #2
 800b93c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b940:	f7f5 f804 	bl	800094c <__aeabi_uldivmod>
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	4b60      	ldr	r3, [pc, #384]	@ (800bacc <UART_SetConfig+0x4e4>)
 800b94a:	fba3 2302 	umull	r2, r3, r3, r2
 800b94e:	095b      	lsrs	r3, r3, #5
 800b950:	011c      	lsls	r4, r3, #4
 800b952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b956:	2200      	movs	r2, #0
 800b958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b95c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b960:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b964:	4642      	mov	r2, r8
 800b966:	464b      	mov	r3, r9
 800b968:	1891      	adds	r1, r2, r2
 800b96a:	61b9      	str	r1, [r7, #24]
 800b96c:	415b      	adcs	r3, r3
 800b96e:	61fb      	str	r3, [r7, #28]
 800b970:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b974:	4641      	mov	r1, r8
 800b976:	1851      	adds	r1, r2, r1
 800b978:	6139      	str	r1, [r7, #16]
 800b97a:	4649      	mov	r1, r9
 800b97c:	414b      	adcs	r3, r1
 800b97e:	617b      	str	r3, [r7, #20]
 800b980:	f04f 0200 	mov.w	r2, #0
 800b984:	f04f 0300 	mov.w	r3, #0
 800b988:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b98c:	4659      	mov	r1, fp
 800b98e:	00cb      	lsls	r3, r1, #3
 800b990:	4651      	mov	r1, sl
 800b992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b996:	4651      	mov	r1, sl
 800b998:	00ca      	lsls	r2, r1, #3
 800b99a:	4610      	mov	r0, r2
 800b99c:	4619      	mov	r1, r3
 800b99e:	4603      	mov	r3, r0
 800b9a0:	4642      	mov	r2, r8
 800b9a2:	189b      	adds	r3, r3, r2
 800b9a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b9a8:	464b      	mov	r3, r9
 800b9aa:	460a      	mov	r2, r1
 800b9ac:	eb42 0303 	adc.w	r3, r2, r3
 800b9b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b9b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b9be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b9c0:	f04f 0200 	mov.w	r2, #0
 800b9c4:	f04f 0300 	mov.w	r3, #0
 800b9c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b9cc:	4649      	mov	r1, r9
 800b9ce:	008b      	lsls	r3, r1, #2
 800b9d0:	4641      	mov	r1, r8
 800b9d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9d6:	4641      	mov	r1, r8
 800b9d8:	008a      	lsls	r2, r1, #2
 800b9da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b9de:	f7f4 ffb5 	bl	800094c <__aeabi_uldivmod>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	4611      	mov	r1, r2
 800b9e8:	4b38      	ldr	r3, [pc, #224]	@ (800bacc <UART_SetConfig+0x4e4>)
 800b9ea:	fba3 2301 	umull	r2, r3, r3, r1
 800b9ee:	095b      	lsrs	r3, r3, #5
 800b9f0:	2264      	movs	r2, #100	@ 0x64
 800b9f2:	fb02 f303 	mul.w	r3, r2, r3
 800b9f6:	1acb      	subs	r3, r1, r3
 800b9f8:	011b      	lsls	r3, r3, #4
 800b9fa:	3332      	adds	r3, #50	@ 0x32
 800b9fc:	4a33      	ldr	r2, [pc, #204]	@ (800bacc <UART_SetConfig+0x4e4>)
 800b9fe:	fba2 2303 	umull	r2, r3, r2, r3
 800ba02:	095b      	lsrs	r3, r3, #5
 800ba04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ba08:	441c      	add	r4, r3
 800ba0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ba0e:	2200      	movs	r2, #0
 800ba10:	673b      	str	r3, [r7, #112]	@ 0x70
 800ba12:	677a      	str	r2, [r7, #116]	@ 0x74
 800ba14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ba18:	4642      	mov	r2, r8
 800ba1a:	464b      	mov	r3, r9
 800ba1c:	1891      	adds	r1, r2, r2
 800ba1e:	60b9      	str	r1, [r7, #8]
 800ba20:	415b      	adcs	r3, r3
 800ba22:	60fb      	str	r3, [r7, #12]
 800ba24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba28:	4641      	mov	r1, r8
 800ba2a:	1851      	adds	r1, r2, r1
 800ba2c:	6039      	str	r1, [r7, #0]
 800ba2e:	4649      	mov	r1, r9
 800ba30:	414b      	adcs	r3, r1
 800ba32:	607b      	str	r3, [r7, #4]
 800ba34:	f04f 0200 	mov.w	r2, #0
 800ba38:	f04f 0300 	mov.w	r3, #0
 800ba3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ba40:	4659      	mov	r1, fp
 800ba42:	00cb      	lsls	r3, r1, #3
 800ba44:	4651      	mov	r1, sl
 800ba46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba4a:	4651      	mov	r1, sl
 800ba4c:	00ca      	lsls	r2, r1, #3
 800ba4e:	4610      	mov	r0, r2
 800ba50:	4619      	mov	r1, r3
 800ba52:	4603      	mov	r3, r0
 800ba54:	4642      	mov	r2, r8
 800ba56:	189b      	adds	r3, r3, r2
 800ba58:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba5a:	464b      	mov	r3, r9
 800ba5c:	460a      	mov	r2, r1
 800ba5e:	eb42 0303 	adc.w	r3, r2, r3
 800ba62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ba64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ba68:	685b      	ldr	r3, [r3, #4]
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ba6e:	667a      	str	r2, [r7, #100]	@ 0x64
 800ba70:	f04f 0200 	mov.w	r2, #0
 800ba74:	f04f 0300 	mov.w	r3, #0
 800ba78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ba7c:	4649      	mov	r1, r9
 800ba7e:	008b      	lsls	r3, r1, #2
 800ba80:	4641      	mov	r1, r8
 800ba82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba86:	4641      	mov	r1, r8
 800ba88:	008a      	lsls	r2, r1, #2
 800ba8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ba8e:	f7f4 ff5d 	bl	800094c <__aeabi_uldivmod>
 800ba92:	4602      	mov	r2, r0
 800ba94:	460b      	mov	r3, r1
 800ba96:	4b0d      	ldr	r3, [pc, #52]	@ (800bacc <UART_SetConfig+0x4e4>)
 800ba98:	fba3 1302 	umull	r1, r3, r3, r2
 800ba9c:	095b      	lsrs	r3, r3, #5
 800ba9e:	2164      	movs	r1, #100	@ 0x64
 800baa0:	fb01 f303 	mul.w	r3, r1, r3
 800baa4:	1ad3      	subs	r3, r2, r3
 800baa6:	011b      	lsls	r3, r3, #4
 800baa8:	3332      	adds	r3, #50	@ 0x32
 800baaa:	4a08      	ldr	r2, [pc, #32]	@ (800bacc <UART_SetConfig+0x4e4>)
 800baac:	fba2 2303 	umull	r2, r3, r2, r3
 800bab0:	095b      	lsrs	r3, r3, #5
 800bab2:	f003 020f 	and.w	r2, r3, #15
 800bab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4422      	add	r2, r4
 800babe:	609a      	str	r2, [r3, #8]
}
 800bac0:	bf00      	nop
 800bac2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800bac6:	46bd      	mov	sp, r7
 800bac8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bacc:	51eb851f 	.word	0x51eb851f

0800bad0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800bad0:	b084      	sub	sp, #16
 800bad2:	b480      	push	{r7}
 800bad4:	b085      	sub	sp, #20
 800bad6:	af00      	add	r7, sp, #0
 800bad8:	6078      	str	r0, [r7, #4]
 800bada:	f107 001c 	add.w	r0, r7, #28
 800bade:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800bae2:	2300      	movs	r3, #0
 800bae4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800bae6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800bae8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800baea:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800baec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800baee:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800baf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800baf2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800baf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800baf6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800baf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800bafa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800bafc:	68fa      	ldr	r2, [r7, #12]
 800bafe:	4313      	orrs	r3, r2
 800bb00:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	685b      	ldr	r3, [r3, #4]
 800bb06:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800bb0a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bb0e:	68fa      	ldr	r2, [r7, #12]
 800bb10:	431a      	orrs	r2, r3
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800bb16:	2300      	movs	r3, #0
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3714      	adds	r7, #20
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	b004      	add	sp, #16
 800bb24:	4770      	bx	lr

0800bb26 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800bb26:	b480      	push	{r7}
 800bb28:	b083      	sub	sp, #12
 800bb2a:	af00      	add	r7, sp, #0
 800bb2c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	370c      	adds	r7, #12
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800bb40:	b480      	push	{r7}
 800bb42:	b083      	sub	sp, #12
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2203      	movs	r2, #3
 800bb4c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800bb4e:	2300      	movs	r3, #0
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr

0800bb5c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b083      	sub	sp, #12
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f003 0303 	and.w	r3, r3, #3
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	370c      	adds	r7, #12
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bb82:	2300      	movs	r3, #0
 800bb84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	681a      	ldr	r2, [r3, #0]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bb96:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800bb9c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800bba2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bba4:	68fa      	ldr	r2, [r7, #12]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bbb2:	f023 030f 	bic.w	r3, r3, #15
 800bbb6:	68fa      	ldr	r2, [r7, #12]
 800bbb8:	431a      	orrs	r2, r3
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800bbbe:	2300      	movs	r3, #0
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3714      	adds	r7, #20
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr

0800bbcc <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b083      	sub	sp, #12
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	b2db      	uxtb	r3, r3
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	370c      	adds	r7, #12
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr

0800bbe6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800bbe6:	b480      	push	{r7}
 800bbe8:	b085      	sub	sp, #20
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
 800bbee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	3314      	adds	r3, #20
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
}  
 800bc00:	4618      	mov	r0, r3
 800bc02:	3714      	adds	r7, #20
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b085      	sub	sp, #20
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bc16:	2300      	movs	r3, #0
 800bc18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	685a      	ldr	r2, [r3, #4]
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bc32:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800bc38:	431a      	orrs	r2, r3
                       Data->DPSM);
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800bc3e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bc40:	68fa      	ldr	r2, [r7, #12]
 800bc42:	4313      	orrs	r3, r2
 800bc44:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc4a:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	431a      	orrs	r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800bc56:	2300      	movs	r3, #0

}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3714      	adds	r7, #20
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b088      	sub	sp, #32
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800bc72:	2310      	movs	r3, #16
 800bc74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bc76:	2340      	movs	r3, #64	@ 0x40
 800bc78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc84:	f107 0308 	add.w	r3, r7, #8
 800bc88:	4619      	mov	r1, r3
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f7ff ff74 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800bc90:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc94:	2110      	movs	r1, #16
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 fa18 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bc9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc9e:	69fb      	ldr	r3, [r7, #28]
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3720      	adds	r7, #32
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}

0800bca8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b088      	sub	sp, #32
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
 800bcb0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800bcb6:	2311      	movs	r3, #17
 800bcb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bcba:	2340      	movs	r3, #64	@ 0x40
 800bcbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bcc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bcc6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bcc8:	f107 0308 	add.w	r3, r7, #8
 800bccc:	4619      	mov	r1, r3
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f7ff ff52 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bcd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcd8:	2111      	movs	r1, #17
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 f9f6 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bce0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bce2:	69fb      	ldr	r3, [r7, #28]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3720      	adds	r7, #32
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b088      	sub	sp, #32
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800bcfa:	2312      	movs	r3, #18
 800bcfc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bcfe:	2340      	movs	r3, #64	@ 0x40
 800bd00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd02:	2300      	movs	r3, #0
 800bd04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd0a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd0c:	f107 0308 	add.w	r3, r7, #8
 800bd10:	4619      	mov	r1, r3
 800bd12:	6878      	ldr	r0, [r7, #4]
 800bd14:	f7ff ff30 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800bd18:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd1c:	2112      	movs	r1, #18
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 f9d4 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bd24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd26:	69fb      	ldr	r3, [r7, #28]
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3720      	adds	r7, #32
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b088      	sub	sp, #32
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
 800bd38:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800bd3e:	2318      	movs	r3, #24
 800bd40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bd42:	2340      	movs	r3, #64	@ 0x40
 800bd44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd46:	2300      	movs	r3, #0
 800bd48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd4e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd50:	f107 0308 	add.w	r3, r7, #8
 800bd54:	4619      	mov	r1, r3
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f7ff ff0e 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bd5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd60:	2118      	movs	r1, #24
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f000 f9b2 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bd68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd6a:	69fb      	ldr	r3, [r7, #28]
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3720      	adds	r7, #32
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b088      	sub	sp, #32
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800bd82:	2319      	movs	r3, #25
 800bd84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bd86:	2340      	movs	r3, #64	@ 0x40
 800bd88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd94:	f107 0308 	add.w	r3, r7, #8
 800bd98:	4619      	mov	r1, r3
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f7ff feec 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800bda0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bda4:	2119      	movs	r1, #25
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	f000 f990 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bdac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bdae:	69fb      	ldr	r3, [r7, #28]
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	3720      	adds	r7, #32
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}

0800bdb8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b088      	sub	sp, #32
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800bdc4:	230c      	movs	r3, #12
 800bdc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bdc8:	2340      	movs	r3, #64	@ 0x40
 800bdca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bdd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bdd4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bdd6:	f107 0308 	add.w	r3, r7, #8
 800bdda:	4619      	mov	r1, r3
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f7ff fecb 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800bde2:	4a05      	ldr	r2, [pc, #20]	@ (800bdf8 <SDMMC_CmdStopTransfer+0x40>)
 800bde4:	210c      	movs	r1, #12
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 f970 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bdec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bdee:	69fb      	ldr	r3, [r7, #28]
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3720      	adds	r7, #32
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}
 800bdf8:	05f5e100 	.word	0x05f5e100

0800bdfc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b08a      	sub	sp, #40	@ 0x28
 800be00:	af00      	add	r7, sp, #0
 800be02:	60f8      	str	r0, [r7, #12]
 800be04:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800be0c:	2307      	movs	r3, #7
 800be0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800be10:	2340      	movs	r3, #64	@ 0x40
 800be12:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be14:	2300      	movs	r3, #0
 800be16:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be1c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be1e:	f107 0310 	add.w	r3, r7, #16
 800be22:	4619      	mov	r1, r3
 800be24:	68f8      	ldr	r0, [r7, #12]
 800be26:	f7ff fea7 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800be2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be2e:	2107      	movs	r1, #7
 800be30:	68f8      	ldr	r0, [r7, #12]
 800be32:	f000 f94b 	bl	800c0cc <SDMMC_GetCmdResp1>
 800be36:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800be38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3728      	adds	r7, #40	@ 0x28
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}

0800be42 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800be42:	b580      	push	{r7, lr}
 800be44:	b088      	sub	sp, #32
 800be46:	af00      	add	r7, sp, #0
 800be48:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800be4a:	2300      	movs	r3, #0
 800be4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800be4e:	2300      	movs	r3, #0
 800be50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800be52:	2300      	movs	r3, #0
 800be54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be56:	2300      	movs	r3, #0
 800be58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be60:	f107 0308 	add.w	r3, r7, #8
 800be64:	4619      	mov	r1, r3
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f7ff fe86 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	f000 fb65 	bl	800c53c <SDMMC_GetCmdError>
 800be72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be74:	69fb      	ldr	r3, [r7, #28]
}
 800be76:	4618      	mov	r0, r3
 800be78:	3720      	adds	r7, #32
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}

0800be7e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800be7e:	b580      	push	{r7, lr}
 800be80:	b088      	sub	sp, #32
 800be82:	af00      	add	r7, sp, #0
 800be84:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800be86:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800be8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800be8c:	2308      	movs	r3, #8
 800be8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800be90:	2340      	movs	r3, #64	@ 0x40
 800be92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be94:	2300      	movs	r3, #0
 800be96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be9c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be9e:	f107 0308 	add.w	r3, r7, #8
 800bea2:	4619      	mov	r1, r3
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f7ff fe67 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f000 faf8 	bl	800c4a0 <SDMMC_GetCmdResp7>
 800beb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800beb2:	69fb      	ldr	r3, [r7, #28]
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3720      	adds	r7, #32
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b088      	sub	sp, #32
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800beca:	2337      	movs	r3, #55	@ 0x37
 800becc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bece:	2340      	movs	r3, #64	@ 0x40
 800bed0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bed2:	2300      	movs	r3, #0
 800bed4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bed6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800beda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bedc:	f107 0308 	add.w	r3, r7, #8
 800bee0:	4619      	mov	r1, r3
 800bee2:	6878      	ldr	r0, [r7, #4]
 800bee4:	f7ff fe48 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800bee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800beec:	2137      	movs	r1, #55	@ 0x37
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	f000 f8ec 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bef4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bef6:	69fb      	ldr	r3, [r7, #28]
}
 800bef8:	4618      	mov	r0, r3
 800befa:	3720      	adds	r7, #32
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b088      	sub	sp, #32
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
 800bf08:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bf10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bf16:	2329      	movs	r3, #41	@ 0x29
 800bf18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bf1a:	2340      	movs	r3, #64	@ 0x40
 800bf1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bf22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bf28:	f107 0308 	add.w	r3, r7, #8
 800bf2c:	4619      	mov	r1, r3
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f7ff fe22 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	f000 f9ff 	bl	800c338 <SDMMC_GetCmdResp3>
 800bf3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf3c:	69fb      	ldr	r3, [r7, #28]
}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	3720      	adds	r7, #32
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bd80      	pop	{r7, pc}

0800bf46 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800bf46:	b580      	push	{r7, lr}
 800bf48:	b088      	sub	sp, #32
 800bf4a:	af00      	add	r7, sp, #0
 800bf4c:	6078      	str	r0, [r7, #4]
 800bf4e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bf54:	2306      	movs	r3, #6
 800bf56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bf58:	2340      	movs	r3, #64	@ 0x40
 800bf5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bf60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf64:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bf66:	f107 0308 	add.w	r3, r7, #8
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f7ff fe03 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800bf72:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf76:	2106      	movs	r1, #6
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 f8a7 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bf7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf80:	69fb      	ldr	r3, [r7, #28]
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3720      	adds	r7, #32
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b088      	sub	sp, #32
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800bf92:	2300      	movs	r3, #0
 800bf94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800bf96:	2333      	movs	r3, #51	@ 0x33
 800bf98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bf9a:	2340      	movs	r3, #64	@ 0x40
 800bf9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bfa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfa6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bfa8:	f107 0308 	add.w	r3, r7, #8
 800bfac:	4619      	mov	r1, r3
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f7ff fde2 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800bfb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bfb8:	2133      	movs	r1, #51	@ 0x33
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 f886 	bl	800c0cc <SDMMC_GetCmdResp1>
 800bfc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bfc2:	69fb      	ldr	r3, [r7, #28]
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3720      	adds	r7, #32
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b088      	sub	sp, #32
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800bfd8:	2302      	movs	r3, #2
 800bfda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800bfdc:	23c0      	movs	r3, #192	@ 0xc0
 800bfde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bfe4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfe8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bfea:	f107 0308 	add.w	r3, r7, #8
 800bfee:	4619      	mov	r1, r3
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f7ff fdc1 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f000 f956 	bl	800c2a8 <SDMMC_GetCmdResp2>
 800bffc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bffe:	69fb      	ldr	r3, [r7, #28]
}
 800c000:	4618      	mov	r0, r3
 800c002:	3720      	adds	r7, #32
 800c004:	46bd      	mov	sp, r7
 800c006:	bd80      	pop	{r7, pc}

0800c008 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b088      	sub	sp, #32
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
 800c010:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c016:	2309      	movs	r3, #9
 800c018:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800c01a:	23c0      	movs	r3, #192	@ 0xc0
 800c01c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c01e:	2300      	movs	r3, #0
 800c020:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c022:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c026:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c028:	f107 0308 	add.w	r3, r7, #8
 800c02c:	4619      	mov	r1, r3
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f7ff fda2 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f000 f937 	bl	800c2a8 <SDMMC_GetCmdResp2>
 800c03a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c03c:	69fb      	ldr	r3, [r7, #28]
}
 800c03e:	4618      	mov	r0, r3
 800c040:	3720      	adds	r7, #32
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}

0800c046 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800c046:	b580      	push	{r7, lr}
 800c048:	b088      	sub	sp, #32
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	6078      	str	r0, [r7, #4]
 800c04e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c050:	2300      	movs	r3, #0
 800c052:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c054:	2303      	movs	r3, #3
 800c056:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c058:	2340      	movs	r3, #64	@ 0x40
 800c05a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c05c:	2300      	movs	r3, #0
 800c05e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c060:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c064:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c066:	f107 0308 	add.w	r3, r7, #8
 800c06a:	4619      	mov	r1, r3
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7ff fd83 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c072:	683a      	ldr	r2, [r7, #0]
 800c074:	2103      	movs	r1, #3
 800c076:	6878      	ldr	r0, [r7, #4]
 800c078:	f000 f99c 	bl	800c3b4 <SDMMC_GetCmdResp6>
 800c07c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c07e:	69fb      	ldr	r3, [r7, #28]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3720      	adds	r7, #32
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b088      	sub	sp, #32
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c096:	230d      	movs	r3, #13
 800c098:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c09a:	2340      	movs	r3, #64	@ 0x40
 800c09c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c0a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c0a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c0a8:	f107 0308 	add.w	r3, r7, #8
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f7ff fd62 	bl	800bb78 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800c0b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c0b8:	210d      	movs	r1, #13
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f000 f806 	bl	800c0cc <SDMMC_GetCmdResp1>
 800c0c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0c2:	69fb      	ldr	r3, [r7, #28]
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3720      	adds	r7, #32
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	bd80      	pop	{r7, pc}

0800c0cc <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b088      	sub	sp, #32
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	60f8      	str	r0, [r7, #12]
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	607a      	str	r2, [r7, #4]
 800c0d8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c0da:	4b70      	ldr	r3, [pc, #448]	@ (800c29c <SDMMC_GetCmdResp1+0x1d0>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a70      	ldr	r2, [pc, #448]	@ (800c2a0 <SDMMC_GetCmdResp1+0x1d4>)
 800c0e0:	fba2 2303 	umull	r2, r3, r2, r3
 800c0e4:	0a5a      	lsrs	r2, r3, #9
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	fb02 f303 	mul.w	r3, r2, r3
 800c0ec:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c0ee:	69fb      	ldr	r3, [r7, #28]
 800c0f0:	1e5a      	subs	r2, r3, #1
 800c0f2:	61fa      	str	r2, [r7, #28]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d102      	bne.n	800c0fe <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c0f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c0fc:	e0c9      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c102:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d0ef      	beq.n	800c0ee <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c10e:	69bb      	ldr	r3, [r7, #24]
 800c110:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c114:	2b00      	cmp	r3, #0
 800c116:	d1ea      	bne.n	800c0ee <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c11c:	f003 0304 	and.w	r3, r3, #4
 800c120:	2b00      	cmp	r3, #0
 800c122:	d004      	beq.n	800c12e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2204      	movs	r2, #4
 800c128:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c12a:	2304      	movs	r3, #4
 800c12c:	e0b1      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c132:	f003 0301 	and.w	r3, r3, #1
 800c136:	2b00      	cmp	r3, #0
 800c138:	d004      	beq.n	800c144 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2201      	movs	r2, #1
 800c13e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c140:	2301      	movs	r3, #1
 800c142:	e0a6      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	22c5      	movs	r2, #197	@ 0xc5
 800c148:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c14a:	68f8      	ldr	r0, [r7, #12]
 800c14c:	f7ff fd3e 	bl	800bbcc <SDIO_GetCommandResponse>
 800c150:	4603      	mov	r3, r0
 800c152:	461a      	mov	r2, r3
 800c154:	7afb      	ldrb	r3, [r7, #11]
 800c156:	4293      	cmp	r3, r2
 800c158:	d001      	beq.n	800c15e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c15a:	2301      	movs	r3, #1
 800c15c:	e099      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c15e:	2100      	movs	r1, #0
 800c160:	68f8      	ldr	r0, [r7, #12]
 800c162:	f7ff fd40 	bl	800bbe6 <SDIO_GetResponse>
 800c166:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c168:	697a      	ldr	r2, [r7, #20]
 800c16a:	4b4e      	ldr	r3, [pc, #312]	@ (800c2a4 <SDMMC_GetCmdResp1+0x1d8>)
 800c16c:	4013      	ands	r3, r2
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d101      	bne.n	800c176 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c172:	2300      	movs	r3, #0
 800c174:	e08d      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	da02      	bge.n	800c182 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c17c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c180:	e087      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d001      	beq.n	800c190 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c18c:	2340      	movs	r3, #64	@ 0x40
 800c18e:	e080      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c196:	2b00      	cmp	r3, #0
 800c198:	d001      	beq.n	800c19e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c19a:	2380      	movs	r3, #128	@ 0x80
 800c19c:	e079      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d002      	beq.n	800c1ae <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c1a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c1ac:	e071      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d002      	beq.n	800c1be <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c1b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c1bc:	e069      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d002      	beq.n	800c1ce <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c1c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1cc:	e061      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c1ce:	697b      	ldr	r3, [r7, #20]
 800c1d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d002      	beq.n	800c1de <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c1d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c1dc:	e059      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d002      	beq.n	800c1ee <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c1e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c1ec:	e051      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d002      	beq.n	800c1fe <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c1f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c1fc:	e049      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c204:	2b00      	cmp	r3, #0
 800c206:	d002      	beq.n	800c20e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c208:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c20c:	e041      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c214:	2b00      	cmp	r3, #0
 800c216:	d002      	beq.n	800c21e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c218:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c21c:	e039      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c224:	2b00      	cmp	r3, #0
 800c226:	d002      	beq.n	800c22e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c228:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c22c:	e031      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c234:	2b00      	cmp	r3, #0
 800c236:	d002      	beq.n	800c23e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c238:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800c23c:	e029      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c23e:	697b      	ldr	r3, [r7, #20]
 800c240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c244:	2b00      	cmp	r3, #0
 800c246:	d002      	beq.n	800c24e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c248:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c24c:	e021      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c24e:	697b      	ldr	r3, [r7, #20]
 800c250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c254:	2b00      	cmp	r3, #0
 800c256:	d002      	beq.n	800c25e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c258:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c25c:	e019      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c264:	2b00      	cmp	r3, #0
 800c266:	d002      	beq.n	800c26e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c268:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c26c:	e011      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c274:	2b00      	cmp	r3, #0
 800c276:	d002      	beq.n	800c27e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c278:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c27c:	e009      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	f003 0308 	and.w	r3, r3, #8
 800c284:	2b00      	cmp	r3, #0
 800c286:	d002      	beq.n	800c28e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c288:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800c28c:	e001      	b.n	800c292 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c28e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c292:	4618      	mov	r0, r3
 800c294:	3720      	adds	r7, #32
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop
 800c29c:	20000028 	.word	0x20000028
 800c2a0:	10624dd3 	.word	0x10624dd3
 800c2a4:	fdffe008 	.word	0xfdffe008

0800c2a8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	b085      	sub	sp, #20
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c2b0:	4b1f      	ldr	r3, [pc, #124]	@ (800c330 <SDMMC_GetCmdResp2+0x88>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4a1f      	ldr	r2, [pc, #124]	@ (800c334 <SDMMC_GetCmdResp2+0x8c>)
 800c2b6:	fba2 2303 	umull	r2, r3, r2, r3
 800c2ba:	0a5b      	lsrs	r3, r3, #9
 800c2bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2c0:	fb02 f303 	mul.w	r3, r2, r3
 800c2c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	1e5a      	subs	r2, r3, #1
 800c2ca:	60fa      	str	r2, [r7, #12]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d102      	bne.n	800c2d6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c2d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c2d4:	e026      	b.n	800c324 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2da:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d0ef      	beq.n	800c2c6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d1ea      	bne.n	800c2c6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2f4:	f003 0304 	and.w	r3, r3, #4
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d004      	beq.n	800c306 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2204      	movs	r2, #4
 800c300:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c302:	2304      	movs	r3, #4
 800c304:	e00e      	b.n	800c324 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c30a:	f003 0301 	and.w	r3, r3, #1
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d004      	beq.n	800c31c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2201      	movs	r2, #1
 800c316:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c318:	2301      	movs	r3, #1
 800c31a:	e003      	b.n	800c324 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	22c5      	movs	r2, #197	@ 0xc5
 800c320:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c322:	2300      	movs	r3, #0
}
 800c324:	4618      	mov	r0, r3
 800c326:	3714      	adds	r7, #20
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr
 800c330:	20000028 	.word	0x20000028
 800c334:	10624dd3 	.word	0x10624dd3

0800c338 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800c338:	b480      	push	{r7}
 800c33a:	b085      	sub	sp, #20
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c340:	4b1a      	ldr	r3, [pc, #104]	@ (800c3ac <SDMMC_GetCmdResp3+0x74>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	4a1a      	ldr	r2, [pc, #104]	@ (800c3b0 <SDMMC_GetCmdResp3+0x78>)
 800c346:	fba2 2303 	umull	r2, r3, r2, r3
 800c34a:	0a5b      	lsrs	r3, r3, #9
 800c34c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c350:	fb02 f303 	mul.w	r3, r2, r3
 800c354:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	1e5a      	subs	r2, r3, #1
 800c35a:	60fa      	str	r2, [r7, #12]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d102      	bne.n	800c366 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c360:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c364:	e01b      	b.n	800c39e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c36a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c372:	2b00      	cmp	r3, #0
 800c374:	d0ef      	beq.n	800c356 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d1ea      	bne.n	800c356 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c384:	f003 0304 	and.w	r3, r3, #4
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d004      	beq.n	800c396 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2204      	movs	r2, #4
 800c390:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c392:	2304      	movs	r3, #4
 800c394:	e003      	b.n	800c39e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	22c5      	movs	r2, #197	@ 0xc5
 800c39a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c39c:	2300      	movs	r3, #0
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	3714      	adds	r7, #20
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a8:	4770      	bx	lr
 800c3aa:	bf00      	nop
 800c3ac:	20000028 	.word	0x20000028
 800c3b0:	10624dd3 	.word	0x10624dd3

0800c3b4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b088      	sub	sp, #32
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	460b      	mov	r3, r1
 800c3be:	607a      	str	r2, [r7, #4]
 800c3c0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c3c2:	4b35      	ldr	r3, [pc, #212]	@ (800c498 <SDMMC_GetCmdResp6+0xe4>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a35      	ldr	r2, [pc, #212]	@ (800c49c <SDMMC_GetCmdResp6+0xe8>)
 800c3c8:	fba2 2303 	umull	r2, r3, r2, r3
 800c3cc:	0a5b      	lsrs	r3, r3, #9
 800c3ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c3d2:	fb02 f303 	mul.w	r3, r2, r3
 800c3d6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c3d8:	69fb      	ldr	r3, [r7, #28]
 800c3da:	1e5a      	subs	r2, r3, #1
 800c3dc:	61fa      	str	r2, [r7, #28]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d102      	bne.n	800c3e8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c3e2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c3e6:	e052      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3ec:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c3ee:	69bb      	ldr	r3, [r7, #24]
 800c3f0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d0ef      	beq.n	800c3d8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c3f8:	69bb      	ldr	r3, [r7, #24]
 800c3fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d1ea      	bne.n	800c3d8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c406:	f003 0304 	and.w	r3, r3, #4
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d004      	beq.n	800c418 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	2204      	movs	r2, #4
 800c412:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c414:	2304      	movs	r3, #4
 800c416:	e03a      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c41c:	f003 0301 	and.w	r3, r3, #1
 800c420:	2b00      	cmp	r3, #0
 800c422:	d004      	beq.n	800c42e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2201      	movs	r2, #1
 800c428:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c42a:	2301      	movs	r3, #1
 800c42c:	e02f      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c42e:	68f8      	ldr	r0, [r7, #12]
 800c430:	f7ff fbcc 	bl	800bbcc <SDIO_GetCommandResponse>
 800c434:	4603      	mov	r3, r0
 800c436:	461a      	mov	r2, r3
 800c438:	7afb      	ldrb	r3, [r7, #11]
 800c43a:	4293      	cmp	r3, r2
 800c43c:	d001      	beq.n	800c442 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c43e:	2301      	movs	r3, #1
 800c440:	e025      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	22c5      	movs	r2, #197	@ 0xc5
 800c446:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c448:	2100      	movs	r1, #0
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f7ff fbcb 	bl	800bbe6 <SDIO_GetResponse>
 800c450:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d106      	bne.n	800c46a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	0c1b      	lsrs	r3, r3, #16
 800c460:	b29a      	uxth	r2, r3
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c466:	2300      	movs	r3, #0
 800c468:	e011      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c470:	2b00      	cmp	r3, #0
 800c472:	d002      	beq.n	800c47a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c474:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c478:	e009      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c480:	2b00      	cmp	r3, #0
 800c482:	d002      	beq.n	800c48a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c484:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c488:	e001      	b.n	800c48e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c48a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c48e:	4618      	mov	r0, r3
 800c490:	3720      	adds	r7, #32
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}
 800c496:	bf00      	nop
 800c498:	20000028 	.word	0x20000028
 800c49c:	10624dd3 	.word	0x10624dd3

0800c4a0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b085      	sub	sp, #20
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c4a8:	4b22      	ldr	r3, [pc, #136]	@ (800c534 <SDMMC_GetCmdResp7+0x94>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	4a22      	ldr	r2, [pc, #136]	@ (800c538 <SDMMC_GetCmdResp7+0x98>)
 800c4ae:	fba2 2303 	umull	r2, r3, r2, r3
 800c4b2:	0a5b      	lsrs	r3, r3, #9
 800c4b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4b8:	fb02 f303 	mul.w	r3, r2, r3
 800c4bc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	1e5a      	subs	r2, r3, #1
 800c4c2:	60fa      	str	r2, [r7, #12]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d102      	bne.n	800c4ce <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c4c8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c4cc:	e02c      	b.n	800c528 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4d2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0ef      	beq.n	800c4be <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d1ea      	bne.n	800c4be <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4ec:	f003 0304 	and.w	r3, r3, #4
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d004      	beq.n	800c4fe <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2204      	movs	r2, #4
 800c4f8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c4fa:	2304      	movs	r3, #4
 800c4fc:	e014      	b.n	800c528 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c502:	f003 0301 	and.w	r3, r3, #1
 800c506:	2b00      	cmp	r3, #0
 800c508:	d004      	beq.n	800c514 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2201      	movs	r2, #1
 800c50e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c510:	2301      	movs	r3, #1
 800c512:	e009      	b.n	800c528 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d002      	beq.n	800c526 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2240      	movs	r2, #64	@ 0x40
 800c524:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c526:	2300      	movs	r3, #0
  
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3714      	adds	r7, #20
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr
 800c534:	20000028 	.word	0x20000028
 800c538:	10624dd3 	.word	0x10624dd3

0800c53c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b085      	sub	sp, #20
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c544:	4b11      	ldr	r3, [pc, #68]	@ (800c58c <SDMMC_GetCmdError+0x50>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a11      	ldr	r2, [pc, #68]	@ (800c590 <SDMMC_GetCmdError+0x54>)
 800c54a:	fba2 2303 	umull	r2, r3, r2, r3
 800c54e:	0a5b      	lsrs	r3, r3, #9
 800c550:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c554:	fb02 f303 	mul.w	r3, r2, r3
 800c558:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	1e5a      	subs	r2, r3, #1
 800c55e:	60fa      	str	r2, [r7, #12]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d102      	bne.n	800c56a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c564:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c568:	e009      	b.n	800c57e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c56e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c572:	2b00      	cmp	r3, #0
 800c574:	d0f1      	beq.n	800c55a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	22c5      	movs	r2, #197	@ 0xc5
 800c57a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800c57c:	2300      	movs	r3, #0
}
 800c57e:	4618      	mov	r0, r3
 800c580:	3714      	adds	r7, #20
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	20000028 	.word	0x20000028
 800c590:	10624dd3 	.word	0x10624dd3

0800c594 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c598:	4904      	ldr	r1, [pc, #16]	@ (800c5ac <MX_FATFS_Init+0x18>)
 800c59a:	4805      	ldr	r0, [pc, #20]	@ (800c5b0 <MX_FATFS_Init+0x1c>)
 800c59c:	f002 fea8 	bl	800f2f0 <FATFS_LinkDriver>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	461a      	mov	r2, r3
 800c5a4:	4b03      	ldr	r3, [pc, #12]	@ (800c5b4 <MX_FATFS_Init+0x20>)
 800c5a6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c5a8:	bf00      	nop
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	20000668 	.word	0x20000668
 800c5b0:	08014300 	.word	0x08014300
 800c5b4:	20000664 	.word	0x20000664

0800c5b8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c5bc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b082      	sub	sp, #8
 800c5cc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c5d2:	f000 f87b 	bl	800c6cc <BSP_SD_IsDetected>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	d001      	beq.n	800c5e0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e012      	b.n	800c606 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800c5e0:	480b      	ldr	r0, [pc, #44]	@ (800c610 <BSP_SD_Init+0x48>)
 800c5e2:	f7fc fb09 	bl	8008bf8 <HAL_SD_Init>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c5ea:	79fb      	ldrb	r3, [r7, #7]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d109      	bne.n	800c604 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800c5f0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c5f4:	4806      	ldr	r0, [pc, #24]	@ (800c610 <BSP_SD_Init+0x48>)
 800c5f6:	f7fc ff49 	bl	800948c <HAL_SD_ConfigWideBusOperation>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d001      	beq.n	800c604 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c600:	2301      	movs	r3, #1
 800c602:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c604:	79fb      	ldrb	r3, [r7, #7]
}
 800c606:	4618      	mov	r0, r3
 800c608:	3708      	adds	r7, #8
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	2000037c 	.word	0x2000037c

0800c614 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b086      	sub	sp, #24
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c620:	2300      	movs	r3, #0
 800c622:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	68f9      	ldr	r1, [r7, #12]
 800c62a:	4806      	ldr	r0, [pc, #24]	@ (800c644 <BSP_SD_ReadBlocks_DMA+0x30>)
 800c62c:	f7fc fb8c 	bl	8008d48 <HAL_SD_ReadBlocks_DMA>
 800c630:	4603      	mov	r3, r0
 800c632:	2b00      	cmp	r3, #0
 800c634:	d001      	beq.n	800c63a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c636:	2301      	movs	r3, #1
 800c638:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c63a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3718      	adds	r7, #24
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}
 800c644:	2000037c 	.word	0x2000037c

0800c648 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b086      	sub	sp, #24
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	60f8      	str	r0, [r7, #12]
 800c650:	60b9      	str	r1, [r7, #8]
 800c652:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c654:	2300      	movs	r3, #0
 800c656:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	68ba      	ldr	r2, [r7, #8]
 800c65c:	68f9      	ldr	r1, [r7, #12]
 800c65e:	4806      	ldr	r0, [pc, #24]	@ (800c678 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c660:	f7fc fc54 	bl	8008f0c <HAL_SD_WriteBlocks_DMA>
 800c664:	4603      	mov	r3, r0
 800c666:	2b00      	cmp	r3, #0
 800c668:	d001      	beq.n	800c66e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c66a:	2301      	movs	r3, #1
 800c66c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c66e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c670:	4618      	mov	r0, r3
 800c672:	3718      	adds	r7, #24
 800c674:	46bd      	mov	sp, r7
 800c676:	bd80      	pop	{r7, pc}
 800c678:	2000037c 	.word	0x2000037c

0800c67c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c680:	4805      	ldr	r0, [pc, #20]	@ (800c698 <BSP_SD_GetCardState+0x1c>)
 800c682:	f7fc ff9d 	bl	80095c0 <HAL_SD_GetCardState>
 800c686:	4603      	mov	r3, r0
 800c688:	2b04      	cmp	r3, #4
 800c68a:	bf14      	ite	ne
 800c68c:	2301      	movne	r3, #1
 800c68e:	2300      	moveq	r3, #0
 800c690:	b2db      	uxtb	r3, r3
}
 800c692:	4618      	mov	r0, r3
 800c694:	bd80      	pop	{r7, pc}
 800c696:	bf00      	nop
 800c698:	2000037c 	.word	0x2000037c

0800c69c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b082      	sub	sp, #8
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800c6a4:	6879      	ldr	r1, [r7, #4]
 800c6a6:	4803      	ldr	r0, [pc, #12]	@ (800c6b4 <BSP_SD_GetCardInfo+0x18>)
 800c6a8:	f7fc fec4 	bl	8009434 <HAL_SD_GetCardInfo>
}
 800c6ac:	bf00      	nop
 800c6ae:	3708      	adds	r7, #8
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}
 800c6b4:	2000037c 	.word	0x2000037c

0800c6b8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b082      	sub	sp, #8
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c6c0:	f000 f996 	bl	800c9f0 <BSP_SD_ReadCpltCallback>
}
 800c6c4:	bf00      	nop
 800c6c6:	3708      	adds	r7, #8
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b083      	sub	sp, #12
 800c6d0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800c6d6:	79fb      	ldrb	r3, [r7, #7]
 800c6d8:	b2db      	uxtb	r3, r3
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	370c      	adds	r7, #12
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr

0800c6e6 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c6e6:	b580      	push	{r7, lr}
 800c6e8:	b084      	sub	sp, #16
 800c6ea:	af00      	add	r7, sp, #0
 800c6ec:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800c6ee:	f002 fe97 	bl	800f420 <osKernelSysTick>
 800c6f2:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800c6f4:	e006      	b.n	800c704 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c6f6:	f7ff ffc1 	bl	800c67c <BSP_SD_GetCardState>
 800c6fa:	4603      	mov	r3, r0
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d101      	bne.n	800c704 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c700:	2300      	movs	r3, #0
 800c702:	e009      	b.n	800c718 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800c704:	f002 fe8c 	bl	800f420 <osKernelSysTick>
 800c708:	4602      	mov	r2, r0
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	1ad3      	subs	r3, r2, r3
 800c70e:	687a      	ldr	r2, [r7, #4]
 800c710:	429a      	cmp	r2, r3
 800c712:	d8f0      	bhi.n	800c6f6 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c714:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3710      	adds	r7, #16
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}

0800c720 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	4603      	mov	r3, r0
 800c728:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c72a:	4b0b      	ldr	r3, [pc, #44]	@ (800c758 <SD_CheckStatus+0x38>)
 800c72c:	2201      	movs	r2, #1
 800c72e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c730:	f7ff ffa4 	bl	800c67c <BSP_SD_GetCardState>
 800c734:	4603      	mov	r3, r0
 800c736:	2b00      	cmp	r3, #0
 800c738:	d107      	bne.n	800c74a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c73a:	4b07      	ldr	r3, [pc, #28]	@ (800c758 <SD_CheckStatus+0x38>)
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	b2db      	uxtb	r3, r3
 800c740:	f023 0301 	bic.w	r3, r3, #1
 800c744:	b2da      	uxtb	r2, r3
 800c746:	4b04      	ldr	r3, [pc, #16]	@ (800c758 <SD_CheckStatus+0x38>)
 800c748:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c74a:	4b03      	ldr	r3, [pc, #12]	@ (800c758 <SD_CheckStatus+0x38>)
 800c74c:	781b      	ldrb	r3, [r3, #0]
 800c74e:	b2db      	uxtb	r3, r3
}
 800c750:	4618      	mov	r0, r3
 800c752:	3708      	adds	r7, #8
 800c754:	46bd      	mov	sp, r7
 800c756:	bd80      	pop	{r7, pc}
 800c758:	20000054 	.word	0x20000054

0800c75c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c75c:	b590      	push	{r4, r7, lr}
 800c75e:	b087      	sub	sp, #28
 800c760:	af00      	add	r7, sp, #0
 800c762:	4603      	mov	r3, r0
 800c764:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c766:	4b20      	ldr	r3, [pc, #128]	@ (800c7e8 <SD_initialize+0x8c>)
 800c768:	2201      	movs	r2, #1
 800c76a:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800c76c:	f002 fe4c 	bl	800f408 <osKernelRunning>
 800c770:	4603      	mov	r3, r0
 800c772:	2b00      	cmp	r3, #0
 800c774:	d030      	beq.n	800c7d8 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800c776:	f7ff ff27 	bl	800c5c8 <BSP_SD_Init>
 800c77a:	4603      	mov	r3, r0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d107      	bne.n	800c790 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800c780:	79fb      	ldrb	r3, [r7, #7]
 800c782:	4618      	mov	r0, r3
 800c784:	f7ff ffcc 	bl	800c720 <SD_CheckStatus>
 800c788:	4603      	mov	r3, r0
 800c78a:	461a      	mov	r2, r3
 800c78c:	4b16      	ldr	r3, [pc, #88]	@ (800c7e8 <SD_initialize+0x8c>)
 800c78e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800c790:	4b15      	ldr	r3, [pc, #84]	@ (800c7e8 <SD_initialize+0x8c>)
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	b2db      	uxtb	r3, r3
 800c796:	2b01      	cmp	r3, #1
 800c798:	d01e      	beq.n	800c7d8 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800c79a:	4b14      	ldr	r3, [pc, #80]	@ (800c7ec <SD_initialize+0x90>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d10e      	bne.n	800c7c0 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800c7a2:	4b13      	ldr	r3, [pc, #76]	@ (800c7f0 <SD_initialize+0x94>)
 800c7a4:	f107 0408 	add.w	r4, r7, #8
 800c7a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c7aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800c7ae:	f107 0308 	add.w	r3, r7, #8
 800c7b2:	2100      	movs	r1, #0
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f003 f808 	bl	800f7ca <osMessageCreate>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	4a0b      	ldr	r2, [pc, #44]	@ (800c7ec <SD_initialize+0x90>)
 800c7be:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800c7c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7ec <SD_initialize+0x90>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d107      	bne.n	800c7d8 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800c7c8:	4b07      	ldr	r3, [pc, #28]	@ (800c7e8 <SD_initialize+0x8c>)
 800c7ca:	781b      	ldrb	r3, [r3, #0]
 800c7cc:	b2db      	uxtb	r3, r3
 800c7ce:	f043 0301 	orr.w	r3, r3, #1
 800c7d2:	b2da      	uxtb	r2, r3
 800c7d4:	4b04      	ldr	r3, [pc, #16]	@ (800c7e8 <SD_initialize+0x8c>)
 800c7d6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800c7d8:	4b03      	ldr	r3, [pc, #12]	@ (800c7e8 <SD_initialize+0x8c>)
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	b2db      	uxtb	r3, r3
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	371c      	adds	r7, #28
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd90      	pop	{r4, r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20000054 	.word	0x20000054
 800c7ec:	200008a0 	.word	0x200008a0
 800c7f0:	08013adc 	.word	0x08013adc

0800c7f4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b082      	sub	sp, #8
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c7fe:	79fb      	ldrb	r3, [r7, #7]
 800c800:	4618      	mov	r0, r3
 800c802:	f7ff ff8d 	bl	800c720 <SD_CheckStatus>
 800c806:	4603      	mov	r3, r0
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3708      	adds	r7, #8
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}

0800c810 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b08a      	sub	sp, #40	@ 0x28
 800c814:	af00      	add	r7, sp, #0
 800c816:	60b9      	str	r1, [r7, #8]
 800c818:	607a      	str	r2, [r7, #4]
 800c81a:	603b      	str	r3, [r7, #0]
 800c81c:	4603      	mov	r3, r0
 800c81e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800c820:	2301      	movs	r3, #1
 800c822:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c826:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c82a:	f7ff ff5c 	bl	800c6e6 <SD_CheckStatusWithTimeout>
 800c82e:	4603      	mov	r3, r0
 800c830:	2b00      	cmp	r3, #0
 800c832:	da02      	bge.n	800c83a <SD_read+0x2a>
  {
    return res;
 800c834:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c838:	e032      	b.n	800c8a0 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800c83a:	683a      	ldr	r2, [r7, #0]
 800c83c:	6879      	ldr	r1, [r7, #4]
 800c83e:	68b8      	ldr	r0, [r7, #8]
 800c840:	f7ff fee8 	bl	800c614 <BSP_SD_ReadBlocks_DMA>
 800c844:	4603      	mov	r3, r0
 800c846:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800c84a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d124      	bne.n	800c89c <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800c852:	4b15      	ldr	r3, [pc, #84]	@ (800c8a8 <SD_read+0x98>)
 800c854:	6819      	ldr	r1, [r3, #0]
 800c856:	f107 0314 	add.w	r3, r7, #20
 800c85a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800c85e:	4618      	mov	r0, r3
 800c860:	f003 f81c 	bl	800f89c <osMessageGet>

    if (event.status == osEventMessage)
 800c864:	697b      	ldr	r3, [r7, #20]
 800c866:	2b10      	cmp	r3, #16
 800c868:	d118      	bne.n	800c89c <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d115      	bne.n	800c89c <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800c870:	f002 fdd6 	bl	800f420 <osKernelSysTick>
 800c874:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800c876:	e008      	b.n	800c88a <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c878:	f7ff ff00 	bl	800c67c <BSP_SD_GetCardState>
 800c87c:	4603      	mov	r3, r0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d103      	bne.n	800c88a <SD_read+0x7a>
              {
                res = RES_OK;
 800c882:	2300      	movs	r3, #0
 800c884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800c888:	e008      	b.n	800c89c <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800c88a:	f002 fdc9 	bl	800f420 <osKernelSysTick>
 800c88e:	4602      	mov	r2, r0
 800c890:	6a3b      	ldr	r3, [r7, #32]
 800c892:	1ad3      	subs	r3, r2, r3
 800c894:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c898:	4293      	cmp	r3, r2
 800c89a:	d9ed      	bls.n	800c878 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800c89c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3728      	adds	r7, #40	@ 0x28
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	200008a0 	.word	0x200008a0

0800c8ac <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b08a      	sub	sp, #40	@ 0x28
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	60b9      	str	r1, [r7, #8]
 800c8b4:	607a      	str	r2, [r7, #4]
 800c8b6:	603b      	str	r3, [r7, #0]
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c8bc:	2301      	movs	r3, #1
 800c8be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c8c2:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c8c6:	f7ff ff0e 	bl	800c6e6 <SD_CheckStatusWithTimeout>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	da02      	bge.n	800c8d6 <SD_write+0x2a>
  {
    return res;
 800c8d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8d4:	e02e      	b.n	800c934 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c8d6:	683a      	ldr	r2, [r7, #0]
 800c8d8:	6879      	ldr	r1, [r7, #4]
 800c8da:	68b8      	ldr	r0, [r7, #8]
 800c8dc:	f7ff feb4 	bl	800c648 <BSP_SD_WriteBlocks_DMA>
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d124      	bne.n	800c930 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800c8e6:	4b15      	ldr	r3, [pc, #84]	@ (800c93c <SD_write+0x90>)
 800c8e8:	6819      	ldr	r1, [r3, #0]
 800c8ea:	f107 0314 	add.w	r3, r7, #20
 800c8ee:	f247 5230 	movw	r2, #30000	@ 0x7530
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f002 ffd2 	bl	800f89c <osMessageGet>

    if (event.status == osEventMessage)
 800c8f8:	697b      	ldr	r3, [r7, #20]
 800c8fa:	2b10      	cmp	r3, #16
 800c8fc:	d118      	bne.n	800c930 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800c8fe:	69bb      	ldr	r3, [r7, #24]
 800c900:	2b02      	cmp	r3, #2
 800c902:	d115      	bne.n	800c930 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800c904:	f002 fd8c 	bl	800f420 <osKernelSysTick>
 800c908:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800c90a:	e008      	b.n	800c91e <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c90c:	f7ff feb6 	bl	800c67c <BSP_SD_GetCardState>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d103      	bne.n	800c91e <SD_write+0x72>
          {
            res = RES_OK;
 800c916:	2300      	movs	r3, #0
 800c918:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c91c:	e008      	b.n	800c930 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800c91e:	f002 fd7f 	bl	800f420 <osKernelSysTick>
 800c922:	4602      	mov	r2, r0
 800c924:	6a3b      	ldr	r3, [r7, #32]
 800c926:	1ad3      	subs	r3, r2, r3
 800c928:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d9ed      	bls.n	800c90c <SD_write+0x60>
    }

  }
#endif

  return res;
 800c930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c934:	4618      	mov	r0, r3
 800c936:	3728      	adds	r7, #40	@ 0x28
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	200008a0 	.word	0x200008a0

0800c940 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b08c      	sub	sp, #48	@ 0x30
 800c944:	af00      	add	r7, sp, #0
 800c946:	4603      	mov	r3, r0
 800c948:	603a      	str	r2, [r7, #0]
 800c94a:	71fb      	strb	r3, [r7, #7]
 800c94c:	460b      	mov	r3, r1
 800c94e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c950:	2301      	movs	r3, #1
 800c952:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c956:	4b25      	ldr	r3, [pc, #148]	@ (800c9ec <SD_ioctl+0xac>)
 800c958:	781b      	ldrb	r3, [r3, #0]
 800c95a:	b2db      	uxtb	r3, r3
 800c95c:	f003 0301 	and.w	r3, r3, #1
 800c960:	2b00      	cmp	r3, #0
 800c962:	d001      	beq.n	800c968 <SD_ioctl+0x28>
 800c964:	2303      	movs	r3, #3
 800c966:	e03c      	b.n	800c9e2 <SD_ioctl+0xa2>

  switch (cmd)
 800c968:	79bb      	ldrb	r3, [r7, #6]
 800c96a:	2b03      	cmp	r3, #3
 800c96c:	d834      	bhi.n	800c9d8 <SD_ioctl+0x98>
 800c96e:	a201      	add	r2, pc, #4	@ (adr r2, 800c974 <SD_ioctl+0x34>)
 800c970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c974:	0800c985 	.word	0x0800c985
 800c978:	0800c98d 	.word	0x0800c98d
 800c97c:	0800c9a5 	.word	0x0800c9a5
 800c980:	0800c9bf 	.word	0x0800c9bf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c984:	2300      	movs	r3, #0
 800c986:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c98a:	e028      	b.n	800c9de <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c98c:	f107 030c 	add.w	r3, r7, #12
 800c990:	4618      	mov	r0, r3
 800c992:	f7ff fe83 	bl	800c69c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c99c:	2300      	movs	r3, #0
 800c99e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c9a2:	e01c      	b.n	800c9de <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c9a4:	f107 030c 	add.w	r3, r7, #12
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f7ff fe77 	bl	800c69c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b0:	b29a      	uxth	r2, r3
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c9bc:	e00f      	b.n	800c9de <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c9be:	f107 030c 	add.w	r3, r7, #12
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	f7ff fe6a 	bl	800c69c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c9c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9ca:	0a5a      	lsrs	r2, r3, #9
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c9d6:	e002      	b.n	800c9de <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c9d8:	2304      	movs	r3, #4
 800c9da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800c9de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	3730      	adds	r7, #48	@ 0x30
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	bd80      	pop	{r7, pc}
 800c9ea:	bf00      	nop
 800c9ec:	20000054 	.word	0x20000054

0800c9f0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800c9f4:	4b04      	ldr	r3, [pc, #16]	@ (800ca08 <BSP_SD_ReadCpltCallback+0x18>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	2101      	movs	r1, #1
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f002 ff0d 	bl	800f81c <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800ca02:	bf00      	nop
 800ca04:	bd80      	pop	{r7, pc}
 800ca06:	bf00      	nop
 800ca08:	200008a0 	.word	0x200008a0

0800ca0c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b084      	sub	sp, #16
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	4603      	mov	r3, r0
 800ca14:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ca16:	79fb      	ldrb	r3, [r7, #7]
 800ca18:	4a08      	ldr	r2, [pc, #32]	@ (800ca3c <disk_status+0x30>)
 800ca1a:	009b      	lsls	r3, r3, #2
 800ca1c:	4413      	add	r3, r2
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	79fa      	ldrb	r2, [r7, #7]
 800ca24:	4905      	ldr	r1, [pc, #20]	@ (800ca3c <disk_status+0x30>)
 800ca26:	440a      	add	r2, r1
 800ca28:	7a12      	ldrb	r2, [r2, #8]
 800ca2a:	4610      	mov	r0, r2
 800ca2c:	4798      	blx	r3
 800ca2e:	4603      	mov	r3, r0
 800ca30:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ca32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3710      	adds	r7, #16
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}
 800ca3c:	200008cc 	.word	0x200008cc

0800ca40 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b084      	sub	sp, #16
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	4603      	mov	r3, r0
 800ca48:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ca4e:	79fb      	ldrb	r3, [r7, #7]
 800ca50:	4a0e      	ldr	r2, [pc, #56]	@ (800ca8c <disk_initialize+0x4c>)
 800ca52:	5cd3      	ldrb	r3, [r2, r3]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d114      	bne.n	800ca82 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ca58:	79fb      	ldrb	r3, [r7, #7]
 800ca5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ca8c <disk_initialize+0x4c>)
 800ca5c:	009b      	lsls	r3, r3, #2
 800ca5e:	4413      	add	r3, r2
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	79fa      	ldrb	r2, [r7, #7]
 800ca66:	4909      	ldr	r1, [pc, #36]	@ (800ca8c <disk_initialize+0x4c>)
 800ca68:	440a      	add	r2, r1
 800ca6a:	7a12      	ldrb	r2, [r2, #8]
 800ca6c:	4610      	mov	r0, r2
 800ca6e:	4798      	blx	r3
 800ca70:	4603      	mov	r3, r0
 800ca72:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800ca74:	7bfb      	ldrb	r3, [r7, #15]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d103      	bne.n	800ca82 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800ca7a:	79fb      	ldrb	r3, [r7, #7]
 800ca7c:	4a03      	ldr	r2, [pc, #12]	@ (800ca8c <disk_initialize+0x4c>)
 800ca7e:	2101      	movs	r1, #1
 800ca80:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800ca82:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3710      	adds	r7, #16
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}
 800ca8c:	200008cc 	.word	0x200008cc

0800ca90 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ca90:	b590      	push	{r4, r7, lr}
 800ca92:	b087      	sub	sp, #28
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	60b9      	str	r1, [r7, #8]
 800ca98:	607a      	str	r2, [r7, #4]
 800ca9a:	603b      	str	r3, [r7, #0]
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800caa0:	7bfb      	ldrb	r3, [r7, #15]
 800caa2:	4a0a      	ldr	r2, [pc, #40]	@ (800cacc <disk_read+0x3c>)
 800caa4:	009b      	lsls	r3, r3, #2
 800caa6:	4413      	add	r3, r2
 800caa8:	685b      	ldr	r3, [r3, #4]
 800caaa:	689c      	ldr	r4, [r3, #8]
 800caac:	7bfb      	ldrb	r3, [r7, #15]
 800caae:	4a07      	ldr	r2, [pc, #28]	@ (800cacc <disk_read+0x3c>)
 800cab0:	4413      	add	r3, r2
 800cab2:	7a18      	ldrb	r0, [r3, #8]
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	68b9      	ldr	r1, [r7, #8]
 800caba:	47a0      	blx	r4
 800cabc:	4603      	mov	r3, r0
 800cabe:	75fb      	strb	r3, [r7, #23]
  return res;
 800cac0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	371c      	adds	r7, #28
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd90      	pop	{r4, r7, pc}
 800caca:	bf00      	nop
 800cacc:	200008cc 	.word	0x200008cc

0800cad0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800cad0:	b590      	push	{r4, r7, lr}
 800cad2:	b087      	sub	sp, #28
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	60b9      	str	r1, [r7, #8]
 800cad8:	607a      	str	r2, [r7, #4]
 800cada:	603b      	str	r3, [r7, #0]
 800cadc:	4603      	mov	r3, r0
 800cade:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800cae0:	7bfb      	ldrb	r3, [r7, #15]
 800cae2:	4a0a      	ldr	r2, [pc, #40]	@ (800cb0c <disk_write+0x3c>)
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	4413      	add	r3, r2
 800cae8:	685b      	ldr	r3, [r3, #4]
 800caea:	68dc      	ldr	r4, [r3, #12]
 800caec:	7bfb      	ldrb	r3, [r7, #15]
 800caee:	4a07      	ldr	r2, [pc, #28]	@ (800cb0c <disk_write+0x3c>)
 800caf0:	4413      	add	r3, r2
 800caf2:	7a18      	ldrb	r0, [r3, #8]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	68b9      	ldr	r1, [r7, #8]
 800cafa:	47a0      	blx	r4
 800cafc:	4603      	mov	r3, r0
 800cafe:	75fb      	strb	r3, [r7, #23]
  return res;
 800cb00:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	371c      	adds	r7, #28
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd90      	pop	{r4, r7, pc}
 800cb0a:	bf00      	nop
 800cb0c:	200008cc 	.word	0x200008cc

0800cb10 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b084      	sub	sp, #16
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	4603      	mov	r3, r0
 800cb18:	603a      	str	r2, [r7, #0]
 800cb1a:	71fb      	strb	r3, [r7, #7]
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cb20:	79fb      	ldrb	r3, [r7, #7]
 800cb22:	4a09      	ldr	r2, [pc, #36]	@ (800cb48 <disk_ioctl+0x38>)
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	4413      	add	r3, r2
 800cb28:	685b      	ldr	r3, [r3, #4]
 800cb2a:	691b      	ldr	r3, [r3, #16]
 800cb2c:	79fa      	ldrb	r2, [r7, #7]
 800cb2e:	4906      	ldr	r1, [pc, #24]	@ (800cb48 <disk_ioctl+0x38>)
 800cb30:	440a      	add	r2, r1
 800cb32:	7a10      	ldrb	r0, [r2, #8]
 800cb34:	79b9      	ldrb	r1, [r7, #6]
 800cb36:	683a      	ldr	r2, [r7, #0]
 800cb38:	4798      	blx	r3
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	73fb      	strb	r3, [r7, #15]
  return res;
 800cb3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb40:	4618      	mov	r0, r3
 800cb42:	3710      	adds	r7, #16
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}
 800cb48:	200008cc 	.word	0x200008cc

0800cb4c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b085      	sub	sp, #20
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	3301      	adds	r3, #1
 800cb58:	781b      	ldrb	r3, [r3, #0]
 800cb5a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cb5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800cb60:	021b      	lsls	r3, r3, #8
 800cb62:	b21a      	sxth	r2, r3
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	b21b      	sxth	r3, r3
 800cb6a:	4313      	orrs	r3, r2
 800cb6c:	b21b      	sxth	r3, r3
 800cb6e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cb70:	89fb      	ldrh	r3, [r7, #14]
}
 800cb72:	4618      	mov	r0, r3
 800cb74:	3714      	adds	r7, #20
 800cb76:	46bd      	mov	sp, r7
 800cb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7c:	4770      	bx	lr

0800cb7e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cb7e:	b480      	push	{r7}
 800cb80:	b085      	sub	sp, #20
 800cb82:	af00      	add	r7, sp, #0
 800cb84:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	3303      	adds	r3, #3
 800cb8a:	781b      	ldrb	r3, [r3, #0]
 800cb8c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	021b      	lsls	r3, r3, #8
 800cb92:	687a      	ldr	r2, [r7, #4]
 800cb94:	3202      	adds	r2, #2
 800cb96:	7812      	ldrb	r2, [r2, #0]
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	021b      	lsls	r3, r3, #8
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	3201      	adds	r2, #1
 800cba4:	7812      	ldrb	r2, [r2, #0]
 800cba6:	4313      	orrs	r3, r2
 800cba8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	021b      	lsls	r3, r3, #8
 800cbae:	687a      	ldr	r2, [r7, #4]
 800cbb0:	7812      	ldrb	r2, [r2, #0]
 800cbb2:	4313      	orrs	r3, r2
 800cbb4:	60fb      	str	r3, [r7, #12]
	return rv;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3714      	adds	r7, #20
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc2:	4770      	bx	lr

0800cbc4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b083      	sub	sp, #12
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	460b      	mov	r3, r1
 800cbce:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	1c5a      	adds	r2, r3, #1
 800cbd4:	607a      	str	r2, [r7, #4]
 800cbd6:	887a      	ldrh	r2, [r7, #2]
 800cbd8:	b2d2      	uxtb	r2, r2
 800cbda:	701a      	strb	r2, [r3, #0]
 800cbdc:	887b      	ldrh	r3, [r7, #2]
 800cbde:	0a1b      	lsrs	r3, r3, #8
 800cbe0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	1c5a      	adds	r2, r3, #1
 800cbe6:	607a      	str	r2, [r7, #4]
 800cbe8:	887a      	ldrh	r2, [r7, #2]
 800cbea:	b2d2      	uxtb	r2, r2
 800cbec:	701a      	strb	r2, [r3, #0]
}
 800cbee:	bf00      	nop
 800cbf0:	370c      	adds	r7, #12
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf8:	4770      	bx	lr

0800cbfa <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cbfa:	b480      	push	{r7}
 800cbfc:	b083      	sub	sp, #12
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	6078      	str	r0, [r7, #4]
 800cc02:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	1c5a      	adds	r2, r3, #1
 800cc08:	607a      	str	r2, [r7, #4]
 800cc0a:	683a      	ldr	r2, [r7, #0]
 800cc0c:	b2d2      	uxtb	r2, r2
 800cc0e:	701a      	strb	r2, [r3, #0]
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	0a1b      	lsrs	r3, r3, #8
 800cc14:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	1c5a      	adds	r2, r3, #1
 800cc1a:	607a      	str	r2, [r7, #4]
 800cc1c:	683a      	ldr	r2, [r7, #0]
 800cc1e:	b2d2      	uxtb	r2, r2
 800cc20:	701a      	strb	r2, [r3, #0]
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	0a1b      	lsrs	r3, r3, #8
 800cc26:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	1c5a      	adds	r2, r3, #1
 800cc2c:	607a      	str	r2, [r7, #4]
 800cc2e:	683a      	ldr	r2, [r7, #0]
 800cc30:	b2d2      	uxtb	r2, r2
 800cc32:	701a      	strb	r2, [r3, #0]
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	0a1b      	lsrs	r3, r3, #8
 800cc38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	1c5a      	adds	r2, r3, #1
 800cc3e:	607a      	str	r2, [r7, #4]
 800cc40:	683a      	ldr	r2, [r7, #0]
 800cc42:	b2d2      	uxtb	r2, r2
 800cc44:	701a      	strb	r2, [r3, #0]
}
 800cc46:	bf00      	nop
 800cc48:	370c      	adds	r7, #12
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc50:	4770      	bx	lr

0800cc52 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800cc52:	b480      	push	{r7}
 800cc54:	b087      	sub	sp, #28
 800cc56:	af00      	add	r7, sp, #0
 800cc58:	60f8      	str	r0, [r7, #12]
 800cc5a:	60b9      	str	r1, [r7, #8]
 800cc5c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d00d      	beq.n	800cc88 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cc6c:	693a      	ldr	r2, [r7, #16]
 800cc6e:	1c53      	adds	r3, r2, #1
 800cc70:	613b      	str	r3, [r7, #16]
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	1c59      	adds	r1, r3, #1
 800cc76:	6179      	str	r1, [r7, #20]
 800cc78:	7812      	ldrb	r2, [r2, #0]
 800cc7a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	3b01      	subs	r3, #1
 800cc80:	607b      	str	r3, [r7, #4]
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d1f1      	bne.n	800cc6c <mem_cpy+0x1a>
	}
}
 800cc88:	bf00      	nop
 800cc8a:	371c      	adds	r7, #28
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr

0800cc94 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800cc94:	b480      	push	{r7}
 800cc96:	b087      	sub	sp, #28
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	60f8      	str	r0, [r7, #12]
 800cc9c:	60b9      	str	r1, [r7, #8]
 800cc9e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	1c5a      	adds	r2, r3, #1
 800cca8:	617a      	str	r2, [r7, #20]
 800ccaa:	68ba      	ldr	r2, [r7, #8]
 800ccac:	b2d2      	uxtb	r2, r2
 800ccae:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	3b01      	subs	r3, #1
 800ccb4:	607b      	str	r3, [r7, #4]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d1f3      	bne.n	800cca4 <mem_set+0x10>
}
 800ccbc:	bf00      	nop
 800ccbe:	bf00      	nop
 800ccc0:	371c      	adds	r7, #28
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc8:	4770      	bx	lr

0800ccca <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ccca:	b480      	push	{r7}
 800cccc:	b089      	sub	sp, #36	@ 0x24
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	60f8      	str	r0, [r7, #12]
 800ccd2:	60b9      	str	r1, [r7, #8]
 800ccd4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	61fb      	str	r3, [r7, #28]
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ccde:	2300      	movs	r3, #0
 800cce0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cce2:	69fb      	ldr	r3, [r7, #28]
 800cce4:	1c5a      	adds	r2, r3, #1
 800cce6:	61fa      	str	r2, [r7, #28]
 800cce8:	781b      	ldrb	r3, [r3, #0]
 800ccea:	4619      	mov	r1, r3
 800ccec:	69bb      	ldr	r3, [r7, #24]
 800ccee:	1c5a      	adds	r2, r3, #1
 800ccf0:	61ba      	str	r2, [r7, #24]
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	1acb      	subs	r3, r1, r3
 800ccf6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	3b01      	subs	r3, #1
 800ccfc:	607b      	str	r3, [r7, #4]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d002      	beq.n	800cd0a <mem_cmp+0x40>
 800cd04:	697b      	ldr	r3, [r7, #20]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d0eb      	beq.n	800cce2 <mem_cmp+0x18>

	return r;
 800cd0a:	697b      	ldr	r3, [r7, #20]
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3724      	adds	r7, #36	@ 0x24
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cd18:	b480      	push	{r7}
 800cd1a:	b083      	sub	sp, #12
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cd22:	e002      	b.n	800cd2a <chk_chr+0x12>
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	3301      	adds	r3, #1
 800cd28:	607b      	str	r3, [r7, #4]
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d005      	beq.n	800cd3e <chk_chr+0x26>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	781b      	ldrb	r3, [r3, #0]
 800cd36:	461a      	mov	r2, r3
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	4293      	cmp	r3, r2
 800cd3c:	d1f2      	bne.n	800cd24 <chk_chr+0xc>
	return *str;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	781b      	ldrb	r3, [r3, #0]
}
 800cd42:	4618      	mov	r0, r3
 800cd44:	370c      	adds	r7, #12
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr

0800cd4e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800cd4e:	b580      	push	{r7, lr}
 800cd50:	b082      	sub	sp, #8
 800cd52:	af00      	add	r7, sp, #0
 800cd54:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d009      	beq.n	800cd70 <lock_fs+0x22>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	68db      	ldr	r3, [r3, #12]
 800cd60:	4618      	mov	r0, r3
 800cd62:	f002 fb00 	bl	800f366 <ff_req_grant>
 800cd66:	4603      	mov	r3, r0
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d001      	beq.n	800cd70 <lock_fs+0x22>
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	e000      	b.n	800cd72 <lock_fs+0x24>
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3708      	adds	r7, #8
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}

0800cd7a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800cd7a:	b580      	push	{r7, lr}
 800cd7c:	b082      	sub	sp, #8
 800cd7e:	af00      	add	r7, sp, #0
 800cd80:	6078      	str	r0, [r7, #4]
 800cd82:	460b      	mov	r3, r1
 800cd84:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d00d      	beq.n	800cda8 <unlock_fs+0x2e>
 800cd8c:	78fb      	ldrb	r3, [r7, #3]
 800cd8e:	2b0c      	cmp	r3, #12
 800cd90:	d00a      	beq.n	800cda8 <unlock_fs+0x2e>
 800cd92:	78fb      	ldrb	r3, [r7, #3]
 800cd94:	2b0b      	cmp	r3, #11
 800cd96:	d007      	beq.n	800cda8 <unlock_fs+0x2e>
 800cd98:	78fb      	ldrb	r3, [r7, #3]
 800cd9a:	2b0f      	cmp	r3, #15
 800cd9c:	d004      	beq.n	800cda8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	68db      	ldr	r3, [r3, #12]
 800cda2:	4618      	mov	r0, r3
 800cda4:	f002 faf4 	bl	800f390 <ff_rel_grant>
	}
}
 800cda8:	bf00      	nop
 800cdaa:	3708      	adds	r7, #8
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}

0800cdb0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b085      	sub	sp, #20
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
 800cdb8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cdba:	2300      	movs	r3, #0
 800cdbc:	60bb      	str	r3, [r7, #8]
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	60fb      	str	r3, [r7, #12]
 800cdc2:	e029      	b.n	800ce18 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cdc4:	4a27      	ldr	r2, [pc, #156]	@ (800ce64 <chk_lock+0xb4>)
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	011b      	lsls	r3, r3, #4
 800cdca:	4413      	add	r3, r2
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d01d      	beq.n	800ce0e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cdd2:	4a24      	ldr	r2, [pc, #144]	@ (800ce64 <chk_lock+0xb4>)
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	011b      	lsls	r3, r3, #4
 800cdd8:	4413      	add	r3, r2
 800cdda:	681a      	ldr	r2, [r3, #0]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d116      	bne.n	800ce12 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800cde4:	4a1f      	ldr	r2, [pc, #124]	@ (800ce64 <chk_lock+0xb4>)
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	011b      	lsls	r3, r3, #4
 800cdea:	4413      	add	r3, r2
 800cdec:	3304      	adds	r3, #4
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d10c      	bne.n	800ce12 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cdf8:	4a1a      	ldr	r2, [pc, #104]	@ (800ce64 <chk_lock+0xb4>)
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	011b      	lsls	r3, r3, #4
 800cdfe:	4413      	add	r3, r2
 800ce00:	3308      	adds	r3, #8
 800ce02:	681a      	ldr	r2, [r3, #0]
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d102      	bne.n	800ce12 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ce0c:	e007      	b.n	800ce1e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ce0e:	2301      	movs	r3, #1
 800ce10:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3301      	adds	r3, #1
 800ce16:	60fb      	str	r3, [r7, #12]
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	2b01      	cmp	r3, #1
 800ce1c:	d9d2      	bls.n	800cdc4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	2b02      	cmp	r3, #2
 800ce22:	d109      	bne.n	800ce38 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ce24:	68bb      	ldr	r3, [r7, #8]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d102      	bne.n	800ce30 <chk_lock+0x80>
 800ce2a:	683b      	ldr	r3, [r7, #0]
 800ce2c:	2b02      	cmp	r3, #2
 800ce2e:	d101      	bne.n	800ce34 <chk_lock+0x84>
 800ce30:	2300      	movs	r3, #0
 800ce32:	e010      	b.n	800ce56 <chk_lock+0xa6>
 800ce34:	2312      	movs	r3, #18
 800ce36:	e00e      	b.n	800ce56 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d108      	bne.n	800ce50 <chk_lock+0xa0>
 800ce3e:	4a09      	ldr	r2, [pc, #36]	@ (800ce64 <chk_lock+0xb4>)
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	011b      	lsls	r3, r3, #4
 800ce44:	4413      	add	r3, r2
 800ce46:	330c      	adds	r3, #12
 800ce48:	881b      	ldrh	r3, [r3, #0]
 800ce4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce4e:	d101      	bne.n	800ce54 <chk_lock+0xa4>
 800ce50:	2310      	movs	r3, #16
 800ce52:	e000      	b.n	800ce56 <chk_lock+0xa6>
 800ce54:	2300      	movs	r3, #0
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3714      	adds	r7, #20
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce60:	4770      	bx	lr
 800ce62:	bf00      	nop
 800ce64:	200008ac 	.word	0x200008ac

0800ce68 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b083      	sub	sp, #12
 800ce6c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	607b      	str	r3, [r7, #4]
 800ce72:	e002      	b.n	800ce7a <enq_lock+0x12>
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	3301      	adds	r3, #1
 800ce78:	607b      	str	r3, [r7, #4]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d806      	bhi.n	800ce8e <enq_lock+0x26>
 800ce80:	4a09      	ldr	r2, [pc, #36]	@ (800cea8 <enq_lock+0x40>)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	011b      	lsls	r3, r3, #4
 800ce86:	4413      	add	r3, r2
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d1f2      	bne.n	800ce74 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2b02      	cmp	r3, #2
 800ce92:	bf14      	ite	ne
 800ce94:	2301      	movne	r3, #1
 800ce96:	2300      	moveq	r3, #0
 800ce98:	b2db      	uxtb	r3, r3
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	370c      	adds	r7, #12
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea4:	4770      	bx	lr
 800cea6:	bf00      	nop
 800cea8:	200008ac 	.word	0x200008ac

0800ceac <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60fb      	str	r3, [r7, #12]
 800ceba:	e01f      	b.n	800cefc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800cebc:	4a41      	ldr	r2, [pc, #260]	@ (800cfc4 <inc_lock+0x118>)
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	011b      	lsls	r3, r3, #4
 800cec2:	4413      	add	r3, r2
 800cec4:	681a      	ldr	r2, [r3, #0]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	429a      	cmp	r2, r3
 800cecc:	d113      	bne.n	800cef6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800cece:	4a3d      	ldr	r2, [pc, #244]	@ (800cfc4 <inc_lock+0x118>)
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	011b      	lsls	r3, r3, #4
 800ced4:	4413      	add	r3, r2
 800ced6:	3304      	adds	r3, #4
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800cede:	429a      	cmp	r2, r3
 800cee0:	d109      	bne.n	800cef6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800cee2:	4a38      	ldr	r2, [pc, #224]	@ (800cfc4 <inc_lock+0x118>)
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	011b      	lsls	r3, r3, #4
 800cee8:	4413      	add	r3, r2
 800ceea:	3308      	adds	r3, #8
 800ceec:	681a      	ldr	r2, [r3, #0]
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cef2:	429a      	cmp	r2, r3
 800cef4:	d006      	beq.n	800cf04 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	3301      	adds	r3, #1
 800cefa:	60fb      	str	r3, [r7, #12]
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	2b01      	cmp	r3, #1
 800cf00:	d9dc      	bls.n	800cebc <inc_lock+0x10>
 800cf02:	e000      	b.n	800cf06 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cf04:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	d132      	bne.n	800cf72 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	60fb      	str	r3, [r7, #12]
 800cf10:	e002      	b.n	800cf18 <inc_lock+0x6c>
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	3301      	adds	r3, #1
 800cf16:	60fb      	str	r3, [r7, #12]
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d806      	bhi.n	800cf2c <inc_lock+0x80>
 800cf1e:	4a29      	ldr	r2, [pc, #164]	@ (800cfc4 <inc_lock+0x118>)
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	011b      	lsls	r3, r3, #4
 800cf24:	4413      	add	r3, r2
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d1f2      	bne.n	800cf12 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	2b02      	cmp	r3, #2
 800cf30:	d101      	bne.n	800cf36 <inc_lock+0x8a>
 800cf32:	2300      	movs	r3, #0
 800cf34:	e040      	b.n	800cfb8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681a      	ldr	r2, [r3, #0]
 800cf3a:	4922      	ldr	r1, [pc, #136]	@ (800cfc4 <inc_lock+0x118>)
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	011b      	lsls	r3, r3, #4
 800cf40:	440b      	add	r3, r1
 800cf42:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	689a      	ldr	r2, [r3, #8]
 800cf48:	491e      	ldr	r1, [pc, #120]	@ (800cfc4 <inc_lock+0x118>)
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	011b      	lsls	r3, r3, #4
 800cf4e:	440b      	add	r3, r1
 800cf50:	3304      	adds	r3, #4
 800cf52:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	695a      	ldr	r2, [r3, #20]
 800cf58:	491a      	ldr	r1, [pc, #104]	@ (800cfc4 <inc_lock+0x118>)
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	011b      	lsls	r3, r3, #4
 800cf5e:	440b      	add	r3, r1
 800cf60:	3308      	adds	r3, #8
 800cf62:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cf64:	4a17      	ldr	r2, [pc, #92]	@ (800cfc4 <inc_lock+0x118>)
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	011b      	lsls	r3, r3, #4
 800cf6a:	4413      	add	r3, r2
 800cf6c:	330c      	adds	r3, #12
 800cf6e:	2200      	movs	r2, #0
 800cf70:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d009      	beq.n	800cf8c <inc_lock+0xe0>
 800cf78:	4a12      	ldr	r2, [pc, #72]	@ (800cfc4 <inc_lock+0x118>)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	011b      	lsls	r3, r3, #4
 800cf7e:	4413      	add	r3, r2
 800cf80:	330c      	adds	r3, #12
 800cf82:	881b      	ldrh	r3, [r3, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d001      	beq.n	800cf8c <inc_lock+0xe0>
 800cf88:	2300      	movs	r3, #0
 800cf8a:	e015      	b.n	800cfb8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d108      	bne.n	800cfa4 <inc_lock+0xf8>
 800cf92:	4a0c      	ldr	r2, [pc, #48]	@ (800cfc4 <inc_lock+0x118>)
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	011b      	lsls	r3, r3, #4
 800cf98:	4413      	add	r3, r2
 800cf9a:	330c      	adds	r3, #12
 800cf9c:	881b      	ldrh	r3, [r3, #0]
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	b29a      	uxth	r2, r3
 800cfa2:	e001      	b.n	800cfa8 <inc_lock+0xfc>
 800cfa4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cfa8:	4906      	ldr	r1, [pc, #24]	@ (800cfc4 <inc_lock+0x118>)
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	011b      	lsls	r3, r3, #4
 800cfae:	440b      	add	r3, r1
 800cfb0:	330c      	adds	r3, #12
 800cfb2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	3301      	adds	r3, #1
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3714      	adds	r7, #20
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr
 800cfc4:	200008ac 	.word	0x200008ac

0800cfc8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b085      	sub	sp, #20
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	3b01      	subs	r3, #1
 800cfd4:	607b      	str	r3, [r7, #4]
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2b01      	cmp	r3, #1
 800cfda:	d825      	bhi.n	800d028 <dec_lock+0x60>
		n = Files[i].ctr;
 800cfdc:	4a17      	ldr	r2, [pc, #92]	@ (800d03c <dec_lock+0x74>)
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	011b      	lsls	r3, r3, #4
 800cfe2:	4413      	add	r3, r2
 800cfe4:	330c      	adds	r3, #12
 800cfe6:	881b      	ldrh	r3, [r3, #0]
 800cfe8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cfea:	89fb      	ldrh	r3, [r7, #14]
 800cfec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cff0:	d101      	bne.n	800cff6 <dec_lock+0x2e>
 800cff2:	2300      	movs	r3, #0
 800cff4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cff6:	89fb      	ldrh	r3, [r7, #14]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d002      	beq.n	800d002 <dec_lock+0x3a>
 800cffc:	89fb      	ldrh	r3, [r7, #14]
 800cffe:	3b01      	subs	r3, #1
 800d000:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d002:	4a0e      	ldr	r2, [pc, #56]	@ (800d03c <dec_lock+0x74>)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	011b      	lsls	r3, r3, #4
 800d008:	4413      	add	r3, r2
 800d00a:	330c      	adds	r3, #12
 800d00c:	89fa      	ldrh	r2, [r7, #14]
 800d00e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d010:	89fb      	ldrh	r3, [r7, #14]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d105      	bne.n	800d022 <dec_lock+0x5a>
 800d016:	4a09      	ldr	r2, [pc, #36]	@ (800d03c <dec_lock+0x74>)
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	011b      	lsls	r3, r3, #4
 800d01c:	4413      	add	r3, r2
 800d01e:	2200      	movs	r2, #0
 800d020:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d022:	2300      	movs	r3, #0
 800d024:	737b      	strb	r3, [r7, #13]
 800d026:	e001      	b.n	800d02c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d028:	2302      	movs	r3, #2
 800d02a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d02c:	7b7b      	ldrb	r3, [r7, #13]
}
 800d02e:	4618      	mov	r0, r3
 800d030:	3714      	adds	r7, #20
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	200008ac 	.word	0x200008ac

0800d040 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d040:	b480      	push	{r7}
 800d042:	b085      	sub	sp, #20
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d048:	2300      	movs	r3, #0
 800d04a:	60fb      	str	r3, [r7, #12]
 800d04c:	e010      	b.n	800d070 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d04e:	4a0d      	ldr	r2, [pc, #52]	@ (800d084 <clear_lock+0x44>)
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	011b      	lsls	r3, r3, #4
 800d054:	4413      	add	r3, r2
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	687a      	ldr	r2, [r7, #4]
 800d05a:	429a      	cmp	r2, r3
 800d05c:	d105      	bne.n	800d06a <clear_lock+0x2a>
 800d05e:	4a09      	ldr	r2, [pc, #36]	@ (800d084 <clear_lock+0x44>)
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	011b      	lsls	r3, r3, #4
 800d064:	4413      	add	r3, r2
 800d066:	2200      	movs	r2, #0
 800d068:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	3301      	adds	r3, #1
 800d06e:	60fb      	str	r3, [r7, #12]
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	2b01      	cmp	r3, #1
 800d074:	d9eb      	bls.n	800d04e <clear_lock+0xe>
	}
}
 800d076:	bf00      	nop
 800d078:	bf00      	nop
 800d07a:	3714      	adds	r7, #20
 800d07c:	46bd      	mov	sp, r7
 800d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d082:	4770      	bx	lr
 800d084:	200008ac 	.word	0x200008ac

0800d088 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b086      	sub	sp, #24
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d090:	2300      	movs	r3, #0
 800d092:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	78db      	ldrb	r3, [r3, #3]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d034      	beq.n	800d106 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0a0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	7858      	ldrb	r0, [r3, #1]
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	697a      	ldr	r2, [r7, #20]
 800d0b0:	f7ff fd0e 	bl	800cad0 <disk_write>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d002      	beq.n	800d0c0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	73fb      	strb	r3, [r7, #15]
 800d0be:	e022      	b.n	800d106 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0ca:	697a      	ldr	r2, [r7, #20]
 800d0cc:	1ad2      	subs	r2, r2, r3
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	69db      	ldr	r3, [r3, #28]
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d217      	bcs.n	800d106 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	789b      	ldrb	r3, [r3, #2]
 800d0da:	613b      	str	r3, [r7, #16]
 800d0dc:	e010      	b.n	800d100 <sync_window+0x78>
					wsect += fs->fsize;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	69db      	ldr	r3, [r3, #28]
 800d0e2:	697a      	ldr	r2, [r7, #20]
 800d0e4:	4413      	add	r3, r2
 800d0e6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	7858      	ldrb	r0, [r3, #1]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	697a      	ldr	r2, [r7, #20]
 800d0f6:	f7ff fceb 	bl	800cad0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	613b      	str	r3, [r7, #16]
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	2b01      	cmp	r3, #1
 800d104:	d8eb      	bhi.n	800d0de <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d106:	7bfb      	ldrb	r3, [r7, #15]
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3718      	adds	r7, #24
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
 800d118:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d11a:	2300      	movs	r3, #0
 800d11c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d122:	683a      	ldr	r2, [r7, #0]
 800d124:	429a      	cmp	r2, r3
 800d126:	d01b      	beq.n	800d160 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d128:	6878      	ldr	r0, [r7, #4]
 800d12a:	f7ff ffad 	bl	800d088 <sync_window>
 800d12e:	4603      	mov	r3, r0
 800d130:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d132:	7bfb      	ldrb	r3, [r7, #15]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d113      	bne.n	800d160 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	7858      	ldrb	r0, [r3, #1]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d142:	2301      	movs	r3, #1
 800d144:	683a      	ldr	r2, [r7, #0]
 800d146:	f7ff fca3 	bl	800ca90 <disk_read>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d004      	beq.n	800d15a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d150:	f04f 33ff 	mov.w	r3, #4294967295
 800d154:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d156:	2301      	movs	r3, #1
 800d158:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	683a      	ldr	r2, [r7, #0]
 800d15e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800d160:	7bfb      	ldrb	r3, [r7, #15]
}
 800d162:	4618      	mov	r0, r3
 800d164:	3710      	adds	r7, #16
 800d166:	46bd      	mov	sp, r7
 800d168:	bd80      	pop	{r7, pc}
	...

0800d16c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f7ff ff87 	bl	800d088 <sync_window>
 800d17a:	4603      	mov	r3, r0
 800d17c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d17e:	7bfb      	ldrb	r3, [r7, #15]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d158      	bne.n	800d236 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	781b      	ldrb	r3, [r3, #0]
 800d188:	2b03      	cmp	r3, #3
 800d18a:	d148      	bne.n	800d21e <sync_fs+0xb2>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	791b      	ldrb	r3, [r3, #4]
 800d190:	2b01      	cmp	r3, #1
 800d192:	d144      	bne.n	800d21e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	3334      	adds	r3, #52	@ 0x34
 800d198:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d19c:	2100      	movs	r1, #0
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f7ff fd78 	bl	800cc94 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	3334      	adds	r3, #52	@ 0x34
 800d1a8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d1ac:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7ff fd07 	bl	800cbc4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	3334      	adds	r3, #52	@ 0x34
 800d1ba:	4921      	ldr	r1, [pc, #132]	@ (800d240 <sync_fs+0xd4>)
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f7ff fd1c 	bl	800cbfa <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	3334      	adds	r3, #52	@ 0x34
 800d1c6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d1ca:	491e      	ldr	r1, [pc, #120]	@ (800d244 <sync_fs+0xd8>)
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f7ff fd14 	bl	800cbfa <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	3334      	adds	r3, #52	@ 0x34
 800d1d6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	695b      	ldr	r3, [r3, #20]
 800d1de:	4619      	mov	r1, r3
 800d1e0:	4610      	mov	r0, r2
 800d1e2:	f7ff fd0a 	bl	800cbfa <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	3334      	adds	r3, #52	@ 0x34
 800d1ea:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	691b      	ldr	r3, [r3, #16]
 800d1f2:	4619      	mov	r1, r3
 800d1f4:	4610      	mov	r0, r2
 800d1f6:	f7ff fd00 	bl	800cbfa <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	6a1b      	ldr	r3, [r3, #32]
 800d1fe:	1c5a      	adds	r2, r3, #1
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	7858      	ldrb	r0, [r3, #1]
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d212:	2301      	movs	r3, #1
 800d214:	f7ff fc5c 	bl	800cad0 <disk_write>
			fs->fsi_flag = 0;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2200      	movs	r2, #0
 800d21c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	785b      	ldrb	r3, [r3, #1]
 800d222:	2200      	movs	r2, #0
 800d224:	2100      	movs	r1, #0
 800d226:	4618      	mov	r0, r3
 800d228:	f7ff fc72 	bl	800cb10 <disk_ioctl>
 800d22c:	4603      	mov	r3, r0
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d001      	beq.n	800d236 <sync_fs+0xca>
 800d232:	2301      	movs	r3, #1
 800d234:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d236:	7bfb      	ldrb	r3, [r7, #15]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}
 800d240:	41615252 	.word	0x41615252
 800d244:	61417272 	.word	0x61417272

0800d248 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d248:	b480      	push	{r7}
 800d24a:	b083      	sub	sp, #12
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
 800d250:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	3b02      	subs	r3, #2
 800d256:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	699b      	ldr	r3, [r3, #24]
 800d25c:	3b02      	subs	r3, #2
 800d25e:	683a      	ldr	r2, [r7, #0]
 800d260:	429a      	cmp	r2, r3
 800d262:	d301      	bcc.n	800d268 <clust2sect+0x20>
 800d264:	2300      	movs	r3, #0
 800d266:	e008      	b.n	800d27a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	895b      	ldrh	r3, [r3, #10]
 800d26c:	461a      	mov	r2, r3
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	fb03 f202 	mul.w	r2, r3, r2
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d278:	4413      	add	r3, r2
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	370c      	adds	r7, #12
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr

0800d286 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d286:	b580      	push	{r7, lr}
 800d288:	b086      	sub	sp, #24
 800d28a:	af00      	add	r7, sp, #0
 800d28c:	6078      	str	r0, [r7, #4]
 800d28e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b01      	cmp	r3, #1
 800d29a:	d904      	bls.n	800d2a6 <get_fat+0x20>
 800d29c:	693b      	ldr	r3, [r7, #16]
 800d29e:	699b      	ldr	r3, [r3, #24]
 800d2a0:	683a      	ldr	r2, [r7, #0]
 800d2a2:	429a      	cmp	r2, r3
 800d2a4:	d302      	bcc.n	800d2ac <get_fat+0x26>
		val = 1;	/* Internal error */
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	617b      	str	r3, [r7, #20]
 800d2aa:	e08e      	b.n	800d3ca <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d2ac:	f04f 33ff 	mov.w	r3, #4294967295
 800d2b0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	781b      	ldrb	r3, [r3, #0]
 800d2b6:	2b03      	cmp	r3, #3
 800d2b8:	d061      	beq.n	800d37e <get_fat+0xf8>
 800d2ba:	2b03      	cmp	r3, #3
 800d2bc:	dc7b      	bgt.n	800d3b6 <get_fat+0x130>
 800d2be:	2b01      	cmp	r3, #1
 800d2c0:	d002      	beq.n	800d2c8 <get_fat+0x42>
 800d2c2:	2b02      	cmp	r3, #2
 800d2c4:	d041      	beq.n	800d34a <get_fat+0xc4>
 800d2c6:	e076      	b.n	800d3b6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	60fb      	str	r3, [r7, #12]
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	085b      	lsrs	r3, r3, #1
 800d2d0:	68fa      	ldr	r2, [r7, #12]
 800d2d2:	4413      	add	r3, r2
 800d2d4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d2d6:	693b      	ldr	r3, [r7, #16]
 800d2d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	0a5b      	lsrs	r3, r3, #9
 800d2de:	4413      	add	r3, r2
 800d2e0:	4619      	mov	r1, r3
 800d2e2:	6938      	ldr	r0, [r7, #16]
 800d2e4:	f7ff ff14 	bl	800d110 <move_window>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d166      	bne.n	800d3bc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	1c5a      	adds	r2, r3, #1
 800d2f2:	60fa      	str	r2, [r7, #12]
 800d2f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2f8:	693a      	ldr	r2, [r7, #16]
 800d2fa:	4413      	add	r3, r2
 800d2fc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d300:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d302:	693b      	ldr	r3, [r7, #16]
 800d304:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	0a5b      	lsrs	r3, r3, #9
 800d30a:	4413      	add	r3, r2
 800d30c:	4619      	mov	r1, r3
 800d30e:	6938      	ldr	r0, [r7, #16]
 800d310:	f7ff fefe 	bl	800d110 <move_window>
 800d314:	4603      	mov	r3, r0
 800d316:	2b00      	cmp	r3, #0
 800d318:	d152      	bne.n	800d3c0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d320:	693a      	ldr	r2, [r7, #16]
 800d322:	4413      	add	r3, r2
 800d324:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d328:	021b      	lsls	r3, r3, #8
 800d32a:	68ba      	ldr	r2, [r7, #8]
 800d32c:	4313      	orrs	r3, r2
 800d32e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	f003 0301 	and.w	r3, r3, #1
 800d336:	2b00      	cmp	r3, #0
 800d338:	d002      	beq.n	800d340 <get_fat+0xba>
 800d33a:	68bb      	ldr	r3, [r7, #8]
 800d33c:	091b      	lsrs	r3, r3, #4
 800d33e:	e002      	b.n	800d346 <get_fat+0xc0>
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d346:	617b      	str	r3, [r7, #20]
			break;
 800d348:	e03f      	b.n	800d3ca <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	0a1b      	lsrs	r3, r3, #8
 800d352:	4413      	add	r3, r2
 800d354:	4619      	mov	r1, r3
 800d356:	6938      	ldr	r0, [r7, #16]
 800d358:	f7ff feda 	bl	800d110 <move_window>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d130      	bne.n	800d3c4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	005b      	lsls	r3, r3, #1
 800d36c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d370:	4413      	add	r3, r2
 800d372:	4618      	mov	r0, r3
 800d374:	f7ff fbea 	bl	800cb4c <ld_word>
 800d378:	4603      	mov	r3, r0
 800d37a:	617b      	str	r3, [r7, #20]
			break;
 800d37c:	e025      	b.n	800d3ca <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d37e:	693b      	ldr	r3, [r7, #16]
 800d380:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	09db      	lsrs	r3, r3, #7
 800d386:	4413      	add	r3, r2
 800d388:	4619      	mov	r1, r3
 800d38a:	6938      	ldr	r0, [r7, #16]
 800d38c:	f7ff fec0 	bl	800d110 <move_window>
 800d390:	4603      	mov	r3, r0
 800d392:	2b00      	cmp	r3, #0
 800d394:	d118      	bne.n	800d3c8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	009b      	lsls	r3, r3, #2
 800d3a0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d3a4:	4413      	add	r3, r2
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f7ff fbe9 	bl	800cb7e <ld_dword>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d3b2:	617b      	str	r3, [r7, #20]
			break;
 800d3b4:	e009      	b.n	800d3ca <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	617b      	str	r3, [r7, #20]
 800d3ba:	e006      	b.n	800d3ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3bc:	bf00      	nop
 800d3be:	e004      	b.n	800d3ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3c0:	bf00      	nop
 800d3c2:	e002      	b.n	800d3ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d3c4:	bf00      	nop
 800d3c6:	e000      	b.n	800d3ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d3c8:	bf00      	nop
		}
	}

	return val;
 800d3ca:	697b      	ldr	r3, [r7, #20]
}
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	3718      	adds	r7, #24
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	bd80      	pop	{r7, pc}

0800d3d4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d3d4:	b590      	push	{r4, r7, lr}
 800d3d6:	b089      	sub	sp, #36	@ 0x24
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	60f8      	str	r0, [r7, #12]
 800d3dc:	60b9      	str	r1, [r7, #8]
 800d3de:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d3e0:	2302      	movs	r3, #2
 800d3e2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	2b01      	cmp	r3, #1
 800d3e8:	f240 80d9 	bls.w	800d59e <put_fat+0x1ca>
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	699b      	ldr	r3, [r3, #24]
 800d3f0:	68ba      	ldr	r2, [r7, #8]
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	f080 80d3 	bcs.w	800d59e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	781b      	ldrb	r3, [r3, #0]
 800d3fc:	2b03      	cmp	r3, #3
 800d3fe:	f000 8096 	beq.w	800d52e <put_fat+0x15a>
 800d402:	2b03      	cmp	r3, #3
 800d404:	f300 80cb 	bgt.w	800d59e <put_fat+0x1ca>
 800d408:	2b01      	cmp	r3, #1
 800d40a:	d002      	beq.n	800d412 <put_fat+0x3e>
 800d40c:	2b02      	cmp	r3, #2
 800d40e:	d06e      	beq.n	800d4ee <put_fat+0x11a>
 800d410:	e0c5      	b.n	800d59e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d412:	68bb      	ldr	r3, [r7, #8]
 800d414:	61bb      	str	r3, [r7, #24]
 800d416:	69bb      	ldr	r3, [r7, #24]
 800d418:	085b      	lsrs	r3, r3, #1
 800d41a:	69ba      	ldr	r2, [r7, #24]
 800d41c:	4413      	add	r3, r2
 800d41e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d424:	69bb      	ldr	r3, [r7, #24]
 800d426:	0a5b      	lsrs	r3, r3, #9
 800d428:	4413      	add	r3, r2
 800d42a:	4619      	mov	r1, r3
 800d42c:	68f8      	ldr	r0, [r7, #12]
 800d42e:	f7ff fe6f 	bl	800d110 <move_window>
 800d432:	4603      	mov	r3, r0
 800d434:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d436:	7ffb      	ldrb	r3, [r7, #31]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	f040 80a9 	bne.w	800d590 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d444:	69bb      	ldr	r3, [r7, #24]
 800d446:	1c59      	adds	r1, r3, #1
 800d448:	61b9      	str	r1, [r7, #24]
 800d44a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d44e:	4413      	add	r3, r2
 800d450:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	f003 0301 	and.w	r3, r3, #1
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d00d      	beq.n	800d478 <put_fat+0xa4>
 800d45c:	697b      	ldr	r3, [r7, #20]
 800d45e:	781b      	ldrb	r3, [r3, #0]
 800d460:	b25b      	sxtb	r3, r3
 800d462:	f003 030f 	and.w	r3, r3, #15
 800d466:	b25a      	sxtb	r2, r3
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	b25b      	sxtb	r3, r3
 800d46c:	011b      	lsls	r3, r3, #4
 800d46e:	b25b      	sxtb	r3, r3
 800d470:	4313      	orrs	r3, r2
 800d472:	b25b      	sxtb	r3, r3
 800d474:	b2db      	uxtb	r3, r3
 800d476:	e001      	b.n	800d47c <put_fat+0xa8>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	b2db      	uxtb	r3, r3
 800d47c:	697a      	ldr	r2, [r7, #20]
 800d47e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	2201      	movs	r2, #1
 800d484:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d48a:	69bb      	ldr	r3, [r7, #24]
 800d48c:	0a5b      	lsrs	r3, r3, #9
 800d48e:	4413      	add	r3, r2
 800d490:	4619      	mov	r1, r3
 800d492:	68f8      	ldr	r0, [r7, #12]
 800d494:	f7ff fe3c 	bl	800d110 <move_window>
 800d498:	4603      	mov	r3, r0
 800d49a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d49c:	7ffb      	ldrb	r3, [r7, #31]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d178      	bne.n	800d594 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ae:	4413      	add	r3, r2
 800d4b0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	f003 0301 	and.w	r3, r3, #1
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d003      	beq.n	800d4c4 <put_fat+0xf0>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	091b      	lsrs	r3, r3, #4
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	e00e      	b.n	800d4e2 <put_fat+0x10e>
 800d4c4:	697b      	ldr	r3, [r7, #20]
 800d4c6:	781b      	ldrb	r3, [r3, #0]
 800d4c8:	b25b      	sxtb	r3, r3
 800d4ca:	f023 030f 	bic.w	r3, r3, #15
 800d4ce:	b25a      	sxtb	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	0a1b      	lsrs	r3, r3, #8
 800d4d4:	b25b      	sxtb	r3, r3
 800d4d6:	f003 030f 	and.w	r3, r3, #15
 800d4da:	b25b      	sxtb	r3, r3
 800d4dc:	4313      	orrs	r3, r2
 800d4de:	b25b      	sxtb	r3, r3
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	697a      	ldr	r2, [r7, #20]
 800d4e4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	2201      	movs	r2, #1
 800d4ea:	70da      	strb	r2, [r3, #3]
			break;
 800d4ec:	e057      	b.n	800d59e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	0a1b      	lsrs	r3, r3, #8
 800d4f6:	4413      	add	r3, r2
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	68f8      	ldr	r0, [r7, #12]
 800d4fc:	f7ff fe08 	bl	800d110 <move_window>
 800d500:	4603      	mov	r3, r0
 800d502:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d504:	7ffb      	ldrb	r3, [r7, #31]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d146      	bne.n	800d598 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	005b      	lsls	r3, r3, #1
 800d514:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d518:	4413      	add	r3, r2
 800d51a:	687a      	ldr	r2, [r7, #4]
 800d51c:	b292      	uxth	r2, r2
 800d51e:	4611      	mov	r1, r2
 800d520:	4618      	mov	r0, r3
 800d522:	f7ff fb4f 	bl	800cbc4 <st_word>
			fs->wflag = 1;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	2201      	movs	r2, #1
 800d52a:	70da      	strb	r2, [r3, #3]
			break;
 800d52c:	e037      	b.n	800d59e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	09db      	lsrs	r3, r3, #7
 800d536:	4413      	add	r3, r2
 800d538:	4619      	mov	r1, r3
 800d53a:	68f8      	ldr	r0, [r7, #12]
 800d53c:	f7ff fde8 	bl	800d110 <move_window>
 800d540:	4603      	mov	r3, r0
 800d542:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d544:	7ffb      	ldrb	r3, [r7, #31]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d128      	bne.n	800d59c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	009b      	lsls	r3, r3, #2
 800d55a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d55e:	4413      	add	r3, r2
 800d560:	4618      	mov	r0, r3
 800d562:	f7ff fb0c 	bl	800cb7e <ld_dword>
 800d566:	4603      	mov	r3, r0
 800d568:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d56c:	4323      	orrs	r3, r4
 800d56e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	009b      	lsls	r3, r3, #2
 800d57a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d57e:	4413      	add	r3, r2
 800d580:	6879      	ldr	r1, [r7, #4]
 800d582:	4618      	mov	r0, r3
 800d584:	f7ff fb39 	bl	800cbfa <st_dword>
			fs->wflag = 1;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	2201      	movs	r2, #1
 800d58c:	70da      	strb	r2, [r3, #3]
			break;
 800d58e:	e006      	b.n	800d59e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d590:	bf00      	nop
 800d592:	e004      	b.n	800d59e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d594:	bf00      	nop
 800d596:	e002      	b.n	800d59e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d598:	bf00      	nop
 800d59a:	e000      	b.n	800d59e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d59c:	bf00      	nop
		}
	}
	return res;
 800d59e:	7ffb      	ldrb	r3, [r7, #31]
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3724      	adds	r7, #36	@ 0x24
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd90      	pop	{r4, r7, pc}

0800d5a8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b088      	sub	sp, #32
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	60f8      	str	r0, [r7, #12]
 800d5b0:	60b9      	str	r1, [r7, #8]
 800d5b2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d904      	bls.n	800d5ce <remove_chain+0x26>
 800d5c4:	69bb      	ldr	r3, [r7, #24]
 800d5c6:	699b      	ldr	r3, [r3, #24]
 800d5c8:	68ba      	ldr	r2, [r7, #8]
 800d5ca:	429a      	cmp	r2, r3
 800d5cc:	d301      	bcc.n	800d5d2 <remove_chain+0x2a>
 800d5ce:	2302      	movs	r3, #2
 800d5d0:	e04b      	b.n	800d66a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d00c      	beq.n	800d5f2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d5d8:	f04f 32ff 	mov.w	r2, #4294967295
 800d5dc:	6879      	ldr	r1, [r7, #4]
 800d5de:	69b8      	ldr	r0, [r7, #24]
 800d5e0:	f7ff fef8 	bl	800d3d4 <put_fat>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d5e8:	7ffb      	ldrb	r3, [r7, #31]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d001      	beq.n	800d5f2 <remove_chain+0x4a>
 800d5ee:	7ffb      	ldrb	r3, [r7, #31]
 800d5f0:	e03b      	b.n	800d66a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d5f2:	68b9      	ldr	r1, [r7, #8]
 800d5f4:	68f8      	ldr	r0, [r7, #12]
 800d5f6:	f7ff fe46 	bl	800d286 <get_fat>
 800d5fa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d5fc:	697b      	ldr	r3, [r7, #20]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d031      	beq.n	800d666 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d602:	697b      	ldr	r3, [r7, #20]
 800d604:	2b01      	cmp	r3, #1
 800d606:	d101      	bne.n	800d60c <remove_chain+0x64>
 800d608:	2302      	movs	r3, #2
 800d60a:	e02e      	b.n	800d66a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d612:	d101      	bne.n	800d618 <remove_chain+0x70>
 800d614:	2301      	movs	r3, #1
 800d616:	e028      	b.n	800d66a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d618:	2200      	movs	r2, #0
 800d61a:	68b9      	ldr	r1, [r7, #8]
 800d61c:	69b8      	ldr	r0, [r7, #24]
 800d61e:	f7ff fed9 	bl	800d3d4 <put_fat>
 800d622:	4603      	mov	r3, r0
 800d624:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d626:	7ffb      	ldrb	r3, [r7, #31]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d001      	beq.n	800d630 <remove_chain+0x88>
 800d62c:	7ffb      	ldrb	r3, [r7, #31]
 800d62e:	e01c      	b.n	800d66a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d630:	69bb      	ldr	r3, [r7, #24]
 800d632:	695a      	ldr	r2, [r3, #20]
 800d634:	69bb      	ldr	r3, [r7, #24]
 800d636:	699b      	ldr	r3, [r3, #24]
 800d638:	3b02      	subs	r3, #2
 800d63a:	429a      	cmp	r2, r3
 800d63c:	d20b      	bcs.n	800d656 <remove_chain+0xae>
			fs->free_clst++;
 800d63e:	69bb      	ldr	r3, [r7, #24]
 800d640:	695b      	ldr	r3, [r3, #20]
 800d642:	1c5a      	adds	r2, r3, #1
 800d644:	69bb      	ldr	r3, [r7, #24]
 800d646:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800d648:	69bb      	ldr	r3, [r7, #24]
 800d64a:	791b      	ldrb	r3, [r3, #4]
 800d64c:	f043 0301 	orr.w	r3, r3, #1
 800d650:	b2da      	uxtb	r2, r3
 800d652:	69bb      	ldr	r3, [r7, #24]
 800d654:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	699b      	ldr	r3, [r3, #24]
 800d65e:	68ba      	ldr	r2, [r7, #8]
 800d660:	429a      	cmp	r2, r3
 800d662:	d3c6      	bcc.n	800d5f2 <remove_chain+0x4a>
 800d664:	e000      	b.n	800d668 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d666:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d668:	2300      	movs	r3, #0
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3720      	adds	r7, #32
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}

0800d672 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d672:	b580      	push	{r7, lr}
 800d674:	b088      	sub	sp, #32
 800d676:	af00      	add	r7, sp, #0
 800d678:	6078      	str	r0, [r7, #4]
 800d67a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d10d      	bne.n	800d6a4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d688:	693b      	ldr	r3, [r7, #16]
 800d68a:	691b      	ldr	r3, [r3, #16]
 800d68c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d68e:	69bb      	ldr	r3, [r7, #24]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d004      	beq.n	800d69e <create_chain+0x2c>
 800d694:	693b      	ldr	r3, [r7, #16]
 800d696:	699b      	ldr	r3, [r3, #24]
 800d698:	69ba      	ldr	r2, [r7, #24]
 800d69a:	429a      	cmp	r2, r3
 800d69c:	d31b      	bcc.n	800d6d6 <create_chain+0x64>
 800d69e:	2301      	movs	r3, #1
 800d6a0:	61bb      	str	r3, [r7, #24]
 800d6a2:	e018      	b.n	800d6d6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d6a4:	6839      	ldr	r1, [r7, #0]
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	f7ff fded 	bl	800d286 <get_fat>
 800d6ac:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d801      	bhi.n	800d6b8 <create_chain+0x46>
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	e070      	b.n	800d79a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6be:	d101      	bne.n	800d6c4 <create_chain+0x52>
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	e06a      	b.n	800d79a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d6c4:	693b      	ldr	r3, [r7, #16]
 800d6c6:	699b      	ldr	r3, [r3, #24]
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d201      	bcs.n	800d6d2 <create_chain+0x60>
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	e063      	b.n	800d79a <create_chain+0x128>
		scl = clst;
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d6d6:	69bb      	ldr	r3, [r7, #24]
 800d6d8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d6da:	69fb      	ldr	r3, [r7, #28]
 800d6dc:	3301      	adds	r3, #1
 800d6de:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	699b      	ldr	r3, [r3, #24]
 800d6e4:	69fa      	ldr	r2, [r7, #28]
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d307      	bcc.n	800d6fa <create_chain+0x88>
				ncl = 2;
 800d6ea:	2302      	movs	r3, #2
 800d6ec:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d6ee:	69fa      	ldr	r2, [r7, #28]
 800d6f0:	69bb      	ldr	r3, [r7, #24]
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d901      	bls.n	800d6fa <create_chain+0x88>
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	e04f      	b.n	800d79a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d6fa:	69f9      	ldr	r1, [r7, #28]
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f7ff fdc2 	bl	800d286 <get_fat>
 800d702:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d00e      	beq.n	800d728 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2b01      	cmp	r3, #1
 800d70e:	d003      	beq.n	800d718 <create_chain+0xa6>
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d716:	d101      	bne.n	800d71c <create_chain+0xaa>
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	e03e      	b.n	800d79a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d71c:	69fa      	ldr	r2, [r7, #28]
 800d71e:	69bb      	ldr	r3, [r7, #24]
 800d720:	429a      	cmp	r2, r3
 800d722:	d1da      	bne.n	800d6da <create_chain+0x68>
 800d724:	2300      	movs	r3, #0
 800d726:	e038      	b.n	800d79a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d728:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d72a:	f04f 32ff 	mov.w	r2, #4294967295
 800d72e:	69f9      	ldr	r1, [r7, #28]
 800d730:	6938      	ldr	r0, [r7, #16]
 800d732:	f7ff fe4f 	bl	800d3d4 <put_fat>
 800d736:	4603      	mov	r3, r0
 800d738:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d73a:	7dfb      	ldrb	r3, [r7, #23]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d109      	bne.n	800d754 <create_chain+0xe2>
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d006      	beq.n	800d754 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d746:	69fa      	ldr	r2, [r7, #28]
 800d748:	6839      	ldr	r1, [r7, #0]
 800d74a:	6938      	ldr	r0, [r7, #16]
 800d74c:	f7ff fe42 	bl	800d3d4 <put_fat>
 800d750:	4603      	mov	r3, r0
 800d752:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d754:	7dfb      	ldrb	r3, [r7, #23]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d116      	bne.n	800d788 <create_chain+0x116>
		fs->last_clst = ncl;
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	69fa      	ldr	r2, [r7, #28]
 800d75e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	695a      	ldr	r2, [r3, #20]
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	699b      	ldr	r3, [r3, #24]
 800d768:	3b02      	subs	r3, #2
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d804      	bhi.n	800d778 <create_chain+0x106>
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	695b      	ldr	r3, [r3, #20]
 800d772:	1e5a      	subs	r2, r3, #1
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800d778:	693b      	ldr	r3, [r7, #16]
 800d77a:	791b      	ldrb	r3, [r3, #4]
 800d77c:	f043 0301 	orr.w	r3, r3, #1
 800d780:	b2da      	uxtb	r2, r3
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	711a      	strb	r2, [r3, #4]
 800d786:	e007      	b.n	800d798 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d788:	7dfb      	ldrb	r3, [r7, #23]
 800d78a:	2b01      	cmp	r3, #1
 800d78c:	d102      	bne.n	800d794 <create_chain+0x122>
 800d78e:	f04f 33ff 	mov.w	r3, #4294967295
 800d792:	e000      	b.n	800d796 <create_chain+0x124>
 800d794:	2301      	movs	r3, #1
 800d796:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d798:	69fb      	ldr	r3, [r7, #28]
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	3720      	adds	r7, #32
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}

0800d7a2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d7a2:	b480      	push	{r7}
 800d7a4:	b087      	sub	sp, #28
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
 800d7aa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7b6:	3304      	adds	r3, #4
 800d7b8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	0a5b      	lsrs	r3, r3, #9
 800d7be:	68fa      	ldr	r2, [r7, #12]
 800d7c0:	8952      	ldrh	r2, [r2, #10]
 800d7c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d7c6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	1d1a      	adds	r2, r3, #4
 800d7cc:	613a      	str	r2, [r7, #16]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d101      	bne.n	800d7dc <clmt_clust+0x3a>
 800d7d8:	2300      	movs	r3, #0
 800d7da:	e010      	b.n	800d7fe <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d7dc:	697a      	ldr	r2, [r7, #20]
 800d7de:	68bb      	ldr	r3, [r7, #8]
 800d7e0:	429a      	cmp	r2, r3
 800d7e2:	d307      	bcc.n	800d7f4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d7e4:	697a      	ldr	r2, [r7, #20]
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	1ad3      	subs	r3, r2, r3
 800d7ea:	617b      	str	r3, [r7, #20]
 800d7ec:	693b      	ldr	r3, [r7, #16]
 800d7ee:	3304      	adds	r3, #4
 800d7f0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d7f2:	e7e9      	b.n	800d7c8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d7f4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d7f6:	693b      	ldr	r3, [r7, #16]
 800d7f8:	681a      	ldr	r2, [r3, #0]
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	4413      	add	r3, r2
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	371c      	adds	r7, #28
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr

0800d80a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b086      	sub	sp, #24
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
 800d812:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d820:	d204      	bcs.n	800d82c <dir_sdi+0x22>
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	f003 031f 	and.w	r3, r3, #31
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d001      	beq.n	800d830 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d82c:	2302      	movs	r3, #2
 800d82e:	e063      	b.n	800d8f8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	683a      	ldr	r2, [r7, #0]
 800d834:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	689b      	ldr	r3, [r3, #8]
 800d83a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d83c:	697b      	ldr	r3, [r7, #20]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d106      	bne.n	800d850 <dir_sdi+0x46>
 800d842:	693b      	ldr	r3, [r7, #16]
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	2b02      	cmp	r3, #2
 800d848:	d902      	bls.n	800d850 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d84e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d850:	697b      	ldr	r3, [r7, #20]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d10c      	bne.n	800d870 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	095b      	lsrs	r3, r3, #5
 800d85a:	693a      	ldr	r2, [r7, #16]
 800d85c:	8912      	ldrh	r2, [r2, #8]
 800d85e:	4293      	cmp	r3, r2
 800d860:	d301      	bcc.n	800d866 <dir_sdi+0x5c>
 800d862:	2302      	movs	r3, #2
 800d864:	e048      	b.n	800d8f8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d866:	693b      	ldr	r3, [r7, #16]
 800d868:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	61da      	str	r2, [r3, #28]
 800d86e:	e029      	b.n	800d8c4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	895b      	ldrh	r3, [r3, #10]
 800d874:	025b      	lsls	r3, r3, #9
 800d876:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d878:	e019      	b.n	800d8ae <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6979      	ldr	r1, [r7, #20]
 800d87e:	4618      	mov	r0, r3
 800d880:	f7ff fd01 	bl	800d286 <get_fat>
 800d884:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d886:	697b      	ldr	r3, [r7, #20]
 800d888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d88c:	d101      	bne.n	800d892 <dir_sdi+0x88>
 800d88e:	2301      	movs	r3, #1
 800d890:	e032      	b.n	800d8f8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	2b01      	cmp	r3, #1
 800d896:	d904      	bls.n	800d8a2 <dir_sdi+0x98>
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	699b      	ldr	r3, [r3, #24]
 800d89c:	697a      	ldr	r2, [r7, #20]
 800d89e:	429a      	cmp	r2, r3
 800d8a0:	d301      	bcc.n	800d8a6 <dir_sdi+0x9c>
 800d8a2:	2302      	movs	r3, #2
 800d8a4:	e028      	b.n	800d8f8 <dir_sdi+0xee>
			ofs -= csz;
 800d8a6:	683a      	ldr	r2, [r7, #0]
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	1ad3      	subs	r3, r2, r3
 800d8ac:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d8ae:	683a      	ldr	r2, [r7, #0]
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	429a      	cmp	r2, r3
 800d8b4:	d2e1      	bcs.n	800d87a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d8b6:	6979      	ldr	r1, [r7, #20]
 800d8b8:	6938      	ldr	r0, [r7, #16]
 800d8ba:	f7ff fcc5 	bl	800d248 <clust2sect>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	697a      	ldr	r2, [r7, #20]
 800d8c8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	69db      	ldr	r3, [r3, #28]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d101      	bne.n	800d8d6 <dir_sdi+0xcc>
 800d8d2:	2302      	movs	r3, #2
 800d8d4:	e010      	b.n	800d8f8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	69da      	ldr	r2, [r3, #28]
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	0a5b      	lsrs	r3, r3, #9
 800d8de:	441a      	add	r2, r3
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8f0:	441a      	add	r2, r3
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d8f6:	2300      	movs	r3, #0
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3718      	adds	r7, #24
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}

0800d900 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b086      	sub	sp, #24
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
 800d908:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	695b      	ldr	r3, [r3, #20]
 800d914:	3320      	adds	r3, #32
 800d916:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	69db      	ldr	r3, [r3, #28]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d003      	beq.n	800d928 <dir_next+0x28>
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d926:	d301      	bcc.n	800d92c <dir_next+0x2c>
 800d928:	2304      	movs	r3, #4
 800d92a:	e0aa      	b.n	800da82 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d932:	2b00      	cmp	r3, #0
 800d934:	f040 8098 	bne.w	800da68 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	69db      	ldr	r3, [r3, #28]
 800d93c:	1c5a      	adds	r2, r3, #1
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	699b      	ldr	r3, [r3, #24]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d10b      	bne.n	800d962 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d94a:	68bb      	ldr	r3, [r7, #8]
 800d94c:	095b      	lsrs	r3, r3, #5
 800d94e:	68fa      	ldr	r2, [r7, #12]
 800d950:	8912      	ldrh	r2, [r2, #8]
 800d952:	4293      	cmp	r3, r2
 800d954:	f0c0 8088 	bcc.w	800da68 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2200      	movs	r2, #0
 800d95c:	61da      	str	r2, [r3, #28]
 800d95e:	2304      	movs	r3, #4
 800d960:	e08f      	b.n	800da82 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	0a5b      	lsrs	r3, r3, #9
 800d966:	68fa      	ldr	r2, [r7, #12]
 800d968:	8952      	ldrh	r2, [r2, #10]
 800d96a:	3a01      	subs	r2, #1
 800d96c:	4013      	ands	r3, r2
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d17a      	bne.n	800da68 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	699b      	ldr	r3, [r3, #24]
 800d978:	4619      	mov	r1, r3
 800d97a:	4610      	mov	r0, r2
 800d97c:	f7ff fc83 	bl	800d286 <get_fat>
 800d980:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	2b01      	cmp	r3, #1
 800d986:	d801      	bhi.n	800d98c <dir_next+0x8c>
 800d988:	2302      	movs	r3, #2
 800d98a:	e07a      	b.n	800da82 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d992:	d101      	bne.n	800d998 <dir_next+0x98>
 800d994:	2301      	movs	r3, #1
 800d996:	e074      	b.n	800da82 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	699b      	ldr	r3, [r3, #24]
 800d99c:	697a      	ldr	r2, [r7, #20]
 800d99e:	429a      	cmp	r2, r3
 800d9a0:	d358      	bcc.n	800da54 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d104      	bne.n	800d9b2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	61da      	str	r2, [r3, #28]
 800d9ae:	2304      	movs	r3, #4
 800d9b0:	e067      	b.n	800da82 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d9b2:	687a      	ldr	r2, [r7, #4]
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	699b      	ldr	r3, [r3, #24]
 800d9b8:	4619      	mov	r1, r3
 800d9ba:	4610      	mov	r0, r2
 800d9bc:	f7ff fe59 	bl	800d672 <create_chain>
 800d9c0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d101      	bne.n	800d9cc <dir_next+0xcc>
 800d9c8:	2307      	movs	r3, #7
 800d9ca:	e05a      	b.n	800da82 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	2b01      	cmp	r3, #1
 800d9d0:	d101      	bne.n	800d9d6 <dir_next+0xd6>
 800d9d2:	2302      	movs	r3, #2
 800d9d4:	e055      	b.n	800da82 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d9d6:	697b      	ldr	r3, [r7, #20]
 800d9d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9dc:	d101      	bne.n	800d9e2 <dir_next+0xe2>
 800d9de:	2301      	movs	r3, #1
 800d9e0:	e04f      	b.n	800da82 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d9e2:	68f8      	ldr	r0, [r7, #12]
 800d9e4:	f7ff fb50 	bl	800d088 <sync_window>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d001      	beq.n	800d9f2 <dir_next+0xf2>
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	e047      	b.n	800da82 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	3334      	adds	r3, #52	@ 0x34
 800d9f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	f7ff f949 	bl	800cc94 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800da02:	2300      	movs	r3, #0
 800da04:	613b      	str	r3, [r7, #16]
 800da06:	6979      	ldr	r1, [r7, #20]
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f7ff fc1d 	bl	800d248 <clust2sect>
 800da0e:	4602      	mov	r2, r0
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	631a      	str	r2, [r3, #48]	@ 0x30
 800da14:	e012      	b.n	800da3c <dir_next+0x13c>
						fs->wflag = 1;
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	2201      	movs	r2, #1
 800da1a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800da1c:	68f8      	ldr	r0, [r7, #12]
 800da1e:	f7ff fb33 	bl	800d088 <sync_window>
 800da22:	4603      	mov	r3, r0
 800da24:	2b00      	cmp	r3, #0
 800da26:	d001      	beq.n	800da2c <dir_next+0x12c>
 800da28:	2301      	movs	r3, #1
 800da2a:	e02a      	b.n	800da82 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	3301      	adds	r3, #1
 800da30:	613b      	str	r3, [r7, #16]
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da36:	1c5a      	adds	r2, r3, #1
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	631a      	str	r2, [r3, #48]	@ 0x30
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	895b      	ldrh	r3, [r3, #10]
 800da40:	461a      	mov	r2, r3
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	4293      	cmp	r3, r2
 800da46:	d3e6      	bcc.n	800da16 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	1ad2      	subs	r2, r2, r3
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	697a      	ldr	r2, [r7, #20]
 800da58:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800da5a:	6979      	ldr	r1, [r7, #20]
 800da5c:	68f8      	ldr	r0, [r7, #12]
 800da5e:	f7ff fbf3 	bl	800d248 <clust2sect>
 800da62:	4602      	mov	r2, r0
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	68ba      	ldr	r2, [r7, #8]
 800da6c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da7a:	441a      	add	r2, r3
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800da80:	2300      	movs	r3, #0
}
 800da82:	4618      	mov	r0, r3
 800da84:	3718      	adds	r7, #24
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}

0800da8a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800da8a:	b580      	push	{r7, lr}
 800da8c:	b086      	sub	sp, #24
 800da8e:	af00      	add	r7, sp, #0
 800da90:	6078      	str	r0, [r7, #4]
 800da92:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800da9a:	2100      	movs	r1, #0
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	f7ff feb4 	bl	800d80a <dir_sdi>
 800daa2:	4603      	mov	r3, r0
 800daa4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800daa6:	7dfb      	ldrb	r3, [r7, #23]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d12b      	bne.n	800db04 <dir_alloc+0x7a>
		n = 0;
 800daac:	2300      	movs	r3, #0
 800daae:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	69db      	ldr	r3, [r3, #28]
 800dab4:	4619      	mov	r1, r3
 800dab6:	68f8      	ldr	r0, [r7, #12]
 800dab8:	f7ff fb2a 	bl	800d110 <move_window>
 800dabc:	4603      	mov	r3, r0
 800dabe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dac0:	7dfb      	ldrb	r3, [r7, #23]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d11d      	bne.n	800db02 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6a1b      	ldr	r3, [r3, #32]
 800daca:	781b      	ldrb	r3, [r3, #0]
 800dacc:	2be5      	cmp	r3, #229	@ 0xe5
 800dace:	d004      	beq.n	800dada <dir_alloc+0x50>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	6a1b      	ldr	r3, [r3, #32]
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d107      	bne.n	800daea <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800dada:	693b      	ldr	r3, [r7, #16]
 800dadc:	3301      	adds	r3, #1
 800dade:	613b      	str	r3, [r7, #16]
 800dae0:	693a      	ldr	r2, [r7, #16]
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	429a      	cmp	r2, r3
 800dae6:	d102      	bne.n	800daee <dir_alloc+0x64>
 800dae8:	e00c      	b.n	800db04 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800daea:	2300      	movs	r3, #0
 800daec:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800daee:	2101      	movs	r1, #1
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f7ff ff05 	bl	800d900 <dir_next>
 800daf6:	4603      	mov	r3, r0
 800daf8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800dafa:	7dfb      	ldrb	r3, [r7, #23]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d0d7      	beq.n	800dab0 <dir_alloc+0x26>
 800db00:	e000      	b.n	800db04 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800db02:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800db04:	7dfb      	ldrb	r3, [r7, #23]
 800db06:	2b04      	cmp	r3, #4
 800db08:	d101      	bne.n	800db0e <dir_alloc+0x84>
 800db0a:	2307      	movs	r3, #7
 800db0c:	75fb      	strb	r3, [r7, #23]
	return res;
 800db0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800db10:	4618      	mov	r0, r3
 800db12:	3718      	adds	r7, #24
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
 800db20:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	331a      	adds	r3, #26
 800db26:	4618      	mov	r0, r3
 800db28:	f7ff f810 	bl	800cb4c <ld_word>
 800db2c:	4603      	mov	r3, r0
 800db2e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	781b      	ldrb	r3, [r3, #0]
 800db34:	2b03      	cmp	r3, #3
 800db36:	d109      	bne.n	800db4c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	3314      	adds	r3, #20
 800db3c:	4618      	mov	r0, r3
 800db3e:	f7ff f805 	bl	800cb4c <ld_word>
 800db42:	4603      	mov	r3, r0
 800db44:	041b      	lsls	r3, r3, #16
 800db46:	68fa      	ldr	r2, [r7, #12]
 800db48:	4313      	orrs	r3, r2
 800db4a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800db4c:	68fb      	ldr	r3, [r7, #12]
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3710      	adds	r7, #16
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}

0800db56 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800db56:	b580      	push	{r7, lr}
 800db58:	b084      	sub	sp, #16
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	60f8      	str	r0, [r7, #12]
 800db5e:	60b9      	str	r1, [r7, #8]
 800db60:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	331a      	adds	r3, #26
 800db66:	687a      	ldr	r2, [r7, #4]
 800db68:	b292      	uxth	r2, r2
 800db6a:	4611      	mov	r1, r2
 800db6c:	4618      	mov	r0, r3
 800db6e:	f7ff f829 	bl	800cbc4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	781b      	ldrb	r3, [r3, #0]
 800db76:	2b03      	cmp	r3, #3
 800db78:	d109      	bne.n	800db8e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800db7a:	68bb      	ldr	r3, [r7, #8]
 800db7c:	f103 0214 	add.w	r2, r3, #20
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	0c1b      	lsrs	r3, r3, #16
 800db84:	b29b      	uxth	r3, r3
 800db86:	4619      	mov	r1, r3
 800db88:	4610      	mov	r0, r2
 800db8a:	f7ff f81b 	bl	800cbc4 <st_word>
	}
}
 800db8e:	bf00      	nop
 800db90:	3710      	adds	r7, #16
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}

0800db96 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800db96:	b580      	push	{r7, lr}
 800db98:	b086      	sub	sp, #24
 800db9a:	af00      	add	r7, sp, #0
 800db9c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800dba4:	2100      	movs	r1, #0
 800dba6:	6878      	ldr	r0, [r7, #4]
 800dba8:	f7ff fe2f 	bl	800d80a <dir_sdi>
 800dbac:	4603      	mov	r3, r0
 800dbae:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dbb0:	7dfb      	ldrb	r3, [r7, #23]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d001      	beq.n	800dbba <dir_find+0x24>
 800dbb6:	7dfb      	ldrb	r3, [r7, #23]
 800dbb8:	e03e      	b.n	800dc38 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	69db      	ldr	r3, [r3, #28]
 800dbbe:	4619      	mov	r1, r3
 800dbc0:	6938      	ldr	r0, [r7, #16]
 800dbc2:	f7ff faa5 	bl	800d110 <move_window>
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dbca:	7dfb      	ldrb	r3, [r7, #23]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d12f      	bne.n	800dc30 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6a1b      	ldr	r3, [r3, #32]
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dbd8:	7bfb      	ldrb	r3, [r7, #15]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d102      	bne.n	800dbe4 <dir_find+0x4e>
 800dbde:	2304      	movs	r3, #4
 800dbe0:	75fb      	strb	r3, [r7, #23]
 800dbe2:	e028      	b.n	800dc36 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6a1b      	ldr	r3, [r3, #32]
 800dbe8:	330b      	adds	r3, #11
 800dbea:	781b      	ldrb	r3, [r3, #0]
 800dbec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dbf0:	b2da      	uxtb	r2, r3
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	6a1b      	ldr	r3, [r3, #32]
 800dbfa:	330b      	adds	r3, #11
 800dbfc:	781b      	ldrb	r3, [r3, #0]
 800dbfe:	f003 0308 	and.w	r3, r3, #8
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d10a      	bne.n	800dc1c <dir_find+0x86>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	6a18      	ldr	r0, [r3, #32]
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	3324      	adds	r3, #36	@ 0x24
 800dc0e:	220b      	movs	r2, #11
 800dc10:	4619      	mov	r1, r3
 800dc12:	f7ff f85a 	bl	800ccca <mem_cmp>
 800dc16:	4603      	mov	r3, r0
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d00b      	beq.n	800dc34 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800dc1c:	2100      	movs	r1, #0
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f7ff fe6e 	bl	800d900 <dir_next>
 800dc24:	4603      	mov	r3, r0
 800dc26:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800dc28:	7dfb      	ldrb	r3, [r7, #23]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d0c5      	beq.n	800dbba <dir_find+0x24>
 800dc2e:	e002      	b.n	800dc36 <dir_find+0xa0>
		if (res != FR_OK) break;
 800dc30:	bf00      	nop
 800dc32:	e000      	b.n	800dc36 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dc34:	bf00      	nop

	return res;
 800dc36:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3718      	adds	r7, #24
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	bd80      	pop	{r7, pc}

0800dc40 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800dc4e:	2101      	movs	r1, #1
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f7ff ff1a 	bl	800da8a <dir_alloc>
 800dc56:	4603      	mov	r3, r0
 800dc58:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800dc5a:	7bfb      	ldrb	r3, [r7, #15]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d11c      	bne.n	800dc9a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	69db      	ldr	r3, [r3, #28]
 800dc64:	4619      	mov	r1, r3
 800dc66:	68b8      	ldr	r0, [r7, #8]
 800dc68:	f7ff fa52 	bl	800d110 <move_window>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dc70:	7bfb      	ldrb	r3, [r7, #15]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d111      	bne.n	800dc9a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	6a1b      	ldr	r3, [r3, #32]
 800dc7a:	2220      	movs	r2, #32
 800dc7c:	2100      	movs	r1, #0
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7ff f808 	bl	800cc94 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	6a18      	ldr	r0, [r3, #32]
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	3324      	adds	r3, #36	@ 0x24
 800dc8c:	220b      	movs	r2, #11
 800dc8e:	4619      	mov	r1, r3
 800dc90:	f7fe ffdf 	bl	800cc52 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	2201      	movs	r2, #1
 800dc98:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800dc9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3710      	adds	r7, #16
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b088      	sub	sp, #32
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	60fb      	str	r3, [r7, #12]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	3324      	adds	r3, #36	@ 0x24
 800dcb8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800dcba:	220b      	movs	r2, #11
 800dcbc:	2120      	movs	r1, #32
 800dcbe:	68b8      	ldr	r0, [r7, #8]
 800dcc0:	f7fe ffe8 	bl	800cc94 <mem_set>
	si = i = 0; ni = 8;
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	613b      	str	r3, [r7, #16]
 800dcc8:	693b      	ldr	r3, [r7, #16]
 800dcca:	61fb      	str	r3, [r7, #28]
 800dccc:	2308      	movs	r3, #8
 800dcce:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800dcd0:	69fb      	ldr	r3, [r7, #28]
 800dcd2:	1c5a      	adds	r2, r3, #1
 800dcd4:	61fa      	str	r2, [r7, #28]
 800dcd6:	68fa      	ldr	r2, [r7, #12]
 800dcd8:	4413      	add	r3, r2
 800dcda:	781b      	ldrb	r3, [r3, #0]
 800dcdc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dcde:	7efb      	ldrb	r3, [r7, #27]
 800dce0:	2b20      	cmp	r3, #32
 800dce2:	d94e      	bls.n	800dd82 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800dce4:	7efb      	ldrb	r3, [r7, #27]
 800dce6:	2b2f      	cmp	r3, #47	@ 0x2f
 800dce8:	d006      	beq.n	800dcf8 <create_name+0x54>
 800dcea:	7efb      	ldrb	r3, [r7, #27]
 800dcec:	2b5c      	cmp	r3, #92	@ 0x5c
 800dcee:	d110      	bne.n	800dd12 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dcf0:	e002      	b.n	800dcf8 <create_name+0x54>
 800dcf2:	69fb      	ldr	r3, [r7, #28]
 800dcf4:	3301      	adds	r3, #1
 800dcf6:	61fb      	str	r3, [r7, #28]
 800dcf8:	68fa      	ldr	r2, [r7, #12]
 800dcfa:	69fb      	ldr	r3, [r7, #28]
 800dcfc:	4413      	add	r3, r2
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	2b2f      	cmp	r3, #47	@ 0x2f
 800dd02:	d0f6      	beq.n	800dcf2 <create_name+0x4e>
 800dd04:	68fa      	ldr	r2, [r7, #12]
 800dd06:	69fb      	ldr	r3, [r7, #28]
 800dd08:	4413      	add	r3, r2
 800dd0a:	781b      	ldrb	r3, [r3, #0]
 800dd0c:	2b5c      	cmp	r3, #92	@ 0x5c
 800dd0e:	d0f0      	beq.n	800dcf2 <create_name+0x4e>
			break;
 800dd10:	e038      	b.n	800dd84 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800dd12:	7efb      	ldrb	r3, [r7, #27]
 800dd14:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd16:	d003      	beq.n	800dd20 <create_name+0x7c>
 800dd18:	693a      	ldr	r2, [r7, #16]
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	d30c      	bcc.n	800dd3a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800dd20:	697b      	ldr	r3, [r7, #20]
 800dd22:	2b0b      	cmp	r3, #11
 800dd24:	d002      	beq.n	800dd2c <create_name+0x88>
 800dd26:	7efb      	ldrb	r3, [r7, #27]
 800dd28:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd2a:	d001      	beq.n	800dd30 <create_name+0x8c>
 800dd2c:	2306      	movs	r3, #6
 800dd2e:	e044      	b.n	800ddba <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800dd30:	2308      	movs	r3, #8
 800dd32:	613b      	str	r3, [r7, #16]
 800dd34:	230b      	movs	r3, #11
 800dd36:	617b      	str	r3, [r7, #20]
			continue;
 800dd38:	e022      	b.n	800dd80 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800dd3a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	da04      	bge.n	800dd4c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800dd42:	7efb      	ldrb	r3, [r7, #27]
 800dd44:	3b80      	subs	r3, #128	@ 0x80
 800dd46:	4a1f      	ldr	r2, [pc, #124]	@ (800ddc4 <create_name+0x120>)
 800dd48:	5cd3      	ldrb	r3, [r2, r3]
 800dd4a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800dd4c:	7efb      	ldrb	r3, [r7, #27]
 800dd4e:	4619      	mov	r1, r3
 800dd50:	481d      	ldr	r0, [pc, #116]	@ (800ddc8 <create_name+0x124>)
 800dd52:	f7fe ffe1 	bl	800cd18 <chk_chr>
 800dd56:	4603      	mov	r3, r0
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d001      	beq.n	800dd60 <create_name+0xbc>
 800dd5c:	2306      	movs	r3, #6
 800dd5e:	e02c      	b.n	800ddba <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800dd60:	7efb      	ldrb	r3, [r7, #27]
 800dd62:	2b60      	cmp	r3, #96	@ 0x60
 800dd64:	d905      	bls.n	800dd72 <create_name+0xce>
 800dd66:	7efb      	ldrb	r3, [r7, #27]
 800dd68:	2b7a      	cmp	r3, #122	@ 0x7a
 800dd6a:	d802      	bhi.n	800dd72 <create_name+0xce>
 800dd6c:	7efb      	ldrb	r3, [r7, #27]
 800dd6e:	3b20      	subs	r3, #32
 800dd70:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800dd72:	693b      	ldr	r3, [r7, #16]
 800dd74:	1c5a      	adds	r2, r3, #1
 800dd76:	613a      	str	r2, [r7, #16]
 800dd78:	68ba      	ldr	r2, [r7, #8]
 800dd7a:	4413      	add	r3, r2
 800dd7c:	7efa      	ldrb	r2, [r7, #27]
 800dd7e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800dd80:	e7a6      	b.n	800dcd0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dd82:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800dd84:	68fa      	ldr	r2, [r7, #12]
 800dd86:	69fb      	ldr	r3, [r7, #28]
 800dd88:	441a      	add	r2, r3
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d101      	bne.n	800dd98 <create_name+0xf4>
 800dd94:	2306      	movs	r3, #6
 800dd96:	e010      	b.n	800ddba <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dd98:	68bb      	ldr	r3, [r7, #8]
 800dd9a:	781b      	ldrb	r3, [r3, #0]
 800dd9c:	2be5      	cmp	r3, #229	@ 0xe5
 800dd9e:	d102      	bne.n	800dda6 <create_name+0x102>
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	2205      	movs	r2, #5
 800dda4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dda6:	7efb      	ldrb	r3, [r7, #27]
 800dda8:	2b20      	cmp	r3, #32
 800ddaa:	d801      	bhi.n	800ddb0 <create_name+0x10c>
 800ddac:	2204      	movs	r2, #4
 800ddae:	e000      	b.n	800ddb2 <create_name+0x10e>
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	330b      	adds	r3, #11
 800ddb6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800ddb8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3720      	adds	r7, #32
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}
 800ddc2:	bf00      	nop
 800ddc4:	08014314 	.word	0x08014314
 800ddc8:	08013aec 	.word	0x08013aec

0800ddcc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b086      	sub	sp, #24
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
 800ddd4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800dde0:	e002      	b.n	800dde8 <follow_path+0x1c>
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	3301      	adds	r3, #1
 800dde6:	603b      	str	r3, [r7, #0]
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	2b2f      	cmp	r3, #47	@ 0x2f
 800ddee:	d0f8      	beq.n	800dde2 <follow_path+0x16>
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	2b5c      	cmp	r3, #92	@ 0x5c
 800ddf6:	d0f4      	beq.n	800dde2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ddf8:	693b      	ldr	r3, [r7, #16]
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	781b      	ldrb	r3, [r3, #0]
 800de02:	2b1f      	cmp	r3, #31
 800de04:	d80a      	bhi.n	800de1c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2280      	movs	r2, #128	@ 0x80
 800de0a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800de0e:	2100      	movs	r1, #0
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f7ff fcfa 	bl	800d80a <dir_sdi>
 800de16:	4603      	mov	r3, r0
 800de18:	75fb      	strb	r3, [r7, #23]
 800de1a:	e043      	b.n	800dea4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800de1c:	463b      	mov	r3, r7
 800de1e:	4619      	mov	r1, r3
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f7ff ff3f 	bl	800dca4 <create_name>
 800de26:	4603      	mov	r3, r0
 800de28:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800de2a:	7dfb      	ldrb	r3, [r7, #23]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d134      	bne.n	800de9a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800de30:	6878      	ldr	r0, [r7, #4]
 800de32:	f7ff feb0 	bl	800db96 <dir_find>
 800de36:	4603      	mov	r3, r0
 800de38:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800de40:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800de42:	7dfb      	ldrb	r3, [r7, #23]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d00a      	beq.n	800de5e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800de48:	7dfb      	ldrb	r3, [r7, #23]
 800de4a:	2b04      	cmp	r3, #4
 800de4c:	d127      	bne.n	800de9e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800de4e:	7afb      	ldrb	r3, [r7, #11]
 800de50:	f003 0304 	and.w	r3, r3, #4
 800de54:	2b00      	cmp	r3, #0
 800de56:	d122      	bne.n	800de9e <follow_path+0xd2>
 800de58:	2305      	movs	r3, #5
 800de5a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800de5c:	e01f      	b.n	800de9e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800de5e:	7afb      	ldrb	r3, [r7, #11]
 800de60:	f003 0304 	and.w	r3, r3, #4
 800de64:	2b00      	cmp	r3, #0
 800de66:	d11c      	bne.n	800dea2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	799b      	ldrb	r3, [r3, #6]
 800de6c:	f003 0310 	and.w	r3, r3, #16
 800de70:	2b00      	cmp	r3, #0
 800de72:	d102      	bne.n	800de7a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800de74:	2305      	movs	r3, #5
 800de76:	75fb      	strb	r3, [r7, #23]
 800de78:	e014      	b.n	800dea4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	695b      	ldr	r3, [r3, #20]
 800de84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de88:	4413      	add	r3, r2
 800de8a:	4619      	mov	r1, r3
 800de8c:	68f8      	ldr	r0, [r7, #12]
 800de8e:	f7ff fe43 	bl	800db18 <ld_clust>
 800de92:	4602      	mov	r2, r0
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800de98:	e7c0      	b.n	800de1c <follow_path+0x50>
			if (res != FR_OK) break;
 800de9a:	bf00      	nop
 800de9c:	e002      	b.n	800dea4 <follow_path+0xd8>
				break;
 800de9e:	bf00      	nop
 800dea0:	e000      	b.n	800dea4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dea2:	bf00      	nop
			}
		}
	}

	return res;
 800dea4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3718      	adds	r7, #24
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}

0800deae <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800deae:	b480      	push	{r7}
 800deb0:	b087      	sub	sp, #28
 800deb2:	af00      	add	r7, sp, #0
 800deb4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800deb6:	f04f 33ff 	mov.w	r3, #4294967295
 800deba:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d031      	beq.n	800df28 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	617b      	str	r3, [r7, #20]
 800deca:	e002      	b.n	800ded2 <get_ldnumber+0x24>
 800decc:	697b      	ldr	r3, [r7, #20]
 800dece:	3301      	adds	r3, #1
 800ded0:	617b      	str	r3, [r7, #20]
 800ded2:	697b      	ldr	r3, [r7, #20]
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	2b20      	cmp	r3, #32
 800ded8:	d903      	bls.n	800dee2 <get_ldnumber+0x34>
 800deda:	697b      	ldr	r3, [r7, #20]
 800dedc:	781b      	ldrb	r3, [r3, #0]
 800dede:	2b3a      	cmp	r3, #58	@ 0x3a
 800dee0:	d1f4      	bne.n	800decc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	2b3a      	cmp	r3, #58	@ 0x3a
 800dee8:	d11c      	bne.n	800df24 <get_ldnumber+0x76>
			tp = *path;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	1c5a      	adds	r2, r3, #1
 800def4:	60fa      	str	r2, [r7, #12]
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	3b30      	subs	r3, #48	@ 0x30
 800defa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	2b09      	cmp	r3, #9
 800df00:	d80e      	bhi.n	800df20 <get_ldnumber+0x72>
 800df02:	68fa      	ldr	r2, [r7, #12]
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	429a      	cmp	r2, r3
 800df08:	d10a      	bne.n	800df20 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d107      	bne.n	800df20 <get_ldnumber+0x72>
					vol = (int)i;
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800df14:	697b      	ldr	r3, [r7, #20]
 800df16:	3301      	adds	r3, #1
 800df18:	617b      	str	r3, [r7, #20]
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	697a      	ldr	r2, [r7, #20]
 800df1e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800df20:	693b      	ldr	r3, [r7, #16]
 800df22:	e002      	b.n	800df2a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800df24:	2300      	movs	r3, #0
 800df26:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800df28:	693b      	ldr	r3, [r7, #16]
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	371c      	adds	r7, #28
 800df2e:	46bd      	mov	sp, r7
 800df30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df34:	4770      	bx	lr
	...

0800df38 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b082      	sub	sp, #8
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	2200      	movs	r2, #0
 800df46:	70da      	strb	r2, [r3, #3]
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	f04f 32ff 	mov.w	r2, #4294967295
 800df4e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800df50:	6839      	ldr	r1, [r7, #0]
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f7ff f8dc 	bl	800d110 <move_window>
 800df58:	4603      	mov	r3, r0
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d001      	beq.n	800df62 <check_fs+0x2a>
 800df5e:	2304      	movs	r3, #4
 800df60:	e038      	b.n	800dfd4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	3334      	adds	r3, #52	@ 0x34
 800df66:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800df6a:	4618      	mov	r0, r3
 800df6c:	f7fe fdee 	bl	800cb4c <ld_word>
 800df70:	4603      	mov	r3, r0
 800df72:	461a      	mov	r2, r3
 800df74:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800df78:	429a      	cmp	r2, r3
 800df7a:	d001      	beq.n	800df80 <check_fs+0x48>
 800df7c:	2303      	movs	r3, #3
 800df7e:	e029      	b.n	800dfd4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800df86:	2be9      	cmp	r3, #233	@ 0xe9
 800df88:	d009      	beq.n	800df9e <check_fs+0x66>
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800df90:	2beb      	cmp	r3, #235	@ 0xeb
 800df92:	d11e      	bne.n	800dfd2 <check_fs+0x9a>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800df9a:	2b90      	cmp	r3, #144	@ 0x90
 800df9c:	d119      	bne.n	800dfd2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	3334      	adds	r3, #52	@ 0x34
 800dfa2:	3336      	adds	r3, #54	@ 0x36
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	f7fe fdea 	bl	800cb7e <ld_dword>
 800dfaa:	4603      	mov	r3, r0
 800dfac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800dfb0:	4a0a      	ldr	r2, [pc, #40]	@ (800dfdc <check_fs+0xa4>)
 800dfb2:	4293      	cmp	r3, r2
 800dfb4:	d101      	bne.n	800dfba <check_fs+0x82>
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	e00c      	b.n	800dfd4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	3334      	adds	r3, #52	@ 0x34
 800dfbe:	3352      	adds	r3, #82	@ 0x52
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f7fe fddc 	bl	800cb7e <ld_dword>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	4a05      	ldr	r2, [pc, #20]	@ (800dfe0 <check_fs+0xa8>)
 800dfca:	4293      	cmp	r3, r2
 800dfcc:	d101      	bne.n	800dfd2 <check_fs+0x9a>
 800dfce:	2300      	movs	r3, #0
 800dfd0:	e000      	b.n	800dfd4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800dfd2:	2302      	movs	r3, #2
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3708      	adds	r7, #8
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}
 800dfdc:	00544146 	.word	0x00544146
 800dfe0:	33544146 	.word	0x33544146

0800dfe4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b096      	sub	sp, #88	@ 0x58
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	60f8      	str	r0, [r7, #12]
 800dfec:	60b9      	str	r1, [r7, #8]
 800dfee:	4613      	mov	r3, r2
 800dff0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dff2:	68bb      	ldr	r3, [r7, #8]
 800dff4:	2200      	movs	r2, #0
 800dff6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dff8:	68f8      	ldr	r0, [r7, #12]
 800dffa:	f7ff ff58 	bl	800deae <get_ldnumber>
 800dffe:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e002:	2b00      	cmp	r3, #0
 800e004:	da01      	bge.n	800e00a <find_volume+0x26>
 800e006:	230b      	movs	r3, #11
 800e008:	e235      	b.n	800e476 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e00a:	4aa5      	ldr	r2, [pc, #660]	@ (800e2a0 <find_volume+0x2bc>)
 800e00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e00e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e012:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e016:	2b00      	cmp	r3, #0
 800e018:	d101      	bne.n	800e01e <find_volume+0x3a>
 800e01a:	230c      	movs	r3, #12
 800e01c:	e22b      	b.n	800e476 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800e01e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e020:	f7fe fe95 	bl	800cd4e <lock_fs>
 800e024:	4603      	mov	r3, r0
 800e026:	2b00      	cmp	r3, #0
 800e028:	d101      	bne.n	800e02e <find_volume+0x4a>
 800e02a:	230f      	movs	r3, #15
 800e02c:	e223      	b.n	800e476 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e032:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e034:	79fb      	ldrb	r3, [r7, #7]
 800e036:	f023 0301 	bic.w	r3, r3, #1
 800e03a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e03e:	781b      	ldrb	r3, [r3, #0]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d01a      	beq.n	800e07a <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e046:	785b      	ldrb	r3, [r3, #1]
 800e048:	4618      	mov	r0, r3
 800e04a:	f7fe fcdf 	bl	800ca0c <disk_status>
 800e04e:	4603      	mov	r3, r0
 800e050:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e054:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e058:	f003 0301 	and.w	r3, r3, #1
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d10c      	bne.n	800e07a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e060:	79fb      	ldrb	r3, [r7, #7]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d007      	beq.n	800e076 <find_volume+0x92>
 800e066:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e06a:	f003 0304 	and.w	r3, r3, #4
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d001      	beq.n	800e076 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800e072:	230a      	movs	r3, #10
 800e074:	e1ff      	b.n	800e476 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800e076:	2300      	movs	r3, #0
 800e078:	e1fd      	b.n	800e476 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e07c:	2200      	movs	r2, #0
 800e07e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e082:	b2da      	uxtb	r2, r3
 800e084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e086:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e08a:	785b      	ldrb	r3, [r3, #1]
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7fe fcd7 	bl	800ca40 <disk_initialize>
 800e092:	4603      	mov	r3, r0
 800e094:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e098:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e09c:	f003 0301 	and.w	r3, r3, #1
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d001      	beq.n	800e0a8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e0a4:	2303      	movs	r3, #3
 800e0a6:	e1e6      	b.n	800e476 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e0a8:	79fb      	ldrb	r3, [r7, #7]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d007      	beq.n	800e0be <find_volume+0xda>
 800e0ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e0b2:	f003 0304 	and.w	r3, r3, #4
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d001      	beq.n	800e0be <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800e0ba:	230a      	movs	r3, #10
 800e0bc:	e1db      	b.n	800e476 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e0c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e0c4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e0c6:	f7ff ff37 	bl	800df38 <check_fs>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e0d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e0d4:	2b02      	cmp	r3, #2
 800e0d6:	d149      	bne.n	800e16c <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e0d8:	2300      	movs	r3, #0
 800e0da:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0dc:	e01e      	b.n	800e11c <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0e0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e0e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0e6:	011b      	lsls	r3, r3, #4
 800e0e8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e0ec:	4413      	add	r3, r2
 800e0ee:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f2:	3304      	adds	r3, #4
 800e0f4:	781b      	ldrb	r3, [r3, #0]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d006      	beq.n	800e108 <find_volume+0x124>
 800e0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0fc:	3308      	adds	r3, #8
 800e0fe:	4618      	mov	r0, r3
 800e100:	f7fe fd3d 	bl	800cb7e <ld_dword>
 800e104:	4602      	mov	r2, r0
 800e106:	e000      	b.n	800e10a <find_volume+0x126>
 800e108:	2200      	movs	r2, #0
 800e10a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e10c:	009b      	lsls	r3, r3, #2
 800e10e:	3358      	adds	r3, #88	@ 0x58
 800e110:	443b      	add	r3, r7
 800e112:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e118:	3301      	adds	r3, #1
 800e11a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e11c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e11e:	2b03      	cmp	r3, #3
 800e120:	d9dd      	bls.n	800e0de <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e122:	2300      	movs	r3, #0
 800e124:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e126:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d002      	beq.n	800e132 <find_volume+0x14e>
 800e12c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e12e:	3b01      	subs	r3, #1
 800e130:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e134:	009b      	lsls	r3, r3, #2
 800e136:	3358      	adds	r3, #88	@ 0x58
 800e138:	443b      	add	r3, r7
 800e13a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e13e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e140:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e142:	2b00      	cmp	r3, #0
 800e144:	d005      	beq.n	800e152 <find_volume+0x16e>
 800e146:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e148:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e14a:	f7ff fef5 	bl	800df38 <check_fs>
 800e14e:	4603      	mov	r3, r0
 800e150:	e000      	b.n	800e154 <find_volume+0x170>
 800e152:	2303      	movs	r3, #3
 800e154:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e158:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e15c:	2b01      	cmp	r3, #1
 800e15e:	d905      	bls.n	800e16c <find_volume+0x188>
 800e160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e162:	3301      	adds	r3, #1
 800e164:	643b      	str	r3, [r7, #64]	@ 0x40
 800e166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e168:	2b03      	cmp	r3, #3
 800e16a:	d9e2      	bls.n	800e132 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e16c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e170:	2b04      	cmp	r3, #4
 800e172:	d101      	bne.n	800e178 <find_volume+0x194>
 800e174:	2301      	movs	r3, #1
 800e176:	e17e      	b.n	800e476 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e178:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e17c:	2b01      	cmp	r3, #1
 800e17e:	d901      	bls.n	800e184 <find_volume+0x1a0>
 800e180:	230d      	movs	r3, #13
 800e182:	e178      	b.n	800e476 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e186:	3334      	adds	r3, #52	@ 0x34
 800e188:	330b      	adds	r3, #11
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7fe fcde 	bl	800cb4c <ld_word>
 800e190:	4603      	mov	r3, r0
 800e192:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e196:	d001      	beq.n	800e19c <find_volume+0x1b8>
 800e198:	230d      	movs	r3, #13
 800e19a:	e16c      	b.n	800e476 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e19e:	3334      	adds	r3, #52	@ 0x34
 800e1a0:	3316      	adds	r3, #22
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7fe fcd2 	bl	800cb4c <ld_word>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e1ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d106      	bne.n	800e1c0 <find_volume+0x1dc>
 800e1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b4:	3334      	adds	r3, #52	@ 0x34
 800e1b6:	3324      	adds	r3, #36	@ 0x24
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	f7fe fce0 	bl	800cb7e <ld_dword>
 800e1be:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e1c4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1c8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800e1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ce:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e1d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1d2:	789b      	ldrb	r3, [r3, #2]
 800e1d4:	2b01      	cmp	r3, #1
 800e1d6:	d005      	beq.n	800e1e4 <find_volume+0x200>
 800e1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1da:	789b      	ldrb	r3, [r3, #2]
 800e1dc:	2b02      	cmp	r3, #2
 800e1de:	d001      	beq.n	800e1e4 <find_volume+0x200>
 800e1e0:	230d      	movs	r3, #13
 800e1e2:	e148      	b.n	800e476 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1e6:	789b      	ldrb	r3, [r3, #2]
 800e1e8:	461a      	mov	r2, r3
 800e1ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1ec:	fb02 f303 	mul.w	r3, r2, r3
 800e1f0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e1f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e1f8:	461a      	mov	r2, r3
 800e1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1fc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e1fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e200:	895b      	ldrh	r3, [r3, #10]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d008      	beq.n	800e218 <find_volume+0x234>
 800e206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e208:	895b      	ldrh	r3, [r3, #10]
 800e20a:	461a      	mov	r2, r3
 800e20c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e20e:	895b      	ldrh	r3, [r3, #10]
 800e210:	3b01      	subs	r3, #1
 800e212:	4013      	ands	r3, r2
 800e214:	2b00      	cmp	r3, #0
 800e216:	d001      	beq.n	800e21c <find_volume+0x238>
 800e218:	230d      	movs	r3, #13
 800e21a:	e12c      	b.n	800e476 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e21e:	3334      	adds	r3, #52	@ 0x34
 800e220:	3311      	adds	r3, #17
 800e222:	4618      	mov	r0, r3
 800e224:	f7fe fc92 	bl	800cb4c <ld_word>
 800e228:	4603      	mov	r3, r0
 800e22a:	461a      	mov	r2, r3
 800e22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e22e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e232:	891b      	ldrh	r3, [r3, #8]
 800e234:	f003 030f 	and.w	r3, r3, #15
 800e238:	b29b      	uxth	r3, r3
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d001      	beq.n	800e242 <find_volume+0x25e>
 800e23e:	230d      	movs	r3, #13
 800e240:	e119      	b.n	800e476 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e244:	3334      	adds	r3, #52	@ 0x34
 800e246:	3313      	adds	r3, #19
 800e248:	4618      	mov	r0, r3
 800e24a:	f7fe fc7f 	bl	800cb4c <ld_word>
 800e24e:	4603      	mov	r3, r0
 800e250:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e252:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e254:	2b00      	cmp	r3, #0
 800e256:	d106      	bne.n	800e266 <find_volume+0x282>
 800e258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e25a:	3334      	adds	r3, #52	@ 0x34
 800e25c:	3320      	adds	r3, #32
 800e25e:	4618      	mov	r0, r3
 800e260:	f7fe fc8d 	bl	800cb7e <ld_dword>
 800e264:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e268:	3334      	adds	r3, #52	@ 0x34
 800e26a:	330e      	adds	r3, #14
 800e26c:	4618      	mov	r0, r3
 800e26e:	f7fe fc6d 	bl	800cb4c <ld_word>
 800e272:	4603      	mov	r3, r0
 800e274:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e276:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d101      	bne.n	800e280 <find_volume+0x29c>
 800e27c:	230d      	movs	r3, #13
 800e27e:	e0fa      	b.n	800e476 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e280:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e284:	4413      	add	r3, r2
 800e286:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e288:	8912      	ldrh	r2, [r2, #8]
 800e28a:	0912      	lsrs	r2, r2, #4
 800e28c:	b292      	uxth	r2, r2
 800e28e:	4413      	add	r3, r2
 800e290:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e292:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e296:	429a      	cmp	r2, r3
 800e298:	d204      	bcs.n	800e2a4 <find_volume+0x2c0>
 800e29a:	230d      	movs	r3, #13
 800e29c:	e0eb      	b.n	800e476 <find_volume+0x492>
 800e29e:	bf00      	nop
 800e2a0:	200008a4 	.word	0x200008a4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e2a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e2a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2a8:	1ad3      	subs	r3, r2, r3
 800e2aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2ac:	8952      	ldrh	r2, [r2, #10]
 800e2ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800e2b2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d101      	bne.n	800e2be <find_volume+0x2da>
 800e2ba:	230d      	movs	r3, #13
 800e2bc:	e0db      	b.n	800e476 <find_volume+0x492>
		fmt = FS_FAT32;
 800e2be:	2303      	movs	r3, #3
 800e2c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	d802      	bhi.n	800e2d4 <find_volume+0x2f0>
 800e2ce:	2302      	movs	r3, #2
 800e2d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e2d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2d6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e2da:	4293      	cmp	r3, r2
 800e2dc:	d802      	bhi.n	800e2e4 <find_volume+0x300>
 800e2de:	2301      	movs	r3, #1
 800e2e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e6:	1c9a      	adds	r2, r3, #2
 800e2e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ea:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2f0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e2f2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e2f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2f6:	441a      	add	r2, r3
 800e2f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2fa:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e2fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e300:	441a      	add	r2, r3
 800e302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e304:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800e306:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e30a:	2b03      	cmp	r3, #3
 800e30c:	d11e      	bne.n	800e34c <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e30e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e310:	3334      	adds	r3, #52	@ 0x34
 800e312:	332a      	adds	r3, #42	@ 0x2a
 800e314:	4618      	mov	r0, r3
 800e316:	f7fe fc19 	bl	800cb4c <ld_word>
 800e31a:	4603      	mov	r3, r0
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d001      	beq.n	800e324 <find_volume+0x340>
 800e320:	230d      	movs	r3, #13
 800e322:	e0a8      	b.n	800e476 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e326:	891b      	ldrh	r3, [r3, #8]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d001      	beq.n	800e330 <find_volume+0x34c>
 800e32c:	230d      	movs	r3, #13
 800e32e:	e0a2      	b.n	800e476 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e332:	3334      	adds	r3, #52	@ 0x34
 800e334:	332c      	adds	r3, #44	@ 0x2c
 800e336:	4618      	mov	r0, r3
 800e338:	f7fe fc21 	bl	800cb7e <ld_dword>
 800e33c:	4602      	mov	r2, r0
 800e33e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e340:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e344:	699b      	ldr	r3, [r3, #24]
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	647b      	str	r3, [r7, #68]	@ 0x44
 800e34a:	e01f      	b.n	800e38c <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e34e:	891b      	ldrh	r3, [r3, #8]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d101      	bne.n	800e358 <find_volume+0x374>
 800e354:	230d      	movs	r3, #13
 800e356:	e08e      	b.n	800e476 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e35a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e35c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e35e:	441a      	add	r2, r3
 800e360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e362:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e364:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e368:	2b02      	cmp	r3, #2
 800e36a:	d103      	bne.n	800e374 <find_volume+0x390>
 800e36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36e:	699b      	ldr	r3, [r3, #24]
 800e370:	005b      	lsls	r3, r3, #1
 800e372:	e00a      	b.n	800e38a <find_volume+0x3a6>
 800e374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e376:	699a      	ldr	r2, [r3, #24]
 800e378:	4613      	mov	r3, r2
 800e37a:	005b      	lsls	r3, r3, #1
 800e37c:	4413      	add	r3, r2
 800e37e:	085a      	lsrs	r2, r3, #1
 800e380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e382:	699b      	ldr	r3, [r3, #24]
 800e384:	f003 0301 	and.w	r3, r3, #1
 800e388:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e38a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e38e:	69da      	ldr	r2, [r3, #28]
 800e390:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e392:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e396:	0a5b      	lsrs	r3, r3, #9
 800e398:	429a      	cmp	r2, r3
 800e39a:	d201      	bcs.n	800e3a0 <find_volume+0x3bc>
 800e39c:	230d      	movs	r3, #13
 800e39e:	e06a      	b.n	800e476 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3a2:	f04f 32ff 	mov.w	r2, #4294967295
 800e3a6:	615a      	str	r2, [r3, #20]
 800e3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3aa:	695a      	ldr	r2, [r3, #20]
 800e3ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ae:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b2:	2280      	movs	r2, #128	@ 0x80
 800e3b4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e3b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e3ba:	2b03      	cmp	r3, #3
 800e3bc:	d149      	bne.n	800e452 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c0:	3334      	adds	r3, #52	@ 0x34
 800e3c2:	3330      	adds	r3, #48	@ 0x30
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f7fe fbc1 	bl	800cb4c <ld_word>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d140      	bne.n	800e452 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e3d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e3d8:	f7fe fe9a 	bl	800d110 <move_window>
 800e3dc:	4603      	mov	r3, r0
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d137      	bne.n	800e452 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800e3e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e3e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ea:	3334      	adds	r3, #52	@ 0x34
 800e3ec:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	f7fe fbab 	bl	800cb4c <ld_word>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	461a      	mov	r2, r3
 800e3fa:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e3fe:	429a      	cmp	r2, r3
 800e400:	d127      	bne.n	800e452 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e404:	3334      	adds	r3, #52	@ 0x34
 800e406:	4618      	mov	r0, r3
 800e408:	f7fe fbb9 	bl	800cb7e <ld_dword>
 800e40c:	4603      	mov	r3, r0
 800e40e:	4a1c      	ldr	r2, [pc, #112]	@ (800e480 <find_volume+0x49c>)
 800e410:	4293      	cmp	r3, r2
 800e412:	d11e      	bne.n	800e452 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e416:	3334      	adds	r3, #52	@ 0x34
 800e418:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e41c:	4618      	mov	r0, r3
 800e41e:	f7fe fbae 	bl	800cb7e <ld_dword>
 800e422:	4603      	mov	r3, r0
 800e424:	4a17      	ldr	r2, [pc, #92]	@ (800e484 <find_volume+0x4a0>)
 800e426:	4293      	cmp	r3, r2
 800e428:	d113      	bne.n	800e452 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e42c:	3334      	adds	r3, #52	@ 0x34
 800e42e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e432:	4618      	mov	r0, r3
 800e434:	f7fe fba3 	bl	800cb7e <ld_dword>
 800e438:	4602      	mov	r2, r0
 800e43a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e43c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e43e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e440:	3334      	adds	r3, #52	@ 0x34
 800e442:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e446:	4618      	mov	r0, r3
 800e448:	f7fe fb99 	bl	800cb7e <ld_dword>
 800e44c:	4602      	mov	r2, r0
 800e44e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e450:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e454:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e458:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e45a:	4b0b      	ldr	r3, [pc, #44]	@ (800e488 <find_volume+0x4a4>)
 800e45c:	881b      	ldrh	r3, [r3, #0]
 800e45e:	3301      	adds	r3, #1
 800e460:	b29a      	uxth	r2, r3
 800e462:	4b09      	ldr	r3, [pc, #36]	@ (800e488 <find_volume+0x4a4>)
 800e464:	801a      	strh	r2, [r3, #0]
 800e466:	4b08      	ldr	r3, [pc, #32]	@ (800e488 <find_volume+0x4a4>)
 800e468:	881a      	ldrh	r2, [r3, #0]
 800e46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e46c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e46e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e470:	f7fe fde6 	bl	800d040 <clear_lock>
#endif
	return FR_OK;
 800e474:	2300      	movs	r3, #0
}
 800e476:	4618      	mov	r0, r3
 800e478:	3758      	adds	r7, #88	@ 0x58
 800e47a:	46bd      	mov	sp, r7
 800e47c:	bd80      	pop	{r7, pc}
 800e47e:	bf00      	nop
 800e480:	41615252 	.word	0x41615252
 800e484:	61417272 	.word	0x61417272
 800e488:	200008a8 	.word	0x200008a8

0800e48c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b084      	sub	sp, #16
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
 800e494:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e496:	2309      	movs	r3, #9
 800e498:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d02e      	beq.n	800e4fe <validate+0x72>
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d02a      	beq.n	800e4fe <validate+0x72>
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d025      	beq.n	800e4fe <validate+0x72>
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	889a      	ldrh	r2, [r3, #4]
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	88db      	ldrh	r3, [r3, #6]
 800e4bc:	429a      	cmp	r2, r3
 800e4be:	d11e      	bne.n	800e4fe <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f7fe fc42 	bl	800cd4e <lock_fs>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d014      	beq.n	800e4fa <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	785b      	ldrb	r3, [r3, #1]
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f7fe fa98 	bl	800ca0c <disk_status>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	f003 0301 	and.w	r3, r3, #1
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d102      	bne.n	800e4ec <validate+0x60>
				res = FR_OK;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	73fb      	strb	r3, [r7, #15]
 800e4ea:	e008      	b.n	800e4fe <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	2100      	movs	r1, #0
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f7fe fc41 	bl	800cd7a <unlock_fs>
 800e4f8:	e001      	b.n	800e4fe <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800e4fa:	230f      	movs	r3, #15
 800e4fc:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e4fe:	7bfb      	ldrb	r3, [r7, #15]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d102      	bne.n	800e50a <validate+0x7e>
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	e000      	b.n	800e50c <validate+0x80>
 800e50a:	2300      	movs	r3, #0
 800e50c:	683a      	ldr	r2, [r7, #0]
 800e50e:	6013      	str	r3, [r2, #0]
	return res;
 800e510:	7bfb      	ldrb	r3, [r7, #15]
}
 800e512:	4618      	mov	r0, r3
 800e514:	3710      	adds	r7, #16
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}
	...

0800e51c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b088      	sub	sp, #32
 800e520:	af00      	add	r7, sp, #0
 800e522:	60f8      	str	r0, [r7, #12]
 800e524:	60b9      	str	r1, [r7, #8]
 800e526:	4613      	mov	r3, r2
 800e528:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e52e:	f107 0310 	add.w	r3, r7, #16
 800e532:	4618      	mov	r0, r3
 800e534:	f7ff fcbb 	bl	800deae <get_ldnumber>
 800e538:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e53a:	69fb      	ldr	r3, [r7, #28]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	da01      	bge.n	800e544 <f_mount+0x28>
 800e540:	230b      	movs	r3, #11
 800e542:	e048      	b.n	800e5d6 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e544:	4a26      	ldr	r2, [pc, #152]	@ (800e5e0 <f_mount+0xc4>)
 800e546:	69fb      	ldr	r3, [r7, #28]
 800e548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e54c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e54e:	69bb      	ldr	r3, [r7, #24]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d00f      	beq.n	800e574 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e554:	69b8      	ldr	r0, [r7, #24]
 800e556:	f7fe fd73 	bl	800d040 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800e55a:	69bb      	ldr	r3, [r7, #24]
 800e55c:	68db      	ldr	r3, [r3, #12]
 800e55e:	4618      	mov	r0, r3
 800e560:	f000 fef5 	bl	800f34e <ff_del_syncobj>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d101      	bne.n	800e56e <f_mount+0x52>
 800e56a:	2302      	movs	r3, #2
 800e56c:	e033      	b.n	800e5d6 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e56e:	69bb      	ldr	r3, [r7, #24]
 800e570:	2200      	movs	r2, #0
 800e572:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d00f      	beq.n	800e59a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	2200      	movs	r2, #0
 800e57e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800e580:	69fb      	ldr	r3, [r7, #28]
 800e582:	b2da      	uxtb	r2, r3
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	330c      	adds	r3, #12
 800e588:	4619      	mov	r1, r3
 800e58a:	4610      	mov	r0, r2
 800e58c:	f000 febf 	bl	800f30e <ff_cre_syncobj>
 800e590:	4603      	mov	r3, r0
 800e592:	2b00      	cmp	r3, #0
 800e594:	d101      	bne.n	800e59a <f_mount+0x7e>
 800e596:	2302      	movs	r3, #2
 800e598:	e01d      	b.n	800e5d6 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e59a:	68fa      	ldr	r2, [r7, #12]
 800e59c:	4910      	ldr	r1, [pc, #64]	@ (800e5e0 <f_mount+0xc4>)
 800e59e:	69fb      	ldr	r3, [r7, #28]
 800e5a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d002      	beq.n	800e5b0 <f_mount+0x94>
 800e5aa:	79fb      	ldrb	r3, [r7, #7]
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d001      	beq.n	800e5b4 <f_mount+0x98>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	e010      	b.n	800e5d6 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e5b4:	f107 010c 	add.w	r1, r7, #12
 800e5b8:	f107 0308 	add.w	r3, r7, #8
 800e5bc:	2200      	movs	r2, #0
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f7ff fd10 	bl	800dfe4 <find_volume>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	7dfa      	ldrb	r2, [r7, #23]
 800e5cc:	4611      	mov	r1, r2
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	f7fe fbd3 	bl	800cd7a <unlock_fs>
 800e5d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3720      	adds	r7, #32
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
 800e5de:	bf00      	nop
 800e5e0:	200008a4 	.word	0x200008a4

0800e5e4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b098      	sub	sp, #96	@ 0x60
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	60f8      	str	r0, [r7, #12]
 800e5ec:	60b9      	str	r1, [r7, #8]
 800e5ee:	4613      	mov	r3, r2
 800e5f0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d101      	bne.n	800e5fc <f_open+0x18>
 800e5f8:	2309      	movs	r3, #9
 800e5fa:	e1b0      	b.n	800e95e <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e5fc:	79fb      	ldrb	r3, [r7, #7]
 800e5fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e602:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e604:	79fa      	ldrb	r2, [r7, #7]
 800e606:	f107 0110 	add.w	r1, r7, #16
 800e60a:	f107 0308 	add.w	r3, r7, #8
 800e60e:	4618      	mov	r0, r3
 800e610:	f7ff fce8 	bl	800dfe4 <find_volume>
 800e614:	4603      	mov	r3, r0
 800e616:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e61a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e61e:	2b00      	cmp	r3, #0
 800e620:	f040 818d 	bne.w	800e93e <f_open+0x35a>
		dj.obj.fs = fs;
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e628:	68ba      	ldr	r2, [r7, #8]
 800e62a:	f107 0314 	add.w	r3, r7, #20
 800e62e:	4611      	mov	r1, r2
 800e630:	4618      	mov	r0, r3
 800e632:	f7ff fbcb 	bl	800ddcc <follow_path>
 800e636:	4603      	mov	r3, r0
 800e638:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e63c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e640:	2b00      	cmp	r3, #0
 800e642:	d118      	bne.n	800e676 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e644:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e648:	b25b      	sxtb	r3, r3
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	da03      	bge.n	800e656 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e64e:	2306      	movs	r3, #6
 800e650:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e654:	e00f      	b.n	800e676 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e656:	79fb      	ldrb	r3, [r7, #7]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	bf8c      	ite	hi
 800e65c:	2301      	movhi	r3, #1
 800e65e:	2300      	movls	r3, #0
 800e660:	b2db      	uxtb	r3, r3
 800e662:	461a      	mov	r2, r3
 800e664:	f107 0314 	add.w	r3, r7, #20
 800e668:	4611      	mov	r1, r2
 800e66a:	4618      	mov	r0, r3
 800e66c:	f7fe fba0 	bl	800cdb0 <chk_lock>
 800e670:	4603      	mov	r3, r0
 800e672:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e676:	79fb      	ldrb	r3, [r7, #7]
 800e678:	f003 031c 	and.w	r3, r3, #28
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d07f      	beq.n	800e780 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e680:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e684:	2b00      	cmp	r3, #0
 800e686:	d017      	beq.n	800e6b8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e688:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e68c:	2b04      	cmp	r3, #4
 800e68e:	d10e      	bne.n	800e6ae <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e690:	f7fe fbea 	bl	800ce68 <enq_lock>
 800e694:	4603      	mov	r3, r0
 800e696:	2b00      	cmp	r3, #0
 800e698:	d006      	beq.n	800e6a8 <f_open+0xc4>
 800e69a:	f107 0314 	add.w	r3, r7, #20
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f7ff face 	bl	800dc40 <dir_register>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	e000      	b.n	800e6aa <f_open+0xc6>
 800e6a8:	2312      	movs	r3, #18
 800e6aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e6ae:	79fb      	ldrb	r3, [r7, #7]
 800e6b0:	f043 0308 	orr.w	r3, r3, #8
 800e6b4:	71fb      	strb	r3, [r7, #7]
 800e6b6:	e010      	b.n	800e6da <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e6b8:	7ebb      	ldrb	r3, [r7, #26]
 800e6ba:	f003 0311 	and.w	r3, r3, #17
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d003      	beq.n	800e6ca <f_open+0xe6>
					res = FR_DENIED;
 800e6c2:	2307      	movs	r3, #7
 800e6c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e6c8:	e007      	b.n	800e6da <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e6ca:	79fb      	ldrb	r3, [r7, #7]
 800e6cc:	f003 0304 	and.w	r3, r3, #4
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d002      	beq.n	800e6da <f_open+0xf6>
 800e6d4:	2308      	movs	r3, #8
 800e6d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e6da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d168      	bne.n	800e7b4 <f_open+0x1d0>
 800e6e2:	79fb      	ldrb	r3, [r7, #7]
 800e6e4:	f003 0308 	and.w	r3, r3, #8
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d063      	beq.n	800e7b4 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e6ec:	f7fd ff64 	bl	800c5b8 <get_fattime>
 800e6f0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e6f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6f4:	330e      	adds	r3, #14
 800e6f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	f7fe fa7e 	bl	800cbfa <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e6fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e700:	3316      	adds	r3, #22
 800e702:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e704:	4618      	mov	r0, r3
 800e706:	f7fe fa78 	bl	800cbfa <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e70a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e70c:	330b      	adds	r3, #11
 800e70e:	2220      	movs	r2, #32
 800e710:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e712:	693b      	ldr	r3, [r7, #16]
 800e714:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e716:	4611      	mov	r1, r2
 800e718:	4618      	mov	r0, r3
 800e71a:	f7ff f9fd 	bl	800db18 <ld_clust>
 800e71e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e724:	2200      	movs	r2, #0
 800e726:	4618      	mov	r0, r3
 800e728:	f7ff fa15 	bl	800db56 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e72c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e72e:	331c      	adds	r3, #28
 800e730:	2100      	movs	r1, #0
 800e732:	4618      	mov	r0, r3
 800e734:	f7fe fa61 	bl	800cbfa <st_dword>
					fs->wflag = 1;
 800e738:	693b      	ldr	r3, [r7, #16]
 800e73a:	2201      	movs	r2, #1
 800e73c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e73e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e740:	2b00      	cmp	r3, #0
 800e742:	d037      	beq.n	800e7b4 <f_open+0x1d0>
						dw = fs->winsect;
 800e744:	693b      	ldr	r3, [r7, #16]
 800e746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e748:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e74a:	f107 0314 	add.w	r3, r7, #20
 800e74e:	2200      	movs	r2, #0
 800e750:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e752:	4618      	mov	r0, r3
 800e754:	f7fe ff28 	bl	800d5a8 <remove_chain>
 800e758:	4603      	mov	r3, r0
 800e75a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e75e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e762:	2b00      	cmp	r3, #0
 800e764:	d126      	bne.n	800e7b4 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e766:	693b      	ldr	r3, [r7, #16]
 800e768:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e76a:	4618      	mov	r0, r3
 800e76c:	f7fe fcd0 	bl	800d110 <move_window>
 800e770:	4603      	mov	r3, r0
 800e772:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e77a:	3a01      	subs	r2, #1
 800e77c:	611a      	str	r2, [r3, #16]
 800e77e:	e019      	b.n	800e7b4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e780:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e784:	2b00      	cmp	r3, #0
 800e786:	d115      	bne.n	800e7b4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e788:	7ebb      	ldrb	r3, [r7, #26]
 800e78a:	f003 0310 	and.w	r3, r3, #16
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d003      	beq.n	800e79a <f_open+0x1b6>
					res = FR_NO_FILE;
 800e792:	2304      	movs	r3, #4
 800e794:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e798:	e00c      	b.n	800e7b4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e79a:	79fb      	ldrb	r3, [r7, #7]
 800e79c:	f003 0302 	and.w	r3, r3, #2
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d007      	beq.n	800e7b4 <f_open+0x1d0>
 800e7a4:	7ebb      	ldrb	r3, [r7, #26]
 800e7a6:	f003 0301 	and.w	r3, r3, #1
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d002      	beq.n	800e7b4 <f_open+0x1d0>
						res = FR_DENIED;
 800e7ae:	2307      	movs	r3, #7
 800e7b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e7b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d126      	bne.n	800e80a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e7bc:	79fb      	ldrb	r3, [r7, #7]
 800e7be:	f003 0308 	and.w	r3, r3, #8
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d003      	beq.n	800e7ce <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e7c6:	79fb      	ldrb	r3, [r7, #7]
 800e7c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7cc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e7ce:	693b      	ldr	r3, [r7, #16]
 800e7d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e7d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e7dc:	79fb      	ldrb	r3, [r7, #7]
 800e7de:	2b01      	cmp	r3, #1
 800e7e0:	bf8c      	ite	hi
 800e7e2:	2301      	movhi	r3, #1
 800e7e4:	2300      	movls	r3, #0
 800e7e6:	b2db      	uxtb	r3, r3
 800e7e8:	461a      	mov	r2, r3
 800e7ea:	f107 0314 	add.w	r3, r7, #20
 800e7ee:	4611      	mov	r1, r2
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	f7fe fb5b 	bl	800ceac <inc_lock>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	691b      	ldr	r3, [r3, #16]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d102      	bne.n	800e80a <f_open+0x226>
 800e804:	2302      	movs	r3, #2
 800e806:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e80a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e80e:	2b00      	cmp	r3, #0
 800e810:	f040 8095 	bne.w	800e93e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e818:	4611      	mov	r1, r2
 800e81a:	4618      	mov	r0, r3
 800e81c:	f7ff f97c 	bl	800db18 <ld_clust>
 800e820:	4602      	mov	r2, r0
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e828:	331c      	adds	r3, #28
 800e82a:	4618      	mov	r0, r3
 800e82c:	f7fe f9a7 	bl	800cb7e <ld_dword>
 800e830:	4602      	mov	r2, r0
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	2200      	movs	r2, #0
 800e83a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e83c:	693a      	ldr	r2, [r7, #16]
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	88da      	ldrh	r2, [r3, #6]
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	79fa      	ldrb	r2, [r7, #7]
 800e84e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2200      	movs	r2, #0
 800e854:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	2200      	movs	r2, #0
 800e85a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2200      	movs	r2, #0
 800e860:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	3330      	adds	r3, #48	@ 0x30
 800e866:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e86a:	2100      	movs	r1, #0
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7fe fa11 	bl	800cc94 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e872:	79fb      	ldrb	r3, [r7, #7]
 800e874:	f003 0320 	and.w	r3, r3, #32
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d060      	beq.n	800e93e <f_open+0x35a>
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	68db      	ldr	r3, [r3, #12]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d05c      	beq.n	800e93e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	68da      	ldr	r2, [r3, #12]
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e88c:	693b      	ldr	r3, [r7, #16]
 800e88e:	895b      	ldrh	r3, [r3, #10]
 800e890:	025b      	lsls	r3, r3, #9
 800e892:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	689b      	ldr	r3, [r3, #8]
 800e898:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	68db      	ldr	r3, [r3, #12]
 800e89e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e8a0:	e016      	b.n	800e8d0 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f7fe fced 	bl	800d286 <get_fat>
 800e8ac:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e8ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e8b0:	2b01      	cmp	r3, #1
 800e8b2:	d802      	bhi.n	800e8ba <f_open+0x2d6>
 800e8b4:	2302      	movs	r3, #2
 800e8b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e8ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e8bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8c0:	d102      	bne.n	800e8c8 <f_open+0x2e4>
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e8c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e8ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e8cc:	1ad3      	subs	r3, r2, r3
 800e8ce:	657b      	str	r3, [r7, #84]	@ 0x54
 800e8d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d103      	bne.n	800e8e0 <f_open+0x2fc>
 800e8d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e8da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e8dc:	429a      	cmp	r2, r3
 800e8de:	d8e0      	bhi.n	800e8a2 <f_open+0x2be>
				}
				fp->clust = clst;
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e8e4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e8e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d127      	bne.n	800e93e <f_open+0x35a>
 800e8ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d022      	beq.n	800e93e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e8f8:	693b      	ldr	r3, [r7, #16]
 800e8fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	f7fe fca3 	bl	800d248 <clust2sect>
 800e902:	6478      	str	r0, [r7, #68]	@ 0x44
 800e904:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e906:	2b00      	cmp	r3, #0
 800e908:	d103      	bne.n	800e912 <f_open+0x32e>
						res = FR_INT_ERR;
 800e90a:	2302      	movs	r3, #2
 800e90c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e910:	e015      	b.n	800e93e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e912:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e914:	0a5a      	lsrs	r2, r3, #9
 800e916:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e918:	441a      	add	r2, r3
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e91e:	693b      	ldr	r3, [r7, #16]
 800e920:	7858      	ldrb	r0, [r3, #1]
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	6a1a      	ldr	r2, [r3, #32]
 800e92c:	2301      	movs	r3, #1
 800e92e:	f7fe f8af 	bl	800ca90 <disk_read>
 800e932:	4603      	mov	r3, r0
 800e934:	2b00      	cmp	r3, #0
 800e936:	d002      	beq.n	800e93e <f_open+0x35a>
 800e938:	2301      	movs	r3, #1
 800e93a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e93e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e942:	2b00      	cmp	r3, #0
 800e944:	d002      	beq.n	800e94c <f_open+0x368>
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	2200      	movs	r2, #0
 800e94a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e94c:	693b      	ldr	r3, [r7, #16]
 800e94e:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800e952:	4611      	mov	r1, r2
 800e954:	4618      	mov	r0, r3
 800e956:	f7fe fa10 	bl	800cd7a <unlock_fs>
 800e95a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e95e:	4618      	mov	r0, r3
 800e960:	3760      	adds	r7, #96	@ 0x60
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}

0800e966 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e966:	b580      	push	{r7, lr}
 800e968:	b08e      	sub	sp, #56	@ 0x38
 800e96a:	af00      	add	r7, sp, #0
 800e96c:	60f8      	str	r0, [r7, #12]
 800e96e:	60b9      	str	r1, [r7, #8]
 800e970:	607a      	str	r2, [r7, #4]
 800e972:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e974:	68bb      	ldr	r3, [r7, #8]
 800e976:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	2200      	movs	r2, #0
 800e97c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	f107 0214 	add.w	r2, r7, #20
 800e984:	4611      	mov	r1, r2
 800e986:	4618      	mov	r0, r3
 800e988:	f7ff fd80 	bl	800e48c <validate>
 800e98c:	4603      	mov	r3, r0
 800e98e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e992:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e996:	2b00      	cmp	r3, #0
 800e998:	d107      	bne.n	800e9aa <f_read+0x44>
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	7d5b      	ldrb	r3, [r3, #21]
 800e99e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e9a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d009      	beq.n	800e9be <f_read+0x58>
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e9b0:	4611      	mov	r1, r2
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	f7fe f9e1 	bl	800cd7a <unlock_fs>
 800e9b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e9bc:	e13d      	b.n	800ec3a <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	7d1b      	ldrb	r3, [r3, #20]
 800e9c2:	f003 0301 	and.w	r3, r3, #1
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d106      	bne.n	800e9d8 <f_read+0x72>
 800e9ca:	697b      	ldr	r3, [r7, #20]
 800e9cc:	2107      	movs	r1, #7
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f7fe f9d3 	bl	800cd7a <unlock_fs>
 800e9d4:	2307      	movs	r3, #7
 800e9d6:	e130      	b.n	800ec3a <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	68da      	ldr	r2, [r3, #12]
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	699b      	ldr	r3, [r3, #24]
 800e9e0:	1ad3      	subs	r3, r2, r3
 800e9e2:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	6a3b      	ldr	r3, [r7, #32]
 800e9e8:	429a      	cmp	r2, r3
 800e9ea:	f240 811c 	bls.w	800ec26 <f_read+0x2c0>
 800e9ee:	6a3b      	ldr	r3, [r7, #32]
 800e9f0:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e9f2:	e118      	b.n	800ec26 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	699b      	ldr	r3, [r3, #24]
 800e9f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	f040 80e4 	bne.w	800ebca <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	699b      	ldr	r3, [r3, #24]
 800ea06:	0a5b      	lsrs	r3, r3, #9
 800ea08:	697a      	ldr	r2, [r7, #20]
 800ea0a:	8952      	ldrh	r2, [r2, #10]
 800ea0c:	3a01      	subs	r2, #1
 800ea0e:	4013      	ands	r3, r2
 800ea10:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ea12:	69fb      	ldr	r3, [r7, #28]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d139      	bne.n	800ea8c <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	699b      	ldr	r3, [r3, #24]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d103      	bne.n	800ea28 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	689b      	ldr	r3, [r3, #8]
 800ea24:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea26:	e013      	b.n	800ea50 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d007      	beq.n	800ea40 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	699b      	ldr	r3, [r3, #24]
 800ea34:	4619      	mov	r1, r3
 800ea36:	68f8      	ldr	r0, [r7, #12]
 800ea38:	f7fe feb3 	bl	800d7a2 <clmt_clust>
 800ea3c:	6338      	str	r0, [r7, #48]	@ 0x30
 800ea3e:	e007      	b.n	800ea50 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ea40:	68fa      	ldr	r2, [r7, #12]
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	69db      	ldr	r3, [r3, #28]
 800ea46:	4619      	mov	r1, r3
 800ea48:	4610      	mov	r0, r2
 800ea4a:	f7fe fc1c 	bl	800d286 <get_fat>
 800ea4e:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ea50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea52:	2b01      	cmp	r3, #1
 800ea54:	d809      	bhi.n	800ea6a <f_read+0x104>
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	2202      	movs	r2, #2
 800ea5a:	755a      	strb	r2, [r3, #21]
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	2102      	movs	r1, #2
 800ea60:	4618      	mov	r0, r3
 800ea62:	f7fe f98a 	bl	800cd7a <unlock_fs>
 800ea66:	2302      	movs	r3, #2
 800ea68:	e0e7      	b.n	800ec3a <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ea6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea70:	d109      	bne.n	800ea86 <f_read+0x120>
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	2201      	movs	r2, #1
 800ea76:	755a      	strb	r2, [r3, #21]
 800ea78:	697b      	ldr	r3, [r7, #20]
 800ea7a:	2101      	movs	r1, #1
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	f7fe f97c 	bl	800cd7a <unlock_fs>
 800ea82:	2301      	movs	r3, #1
 800ea84:	e0d9      	b.n	800ec3a <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea8a:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ea8c:	697a      	ldr	r2, [r7, #20]
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	69db      	ldr	r3, [r3, #28]
 800ea92:	4619      	mov	r1, r3
 800ea94:	4610      	mov	r0, r2
 800ea96:	f7fe fbd7 	bl	800d248 <clust2sect>
 800ea9a:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ea9c:	69bb      	ldr	r3, [r7, #24]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d109      	bne.n	800eab6 <f_read+0x150>
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2202      	movs	r2, #2
 800eaa6:	755a      	strb	r2, [r3, #21]
 800eaa8:	697b      	ldr	r3, [r7, #20]
 800eaaa:	2102      	movs	r1, #2
 800eaac:	4618      	mov	r0, r3
 800eaae:	f7fe f964 	bl	800cd7a <unlock_fs>
 800eab2:	2302      	movs	r3, #2
 800eab4:	e0c1      	b.n	800ec3a <f_read+0x2d4>
			sect += csect;
 800eab6:	69ba      	ldr	r2, [r7, #24]
 800eab8:	69fb      	ldr	r3, [r7, #28]
 800eaba:	4413      	add	r3, r2
 800eabc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	0a5b      	lsrs	r3, r3, #9
 800eac2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800eac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d03e      	beq.n	800eb48 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800eaca:	69fa      	ldr	r2, [r7, #28]
 800eacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eace:	4413      	add	r3, r2
 800ead0:	697a      	ldr	r2, [r7, #20]
 800ead2:	8952      	ldrh	r2, [r2, #10]
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d905      	bls.n	800eae4 <f_read+0x17e>
					cc = fs->csize - csect;
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	895b      	ldrh	r3, [r3, #10]
 800eadc:	461a      	mov	r2, r3
 800eade:	69fb      	ldr	r3, [r7, #28]
 800eae0:	1ad3      	subs	r3, r2, r3
 800eae2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eae4:	697b      	ldr	r3, [r7, #20]
 800eae6:	7858      	ldrb	r0, [r3, #1]
 800eae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaea:	69ba      	ldr	r2, [r7, #24]
 800eaec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800eaee:	f7fd ffcf 	bl	800ca90 <disk_read>
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d009      	beq.n	800eb0c <f_read+0x1a6>
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	2201      	movs	r2, #1
 800eafc:	755a      	strb	r2, [r3, #21]
 800eafe:	697b      	ldr	r3, [r7, #20]
 800eb00:	2101      	movs	r1, #1
 800eb02:	4618      	mov	r0, r3
 800eb04:	f7fe f939 	bl	800cd7a <unlock_fs>
 800eb08:	2301      	movs	r3, #1
 800eb0a:	e096      	b.n	800ec3a <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	7d1b      	ldrb	r3, [r3, #20]
 800eb10:	b25b      	sxtb	r3, r3
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	da14      	bge.n	800eb40 <f_read+0x1da>
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	6a1a      	ldr	r2, [r3, #32]
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	1ad3      	subs	r3, r2, r3
 800eb1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eb20:	429a      	cmp	r2, r3
 800eb22:	d90d      	bls.n	800eb40 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	6a1a      	ldr	r2, [r3, #32]
 800eb28:	69bb      	ldr	r3, [r7, #24]
 800eb2a:	1ad3      	subs	r3, r2, r3
 800eb2c:	025b      	lsls	r3, r3, #9
 800eb2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb30:	18d0      	adds	r0, r2, r3
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	3330      	adds	r3, #48	@ 0x30
 800eb36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800eb3a:	4619      	mov	r1, r3
 800eb3c:	f7fe f889 	bl	800cc52 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800eb40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb42:	025b      	lsls	r3, r3, #9
 800eb44:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800eb46:	e05a      	b.n	800ebfe <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	6a1b      	ldr	r3, [r3, #32]
 800eb4c:	69ba      	ldr	r2, [r7, #24]
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d038      	beq.n	800ebc4 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	7d1b      	ldrb	r3, [r3, #20]
 800eb56:	b25b      	sxtb	r3, r3
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	da1d      	bge.n	800eb98 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	7858      	ldrb	r0, [r3, #1]
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	6a1a      	ldr	r2, [r3, #32]
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	f7fd ffb0 	bl	800cad0 <disk_write>
 800eb70:	4603      	mov	r3, r0
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d009      	beq.n	800eb8a <f_read+0x224>
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	2201      	movs	r2, #1
 800eb7a:	755a      	strb	r2, [r3, #21]
 800eb7c:	697b      	ldr	r3, [r7, #20]
 800eb7e:	2101      	movs	r1, #1
 800eb80:	4618      	mov	r0, r3
 800eb82:	f7fe f8fa 	bl	800cd7a <unlock_fs>
 800eb86:	2301      	movs	r3, #1
 800eb88:	e057      	b.n	800ec3a <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	7d1b      	ldrb	r3, [r3, #20]
 800eb8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb92:	b2da      	uxtb	r2, r3
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800eb98:	697b      	ldr	r3, [r7, #20]
 800eb9a:	7858      	ldrb	r0, [r3, #1]
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eba2:	2301      	movs	r3, #1
 800eba4:	69ba      	ldr	r2, [r7, #24]
 800eba6:	f7fd ff73 	bl	800ca90 <disk_read>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d009      	beq.n	800ebc4 <f_read+0x25e>
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	2201      	movs	r2, #1
 800ebb4:	755a      	strb	r2, [r3, #21]
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	2101      	movs	r1, #1
 800ebba:	4618      	mov	r0, r3
 800ebbc:	f7fe f8dd 	bl	800cd7a <unlock_fs>
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	e03a      	b.n	800ec3a <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	69ba      	ldr	r2, [r7, #24]
 800ebc8:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	699b      	ldr	r3, [r3, #24]
 800ebce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebd2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ebd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ebd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	d901      	bls.n	800ebe4 <f_read+0x27e>
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	699b      	ldr	r3, [r3, #24]
 800ebee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebf2:	4413      	add	r3, r2
 800ebf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebf6:	4619      	mov	r1, r3
 800ebf8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ebfa:	f7fe f82a 	bl	800cc52 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ebfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec02:	4413      	add	r3, r2
 800ec04:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	699a      	ldr	r2, [r3, #24]
 800ec0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec0c:	441a      	add	r2, r3
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	619a      	str	r2, [r3, #24]
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	681a      	ldr	r2, [r3, #0]
 800ec16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec18:	441a      	add	r2, r3
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	601a      	str	r2, [r3, #0]
 800ec1e:	687a      	ldr	r2, [r7, #4]
 800ec20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec22:	1ad3      	subs	r3, r2, r3
 800ec24:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	f47f aee3 	bne.w	800e9f4 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	2100      	movs	r1, #0
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7fe f8a1 	bl	800cd7a <unlock_fs>
 800ec38:	2300      	movs	r3, #0
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3738      	adds	r7, #56	@ 0x38
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}

0800ec42 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ec42:	b580      	push	{r7, lr}
 800ec44:	b086      	sub	sp, #24
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	f107 0208 	add.w	r2, r7, #8
 800ec50:	4611      	mov	r1, r2
 800ec52:	4618      	mov	r0, r3
 800ec54:	f7ff fc1a 	bl	800e48c <validate>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ec5c:	7dfb      	ldrb	r3, [r7, #23]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d16d      	bne.n	800ed3e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	7d1b      	ldrb	r3, [r3, #20]
 800ec66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d067      	beq.n	800ed3e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	7d1b      	ldrb	r3, [r3, #20]
 800ec72:	b25b      	sxtb	r3, r3
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	da1a      	bge.n	800ecae <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	7858      	ldrb	r0, [r3, #1]
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6a1a      	ldr	r2, [r3, #32]
 800ec86:	2301      	movs	r3, #1
 800ec88:	f7fd ff22 	bl	800cad0 <disk_write>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d006      	beq.n	800eca0 <f_sync+0x5e>
 800ec92:	68bb      	ldr	r3, [r7, #8]
 800ec94:	2101      	movs	r1, #1
 800ec96:	4618      	mov	r0, r3
 800ec98:	f7fe f86f 	bl	800cd7a <unlock_fs>
 800ec9c:	2301      	movs	r3, #1
 800ec9e:	e055      	b.n	800ed4c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	7d1b      	ldrb	r3, [r3, #20]
 800eca4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eca8:	b2da      	uxtb	r2, r3
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ecae:	f7fd fc83 	bl	800c5b8 <get_fattime>
 800ecb2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ecb4:	68ba      	ldr	r2, [r7, #8]
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecba:	4619      	mov	r1, r3
 800ecbc:	4610      	mov	r0, r2
 800ecbe:	f7fe fa27 	bl	800d110 <move_window>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ecc6:	7dfb      	ldrb	r3, [r7, #23]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d138      	bne.n	800ed3e <f_sync+0xfc>
					dir = fp->dir_ptr;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecd0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	330b      	adds	r3, #11
 800ecd6:	781a      	ldrb	r2, [r3, #0]
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	330b      	adds	r3, #11
 800ecdc:	f042 0220 	orr.w	r2, r2, #32
 800ece0:	b2d2      	uxtb	r2, r2
 800ece2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6818      	ldr	r0, [r3, #0]
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	689b      	ldr	r3, [r3, #8]
 800ecec:	461a      	mov	r2, r3
 800ecee:	68f9      	ldr	r1, [r7, #12]
 800ecf0:	f7fe ff31 	bl	800db56 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f103 021c 	add.w	r2, r3, #28
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	68db      	ldr	r3, [r3, #12]
 800ecfe:	4619      	mov	r1, r3
 800ed00:	4610      	mov	r0, r2
 800ed02:	f7fd ff7a 	bl	800cbfa <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	3316      	adds	r3, #22
 800ed0a:	6939      	ldr	r1, [r7, #16]
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	f7fd ff74 	bl	800cbfa <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	3312      	adds	r3, #18
 800ed16:	2100      	movs	r1, #0
 800ed18:	4618      	mov	r0, r3
 800ed1a:	f7fd ff53 	bl	800cbc4 <st_word>
					fs->wflag = 1;
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	2201      	movs	r2, #1
 800ed22:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7fe fa20 	bl	800d16c <sync_fs>
 800ed2c:	4603      	mov	r3, r0
 800ed2e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	7d1b      	ldrb	r3, [r3, #20]
 800ed34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed38:	b2da      	uxtb	r2, r3
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ed3e:	68bb      	ldr	r3, [r7, #8]
 800ed40:	7dfa      	ldrb	r2, [r7, #23]
 800ed42:	4611      	mov	r1, r2
 800ed44:	4618      	mov	r0, r3
 800ed46:	f7fe f818 	bl	800cd7a <unlock_fs>
 800ed4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3718      	adds	r7, #24
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ed5c:	6878      	ldr	r0, [r7, #4]
 800ed5e:	f7ff ff70 	bl	800ec42 <f_sync>
 800ed62:	4603      	mov	r3, r0
 800ed64:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ed66:	7bfb      	ldrb	r3, [r7, #15]
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d11d      	bne.n	800eda8 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	f107 0208 	add.w	r2, r7, #8
 800ed72:	4611      	mov	r1, r2
 800ed74:	4618      	mov	r0, r3
 800ed76:	f7ff fb89 	bl	800e48c <validate>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ed7e:	7bfb      	ldrb	r3, [r7, #15]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d111      	bne.n	800eda8 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	691b      	ldr	r3, [r3, #16]
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f7fe f91d 	bl	800cfc8 <dec_lock>
 800ed8e:	4603      	mov	r3, r0
 800ed90:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ed92:	7bfb      	ldrb	r3, [r7, #15]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d102      	bne.n	800ed9e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	2100      	movs	r1, #0
 800eda2:	4618      	mov	r0, r3
 800eda4:	f7fd ffe9 	bl	800cd7a <unlock_fs>
#endif
		}
	}
	return res;
 800eda8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edaa:	4618      	mov	r0, r3
 800edac:	3710      	adds	r7, #16
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd80      	pop	{r7, pc}

0800edb2 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800edb2:	b580      	push	{r7, lr}
 800edb4:	b090      	sub	sp, #64	@ 0x40
 800edb6:	af00      	add	r7, sp, #0
 800edb8:	6078      	str	r0, [r7, #4]
 800edba:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f107 0208 	add.w	r2, r7, #8
 800edc2:	4611      	mov	r1, r2
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7ff fb61 	bl	800e48c <validate>
 800edca:	4603      	mov	r3, r0
 800edcc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800edd0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d103      	bne.n	800ede0 <f_lseek+0x2e>
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	7d5b      	ldrb	r3, [r3, #21]
 800eddc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ede0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d009      	beq.n	800edfc <f_lseek+0x4a>
 800ede8:	68bb      	ldr	r3, [r7, #8]
 800edea:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800edee:	4611      	mov	r1, r2
 800edf0:	4618      	mov	r0, r3
 800edf2:	f7fd ffc2 	bl	800cd7a <unlock_fs>
 800edf6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800edfa:	e229      	b.n	800f250 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	f000 80ea 	beq.w	800efda <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee0c:	d164      	bne.n	800eed8 <f_lseek+0x126>
			tbl = fp->cltbl;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee12:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ee14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee16:	1d1a      	adds	r2, r3, #4
 800ee18:	627a      	str	r2, [r7, #36]	@ 0x24
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	617b      	str	r3, [r7, #20]
 800ee1e:	2302      	movs	r3, #2
 800ee20:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	689b      	ldr	r3, [r3, #8]
 800ee26:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800ee28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d044      	beq.n	800eeb8 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ee2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee30:	613b      	str	r3, [r7, #16]
 800ee32:	2300      	movs	r3, #0
 800ee34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee38:	3302      	adds	r3, #2
 800ee3a:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800ee3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee3e:	60fb      	str	r3, [r7, #12]
 800ee40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee42:	3301      	adds	r3, #1
 800ee44:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f7fe fa1b 	bl	800d286 <get_fat>
 800ee50:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ee52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	d809      	bhi.n	800ee6c <f_lseek+0xba>
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2202      	movs	r2, #2
 800ee5c:	755a      	strb	r2, [r3, #21]
 800ee5e:	68bb      	ldr	r3, [r7, #8]
 800ee60:	2102      	movs	r1, #2
 800ee62:	4618      	mov	r0, r3
 800ee64:	f7fd ff89 	bl	800cd7a <unlock_fs>
 800ee68:	2302      	movs	r3, #2
 800ee6a:	e1f1      	b.n	800f250 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ee6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee72:	d109      	bne.n	800ee88 <f_lseek+0xd6>
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2201      	movs	r2, #1
 800ee78:	755a      	strb	r2, [r3, #21]
 800ee7a:	68bb      	ldr	r3, [r7, #8]
 800ee7c:	2101      	movs	r1, #1
 800ee7e:	4618      	mov	r0, r3
 800ee80:	f7fd ff7b 	bl	800cd7a <unlock_fs>
 800ee84:	2301      	movs	r3, #1
 800ee86:	e1e3      	b.n	800f250 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	3301      	adds	r3, #1
 800ee8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d0d4      	beq.n	800ee3c <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ee92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	429a      	cmp	r2, r3
 800ee98:	d809      	bhi.n	800eeae <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800ee9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee9c:	1d1a      	adds	r2, r3, #4
 800ee9e:	627a      	str	r2, [r7, #36]	@ 0x24
 800eea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eea2:	601a      	str	r2, [r3, #0]
 800eea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea6:	1d1a      	adds	r2, r3, #4
 800eea8:	627a      	str	r2, [r7, #36]	@ 0x24
 800eeaa:	693a      	ldr	r2, [r7, #16]
 800eeac:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800eeae:	68bb      	ldr	r3, [r7, #8]
 800eeb0:	699b      	ldr	r3, [r3, #24]
 800eeb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	d3ba      	bcc.n	800ee2e <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eebc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eebe:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800eec0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	429a      	cmp	r2, r3
 800eec6:	d803      	bhi.n	800eed0 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800eec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeca:	2200      	movs	r2, #0
 800eecc:	601a      	str	r2, [r3, #0]
 800eece:	e1b6      	b.n	800f23e <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800eed0:	2311      	movs	r3, #17
 800eed2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800eed6:	e1b2      	b.n	800f23e <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	68db      	ldr	r3, [r3, #12]
 800eedc:	683a      	ldr	r2, [r7, #0]
 800eede:	429a      	cmp	r2, r3
 800eee0:	d902      	bls.n	800eee8 <f_lseek+0x136>
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	68db      	ldr	r3, [r3, #12]
 800eee6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	683a      	ldr	r2, [r7, #0]
 800eeec:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	f000 81a4 	beq.w	800f23e <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	3b01      	subs	r3, #1
 800eefa:	4619      	mov	r1, r3
 800eefc:	6878      	ldr	r0, [r7, #4]
 800eefe:	f7fe fc50 	bl	800d7a2 <clmt_clust>
 800ef02:	4602      	mov	r2, r0
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ef08:	68ba      	ldr	r2, [r7, #8]
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	69db      	ldr	r3, [r3, #28]
 800ef0e:	4619      	mov	r1, r3
 800ef10:	4610      	mov	r0, r2
 800ef12:	f7fe f999 	bl	800d248 <clust2sect>
 800ef16:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ef18:	69bb      	ldr	r3, [r7, #24]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d109      	bne.n	800ef32 <f_lseek+0x180>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	2202      	movs	r2, #2
 800ef22:	755a      	strb	r2, [r3, #21]
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	2102      	movs	r1, #2
 800ef28:	4618      	mov	r0, r3
 800ef2a:	f7fd ff26 	bl	800cd7a <unlock_fs>
 800ef2e:	2302      	movs	r3, #2
 800ef30:	e18e      	b.n	800f250 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ef32:	683b      	ldr	r3, [r7, #0]
 800ef34:	3b01      	subs	r3, #1
 800ef36:	0a5b      	lsrs	r3, r3, #9
 800ef38:	68ba      	ldr	r2, [r7, #8]
 800ef3a:	8952      	ldrh	r2, [r2, #10]
 800ef3c:	3a01      	subs	r2, #1
 800ef3e:	4013      	ands	r3, r2
 800ef40:	69ba      	ldr	r2, [r7, #24]
 800ef42:	4413      	add	r3, r2
 800ef44:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	699b      	ldr	r3, [r3, #24]
 800ef4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	f000 8175 	beq.w	800f23e <f_lseek+0x48c>
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	6a1b      	ldr	r3, [r3, #32]
 800ef58:	69ba      	ldr	r2, [r7, #24]
 800ef5a:	429a      	cmp	r2, r3
 800ef5c:	f000 816f 	beq.w	800f23e <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	7d1b      	ldrb	r3, [r3, #20]
 800ef64:	b25b      	sxtb	r3, r3
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	da1d      	bge.n	800efa6 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ef6a:	68bb      	ldr	r3, [r7, #8]
 800ef6c:	7858      	ldrb	r0, [r3, #1]
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	6a1a      	ldr	r2, [r3, #32]
 800ef78:	2301      	movs	r3, #1
 800ef7a:	f7fd fda9 	bl	800cad0 <disk_write>
 800ef7e:	4603      	mov	r3, r0
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d009      	beq.n	800ef98 <f_lseek+0x1e6>
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2201      	movs	r2, #1
 800ef88:	755a      	strb	r2, [r3, #21]
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	2101      	movs	r1, #1
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f7fd fef3 	bl	800cd7a <unlock_fs>
 800ef94:	2301      	movs	r3, #1
 800ef96:	e15b      	b.n	800f250 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	7d1b      	ldrb	r3, [r3, #20]
 800ef9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800efa0:	b2da      	uxtb	r2, r3
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800efa6:	68bb      	ldr	r3, [r7, #8]
 800efa8:	7858      	ldrb	r0, [r3, #1]
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800efb0:	2301      	movs	r3, #1
 800efb2:	69ba      	ldr	r2, [r7, #24]
 800efb4:	f7fd fd6c 	bl	800ca90 <disk_read>
 800efb8:	4603      	mov	r3, r0
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d009      	beq.n	800efd2 <f_lseek+0x220>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2201      	movs	r2, #1
 800efc2:	755a      	strb	r2, [r3, #21]
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	2101      	movs	r1, #1
 800efc8:	4618      	mov	r0, r3
 800efca:	f7fd fed6 	bl	800cd7a <unlock_fs>
 800efce:	2301      	movs	r3, #1
 800efd0:	e13e      	b.n	800f250 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	69ba      	ldr	r2, [r7, #24]
 800efd6:	621a      	str	r2, [r3, #32]
 800efd8:	e131      	b.n	800f23e <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	68db      	ldr	r3, [r3, #12]
 800efde:	683a      	ldr	r2, [r7, #0]
 800efe0:	429a      	cmp	r2, r3
 800efe2:	d908      	bls.n	800eff6 <f_lseek+0x244>
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	7d1b      	ldrb	r3, [r3, #20]
 800efe8:	f003 0302 	and.w	r3, r3, #2
 800efec:	2b00      	cmp	r3, #0
 800efee:	d102      	bne.n	800eff6 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	68db      	ldr	r3, [r3, #12]
 800eff4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	699b      	ldr	r3, [r3, #24]
 800effa:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800effc:	2300      	movs	r3, #0
 800effe:	637b      	str	r3, [r7, #52]	@ 0x34
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f004:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f006:	683b      	ldr	r3, [r7, #0]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	f000 80c0 	beq.w	800f18e <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f00e:	68bb      	ldr	r3, [r7, #8]
 800f010:	895b      	ldrh	r3, [r3, #10]
 800f012:	025b      	lsls	r3, r3, #9
 800f014:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f016:	6a3b      	ldr	r3, [r7, #32]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d01b      	beq.n	800f054 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	1e5a      	subs	r2, r3, #1
 800f020:	69fb      	ldr	r3, [r7, #28]
 800f022:	fbb2 f2f3 	udiv	r2, r2, r3
 800f026:	6a3b      	ldr	r3, [r7, #32]
 800f028:	1e59      	subs	r1, r3, #1
 800f02a:	69fb      	ldr	r3, [r7, #28]
 800f02c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f030:	429a      	cmp	r2, r3
 800f032:	d30f      	bcc.n	800f054 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f034:	6a3b      	ldr	r3, [r7, #32]
 800f036:	1e5a      	subs	r2, r3, #1
 800f038:	69fb      	ldr	r3, [r7, #28]
 800f03a:	425b      	negs	r3, r3
 800f03c:	401a      	ands	r2, r3
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	699b      	ldr	r3, [r3, #24]
 800f046:	683a      	ldr	r2, [r7, #0]
 800f048:	1ad3      	subs	r3, r2, r3
 800f04a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	69db      	ldr	r3, [r3, #28]
 800f050:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f052:	e02c      	b.n	800f0ae <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	689b      	ldr	r3, [r3, #8]
 800f058:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d123      	bne.n	800f0a8 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2100      	movs	r1, #0
 800f064:	4618      	mov	r0, r3
 800f066:	f7fe fb04 	bl	800d672 <create_chain>
 800f06a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f06e:	2b01      	cmp	r3, #1
 800f070:	d109      	bne.n	800f086 <f_lseek+0x2d4>
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	2202      	movs	r2, #2
 800f076:	755a      	strb	r2, [r3, #21]
 800f078:	68bb      	ldr	r3, [r7, #8]
 800f07a:	2102      	movs	r1, #2
 800f07c:	4618      	mov	r0, r3
 800f07e:	f7fd fe7c 	bl	800cd7a <unlock_fs>
 800f082:	2302      	movs	r3, #2
 800f084:	e0e4      	b.n	800f250 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f08c:	d109      	bne.n	800f0a2 <f_lseek+0x2f0>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2201      	movs	r2, #1
 800f092:	755a      	strb	r2, [r3, #21]
 800f094:	68bb      	ldr	r3, [r7, #8]
 800f096:	2101      	movs	r1, #1
 800f098:	4618      	mov	r0, r3
 800f09a:	f7fd fe6e 	bl	800cd7a <unlock_fs>
 800f09e:	2301      	movs	r3, #1
 800f0a0:	e0d6      	b.n	800f250 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f0a6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f0ac:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d06c      	beq.n	800f18e <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800f0b4:	e044      	b.n	800f140 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800f0b6:	683a      	ldr	r2, [r7, #0]
 800f0b8:	69fb      	ldr	r3, [r7, #28]
 800f0ba:	1ad3      	subs	r3, r2, r3
 800f0bc:	603b      	str	r3, [r7, #0]
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	699a      	ldr	r2, [r3, #24]
 800f0c2:	69fb      	ldr	r3, [r7, #28]
 800f0c4:	441a      	add	r2, r3
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	7d1b      	ldrb	r3, [r3, #20]
 800f0ce:	f003 0302 	and.w	r3, r3, #2
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d00b      	beq.n	800f0ee <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f0da:	4618      	mov	r0, r3
 800f0dc:	f7fe fac9 	bl	800d672 <create_chain>
 800f0e0:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d108      	bne.n	800f0fa <f_lseek+0x348>
							ofs = 0; break;
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	603b      	str	r3, [r7, #0]
 800f0ec:	e02c      	b.n	800f148 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	f7fe f8c7 	bl	800d286 <get_fat>
 800f0f8:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f0fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f100:	d109      	bne.n	800f116 <f_lseek+0x364>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	2201      	movs	r2, #1
 800f106:	755a      	strb	r2, [r3, #21]
 800f108:	68bb      	ldr	r3, [r7, #8]
 800f10a:	2101      	movs	r1, #1
 800f10c:	4618      	mov	r0, r3
 800f10e:	f7fd fe34 	bl	800cd7a <unlock_fs>
 800f112:	2301      	movs	r3, #1
 800f114:	e09c      	b.n	800f250 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f118:	2b01      	cmp	r3, #1
 800f11a:	d904      	bls.n	800f126 <f_lseek+0x374>
 800f11c:	68bb      	ldr	r3, [r7, #8]
 800f11e:	699b      	ldr	r3, [r3, #24]
 800f120:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f122:	429a      	cmp	r2, r3
 800f124:	d309      	bcc.n	800f13a <f_lseek+0x388>
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2202      	movs	r2, #2
 800f12a:	755a      	strb	r2, [r3, #21]
 800f12c:	68bb      	ldr	r3, [r7, #8]
 800f12e:	2102      	movs	r1, #2
 800f130:	4618      	mov	r0, r3
 800f132:	f7fd fe22 	bl	800cd7a <unlock_fs>
 800f136:	2302      	movs	r3, #2
 800f138:	e08a      	b.n	800f250 <f_lseek+0x49e>
					fp->clust = clst;
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f13e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f140:	683a      	ldr	r2, [r7, #0]
 800f142:	69fb      	ldr	r3, [r7, #28]
 800f144:	429a      	cmp	r2, r3
 800f146:	d8b6      	bhi.n	800f0b6 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	699a      	ldr	r2, [r3, #24]
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	441a      	add	r2, r3
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f154:	683b      	ldr	r3, [r7, #0]
 800f156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d017      	beq.n	800f18e <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f162:	4618      	mov	r0, r3
 800f164:	f7fe f870 	bl	800d248 <clust2sect>
 800f168:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f16a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d109      	bne.n	800f184 <f_lseek+0x3d2>
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	2202      	movs	r2, #2
 800f174:	755a      	strb	r2, [r3, #21]
 800f176:	68bb      	ldr	r3, [r7, #8]
 800f178:	2102      	movs	r1, #2
 800f17a:	4618      	mov	r0, r3
 800f17c:	f7fd fdfd 	bl	800cd7a <unlock_fs>
 800f180:	2302      	movs	r3, #2
 800f182:	e065      	b.n	800f250 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	0a5b      	lsrs	r3, r3, #9
 800f188:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f18a:	4413      	add	r3, r2
 800f18c:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	699a      	ldr	r2, [r3, #24]
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	68db      	ldr	r3, [r3, #12]
 800f196:	429a      	cmp	r2, r3
 800f198:	d90a      	bls.n	800f1b0 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	699a      	ldr	r2, [r3, #24]
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	7d1b      	ldrb	r3, [r3, #20]
 800f1a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1aa:	b2da      	uxtb	r2, r3
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	699b      	ldr	r3, [r3, #24]
 800f1b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d040      	beq.n	800f23e <f_lseek+0x48c>
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	6a1b      	ldr	r3, [r3, #32]
 800f1c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	d03b      	beq.n	800f23e <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	7d1b      	ldrb	r3, [r3, #20]
 800f1ca:	b25b      	sxtb	r3, r3
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	da1d      	bge.n	800f20c <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f1d0:	68bb      	ldr	r3, [r7, #8]
 800f1d2:	7858      	ldrb	r0, [r3, #1]
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	6a1a      	ldr	r2, [r3, #32]
 800f1de:	2301      	movs	r3, #1
 800f1e0:	f7fd fc76 	bl	800cad0 <disk_write>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d009      	beq.n	800f1fe <f_lseek+0x44c>
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2201      	movs	r2, #1
 800f1ee:	755a      	strb	r2, [r3, #21]
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	2101      	movs	r1, #1
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f7fd fdc0 	bl	800cd7a <unlock_fs>
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	e028      	b.n	800f250 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	7d1b      	ldrb	r3, [r3, #20]
 800f202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f206:	b2da      	uxtb	r2, r3
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f20c:	68bb      	ldr	r3, [r7, #8]
 800f20e:	7858      	ldrb	r0, [r3, #1]
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f216:	2301      	movs	r3, #1
 800f218:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f21a:	f7fd fc39 	bl	800ca90 <disk_read>
 800f21e:	4603      	mov	r3, r0
 800f220:	2b00      	cmp	r3, #0
 800f222:	d009      	beq.n	800f238 <f_lseek+0x486>
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	2201      	movs	r2, #1
 800f228:	755a      	strb	r2, [r3, #21]
 800f22a:	68bb      	ldr	r3, [r7, #8]
 800f22c:	2101      	movs	r1, #1
 800f22e:	4618      	mov	r0, r3
 800f230:	f7fd fda3 	bl	800cd7a <unlock_fs>
 800f234:	2301      	movs	r3, #1
 800f236:	e00b      	b.n	800f250 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f23c:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f244:	4611      	mov	r1, r2
 800f246:	4618      	mov	r0, r3
 800f248:	f7fd fd97 	bl	800cd7a <unlock_fs>
 800f24c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800f250:	4618      	mov	r0, r3
 800f252:	3740      	adds	r7, #64	@ 0x40
 800f254:	46bd      	mov	sp, r7
 800f256:	bd80      	pop	{r7, pc}

0800f258 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f258:	b480      	push	{r7}
 800f25a:	b087      	sub	sp, #28
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	60f8      	str	r0, [r7, #12]
 800f260:	60b9      	str	r1, [r7, #8]
 800f262:	4613      	mov	r3, r2
 800f264:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f266:	2301      	movs	r3, #1
 800f268:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f26a:	2300      	movs	r3, #0
 800f26c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f26e:	4b1f      	ldr	r3, [pc, #124]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f270:	7a5b      	ldrb	r3, [r3, #9]
 800f272:	b2db      	uxtb	r3, r3
 800f274:	2b00      	cmp	r3, #0
 800f276:	d131      	bne.n	800f2dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f278:	4b1c      	ldr	r3, [pc, #112]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f27a:	7a5b      	ldrb	r3, [r3, #9]
 800f27c:	b2db      	uxtb	r3, r3
 800f27e:	461a      	mov	r2, r3
 800f280:	4b1a      	ldr	r3, [pc, #104]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f282:	2100      	movs	r1, #0
 800f284:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f286:	4b19      	ldr	r3, [pc, #100]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f288:	7a5b      	ldrb	r3, [r3, #9]
 800f28a:	b2db      	uxtb	r3, r3
 800f28c:	4a17      	ldr	r2, [pc, #92]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f28e:	009b      	lsls	r3, r3, #2
 800f290:	4413      	add	r3, r2
 800f292:	68fa      	ldr	r2, [r7, #12]
 800f294:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f296:	4b15      	ldr	r3, [pc, #84]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f298:	7a5b      	ldrb	r3, [r3, #9]
 800f29a:	b2db      	uxtb	r3, r3
 800f29c:	461a      	mov	r2, r3
 800f29e:	4b13      	ldr	r3, [pc, #76]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f2a0:	4413      	add	r3, r2
 800f2a2:	79fa      	ldrb	r2, [r7, #7]
 800f2a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f2a6:	4b11      	ldr	r3, [pc, #68]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f2a8:	7a5b      	ldrb	r3, [r3, #9]
 800f2aa:	b2db      	uxtb	r3, r3
 800f2ac:	1c5a      	adds	r2, r3, #1
 800f2ae:	b2d1      	uxtb	r1, r2
 800f2b0:	4a0e      	ldr	r2, [pc, #56]	@ (800f2ec <FATFS_LinkDriverEx+0x94>)
 800f2b2:	7251      	strb	r1, [r2, #9]
 800f2b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f2b6:	7dbb      	ldrb	r3, [r7, #22]
 800f2b8:	3330      	adds	r3, #48	@ 0x30
 800f2ba:	b2da      	uxtb	r2, r3
 800f2bc:	68bb      	ldr	r3, [r7, #8]
 800f2be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	3301      	adds	r3, #1
 800f2c4:	223a      	movs	r2, #58	@ 0x3a
 800f2c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	3302      	adds	r3, #2
 800f2cc:	222f      	movs	r2, #47	@ 0x2f
 800f2ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	3303      	adds	r3, #3
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f2d8:	2300      	movs	r3, #0
 800f2da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f2dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2de:	4618      	mov	r0, r3
 800f2e0:	371c      	adds	r7, #28
 800f2e2:	46bd      	mov	sp, r7
 800f2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e8:	4770      	bx	lr
 800f2ea:	bf00      	nop
 800f2ec:	200008cc 	.word	0x200008cc

0800f2f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b082      	sub	sp, #8
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
 800f2f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	6839      	ldr	r1, [r7, #0]
 800f2fe:	6878      	ldr	r0, [r7, #4]
 800f300:	f7ff ffaa 	bl	800f258 <FATFS_LinkDriverEx>
 800f304:	4603      	mov	r3, r0
}
 800f306:	4618      	mov	r0, r3
 800f308:	3708      	adds	r7, #8
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}

0800f30e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800f30e:	b580      	push	{r7, lr}
 800f310:	b086      	sub	sp, #24
 800f312:	af00      	add	r7, sp, #0
 800f314:	4603      	mov	r3, r0
 800f316:	6039      	str	r1, [r7, #0]
 800f318:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800f31a:	2300      	movs	r3, #0
 800f31c:	60fb      	str	r3, [r7, #12]
 800f31e:	2300      	movs	r3, #0
 800f320:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f322:	f107 030c 	add.w	r3, r7, #12
 800f326:	2101      	movs	r1, #1
 800f328:	4618      	mov	r0, r3
 800f32a:	f000 f985 	bl	800f638 <osSemaphoreCreate>
 800f32e:	4602      	mov	r2, r0
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	bf14      	ite	ne
 800f33c:	2301      	movne	r3, #1
 800f33e:	2300      	moveq	r3, #0
 800f340:	b2db      	uxtb	r3, r3
 800f342:	617b      	str	r3, [r7, #20]

    return ret;
 800f344:	697b      	ldr	r3, [r7, #20]
}
 800f346:	4618      	mov	r0, r3
 800f348:	3718      	adds	r7, #24
 800f34a:	46bd      	mov	sp, r7
 800f34c:	bd80      	pop	{r7, pc}

0800f34e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800f34e:	b580      	push	{r7, lr}
 800f350:	b082      	sub	sp, #8
 800f352:	af00      	add	r7, sp, #0
 800f354:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800f356:	6878      	ldr	r0, [r7, #4]
 800f358:	f000 fa24 	bl	800f7a4 <osSemaphoreDelete>
#endif
    return 1;
 800f35c:	2301      	movs	r3, #1
}
 800f35e:	4618      	mov	r0, r3
 800f360:	3708      	adds	r7, #8
 800f362:	46bd      	mov	sp, r7
 800f364:	bd80      	pop	{r7, pc}

0800f366 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800f366:	b580      	push	{r7, lr}
 800f368:	b084      	sub	sp, #16
 800f36a:	af00      	add	r7, sp, #0
 800f36c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800f36e:	2300      	movs	r3, #0
 800f370:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800f372:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f376:	6878      	ldr	r0, [r7, #4]
 800f378:	f000 f990 	bl	800f69c <osSemaphoreWait>
 800f37c:	4603      	mov	r3, r0
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d101      	bne.n	800f386 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800f382:	2301      	movs	r3, #1
 800f384:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f386:	68fb      	ldr	r3, [r7, #12]
}
 800f388:	4618      	mov	r0, r3
 800f38a:	3710      	adds	r7, #16
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}

0800f390 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b082      	sub	sp, #8
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f000 f9cd 	bl	800f738 <osSemaphoreRelease>
#endif
}
 800f39e:	bf00      	nop
 800f3a0:	3708      	adds	r7, #8
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}

0800f3a6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f3a6:	b480      	push	{r7}
 800f3a8:	b085      	sub	sp, #20
 800f3aa:	af00      	add	r7, sp, #0
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f3b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f3b8:	2b84      	cmp	r3, #132	@ 0x84
 800f3ba:	d005      	beq.n	800f3c8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f3bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	4413      	add	r3, r2
 800f3c4:	3303      	adds	r3, #3
 800f3c6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
}
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	3714      	adds	r7, #20
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d4:	4770      	bx	lr

0800f3d6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f3d6:	b480      	push	{r7}
 800f3d8:	b083      	sub	sp, #12
 800f3da:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f3dc:	f3ef 8305 	mrs	r3, IPSR
 800f3e0:	607b      	str	r3, [r7, #4]
  return(result);
 800f3e2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	bf14      	ite	ne
 800f3e8:	2301      	movne	r3, #1
 800f3ea:	2300      	moveq	r3, #0
 800f3ec:	b2db      	uxtb	r3, r3
}
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	370c      	adds	r7, #12
 800f3f2:	46bd      	mov	sp, r7
 800f3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f8:	4770      	bx	lr

0800f3fa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f3fa:	b580      	push	{r7, lr}
 800f3fc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f3fe:	f001 fceb 	bl	8010dd8 <vTaskStartScheduler>
  
  return osOK;
 800f402:	2300      	movs	r3, #0
}
 800f404:	4618      	mov	r0, r3
 800f406:	bd80      	pop	{r7, pc}

0800f408 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800f408:	b580      	push	{r7, lr}
 800f40a:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800f40c:	f002 f910 	bl	8011630 <xTaskGetSchedulerState>
 800f410:	4603      	mov	r3, r0
 800f412:	2b01      	cmp	r3, #1
 800f414:	d101      	bne.n	800f41a <osKernelRunning+0x12>
    return 0;
 800f416:	2300      	movs	r3, #0
 800f418:	e000      	b.n	800f41c <osKernelRunning+0x14>
  else
    return 1;
 800f41a:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800f41c:	4618      	mov	r0, r3
 800f41e:	bd80      	pop	{r7, pc}

0800f420 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800f424:	f7ff ffd7 	bl	800f3d6 <inHandlerMode>
 800f428:	4603      	mov	r3, r0
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d003      	beq.n	800f436 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800f42e:	f001 fdf1 	bl	8011014 <xTaskGetTickCountFromISR>
 800f432:	4603      	mov	r3, r0
 800f434:	e002      	b.n	800f43c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800f436:	f001 fddd 	bl	8010ff4 <xTaskGetTickCount>
 800f43a:	4603      	mov	r3, r0
  }
}
 800f43c:	4618      	mov	r0, r3
 800f43e:	bd80      	pop	{r7, pc}

0800f440 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f440:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f442:	b089      	sub	sp, #36	@ 0x24
 800f444:	af04      	add	r7, sp, #16
 800f446:	6078      	str	r0, [r7, #4]
 800f448:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	695b      	ldr	r3, [r3, #20]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d020      	beq.n	800f494 <osThreadCreate+0x54>
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	699b      	ldr	r3, [r3, #24]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d01c      	beq.n	800f494 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	685c      	ldr	r4, [r3, #4]
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	691e      	ldr	r6, [r3, #16]
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f46c:	4618      	mov	r0, r3
 800f46e:	f7ff ff9a 	bl	800f3a6 <makeFreeRtosPriority>
 800f472:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	695b      	ldr	r3, [r3, #20]
 800f478:	687a      	ldr	r2, [r7, #4]
 800f47a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f47c:	9202      	str	r2, [sp, #8]
 800f47e:	9301      	str	r3, [sp, #4]
 800f480:	9100      	str	r1, [sp, #0]
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	4632      	mov	r2, r6
 800f486:	4629      	mov	r1, r5
 800f488:	4620      	mov	r0, r4
 800f48a:	f001 fad7 	bl	8010a3c <xTaskCreateStatic>
 800f48e:	4603      	mov	r3, r0
 800f490:	60fb      	str	r3, [r7, #12]
 800f492:	e01c      	b.n	800f4ce <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	685c      	ldr	r4, [r3, #4]
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f4a0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f7ff ff7c 	bl	800f3a6 <makeFreeRtosPriority>
 800f4ae:	4602      	mov	r2, r0
 800f4b0:	f107 030c 	add.w	r3, r7, #12
 800f4b4:	9301      	str	r3, [sp, #4]
 800f4b6:	9200      	str	r2, [sp, #0]
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	4632      	mov	r2, r6
 800f4bc:	4629      	mov	r1, r5
 800f4be:	4620      	mov	r0, r4
 800f4c0:	f001 fb1c 	bl	8010afc <xTaskCreate>
 800f4c4:	4603      	mov	r3, r0
 800f4c6:	2b01      	cmp	r3, #1
 800f4c8:	d001      	beq.n	800f4ce <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	e000      	b.n	800f4d0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f4ce:	68fb      	ldr	r3, [r7, #12]
}
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	3714      	adds	r7, #20
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f4d8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b084      	sub	sp, #16
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d001      	beq.n	800f4ee <osDelay+0x16>
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	e000      	b.n	800f4f0 <osDelay+0x18>
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f001 fc3b 	bl	8010d6c <vTaskDelay>
  
  return osOK;
 800f4f6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	3710      	adds	r7, #16
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}

0800f500 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	685b      	ldr	r3, [r3, #4]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d007      	beq.n	800f520 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	685b      	ldr	r3, [r3, #4]
 800f514:	4619      	mov	r1, r3
 800f516:	2001      	movs	r0, #1
 800f518:	f000 fc5b 	bl	800fdd2 <xQueueCreateMutexStatic>
 800f51c:	4603      	mov	r3, r0
 800f51e:	e003      	b.n	800f528 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800f520:	2001      	movs	r0, #1
 800f522:	f000 fc3e 	bl	800fda2 <xQueueCreateMutex>
 800f526:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800f528:	4618      	mov	r0, r3
 800f52a:	3708      	adds	r7, #8
 800f52c:	46bd      	mov	sp, r7
 800f52e:	bd80      	pop	{r7, pc}

0800f530 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b084      	sub	sp, #16
 800f534:	af00      	add	r7, sp, #0
 800f536:	6078      	str	r0, [r7, #4]
 800f538:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f53a:	2300      	movs	r3, #0
 800f53c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d101      	bne.n	800f548 <osMutexWait+0x18>
    return osErrorParameter;
 800f544:	2380      	movs	r3, #128	@ 0x80
 800f546:	e03a      	b.n	800f5be <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800f548:	2300      	movs	r3, #0
 800f54a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f552:	d103      	bne.n	800f55c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800f554:	f04f 33ff 	mov.w	r3, #4294967295
 800f558:	60fb      	str	r3, [r7, #12]
 800f55a:	e009      	b.n	800f570 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d006      	beq.n	800f570 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d101      	bne.n	800f570 <osMutexWait+0x40>
      ticks = 1;
 800f56c:	2301      	movs	r3, #1
 800f56e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f570:	f7ff ff31 	bl	800f3d6 <inHandlerMode>
 800f574:	4603      	mov	r3, r0
 800f576:	2b00      	cmp	r3, #0
 800f578:	d017      	beq.n	800f5aa <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f57a:	f107 0308 	add.w	r3, r7, #8
 800f57e:	461a      	mov	r2, r3
 800f580:	2100      	movs	r1, #0
 800f582:	6878      	ldr	r0, [r7, #4]
 800f584:	f001 f862 	bl	801064c <xQueueReceiveFromISR>
 800f588:	4603      	mov	r3, r0
 800f58a:	2b01      	cmp	r3, #1
 800f58c:	d001      	beq.n	800f592 <osMutexWait+0x62>
      return osErrorOS;
 800f58e:	23ff      	movs	r3, #255	@ 0xff
 800f590:	e015      	b.n	800f5be <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d011      	beq.n	800f5bc <osMutexWait+0x8c>
 800f598:	4b0b      	ldr	r3, [pc, #44]	@ (800f5c8 <osMutexWait+0x98>)
 800f59a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f59e:	601a      	str	r2, [r3, #0]
 800f5a0:	f3bf 8f4f 	dsb	sy
 800f5a4:	f3bf 8f6f 	isb	sy
 800f5a8:	e008      	b.n	800f5bc <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800f5aa:	68f9      	ldr	r1, [r7, #12]
 800f5ac:	6878      	ldr	r0, [r7, #4]
 800f5ae:	f000 ff3d 	bl	801042c <xQueueSemaphoreTake>
 800f5b2:	4603      	mov	r3, r0
 800f5b4:	2b01      	cmp	r3, #1
 800f5b6:	d001      	beq.n	800f5bc <osMutexWait+0x8c>
    return osErrorOS;
 800f5b8:	23ff      	movs	r3, #255	@ 0xff
 800f5ba:	e000      	b.n	800f5be <osMutexWait+0x8e>
  }
  
  return osOK;
 800f5bc:	2300      	movs	r3, #0
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	3710      	adds	r7, #16
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	bd80      	pop	{r7, pc}
 800f5c6:	bf00      	nop
 800f5c8:	e000ed04 	.word	0xe000ed04

0800f5cc <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b084      	sub	sp, #16
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f5d8:	2300      	movs	r3, #0
 800f5da:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800f5dc:	f7ff fefb 	bl	800f3d6 <inHandlerMode>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d016      	beq.n	800f614 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f5e6:	f107 0308 	add.w	r3, r7, #8
 800f5ea:	4619      	mov	r1, r3
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	f000 fdab 	bl	8010148 <xQueueGiveFromISR>
 800f5f2:	4603      	mov	r3, r0
 800f5f4:	2b01      	cmp	r3, #1
 800f5f6:	d001      	beq.n	800f5fc <osMutexRelease+0x30>
      return osErrorOS;
 800f5f8:	23ff      	movs	r3, #255	@ 0xff
 800f5fa:	e017      	b.n	800f62c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d013      	beq.n	800f62a <osMutexRelease+0x5e>
 800f602:	4b0c      	ldr	r3, [pc, #48]	@ (800f634 <osMutexRelease+0x68>)
 800f604:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f608:	601a      	str	r2, [r3, #0]
 800f60a:	f3bf 8f4f 	dsb	sy
 800f60e:	f3bf 8f6f 	isb	sy
 800f612:	e00a      	b.n	800f62a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800f614:	2300      	movs	r3, #0
 800f616:	2200      	movs	r2, #0
 800f618:	2100      	movs	r1, #0
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f000 fbf4 	bl	800fe08 <xQueueGenericSend>
 800f620:	4603      	mov	r3, r0
 800f622:	2b01      	cmp	r3, #1
 800f624:	d001      	beq.n	800f62a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800f626:	23ff      	movs	r3, #255	@ 0xff
 800f628:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800f62a:	68fb      	ldr	r3, [r7, #12]
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3710      	adds	r7, #16
 800f630:	46bd      	mov	sp, r7
 800f632:	bd80      	pop	{r7, pc}
 800f634:	e000ed04 	.word	0xe000ed04

0800f638 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800f638:	b580      	push	{r7, lr}
 800f63a:	b086      	sub	sp, #24
 800f63c:	af02      	add	r7, sp, #8
 800f63e:	6078      	str	r0, [r7, #4]
 800f640:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	685b      	ldr	r3, [r3, #4]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d00f      	beq.n	800f66a <osSemaphoreCreate+0x32>
    if (count == 1) {
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	2b01      	cmp	r3, #1
 800f64e:	d10a      	bne.n	800f666 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	685b      	ldr	r3, [r3, #4]
 800f654:	2203      	movs	r2, #3
 800f656:	9200      	str	r2, [sp, #0]
 800f658:	2200      	movs	r2, #0
 800f65a:	2100      	movs	r1, #0
 800f65c:	2001      	movs	r0, #1
 800f65e:	f000 faaf 	bl	800fbc0 <xQueueGenericCreateStatic>
 800f662:	4603      	mov	r3, r0
 800f664:	e016      	b.n	800f694 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800f666:	2300      	movs	r3, #0
 800f668:	e014      	b.n	800f694 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	2b01      	cmp	r3, #1
 800f66e:	d110      	bne.n	800f692 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800f670:	2203      	movs	r2, #3
 800f672:	2100      	movs	r1, #0
 800f674:	2001      	movs	r0, #1
 800f676:	f000 fb20 	bl	800fcba <xQueueGenericCreate>
 800f67a:	60f8      	str	r0, [r7, #12]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d005      	beq.n	800f68e <osSemaphoreCreate+0x56>
 800f682:	2300      	movs	r3, #0
 800f684:	2200      	movs	r2, #0
 800f686:	2100      	movs	r1, #0
 800f688:	68f8      	ldr	r0, [r7, #12]
 800f68a:	f000 fbbd 	bl	800fe08 <xQueueGenericSend>
      return sema;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	e000      	b.n	800f694 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800f692:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800f694:	4618      	mov	r0, r3
 800f696:	3710      	adds	r7, #16
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}

0800f69c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	b084      	sub	sp, #16
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
 800f6a4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d101      	bne.n	800f6b4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800f6b0:	2380      	movs	r3, #128	@ 0x80
 800f6b2:	e03a      	b.n	800f72a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6be:	d103      	bne.n	800f6c8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800f6c0:	f04f 33ff 	mov.w	r3, #4294967295
 800f6c4:	60fb      	str	r3, [r7, #12]
 800f6c6:	e009      	b.n	800f6dc <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800f6c8:	683b      	ldr	r3, [r7, #0]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d006      	beq.n	800f6dc <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d101      	bne.n	800f6dc <osSemaphoreWait+0x40>
      ticks = 1;
 800f6d8:	2301      	movs	r3, #1
 800f6da:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f6dc:	f7ff fe7b 	bl	800f3d6 <inHandlerMode>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d017      	beq.n	800f716 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f6e6:	f107 0308 	add.w	r3, r7, #8
 800f6ea:	461a      	mov	r2, r3
 800f6ec:	2100      	movs	r1, #0
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f000 ffac 	bl	801064c <xQueueReceiveFromISR>
 800f6f4:	4603      	mov	r3, r0
 800f6f6:	2b01      	cmp	r3, #1
 800f6f8:	d001      	beq.n	800f6fe <osSemaphoreWait+0x62>
      return osErrorOS;
 800f6fa:	23ff      	movs	r3, #255	@ 0xff
 800f6fc:	e015      	b.n	800f72a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d011      	beq.n	800f728 <osSemaphoreWait+0x8c>
 800f704:	4b0b      	ldr	r3, [pc, #44]	@ (800f734 <osSemaphoreWait+0x98>)
 800f706:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f70a:	601a      	str	r2, [r3, #0]
 800f70c:	f3bf 8f4f 	dsb	sy
 800f710:	f3bf 8f6f 	isb	sy
 800f714:	e008      	b.n	800f728 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800f716:	68f9      	ldr	r1, [r7, #12]
 800f718:	6878      	ldr	r0, [r7, #4]
 800f71a:	f000 fe87 	bl	801042c <xQueueSemaphoreTake>
 800f71e:	4603      	mov	r3, r0
 800f720:	2b01      	cmp	r3, #1
 800f722:	d001      	beq.n	800f728 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800f724:	23ff      	movs	r3, #255	@ 0xff
 800f726:	e000      	b.n	800f72a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800f728:	2300      	movs	r3, #0
}
 800f72a:	4618      	mov	r0, r3
 800f72c:	3710      	adds	r7, #16
 800f72e:	46bd      	mov	sp, r7
 800f730:	bd80      	pop	{r7, pc}
 800f732:	bf00      	nop
 800f734:	e000ed04 	.word	0xe000ed04

0800f738 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f740:	2300      	movs	r3, #0
 800f742:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f744:	2300      	movs	r3, #0
 800f746:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800f748:	f7ff fe45 	bl	800f3d6 <inHandlerMode>
 800f74c:	4603      	mov	r3, r0
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d016      	beq.n	800f780 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f752:	f107 0308 	add.w	r3, r7, #8
 800f756:	4619      	mov	r1, r3
 800f758:	6878      	ldr	r0, [r7, #4]
 800f75a:	f000 fcf5 	bl	8010148 <xQueueGiveFromISR>
 800f75e:	4603      	mov	r3, r0
 800f760:	2b01      	cmp	r3, #1
 800f762:	d001      	beq.n	800f768 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800f764:	23ff      	movs	r3, #255	@ 0xff
 800f766:	e017      	b.n	800f798 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d013      	beq.n	800f796 <osSemaphoreRelease+0x5e>
 800f76e:	4b0c      	ldr	r3, [pc, #48]	@ (800f7a0 <osSemaphoreRelease+0x68>)
 800f770:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f774:	601a      	str	r2, [r3, #0]
 800f776:	f3bf 8f4f 	dsb	sy
 800f77a:	f3bf 8f6f 	isb	sy
 800f77e:	e00a      	b.n	800f796 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800f780:	2300      	movs	r3, #0
 800f782:	2200      	movs	r2, #0
 800f784:	2100      	movs	r1, #0
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 fb3e 	bl	800fe08 <xQueueGenericSend>
 800f78c:	4603      	mov	r3, r0
 800f78e:	2b01      	cmp	r3, #1
 800f790:	d001      	beq.n	800f796 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800f792:	23ff      	movs	r3, #255	@ 0xff
 800f794:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800f796:	68fb      	ldr	r3, [r7, #12]
}
 800f798:	4618      	mov	r0, r3
 800f79a:	3710      	adds	r7, #16
 800f79c:	46bd      	mov	sp, r7
 800f79e:	bd80      	pop	{r7, pc}
 800f7a0:	e000ed04 	.word	0xe000ed04

0800f7a4 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800f7a4:	b580      	push	{r7, lr}
 800f7a6:	b082      	sub	sp, #8
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800f7ac:	f7ff fe13 	bl	800f3d6 <inHandlerMode>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d001      	beq.n	800f7ba <osSemaphoreDelete+0x16>
    return osErrorISR;
 800f7b6:	2382      	movs	r3, #130	@ 0x82
 800f7b8:	e003      	b.n	800f7c2 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800f7ba:	6878      	ldr	r0, [r7, #4]
 800f7bc:	f000 ffc8 	bl	8010750 <vQueueDelete>

  return osOK; 
 800f7c0:	2300      	movs	r3, #0
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3708      	adds	r7, #8
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}

0800f7ca <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800f7ca:	b590      	push	{r4, r7, lr}
 800f7cc:	b085      	sub	sp, #20
 800f7ce:	af02      	add	r7, sp, #8
 800f7d0:	6078      	str	r0, [r7, #4]
 800f7d2:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	689b      	ldr	r3, [r3, #8]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d011      	beq.n	800f800 <osMessageCreate+0x36>
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	68db      	ldr	r3, [r3, #12]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d00d      	beq.n	800f800 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	6818      	ldr	r0, [r3, #0]
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	6859      	ldr	r1, [r3, #4]
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	689a      	ldr	r2, [r3, #8]
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	68db      	ldr	r3, [r3, #12]
 800f7f4:	2400      	movs	r4, #0
 800f7f6:	9400      	str	r4, [sp, #0]
 800f7f8:	f000 f9e2 	bl	800fbc0 <xQueueGenericCreateStatic>
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	e008      	b.n	800f812 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	6818      	ldr	r0, [r3, #0]
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	685b      	ldr	r3, [r3, #4]
 800f808:	2200      	movs	r2, #0
 800f80a:	4619      	mov	r1, r3
 800f80c:	f000 fa55 	bl	800fcba <xQueueGenericCreate>
 800f810:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800f812:	4618      	mov	r0, r3
 800f814:	370c      	adds	r7, #12
 800f816:	46bd      	mov	sp, r7
 800f818:	bd90      	pop	{r4, r7, pc}
	...

0800f81c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b086      	sub	sp, #24
 800f820:	af00      	add	r7, sp, #0
 800f822:	60f8      	str	r0, [r7, #12]
 800f824:	60b9      	str	r1, [r7, #8]
 800f826:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800f828:	2300      	movs	r3, #0
 800f82a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800f830:	697b      	ldr	r3, [r7, #20]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d101      	bne.n	800f83a <osMessagePut+0x1e>
    ticks = 1;
 800f836:	2301      	movs	r3, #1
 800f838:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800f83a:	f7ff fdcc 	bl	800f3d6 <inHandlerMode>
 800f83e:	4603      	mov	r3, r0
 800f840:	2b00      	cmp	r3, #0
 800f842:	d018      	beq.n	800f876 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800f844:	f107 0210 	add.w	r2, r7, #16
 800f848:	f107 0108 	add.w	r1, r7, #8
 800f84c:	2300      	movs	r3, #0
 800f84e:	68f8      	ldr	r0, [r7, #12]
 800f850:	f000 fbdc 	bl	801000c <xQueueGenericSendFromISR>
 800f854:	4603      	mov	r3, r0
 800f856:	2b01      	cmp	r3, #1
 800f858:	d001      	beq.n	800f85e <osMessagePut+0x42>
      return osErrorOS;
 800f85a:	23ff      	movs	r3, #255	@ 0xff
 800f85c:	e018      	b.n	800f890 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f85e:	693b      	ldr	r3, [r7, #16]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d014      	beq.n	800f88e <osMessagePut+0x72>
 800f864:	4b0c      	ldr	r3, [pc, #48]	@ (800f898 <osMessagePut+0x7c>)
 800f866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f86a:	601a      	str	r2, [r3, #0]
 800f86c:	f3bf 8f4f 	dsb	sy
 800f870:	f3bf 8f6f 	isb	sy
 800f874:	e00b      	b.n	800f88e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800f876:	f107 0108 	add.w	r1, r7, #8
 800f87a:	2300      	movs	r3, #0
 800f87c:	697a      	ldr	r2, [r7, #20]
 800f87e:	68f8      	ldr	r0, [r7, #12]
 800f880:	f000 fac2 	bl	800fe08 <xQueueGenericSend>
 800f884:	4603      	mov	r3, r0
 800f886:	2b01      	cmp	r3, #1
 800f888:	d001      	beq.n	800f88e <osMessagePut+0x72>
      return osErrorOS;
 800f88a:	23ff      	movs	r3, #255	@ 0xff
 800f88c:	e000      	b.n	800f890 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800f88e:	2300      	movs	r3, #0
}
 800f890:	4618      	mov	r0, r3
 800f892:	3718      	adds	r7, #24
 800f894:	46bd      	mov	sp, r7
 800f896:	bd80      	pop	{r7, pc}
 800f898:	e000ed04 	.word	0xe000ed04

0800f89c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800f89c:	b590      	push	{r4, r7, lr}
 800f89e:	b08b      	sub	sp, #44	@ 0x2c
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	60f8      	str	r0, [r7, #12]
 800f8a4:	60b9      	str	r1, [r7, #8]
 800f8a6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d10a      	bne.n	800f8cc <osMessageGet+0x30>
    event.status = osErrorParameter;
 800f8b6:	2380      	movs	r3, #128	@ 0x80
 800f8b8:	617b      	str	r3, [r7, #20]
    return event;
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	461c      	mov	r4, r3
 800f8be:	f107 0314 	add.w	r3, r7, #20
 800f8c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f8c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f8ca:	e054      	b.n	800f976 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8da:	d103      	bne.n	800f8e4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800f8dc:	f04f 33ff 	mov.w	r3, #4294967295
 800f8e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800f8e2:	e009      	b.n	800f8f8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d006      	beq.n	800f8f8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800f8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d101      	bne.n	800f8f8 <osMessageGet+0x5c>
      ticks = 1;
 800f8f4:	2301      	movs	r3, #1
 800f8f6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f8f8:	f7ff fd6d 	bl	800f3d6 <inHandlerMode>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d01c      	beq.n	800f93c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800f902:	f107 0220 	add.w	r2, r7, #32
 800f906:	f107 0314 	add.w	r3, r7, #20
 800f90a:	3304      	adds	r3, #4
 800f90c:	4619      	mov	r1, r3
 800f90e:	68b8      	ldr	r0, [r7, #8]
 800f910:	f000 fe9c 	bl	801064c <xQueueReceiveFromISR>
 800f914:	4603      	mov	r3, r0
 800f916:	2b01      	cmp	r3, #1
 800f918:	d102      	bne.n	800f920 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800f91a:	2310      	movs	r3, #16
 800f91c:	617b      	str	r3, [r7, #20]
 800f91e:	e001      	b.n	800f924 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800f920:	2300      	movs	r3, #0
 800f922:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f924:	6a3b      	ldr	r3, [r7, #32]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d01d      	beq.n	800f966 <osMessageGet+0xca>
 800f92a:	4b15      	ldr	r3, [pc, #84]	@ (800f980 <osMessageGet+0xe4>)
 800f92c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f930:	601a      	str	r2, [r3, #0]
 800f932:	f3bf 8f4f 	dsb	sy
 800f936:	f3bf 8f6f 	isb	sy
 800f93a:	e014      	b.n	800f966 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800f93c:	f107 0314 	add.w	r3, r7, #20
 800f940:	3304      	adds	r3, #4
 800f942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f944:	4619      	mov	r1, r3
 800f946:	68b8      	ldr	r0, [r7, #8]
 800f948:	f000 fc8e 	bl	8010268 <xQueueReceive>
 800f94c:	4603      	mov	r3, r0
 800f94e:	2b01      	cmp	r3, #1
 800f950:	d102      	bne.n	800f958 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800f952:	2310      	movs	r3, #16
 800f954:	617b      	str	r3, [r7, #20]
 800f956:	e006      	b.n	800f966 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d101      	bne.n	800f962 <osMessageGet+0xc6>
 800f95e:	2300      	movs	r3, #0
 800f960:	e000      	b.n	800f964 <osMessageGet+0xc8>
 800f962:	2340      	movs	r3, #64	@ 0x40
 800f964:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	461c      	mov	r4, r3
 800f96a:	f107 0314 	add.w	r3, r7, #20
 800f96e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f972:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f976:	68f8      	ldr	r0, [r7, #12]
 800f978:	372c      	adds	r7, #44	@ 0x2c
 800f97a:	46bd      	mov	sp, r7
 800f97c:	bd90      	pop	{r4, r7, pc}
 800f97e:	bf00      	nop
 800f980:	e000ed04 	.word	0xe000ed04

0800f984 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f984:	b480      	push	{r7}
 800f986:	b083      	sub	sp, #12
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f103 0208 	add.w	r2, r3, #8
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	f04f 32ff 	mov.w	r2, #4294967295
 800f99c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f103 0208 	add.w	r2, r3, #8
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	f103 0208 	add.w	r2, r3, #8
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f9b8:	bf00      	nop
 800f9ba:	370c      	adds	r7, #12
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c2:	4770      	bx	lr

0800f9c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f9c4:	b480      	push	{r7}
 800f9c6:	b083      	sub	sp, #12
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f9d2:	bf00      	nop
 800f9d4:	370c      	adds	r7, #12
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9dc:	4770      	bx	lr

0800f9de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f9de:	b480      	push	{r7}
 800f9e0:	b085      	sub	sp, #20
 800f9e2:	af00      	add	r7, sp, #0
 800f9e4:	6078      	str	r0, [r7, #4]
 800f9e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	685b      	ldr	r3, [r3, #4]
 800f9ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	68fa      	ldr	r2, [r7, #12]
 800f9f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	689a      	ldr	r2, [r3, #8]
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	689b      	ldr	r3, [r3, #8]
 800fa00:	683a      	ldr	r2, [r7, #0]
 800fa02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	683a      	ldr	r2, [r7, #0]
 800fa08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	687a      	ldr	r2, [r7, #4]
 800fa0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	1c5a      	adds	r2, r3, #1
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	601a      	str	r2, [r3, #0]
}
 800fa1a:	bf00      	nop
 800fa1c:	3714      	adds	r7, #20
 800fa1e:	46bd      	mov	sp, r7
 800fa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa24:	4770      	bx	lr

0800fa26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa26:	b480      	push	{r7}
 800fa28:	b085      	sub	sp, #20
 800fa2a:	af00      	add	r7, sp, #0
 800fa2c:	6078      	str	r0, [r7, #4]
 800fa2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fa36:	68bb      	ldr	r3, [r7, #8]
 800fa38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa3c:	d103      	bne.n	800fa46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	691b      	ldr	r3, [r3, #16]
 800fa42:	60fb      	str	r3, [r7, #12]
 800fa44:	e00c      	b.n	800fa60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	3308      	adds	r3, #8
 800fa4a:	60fb      	str	r3, [r7, #12]
 800fa4c:	e002      	b.n	800fa54 <vListInsert+0x2e>
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	685b      	ldr	r3, [r3, #4]
 800fa52:	60fb      	str	r3, [r7, #12]
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	685b      	ldr	r3, [r3, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	68ba      	ldr	r2, [r7, #8]
 800fa5c:	429a      	cmp	r2, r3
 800fa5e:	d2f6      	bcs.n	800fa4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	685a      	ldr	r2, [r3, #4]
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fa68:	683b      	ldr	r3, [r7, #0]
 800fa6a:	685b      	ldr	r3, [r3, #4]
 800fa6c:	683a      	ldr	r2, [r7, #0]
 800fa6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	68fa      	ldr	r2, [r7, #12]
 800fa74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	683a      	ldr	r2, [r7, #0]
 800fa7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	687a      	ldr	r2, [r7, #4]
 800fa80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	1c5a      	adds	r2, r3, #1
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	601a      	str	r2, [r3, #0]
}
 800fa8c:	bf00      	nop
 800fa8e:	3714      	adds	r7, #20
 800fa90:	46bd      	mov	sp, r7
 800fa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa96:	4770      	bx	lr

0800fa98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fa98:	b480      	push	{r7}
 800fa9a:	b085      	sub	sp, #20
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	691b      	ldr	r3, [r3, #16]
 800faa4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	685b      	ldr	r3, [r3, #4]
 800faaa:	687a      	ldr	r2, [r7, #4]
 800faac:	6892      	ldr	r2, [r2, #8]
 800faae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	689b      	ldr	r3, [r3, #8]
 800fab4:	687a      	ldr	r2, [r7, #4]
 800fab6:	6852      	ldr	r2, [r2, #4]
 800fab8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	685b      	ldr	r3, [r3, #4]
 800fabe:	687a      	ldr	r2, [r7, #4]
 800fac0:	429a      	cmp	r2, r3
 800fac2:	d103      	bne.n	800facc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	689a      	ldr	r2, [r3, #8]
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	2200      	movs	r2, #0
 800fad0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	1e5a      	subs	r2, r3, #1
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681b      	ldr	r3, [r3, #0]
}
 800fae0:	4618      	mov	r0, r3
 800fae2:	3714      	adds	r7, #20
 800fae4:	46bd      	mov	sp, r7
 800fae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faea:	4770      	bx	lr

0800faec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d10b      	bne.n	800fb18 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fb00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb04:	f383 8811 	msr	BASEPRI, r3
 800fb08:	f3bf 8f6f 	isb	sy
 800fb0c:	f3bf 8f4f 	dsb	sy
 800fb10:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fb12:	bf00      	nop
 800fb14:	bf00      	nop
 800fb16:	e7fd      	b.n	800fb14 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fb18:	f002 f8de 	bl	8011cd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	681a      	ldr	r2, [r3, #0]
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb24:	68f9      	ldr	r1, [r7, #12]
 800fb26:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fb28:	fb01 f303 	mul.w	r3, r1, r3
 800fb2c:	441a      	add	r2, r3
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	2200      	movs	r2, #0
 800fb36:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	681a      	ldr	r2, [r3, #0]
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	681a      	ldr	r2, [r3, #0]
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb48:	3b01      	subs	r3, #1
 800fb4a:	68f9      	ldr	r1, [r7, #12]
 800fb4c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fb4e:	fb01 f303 	mul.w	r3, r1, r3
 800fb52:	441a      	add	r2, r3
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	22ff      	movs	r2, #255	@ 0xff
 800fb5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	22ff      	movs	r2, #255	@ 0xff
 800fb64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fb68:	683b      	ldr	r3, [r7, #0]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d114      	bne.n	800fb98 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	691b      	ldr	r3, [r3, #16]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d01a      	beq.n	800fbac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	3310      	adds	r3, #16
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f001 fb98 	bl	80112b0 <xTaskRemoveFromEventList>
 800fb80:	4603      	mov	r3, r0
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d012      	beq.n	800fbac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fb86:	4b0d      	ldr	r3, [pc, #52]	@ (800fbbc <xQueueGenericReset+0xd0>)
 800fb88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb8c:	601a      	str	r2, [r3, #0]
 800fb8e:	f3bf 8f4f 	dsb	sy
 800fb92:	f3bf 8f6f 	isb	sy
 800fb96:	e009      	b.n	800fbac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	3310      	adds	r3, #16
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	f7ff fef1 	bl	800f984 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	3324      	adds	r3, #36	@ 0x24
 800fba6:	4618      	mov	r0, r3
 800fba8:	f7ff feec 	bl	800f984 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fbac:	f002 f8c6 	bl	8011d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fbb0:	2301      	movs	r3, #1
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3710      	adds	r7, #16
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
 800fbba:	bf00      	nop
 800fbbc:	e000ed04 	.word	0xe000ed04

0800fbc0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b08e      	sub	sp, #56	@ 0x38
 800fbc4:	af02      	add	r7, sp, #8
 800fbc6:	60f8      	str	r0, [r7, #12]
 800fbc8:	60b9      	str	r1, [r7, #8]
 800fbca:	607a      	str	r2, [r7, #4]
 800fbcc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d10b      	bne.n	800fbec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800fbd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbd8:	f383 8811 	msr	BASEPRI, r3
 800fbdc:	f3bf 8f6f 	isb	sy
 800fbe0:	f3bf 8f4f 	dsb	sy
 800fbe4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fbe6:	bf00      	nop
 800fbe8:	bf00      	nop
 800fbea:	e7fd      	b.n	800fbe8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fbec:	683b      	ldr	r3, [r7, #0]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d10b      	bne.n	800fc0a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800fbf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbf6:	f383 8811 	msr	BASEPRI, r3
 800fbfa:	f3bf 8f6f 	isb	sy
 800fbfe:	f3bf 8f4f 	dsb	sy
 800fc02:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fc04:	bf00      	nop
 800fc06:	bf00      	nop
 800fc08:	e7fd      	b.n	800fc06 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d002      	beq.n	800fc16 <xQueueGenericCreateStatic+0x56>
 800fc10:	68bb      	ldr	r3, [r7, #8]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d001      	beq.n	800fc1a <xQueueGenericCreateStatic+0x5a>
 800fc16:	2301      	movs	r3, #1
 800fc18:	e000      	b.n	800fc1c <xQueueGenericCreateStatic+0x5c>
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d10b      	bne.n	800fc38 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fc20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc24:	f383 8811 	msr	BASEPRI, r3
 800fc28:	f3bf 8f6f 	isb	sy
 800fc2c:	f3bf 8f4f 	dsb	sy
 800fc30:	623b      	str	r3, [r7, #32]
}
 800fc32:	bf00      	nop
 800fc34:	bf00      	nop
 800fc36:	e7fd      	b.n	800fc34 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d102      	bne.n	800fc44 <xQueueGenericCreateStatic+0x84>
 800fc3e:	68bb      	ldr	r3, [r7, #8]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d101      	bne.n	800fc48 <xQueueGenericCreateStatic+0x88>
 800fc44:	2301      	movs	r3, #1
 800fc46:	e000      	b.n	800fc4a <xQueueGenericCreateStatic+0x8a>
 800fc48:	2300      	movs	r3, #0
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d10b      	bne.n	800fc66 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fc4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc52:	f383 8811 	msr	BASEPRI, r3
 800fc56:	f3bf 8f6f 	isb	sy
 800fc5a:	f3bf 8f4f 	dsb	sy
 800fc5e:	61fb      	str	r3, [r7, #28]
}
 800fc60:	bf00      	nop
 800fc62:	bf00      	nop
 800fc64:	e7fd      	b.n	800fc62 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fc66:	2348      	movs	r3, #72	@ 0x48
 800fc68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fc6a:	697b      	ldr	r3, [r7, #20]
 800fc6c:	2b48      	cmp	r3, #72	@ 0x48
 800fc6e:	d00b      	beq.n	800fc88 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fc70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc74:	f383 8811 	msr	BASEPRI, r3
 800fc78:	f3bf 8f6f 	isb	sy
 800fc7c:	f3bf 8f4f 	dsb	sy
 800fc80:	61bb      	str	r3, [r7, #24]
}
 800fc82:	bf00      	nop
 800fc84:	bf00      	nop
 800fc86:	e7fd      	b.n	800fc84 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fc88:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fc8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d00d      	beq.n	800fcb0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc96:	2201      	movs	r2, #1
 800fc98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fc9c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fca2:	9300      	str	r3, [sp, #0]
 800fca4:	4613      	mov	r3, r2
 800fca6:	687a      	ldr	r2, [r7, #4]
 800fca8:	68b9      	ldr	r1, [r7, #8]
 800fcaa:	68f8      	ldr	r0, [r7, #12]
 800fcac:	f000 f840 	bl	800fd30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fcb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	3730      	adds	r7, #48	@ 0x30
 800fcb6:	46bd      	mov	sp, r7
 800fcb8:	bd80      	pop	{r7, pc}

0800fcba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fcba:	b580      	push	{r7, lr}
 800fcbc:	b08a      	sub	sp, #40	@ 0x28
 800fcbe:	af02      	add	r7, sp, #8
 800fcc0:	60f8      	str	r0, [r7, #12]
 800fcc2:	60b9      	str	r1, [r7, #8]
 800fcc4:	4613      	mov	r3, r2
 800fcc6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d10b      	bne.n	800fce6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800fcce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcd2:	f383 8811 	msr	BASEPRI, r3
 800fcd6:	f3bf 8f6f 	isb	sy
 800fcda:	f3bf 8f4f 	dsb	sy
 800fcde:	613b      	str	r3, [r7, #16]
}
 800fce0:	bf00      	nop
 800fce2:	bf00      	nop
 800fce4:	e7fd      	b.n	800fce2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	68ba      	ldr	r2, [r7, #8]
 800fcea:	fb02 f303 	mul.w	r3, r2, r3
 800fcee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fcf0:	69fb      	ldr	r3, [r7, #28]
 800fcf2:	3348      	adds	r3, #72	@ 0x48
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	f002 f911 	bl	8011f1c <pvPortMalloc>
 800fcfa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fcfc:	69bb      	ldr	r3, [r7, #24]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d011      	beq.n	800fd26 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fd02:	69bb      	ldr	r3, [r7, #24]
 800fd04:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd06:	697b      	ldr	r3, [r7, #20]
 800fd08:	3348      	adds	r3, #72	@ 0x48
 800fd0a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fd0c:	69bb      	ldr	r3, [r7, #24]
 800fd0e:	2200      	movs	r2, #0
 800fd10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fd14:	79fa      	ldrb	r2, [r7, #7]
 800fd16:	69bb      	ldr	r3, [r7, #24]
 800fd18:	9300      	str	r3, [sp, #0]
 800fd1a:	4613      	mov	r3, r2
 800fd1c:	697a      	ldr	r2, [r7, #20]
 800fd1e:	68b9      	ldr	r1, [r7, #8]
 800fd20:	68f8      	ldr	r0, [r7, #12]
 800fd22:	f000 f805 	bl	800fd30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fd26:	69bb      	ldr	r3, [r7, #24]
	}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	3720      	adds	r7, #32
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	bd80      	pop	{r7, pc}

0800fd30 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	60f8      	str	r0, [r7, #12]
 800fd38:	60b9      	str	r1, [r7, #8]
 800fd3a:	607a      	str	r2, [r7, #4]
 800fd3c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d103      	bne.n	800fd4c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fd44:	69bb      	ldr	r3, [r7, #24]
 800fd46:	69ba      	ldr	r2, [r7, #24]
 800fd48:	601a      	str	r2, [r3, #0]
 800fd4a:	e002      	b.n	800fd52 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fd4c:	69bb      	ldr	r3, [r7, #24]
 800fd4e:	687a      	ldr	r2, [r7, #4]
 800fd50:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fd52:	69bb      	ldr	r3, [r7, #24]
 800fd54:	68fa      	ldr	r2, [r7, #12]
 800fd56:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fd58:	69bb      	ldr	r3, [r7, #24]
 800fd5a:	68ba      	ldr	r2, [r7, #8]
 800fd5c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fd5e:	2101      	movs	r1, #1
 800fd60:	69b8      	ldr	r0, [r7, #24]
 800fd62:	f7ff fec3 	bl	800faec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fd66:	bf00      	nop
 800fd68:	3710      	adds	r7, #16
 800fd6a:	46bd      	mov	sp, r7
 800fd6c:	bd80      	pop	{r7, pc}

0800fd6e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800fd6e:	b580      	push	{r7, lr}
 800fd70:	b082      	sub	sp, #8
 800fd72:	af00      	add	r7, sp, #0
 800fd74:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d00e      	beq.n	800fd9a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	2200      	movs	r2, #0
 800fd80:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	2200      	movs	r2, #0
 800fd86:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800fd8e:	2300      	movs	r3, #0
 800fd90:	2200      	movs	r2, #0
 800fd92:	2100      	movs	r1, #0
 800fd94:	6878      	ldr	r0, [r7, #4]
 800fd96:	f000 f837 	bl	800fe08 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800fd9a:	bf00      	nop
 800fd9c:	3708      	adds	r7, #8
 800fd9e:	46bd      	mov	sp, r7
 800fda0:	bd80      	pop	{r7, pc}

0800fda2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800fda2:	b580      	push	{r7, lr}
 800fda4:	b086      	sub	sp, #24
 800fda6:	af00      	add	r7, sp, #0
 800fda8:	4603      	mov	r3, r0
 800fdaa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fdac:	2301      	movs	r3, #1
 800fdae:	617b      	str	r3, [r7, #20]
 800fdb0:	2300      	movs	r3, #0
 800fdb2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800fdb4:	79fb      	ldrb	r3, [r7, #7]
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	6939      	ldr	r1, [r7, #16]
 800fdba:	6978      	ldr	r0, [r7, #20]
 800fdbc:	f7ff ff7d 	bl	800fcba <xQueueGenericCreate>
 800fdc0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fdc2:	68f8      	ldr	r0, [r7, #12]
 800fdc4:	f7ff ffd3 	bl	800fd6e <prvInitialiseMutex>

		return xNewQueue;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
	}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	3718      	adds	r7, #24
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	bd80      	pop	{r7, pc}

0800fdd2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800fdd2:	b580      	push	{r7, lr}
 800fdd4:	b088      	sub	sp, #32
 800fdd6:	af02      	add	r7, sp, #8
 800fdd8:	4603      	mov	r3, r0
 800fdda:	6039      	str	r1, [r7, #0]
 800fddc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fdde:	2301      	movs	r3, #1
 800fde0:	617b      	str	r3, [r7, #20]
 800fde2:	2300      	movs	r3, #0
 800fde4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800fde6:	79fb      	ldrb	r3, [r7, #7]
 800fde8:	9300      	str	r3, [sp, #0]
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	2200      	movs	r2, #0
 800fdee:	6939      	ldr	r1, [r7, #16]
 800fdf0:	6978      	ldr	r0, [r7, #20]
 800fdf2:	f7ff fee5 	bl	800fbc0 <xQueueGenericCreateStatic>
 800fdf6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fdf8:	68f8      	ldr	r0, [r7, #12]
 800fdfa:	f7ff ffb8 	bl	800fd6e <prvInitialiseMutex>

		return xNewQueue;
 800fdfe:	68fb      	ldr	r3, [r7, #12]
	}
 800fe00:	4618      	mov	r0, r3
 800fe02:	3718      	adds	r7, #24
 800fe04:	46bd      	mov	sp, r7
 800fe06:	bd80      	pop	{r7, pc}

0800fe08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b08e      	sub	sp, #56	@ 0x38
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	60f8      	str	r0, [r7, #12]
 800fe10:	60b9      	str	r1, [r7, #8]
 800fe12:	607a      	str	r2, [r7, #4]
 800fe14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fe16:	2300      	movs	r3, #0
 800fe18:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fe1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d10b      	bne.n	800fe3c <xQueueGenericSend+0x34>
	__asm volatile
 800fe24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe28:	f383 8811 	msr	BASEPRI, r3
 800fe2c:	f3bf 8f6f 	isb	sy
 800fe30:	f3bf 8f4f 	dsb	sy
 800fe34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fe36:	bf00      	nop
 800fe38:	bf00      	nop
 800fe3a:	e7fd      	b.n	800fe38 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe3c:	68bb      	ldr	r3, [r7, #8]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d103      	bne.n	800fe4a <xQueueGenericSend+0x42>
 800fe42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d101      	bne.n	800fe4e <xQueueGenericSend+0x46>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	e000      	b.n	800fe50 <xQueueGenericSend+0x48>
 800fe4e:	2300      	movs	r3, #0
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d10b      	bne.n	800fe6c <xQueueGenericSend+0x64>
	__asm volatile
 800fe54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe58:	f383 8811 	msr	BASEPRI, r3
 800fe5c:	f3bf 8f6f 	isb	sy
 800fe60:	f3bf 8f4f 	dsb	sy
 800fe64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fe66:	bf00      	nop
 800fe68:	bf00      	nop
 800fe6a:	e7fd      	b.n	800fe68 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	2b02      	cmp	r3, #2
 800fe70:	d103      	bne.n	800fe7a <xQueueGenericSend+0x72>
 800fe72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe76:	2b01      	cmp	r3, #1
 800fe78:	d101      	bne.n	800fe7e <xQueueGenericSend+0x76>
 800fe7a:	2301      	movs	r3, #1
 800fe7c:	e000      	b.n	800fe80 <xQueueGenericSend+0x78>
 800fe7e:	2300      	movs	r3, #0
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d10b      	bne.n	800fe9c <xQueueGenericSend+0x94>
	__asm volatile
 800fe84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe88:	f383 8811 	msr	BASEPRI, r3
 800fe8c:	f3bf 8f6f 	isb	sy
 800fe90:	f3bf 8f4f 	dsb	sy
 800fe94:	623b      	str	r3, [r7, #32]
}
 800fe96:	bf00      	nop
 800fe98:	bf00      	nop
 800fe9a:	e7fd      	b.n	800fe98 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fe9c:	f001 fbc8 	bl	8011630 <xTaskGetSchedulerState>
 800fea0:	4603      	mov	r3, r0
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d102      	bne.n	800feac <xQueueGenericSend+0xa4>
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d101      	bne.n	800feb0 <xQueueGenericSend+0xa8>
 800feac:	2301      	movs	r3, #1
 800feae:	e000      	b.n	800feb2 <xQueueGenericSend+0xaa>
 800feb0:	2300      	movs	r3, #0
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d10b      	bne.n	800fece <xQueueGenericSend+0xc6>
	__asm volatile
 800feb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feba:	f383 8811 	msr	BASEPRI, r3
 800febe:	f3bf 8f6f 	isb	sy
 800fec2:	f3bf 8f4f 	dsb	sy
 800fec6:	61fb      	str	r3, [r7, #28]
}
 800fec8:	bf00      	nop
 800feca:	bf00      	nop
 800fecc:	e7fd      	b.n	800feca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fece:	f001 ff03 	bl	8011cd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feda:	429a      	cmp	r2, r3
 800fedc:	d302      	bcc.n	800fee4 <xQueueGenericSend+0xdc>
 800fede:	683b      	ldr	r3, [r7, #0]
 800fee0:	2b02      	cmp	r3, #2
 800fee2:	d129      	bne.n	800ff38 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fee4:	683a      	ldr	r2, [r7, #0]
 800fee6:	68b9      	ldr	r1, [r7, #8]
 800fee8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800feea:	f000 fc6d 	bl	80107c8 <prvCopyDataToQueue>
 800feee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d010      	beq.n	800ff1a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fefa:	3324      	adds	r3, #36	@ 0x24
 800fefc:	4618      	mov	r0, r3
 800fefe:	f001 f9d7 	bl	80112b0 <xTaskRemoveFromEventList>
 800ff02:	4603      	mov	r3, r0
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d013      	beq.n	800ff30 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ff08:	4b3f      	ldr	r3, [pc, #252]	@ (8010008 <xQueueGenericSend+0x200>)
 800ff0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff0e:	601a      	str	r2, [r3, #0]
 800ff10:	f3bf 8f4f 	dsb	sy
 800ff14:	f3bf 8f6f 	isb	sy
 800ff18:	e00a      	b.n	800ff30 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ff1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d007      	beq.n	800ff30 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ff20:	4b39      	ldr	r3, [pc, #228]	@ (8010008 <xQueueGenericSend+0x200>)
 800ff22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff26:	601a      	str	r2, [r3, #0]
 800ff28:	f3bf 8f4f 	dsb	sy
 800ff2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ff30:	f001 ff04 	bl	8011d3c <vPortExitCritical>
				return pdPASS;
 800ff34:	2301      	movs	r3, #1
 800ff36:	e063      	b.n	8010000 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d103      	bne.n	800ff46 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ff3e:	f001 fefd 	bl	8011d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ff42:	2300      	movs	r3, #0
 800ff44:	e05c      	b.n	8010000 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ff46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d106      	bne.n	800ff5a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ff4c:	f107 0314 	add.w	r3, r7, #20
 800ff50:	4618      	mov	r0, r3
 800ff52:	f001 fa11 	bl	8011378 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ff56:	2301      	movs	r3, #1
 800ff58:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ff5a:	f001 feef 	bl	8011d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ff5e:	f000 ff9d 	bl	8010e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ff62:	f001 feb9 	bl	8011cd8 <vPortEnterCritical>
 800ff66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ff6c:	b25b      	sxtb	r3, r3
 800ff6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff72:	d103      	bne.n	800ff7c <xQueueGenericSend+0x174>
 800ff74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff76:	2200      	movs	r2, #0
 800ff78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ff7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff82:	b25b      	sxtb	r3, r3
 800ff84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff88:	d103      	bne.n	800ff92 <xQueueGenericSend+0x18a>
 800ff8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ff92:	f001 fed3 	bl	8011d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff96:	1d3a      	adds	r2, r7, #4
 800ff98:	f107 0314 	add.w	r3, r7, #20
 800ff9c:	4611      	mov	r1, r2
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	f001 fa00 	bl	80113a4 <xTaskCheckForTimeOut>
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d124      	bne.n	800fff4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ffaa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffac:	f000 fd04 	bl	80109b8 <prvIsQueueFull>
 800ffb0:	4603      	mov	r3, r0
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d018      	beq.n	800ffe8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ffb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb8:	3310      	adds	r3, #16
 800ffba:	687a      	ldr	r2, [r7, #4]
 800ffbc:	4611      	mov	r1, r2
 800ffbe:	4618      	mov	r0, r3
 800ffc0:	f001 f950 	bl	8011264 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ffc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffc6:	f000 fc8f 	bl	80108e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ffca:	f000 ff75 	bl	8010eb8 <xTaskResumeAll>
 800ffce:	4603      	mov	r3, r0
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	f47f af7c 	bne.w	800fece <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ffd6:	4b0c      	ldr	r3, [pc, #48]	@ (8010008 <xQueueGenericSend+0x200>)
 800ffd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffdc:	601a      	str	r2, [r3, #0]
 800ffde:	f3bf 8f4f 	dsb	sy
 800ffe2:	f3bf 8f6f 	isb	sy
 800ffe6:	e772      	b.n	800fece <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ffe8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffea:	f000 fc7d 	bl	80108e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ffee:	f000 ff63 	bl	8010eb8 <xTaskResumeAll>
 800fff2:	e76c      	b.n	800fece <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fff6:	f000 fc77 	bl	80108e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fffa:	f000 ff5d 	bl	8010eb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fffe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010000:	4618      	mov	r0, r3
 8010002:	3738      	adds	r7, #56	@ 0x38
 8010004:	46bd      	mov	sp, r7
 8010006:	bd80      	pop	{r7, pc}
 8010008:	e000ed04 	.word	0xe000ed04

0801000c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b090      	sub	sp, #64	@ 0x40
 8010010:	af00      	add	r7, sp, #0
 8010012:	60f8      	str	r0, [r7, #12]
 8010014:	60b9      	str	r1, [r7, #8]
 8010016:	607a      	str	r2, [r7, #4]
 8010018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801001e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010020:	2b00      	cmp	r3, #0
 8010022:	d10b      	bne.n	801003c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010028:	f383 8811 	msr	BASEPRI, r3
 801002c:	f3bf 8f6f 	isb	sy
 8010030:	f3bf 8f4f 	dsb	sy
 8010034:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010036:	bf00      	nop
 8010038:	bf00      	nop
 801003a:	e7fd      	b.n	8010038 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d103      	bne.n	801004a <xQueueGenericSendFromISR+0x3e>
 8010042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010046:	2b00      	cmp	r3, #0
 8010048:	d101      	bne.n	801004e <xQueueGenericSendFromISR+0x42>
 801004a:	2301      	movs	r3, #1
 801004c:	e000      	b.n	8010050 <xQueueGenericSendFromISR+0x44>
 801004e:	2300      	movs	r3, #0
 8010050:	2b00      	cmp	r3, #0
 8010052:	d10b      	bne.n	801006c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010058:	f383 8811 	msr	BASEPRI, r3
 801005c:	f3bf 8f6f 	isb	sy
 8010060:	f3bf 8f4f 	dsb	sy
 8010064:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010066:	bf00      	nop
 8010068:	bf00      	nop
 801006a:	e7fd      	b.n	8010068 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	2b02      	cmp	r3, #2
 8010070:	d103      	bne.n	801007a <xQueueGenericSendFromISR+0x6e>
 8010072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010076:	2b01      	cmp	r3, #1
 8010078:	d101      	bne.n	801007e <xQueueGenericSendFromISR+0x72>
 801007a:	2301      	movs	r3, #1
 801007c:	e000      	b.n	8010080 <xQueueGenericSendFromISR+0x74>
 801007e:	2300      	movs	r3, #0
 8010080:	2b00      	cmp	r3, #0
 8010082:	d10b      	bne.n	801009c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010088:	f383 8811 	msr	BASEPRI, r3
 801008c:	f3bf 8f6f 	isb	sy
 8010090:	f3bf 8f4f 	dsb	sy
 8010094:	623b      	str	r3, [r7, #32]
}
 8010096:	bf00      	nop
 8010098:	bf00      	nop
 801009a:	e7fd      	b.n	8010098 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801009c:	f001 fefc 	bl	8011e98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80100a0:	f3ef 8211 	mrs	r2, BASEPRI
 80100a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a8:	f383 8811 	msr	BASEPRI, r3
 80100ac:	f3bf 8f6f 	isb	sy
 80100b0:	f3bf 8f4f 	dsb	sy
 80100b4:	61fa      	str	r2, [r7, #28]
 80100b6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80100b8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80100ba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80100bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80100c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d302      	bcc.n	80100ce <xQueueGenericSendFromISR+0xc2>
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	2b02      	cmp	r3, #2
 80100cc:	d12f      	bne.n	801012e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80100ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80100d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80100d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80100de:	683a      	ldr	r2, [r7, #0]
 80100e0:	68b9      	ldr	r1, [r7, #8]
 80100e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80100e4:	f000 fb70 	bl	80107c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80100e8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80100ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f0:	d112      	bne.n	8010118 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80100f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d016      	beq.n	8010128 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80100fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100fc:	3324      	adds	r3, #36	@ 0x24
 80100fe:	4618      	mov	r0, r3
 8010100:	f001 f8d6 	bl	80112b0 <xTaskRemoveFromEventList>
 8010104:	4603      	mov	r3, r0
 8010106:	2b00      	cmp	r3, #0
 8010108:	d00e      	beq.n	8010128 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d00b      	beq.n	8010128 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	2201      	movs	r2, #1
 8010114:	601a      	str	r2, [r3, #0]
 8010116:	e007      	b.n	8010128 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010118:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801011c:	3301      	adds	r3, #1
 801011e:	b2db      	uxtb	r3, r3
 8010120:	b25a      	sxtb	r2, r3
 8010122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010124:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010128:	2301      	movs	r3, #1
 801012a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 801012c:	e001      	b.n	8010132 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801012e:	2300      	movs	r3, #0
 8010130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010134:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010136:	697b      	ldr	r3, [r7, #20]
 8010138:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801013c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801013e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010140:	4618      	mov	r0, r3
 8010142:	3740      	adds	r7, #64	@ 0x40
 8010144:	46bd      	mov	sp, r7
 8010146:	bd80      	pop	{r7, pc}

08010148 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010148:	b580      	push	{r7, lr}
 801014a:	b08e      	sub	sp, #56	@ 0x38
 801014c:	af00      	add	r7, sp, #0
 801014e:	6078      	str	r0, [r7, #4]
 8010150:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010158:	2b00      	cmp	r3, #0
 801015a:	d10b      	bne.n	8010174 <xQueueGiveFromISR+0x2c>
	__asm volatile
 801015c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010160:	f383 8811 	msr	BASEPRI, r3
 8010164:	f3bf 8f6f 	isb	sy
 8010168:	f3bf 8f4f 	dsb	sy
 801016c:	623b      	str	r3, [r7, #32]
}
 801016e:	bf00      	nop
 8010170:	bf00      	nop
 8010172:	e7fd      	b.n	8010170 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010178:	2b00      	cmp	r3, #0
 801017a:	d00b      	beq.n	8010194 <xQueueGiveFromISR+0x4c>
	__asm volatile
 801017c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010180:	f383 8811 	msr	BASEPRI, r3
 8010184:	f3bf 8f6f 	isb	sy
 8010188:	f3bf 8f4f 	dsb	sy
 801018c:	61fb      	str	r3, [r7, #28]
}
 801018e:	bf00      	nop
 8010190:	bf00      	nop
 8010192:	e7fd      	b.n	8010190 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d103      	bne.n	80101a4 <xQueueGiveFromISR+0x5c>
 801019c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801019e:	689b      	ldr	r3, [r3, #8]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d101      	bne.n	80101a8 <xQueueGiveFromISR+0x60>
 80101a4:	2301      	movs	r3, #1
 80101a6:	e000      	b.n	80101aa <xQueueGiveFromISR+0x62>
 80101a8:	2300      	movs	r3, #0
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d10b      	bne.n	80101c6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80101ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101b2:	f383 8811 	msr	BASEPRI, r3
 80101b6:	f3bf 8f6f 	isb	sy
 80101ba:	f3bf 8f4f 	dsb	sy
 80101be:	61bb      	str	r3, [r7, #24]
}
 80101c0:	bf00      	nop
 80101c2:	bf00      	nop
 80101c4:	e7fd      	b.n	80101c2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80101c6:	f001 fe67 	bl	8011e98 <vPortValidateInterruptPriority>
	__asm volatile
 80101ca:	f3ef 8211 	mrs	r2, BASEPRI
 80101ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101d2:	f383 8811 	msr	BASEPRI, r3
 80101d6:	f3bf 8f6f 	isb	sy
 80101da:	f3bf 8f4f 	dsb	sy
 80101de:	617a      	str	r2, [r7, #20]
 80101e0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80101e2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80101e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80101e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80101ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80101f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80101f2:	429a      	cmp	r2, r3
 80101f4:	d22b      	bcs.n	801024e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80101f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80101fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010202:	1c5a      	adds	r2, r3, #1
 8010204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010206:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010208:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801020c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010210:	d112      	bne.n	8010238 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010216:	2b00      	cmp	r3, #0
 8010218:	d016      	beq.n	8010248 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801021a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801021c:	3324      	adds	r3, #36	@ 0x24
 801021e:	4618      	mov	r0, r3
 8010220:	f001 f846 	bl	80112b0 <xTaskRemoveFromEventList>
 8010224:	4603      	mov	r3, r0
 8010226:	2b00      	cmp	r3, #0
 8010228:	d00e      	beq.n	8010248 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801022a:	683b      	ldr	r3, [r7, #0]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d00b      	beq.n	8010248 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	2201      	movs	r2, #1
 8010234:	601a      	str	r2, [r3, #0]
 8010236:	e007      	b.n	8010248 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010238:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801023c:	3301      	adds	r3, #1
 801023e:	b2db      	uxtb	r3, r3
 8010240:	b25a      	sxtb	r2, r3
 8010242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010248:	2301      	movs	r3, #1
 801024a:	637b      	str	r3, [r7, #52]	@ 0x34
 801024c:	e001      	b.n	8010252 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801024e:	2300      	movs	r3, #0
 8010250:	637b      	str	r3, [r7, #52]	@ 0x34
 8010252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010254:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	f383 8811 	msr	BASEPRI, r3
}
 801025c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801025e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010260:	4618      	mov	r0, r3
 8010262:	3738      	adds	r7, #56	@ 0x38
 8010264:	46bd      	mov	sp, r7
 8010266:	bd80      	pop	{r7, pc}

08010268 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010268:	b580      	push	{r7, lr}
 801026a:	b08c      	sub	sp, #48	@ 0x30
 801026c:	af00      	add	r7, sp, #0
 801026e:	60f8      	str	r0, [r7, #12]
 8010270:	60b9      	str	r1, [r7, #8]
 8010272:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010274:	2300      	movs	r3, #0
 8010276:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801027c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801027e:	2b00      	cmp	r3, #0
 8010280:	d10b      	bne.n	801029a <xQueueReceive+0x32>
	__asm volatile
 8010282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010286:	f383 8811 	msr	BASEPRI, r3
 801028a:	f3bf 8f6f 	isb	sy
 801028e:	f3bf 8f4f 	dsb	sy
 8010292:	623b      	str	r3, [r7, #32]
}
 8010294:	bf00      	nop
 8010296:	bf00      	nop
 8010298:	e7fd      	b.n	8010296 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d103      	bne.n	80102a8 <xQueueReceive+0x40>
 80102a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d101      	bne.n	80102ac <xQueueReceive+0x44>
 80102a8:	2301      	movs	r3, #1
 80102aa:	e000      	b.n	80102ae <xQueueReceive+0x46>
 80102ac:	2300      	movs	r3, #0
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d10b      	bne.n	80102ca <xQueueReceive+0x62>
	__asm volatile
 80102b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102b6:	f383 8811 	msr	BASEPRI, r3
 80102ba:	f3bf 8f6f 	isb	sy
 80102be:	f3bf 8f4f 	dsb	sy
 80102c2:	61fb      	str	r3, [r7, #28]
}
 80102c4:	bf00      	nop
 80102c6:	bf00      	nop
 80102c8:	e7fd      	b.n	80102c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80102ca:	f001 f9b1 	bl	8011630 <xTaskGetSchedulerState>
 80102ce:	4603      	mov	r3, r0
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d102      	bne.n	80102da <xQueueReceive+0x72>
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d101      	bne.n	80102de <xQueueReceive+0x76>
 80102da:	2301      	movs	r3, #1
 80102dc:	e000      	b.n	80102e0 <xQueueReceive+0x78>
 80102de:	2300      	movs	r3, #0
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d10b      	bne.n	80102fc <xQueueReceive+0x94>
	__asm volatile
 80102e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102e8:	f383 8811 	msr	BASEPRI, r3
 80102ec:	f3bf 8f6f 	isb	sy
 80102f0:	f3bf 8f4f 	dsb	sy
 80102f4:	61bb      	str	r3, [r7, #24]
}
 80102f6:	bf00      	nop
 80102f8:	bf00      	nop
 80102fa:	e7fd      	b.n	80102f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80102fc:	f001 fcec 	bl	8011cd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010304:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010308:	2b00      	cmp	r3, #0
 801030a:	d01f      	beq.n	801034c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801030c:	68b9      	ldr	r1, [r7, #8]
 801030e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010310:	f000 fac4 	bl	801089c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010316:	1e5a      	subs	r2, r3, #1
 8010318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801031a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801031c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801031e:	691b      	ldr	r3, [r3, #16]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d00f      	beq.n	8010344 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010326:	3310      	adds	r3, #16
 8010328:	4618      	mov	r0, r3
 801032a:	f000 ffc1 	bl	80112b0 <xTaskRemoveFromEventList>
 801032e:	4603      	mov	r3, r0
 8010330:	2b00      	cmp	r3, #0
 8010332:	d007      	beq.n	8010344 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010334:	4b3c      	ldr	r3, [pc, #240]	@ (8010428 <xQueueReceive+0x1c0>)
 8010336:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801033a:	601a      	str	r2, [r3, #0]
 801033c:	f3bf 8f4f 	dsb	sy
 8010340:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010344:	f001 fcfa 	bl	8011d3c <vPortExitCritical>
				return pdPASS;
 8010348:	2301      	movs	r3, #1
 801034a:	e069      	b.n	8010420 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d103      	bne.n	801035a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010352:	f001 fcf3 	bl	8011d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010356:	2300      	movs	r3, #0
 8010358:	e062      	b.n	8010420 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801035a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801035c:	2b00      	cmp	r3, #0
 801035e:	d106      	bne.n	801036e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010360:	f107 0310 	add.w	r3, r7, #16
 8010364:	4618      	mov	r0, r3
 8010366:	f001 f807 	bl	8011378 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801036a:	2301      	movs	r3, #1
 801036c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801036e:	f001 fce5 	bl	8011d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010372:	f000 fd93 	bl	8010e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010376:	f001 fcaf 	bl	8011cd8 <vPortEnterCritical>
 801037a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801037c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010380:	b25b      	sxtb	r3, r3
 8010382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010386:	d103      	bne.n	8010390 <xQueueReceive+0x128>
 8010388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801038a:	2200      	movs	r2, #0
 801038c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010392:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010396:	b25b      	sxtb	r3, r3
 8010398:	f1b3 3fff 	cmp.w	r3, #4294967295
 801039c:	d103      	bne.n	80103a6 <xQueueReceive+0x13e>
 801039e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103a0:	2200      	movs	r2, #0
 80103a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80103a6:	f001 fcc9 	bl	8011d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80103aa:	1d3a      	adds	r2, r7, #4
 80103ac:	f107 0310 	add.w	r3, r7, #16
 80103b0:	4611      	mov	r1, r2
 80103b2:	4618      	mov	r0, r3
 80103b4:	f000 fff6 	bl	80113a4 <xTaskCheckForTimeOut>
 80103b8:	4603      	mov	r3, r0
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d123      	bne.n	8010406 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80103be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103c0:	f000 fae4 	bl	801098c <prvIsQueueEmpty>
 80103c4:	4603      	mov	r3, r0
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d017      	beq.n	80103fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80103ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103cc:	3324      	adds	r3, #36	@ 0x24
 80103ce:	687a      	ldr	r2, [r7, #4]
 80103d0:	4611      	mov	r1, r2
 80103d2:	4618      	mov	r0, r3
 80103d4:	f000 ff46 	bl	8011264 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80103d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103da:	f000 fa85 	bl	80108e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80103de:	f000 fd6b 	bl	8010eb8 <xTaskResumeAll>
 80103e2:	4603      	mov	r3, r0
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d189      	bne.n	80102fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80103e8:	4b0f      	ldr	r3, [pc, #60]	@ (8010428 <xQueueReceive+0x1c0>)
 80103ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103ee:	601a      	str	r2, [r3, #0]
 80103f0:	f3bf 8f4f 	dsb	sy
 80103f4:	f3bf 8f6f 	isb	sy
 80103f8:	e780      	b.n	80102fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80103fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103fc:	f000 fa74 	bl	80108e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010400:	f000 fd5a 	bl	8010eb8 <xTaskResumeAll>
 8010404:	e77a      	b.n	80102fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010408:	f000 fa6e 	bl	80108e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801040c:	f000 fd54 	bl	8010eb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010410:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010412:	f000 fabb 	bl	801098c <prvIsQueueEmpty>
 8010416:	4603      	mov	r3, r0
 8010418:	2b00      	cmp	r3, #0
 801041a:	f43f af6f 	beq.w	80102fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801041e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010420:	4618      	mov	r0, r3
 8010422:	3730      	adds	r7, #48	@ 0x30
 8010424:	46bd      	mov	sp, r7
 8010426:	bd80      	pop	{r7, pc}
 8010428:	e000ed04 	.word	0xe000ed04

0801042c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b08e      	sub	sp, #56	@ 0x38
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010436:	2300      	movs	r3, #0
 8010438:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801043e:	2300      	movs	r3, #0
 8010440:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010444:	2b00      	cmp	r3, #0
 8010446:	d10b      	bne.n	8010460 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801044c:	f383 8811 	msr	BASEPRI, r3
 8010450:	f3bf 8f6f 	isb	sy
 8010454:	f3bf 8f4f 	dsb	sy
 8010458:	623b      	str	r3, [r7, #32]
}
 801045a:	bf00      	nop
 801045c:	bf00      	nop
 801045e:	e7fd      	b.n	801045c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010464:	2b00      	cmp	r3, #0
 8010466:	d00b      	beq.n	8010480 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801046c:	f383 8811 	msr	BASEPRI, r3
 8010470:	f3bf 8f6f 	isb	sy
 8010474:	f3bf 8f4f 	dsb	sy
 8010478:	61fb      	str	r3, [r7, #28]
}
 801047a:	bf00      	nop
 801047c:	bf00      	nop
 801047e:	e7fd      	b.n	801047c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010480:	f001 f8d6 	bl	8011630 <xTaskGetSchedulerState>
 8010484:	4603      	mov	r3, r0
 8010486:	2b00      	cmp	r3, #0
 8010488:	d102      	bne.n	8010490 <xQueueSemaphoreTake+0x64>
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d101      	bne.n	8010494 <xQueueSemaphoreTake+0x68>
 8010490:	2301      	movs	r3, #1
 8010492:	e000      	b.n	8010496 <xQueueSemaphoreTake+0x6a>
 8010494:	2300      	movs	r3, #0
 8010496:	2b00      	cmp	r3, #0
 8010498:	d10b      	bne.n	80104b2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801049a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801049e:	f383 8811 	msr	BASEPRI, r3
 80104a2:	f3bf 8f6f 	isb	sy
 80104a6:	f3bf 8f4f 	dsb	sy
 80104aa:	61bb      	str	r3, [r7, #24]
}
 80104ac:	bf00      	nop
 80104ae:	bf00      	nop
 80104b0:	e7fd      	b.n	80104ae <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80104b2:	f001 fc11 	bl	8011cd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80104b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104ba:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80104bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d024      	beq.n	801050c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80104c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104c4:	1e5a      	subs	r2, r3, #1
 80104c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104c8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80104ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d104      	bne.n	80104dc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80104d2:	f001 fa59 	bl	8011988 <pvTaskIncrementMutexHeldCount>
 80104d6:	4602      	mov	r2, r0
 80104d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104da:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80104dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104de:	691b      	ldr	r3, [r3, #16]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d00f      	beq.n	8010504 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80104e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104e6:	3310      	adds	r3, #16
 80104e8:	4618      	mov	r0, r3
 80104ea:	f000 fee1 	bl	80112b0 <xTaskRemoveFromEventList>
 80104ee:	4603      	mov	r3, r0
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d007      	beq.n	8010504 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80104f4:	4b54      	ldr	r3, [pc, #336]	@ (8010648 <xQueueSemaphoreTake+0x21c>)
 80104f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104fa:	601a      	str	r2, [r3, #0]
 80104fc:	f3bf 8f4f 	dsb	sy
 8010500:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010504:	f001 fc1a 	bl	8011d3c <vPortExitCritical>
				return pdPASS;
 8010508:	2301      	movs	r3, #1
 801050a:	e098      	b.n	801063e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801050c:	683b      	ldr	r3, [r7, #0]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d112      	bne.n	8010538 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010514:	2b00      	cmp	r3, #0
 8010516:	d00b      	beq.n	8010530 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801051c:	f383 8811 	msr	BASEPRI, r3
 8010520:	f3bf 8f6f 	isb	sy
 8010524:	f3bf 8f4f 	dsb	sy
 8010528:	617b      	str	r3, [r7, #20]
}
 801052a:	bf00      	nop
 801052c:	bf00      	nop
 801052e:	e7fd      	b.n	801052c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010530:	f001 fc04 	bl	8011d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010534:	2300      	movs	r3, #0
 8010536:	e082      	b.n	801063e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801053a:	2b00      	cmp	r3, #0
 801053c:	d106      	bne.n	801054c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801053e:	f107 030c 	add.w	r3, r7, #12
 8010542:	4618      	mov	r0, r3
 8010544:	f000 ff18 	bl	8011378 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010548:	2301      	movs	r3, #1
 801054a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801054c:	f001 fbf6 	bl	8011d3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010550:	f000 fca4 	bl	8010e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010554:	f001 fbc0 	bl	8011cd8 <vPortEnterCritical>
 8010558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801055a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801055e:	b25b      	sxtb	r3, r3
 8010560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010564:	d103      	bne.n	801056e <xQueueSemaphoreTake+0x142>
 8010566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010568:	2200      	movs	r2, #0
 801056a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801056e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010570:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010574:	b25b      	sxtb	r3, r3
 8010576:	f1b3 3fff 	cmp.w	r3, #4294967295
 801057a:	d103      	bne.n	8010584 <xQueueSemaphoreTake+0x158>
 801057c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801057e:	2200      	movs	r2, #0
 8010580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010584:	f001 fbda 	bl	8011d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010588:	463a      	mov	r2, r7
 801058a:	f107 030c 	add.w	r3, r7, #12
 801058e:	4611      	mov	r1, r2
 8010590:	4618      	mov	r0, r3
 8010592:	f000 ff07 	bl	80113a4 <xTaskCheckForTimeOut>
 8010596:	4603      	mov	r3, r0
 8010598:	2b00      	cmp	r3, #0
 801059a:	d132      	bne.n	8010602 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801059c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801059e:	f000 f9f5 	bl	801098c <prvIsQueueEmpty>
 80105a2:	4603      	mov	r3, r0
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d026      	beq.n	80105f6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80105a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d109      	bne.n	80105c4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80105b0:	f001 fb92 	bl	8011cd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80105b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105b6:	689b      	ldr	r3, [r3, #8]
 80105b8:	4618      	mov	r0, r3
 80105ba:	f001 f857 	bl	801166c <xTaskPriorityInherit>
 80105be:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80105c0:	f001 fbbc 	bl	8011d3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80105c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105c6:	3324      	adds	r3, #36	@ 0x24
 80105c8:	683a      	ldr	r2, [r7, #0]
 80105ca:	4611      	mov	r1, r2
 80105cc:	4618      	mov	r0, r3
 80105ce:	f000 fe49 	bl	8011264 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80105d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80105d4:	f000 f988 	bl	80108e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80105d8:	f000 fc6e 	bl	8010eb8 <xTaskResumeAll>
 80105dc:	4603      	mov	r3, r0
 80105de:	2b00      	cmp	r3, #0
 80105e0:	f47f af67 	bne.w	80104b2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80105e4:	4b18      	ldr	r3, [pc, #96]	@ (8010648 <xQueueSemaphoreTake+0x21c>)
 80105e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105ea:	601a      	str	r2, [r3, #0]
 80105ec:	f3bf 8f4f 	dsb	sy
 80105f0:	f3bf 8f6f 	isb	sy
 80105f4:	e75d      	b.n	80104b2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80105f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80105f8:	f000 f976 	bl	80108e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80105fc:	f000 fc5c 	bl	8010eb8 <xTaskResumeAll>
 8010600:	e757      	b.n	80104b2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010602:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010604:	f000 f970 	bl	80108e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010608:	f000 fc56 	bl	8010eb8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801060c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801060e:	f000 f9bd 	bl	801098c <prvIsQueueEmpty>
 8010612:	4603      	mov	r3, r0
 8010614:	2b00      	cmp	r3, #0
 8010616:	f43f af4c 	beq.w	80104b2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801061a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801061c:	2b00      	cmp	r3, #0
 801061e:	d00d      	beq.n	801063c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010620:	f001 fb5a 	bl	8011cd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010624:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010626:	f000 f8b7 	bl	8010798 <prvGetDisinheritPriorityAfterTimeout>
 801062a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801062c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801062e:	689b      	ldr	r3, [r3, #8]
 8010630:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010632:	4618      	mov	r0, r3
 8010634:	f001 f918 	bl	8011868 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010638:	f001 fb80 	bl	8011d3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801063c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801063e:	4618      	mov	r0, r3
 8010640:	3738      	adds	r7, #56	@ 0x38
 8010642:	46bd      	mov	sp, r7
 8010644:	bd80      	pop	{r7, pc}
 8010646:	bf00      	nop
 8010648:	e000ed04 	.word	0xe000ed04

0801064c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801064c:	b580      	push	{r7, lr}
 801064e:	b08e      	sub	sp, #56	@ 0x38
 8010650:	af00      	add	r7, sp, #0
 8010652:	60f8      	str	r0, [r7, #12]
 8010654:	60b9      	str	r1, [r7, #8]
 8010656:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801065c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801065e:	2b00      	cmp	r3, #0
 8010660:	d10b      	bne.n	801067a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8010662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010666:	f383 8811 	msr	BASEPRI, r3
 801066a:	f3bf 8f6f 	isb	sy
 801066e:	f3bf 8f4f 	dsb	sy
 8010672:	623b      	str	r3, [r7, #32]
}
 8010674:	bf00      	nop
 8010676:	bf00      	nop
 8010678:	e7fd      	b.n	8010676 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801067a:	68bb      	ldr	r3, [r7, #8]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d103      	bne.n	8010688 <xQueueReceiveFromISR+0x3c>
 8010680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010684:	2b00      	cmp	r3, #0
 8010686:	d101      	bne.n	801068c <xQueueReceiveFromISR+0x40>
 8010688:	2301      	movs	r3, #1
 801068a:	e000      	b.n	801068e <xQueueReceiveFromISR+0x42>
 801068c:	2300      	movs	r3, #0
 801068e:	2b00      	cmp	r3, #0
 8010690:	d10b      	bne.n	80106aa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8010692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010696:	f383 8811 	msr	BASEPRI, r3
 801069a:	f3bf 8f6f 	isb	sy
 801069e:	f3bf 8f4f 	dsb	sy
 80106a2:	61fb      	str	r3, [r7, #28]
}
 80106a4:	bf00      	nop
 80106a6:	bf00      	nop
 80106a8:	e7fd      	b.n	80106a6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80106aa:	f001 fbf5 	bl	8011e98 <vPortValidateInterruptPriority>
	__asm volatile
 80106ae:	f3ef 8211 	mrs	r2, BASEPRI
 80106b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106b6:	f383 8811 	msr	BASEPRI, r3
 80106ba:	f3bf 8f6f 	isb	sy
 80106be:	f3bf 8f4f 	dsb	sy
 80106c2:	61ba      	str	r2, [r7, #24]
 80106c4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80106c6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80106c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80106ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80106d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d02f      	beq.n	8010736 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80106d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80106dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80106e0:	68b9      	ldr	r1, [r7, #8]
 80106e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106e4:	f000 f8da 	bl	801089c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80106e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106ea:	1e5a      	subs	r2, r3, #1
 80106ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106ee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80106f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80106f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106f8:	d112      	bne.n	8010720 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106fc:	691b      	ldr	r3, [r3, #16]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d016      	beq.n	8010730 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010704:	3310      	adds	r3, #16
 8010706:	4618      	mov	r0, r3
 8010708:	f000 fdd2 	bl	80112b0 <xTaskRemoveFromEventList>
 801070c:	4603      	mov	r3, r0
 801070e:	2b00      	cmp	r3, #0
 8010710:	d00e      	beq.n	8010730 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d00b      	beq.n	8010730 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	2201      	movs	r2, #1
 801071c:	601a      	str	r2, [r3, #0]
 801071e:	e007      	b.n	8010730 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010720:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010724:	3301      	adds	r3, #1
 8010726:	b2db      	uxtb	r3, r3
 8010728:	b25a      	sxtb	r2, r3
 801072a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801072c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010730:	2301      	movs	r3, #1
 8010732:	637b      	str	r3, [r7, #52]	@ 0x34
 8010734:	e001      	b.n	801073a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8010736:	2300      	movs	r3, #0
 8010738:	637b      	str	r3, [r7, #52]	@ 0x34
 801073a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801073c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801073e:	693b      	ldr	r3, [r7, #16]
 8010740:	f383 8811 	msr	BASEPRI, r3
}
 8010744:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010748:	4618      	mov	r0, r3
 801074a:	3738      	adds	r7, #56	@ 0x38
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}

08010750 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b084      	sub	sp, #16
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d10b      	bne.n	801077a <vQueueDelete+0x2a>
	__asm volatile
 8010762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010766:	f383 8811 	msr	BASEPRI, r3
 801076a:	f3bf 8f6f 	isb	sy
 801076e:	f3bf 8f4f 	dsb	sy
 8010772:	60bb      	str	r3, [r7, #8]
}
 8010774:	bf00      	nop
 8010776:	bf00      	nop
 8010778:	e7fd      	b.n	8010776 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801077a:	68f8      	ldr	r0, [r7, #12]
 801077c:	f000 f934 	bl	80109e8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8010786:	2b00      	cmp	r3, #0
 8010788:	d102      	bne.n	8010790 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 801078a:	68f8      	ldr	r0, [r7, #12]
 801078c:	f001 fc94 	bl	80120b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010790:	bf00      	nop
 8010792:	3710      	adds	r7, #16
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}

08010798 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010798:	b480      	push	{r7}
 801079a:	b085      	sub	sp, #20
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d006      	beq.n	80107b6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	f1c3 0307 	rsb	r3, r3, #7
 80107b2:	60fb      	str	r3, [r7, #12]
 80107b4:	e001      	b.n	80107ba <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80107b6:	2300      	movs	r3, #0
 80107b8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80107ba:	68fb      	ldr	r3, [r7, #12]
	}
 80107bc:	4618      	mov	r0, r3
 80107be:	3714      	adds	r7, #20
 80107c0:	46bd      	mov	sp, r7
 80107c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c6:	4770      	bx	lr

080107c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b086      	sub	sp, #24
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	60f8      	str	r0, [r7, #12]
 80107d0:	60b9      	str	r1, [r7, #8]
 80107d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80107d4:	2300      	movs	r3, #0
 80107d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d10d      	bne.n	8010802 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d14d      	bne.n	801088a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	689b      	ldr	r3, [r3, #8]
 80107f2:	4618      	mov	r0, r3
 80107f4:	f000 ffb0 	bl	8011758 <xTaskPriorityDisinherit>
 80107f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	2200      	movs	r2, #0
 80107fe:	609a      	str	r2, [r3, #8]
 8010800:	e043      	b.n	801088a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d119      	bne.n	801083c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	6858      	ldr	r0, [r3, #4]
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010810:	461a      	mov	r2, r3
 8010812:	68b9      	ldr	r1, [r7, #8]
 8010814:	f001 ff7f 	bl	8012716 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	685a      	ldr	r2, [r3, #4]
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010820:	441a      	add	r2, r3
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	685a      	ldr	r2, [r3, #4]
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	689b      	ldr	r3, [r3, #8]
 801082e:	429a      	cmp	r2, r3
 8010830:	d32b      	bcc.n	801088a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	681a      	ldr	r2, [r3, #0]
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	605a      	str	r2, [r3, #4]
 801083a:	e026      	b.n	801088a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	68d8      	ldr	r0, [r3, #12]
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010844:	461a      	mov	r2, r3
 8010846:	68b9      	ldr	r1, [r7, #8]
 8010848:	f001 ff65 	bl	8012716 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	68da      	ldr	r2, [r3, #12]
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010854:	425b      	negs	r3, r3
 8010856:	441a      	add	r2, r3
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	68da      	ldr	r2, [r3, #12]
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	429a      	cmp	r2, r3
 8010866:	d207      	bcs.n	8010878 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	689a      	ldr	r2, [r3, #8]
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010870:	425b      	negs	r3, r3
 8010872:	441a      	add	r2, r3
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	2b02      	cmp	r3, #2
 801087c:	d105      	bne.n	801088a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801087e:	693b      	ldr	r3, [r7, #16]
 8010880:	2b00      	cmp	r3, #0
 8010882:	d002      	beq.n	801088a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010884:	693b      	ldr	r3, [r7, #16]
 8010886:	3b01      	subs	r3, #1
 8010888:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801088a:	693b      	ldr	r3, [r7, #16]
 801088c:	1c5a      	adds	r2, r3, #1
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010892:	697b      	ldr	r3, [r7, #20]
}
 8010894:	4618      	mov	r0, r3
 8010896:	3718      	adds	r7, #24
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b082      	sub	sp, #8
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
 80108a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d018      	beq.n	80108e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	68da      	ldr	r2, [r3, #12]
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108b6:	441a      	add	r2, r3
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	68da      	ldr	r2, [r3, #12]
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	689b      	ldr	r3, [r3, #8]
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d303      	bcc.n	80108d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	681a      	ldr	r2, [r3, #0]
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	68d9      	ldr	r1, [r3, #12]
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108d8:	461a      	mov	r2, r3
 80108da:	6838      	ldr	r0, [r7, #0]
 80108dc:	f001 ff1b 	bl	8012716 <memcpy>
	}
}
 80108e0:	bf00      	nop
 80108e2:	3708      	adds	r7, #8
 80108e4:	46bd      	mov	sp, r7
 80108e6:	bd80      	pop	{r7, pc}

080108e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b084      	sub	sp, #16
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80108f0:	f001 f9f2 	bl	8011cd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80108fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80108fc:	e011      	b.n	8010922 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010902:	2b00      	cmp	r3, #0
 8010904:	d012      	beq.n	801092c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	3324      	adds	r3, #36	@ 0x24
 801090a:	4618      	mov	r0, r3
 801090c:	f000 fcd0 	bl	80112b0 <xTaskRemoveFromEventList>
 8010910:	4603      	mov	r3, r0
 8010912:	2b00      	cmp	r3, #0
 8010914:	d001      	beq.n	801091a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010916:	f000 fda9 	bl	801146c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801091a:	7bfb      	ldrb	r3, [r7, #15]
 801091c:	3b01      	subs	r3, #1
 801091e:	b2db      	uxtb	r3, r3
 8010920:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010926:	2b00      	cmp	r3, #0
 8010928:	dce9      	bgt.n	80108fe <prvUnlockQueue+0x16>
 801092a:	e000      	b.n	801092e <prvUnlockQueue+0x46>
					break;
 801092c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	22ff      	movs	r2, #255	@ 0xff
 8010932:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010936:	f001 fa01 	bl	8011d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801093a:	f001 f9cd 	bl	8011cd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010944:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010946:	e011      	b.n	801096c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	691b      	ldr	r3, [r3, #16]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d012      	beq.n	8010976 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	3310      	adds	r3, #16
 8010954:	4618      	mov	r0, r3
 8010956:	f000 fcab 	bl	80112b0 <xTaskRemoveFromEventList>
 801095a:	4603      	mov	r3, r0
 801095c:	2b00      	cmp	r3, #0
 801095e:	d001      	beq.n	8010964 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010960:	f000 fd84 	bl	801146c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010964:	7bbb      	ldrb	r3, [r7, #14]
 8010966:	3b01      	subs	r3, #1
 8010968:	b2db      	uxtb	r3, r3
 801096a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801096c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010970:	2b00      	cmp	r3, #0
 8010972:	dce9      	bgt.n	8010948 <prvUnlockQueue+0x60>
 8010974:	e000      	b.n	8010978 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010976:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	22ff      	movs	r2, #255	@ 0xff
 801097c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010980:	f001 f9dc 	bl	8011d3c <vPortExitCritical>
}
 8010984:	bf00      	nop
 8010986:	3710      	adds	r7, #16
 8010988:	46bd      	mov	sp, r7
 801098a:	bd80      	pop	{r7, pc}

0801098c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801098c:	b580      	push	{r7, lr}
 801098e:	b084      	sub	sp, #16
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010994:	f001 f9a0 	bl	8011cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801099c:	2b00      	cmp	r3, #0
 801099e:	d102      	bne.n	80109a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80109a0:	2301      	movs	r3, #1
 80109a2:	60fb      	str	r3, [r7, #12]
 80109a4:	e001      	b.n	80109aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80109a6:	2300      	movs	r3, #0
 80109a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80109aa:	f001 f9c7 	bl	8011d3c <vPortExitCritical>

	return xReturn;
 80109ae:	68fb      	ldr	r3, [r7, #12]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3710      	adds	r7, #16
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b084      	sub	sp, #16
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80109c0:	f001 f98a 	bl	8011cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109cc:	429a      	cmp	r2, r3
 80109ce:	d102      	bne.n	80109d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80109d0:	2301      	movs	r3, #1
 80109d2:	60fb      	str	r3, [r7, #12]
 80109d4:	e001      	b.n	80109da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80109d6:	2300      	movs	r3, #0
 80109d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80109da:	f001 f9af 	bl	8011d3c <vPortExitCritical>

	return xReturn;
 80109de:	68fb      	ldr	r3, [r7, #12]
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	3710      	adds	r7, #16
 80109e4:	46bd      	mov	sp, r7
 80109e6:	bd80      	pop	{r7, pc}

080109e8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80109e8:	b480      	push	{r7}
 80109ea:	b085      	sub	sp, #20
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80109f0:	2300      	movs	r3, #0
 80109f2:	60fb      	str	r3, [r7, #12]
 80109f4:	e016      	b.n	8010a24 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80109f6:	4a10      	ldr	r2, [pc, #64]	@ (8010a38 <vQueueUnregisterQueue+0x50>)
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	00db      	lsls	r3, r3, #3
 80109fc:	4413      	add	r3, r2
 80109fe:	685b      	ldr	r3, [r3, #4]
 8010a00:	687a      	ldr	r2, [r7, #4]
 8010a02:	429a      	cmp	r2, r3
 8010a04:	d10b      	bne.n	8010a1e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010a06:	4a0c      	ldr	r2, [pc, #48]	@ (8010a38 <vQueueUnregisterQueue+0x50>)
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	2100      	movs	r1, #0
 8010a0c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010a10:	4a09      	ldr	r2, [pc, #36]	@ (8010a38 <vQueueUnregisterQueue+0x50>)
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	00db      	lsls	r3, r3, #3
 8010a16:	4413      	add	r3, r2
 8010a18:	2200      	movs	r2, #0
 8010a1a:	605a      	str	r2, [r3, #4]
				break;
 8010a1c:	e006      	b.n	8010a2c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	3301      	adds	r3, #1
 8010a22:	60fb      	str	r3, [r7, #12]
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	2b07      	cmp	r3, #7
 8010a28:	d9e5      	bls.n	80109f6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010a2a:	bf00      	nop
 8010a2c:	bf00      	nop
 8010a2e:	3714      	adds	r7, #20
 8010a30:	46bd      	mov	sp, r7
 8010a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a36:	4770      	bx	lr
 8010a38:	200008d8 	.word	0x200008d8

08010a3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b08e      	sub	sp, #56	@ 0x38
 8010a40:	af04      	add	r7, sp, #16
 8010a42:	60f8      	str	r0, [r7, #12]
 8010a44:	60b9      	str	r1, [r7, #8]
 8010a46:	607a      	str	r2, [r7, #4]
 8010a48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d10b      	bne.n	8010a68 <xTaskCreateStatic+0x2c>
	__asm volatile
 8010a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a54:	f383 8811 	msr	BASEPRI, r3
 8010a58:	f3bf 8f6f 	isb	sy
 8010a5c:	f3bf 8f4f 	dsb	sy
 8010a60:	623b      	str	r3, [r7, #32]
}
 8010a62:	bf00      	nop
 8010a64:	bf00      	nop
 8010a66:	e7fd      	b.n	8010a64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d10b      	bne.n	8010a86 <xTaskCreateStatic+0x4a>
	__asm volatile
 8010a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a72:	f383 8811 	msr	BASEPRI, r3
 8010a76:	f3bf 8f6f 	isb	sy
 8010a7a:	f3bf 8f4f 	dsb	sy
 8010a7e:	61fb      	str	r3, [r7, #28]
}
 8010a80:	bf00      	nop
 8010a82:	bf00      	nop
 8010a84:	e7fd      	b.n	8010a82 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010a86:	2354      	movs	r3, #84	@ 0x54
 8010a88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010a8a:	693b      	ldr	r3, [r7, #16]
 8010a8c:	2b54      	cmp	r3, #84	@ 0x54
 8010a8e:	d00b      	beq.n	8010aa8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8010a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a94:	f383 8811 	msr	BASEPRI, r3
 8010a98:	f3bf 8f6f 	isb	sy
 8010a9c:	f3bf 8f4f 	dsb	sy
 8010aa0:	61bb      	str	r3, [r7, #24]
}
 8010aa2:	bf00      	nop
 8010aa4:	bf00      	nop
 8010aa6:	e7fd      	b.n	8010aa4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010aa8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d01e      	beq.n	8010aee <xTaskCreateStatic+0xb2>
 8010ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d01b      	beq.n	8010aee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ab8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010abc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010abe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ac2:	2202      	movs	r2, #2
 8010ac4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010ac8:	2300      	movs	r3, #0
 8010aca:	9303      	str	r3, [sp, #12]
 8010acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ace:	9302      	str	r3, [sp, #8]
 8010ad0:	f107 0314 	add.w	r3, r7, #20
 8010ad4:	9301      	str	r3, [sp, #4]
 8010ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ad8:	9300      	str	r3, [sp, #0]
 8010ada:	683b      	ldr	r3, [r7, #0]
 8010adc:	687a      	ldr	r2, [r7, #4]
 8010ade:	68b9      	ldr	r1, [r7, #8]
 8010ae0:	68f8      	ldr	r0, [r7, #12]
 8010ae2:	f000 f850 	bl	8010b86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010ae6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010ae8:	f000 f8d6 	bl	8010c98 <prvAddNewTaskToReadyList>
 8010aec:	e001      	b.n	8010af2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010aee:	2300      	movs	r3, #0
 8010af0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010af2:	697b      	ldr	r3, [r7, #20]
	}
 8010af4:	4618      	mov	r0, r3
 8010af6:	3728      	adds	r7, #40	@ 0x28
 8010af8:	46bd      	mov	sp, r7
 8010afa:	bd80      	pop	{r7, pc}

08010afc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010afc:	b580      	push	{r7, lr}
 8010afe:	b08c      	sub	sp, #48	@ 0x30
 8010b00:	af04      	add	r7, sp, #16
 8010b02:	60f8      	str	r0, [r7, #12]
 8010b04:	60b9      	str	r1, [r7, #8]
 8010b06:	603b      	str	r3, [r7, #0]
 8010b08:	4613      	mov	r3, r2
 8010b0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010b0c:	88fb      	ldrh	r3, [r7, #6]
 8010b0e:	009b      	lsls	r3, r3, #2
 8010b10:	4618      	mov	r0, r3
 8010b12:	f001 fa03 	bl	8011f1c <pvPortMalloc>
 8010b16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010b18:	697b      	ldr	r3, [r7, #20]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d00e      	beq.n	8010b3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010b1e:	2054      	movs	r0, #84	@ 0x54
 8010b20:	f001 f9fc 	bl	8011f1c <pvPortMalloc>
 8010b24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010b26:	69fb      	ldr	r3, [r7, #28]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d003      	beq.n	8010b34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010b2c:	69fb      	ldr	r3, [r7, #28]
 8010b2e:	697a      	ldr	r2, [r7, #20]
 8010b30:	631a      	str	r2, [r3, #48]	@ 0x30
 8010b32:	e005      	b.n	8010b40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010b34:	6978      	ldr	r0, [r7, #20]
 8010b36:	f001 fabf 	bl	80120b8 <vPortFree>
 8010b3a:	e001      	b.n	8010b40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010b40:	69fb      	ldr	r3, [r7, #28]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d017      	beq.n	8010b76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010b46:	69fb      	ldr	r3, [r7, #28]
 8010b48:	2200      	movs	r2, #0
 8010b4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010b4e:	88fa      	ldrh	r2, [r7, #6]
 8010b50:	2300      	movs	r3, #0
 8010b52:	9303      	str	r3, [sp, #12]
 8010b54:	69fb      	ldr	r3, [r7, #28]
 8010b56:	9302      	str	r3, [sp, #8]
 8010b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b5a:	9301      	str	r3, [sp, #4]
 8010b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b5e:	9300      	str	r3, [sp, #0]
 8010b60:	683b      	ldr	r3, [r7, #0]
 8010b62:	68b9      	ldr	r1, [r7, #8]
 8010b64:	68f8      	ldr	r0, [r7, #12]
 8010b66:	f000 f80e 	bl	8010b86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010b6a:	69f8      	ldr	r0, [r7, #28]
 8010b6c:	f000 f894 	bl	8010c98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010b70:	2301      	movs	r3, #1
 8010b72:	61bb      	str	r3, [r7, #24]
 8010b74:	e002      	b.n	8010b7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010b76:	f04f 33ff 	mov.w	r3, #4294967295
 8010b7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010b7c:	69bb      	ldr	r3, [r7, #24]
	}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	3720      	adds	r7, #32
 8010b82:	46bd      	mov	sp, r7
 8010b84:	bd80      	pop	{r7, pc}

08010b86 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010b86:	b580      	push	{r7, lr}
 8010b88:	b088      	sub	sp, #32
 8010b8a:	af00      	add	r7, sp, #0
 8010b8c:	60f8      	str	r0, [r7, #12]
 8010b8e:	60b9      	str	r1, [r7, #8]
 8010b90:	607a      	str	r2, [r7, #4]
 8010b92:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010b9e:	3b01      	subs	r3, #1
 8010ba0:	009b      	lsls	r3, r3, #2
 8010ba2:	4413      	add	r3, r2
 8010ba4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010ba6:	69bb      	ldr	r3, [r7, #24]
 8010ba8:	f023 0307 	bic.w	r3, r3, #7
 8010bac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010bae:	69bb      	ldr	r3, [r7, #24]
 8010bb0:	f003 0307 	and.w	r3, r3, #7
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d00b      	beq.n	8010bd0 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8010bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bbc:	f383 8811 	msr	BASEPRI, r3
 8010bc0:	f3bf 8f6f 	isb	sy
 8010bc4:	f3bf 8f4f 	dsb	sy
 8010bc8:	617b      	str	r3, [r7, #20]
}
 8010bca:	bf00      	nop
 8010bcc:	bf00      	nop
 8010bce:	e7fd      	b.n	8010bcc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010bd0:	68bb      	ldr	r3, [r7, #8]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d01f      	beq.n	8010c16 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	61fb      	str	r3, [r7, #28]
 8010bda:	e012      	b.n	8010c02 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010bdc:	68ba      	ldr	r2, [r7, #8]
 8010bde:	69fb      	ldr	r3, [r7, #28]
 8010be0:	4413      	add	r3, r2
 8010be2:	7819      	ldrb	r1, [r3, #0]
 8010be4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010be6:	69fb      	ldr	r3, [r7, #28]
 8010be8:	4413      	add	r3, r2
 8010bea:	3334      	adds	r3, #52	@ 0x34
 8010bec:	460a      	mov	r2, r1
 8010bee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010bf0:	68ba      	ldr	r2, [r7, #8]
 8010bf2:	69fb      	ldr	r3, [r7, #28]
 8010bf4:	4413      	add	r3, r2
 8010bf6:	781b      	ldrb	r3, [r3, #0]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d006      	beq.n	8010c0a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010bfc:	69fb      	ldr	r3, [r7, #28]
 8010bfe:	3301      	adds	r3, #1
 8010c00:	61fb      	str	r3, [r7, #28]
 8010c02:	69fb      	ldr	r3, [r7, #28]
 8010c04:	2b0f      	cmp	r3, #15
 8010c06:	d9e9      	bls.n	8010bdc <prvInitialiseNewTask+0x56>
 8010c08:	e000      	b.n	8010c0c <prvInitialiseNewTask+0x86>
			{
				break;
 8010c0a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c0e:	2200      	movs	r2, #0
 8010c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010c14:	e003      	b.n	8010c1e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c18:	2200      	movs	r2, #0
 8010c1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c20:	2b06      	cmp	r3, #6
 8010c22:	d901      	bls.n	8010c28 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010c24:	2306      	movs	r3, #6
 8010c26:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010c32:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c36:	2200      	movs	r2, #0
 8010c38:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c3c:	3304      	adds	r3, #4
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f7fe fec0 	bl	800f9c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c46:	3318      	adds	r3, #24
 8010c48:	4618      	mov	r0, r3
 8010c4a:	f7fe febb 	bl	800f9c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c56:	f1c3 0207 	rsb	r2, r3, #7
 8010c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c62:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c66:	2200      	movs	r2, #0
 8010c68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010c72:	683a      	ldr	r2, [r7, #0]
 8010c74:	68f9      	ldr	r1, [r7, #12]
 8010c76:	69b8      	ldr	r0, [r7, #24]
 8010c78:	f000 ff00 	bl	8011a7c <pxPortInitialiseStack>
 8010c7c:	4602      	mov	r2, r0
 8010c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d002      	beq.n	8010c8e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010c8e:	bf00      	nop
 8010c90:	3720      	adds	r7, #32
 8010c92:	46bd      	mov	sp, r7
 8010c94:	bd80      	pop	{r7, pc}
	...

08010c98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b082      	sub	sp, #8
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010ca0:	f001 f81a 	bl	8011cd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8010d50 <prvAddNewTaskToReadyList+0xb8>)
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	3301      	adds	r3, #1
 8010caa:	4a29      	ldr	r2, [pc, #164]	@ (8010d50 <prvAddNewTaskToReadyList+0xb8>)
 8010cac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010cae:	4b29      	ldr	r3, [pc, #164]	@ (8010d54 <prvAddNewTaskToReadyList+0xbc>)
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d109      	bne.n	8010cca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010cb6:	4a27      	ldr	r2, [pc, #156]	@ (8010d54 <prvAddNewTaskToReadyList+0xbc>)
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010cbc:	4b24      	ldr	r3, [pc, #144]	@ (8010d50 <prvAddNewTaskToReadyList+0xb8>)
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	2b01      	cmp	r3, #1
 8010cc2:	d110      	bne.n	8010ce6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010cc4:	f000 fbf6 	bl	80114b4 <prvInitialiseTaskLists>
 8010cc8:	e00d      	b.n	8010ce6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010cca:	4b23      	ldr	r3, [pc, #140]	@ (8010d58 <prvAddNewTaskToReadyList+0xc0>)
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d109      	bne.n	8010ce6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010cd2:	4b20      	ldr	r3, [pc, #128]	@ (8010d54 <prvAddNewTaskToReadyList+0xbc>)
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cdc:	429a      	cmp	r2, r3
 8010cde:	d802      	bhi.n	8010ce6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8010d54 <prvAddNewTaskToReadyList+0xbc>)
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8010d5c <prvAddNewTaskToReadyList+0xc4>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	3301      	adds	r3, #1
 8010cec:	4a1b      	ldr	r2, [pc, #108]	@ (8010d5c <prvAddNewTaskToReadyList+0xc4>)
 8010cee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cf4:	2201      	movs	r2, #1
 8010cf6:	409a      	lsls	r2, r3
 8010cf8:	4b19      	ldr	r3, [pc, #100]	@ (8010d60 <prvAddNewTaskToReadyList+0xc8>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	4313      	orrs	r3, r2
 8010cfe:	4a18      	ldr	r2, [pc, #96]	@ (8010d60 <prvAddNewTaskToReadyList+0xc8>)
 8010d00:	6013      	str	r3, [r2, #0]
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d06:	4613      	mov	r3, r2
 8010d08:	009b      	lsls	r3, r3, #2
 8010d0a:	4413      	add	r3, r2
 8010d0c:	009b      	lsls	r3, r3, #2
 8010d0e:	4a15      	ldr	r2, [pc, #84]	@ (8010d64 <prvAddNewTaskToReadyList+0xcc>)
 8010d10:	441a      	add	r2, r3
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	3304      	adds	r3, #4
 8010d16:	4619      	mov	r1, r3
 8010d18:	4610      	mov	r0, r2
 8010d1a:	f7fe fe60 	bl	800f9de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010d1e:	f001 f80d 	bl	8011d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010d22:	4b0d      	ldr	r3, [pc, #52]	@ (8010d58 <prvAddNewTaskToReadyList+0xc0>)
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d00e      	beq.n	8010d48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8010d54 <prvAddNewTaskToReadyList+0xbc>)
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d34:	429a      	cmp	r2, r3
 8010d36:	d207      	bcs.n	8010d48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010d38:	4b0b      	ldr	r3, [pc, #44]	@ (8010d68 <prvAddNewTaskToReadyList+0xd0>)
 8010d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d3e:	601a      	str	r2, [r3, #0]
 8010d40:	f3bf 8f4f 	dsb	sy
 8010d44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d48:	bf00      	nop
 8010d4a:	3708      	adds	r7, #8
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}
 8010d50:	20000a18 	.word	0x20000a18
 8010d54:	20000918 	.word	0x20000918
 8010d58:	20000a24 	.word	0x20000a24
 8010d5c:	20000a34 	.word	0x20000a34
 8010d60:	20000a20 	.word	0x20000a20
 8010d64:	2000091c 	.word	0x2000091c
 8010d68:	e000ed04 	.word	0xe000ed04

08010d6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b084      	sub	sp, #16
 8010d70:	af00      	add	r7, sp, #0
 8010d72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010d74:	2300      	movs	r3, #0
 8010d76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d018      	beq.n	8010db0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010d7e:	4b14      	ldr	r3, [pc, #80]	@ (8010dd0 <vTaskDelay+0x64>)
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d00b      	beq.n	8010d9e <vTaskDelay+0x32>
	__asm volatile
 8010d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d8a:	f383 8811 	msr	BASEPRI, r3
 8010d8e:	f3bf 8f6f 	isb	sy
 8010d92:	f3bf 8f4f 	dsb	sy
 8010d96:	60bb      	str	r3, [r7, #8]
}
 8010d98:	bf00      	nop
 8010d9a:	bf00      	nop
 8010d9c:	e7fd      	b.n	8010d9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010d9e:	f000 f87d 	bl	8010e9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010da2:	2100      	movs	r1, #0
 8010da4:	6878      	ldr	r0, [r7, #4]
 8010da6:	f000 fe03 	bl	80119b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010daa:	f000 f885 	bl	8010eb8 <xTaskResumeAll>
 8010dae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d107      	bne.n	8010dc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010db6:	4b07      	ldr	r3, [pc, #28]	@ (8010dd4 <vTaskDelay+0x68>)
 8010db8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010dbc:	601a      	str	r2, [r3, #0]
 8010dbe:	f3bf 8f4f 	dsb	sy
 8010dc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010dc6:	bf00      	nop
 8010dc8:	3710      	adds	r7, #16
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	bd80      	pop	{r7, pc}
 8010dce:	bf00      	nop
 8010dd0:	20000a40 	.word	0x20000a40
 8010dd4:	e000ed04 	.word	0xe000ed04

08010dd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b08a      	sub	sp, #40	@ 0x28
 8010ddc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010dde:	2300      	movs	r3, #0
 8010de0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010de2:	2300      	movs	r3, #0
 8010de4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010de6:	463a      	mov	r2, r7
 8010de8:	1d39      	adds	r1, r7, #4
 8010dea:	f107 0308 	add.w	r3, r7, #8
 8010dee:	4618      	mov	r0, r3
 8010df0:	f7f1 f842 	bl	8001e78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010df4:	6839      	ldr	r1, [r7, #0]
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	68ba      	ldr	r2, [r7, #8]
 8010dfa:	9202      	str	r2, [sp, #8]
 8010dfc:	9301      	str	r3, [sp, #4]
 8010dfe:	2300      	movs	r3, #0
 8010e00:	9300      	str	r3, [sp, #0]
 8010e02:	2300      	movs	r3, #0
 8010e04:	460a      	mov	r2, r1
 8010e06:	491f      	ldr	r1, [pc, #124]	@ (8010e84 <vTaskStartScheduler+0xac>)
 8010e08:	481f      	ldr	r0, [pc, #124]	@ (8010e88 <vTaskStartScheduler+0xb0>)
 8010e0a:	f7ff fe17 	bl	8010a3c <xTaskCreateStatic>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	4a1e      	ldr	r2, [pc, #120]	@ (8010e8c <vTaskStartScheduler+0xb4>)
 8010e12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010e14:	4b1d      	ldr	r3, [pc, #116]	@ (8010e8c <vTaskStartScheduler+0xb4>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d002      	beq.n	8010e22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010e1c:	2301      	movs	r3, #1
 8010e1e:	617b      	str	r3, [r7, #20]
 8010e20:	e001      	b.n	8010e26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010e22:	2300      	movs	r3, #0
 8010e24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010e26:	697b      	ldr	r3, [r7, #20]
 8010e28:	2b01      	cmp	r3, #1
 8010e2a:	d116      	bne.n	8010e5a <vTaskStartScheduler+0x82>
	__asm volatile
 8010e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e30:	f383 8811 	msr	BASEPRI, r3
 8010e34:	f3bf 8f6f 	isb	sy
 8010e38:	f3bf 8f4f 	dsb	sy
 8010e3c:	613b      	str	r3, [r7, #16]
}
 8010e3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010e40:	4b13      	ldr	r3, [pc, #76]	@ (8010e90 <vTaskStartScheduler+0xb8>)
 8010e42:	f04f 32ff 	mov.w	r2, #4294967295
 8010e46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010e48:	4b12      	ldr	r3, [pc, #72]	@ (8010e94 <vTaskStartScheduler+0xbc>)
 8010e4a:	2201      	movs	r2, #1
 8010e4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010e4e:	4b12      	ldr	r3, [pc, #72]	@ (8010e98 <vTaskStartScheduler+0xc0>)
 8010e50:	2200      	movs	r2, #0
 8010e52:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010e54:	f000 fe9c 	bl	8011b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010e58:	e00f      	b.n	8010e7a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010e5a:	697b      	ldr	r3, [r7, #20]
 8010e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e60:	d10b      	bne.n	8010e7a <vTaskStartScheduler+0xa2>
	__asm volatile
 8010e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e66:	f383 8811 	msr	BASEPRI, r3
 8010e6a:	f3bf 8f6f 	isb	sy
 8010e6e:	f3bf 8f4f 	dsb	sy
 8010e72:	60fb      	str	r3, [r7, #12]
}
 8010e74:	bf00      	nop
 8010e76:	bf00      	nop
 8010e78:	e7fd      	b.n	8010e76 <vTaskStartScheduler+0x9e>
}
 8010e7a:	bf00      	nop
 8010e7c:	3718      	adds	r7, #24
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	bd80      	pop	{r7, pc}
 8010e82:	bf00      	nop
 8010e84:	08013b30 	.word	0x08013b30
 8010e88:	08011485 	.word	0x08011485
 8010e8c:	20000a3c 	.word	0x20000a3c
 8010e90:	20000a38 	.word	0x20000a38
 8010e94:	20000a24 	.word	0x20000a24
 8010e98:	20000a1c 	.word	0x20000a1c

08010e9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010ea0:	4b04      	ldr	r3, [pc, #16]	@ (8010eb4 <vTaskSuspendAll+0x18>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	3301      	adds	r3, #1
 8010ea6:	4a03      	ldr	r2, [pc, #12]	@ (8010eb4 <vTaskSuspendAll+0x18>)
 8010ea8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010eaa:	bf00      	nop
 8010eac:	46bd      	mov	sp, r7
 8010eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb2:	4770      	bx	lr
 8010eb4:	20000a40 	.word	0x20000a40

08010eb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010eb8:	b580      	push	{r7, lr}
 8010eba:	b084      	sub	sp, #16
 8010ebc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010ec6:	4b42      	ldr	r3, [pc, #264]	@ (8010fd0 <xTaskResumeAll+0x118>)
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d10b      	bne.n	8010ee6 <xTaskResumeAll+0x2e>
	__asm volatile
 8010ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ed2:	f383 8811 	msr	BASEPRI, r3
 8010ed6:	f3bf 8f6f 	isb	sy
 8010eda:	f3bf 8f4f 	dsb	sy
 8010ede:	603b      	str	r3, [r7, #0]
}
 8010ee0:	bf00      	nop
 8010ee2:	bf00      	nop
 8010ee4:	e7fd      	b.n	8010ee2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010ee6:	f000 fef7 	bl	8011cd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010eea:	4b39      	ldr	r3, [pc, #228]	@ (8010fd0 <xTaskResumeAll+0x118>)
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	3b01      	subs	r3, #1
 8010ef0:	4a37      	ldr	r2, [pc, #220]	@ (8010fd0 <xTaskResumeAll+0x118>)
 8010ef2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ef4:	4b36      	ldr	r3, [pc, #216]	@ (8010fd0 <xTaskResumeAll+0x118>)
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d161      	bne.n	8010fc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010efc:	4b35      	ldr	r3, [pc, #212]	@ (8010fd4 <xTaskResumeAll+0x11c>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d05d      	beq.n	8010fc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010f04:	e02e      	b.n	8010f64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f06:	4b34      	ldr	r3, [pc, #208]	@ (8010fd8 <xTaskResumeAll+0x120>)
 8010f08:	68db      	ldr	r3, [r3, #12]
 8010f0a:	68db      	ldr	r3, [r3, #12]
 8010f0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	3318      	adds	r3, #24
 8010f12:	4618      	mov	r0, r3
 8010f14:	f7fe fdc0 	bl	800fa98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	3304      	adds	r3, #4
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	f7fe fdbb 	bl	800fa98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f26:	2201      	movs	r2, #1
 8010f28:	409a      	lsls	r2, r3
 8010f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8010fdc <xTaskResumeAll+0x124>)
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	4313      	orrs	r3, r2
 8010f30:	4a2a      	ldr	r2, [pc, #168]	@ (8010fdc <xTaskResumeAll+0x124>)
 8010f32:	6013      	str	r3, [r2, #0]
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f38:	4613      	mov	r3, r2
 8010f3a:	009b      	lsls	r3, r3, #2
 8010f3c:	4413      	add	r3, r2
 8010f3e:	009b      	lsls	r3, r3, #2
 8010f40:	4a27      	ldr	r2, [pc, #156]	@ (8010fe0 <xTaskResumeAll+0x128>)
 8010f42:	441a      	add	r2, r3
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	3304      	adds	r3, #4
 8010f48:	4619      	mov	r1, r3
 8010f4a:	4610      	mov	r0, r2
 8010f4c:	f7fe fd47 	bl	800f9de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f54:	4b23      	ldr	r3, [pc, #140]	@ (8010fe4 <xTaskResumeAll+0x12c>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f5a:	429a      	cmp	r2, r3
 8010f5c:	d302      	bcc.n	8010f64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010f5e:	4b22      	ldr	r3, [pc, #136]	@ (8010fe8 <xTaskResumeAll+0x130>)
 8010f60:	2201      	movs	r2, #1
 8010f62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010f64:	4b1c      	ldr	r3, [pc, #112]	@ (8010fd8 <xTaskResumeAll+0x120>)
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d1cc      	bne.n	8010f06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d001      	beq.n	8010f76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010f72:	f000 fb3d 	bl	80115f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010f76:	4b1d      	ldr	r3, [pc, #116]	@ (8010fec <xTaskResumeAll+0x134>)
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d010      	beq.n	8010fa4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010f82:	f000 f859 	bl	8011038 <xTaskIncrementTick>
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d002      	beq.n	8010f92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010f8c:	4b16      	ldr	r3, [pc, #88]	@ (8010fe8 <xTaskResumeAll+0x130>)
 8010f8e:	2201      	movs	r2, #1
 8010f90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	3b01      	subs	r3, #1
 8010f96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d1f1      	bne.n	8010f82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010f9e:	4b13      	ldr	r3, [pc, #76]	@ (8010fec <xTaskResumeAll+0x134>)
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010fa4:	4b10      	ldr	r3, [pc, #64]	@ (8010fe8 <xTaskResumeAll+0x130>)
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d009      	beq.n	8010fc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010fac:	2301      	movs	r3, #1
 8010fae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8010ff0 <xTaskResumeAll+0x138>)
 8010fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010fb6:	601a      	str	r2, [r3, #0]
 8010fb8:	f3bf 8f4f 	dsb	sy
 8010fbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010fc0:	f000 febc 	bl	8011d3c <vPortExitCritical>

	return xAlreadyYielded;
 8010fc4:	68bb      	ldr	r3, [r7, #8]
}
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	3710      	adds	r7, #16
 8010fca:	46bd      	mov	sp, r7
 8010fcc:	bd80      	pop	{r7, pc}
 8010fce:	bf00      	nop
 8010fd0:	20000a40 	.word	0x20000a40
 8010fd4:	20000a18 	.word	0x20000a18
 8010fd8:	200009d8 	.word	0x200009d8
 8010fdc:	20000a20 	.word	0x20000a20
 8010fe0:	2000091c 	.word	0x2000091c
 8010fe4:	20000918 	.word	0x20000918
 8010fe8:	20000a2c 	.word	0x20000a2c
 8010fec:	20000a28 	.word	0x20000a28
 8010ff0:	e000ed04 	.word	0xe000ed04

08010ff4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010ff4:	b480      	push	{r7}
 8010ff6:	b083      	sub	sp, #12
 8010ff8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010ffa:	4b05      	ldr	r3, [pc, #20]	@ (8011010 <xTaskGetTickCount+0x1c>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011000:	687b      	ldr	r3, [r7, #4]
}
 8011002:	4618      	mov	r0, r3
 8011004:	370c      	adds	r7, #12
 8011006:	46bd      	mov	sp, r7
 8011008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100c:	4770      	bx	lr
 801100e:	bf00      	nop
 8011010:	20000a1c 	.word	0x20000a1c

08011014 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b082      	sub	sp, #8
 8011018:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801101a:	f000 ff3d 	bl	8011e98 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801101e:	2300      	movs	r3, #0
 8011020:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011022:	4b04      	ldr	r3, [pc, #16]	@ (8011034 <xTaskGetTickCountFromISR+0x20>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011028:	683b      	ldr	r3, [r7, #0]
}
 801102a:	4618      	mov	r0, r3
 801102c:	3708      	adds	r7, #8
 801102e:	46bd      	mov	sp, r7
 8011030:	bd80      	pop	{r7, pc}
 8011032:	bf00      	nop
 8011034:	20000a1c 	.word	0x20000a1c

08011038 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b086      	sub	sp, #24
 801103c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801103e:	2300      	movs	r3, #0
 8011040:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011042:	4b4f      	ldr	r3, [pc, #316]	@ (8011180 <xTaskIncrementTick+0x148>)
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	2b00      	cmp	r3, #0
 8011048:	f040 808f 	bne.w	801116a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801104c:	4b4d      	ldr	r3, [pc, #308]	@ (8011184 <xTaskIncrementTick+0x14c>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	3301      	adds	r3, #1
 8011052:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011054:	4a4b      	ldr	r2, [pc, #300]	@ (8011184 <xTaskIncrementTick+0x14c>)
 8011056:	693b      	ldr	r3, [r7, #16]
 8011058:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801105a:	693b      	ldr	r3, [r7, #16]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d121      	bne.n	80110a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011060:	4b49      	ldr	r3, [pc, #292]	@ (8011188 <xTaskIncrementTick+0x150>)
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d00b      	beq.n	8011082 <xTaskIncrementTick+0x4a>
	__asm volatile
 801106a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801106e:	f383 8811 	msr	BASEPRI, r3
 8011072:	f3bf 8f6f 	isb	sy
 8011076:	f3bf 8f4f 	dsb	sy
 801107a:	603b      	str	r3, [r7, #0]
}
 801107c:	bf00      	nop
 801107e:	bf00      	nop
 8011080:	e7fd      	b.n	801107e <xTaskIncrementTick+0x46>
 8011082:	4b41      	ldr	r3, [pc, #260]	@ (8011188 <xTaskIncrementTick+0x150>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	60fb      	str	r3, [r7, #12]
 8011088:	4b40      	ldr	r3, [pc, #256]	@ (801118c <xTaskIncrementTick+0x154>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	4a3e      	ldr	r2, [pc, #248]	@ (8011188 <xTaskIncrementTick+0x150>)
 801108e:	6013      	str	r3, [r2, #0]
 8011090:	4a3e      	ldr	r2, [pc, #248]	@ (801118c <xTaskIncrementTick+0x154>)
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	6013      	str	r3, [r2, #0]
 8011096:	4b3e      	ldr	r3, [pc, #248]	@ (8011190 <xTaskIncrementTick+0x158>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	3301      	adds	r3, #1
 801109c:	4a3c      	ldr	r2, [pc, #240]	@ (8011190 <xTaskIncrementTick+0x158>)
 801109e:	6013      	str	r3, [r2, #0]
 80110a0:	f000 faa6 	bl	80115f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80110a4:	4b3b      	ldr	r3, [pc, #236]	@ (8011194 <xTaskIncrementTick+0x15c>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	693a      	ldr	r2, [r7, #16]
 80110aa:	429a      	cmp	r2, r3
 80110ac:	d348      	bcc.n	8011140 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80110ae:	4b36      	ldr	r3, [pc, #216]	@ (8011188 <xTaskIncrementTick+0x150>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d104      	bne.n	80110c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80110b8:	4b36      	ldr	r3, [pc, #216]	@ (8011194 <xTaskIncrementTick+0x15c>)
 80110ba:	f04f 32ff 	mov.w	r2, #4294967295
 80110be:	601a      	str	r2, [r3, #0]
					break;
 80110c0:	e03e      	b.n	8011140 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110c2:	4b31      	ldr	r3, [pc, #196]	@ (8011188 <xTaskIncrementTick+0x150>)
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	68db      	ldr	r3, [r3, #12]
 80110c8:	68db      	ldr	r3, [r3, #12]
 80110ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80110cc:	68bb      	ldr	r3, [r7, #8]
 80110ce:	685b      	ldr	r3, [r3, #4]
 80110d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80110d2:	693a      	ldr	r2, [r7, #16]
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	429a      	cmp	r2, r3
 80110d8:	d203      	bcs.n	80110e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80110da:	4a2e      	ldr	r2, [pc, #184]	@ (8011194 <xTaskIncrementTick+0x15c>)
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80110e0:	e02e      	b.n	8011140 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80110e2:	68bb      	ldr	r3, [r7, #8]
 80110e4:	3304      	adds	r3, #4
 80110e6:	4618      	mov	r0, r3
 80110e8:	f7fe fcd6 	bl	800fa98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d004      	beq.n	80110fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	3318      	adds	r3, #24
 80110f8:	4618      	mov	r0, r3
 80110fa:	f7fe fccd 	bl	800fa98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011102:	2201      	movs	r2, #1
 8011104:	409a      	lsls	r2, r3
 8011106:	4b24      	ldr	r3, [pc, #144]	@ (8011198 <xTaskIncrementTick+0x160>)
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	4313      	orrs	r3, r2
 801110c:	4a22      	ldr	r2, [pc, #136]	@ (8011198 <xTaskIncrementTick+0x160>)
 801110e:	6013      	str	r3, [r2, #0]
 8011110:	68bb      	ldr	r3, [r7, #8]
 8011112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011114:	4613      	mov	r3, r2
 8011116:	009b      	lsls	r3, r3, #2
 8011118:	4413      	add	r3, r2
 801111a:	009b      	lsls	r3, r3, #2
 801111c:	4a1f      	ldr	r2, [pc, #124]	@ (801119c <xTaskIncrementTick+0x164>)
 801111e:	441a      	add	r2, r3
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	3304      	adds	r3, #4
 8011124:	4619      	mov	r1, r3
 8011126:	4610      	mov	r0, r2
 8011128:	f7fe fc59 	bl	800f9de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011130:	4b1b      	ldr	r3, [pc, #108]	@ (80111a0 <xTaskIncrementTick+0x168>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011136:	429a      	cmp	r2, r3
 8011138:	d3b9      	bcc.n	80110ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801113a:	2301      	movs	r3, #1
 801113c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801113e:	e7b6      	b.n	80110ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011140:	4b17      	ldr	r3, [pc, #92]	@ (80111a0 <xTaskIncrementTick+0x168>)
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011146:	4915      	ldr	r1, [pc, #84]	@ (801119c <xTaskIncrementTick+0x164>)
 8011148:	4613      	mov	r3, r2
 801114a:	009b      	lsls	r3, r3, #2
 801114c:	4413      	add	r3, r2
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	440b      	add	r3, r1
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	2b01      	cmp	r3, #1
 8011156:	d901      	bls.n	801115c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011158:	2301      	movs	r3, #1
 801115a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801115c:	4b11      	ldr	r3, [pc, #68]	@ (80111a4 <xTaskIncrementTick+0x16c>)
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	2b00      	cmp	r3, #0
 8011162:	d007      	beq.n	8011174 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8011164:	2301      	movs	r3, #1
 8011166:	617b      	str	r3, [r7, #20]
 8011168:	e004      	b.n	8011174 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801116a:	4b0f      	ldr	r3, [pc, #60]	@ (80111a8 <xTaskIncrementTick+0x170>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	3301      	adds	r3, #1
 8011170:	4a0d      	ldr	r2, [pc, #52]	@ (80111a8 <xTaskIncrementTick+0x170>)
 8011172:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011174:	697b      	ldr	r3, [r7, #20]
}
 8011176:	4618      	mov	r0, r3
 8011178:	3718      	adds	r7, #24
 801117a:	46bd      	mov	sp, r7
 801117c:	bd80      	pop	{r7, pc}
 801117e:	bf00      	nop
 8011180:	20000a40 	.word	0x20000a40
 8011184:	20000a1c 	.word	0x20000a1c
 8011188:	200009d0 	.word	0x200009d0
 801118c:	200009d4 	.word	0x200009d4
 8011190:	20000a30 	.word	0x20000a30
 8011194:	20000a38 	.word	0x20000a38
 8011198:	20000a20 	.word	0x20000a20
 801119c:	2000091c 	.word	0x2000091c
 80111a0:	20000918 	.word	0x20000918
 80111a4:	20000a2c 	.word	0x20000a2c
 80111a8:	20000a28 	.word	0x20000a28

080111ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80111ac:	b480      	push	{r7}
 80111ae:	b087      	sub	sp, #28
 80111b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80111b2:	4b27      	ldr	r3, [pc, #156]	@ (8011250 <vTaskSwitchContext+0xa4>)
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d003      	beq.n	80111c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80111ba:	4b26      	ldr	r3, [pc, #152]	@ (8011254 <vTaskSwitchContext+0xa8>)
 80111bc:	2201      	movs	r2, #1
 80111be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80111c0:	e040      	b.n	8011244 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80111c2:	4b24      	ldr	r3, [pc, #144]	@ (8011254 <vTaskSwitchContext+0xa8>)
 80111c4:	2200      	movs	r2, #0
 80111c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111c8:	4b23      	ldr	r3, [pc, #140]	@ (8011258 <vTaskSwitchContext+0xac>)
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	fab3 f383 	clz	r3, r3
 80111d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80111d6:	7afb      	ldrb	r3, [r7, #11]
 80111d8:	f1c3 031f 	rsb	r3, r3, #31
 80111dc:	617b      	str	r3, [r7, #20]
 80111de:	491f      	ldr	r1, [pc, #124]	@ (801125c <vTaskSwitchContext+0xb0>)
 80111e0:	697a      	ldr	r2, [r7, #20]
 80111e2:	4613      	mov	r3, r2
 80111e4:	009b      	lsls	r3, r3, #2
 80111e6:	4413      	add	r3, r2
 80111e8:	009b      	lsls	r3, r3, #2
 80111ea:	440b      	add	r3, r1
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d10b      	bne.n	801120a <vTaskSwitchContext+0x5e>
	__asm volatile
 80111f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111f6:	f383 8811 	msr	BASEPRI, r3
 80111fa:	f3bf 8f6f 	isb	sy
 80111fe:	f3bf 8f4f 	dsb	sy
 8011202:	607b      	str	r3, [r7, #4]
}
 8011204:	bf00      	nop
 8011206:	bf00      	nop
 8011208:	e7fd      	b.n	8011206 <vTaskSwitchContext+0x5a>
 801120a:	697a      	ldr	r2, [r7, #20]
 801120c:	4613      	mov	r3, r2
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	4413      	add	r3, r2
 8011212:	009b      	lsls	r3, r3, #2
 8011214:	4a11      	ldr	r2, [pc, #68]	@ (801125c <vTaskSwitchContext+0xb0>)
 8011216:	4413      	add	r3, r2
 8011218:	613b      	str	r3, [r7, #16]
 801121a:	693b      	ldr	r3, [r7, #16]
 801121c:	685b      	ldr	r3, [r3, #4]
 801121e:	685a      	ldr	r2, [r3, #4]
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	605a      	str	r2, [r3, #4]
 8011224:	693b      	ldr	r3, [r7, #16]
 8011226:	685a      	ldr	r2, [r3, #4]
 8011228:	693b      	ldr	r3, [r7, #16]
 801122a:	3308      	adds	r3, #8
 801122c:	429a      	cmp	r2, r3
 801122e:	d104      	bne.n	801123a <vTaskSwitchContext+0x8e>
 8011230:	693b      	ldr	r3, [r7, #16]
 8011232:	685b      	ldr	r3, [r3, #4]
 8011234:	685a      	ldr	r2, [r3, #4]
 8011236:	693b      	ldr	r3, [r7, #16]
 8011238:	605a      	str	r2, [r3, #4]
 801123a:	693b      	ldr	r3, [r7, #16]
 801123c:	685b      	ldr	r3, [r3, #4]
 801123e:	68db      	ldr	r3, [r3, #12]
 8011240:	4a07      	ldr	r2, [pc, #28]	@ (8011260 <vTaskSwitchContext+0xb4>)
 8011242:	6013      	str	r3, [r2, #0]
}
 8011244:	bf00      	nop
 8011246:	371c      	adds	r7, #28
 8011248:	46bd      	mov	sp, r7
 801124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124e:	4770      	bx	lr
 8011250:	20000a40 	.word	0x20000a40
 8011254:	20000a2c 	.word	0x20000a2c
 8011258:	20000a20 	.word	0x20000a20
 801125c:	2000091c 	.word	0x2000091c
 8011260:	20000918 	.word	0x20000918

08011264 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011264:	b580      	push	{r7, lr}
 8011266:	b084      	sub	sp, #16
 8011268:	af00      	add	r7, sp, #0
 801126a:	6078      	str	r0, [r7, #4]
 801126c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d10b      	bne.n	801128c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011278:	f383 8811 	msr	BASEPRI, r3
 801127c:	f3bf 8f6f 	isb	sy
 8011280:	f3bf 8f4f 	dsb	sy
 8011284:	60fb      	str	r3, [r7, #12]
}
 8011286:	bf00      	nop
 8011288:	bf00      	nop
 801128a:	e7fd      	b.n	8011288 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801128c:	4b07      	ldr	r3, [pc, #28]	@ (80112ac <vTaskPlaceOnEventList+0x48>)
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	3318      	adds	r3, #24
 8011292:	4619      	mov	r1, r3
 8011294:	6878      	ldr	r0, [r7, #4]
 8011296:	f7fe fbc6 	bl	800fa26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801129a:	2101      	movs	r1, #1
 801129c:	6838      	ldr	r0, [r7, #0]
 801129e:	f000 fb87 	bl	80119b0 <prvAddCurrentTaskToDelayedList>
}
 80112a2:	bf00      	nop
 80112a4:	3710      	adds	r7, #16
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}
 80112aa:	bf00      	nop
 80112ac:	20000918 	.word	0x20000918

080112b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b086      	sub	sp, #24
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	68db      	ldr	r3, [r3, #12]
 80112bc:	68db      	ldr	r3, [r3, #12]
 80112be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80112c0:	693b      	ldr	r3, [r7, #16]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d10b      	bne.n	80112de <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80112c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112ca:	f383 8811 	msr	BASEPRI, r3
 80112ce:	f3bf 8f6f 	isb	sy
 80112d2:	f3bf 8f4f 	dsb	sy
 80112d6:	60fb      	str	r3, [r7, #12]
}
 80112d8:	bf00      	nop
 80112da:	bf00      	nop
 80112dc:	e7fd      	b.n	80112da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	3318      	adds	r3, #24
 80112e2:	4618      	mov	r0, r3
 80112e4:	f7fe fbd8 	bl	800fa98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80112e8:	4b1d      	ldr	r3, [pc, #116]	@ (8011360 <xTaskRemoveFromEventList+0xb0>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d11c      	bne.n	801132a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80112f0:	693b      	ldr	r3, [r7, #16]
 80112f2:	3304      	adds	r3, #4
 80112f4:	4618      	mov	r0, r3
 80112f6:	f7fe fbcf 	bl	800fa98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80112fa:	693b      	ldr	r3, [r7, #16]
 80112fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112fe:	2201      	movs	r2, #1
 8011300:	409a      	lsls	r2, r3
 8011302:	4b18      	ldr	r3, [pc, #96]	@ (8011364 <xTaskRemoveFromEventList+0xb4>)
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	4313      	orrs	r3, r2
 8011308:	4a16      	ldr	r2, [pc, #88]	@ (8011364 <xTaskRemoveFromEventList+0xb4>)
 801130a:	6013      	str	r3, [r2, #0]
 801130c:	693b      	ldr	r3, [r7, #16]
 801130e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011310:	4613      	mov	r3, r2
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	4413      	add	r3, r2
 8011316:	009b      	lsls	r3, r3, #2
 8011318:	4a13      	ldr	r2, [pc, #76]	@ (8011368 <xTaskRemoveFromEventList+0xb8>)
 801131a:	441a      	add	r2, r3
 801131c:	693b      	ldr	r3, [r7, #16]
 801131e:	3304      	adds	r3, #4
 8011320:	4619      	mov	r1, r3
 8011322:	4610      	mov	r0, r2
 8011324:	f7fe fb5b 	bl	800f9de <vListInsertEnd>
 8011328:	e005      	b.n	8011336 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801132a:	693b      	ldr	r3, [r7, #16]
 801132c:	3318      	adds	r3, #24
 801132e:	4619      	mov	r1, r3
 8011330:	480e      	ldr	r0, [pc, #56]	@ (801136c <xTaskRemoveFromEventList+0xbc>)
 8011332:	f7fe fb54 	bl	800f9de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011336:	693b      	ldr	r3, [r7, #16]
 8011338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801133a:	4b0d      	ldr	r3, [pc, #52]	@ (8011370 <xTaskRemoveFromEventList+0xc0>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011340:	429a      	cmp	r2, r3
 8011342:	d905      	bls.n	8011350 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011344:	2301      	movs	r3, #1
 8011346:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011348:	4b0a      	ldr	r3, [pc, #40]	@ (8011374 <xTaskRemoveFromEventList+0xc4>)
 801134a:	2201      	movs	r2, #1
 801134c:	601a      	str	r2, [r3, #0]
 801134e:	e001      	b.n	8011354 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011350:	2300      	movs	r3, #0
 8011352:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011354:	697b      	ldr	r3, [r7, #20]
}
 8011356:	4618      	mov	r0, r3
 8011358:	3718      	adds	r7, #24
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}
 801135e:	bf00      	nop
 8011360:	20000a40 	.word	0x20000a40
 8011364:	20000a20 	.word	0x20000a20
 8011368:	2000091c 	.word	0x2000091c
 801136c:	200009d8 	.word	0x200009d8
 8011370:	20000918 	.word	0x20000918
 8011374:	20000a2c 	.word	0x20000a2c

08011378 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011378:	b480      	push	{r7}
 801137a:	b083      	sub	sp, #12
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011380:	4b06      	ldr	r3, [pc, #24]	@ (801139c <vTaskInternalSetTimeOutState+0x24>)
 8011382:	681a      	ldr	r2, [r3, #0]
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011388:	4b05      	ldr	r3, [pc, #20]	@ (80113a0 <vTaskInternalSetTimeOutState+0x28>)
 801138a:	681a      	ldr	r2, [r3, #0]
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	605a      	str	r2, [r3, #4]
}
 8011390:	bf00      	nop
 8011392:	370c      	adds	r7, #12
 8011394:	46bd      	mov	sp, r7
 8011396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139a:	4770      	bx	lr
 801139c:	20000a30 	.word	0x20000a30
 80113a0:	20000a1c 	.word	0x20000a1c

080113a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b088      	sub	sp, #32
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
 80113ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d10b      	bne.n	80113cc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80113b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113b8:	f383 8811 	msr	BASEPRI, r3
 80113bc:	f3bf 8f6f 	isb	sy
 80113c0:	f3bf 8f4f 	dsb	sy
 80113c4:	613b      	str	r3, [r7, #16]
}
 80113c6:	bf00      	nop
 80113c8:	bf00      	nop
 80113ca:	e7fd      	b.n	80113c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80113cc:	683b      	ldr	r3, [r7, #0]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d10b      	bne.n	80113ea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80113d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113d6:	f383 8811 	msr	BASEPRI, r3
 80113da:	f3bf 8f6f 	isb	sy
 80113de:	f3bf 8f4f 	dsb	sy
 80113e2:	60fb      	str	r3, [r7, #12]
}
 80113e4:	bf00      	nop
 80113e6:	bf00      	nop
 80113e8:	e7fd      	b.n	80113e6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80113ea:	f000 fc75 	bl	8011cd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80113ee:	4b1d      	ldr	r3, [pc, #116]	@ (8011464 <xTaskCheckForTimeOut+0xc0>)
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	685b      	ldr	r3, [r3, #4]
 80113f8:	69ba      	ldr	r2, [r7, #24]
 80113fa:	1ad3      	subs	r3, r2, r3
 80113fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80113fe:	683b      	ldr	r3, [r7, #0]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011406:	d102      	bne.n	801140e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011408:	2300      	movs	r3, #0
 801140a:	61fb      	str	r3, [r7, #28]
 801140c:	e023      	b.n	8011456 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	681a      	ldr	r2, [r3, #0]
 8011412:	4b15      	ldr	r3, [pc, #84]	@ (8011468 <xTaskCheckForTimeOut+0xc4>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	429a      	cmp	r2, r3
 8011418:	d007      	beq.n	801142a <xTaskCheckForTimeOut+0x86>
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	685b      	ldr	r3, [r3, #4]
 801141e:	69ba      	ldr	r2, [r7, #24]
 8011420:	429a      	cmp	r2, r3
 8011422:	d302      	bcc.n	801142a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011424:	2301      	movs	r3, #1
 8011426:	61fb      	str	r3, [r7, #28]
 8011428:	e015      	b.n	8011456 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801142a:	683b      	ldr	r3, [r7, #0]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	697a      	ldr	r2, [r7, #20]
 8011430:	429a      	cmp	r2, r3
 8011432:	d20b      	bcs.n	801144c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011434:	683b      	ldr	r3, [r7, #0]
 8011436:	681a      	ldr	r2, [r3, #0]
 8011438:	697b      	ldr	r3, [r7, #20]
 801143a:	1ad2      	subs	r2, r2, r3
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011440:	6878      	ldr	r0, [r7, #4]
 8011442:	f7ff ff99 	bl	8011378 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011446:	2300      	movs	r3, #0
 8011448:	61fb      	str	r3, [r7, #28]
 801144a:	e004      	b.n	8011456 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	2200      	movs	r2, #0
 8011450:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011452:	2301      	movs	r3, #1
 8011454:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011456:	f000 fc71 	bl	8011d3c <vPortExitCritical>

	return xReturn;
 801145a:	69fb      	ldr	r3, [r7, #28]
}
 801145c:	4618      	mov	r0, r3
 801145e:	3720      	adds	r7, #32
 8011460:	46bd      	mov	sp, r7
 8011462:	bd80      	pop	{r7, pc}
 8011464:	20000a1c 	.word	0x20000a1c
 8011468:	20000a30 	.word	0x20000a30

0801146c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801146c:	b480      	push	{r7}
 801146e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011470:	4b03      	ldr	r3, [pc, #12]	@ (8011480 <vTaskMissedYield+0x14>)
 8011472:	2201      	movs	r2, #1
 8011474:	601a      	str	r2, [r3, #0]
}
 8011476:	bf00      	nop
 8011478:	46bd      	mov	sp, r7
 801147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801147e:	4770      	bx	lr
 8011480:	20000a2c 	.word	0x20000a2c

08011484 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011484:	b580      	push	{r7, lr}
 8011486:	b082      	sub	sp, #8
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801148c:	f000 f852 	bl	8011534 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011490:	4b06      	ldr	r3, [pc, #24]	@ (80114ac <prvIdleTask+0x28>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	2b01      	cmp	r3, #1
 8011496:	d9f9      	bls.n	801148c <prvIdleTask+0x8>
			{
				taskYIELD();
 8011498:	4b05      	ldr	r3, [pc, #20]	@ (80114b0 <prvIdleTask+0x2c>)
 801149a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801149e:	601a      	str	r2, [r3, #0]
 80114a0:	f3bf 8f4f 	dsb	sy
 80114a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80114a8:	e7f0      	b.n	801148c <prvIdleTask+0x8>
 80114aa:	bf00      	nop
 80114ac:	2000091c 	.word	0x2000091c
 80114b0:	e000ed04 	.word	0xe000ed04

080114b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b082      	sub	sp, #8
 80114b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80114ba:	2300      	movs	r3, #0
 80114bc:	607b      	str	r3, [r7, #4]
 80114be:	e00c      	b.n	80114da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80114c0:	687a      	ldr	r2, [r7, #4]
 80114c2:	4613      	mov	r3, r2
 80114c4:	009b      	lsls	r3, r3, #2
 80114c6:	4413      	add	r3, r2
 80114c8:	009b      	lsls	r3, r3, #2
 80114ca:	4a12      	ldr	r2, [pc, #72]	@ (8011514 <prvInitialiseTaskLists+0x60>)
 80114cc:	4413      	add	r3, r2
 80114ce:	4618      	mov	r0, r3
 80114d0:	f7fe fa58 	bl	800f984 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	3301      	adds	r3, #1
 80114d8:	607b      	str	r3, [r7, #4]
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	2b06      	cmp	r3, #6
 80114de:	d9ef      	bls.n	80114c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80114e0:	480d      	ldr	r0, [pc, #52]	@ (8011518 <prvInitialiseTaskLists+0x64>)
 80114e2:	f7fe fa4f 	bl	800f984 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80114e6:	480d      	ldr	r0, [pc, #52]	@ (801151c <prvInitialiseTaskLists+0x68>)
 80114e8:	f7fe fa4c 	bl	800f984 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80114ec:	480c      	ldr	r0, [pc, #48]	@ (8011520 <prvInitialiseTaskLists+0x6c>)
 80114ee:	f7fe fa49 	bl	800f984 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80114f2:	480c      	ldr	r0, [pc, #48]	@ (8011524 <prvInitialiseTaskLists+0x70>)
 80114f4:	f7fe fa46 	bl	800f984 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80114f8:	480b      	ldr	r0, [pc, #44]	@ (8011528 <prvInitialiseTaskLists+0x74>)
 80114fa:	f7fe fa43 	bl	800f984 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80114fe:	4b0b      	ldr	r3, [pc, #44]	@ (801152c <prvInitialiseTaskLists+0x78>)
 8011500:	4a05      	ldr	r2, [pc, #20]	@ (8011518 <prvInitialiseTaskLists+0x64>)
 8011502:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011504:	4b0a      	ldr	r3, [pc, #40]	@ (8011530 <prvInitialiseTaskLists+0x7c>)
 8011506:	4a05      	ldr	r2, [pc, #20]	@ (801151c <prvInitialiseTaskLists+0x68>)
 8011508:	601a      	str	r2, [r3, #0]
}
 801150a:	bf00      	nop
 801150c:	3708      	adds	r7, #8
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
 8011512:	bf00      	nop
 8011514:	2000091c 	.word	0x2000091c
 8011518:	200009a8 	.word	0x200009a8
 801151c:	200009bc 	.word	0x200009bc
 8011520:	200009d8 	.word	0x200009d8
 8011524:	200009ec 	.word	0x200009ec
 8011528:	20000a04 	.word	0x20000a04
 801152c:	200009d0 	.word	0x200009d0
 8011530:	200009d4 	.word	0x200009d4

08011534 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011534:	b580      	push	{r7, lr}
 8011536:	b082      	sub	sp, #8
 8011538:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801153a:	e019      	b.n	8011570 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801153c:	f000 fbcc 	bl	8011cd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011540:	4b10      	ldr	r3, [pc, #64]	@ (8011584 <prvCheckTasksWaitingTermination+0x50>)
 8011542:	68db      	ldr	r3, [r3, #12]
 8011544:	68db      	ldr	r3, [r3, #12]
 8011546:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	3304      	adds	r3, #4
 801154c:	4618      	mov	r0, r3
 801154e:	f7fe faa3 	bl	800fa98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011552:	4b0d      	ldr	r3, [pc, #52]	@ (8011588 <prvCheckTasksWaitingTermination+0x54>)
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	3b01      	subs	r3, #1
 8011558:	4a0b      	ldr	r2, [pc, #44]	@ (8011588 <prvCheckTasksWaitingTermination+0x54>)
 801155a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801155c:	4b0b      	ldr	r3, [pc, #44]	@ (801158c <prvCheckTasksWaitingTermination+0x58>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	3b01      	subs	r3, #1
 8011562:	4a0a      	ldr	r2, [pc, #40]	@ (801158c <prvCheckTasksWaitingTermination+0x58>)
 8011564:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011566:	f000 fbe9 	bl	8011d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801156a:	6878      	ldr	r0, [r7, #4]
 801156c:	f000 f810 	bl	8011590 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011570:	4b06      	ldr	r3, [pc, #24]	@ (801158c <prvCheckTasksWaitingTermination+0x58>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d1e1      	bne.n	801153c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011578:	bf00      	nop
 801157a:	bf00      	nop
 801157c:	3708      	adds	r7, #8
 801157e:	46bd      	mov	sp, r7
 8011580:	bd80      	pop	{r7, pc}
 8011582:	bf00      	nop
 8011584:	200009ec 	.word	0x200009ec
 8011588:	20000a18 	.word	0x20000a18
 801158c:	20000a00 	.word	0x20000a00

08011590 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011590:	b580      	push	{r7, lr}
 8011592:	b084      	sub	sp, #16
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d108      	bne.n	80115b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80115a6:	4618      	mov	r0, r3
 80115a8:	f000 fd86 	bl	80120b8 <vPortFree>
				vPortFree( pxTCB );
 80115ac:	6878      	ldr	r0, [r7, #4]
 80115ae:	f000 fd83 	bl	80120b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80115b2:	e019      	b.n	80115e8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80115ba:	2b01      	cmp	r3, #1
 80115bc:	d103      	bne.n	80115c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f000 fd7a 	bl	80120b8 <vPortFree>
	}
 80115c4:	e010      	b.n	80115e8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80115cc:	2b02      	cmp	r3, #2
 80115ce:	d00b      	beq.n	80115e8 <prvDeleteTCB+0x58>
	__asm volatile
 80115d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115d4:	f383 8811 	msr	BASEPRI, r3
 80115d8:	f3bf 8f6f 	isb	sy
 80115dc:	f3bf 8f4f 	dsb	sy
 80115e0:	60fb      	str	r3, [r7, #12]
}
 80115e2:	bf00      	nop
 80115e4:	bf00      	nop
 80115e6:	e7fd      	b.n	80115e4 <prvDeleteTCB+0x54>
	}
 80115e8:	bf00      	nop
 80115ea:	3710      	adds	r7, #16
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}

080115f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80115f0:	b480      	push	{r7}
 80115f2:	b083      	sub	sp, #12
 80115f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80115f6:	4b0c      	ldr	r3, [pc, #48]	@ (8011628 <prvResetNextTaskUnblockTime+0x38>)
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d104      	bne.n	801160a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011600:	4b0a      	ldr	r3, [pc, #40]	@ (801162c <prvResetNextTaskUnblockTime+0x3c>)
 8011602:	f04f 32ff 	mov.w	r2, #4294967295
 8011606:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011608:	e008      	b.n	801161c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801160a:	4b07      	ldr	r3, [pc, #28]	@ (8011628 <prvResetNextTaskUnblockTime+0x38>)
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	68db      	ldr	r3, [r3, #12]
 8011610:	68db      	ldr	r3, [r3, #12]
 8011612:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	685b      	ldr	r3, [r3, #4]
 8011618:	4a04      	ldr	r2, [pc, #16]	@ (801162c <prvResetNextTaskUnblockTime+0x3c>)
 801161a:	6013      	str	r3, [r2, #0]
}
 801161c:	bf00      	nop
 801161e:	370c      	adds	r7, #12
 8011620:	46bd      	mov	sp, r7
 8011622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011626:	4770      	bx	lr
 8011628:	200009d0 	.word	0x200009d0
 801162c:	20000a38 	.word	0x20000a38

08011630 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011630:	b480      	push	{r7}
 8011632:	b083      	sub	sp, #12
 8011634:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011636:	4b0b      	ldr	r3, [pc, #44]	@ (8011664 <xTaskGetSchedulerState+0x34>)
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d102      	bne.n	8011644 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801163e:	2301      	movs	r3, #1
 8011640:	607b      	str	r3, [r7, #4]
 8011642:	e008      	b.n	8011656 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011644:	4b08      	ldr	r3, [pc, #32]	@ (8011668 <xTaskGetSchedulerState+0x38>)
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	2b00      	cmp	r3, #0
 801164a:	d102      	bne.n	8011652 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801164c:	2302      	movs	r3, #2
 801164e:	607b      	str	r3, [r7, #4]
 8011650:	e001      	b.n	8011656 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011652:	2300      	movs	r3, #0
 8011654:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011656:	687b      	ldr	r3, [r7, #4]
	}
 8011658:	4618      	mov	r0, r3
 801165a:	370c      	adds	r7, #12
 801165c:	46bd      	mov	sp, r7
 801165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011662:	4770      	bx	lr
 8011664:	20000a24 	.word	0x20000a24
 8011668:	20000a40 	.word	0x20000a40

0801166c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801166c:	b580      	push	{r7, lr}
 801166e:	b084      	sub	sp, #16
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011678:	2300      	movs	r3, #0
 801167a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d05e      	beq.n	8011740 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011682:	68bb      	ldr	r3, [r7, #8]
 8011684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011686:	4b31      	ldr	r3, [pc, #196]	@ (801174c <xTaskPriorityInherit+0xe0>)
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801168c:	429a      	cmp	r2, r3
 801168e:	d24e      	bcs.n	801172e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011690:	68bb      	ldr	r3, [r7, #8]
 8011692:	699b      	ldr	r3, [r3, #24]
 8011694:	2b00      	cmp	r3, #0
 8011696:	db06      	blt.n	80116a6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011698:	4b2c      	ldr	r3, [pc, #176]	@ (801174c <xTaskPriorityInherit+0xe0>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801169e:	f1c3 0207 	rsb	r2, r3, #7
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	6959      	ldr	r1, [r3, #20]
 80116aa:	68bb      	ldr	r3, [r7, #8]
 80116ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116ae:	4613      	mov	r3, r2
 80116b0:	009b      	lsls	r3, r3, #2
 80116b2:	4413      	add	r3, r2
 80116b4:	009b      	lsls	r3, r3, #2
 80116b6:	4a26      	ldr	r2, [pc, #152]	@ (8011750 <xTaskPriorityInherit+0xe4>)
 80116b8:	4413      	add	r3, r2
 80116ba:	4299      	cmp	r1, r3
 80116bc:	d12f      	bne.n	801171e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	3304      	adds	r3, #4
 80116c2:	4618      	mov	r0, r3
 80116c4:	f7fe f9e8 	bl	800fa98 <uxListRemove>
 80116c8:	4603      	mov	r3, r0
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d10a      	bne.n	80116e4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116d2:	2201      	movs	r2, #1
 80116d4:	fa02 f303 	lsl.w	r3, r2, r3
 80116d8:	43da      	mvns	r2, r3
 80116da:	4b1e      	ldr	r3, [pc, #120]	@ (8011754 <xTaskPriorityInherit+0xe8>)
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	4013      	ands	r3, r2
 80116e0:	4a1c      	ldr	r2, [pc, #112]	@ (8011754 <xTaskPriorityInherit+0xe8>)
 80116e2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80116e4:	4b19      	ldr	r3, [pc, #100]	@ (801174c <xTaskPriorityInherit+0xe0>)
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116ea:	68bb      	ldr	r3, [r7, #8]
 80116ec:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80116ee:	68bb      	ldr	r3, [r7, #8]
 80116f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116f2:	2201      	movs	r2, #1
 80116f4:	409a      	lsls	r2, r3
 80116f6:	4b17      	ldr	r3, [pc, #92]	@ (8011754 <xTaskPriorityInherit+0xe8>)
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	4313      	orrs	r3, r2
 80116fc:	4a15      	ldr	r2, [pc, #84]	@ (8011754 <xTaskPriorityInherit+0xe8>)
 80116fe:	6013      	str	r3, [r2, #0]
 8011700:	68bb      	ldr	r3, [r7, #8]
 8011702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011704:	4613      	mov	r3, r2
 8011706:	009b      	lsls	r3, r3, #2
 8011708:	4413      	add	r3, r2
 801170a:	009b      	lsls	r3, r3, #2
 801170c:	4a10      	ldr	r2, [pc, #64]	@ (8011750 <xTaskPriorityInherit+0xe4>)
 801170e:	441a      	add	r2, r3
 8011710:	68bb      	ldr	r3, [r7, #8]
 8011712:	3304      	adds	r3, #4
 8011714:	4619      	mov	r1, r3
 8011716:	4610      	mov	r0, r2
 8011718:	f7fe f961 	bl	800f9de <vListInsertEnd>
 801171c:	e004      	b.n	8011728 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801171e:	4b0b      	ldr	r3, [pc, #44]	@ (801174c <xTaskPriorityInherit+0xe0>)
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011728:	2301      	movs	r3, #1
 801172a:	60fb      	str	r3, [r7, #12]
 801172c:	e008      	b.n	8011740 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011732:	4b06      	ldr	r3, [pc, #24]	@ (801174c <xTaskPriorityInherit+0xe0>)
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011738:	429a      	cmp	r2, r3
 801173a:	d201      	bcs.n	8011740 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801173c:	2301      	movs	r3, #1
 801173e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011740:	68fb      	ldr	r3, [r7, #12]
	}
 8011742:	4618      	mov	r0, r3
 8011744:	3710      	adds	r7, #16
 8011746:	46bd      	mov	sp, r7
 8011748:	bd80      	pop	{r7, pc}
 801174a:	bf00      	nop
 801174c:	20000918 	.word	0x20000918
 8011750:	2000091c 	.word	0x2000091c
 8011754:	20000a20 	.word	0x20000a20

08011758 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011758:	b580      	push	{r7, lr}
 801175a:	b086      	sub	sp, #24
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011764:	2300      	movs	r3, #0
 8011766:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d070      	beq.n	8011850 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801176e:	4b3b      	ldr	r3, [pc, #236]	@ (801185c <xTaskPriorityDisinherit+0x104>)
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	693a      	ldr	r2, [r7, #16]
 8011774:	429a      	cmp	r2, r3
 8011776:	d00b      	beq.n	8011790 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8011778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801177c:	f383 8811 	msr	BASEPRI, r3
 8011780:	f3bf 8f6f 	isb	sy
 8011784:	f3bf 8f4f 	dsb	sy
 8011788:	60fb      	str	r3, [r7, #12]
}
 801178a:	bf00      	nop
 801178c:	bf00      	nop
 801178e:	e7fd      	b.n	801178c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011794:	2b00      	cmp	r3, #0
 8011796:	d10b      	bne.n	80117b0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801179c:	f383 8811 	msr	BASEPRI, r3
 80117a0:	f3bf 8f6f 	isb	sy
 80117a4:	f3bf 8f4f 	dsb	sy
 80117a8:	60bb      	str	r3, [r7, #8]
}
 80117aa:	bf00      	nop
 80117ac:	bf00      	nop
 80117ae:	e7fd      	b.n	80117ac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80117b0:	693b      	ldr	r3, [r7, #16]
 80117b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80117b4:	1e5a      	subs	r2, r3, #1
 80117b6:	693b      	ldr	r3, [r7, #16]
 80117b8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80117ba:	693b      	ldr	r3, [r7, #16]
 80117bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117be:	693b      	ldr	r3, [r7, #16]
 80117c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80117c2:	429a      	cmp	r2, r3
 80117c4:	d044      	beq.n	8011850 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80117c6:	693b      	ldr	r3, [r7, #16]
 80117c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d140      	bne.n	8011850 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80117ce:	693b      	ldr	r3, [r7, #16]
 80117d0:	3304      	adds	r3, #4
 80117d2:	4618      	mov	r0, r3
 80117d4:	f7fe f960 	bl	800fa98 <uxListRemove>
 80117d8:	4603      	mov	r3, r0
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d115      	bne.n	801180a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80117de:	693b      	ldr	r3, [r7, #16]
 80117e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117e2:	491f      	ldr	r1, [pc, #124]	@ (8011860 <xTaskPriorityDisinherit+0x108>)
 80117e4:	4613      	mov	r3, r2
 80117e6:	009b      	lsls	r3, r3, #2
 80117e8:	4413      	add	r3, r2
 80117ea:	009b      	lsls	r3, r3, #2
 80117ec:	440b      	add	r3, r1
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d10a      	bne.n	801180a <xTaskPriorityDisinherit+0xb2>
 80117f4:	693b      	ldr	r3, [r7, #16]
 80117f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117f8:	2201      	movs	r2, #1
 80117fa:	fa02 f303 	lsl.w	r3, r2, r3
 80117fe:	43da      	mvns	r2, r3
 8011800:	4b18      	ldr	r3, [pc, #96]	@ (8011864 <xTaskPriorityDisinherit+0x10c>)
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	4013      	ands	r3, r2
 8011806:	4a17      	ldr	r2, [pc, #92]	@ (8011864 <xTaskPriorityDisinherit+0x10c>)
 8011808:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801180a:	693b      	ldr	r3, [r7, #16]
 801180c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801180e:	693b      	ldr	r3, [r7, #16]
 8011810:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011812:	693b      	ldr	r3, [r7, #16]
 8011814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011816:	f1c3 0207 	rsb	r2, r3, #7
 801181a:	693b      	ldr	r3, [r7, #16]
 801181c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801181e:	693b      	ldr	r3, [r7, #16]
 8011820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011822:	2201      	movs	r2, #1
 8011824:	409a      	lsls	r2, r3
 8011826:	4b0f      	ldr	r3, [pc, #60]	@ (8011864 <xTaskPriorityDisinherit+0x10c>)
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	4313      	orrs	r3, r2
 801182c:	4a0d      	ldr	r2, [pc, #52]	@ (8011864 <xTaskPriorityDisinherit+0x10c>)
 801182e:	6013      	str	r3, [r2, #0]
 8011830:	693b      	ldr	r3, [r7, #16]
 8011832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011834:	4613      	mov	r3, r2
 8011836:	009b      	lsls	r3, r3, #2
 8011838:	4413      	add	r3, r2
 801183a:	009b      	lsls	r3, r3, #2
 801183c:	4a08      	ldr	r2, [pc, #32]	@ (8011860 <xTaskPriorityDisinherit+0x108>)
 801183e:	441a      	add	r2, r3
 8011840:	693b      	ldr	r3, [r7, #16]
 8011842:	3304      	adds	r3, #4
 8011844:	4619      	mov	r1, r3
 8011846:	4610      	mov	r0, r2
 8011848:	f7fe f8c9 	bl	800f9de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801184c:	2301      	movs	r3, #1
 801184e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011850:	697b      	ldr	r3, [r7, #20]
	}
 8011852:	4618      	mov	r0, r3
 8011854:	3718      	adds	r7, #24
 8011856:	46bd      	mov	sp, r7
 8011858:	bd80      	pop	{r7, pc}
 801185a:	bf00      	nop
 801185c:	20000918 	.word	0x20000918
 8011860:	2000091c 	.word	0x2000091c
 8011864:	20000a20 	.word	0x20000a20

08011868 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011868:	b580      	push	{r7, lr}
 801186a:	b088      	sub	sp, #32
 801186c:	af00      	add	r7, sp, #0
 801186e:	6078      	str	r0, [r7, #4]
 8011870:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011876:	2301      	movs	r3, #1
 8011878:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d079      	beq.n	8011974 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011880:	69bb      	ldr	r3, [r7, #24]
 8011882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011884:	2b00      	cmp	r3, #0
 8011886:	d10b      	bne.n	80118a0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8011888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801188c:	f383 8811 	msr	BASEPRI, r3
 8011890:	f3bf 8f6f 	isb	sy
 8011894:	f3bf 8f4f 	dsb	sy
 8011898:	60fb      	str	r3, [r7, #12]
}
 801189a:	bf00      	nop
 801189c:	bf00      	nop
 801189e:	e7fd      	b.n	801189c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80118a0:	69bb      	ldr	r3, [r7, #24]
 80118a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118a4:	683a      	ldr	r2, [r7, #0]
 80118a6:	429a      	cmp	r2, r3
 80118a8:	d902      	bls.n	80118b0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	61fb      	str	r3, [r7, #28]
 80118ae:	e002      	b.n	80118b6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80118b0:	69bb      	ldr	r3, [r7, #24]
 80118b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118b4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80118b6:	69bb      	ldr	r3, [r7, #24]
 80118b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118ba:	69fa      	ldr	r2, [r7, #28]
 80118bc:	429a      	cmp	r2, r3
 80118be:	d059      	beq.n	8011974 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80118c0:	69bb      	ldr	r3, [r7, #24]
 80118c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80118c4:	697a      	ldr	r2, [r7, #20]
 80118c6:	429a      	cmp	r2, r3
 80118c8:	d154      	bne.n	8011974 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80118ca:	4b2c      	ldr	r3, [pc, #176]	@ (801197c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	69ba      	ldr	r2, [r7, #24]
 80118d0:	429a      	cmp	r2, r3
 80118d2:	d10b      	bne.n	80118ec <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80118d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118d8:	f383 8811 	msr	BASEPRI, r3
 80118dc:	f3bf 8f6f 	isb	sy
 80118e0:	f3bf 8f4f 	dsb	sy
 80118e4:	60bb      	str	r3, [r7, #8]
}
 80118e6:	bf00      	nop
 80118e8:	bf00      	nop
 80118ea:	e7fd      	b.n	80118e8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80118ec:	69bb      	ldr	r3, [r7, #24]
 80118ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80118f2:	69bb      	ldr	r3, [r7, #24]
 80118f4:	69fa      	ldr	r2, [r7, #28]
 80118f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80118f8:	69bb      	ldr	r3, [r7, #24]
 80118fa:	699b      	ldr	r3, [r3, #24]
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	db04      	blt.n	801190a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011900:	69fb      	ldr	r3, [r7, #28]
 8011902:	f1c3 0207 	rsb	r2, r3, #7
 8011906:	69bb      	ldr	r3, [r7, #24]
 8011908:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801190a:	69bb      	ldr	r3, [r7, #24]
 801190c:	6959      	ldr	r1, [r3, #20]
 801190e:	693a      	ldr	r2, [r7, #16]
 8011910:	4613      	mov	r3, r2
 8011912:	009b      	lsls	r3, r3, #2
 8011914:	4413      	add	r3, r2
 8011916:	009b      	lsls	r3, r3, #2
 8011918:	4a19      	ldr	r2, [pc, #100]	@ (8011980 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801191a:	4413      	add	r3, r2
 801191c:	4299      	cmp	r1, r3
 801191e:	d129      	bne.n	8011974 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011920:	69bb      	ldr	r3, [r7, #24]
 8011922:	3304      	adds	r3, #4
 8011924:	4618      	mov	r0, r3
 8011926:	f7fe f8b7 	bl	800fa98 <uxListRemove>
 801192a:	4603      	mov	r3, r0
 801192c:	2b00      	cmp	r3, #0
 801192e:	d10a      	bne.n	8011946 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8011930:	69bb      	ldr	r3, [r7, #24]
 8011932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011934:	2201      	movs	r2, #1
 8011936:	fa02 f303 	lsl.w	r3, r2, r3
 801193a:	43da      	mvns	r2, r3
 801193c:	4b11      	ldr	r3, [pc, #68]	@ (8011984 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	4013      	ands	r3, r2
 8011942:	4a10      	ldr	r2, [pc, #64]	@ (8011984 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011944:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011946:	69bb      	ldr	r3, [r7, #24]
 8011948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801194a:	2201      	movs	r2, #1
 801194c:	409a      	lsls	r2, r3
 801194e:	4b0d      	ldr	r3, [pc, #52]	@ (8011984 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	4313      	orrs	r3, r2
 8011954:	4a0b      	ldr	r2, [pc, #44]	@ (8011984 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011956:	6013      	str	r3, [r2, #0]
 8011958:	69bb      	ldr	r3, [r7, #24]
 801195a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801195c:	4613      	mov	r3, r2
 801195e:	009b      	lsls	r3, r3, #2
 8011960:	4413      	add	r3, r2
 8011962:	009b      	lsls	r3, r3, #2
 8011964:	4a06      	ldr	r2, [pc, #24]	@ (8011980 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011966:	441a      	add	r2, r3
 8011968:	69bb      	ldr	r3, [r7, #24]
 801196a:	3304      	adds	r3, #4
 801196c:	4619      	mov	r1, r3
 801196e:	4610      	mov	r0, r2
 8011970:	f7fe f835 	bl	800f9de <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011974:	bf00      	nop
 8011976:	3720      	adds	r7, #32
 8011978:	46bd      	mov	sp, r7
 801197a:	bd80      	pop	{r7, pc}
 801197c:	20000918 	.word	0x20000918
 8011980:	2000091c 	.word	0x2000091c
 8011984:	20000a20 	.word	0x20000a20

08011988 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011988:	b480      	push	{r7}
 801198a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801198c:	4b07      	ldr	r3, [pc, #28]	@ (80119ac <pvTaskIncrementMutexHeldCount+0x24>)
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d004      	beq.n	801199e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011994:	4b05      	ldr	r3, [pc, #20]	@ (80119ac <pvTaskIncrementMutexHeldCount+0x24>)
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801199a:	3201      	adds	r2, #1
 801199c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801199e:	4b03      	ldr	r3, [pc, #12]	@ (80119ac <pvTaskIncrementMutexHeldCount+0x24>)
 80119a0:	681b      	ldr	r3, [r3, #0]
	}
 80119a2:	4618      	mov	r0, r3
 80119a4:	46bd      	mov	sp, r7
 80119a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119aa:	4770      	bx	lr
 80119ac:	20000918 	.word	0x20000918

080119b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b084      	sub	sp, #16
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
 80119b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80119ba:	4b29      	ldr	r3, [pc, #164]	@ (8011a60 <prvAddCurrentTaskToDelayedList+0xb0>)
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80119c0:	4b28      	ldr	r3, [pc, #160]	@ (8011a64 <prvAddCurrentTaskToDelayedList+0xb4>)
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	3304      	adds	r3, #4
 80119c6:	4618      	mov	r0, r3
 80119c8:	f7fe f866 	bl	800fa98 <uxListRemove>
 80119cc:	4603      	mov	r3, r0
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d10b      	bne.n	80119ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80119d2:	4b24      	ldr	r3, [pc, #144]	@ (8011a64 <prvAddCurrentTaskToDelayedList+0xb4>)
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119d8:	2201      	movs	r2, #1
 80119da:	fa02 f303 	lsl.w	r3, r2, r3
 80119de:	43da      	mvns	r2, r3
 80119e0:	4b21      	ldr	r3, [pc, #132]	@ (8011a68 <prvAddCurrentTaskToDelayedList+0xb8>)
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	4013      	ands	r3, r2
 80119e6:	4a20      	ldr	r2, [pc, #128]	@ (8011a68 <prvAddCurrentTaskToDelayedList+0xb8>)
 80119e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119f0:	d10a      	bne.n	8011a08 <prvAddCurrentTaskToDelayedList+0x58>
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d007      	beq.n	8011a08 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80119f8:	4b1a      	ldr	r3, [pc, #104]	@ (8011a64 <prvAddCurrentTaskToDelayedList+0xb4>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	3304      	adds	r3, #4
 80119fe:	4619      	mov	r1, r3
 8011a00:	481a      	ldr	r0, [pc, #104]	@ (8011a6c <prvAddCurrentTaskToDelayedList+0xbc>)
 8011a02:	f7fd ffec 	bl	800f9de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011a06:	e026      	b.n	8011a56 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011a08:	68fa      	ldr	r2, [r7, #12]
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	4413      	add	r3, r2
 8011a0e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011a10:	4b14      	ldr	r3, [pc, #80]	@ (8011a64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	68ba      	ldr	r2, [r7, #8]
 8011a16:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011a18:	68ba      	ldr	r2, [r7, #8]
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	429a      	cmp	r2, r3
 8011a1e:	d209      	bcs.n	8011a34 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a20:	4b13      	ldr	r3, [pc, #76]	@ (8011a70 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	4b0f      	ldr	r3, [pc, #60]	@ (8011a64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	3304      	adds	r3, #4
 8011a2a:	4619      	mov	r1, r3
 8011a2c:	4610      	mov	r0, r2
 8011a2e:	f7fd fffa 	bl	800fa26 <vListInsert>
}
 8011a32:	e010      	b.n	8011a56 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a34:	4b0f      	ldr	r3, [pc, #60]	@ (8011a74 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011a36:	681a      	ldr	r2, [r3, #0]
 8011a38:	4b0a      	ldr	r3, [pc, #40]	@ (8011a64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	3304      	adds	r3, #4
 8011a3e:	4619      	mov	r1, r3
 8011a40:	4610      	mov	r0, r2
 8011a42:	f7fd fff0 	bl	800fa26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011a46:	4b0c      	ldr	r3, [pc, #48]	@ (8011a78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	68ba      	ldr	r2, [r7, #8]
 8011a4c:	429a      	cmp	r2, r3
 8011a4e:	d202      	bcs.n	8011a56 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011a50:	4a09      	ldr	r2, [pc, #36]	@ (8011a78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011a52:	68bb      	ldr	r3, [r7, #8]
 8011a54:	6013      	str	r3, [r2, #0]
}
 8011a56:	bf00      	nop
 8011a58:	3710      	adds	r7, #16
 8011a5a:	46bd      	mov	sp, r7
 8011a5c:	bd80      	pop	{r7, pc}
 8011a5e:	bf00      	nop
 8011a60:	20000a1c 	.word	0x20000a1c
 8011a64:	20000918 	.word	0x20000918
 8011a68:	20000a20 	.word	0x20000a20
 8011a6c:	20000a04 	.word	0x20000a04
 8011a70:	200009d4 	.word	0x200009d4
 8011a74:	200009d0 	.word	0x200009d0
 8011a78:	20000a38 	.word	0x20000a38

08011a7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011a7c:	b480      	push	{r7}
 8011a7e:	b085      	sub	sp, #20
 8011a80:	af00      	add	r7, sp, #0
 8011a82:	60f8      	str	r0, [r7, #12]
 8011a84:	60b9      	str	r1, [r7, #8]
 8011a86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	3b04      	subs	r3, #4
 8011a8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011a94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	3b04      	subs	r3, #4
 8011a9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011a9c:	68bb      	ldr	r3, [r7, #8]
 8011a9e:	f023 0201 	bic.w	r2, r3, #1
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	3b04      	subs	r3, #4
 8011aaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011aac:	4a0c      	ldr	r2, [pc, #48]	@ (8011ae0 <pxPortInitialiseStack+0x64>)
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	3b14      	subs	r3, #20
 8011ab6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011ab8:	687a      	ldr	r2, [r7, #4]
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	3b04      	subs	r3, #4
 8011ac2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	f06f 0202 	mvn.w	r2, #2
 8011aca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	3b20      	subs	r3, #32
 8011ad0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
}
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	3714      	adds	r7, #20
 8011ad8:	46bd      	mov	sp, r7
 8011ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ade:	4770      	bx	lr
 8011ae0:	08011ae5 	.word	0x08011ae5

08011ae4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011ae4:	b480      	push	{r7}
 8011ae6:	b085      	sub	sp, #20
 8011ae8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011aea:	2300      	movs	r3, #0
 8011aec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011aee:	4b13      	ldr	r3, [pc, #76]	@ (8011b3c <prvTaskExitError+0x58>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011af6:	d00b      	beq.n	8011b10 <prvTaskExitError+0x2c>
	__asm volatile
 8011af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011afc:	f383 8811 	msr	BASEPRI, r3
 8011b00:	f3bf 8f6f 	isb	sy
 8011b04:	f3bf 8f4f 	dsb	sy
 8011b08:	60fb      	str	r3, [r7, #12]
}
 8011b0a:	bf00      	nop
 8011b0c:	bf00      	nop
 8011b0e:	e7fd      	b.n	8011b0c <prvTaskExitError+0x28>
	__asm volatile
 8011b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b14:	f383 8811 	msr	BASEPRI, r3
 8011b18:	f3bf 8f6f 	isb	sy
 8011b1c:	f3bf 8f4f 	dsb	sy
 8011b20:	60bb      	str	r3, [r7, #8]
}
 8011b22:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011b24:	bf00      	nop
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d0fc      	beq.n	8011b26 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011b2c:	bf00      	nop
 8011b2e:	bf00      	nop
 8011b30:	3714      	adds	r7, #20
 8011b32:	46bd      	mov	sp, r7
 8011b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b38:	4770      	bx	lr
 8011b3a:	bf00      	nop
 8011b3c:	20000058 	.word	0x20000058

08011b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011b40:	4b07      	ldr	r3, [pc, #28]	@ (8011b60 <pxCurrentTCBConst2>)
 8011b42:	6819      	ldr	r1, [r3, #0]
 8011b44:	6808      	ldr	r0, [r1, #0]
 8011b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b4a:	f380 8809 	msr	PSP, r0
 8011b4e:	f3bf 8f6f 	isb	sy
 8011b52:	f04f 0000 	mov.w	r0, #0
 8011b56:	f380 8811 	msr	BASEPRI, r0
 8011b5a:	4770      	bx	lr
 8011b5c:	f3af 8000 	nop.w

08011b60 <pxCurrentTCBConst2>:
 8011b60:	20000918 	.word	0x20000918
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011b64:	bf00      	nop
 8011b66:	bf00      	nop

08011b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011b68:	4808      	ldr	r0, [pc, #32]	@ (8011b8c <prvPortStartFirstTask+0x24>)
 8011b6a:	6800      	ldr	r0, [r0, #0]
 8011b6c:	6800      	ldr	r0, [r0, #0]
 8011b6e:	f380 8808 	msr	MSP, r0
 8011b72:	f04f 0000 	mov.w	r0, #0
 8011b76:	f380 8814 	msr	CONTROL, r0
 8011b7a:	b662      	cpsie	i
 8011b7c:	b661      	cpsie	f
 8011b7e:	f3bf 8f4f 	dsb	sy
 8011b82:	f3bf 8f6f 	isb	sy
 8011b86:	df00      	svc	0
 8011b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011b8a:	bf00      	nop
 8011b8c:	e000ed08 	.word	0xe000ed08

08011b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b086      	sub	sp, #24
 8011b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011b96:	4b47      	ldr	r3, [pc, #284]	@ (8011cb4 <xPortStartScheduler+0x124>)
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	4a47      	ldr	r2, [pc, #284]	@ (8011cb8 <xPortStartScheduler+0x128>)
 8011b9c:	4293      	cmp	r3, r2
 8011b9e:	d10b      	bne.n	8011bb8 <xPortStartScheduler+0x28>
	__asm volatile
 8011ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ba4:	f383 8811 	msr	BASEPRI, r3
 8011ba8:	f3bf 8f6f 	isb	sy
 8011bac:	f3bf 8f4f 	dsb	sy
 8011bb0:	60fb      	str	r3, [r7, #12]
}
 8011bb2:	bf00      	nop
 8011bb4:	bf00      	nop
 8011bb6:	e7fd      	b.n	8011bb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8011cb4 <xPortStartScheduler+0x124>)
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8011cbc <xPortStartScheduler+0x12c>)
 8011bbe:	4293      	cmp	r3, r2
 8011bc0:	d10b      	bne.n	8011bda <xPortStartScheduler+0x4a>
	__asm volatile
 8011bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bc6:	f383 8811 	msr	BASEPRI, r3
 8011bca:	f3bf 8f6f 	isb	sy
 8011bce:	f3bf 8f4f 	dsb	sy
 8011bd2:	613b      	str	r3, [r7, #16]
}
 8011bd4:	bf00      	nop
 8011bd6:	bf00      	nop
 8011bd8:	e7fd      	b.n	8011bd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011bda:	4b39      	ldr	r3, [pc, #228]	@ (8011cc0 <xPortStartScheduler+0x130>)
 8011bdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011bde:	697b      	ldr	r3, [r7, #20]
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	b2db      	uxtb	r3, r3
 8011be4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011be6:	697b      	ldr	r3, [r7, #20]
 8011be8:	22ff      	movs	r2, #255	@ 0xff
 8011bea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011bec:	697b      	ldr	r3, [r7, #20]
 8011bee:	781b      	ldrb	r3, [r3, #0]
 8011bf0:	b2db      	uxtb	r3, r3
 8011bf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011bf4:	78fb      	ldrb	r3, [r7, #3]
 8011bf6:	b2db      	uxtb	r3, r3
 8011bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011bfc:	b2da      	uxtb	r2, r3
 8011bfe:	4b31      	ldr	r3, [pc, #196]	@ (8011cc4 <xPortStartScheduler+0x134>)
 8011c00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011c02:	4b31      	ldr	r3, [pc, #196]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c04:	2207      	movs	r2, #7
 8011c06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c08:	e009      	b.n	8011c1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	3b01      	subs	r3, #1
 8011c10:	4a2d      	ldr	r2, [pc, #180]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011c14:	78fb      	ldrb	r3, [r7, #3]
 8011c16:	b2db      	uxtb	r3, r3
 8011c18:	005b      	lsls	r3, r3, #1
 8011c1a:	b2db      	uxtb	r3, r3
 8011c1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c1e:	78fb      	ldrb	r3, [r7, #3]
 8011c20:	b2db      	uxtb	r3, r3
 8011c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011c26:	2b80      	cmp	r3, #128	@ 0x80
 8011c28:	d0ef      	beq.n	8011c0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011c2a:	4b27      	ldr	r3, [pc, #156]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	f1c3 0307 	rsb	r3, r3, #7
 8011c32:	2b04      	cmp	r3, #4
 8011c34:	d00b      	beq.n	8011c4e <xPortStartScheduler+0xbe>
	__asm volatile
 8011c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c3a:	f383 8811 	msr	BASEPRI, r3
 8011c3e:	f3bf 8f6f 	isb	sy
 8011c42:	f3bf 8f4f 	dsb	sy
 8011c46:	60bb      	str	r3, [r7, #8]
}
 8011c48:	bf00      	nop
 8011c4a:	bf00      	nop
 8011c4c:	e7fd      	b.n	8011c4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	021b      	lsls	r3, r3, #8
 8011c54:	4a1c      	ldr	r2, [pc, #112]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011c58:	4b1b      	ldr	r3, [pc, #108]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011c60:	4a19      	ldr	r2, [pc, #100]	@ (8011cc8 <xPortStartScheduler+0x138>)
 8011c62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	b2da      	uxtb	r2, r3
 8011c68:	697b      	ldr	r3, [r7, #20]
 8011c6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011c6c:	4b17      	ldr	r3, [pc, #92]	@ (8011ccc <xPortStartScheduler+0x13c>)
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	4a16      	ldr	r2, [pc, #88]	@ (8011ccc <xPortStartScheduler+0x13c>)
 8011c72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011c76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011c78:	4b14      	ldr	r3, [pc, #80]	@ (8011ccc <xPortStartScheduler+0x13c>)
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	4a13      	ldr	r2, [pc, #76]	@ (8011ccc <xPortStartScheduler+0x13c>)
 8011c7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011c82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011c84:	f000 f8da 	bl	8011e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011c88:	4b11      	ldr	r3, [pc, #68]	@ (8011cd0 <xPortStartScheduler+0x140>)
 8011c8a:	2200      	movs	r2, #0
 8011c8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011c8e:	f000 f8f9 	bl	8011e84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011c92:	4b10      	ldr	r3, [pc, #64]	@ (8011cd4 <xPortStartScheduler+0x144>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	4a0f      	ldr	r2, [pc, #60]	@ (8011cd4 <xPortStartScheduler+0x144>)
 8011c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011c9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011c9e:	f7ff ff63 	bl	8011b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011ca2:	f7ff fa83 	bl	80111ac <vTaskSwitchContext>
	prvTaskExitError();
 8011ca6:	f7ff ff1d 	bl	8011ae4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011caa:	2300      	movs	r3, #0
}
 8011cac:	4618      	mov	r0, r3
 8011cae:	3718      	adds	r7, #24
 8011cb0:	46bd      	mov	sp, r7
 8011cb2:	bd80      	pop	{r7, pc}
 8011cb4:	e000ed00 	.word	0xe000ed00
 8011cb8:	410fc271 	.word	0x410fc271
 8011cbc:	410fc270 	.word	0x410fc270
 8011cc0:	e000e400 	.word	0xe000e400
 8011cc4:	20000a44 	.word	0x20000a44
 8011cc8:	20000a48 	.word	0x20000a48
 8011ccc:	e000ed20 	.word	0xe000ed20
 8011cd0:	20000058 	.word	0x20000058
 8011cd4:	e000ef34 	.word	0xe000ef34

08011cd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011cd8:	b480      	push	{r7}
 8011cda:	b083      	sub	sp, #12
 8011cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8011cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ce2:	f383 8811 	msr	BASEPRI, r3
 8011ce6:	f3bf 8f6f 	isb	sy
 8011cea:	f3bf 8f4f 	dsb	sy
 8011cee:	607b      	str	r3, [r7, #4]
}
 8011cf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011cf2:	4b10      	ldr	r3, [pc, #64]	@ (8011d34 <vPortEnterCritical+0x5c>)
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	3301      	adds	r3, #1
 8011cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8011d34 <vPortEnterCritical+0x5c>)
 8011cfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8011d34 <vPortEnterCritical+0x5c>)
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	2b01      	cmp	r3, #1
 8011d02:	d110      	bne.n	8011d26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011d04:	4b0c      	ldr	r3, [pc, #48]	@ (8011d38 <vPortEnterCritical+0x60>)
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	b2db      	uxtb	r3, r3
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d00b      	beq.n	8011d26 <vPortEnterCritical+0x4e>
	__asm volatile
 8011d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d12:	f383 8811 	msr	BASEPRI, r3
 8011d16:	f3bf 8f6f 	isb	sy
 8011d1a:	f3bf 8f4f 	dsb	sy
 8011d1e:	603b      	str	r3, [r7, #0]
}
 8011d20:	bf00      	nop
 8011d22:	bf00      	nop
 8011d24:	e7fd      	b.n	8011d22 <vPortEnterCritical+0x4a>
	}
}
 8011d26:	bf00      	nop
 8011d28:	370c      	adds	r7, #12
 8011d2a:	46bd      	mov	sp, r7
 8011d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d30:	4770      	bx	lr
 8011d32:	bf00      	nop
 8011d34:	20000058 	.word	0x20000058
 8011d38:	e000ed04 	.word	0xe000ed04

08011d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011d3c:	b480      	push	{r7}
 8011d3e:	b083      	sub	sp, #12
 8011d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011d42:	4b12      	ldr	r3, [pc, #72]	@ (8011d8c <vPortExitCritical+0x50>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d10b      	bne.n	8011d62 <vPortExitCritical+0x26>
	__asm volatile
 8011d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d4e:	f383 8811 	msr	BASEPRI, r3
 8011d52:	f3bf 8f6f 	isb	sy
 8011d56:	f3bf 8f4f 	dsb	sy
 8011d5a:	607b      	str	r3, [r7, #4]
}
 8011d5c:	bf00      	nop
 8011d5e:	bf00      	nop
 8011d60:	e7fd      	b.n	8011d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011d62:	4b0a      	ldr	r3, [pc, #40]	@ (8011d8c <vPortExitCritical+0x50>)
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	3b01      	subs	r3, #1
 8011d68:	4a08      	ldr	r2, [pc, #32]	@ (8011d8c <vPortExitCritical+0x50>)
 8011d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011d6c:	4b07      	ldr	r3, [pc, #28]	@ (8011d8c <vPortExitCritical+0x50>)
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d105      	bne.n	8011d80 <vPortExitCritical+0x44>
 8011d74:	2300      	movs	r3, #0
 8011d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011d78:	683b      	ldr	r3, [r7, #0]
 8011d7a:	f383 8811 	msr	BASEPRI, r3
}
 8011d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011d80:	bf00      	nop
 8011d82:	370c      	adds	r7, #12
 8011d84:	46bd      	mov	sp, r7
 8011d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d8a:	4770      	bx	lr
 8011d8c:	20000058 	.word	0x20000058

08011d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011d90:	f3ef 8009 	mrs	r0, PSP
 8011d94:	f3bf 8f6f 	isb	sy
 8011d98:	4b15      	ldr	r3, [pc, #84]	@ (8011df0 <pxCurrentTCBConst>)
 8011d9a:	681a      	ldr	r2, [r3, #0]
 8011d9c:	f01e 0f10 	tst.w	lr, #16
 8011da0:	bf08      	it	eq
 8011da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011daa:	6010      	str	r0, [r2, #0]
 8011dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011db4:	f380 8811 	msr	BASEPRI, r0
 8011db8:	f3bf 8f4f 	dsb	sy
 8011dbc:	f3bf 8f6f 	isb	sy
 8011dc0:	f7ff f9f4 	bl	80111ac <vTaskSwitchContext>
 8011dc4:	f04f 0000 	mov.w	r0, #0
 8011dc8:	f380 8811 	msr	BASEPRI, r0
 8011dcc:	bc09      	pop	{r0, r3}
 8011dce:	6819      	ldr	r1, [r3, #0]
 8011dd0:	6808      	ldr	r0, [r1, #0]
 8011dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dd6:	f01e 0f10 	tst.w	lr, #16
 8011dda:	bf08      	it	eq
 8011ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011de0:	f380 8809 	msr	PSP, r0
 8011de4:	f3bf 8f6f 	isb	sy
 8011de8:	4770      	bx	lr
 8011dea:	bf00      	nop
 8011dec:	f3af 8000 	nop.w

08011df0 <pxCurrentTCBConst>:
 8011df0:	20000918 	.word	0x20000918
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011df4:	bf00      	nop
 8011df6:	bf00      	nop

08011df8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b082      	sub	sp, #8
 8011dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8011dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e02:	f383 8811 	msr	BASEPRI, r3
 8011e06:	f3bf 8f6f 	isb	sy
 8011e0a:	f3bf 8f4f 	dsb	sy
 8011e0e:	607b      	str	r3, [r7, #4]
}
 8011e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011e12:	f7ff f911 	bl	8011038 <xTaskIncrementTick>
 8011e16:	4603      	mov	r3, r0
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d003      	beq.n	8011e24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011e1c:	4b06      	ldr	r3, [pc, #24]	@ (8011e38 <SysTick_Handler+0x40>)
 8011e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e22:	601a      	str	r2, [r3, #0]
 8011e24:	2300      	movs	r3, #0
 8011e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011e28:	683b      	ldr	r3, [r7, #0]
 8011e2a:	f383 8811 	msr	BASEPRI, r3
}
 8011e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011e30:	bf00      	nop
 8011e32:	3708      	adds	r7, #8
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bd80      	pop	{r7, pc}
 8011e38:	e000ed04 	.word	0xe000ed04

08011e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011e3c:	b480      	push	{r7}
 8011e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011e40:	4b0b      	ldr	r3, [pc, #44]	@ (8011e70 <vPortSetupTimerInterrupt+0x34>)
 8011e42:	2200      	movs	r2, #0
 8011e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011e46:	4b0b      	ldr	r3, [pc, #44]	@ (8011e74 <vPortSetupTimerInterrupt+0x38>)
 8011e48:	2200      	movs	r2, #0
 8011e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8011e78 <vPortSetupTimerInterrupt+0x3c>)
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	4a0a      	ldr	r2, [pc, #40]	@ (8011e7c <vPortSetupTimerInterrupt+0x40>)
 8011e52:	fba2 2303 	umull	r2, r3, r2, r3
 8011e56:	099b      	lsrs	r3, r3, #6
 8011e58:	4a09      	ldr	r2, [pc, #36]	@ (8011e80 <vPortSetupTimerInterrupt+0x44>)
 8011e5a:	3b01      	subs	r3, #1
 8011e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011e5e:	4b04      	ldr	r3, [pc, #16]	@ (8011e70 <vPortSetupTimerInterrupt+0x34>)
 8011e60:	2207      	movs	r2, #7
 8011e62:	601a      	str	r2, [r3, #0]
}
 8011e64:	bf00      	nop
 8011e66:	46bd      	mov	sp, r7
 8011e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e6c:	4770      	bx	lr
 8011e6e:	bf00      	nop
 8011e70:	e000e010 	.word	0xe000e010
 8011e74:	e000e018 	.word	0xe000e018
 8011e78:	20000028 	.word	0x20000028
 8011e7c:	10624dd3 	.word	0x10624dd3
 8011e80:	e000e014 	.word	0xe000e014

08011e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011e94 <vPortEnableVFP+0x10>
 8011e88:	6801      	ldr	r1, [r0, #0]
 8011e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011e8e:	6001      	str	r1, [r0, #0]
 8011e90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011e92:	bf00      	nop
 8011e94:	e000ed88 	.word	0xe000ed88

08011e98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011e98:	b480      	push	{r7}
 8011e9a:	b085      	sub	sp, #20
 8011e9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011e9e:	f3ef 8305 	mrs	r3, IPSR
 8011ea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	2b0f      	cmp	r3, #15
 8011ea8:	d915      	bls.n	8011ed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011eaa:	4a18      	ldr	r2, [pc, #96]	@ (8011f0c <vPortValidateInterruptPriority+0x74>)
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	4413      	add	r3, r2
 8011eb0:	781b      	ldrb	r3, [r3, #0]
 8011eb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011eb4:	4b16      	ldr	r3, [pc, #88]	@ (8011f10 <vPortValidateInterruptPriority+0x78>)
 8011eb6:	781b      	ldrb	r3, [r3, #0]
 8011eb8:	7afa      	ldrb	r2, [r7, #11]
 8011eba:	429a      	cmp	r2, r3
 8011ebc:	d20b      	bcs.n	8011ed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ec2:	f383 8811 	msr	BASEPRI, r3
 8011ec6:	f3bf 8f6f 	isb	sy
 8011eca:	f3bf 8f4f 	dsb	sy
 8011ece:	607b      	str	r3, [r7, #4]
}
 8011ed0:	bf00      	nop
 8011ed2:	bf00      	nop
 8011ed4:	e7fd      	b.n	8011ed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8011f14 <vPortValidateInterruptPriority+0x7c>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011ede:	4b0e      	ldr	r3, [pc, #56]	@ (8011f18 <vPortValidateInterruptPriority+0x80>)
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	d90b      	bls.n	8011efe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eea:	f383 8811 	msr	BASEPRI, r3
 8011eee:	f3bf 8f6f 	isb	sy
 8011ef2:	f3bf 8f4f 	dsb	sy
 8011ef6:	603b      	str	r3, [r7, #0]
}
 8011ef8:	bf00      	nop
 8011efa:	bf00      	nop
 8011efc:	e7fd      	b.n	8011efa <vPortValidateInterruptPriority+0x62>
	}
 8011efe:	bf00      	nop
 8011f00:	3714      	adds	r7, #20
 8011f02:	46bd      	mov	sp, r7
 8011f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f08:	4770      	bx	lr
 8011f0a:	bf00      	nop
 8011f0c:	e000e3f0 	.word	0xe000e3f0
 8011f10:	20000a44 	.word	0x20000a44
 8011f14:	e000ed0c 	.word	0xe000ed0c
 8011f18:	20000a48 	.word	0x20000a48

08011f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	b08a      	sub	sp, #40	@ 0x28
 8011f20:	af00      	add	r7, sp, #0
 8011f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011f24:	2300      	movs	r3, #0
 8011f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011f28:	f7fe ffb8 	bl	8010e9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011f2c:	4b5c      	ldr	r3, [pc, #368]	@ (80120a0 <pvPortMalloc+0x184>)
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d101      	bne.n	8011f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011f34:	f000 f924 	bl	8012180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011f38:	4b5a      	ldr	r3, [pc, #360]	@ (80120a4 <pvPortMalloc+0x188>)
 8011f3a:	681a      	ldr	r2, [r3, #0]
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	4013      	ands	r3, r2
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	f040 8095 	bne.w	8012070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d01e      	beq.n	8011f8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011f4c:	2208      	movs	r2, #8
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	4413      	add	r3, r2
 8011f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	f003 0307 	and.w	r3, r3, #7
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d015      	beq.n	8011f8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	f023 0307 	bic.w	r3, r3, #7
 8011f64:	3308      	adds	r3, #8
 8011f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	f003 0307 	and.w	r3, r3, #7
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d00b      	beq.n	8011f8a <pvPortMalloc+0x6e>
	__asm volatile
 8011f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f76:	f383 8811 	msr	BASEPRI, r3
 8011f7a:	f3bf 8f6f 	isb	sy
 8011f7e:	f3bf 8f4f 	dsb	sy
 8011f82:	617b      	str	r3, [r7, #20]
}
 8011f84:	bf00      	nop
 8011f86:	bf00      	nop
 8011f88:	e7fd      	b.n	8011f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d06f      	beq.n	8012070 <pvPortMalloc+0x154>
 8011f90:	4b45      	ldr	r3, [pc, #276]	@ (80120a8 <pvPortMalloc+0x18c>)
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	687a      	ldr	r2, [r7, #4]
 8011f96:	429a      	cmp	r2, r3
 8011f98:	d86a      	bhi.n	8012070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011f9a:	4b44      	ldr	r3, [pc, #272]	@ (80120ac <pvPortMalloc+0x190>)
 8011f9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011f9e:	4b43      	ldr	r3, [pc, #268]	@ (80120ac <pvPortMalloc+0x190>)
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011fa4:	e004      	b.n	8011fb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fb2:	685b      	ldr	r3, [r3, #4]
 8011fb4:	687a      	ldr	r2, [r7, #4]
 8011fb6:	429a      	cmp	r2, r3
 8011fb8:	d903      	bls.n	8011fc2 <pvPortMalloc+0xa6>
 8011fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d1f1      	bne.n	8011fa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011fc2:	4b37      	ldr	r3, [pc, #220]	@ (80120a0 <pvPortMalloc+0x184>)
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fc8:	429a      	cmp	r2, r3
 8011fca:	d051      	beq.n	8012070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011fcc:	6a3b      	ldr	r3, [r7, #32]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	2208      	movs	r2, #8
 8011fd2:	4413      	add	r3, r2
 8011fd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fd8:	681a      	ldr	r2, [r3, #0]
 8011fda:	6a3b      	ldr	r3, [r7, #32]
 8011fdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe0:	685a      	ldr	r2, [r3, #4]
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	1ad2      	subs	r2, r2, r3
 8011fe6:	2308      	movs	r3, #8
 8011fe8:	005b      	lsls	r3, r3, #1
 8011fea:	429a      	cmp	r2, r3
 8011fec:	d920      	bls.n	8012030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	4413      	add	r3, r2
 8011ff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011ff6:	69bb      	ldr	r3, [r7, #24]
 8011ff8:	f003 0307 	and.w	r3, r3, #7
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d00b      	beq.n	8012018 <pvPortMalloc+0xfc>
	__asm volatile
 8012000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012004:	f383 8811 	msr	BASEPRI, r3
 8012008:	f3bf 8f6f 	isb	sy
 801200c:	f3bf 8f4f 	dsb	sy
 8012010:	613b      	str	r3, [r7, #16]
}
 8012012:	bf00      	nop
 8012014:	bf00      	nop
 8012016:	e7fd      	b.n	8012014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801201a:	685a      	ldr	r2, [r3, #4]
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	1ad2      	subs	r2, r2, r3
 8012020:	69bb      	ldr	r3, [r7, #24]
 8012022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012026:	687a      	ldr	r2, [r7, #4]
 8012028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801202a:	69b8      	ldr	r0, [r7, #24]
 801202c:	f000 f90a 	bl	8012244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012030:	4b1d      	ldr	r3, [pc, #116]	@ (80120a8 <pvPortMalloc+0x18c>)
 8012032:	681a      	ldr	r2, [r3, #0]
 8012034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012036:	685b      	ldr	r3, [r3, #4]
 8012038:	1ad3      	subs	r3, r2, r3
 801203a:	4a1b      	ldr	r2, [pc, #108]	@ (80120a8 <pvPortMalloc+0x18c>)
 801203c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801203e:	4b1a      	ldr	r3, [pc, #104]	@ (80120a8 <pvPortMalloc+0x18c>)
 8012040:	681a      	ldr	r2, [r3, #0]
 8012042:	4b1b      	ldr	r3, [pc, #108]	@ (80120b0 <pvPortMalloc+0x194>)
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	429a      	cmp	r2, r3
 8012048:	d203      	bcs.n	8012052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801204a:	4b17      	ldr	r3, [pc, #92]	@ (80120a8 <pvPortMalloc+0x18c>)
 801204c:	681b      	ldr	r3, [r3, #0]
 801204e:	4a18      	ldr	r2, [pc, #96]	@ (80120b0 <pvPortMalloc+0x194>)
 8012050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012054:	685a      	ldr	r2, [r3, #4]
 8012056:	4b13      	ldr	r3, [pc, #76]	@ (80120a4 <pvPortMalloc+0x188>)
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	431a      	orrs	r2, r3
 801205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801205e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012062:	2200      	movs	r2, #0
 8012064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8012066:	4b13      	ldr	r3, [pc, #76]	@ (80120b4 <pvPortMalloc+0x198>)
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	3301      	adds	r3, #1
 801206c:	4a11      	ldr	r2, [pc, #68]	@ (80120b4 <pvPortMalloc+0x198>)
 801206e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012070:	f7fe ff22 	bl	8010eb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012074:	69fb      	ldr	r3, [r7, #28]
 8012076:	f003 0307 	and.w	r3, r3, #7
 801207a:	2b00      	cmp	r3, #0
 801207c:	d00b      	beq.n	8012096 <pvPortMalloc+0x17a>
	__asm volatile
 801207e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012082:	f383 8811 	msr	BASEPRI, r3
 8012086:	f3bf 8f6f 	isb	sy
 801208a:	f3bf 8f4f 	dsb	sy
 801208e:	60fb      	str	r3, [r7, #12]
}
 8012090:	bf00      	nop
 8012092:	bf00      	nop
 8012094:	e7fd      	b.n	8012092 <pvPortMalloc+0x176>
	return pvReturn;
 8012096:	69fb      	ldr	r3, [r7, #28]
}
 8012098:	4618      	mov	r0, r3
 801209a:	3728      	adds	r7, #40	@ 0x28
 801209c:	46bd      	mov	sp, r7
 801209e:	bd80      	pop	{r7, pc}
 80120a0:	20004654 	.word	0x20004654
 80120a4:	20004668 	.word	0x20004668
 80120a8:	20004658 	.word	0x20004658
 80120ac:	2000464c 	.word	0x2000464c
 80120b0:	2000465c 	.word	0x2000465c
 80120b4:	20004660 	.word	0x20004660

080120b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80120b8:	b580      	push	{r7, lr}
 80120ba:	b086      	sub	sp, #24
 80120bc:	af00      	add	r7, sp, #0
 80120be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d04f      	beq.n	801216a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80120ca:	2308      	movs	r3, #8
 80120cc:	425b      	negs	r3, r3
 80120ce:	697a      	ldr	r2, [r7, #20]
 80120d0:	4413      	add	r3, r2
 80120d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80120d4:	697b      	ldr	r3, [r7, #20]
 80120d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80120d8:	693b      	ldr	r3, [r7, #16]
 80120da:	685a      	ldr	r2, [r3, #4]
 80120dc:	4b25      	ldr	r3, [pc, #148]	@ (8012174 <vPortFree+0xbc>)
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	4013      	ands	r3, r2
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d10b      	bne.n	80120fe <vPortFree+0x46>
	__asm volatile
 80120e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120ea:	f383 8811 	msr	BASEPRI, r3
 80120ee:	f3bf 8f6f 	isb	sy
 80120f2:	f3bf 8f4f 	dsb	sy
 80120f6:	60fb      	str	r3, [r7, #12]
}
 80120f8:	bf00      	nop
 80120fa:	bf00      	nop
 80120fc:	e7fd      	b.n	80120fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80120fe:	693b      	ldr	r3, [r7, #16]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d00b      	beq.n	801211e <vPortFree+0x66>
	__asm volatile
 8012106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801210a:	f383 8811 	msr	BASEPRI, r3
 801210e:	f3bf 8f6f 	isb	sy
 8012112:	f3bf 8f4f 	dsb	sy
 8012116:	60bb      	str	r3, [r7, #8]
}
 8012118:	bf00      	nop
 801211a:	bf00      	nop
 801211c:	e7fd      	b.n	801211a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801211e:	693b      	ldr	r3, [r7, #16]
 8012120:	685a      	ldr	r2, [r3, #4]
 8012122:	4b14      	ldr	r3, [pc, #80]	@ (8012174 <vPortFree+0xbc>)
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	4013      	ands	r3, r2
 8012128:	2b00      	cmp	r3, #0
 801212a:	d01e      	beq.n	801216a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801212c:	693b      	ldr	r3, [r7, #16]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d11a      	bne.n	801216a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012134:	693b      	ldr	r3, [r7, #16]
 8012136:	685a      	ldr	r2, [r3, #4]
 8012138:	4b0e      	ldr	r3, [pc, #56]	@ (8012174 <vPortFree+0xbc>)
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	43db      	mvns	r3, r3
 801213e:	401a      	ands	r2, r3
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012144:	f7fe feaa 	bl	8010e9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012148:	693b      	ldr	r3, [r7, #16]
 801214a:	685a      	ldr	r2, [r3, #4]
 801214c:	4b0a      	ldr	r3, [pc, #40]	@ (8012178 <vPortFree+0xc0>)
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	4413      	add	r3, r2
 8012152:	4a09      	ldr	r2, [pc, #36]	@ (8012178 <vPortFree+0xc0>)
 8012154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012156:	6938      	ldr	r0, [r7, #16]
 8012158:	f000 f874 	bl	8012244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801215c:	4b07      	ldr	r3, [pc, #28]	@ (801217c <vPortFree+0xc4>)
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	3301      	adds	r3, #1
 8012162:	4a06      	ldr	r2, [pc, #24]	@ (801217c <vPortFree+0xc4>)
 8012164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8012166:	f7fe fea7 	bl	8010eb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801216a:	bf00      	nop
 801216c:	3718      	adds	r7, #24
 801216e:	46bd      	mov	sp, r7
 8012170:	bd80      	pop	{r7, pc}
 8012172:	bf00      	nop
 8012174:	20004668 	.word	0x20004668
 8012178:	20004658 	.word	0x20004658
 801217c:	20004664 	.word	0x20004664

08012180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012180:	b480      	push	{r7}
 8012182:	b085      	sub	sp, #20
 8012184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012186:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801218a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801218c:	4b27      	ldr	r3, [pc, #156]	@ (801222c <prvHeapInit+0xac>)
 801218e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	f003 0307 	and.w	r3, r3, #7
 8012196:	2b00      	cmp	r3, #0
 8012198:	d00c      	beq.n	80121b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	3307      	adds	r3, #7
 801219e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	f023 0307 	bic.w	r3, r3, #7
 80121a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80121a8:	68ba      	ldr	r2, [r7, #8]
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	1ad3      	subs	r3, r2, r3
 80121ae:	4a1f      	ldr	r2, [pc, #124]	@ (801222c <prvHeapInit+0xac>)
 80121b0:	4413      	add	r3, r2
 80121b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80121b8:	4a1d      	ldr	r2, [pc, #116]	@ (8012230 <prvHeapInit+0xb0>)
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80121be:	4b1c      	ldr	r3, [pc, #112]	@ (8012230 <prvHeapInit+0xb0>)
 80121c0:	2200      	movs	r2, #0
 80121c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	68ba      	ldr	r2, [r7, #8]
 80121c8:	4413      	add	r3, r2
 80121ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80121cc:	2208      	movs	r2, #8
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	1a9b      	subs	r3, r3, r2
 80121d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	f023 0307 	bic.w	r3, r3, #7
 80121da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	4a15      	ldr	r2, [pc, #84]	@ (8012234 <prvHeapInit+0xb4>)
 80121e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80121e2:	4b14      	ldr	r3, [pc, #80]	@ (8012234 <prvHeapInit+0xb4>)
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	2200      	movs	r2, #0
 80121e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80121ea:	4b12      	ldr	r3, [pc, #72]	@ (8012234 <prvHeapInit+0xb4>)
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	2200      	movs	r2, #0
 80121f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	68fa      	ldr	r2, [r7, #12]
 80121fa:	1ad2      	subs	r2, r2, r3
 80121fc:	683b      	ldr	r3, [r7, #0]
 80121fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012200:	4b0c      	ldr	r3, [pc, #48]	@ (8012234 <prvHeapInit+0xb4>)
 8012202:	681a      	ldr	r2, [r3, #0]
 8012204:	683b      	ldr	r3, [r7, #0]
 8012206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	685b      	ldr	r3, [r3, #4]
 801220c:	4a0a      	ldr	r2, [pc, #40]	@ (8012238 <prvHeapInit+0xb8>)
 801220e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012210:	683b      	ldr	r3, [r7, #0]
 8012212:	685b      	ldr	r3, [r3, #4]
 8012214:	4a09      	ldr	r2, [pc, #36]	@ (801223c <prvHeapInit+0xbc>)
 8012216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012218:	4b09      	ldr	r3, [pc, #36]	@ (8012240 <prvHeapInit+0xc0>)
 801221a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801221e:	601a      	str	r2, [r3, #0]
}
 8012220:	bf00      	nop
 8012222:	3714      	adds	r7, #20
 8012224:	46bd      	mov	sp, r7
 8012226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801222a:	4770      	bx	lr
 801222c:	20000a4c 	.word	0x20000a4c
 8012230:	2000464c 	.word	0x2000464c
 8012234:	20004654 	.word	0x20004654
 8012238:	2000465c 	.word	0x2000465c
 801223c:	20004658 	.word	0x20004658
 8012240:	20004668 	.word	0x20004668

08012244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012244:	b480      	push	{r7}
 8012246:	b085      	sub	sp, #20
 8012248:	af00      	add	r7, sp, #0
 801224a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801224c:	4b28      	ldr	r3, [pc, #160]	@ (80122f0 <prvInsertBlockIntoFreeList+0xac>)
 801224e:	60fb      	str	r3, [r7, #12]
 8012250:	e002      	b.n	8012258 <prvInsertBlockIntoFreeList+0x14>
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	60fb      	str	r3, [r7, #12]
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	687a      	ldr	r2, [r7, #4]
 801225e:	429a      	cmp	r2, r3
 8012260:	d8f7      	bhi.n	8012252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	685b      	ldr	r3, [r3, #4]
 801226a:	68ba      	ldr	r2, [r7, #8]
 801226c:	4413      	add	r3, r2
 801226e:	687a      	ldr	r2, [r7, #4]
 8012270:	429a      	cmp	r2, r3
 8012272:	d108      	bne.n	8012286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	685a      	ldr	r2, [r3, #4]
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	685b      	ldr	r3, [r3, #4]
 801227c:	441a      	add	r2, r3
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	685b      	ldr	r3, [r3, #4]
 801228e:	68ba      	ldr	r2, [r7, #8]
 8012290:	441a      	add	r2, r3
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	429a      	cmp	r2, r3
 8012298:	d118      	bne.n	80122cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	681a      	ldr	r2, [r3, #0]
 801229e:	4b15      	ldr	r3, [pc, #84]	@ (80122f4 <prvInsertBlockIntoFreeList+0xb0>)
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	429a      	cmp	r2, r3
 80122a4:	d00d      	beq.n	80122c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	685a      	ldr	r2, [r3, #4]
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	685b      	ldr	r3, [r3, #4]
 80122b0:	441a      	add	r2, r3
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	681a      	ldr	r2, [r3, #0]
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	601a      	str	r2, [r3, #0]
 80122c0:	e008      	b.n	80122d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80122c2:	4b0c      	ldr	r3, [pc, #48]	@ (80122f4 <prvInsertBlockIntoFreeList+0xb0>)
 80122c4:	681a      	ldr	r2, [r3, #0]
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	601a      	str	r2, [r3, #0]
 80122ca:	e003      	b.n	80122d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	681a      	ldr	r2, [r3, #0]
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80122d4:	68fa      	ldr	r2, [r7, #12]
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	429a      	cmp	r2, r3
 80122da:	d002      	beq.n	80122e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	687a      	ldr	r2, [r7, #4]
 80122e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80122e2:	bf00      	nop
 80122e4:	3714      	adds	r7, #20
 80122e6:	46bd      	mov	sp, r7
 80122e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ec:	4770      	bx	lr
 80122ee:	bf00      	nop
 80122f0:	2000464c 	.word	0x2000464c
 80122f4:	20004654 	.word	0x20004654

080122f8 <srand>:
 80122f8:	b538      	push	{r3, r4, r5, lr}
 80122fa:	4b10      	ldr	r3, [pc, #64]	@ (801233c <srand+0x44>)
 80122fc:	681d      	ldr	r5, [r3, #0]
 80122fe:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8012300:	4604      	mov	r4, r0
 8012302:	b9b3      	cbnz	r3, 8012332 <srand+0x3a>
 8012304:	2018      	movs	r0, #24
 8012306:	f000 fa7d 	bl	8012804 <malloc>
 801230a:	4602      	mov	r2, r0
 801230c:	6328      	str	r0, [r5, #48]	@ 0x30
 801230e:	b920      	cbnz	r0, 801231a <srand+0x22>
 8012310:	4b0b      	ldr	r3, [pc, #44]	@ (8012340 <srand+0x48>)
 8012312:	480c      	ldr	r0, [pc, #48]	@ (8012344 <srand+0x4c>)
 8012314:	2146      	movs	r1, #70	@ 0x46
 8012316:	f000 fa0d 	bl	8012734 <__assert_func>
 801231a:	490b      	ldr	r1, [pc, #44]	@ (8012348 <srand+0x50>)
 801231c:	4b0b      	ldr	r3, [pc, #44]	@ (801234c <srand+0x54>)
 801231e:	e9c0 1300 	strd	r1, r3, [r0]
 8012322:	4b0b      	ldr	r3, [pc, #44]	@ (8012350 <srand+0x58>)
 8012324:	6083      	str	r3, [r0, #8]
 8012326:	230b      	movs	r3, #11
 8012328:	8183      	strh	r3, [r0, #12]
 801232a:	2100      	movs	r1, #0
 801232c:	2001      	movs	r0, #1
 801232e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8012332:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8012334:	2200      	movs	r2, #0
 8012336:	611c      	str	r4, [r3, #16]
 8012338:	615a      	str	r2, [r3, #20]
 801233a:	bd38      	pop	{r3, r4, r5, pc}
 801233c:	20000068 	.word	0x20000068
 8012340:	08014394 	.word	0x08014394
 8012344:	080143ab 	.word	0x080143ab
 8012348:	abcd330e 	.word	0xabcd330e
 801234c:	e66d1234 	.word	0xe66d1234
 8012350:	0005deec 	.word	0x0005deec

08012354 <rand>:
 8012354:	4b16      	ldr	r3, [pc, #88]	@ (80123b0 <rand+0x5c>)
 8012356:	b510      	push	{r4, lr}
 8012358:	681c      	ldr	r4, [r3, #0]
 801235a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801235c:	b9b3      	cbnz	r3, 801238c <rand+0x38>
 801235e:	2018      	movs	r0, #24
 8012360:	f000 fa50 	bl	8012804 <malloc>
 8012364:	4602      	mov	r2, r0
 8012366:	6320      	str	r0, [r4, #48]	@ 0x30
 8012368:	b920      	cbnz	r0, 8012374 <rand+0x20>
 801236a:	4b12      	ldr	r3, [pc, #72]	@ (80123b4 <rand+0x60>)
 801236c:	4812      	ldr	r0, [pc, #72]	@ (80123b8 <rand+0x64>)
 801236e:	2152      	movs	r1, #82	@ 0x52
 8012370:	f000 f9e0 	bl	8012734 <__assert_func>
 8012374:	4911      	ldr	r1, [pc, #68]	@ (80123bc <rand+0x68>)
 8012376:	4b12      	ldr	r3, [pc, #72]	@ (80123c0 <rand+0x6c>)
 8012378:	e9c0 1300 	strd	r1, r3, [r0]
 801237c:	4b11      	ldr	r3, [pc, #68]	@ (80123c4 <rand+0x70>)
 801237e:	6083      	str	r3, [r0, #8]
 8012380:	230b      	movs	r3, #11
 8012382:	8183      	strh	r3, [r0, #12]
 8012384:	2100      	movs	r1, #0
 8012386:	2001      	movs	r0, #1
 8012388:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801238c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801238e:	480e      	ldr	r0, [pc, #56]	@ (80123c8 <rand+0x74>)
 8012390:	690b      	ldr	r3, [r1, #16]
 8012392:	694c      	ldr	r4, [r1, #20]
 8012394:	4a0d      	ldr	r2, [pc, #52]	@ (80123cc <rand+0x78>)
 8012396:	4358      	muls	r0, r3
 8012398:	fb02 0004 	mla	r0, r2, r4, r0
 801239c:	fba3 3202 	umull	r3, r2, r3, r2
 80123a0:	3301      	adds	r3, #1
 80123a2:	eb40 0002 	adc.w	r0, r0, r2
 80123a6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80123aa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80123ae:	bd10      	pop	{r4, pc}
 80123b0:	20000068 	.word	0x20000068
 80123b4:	08014394 	.word	0x08014394
 80123b8:	080143ab 	.word	0x080143ab
 80123bc:	abcd330e 	.word	0xabcd330e
 80123c0:	e66d1234 	.word	0xe66d1234
 80123c4:	0005deec 	.word	0x0005deec
 80123c8:	5851f42d 	.word	0x5851f42d
 80123cc:	4c957f2d 	.word	0x4c957f2d

080123d0 <std>:
 80123d0:	2300      	movs	r3, #0
 80123d2:	b510      	push	{r4, lr}
 80123d4:	4604      	mov	r4, r0
 80123d6:	e9c0 3300 	strd	r3, r3, [r0]
 80123da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80123de:	6083      	str	r3, [r0, #8]
 80123e0:	8181      	strh	r1, [r0, #12]
 80123e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80123e4:	81c2      	strh	r2, [r0, #14]
 80123e6:	6183      	str	r3, [r0, #24]
 80123e8:	4619      	mov	r1, r3
 80123ea:	2208      	movs	r2, #8
 80123ec:	305c      	adds	r0, #92	@ 0x5c
 80123ee:	f000 f916 	bl	801261e <memset>
 80123f2:	4b0d      	ldr	r3, [pc, #52]	@ (8012428 <std+0x58>)
 80123f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80123f6:	4b0d      	ldr	r3, [pc, #52]	@ (801242c <std+0x5c>)
 80123f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80123fa:	4b0d      	ldr	r3, [pc, #52]	@ (8012430 <std+0x60>)
 80123fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80123fe:	4b0d      	ldr	r3, [pc, #52]	@ (8012434 <std+0x64>)
 8012400:	6323      	str	r3, [r4, #48]	@ 0x30
 8012402:	4b0d      	ldr	r3, [pc, #52]	@ (8012438 <std+0x68>)
 8012404:	6224      	str	r4, [r4, #32]
 8012406:	429c      	cmp	r4, r3
 8012408:	d006      	beq.n	8012418 <std+0x48>
 801240a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801240e:	4294      	cmp	r4, r2
 8012410:	d002      	beq.n	8012418 <std+0x48>
 8012412:	33d0      	adds	r3, #208	@ 0xd0
 8012414:	429c      	cmp	r4, r3
 8012416:	d105      	bne.n	8012424 <std+0x54>
 8012418:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801241c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012420:	f000 b976 	b.w	8012710 <__retarget_lock_init_recursive>
 8012424:	bd10      	pop	{r4, pc}
 8012426:	bf00      	nop
 8012428:	08012599 	.word	0x08012599
 801242c:	080125bb 	.word	0x080125bb
 8012430:	080125f3 	.word	0x080125f3
 8012434:	08012617 	.word	0x08012617
 8012438:	2000466c 	.word	0x2000466c

0801243c <stdio_exit_handler>:
 801243c:	4a02      	ldr	r2, [pc, #8]	@ (8012448 <stdio_exit_handler+0xc>)
 801243e:	4903      	ldr	r1, [pc, #12]	@ (801244c <stdio_exit_handler+0x10>)
 8012440:	4803      	ldr	r0, [pc, #12]	@ (8012450 <stdio_exit_handler+0x14>)
 8012442:	f000 b869 	b.w	8012518 <_fwalk_sglue>
 8012446:	bf00      	nop
 8012448:	2000005c 	.word	0x2000005c
 801244c:	08013041 	.word	0x08013041
 8012450:	2000006c 	.word	0x2000006c

08012454 <cleanup_stdio>:
 8012454:	6841      	ldr	r1, [r0, #4]
 8012456:	4b0c      	ldr	r3, [pc, #48]	@ (8012488 <cleanup_stdio+0x34>)
 8012458:	4299      	cmp	r1, r3
 801245a:	b510      	push	{r4, lr}
 801245c:	4604      	mov	r4, r0
 801245e:	d001      	beq.n	8012464 <cleanup_stdio+0x10>
 8012460:	f000 fdee 	bl	8013040 <_fflush_r>
 8012464:	68a1      	ldr	r1, [r4, #8]
 8012466:	4b09      	ldr	r3, [pc, #36]	@ (801248c <cleanup_stdio+0x38>)
 8012468:	4299      	cmp	r1, r3
 801246a:	d002      	beq.n	8012472 <cleanup_stdio+0x1e>
 801246c:	4620      	mov	r0, r4
 801246e:	f000 fde7 	bl	8013040 <_fflush_r>
 8012472:	68e1      	ldr	r1, [r4, #12]
 8012474:	4b06      	ldr	r3, [pc, #24]	@ (8012490 <cleanup_stdio+0x3c>)
 8012476:	4299      	cmp	r1, r3
 8012478:	d004      	beq.n	8012484 <cleanup_stdio+0x30>
 801247a:	4620      	mov	r0, r4
 801247c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012480:	f000 bdde 	b.w	8013040 <_fflush_r>
 8012484:	bd10      	pop	{r4, pc}
 8012486:	bf00      	nop
 8012488:	2000466c 	.word	0x2000466c
 801248c:	200046d4 	.word	0x200046d4
 8012490:	2000473c 	.word	0x2000473c

08012494 <global_stdio_init.part.0>:
 8012494:	b510      	push	{r4, lr}
 8012496:	4b0b      	ldr	r3, [pc, #44]	@ (80124c4 <global_stdio_init.part.0+0x30>)
 8012498:	4c0b      	ldr	r4, [pc, #44]	@ (80124c8 <global_stdio_init.part.0+0x34>)
 801249a:	4a0c      	ldr	r2, [pc, #48]	@ (80124cc <global_stdio_init.part.0+0x38>)
 801249c:	601a      	str	r2, [r3, #0]
 801249e:	4620      	mov	r0, r4
 80124a0:	2200      	movs	r2, #0
 80124a2:	2104      	movs	r1, #4
 80124a4:	f7ff ff94 	bl	80123d0 <std>
 80124a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80124ac:	2201      	movs	r2, #1
 80124ae:	2109      	movs	r1, #9
 80124b0:	f7ff ff8e 	bl	80123d0 <std>
 80124b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80124b8:	2202      	movs	r2, #2
 80124ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124be:	2112      	movs	r1, #18
 80124c0:	f7ff bf86 	b.w	80123d0 <std>
 80124c4:	200047a4 	.word	0x200047a4
 80124c8:	2000466c 	.word	0x2000466c
 80124cc:	0801243d 	.word	0x0801243d

080124d0 <__sfp_lock_acquire>:
 80124d0:	4801      	ldr	r0, [pc, #4]	@ (80124d8 <__sfp_lock_acquire+0x8>)
 80124d2:	f000 b91e 	b.w	8012712 <__retarget_lock_acquire_recursive>
 80124d6:	bf00      	nop
 80124d8:	200047ad 	.word	0x200047ad

080124dc <__sfp_lock_release>:
 80124dc:	4801      	ldr	r0, [pc, #4]	@ (80124e4 <__sfp_lock_release+0x8>)
 80124de:	f000 b919 	b.w	8012714 <__retarget_lock_release_recursive>
 80124e2:	bf00      	nop
 80124e4:	200047ad 	.word	0x200047ad

080124e8 <__sinit>:
 80124e8:	b510      	push	{r4, lr}
 80124ea:	4604      	mov	r4, r0
 80124ec:	f7ff fff0 	bl	80124d0 <__sfp_lock_acquire>
 80124f0:	6a23      	ldr	r3, [r4, #32]
 80124f2:	b11b      	cbz	r3, 80124fc <__sinit+0x14>
 80124f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124f8:	f7ff bff0 	b.w	80124dc <__sfp_lock_release>
 80124fc:	4b04      	ldr	r3, [pc, #16]	@ (8012510 <__sinit+0x28>)
 80124fe:	6223      	str	r3, [r4, #32]
 8012500:	4b04      	ldr	r3, [pc, #16]	@ (8012514 <__sinit+0x2c>)
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d1f5      	bne.n	80124f4 <__sinit+0xc>
 8012508:	f7ff ffc4 	bl	8012494 <global_stdio_init.part.0>
 801250c:	e7f2      	b.n	80124f4 <__sinit+0xc>
 801250e:	bf00      	nop
 8012510:	08012455 	.word	0x08012455
 8012514:	200047a4 	.word	0x200047a4

08012518 <_fwalk_sglue>:
 8012518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801251c:	4607      	mov	r7, r0
 801251e:	4688      	mov	r8, r1
 8012520:	4614      	mov	r4, r2
 8012522:	2600      	movs	r6, #0
 8012524:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012528:	f1b9 0901 	subs.w	r9, r9, #1
 801252c:	d505      	bpl.n	801253a <_fwalk_sglue+0x22>
 801252e:	6824      	ldr	r4, [r4, #0]
 8012530:	2c00      	cmp	r4, #0
 8012532:	d1f7      	bne.n	8012524 <_fwalk_sglue+0xc>
 8012534:	4630      	mov	r0, r6
 8012536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801253a:	89ab      	ldrh	r3, [r5, #12]
 801253c:	2b01      	cmp	r3, #1
 801253e:	d907      	bls.n	8012550 <_fwalk_sglue+0x38>
 8012540:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012544:	3301      	adds	r3, #1
 8012546:	d003      	beq.n	8012550 <_fwalk_sglue+0x38>
 8012548:	4629      	mov	r1, r5
 801254a:	4638      	mov	r0, r7
 801254c:	47c0      	blx	r8
 801254e:	4306      	orrs	r6, r0
 8012550:	3568      	adds	r5, #104	@ 0x68
 8012552:	e7e9      	b.n	8012528 <_fwalk_sglue+0x10>

08012554 <siprintf>:
 8012554:	b40e      	push	{r1, r2, r3}
 8012556:	b510      	push	{r4, lr}
 8012558:	b09d      	sub	sp, #116	@ 0x74
 801255a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801255c:	9002      	str	r0, [sp, #8]
 801255e:	9006      	str	r0, [sp, #24]
 8012560:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012564:	480a      	ldr	r0, [pc, #40]	@ (8012590 <siprintf+0x3c>)
 8012566:	9107      	str	r1, [sp, #28]
 8012568:	9104      	str	r1, [sp, #16]
 801256a:	490a      	ldr	r1, [pc, #40]	@ (8012594 <siprintf+0x40>)
 801256c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012570:	9105      	str	r1, [sp, #20]
 8012572:	2400      	movs	r4, #0
 8012574:	a902      	add	r1, sp, #8
 8012576:	6800      	ldr	r0, [r0, #0]
 8012578:	9301      	str	r3, [sp, #4]
 801257a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801257c:	f000 fa54 	bl	8012a28 <_svfiprintf_r>
 8012580:	9b02      	ldr	r3, [sp, #8]
 8012582:	701c      	strb	r4, [r3, #0]
 8012584:	b01d      	add	sp, #116	@ 0x74
 8012586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801258a:	b003      	add	sp, #12
 801258c:	4770      	bx	lr
 801258e:	bf00      	nop
 8012590:	20000068 	.word	0x20000068
 8012594:	ffff0208 	.word	0xffff0208

08012598 <__sread>:
 8012598:	b510      	push	{r4, lr}
 801259a:	460c      	mov	r4, r1
 801259c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125a0:	f000 f868 	bl	8012674 <_read_r>
 80125a4:	2800      	cmp	r0, #0
 80125a6:	bfab      	itete	ge
 80125a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80125aa:	89a3      	ldrhlt	r3, [r4, #12]
 80125ac:	181b      	addge	r3, r3, r0
 80125ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80125b2:	bfac      	ite	ge
 80125b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80125b6:	81a3      	strhlt	r3, [r4, #12]
 80125b8:	bd10      	pop	{r4, pc}

080125ba <__swrite>:
 80125ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125be:	461f      	mov	r7, r3
 80125c0:	898b      	ldrh	r3, [r1, #12]
 80125c2:	05db      	lsls	r3, r3, #23
 80125c4:	4605      	mov	r5, r0
 80125c6:	460c      	mov	r4, r1
 80125c8:	4616      	mov	r6, r2
 80125ca:	d505      	bpl.n	80125d8 <__swrite+0x1e>
 80125cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125d0:	2302      	movs	r3, #2
 80125d2:	2200      	movs	r2, #0
 80125d4:	f000 f83c 	bl	8012650 <_lseek_r>
 80125d8:	89a3      	ldrh	r3, [r4, #12]
 80125da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80125e2:	81a3      	strh	r3, [r4, #12]
 80125e4:	4632      	mov	r2, r6
 80125e6:	463b      	mov	r3, r7
 80125e8:	4628      	mov	r0, r5
 80125ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125ee:	f000 b853 	b.w	8012698 <_write_r>

080125f2 <__sseek>:
 80125f2:	b510      	push	{r4, lr}
 80125f4:	460c      	mov	r4, r1
 80125f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125fa:	f000 f829 	bl	8012650 <_lseek_r>
 80125fe:	1c43      	adds	r3, r0, #1
 8012600:	89a3      	ldrh	r3, [r4, #12]
 8012602:	bf15      	itete	ne
 8012604:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012606:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801260a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801260e:	81a3      	strheq	r3, [r4, #12]
 8012610:	bf18      	it	ne
 8012612:	81a3      	strhne	r3, [r4, #12]
 8012614:	bd10      	pop	{r4, pc}

08012616 <__sclose>:
 8012616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801261a:	f000 b809 	b.w	8012630 <_close_r>

0801261e <memset>:
 801261e:	4402      	add	r2, r0
 8012620:	4603      	mov	r3, r0
 8012622:	4293      	cmp	r3, r2
 8012624:	d100      	bne.n	8012628 <memset+0xa>
 8012626:	4770      	bx	lr
 8012628:	f803 1b01 	strb.w	r1, [r3], #1
 801262c:	e7f9      	b.n	8012622 <memset+0x4>
	...

08012630 <_close_r>:
 8012630:	b538      	push	{r3, r4, r5, lr}
 8012632:	4d06      	ldr	r5, [pc, #24]	@ (801264c <_close_r+0x1c>)
 8012634:	2300      	movs	r3, #0
 8012636:	4604      	mov	r4, r0
 8012638:	4608      	mov	r0, r1
 801263a:	602b      	str	r3, [r5, #0]
 801263c:	f7f1 fcec 	bl	8004018 <_close>
 8012640:	1c43      	adds	r3, r0, #1
 8012642:	d102      	bne.n	801264a <_close_r+0x1a>
 8012644:	682b      	ldr	r3, [r5, #0]
 8012646:	b103      	cbz	r3, 801264a <_close_r+0x1a>
 8012648:	6023      	str	r3, [r4, #0]
 801264a:	bd38      	pop	{r3, r4, r5, pc}
 801264c:	200047a8 	.word	0x200047a8

08012650 <_lseek_r>:
 8012650:	b538      	push	{r3, r4, r5, lr}
 8012652:	4d07      	ldr	r5, [pc, #28]	@ (8012670 <_lseek_r+0x20>)
 8012654:	4604      	mov	r4, r0
 8012656:	4608      	mov	r0, r1
 8012658:	4611      	mov	r1, r2
 801265a:	2200      	movs	r2, #0
 801265c:	602a      	str	r2, [r5, #0]
 801265e:	461a      	mov	r2, r3
 8012660:	f7f1 fd01 	bl	8004066 <_lseek>
 8012664:	1c43      	adds	r3, r0, #1
 8012666:	d102      	bne.n	801266e <_lseek_r+0x1e>
 8012668:	682b      	ldr	r3, [r5, #0]
 801266a:	b103      	cbz	r3, 801266e <_lseek_r+0x1e>
 801266c:	6023      	str	r3, [r4, #0]
 801266e:	bd38      	pop	{r3, r4, r5, pc}
 8012670:	200047a8 	.word	0x200047a8

08012674 <_read_r>:
 8012674:	b538      	push	{r3, r4, r5, lr}
 8012676:	4d07      	ldr	r5, [pc, #28]	@ (8012694 <_read_r+0x20>)
 8012678:	4604      	mov	r4, r0
 801267a:	4608      	mov	r0, r1
 801267c:	4611      	mov	r1, r2
 801267e:	2200      	movs	r2, #0
 8012680:	602a      	str	r2, [r5, #0]
 8012682:	461a      	mov	r2, r3
 8012684:	f7f1 fc8f 	bl	8003fa6 <_read>
 8012688:	1c43      	adds	r3, r0, #1
 801268a:	d102      	bne.n	8012692 <_read_r+0x1e>
 801268c:	682b      	ldr	r3, [r5, #0]
 801268e:	b103      	cbz	r3, 8012692 <_read_r+0x1e>
 8012690:	6023      	str	r3, [r4, #0]
 8012692:	bd38      	pop	{r3, r4, r5, pc}
 8012694:	200047a8 	.word	0x200047a8

08012698 <_write_r>:
 8012698:	b538      	push	{r3, r4, r5, lr}
 801269a:	4d07      	ldr	r5, [pc, #28]	@ (80126b8 <_write_r+0x20>)
 801269c:	4604      	mov	r4, r0
 801269e:	4608      	mov	r0, r1
 80126a0:	4611      	mov	r1, r2
 80126a2:	2200      	movs	r2, #0
 80126a4:	602a      	str	r2, [r5, #0]
 80126a6:	461a      	mov	r2, r3
 80126a8:	f7f1 fc9a 	bl	8003fe0 <_write>
 80126ac:	1c43      	adds	r3, r0, #1
 80126ae:	d102      	bne.n	80126b6 <_write_r+0x1e>
 80126b0:	682b      	ldr	r3, [r5, #0]
 80126b2:	b103      	cbz	r3, 80126b6 <_write_r+0x1e>
 80126b4:	6023      	str	r3, [r4, #0]
 80126b6:	bd38      	pop	{r3, r4, r5, pc}
 80126b8:	200047a8 	.word	0x200047a8

080126bc <__errno>:
 80126bc:	4b01      	ldr	r3, [pc, #4]	@ (80126c4 <__errno+0x8>)
 80126be:	6818      	ldr	r0, [r3, #0]
 80126c0:	4770      	bx	lr
 80126c2:	bf00      	nop
 80126c4:	20000068 	.word	0x20000068

080126c8 <__libc_init_array>:
 80126c8:	b570      	push	{r4, r5, r6, lr}
 80126ca:	4d0d      	ldr	r5, [pc, #52]	@ (8012700 <__libc_init_array+0x38>)
 80126cc:	4c0d      	ldr	r4, [pc, #52]	@ (8012704 <__libc_init_array+0x3c>)
 80126ce:	1b64      	subs	r4, r4, r5
 80126d0:	10a4      	asrs	r4, r4, #2
 80126d2:	2600      	movs	r6, #0
 80126d4:	42a6      	cmp	r6, r4
 80126d6:	d109      	bne.n	80126ec <__libc_init_array+0x24>
 80126d8:	4d0b      	ldr	r5, [pc, #44]	@ (8012708 <__libc_init_array+0x40>)
 80126da:	4c0c      	ldr	r4, [pc, #48]	@ (801270c <__libc_init_array+0x44>)
 80126dc:	f000 ffee 	bl	80136bc <_init>
 80126e0:	1b64      	subs	r4, r4, r5
 80126e2:	10a4      	asrs	r4, r4, #2
 80126e4:	2600      	movs	r6, #0
 80126e6:	42a6      	cmp	r6, r4
 80126e8:	d105      	bne.n	80126f6 <__libc_init_array+0x2e>
 80126ea:	bd70      	pop	{r4, r5, r6, pc}
 80126ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80126f0:	4798      	blx	r3
 80126f2:	3601      	adds	r6, #1
 80126f4:	e7ee      	b.n	80126d4 <__libc_init_array+0xc>
 80126f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80126fa:	4798      	blx	r3
 80126fc:	3601      	adds	r6, #1
 80126fe:	e7f2      	b.n	80126e6 <__libc_init_array+0x1e>
 8012700:	0801447c 	.word	0x0801447c
 8012704:	0801447c 	.word	0x0801447c
 8012708:	0801447c 	.word	0x0801447c
 801270c:	08014480 	.word	0x08014480

08012710 <__retarget_lock_init_recursive>:
 8012710:	4770      	bx	lr

08012712 <__retarget_lock_acquire_recursive>:
 8012712:	4770      	bx	lr

08012714 <__retarget_lock_release_recursive>:
 8012714:	4770      	bx	lr

08012716 <memcpy>:
 8012716:	440a      	add	r2, r1
 8012718:	4291      	cmp	r1, r2
 801271a:	f100 33ff 	add.w	r3, r0, #4294967295
 801271e:	d100      	bne.n	8012722 <memcpy+0xc>
 8012720:	4770      	bx	lr
 8012722:	b510      	push	{r4, lr}
 8012724:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012728:	f803 4f01 	strb.w	r4, [r3, #1]!
 801272c:	4291      	cmp	r1, r2
 801272e:	d1f9      	bne.n	8012724 <memcpy+0xe>
 8012730:	bd10      	pop	{r4, pc}
	...

08012734 <__assert_func>:
 8012734:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012736:	4614      	mov	r4, r2
 8012738:	461a      	mov	r2, r3
 801273a:	4b09      	ldr	r3, [pc, #36]	@ (8012760 <__assert_func+0x2c>)
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	4605      	mov	r5, r0
 8012740:	68d8      	ldr	r0, [r3, #12]
 8012742:	b14c      	cbz	r4, 8012758 <__assert_func+0x24>
 8012744:	4b07      	ldr	r3, [pc, #28]	@ (8012764 <__assert_func+0x30>)
 8012746:	9100      	str	r1, [sp, #0]
 8012748:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801274c:	4906      	ldr	r1, [pc, #24]	@ (8012768 <__assert_func+0x34>)
 801274e:	462b      	mov	r3, r5
 8012750:	f000 fc9e 	bl	8013090 <fiprintf>
 8012754:	f000 fcd8 	bl	8013108 <abort>
 8012758:	4b04      	ldr	r3, [pc, #16]	@ (801276c <__assert_func+0x38>)
 801275a:	461c      	mov	r4, r3
 801275c:	e7f3      	b.n	8012746 <__assert_func+0x12>
 801275e:	bf00      	nop
 8012760:	20000068 	.word	0x20000068
 8012764:	08014403 	.word	0x08014403
 8012768:	08014410 	.word	0x08014410
 801276c:	0801443e 	.word	0x0801443e

08012770 <_free_r>:
 8012770:	b538      	push	{r3, r4, r5, lr}
 8012772:	4605      	mov	r5, r0
 8012774:	2900      	cmp	r1, #0
 8012776:	d041      	beq.n	80127fc <_free_r+0x8c>
 8012778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801277c:	1f0c      	subs	r4, r1, #4
 801277e:	2b00      	cmp	r3, #0
 8012780:	bfb8      	it	lt
 8012782:	18e4      	addlt	r4, r4, r3
 8012784:	f000 f8e8 	bl	8012958 <__malloc_lock>
 8012788:	4a1d      	ldr	r2, [pc, #116]	@ (8012800 <_free_r+0x90>)
 801278a:	6813      	ldr	r3, [r2, #0]
 801278c:	b933      	cbnz	r3, 801279c <_free_r+0x2c>
 801278e:	6063      	str	r3, [r4, #4]
 8012790:	6014      	str	r4, [r2, #0]
 8012792:	4628      	mov	r0, r5
 8012794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012798:	f000 b8e4 	b.w	8012964 <__malloc_unlock>
 801279c:	42a3      	cmp	r3, r4
 801279e:	d908      	bls.n	80127b2 <_free_r+0x42>
 80127a0:	6820      	ldr	r0, [r4, #0]
 80127a2:	1821      	adds	r1, r4, r0
 80127a4:	428b      	cmp	r3, r1
 80127a6:	bf01      	itttt	eq
 80127a8:	6819      	ldreq	r1, [r3, #0]
 80127aa:	685b      	ldreq	r3, [r3, #4]
 80127ac:	1809      	addeq	r1, r1, r0
 80127ae:	6021      	streq	r1, [r4, #0]
 80127b0:	e7ed      	b.n	801278e <_free_r+0x1e>
 80127b2:	461a      	mov	r2, r3
 80127b4:	685b      	ldr	r3, [r3, #4]
 80127b6:	b10b      	cbz	r3, 80127bc <_free_r+0x4c>
 80127b8:	42a3      	cmp	r3, r4
 80127ba:	d9fa      	bls.n	80127b2 <_free_r+0x42>
 80127bc:	6811      	ldr	r1, [r2, #0]
 80127be:	1850      	adds	r0, r2, r1
 80127c0:	42a0      	cmp	r0, r4
 80127c2:	d10b      	bne.n	80127dc <_free_r+0x6c>
 80127c4:	6820      	ldr	r0, [r4, #0]
 80127c6:	4401      	add	r1, r0
 80127c8:	1850      	adds	r0, r2, r1
 80127ca:	4283      	cmp	r3, r0
 80127cc:	6011      	str	r1, [r2, #0]
 80127ce:	d1e0      	bne.n	8012792 <_free_r+0x22>
 80127d0:	6818      	ldr	r0, [r3, #0]
 80127d2:	685b      	ldr	r3, [r3, #4]
 80127d4:	6053      	str	r3, [r2, #4]
 80127d6:	4408      	add	r0, r1
 80127d8:	6010      	str	r0, [r2, #0]
 80127da:	e7da      	b.n	8012792 <_free_r+0x22>
 80127dc:	d902      	bls.n	80127e4 <_free_r+0x74>
 80127de:	230c      	movs	r3, #12
 80127e0:	602b      	str	r3, [r5, #0]
 80127e2:	e7d6      	b.n	8012792 <_free_r+0x22>
 80127e4:	6820      	ldr	r0, [r4, #0]
 80127e6:	1821      	adds	r1, r4, r0
 80127e8:	428b      	cmp	r3, r1
 80127ea:	bf04      	itt	eq
 80127ec:	6819      	ldreq	r1, [r3, #0]
 80127ee:	685b      	ldreq	r3, [r3, #4]
 80127f0:	6063      	str	r3, [r4, #4]
 80127f2:	bf04      	itt	eq
 80127f4:	1809      	addeq	r1, r1, r0
 80127f6:	6021      	streq	r1, [r4, #0]
 80127f8:	6054      	str	r4, [r2, #4]
 80127fa:	e7ca      	b.n	8012792 <_free_r+0x22>
 80127fc:	bd38      	pop	{r3, r4, r5, pc}
 80127fe:	bf00      	nop
 8012800:	200047b4 	.word	0x200047b4

08012804 <malloc>:
 8012804:	4b02      	ldr	r3, [pc, #8]	@ (8012810 <malloc+0xc>)
 8012806:	4601      	mov	r1, r0
 8012808:	6818      	ldr	r0, [r3, #0]
 801280a:	f000 b825 	b.w	8012858 <_malloc_r>
 801280e:	bf00      	nop
 8012810:	20000068 	.word	0x20000068

08012814 <sbrk_aligned>:
 8012814:	b570      	push	{r4, r5, r6, lr}
 8012816:	4e0f      	ldr	r6, [pc, #60]	@ (8012854 <sbrk_aligned+0x40>)
 8012818:	460c      	mov	r4, r1
 801281a:	6831      	ldr	r1, [r6, #0]
 801281c:	4605      	mov	r5, r0
 801281e:	b911      	cbnz	r1, 8012826 <sbrk_aligned+0x12>
 8012820:	f000 fc62 	bl	80130e8 <_sbrk_r>
 8012824:	6030      	str	r0, [r6, #0]
 8012826:	4621      	mov	r1, r4
 8012828:	4628      	mov	r0, r5
 801282a:	f000 fc5d 	bl	80130e8 <_sbrk_r>
 801282e:	1c43      	adds	r3, r0, #1
 8012830:	d103      	bne.n	801283a <sbrk_aligned+0x26>
 8012832:	f04f 34ff 	mov.w	r4, #4294967295
 8012836:	4620      	mov	r0, r4
 8012838:	bd70      	pop	{r4, r5, r6, pc}
 801283a:	1cc4      	adds	r4, r0, #3
 801283c:	f024 0403 	bic.w	r4, r4, #3
 8012840:	42a0      	cmp	r0, r4
 8012842:	d0f8      	beq.n	8012836 <sbrk_aligned+0x22>
 8012844:	1a21      	subs	r1, r4, r0
 8012846:	4628      	mov	r0, r5
 8012848:	f000 fc4e 	bl	80130e8 <_sbrk_r>
 801284c:	3001      	adds	r0, #1
 801284e:	d1f2      	bne.n	8012836 <sbrk_aligned+0x22>
 8012850:	e7ef      	b.n	8012832 <sbrk_aligned+0x1e>
 8012852:	bf00      	nop
 8012854:	200047b0 	.word	0x200047b0

08012858 <_malloc_r>:
 8012858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801285c:	1ccd      	adds	r5, r1, #3
 801285e:	f025 0503 	bic.w	r5, r5, #3
 8012862:	3508      	adds	r5, #8
 8012864:	2d0c      	cmp	r5, #12
 8012866:	bf38      	it	cc
 8012868:	250c      	movcc	r5, #12
 801286a:	2d00      	cmp	r5, #0
 801286c:	4606      	mov	r6, r0
 801286e:	db01      	blt.n	8012874 <_malloc_r+0x1c>
 8012870:	42a9      	cmp	r1, r5
 8012872:	d904      	bls.n	801287e <_malloc_r+0x26>
 8012874:	230c      	movs	r3, #12
 8012876:	6033      	str	r3, [r6, #0]
 8012878:	2000      	movs	r0, #0
 801287a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801287e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012954 <_malloc_r+0xfc>
 8012882:	f000 f869 	bl	8012958 <__malloc_lock>
 8012886:	f8d8 3000 	ldr.w	r3, [r8]
 801288a:	461c      	mov	r4, r3
 801288c:	bb44      	cbnz	r4, 80128e0 <_malloc_r+0x88>
 801288e:	4629      	mov	r1, r5
 8012890:	4630      	mov	r0, r6
 8012892:	f7ff ffbf 	bl	8012814 <sbrk_aligned>
 8012896:	1c43      	adds	r3, r0, #1
 8012898:	4604      	mov	r4, r0
 801289a:	d158      	bne.n	801294e <_malloc_r+0xf6>
 801289c:	f8d8 4000 	ldr.w	r4, [r8]
 80128a0:	4627      	mov	r7, r4
 80128a2:	2f00      	cmp	r7, #0
 80128a4:	d143      	bne.n	801292e <_malloc_r+0xd6>
 80128a6:	2c00      	cmp	r4, #0
 80128a8:	d04b      	beq.n	8012942 <_malloc_r+0xea>
 80128aa:	6823      	ldr	r3, [r4, #0]
 80128ac:	4639      	mov	r1, r7
 80128ae:	4630      	mov	r0, r6
 80128b0:	eb04 0903 	add.w	r9, r4, r3
 80128b4:	f000 fc18 	bl	80130e8 <_sbrk_r>
 80128b8:	4581      	cmp	r9, r0
 80128ba:	d142      	bne.n	8012942 <_malloc_r+0xea>
 80128bc:	6821      	ldr	r1, [r4, #0]
 80128be:	1a6d      	subs	r5, r5, r1
 80128c0:	4629      	mov	r1, r5
 80128c2:	4630      	mov	r0, r6
 80128c4:	f7ff ffa6 	bl	8012814 <sbrk_aligned>
 80128c8:	3001      	adds	r0, #1
 80128ca:	d03a      	beq.n	8012942 <_malloc_r+0xea>
 80128cc:	6823      	ldr	r3, [r4, #0]
 80128ce:	442b      	add	r3, r5
 80128d0:	6023      	str	r3, [r4, #0]
 80128d2:	f8d8 3000 	ldr.w	r3, [r8]
 80128d6:	685a      	ldr	r2, [r3, #4]
 80128d8:	bb62      	cbnz	r2, 8012934 <_malloc_r+0xdc>
 80128da:	f8c8 7000 	str.w	r7, [r8]
 80128de:	e00f      	b.n	8012900 <_malloc_r+0xa8>
 80128e0:	6822      	ldr	r2, [r4, #0]
 80128e2:	1b52      	subs	r2, r2, r5
 80128e4:	d420      	bmi.n	8012928 <_malloc_r+0xd0>
 80128e6:	2a0b      	cmp	r2, #11
 80128e8:	d917      	bls.n	801291a <_malloc_r+0xc2>
 80128ea:	1961      	adds	r1, r4, r5
 80128ec:	42a3      	cmp	r3, r4
 80128ee:	6025      	str	r5, [r4, #0]
 80128f0:	bf18      	it	ne
 80128f2:	6059      	strne	r1, [r3, #4]
 80128f4:	6863      	ldr	r3, [r4, #4]
 80128f6:	bf08      	it	eq
 80128f8:	f8c8 1000 	streq.w	r1, [r8]
 80128fc:	5162      	str	r2, [r4, r5]
 80128fe:	604b      	str	r3, [r1, #4]
 8012900:	4630      	mov	r0, r6
 8012902:	f000 f82f 	bl	8012964 <__malloc_unlock>
 8012906:	f104 000b 	add.w	r0, r4, #11
 801290a:	1d23      	adds	r3, r4, #4
 801290c:	f020 0007 	bic.w	r0, r0, #7
 8012910:	1ac2      	subs	r2, r0, r3
 8012912:	bf1c      	itt	ne
 8012914:	1a1b      	subne	r3, r3, r0
 8012916:	50a3      	strne	r3, [r4, r2]
 8012918:	e7af      	b.n	801287a <_malloc_r+0x22>
 801291a:	6862      	ldr	r2, [r4, #4]
 801291c:	42a3      	cmp	r3, r4
 801291e:	bf0c      	ite	eq
 8012920:	f8c8 2000 	streq.w	r2, [r8]
 8012924:	605a      	strne	r2, [r3, #4]
 8012926:	e7eb      	b.n	8012900 <_malloc_r+0xa8>
 8012928:	4623      	mov	r3, r4
 801292a:	6864      	ldr	r4, [r4, #4]
 801292c:	e7ae      	b.n	801288c <_malloc_r+0x34>
 801292e:	463c      	mov	r4, r7
 8012930:	687f      	ldr	r7, [r7, #4]
 8012932:	e7b6      	b.n	80128a2 <_malloc_r+0x4a>
 8012934:	461a      	mov	r2, r3
 8012936:	685b      	ldr	r3, [r3, #4]
 8012938:	42a3      	cmp	r3, r4
 801293a:	d1fb      	bne.n	8012934 <_malloc_r+0xdc>
 801293c:	2300      	movs	r3, #0
 801293e:	6053      	str	r3, [r2, #4]
 8012940:	e7de      	b.n	8012900 <_malloc_r+0xa8>
 8012942:	230c      	movs	r3, #12
 8012944:	6033      	str	r3, [r6, #0]
 8012946:	4630      	mov	r0, r6
 8012948:	f000 f80c 	bl	8012964 <__malloc_unlock>
 801294c:	e794      	b.n	8012878 <_malloc_r+0x20>
 801294e:	6005      	str	r5, [r0, #0]
 8012950:	e7d6      	b.n	8012900 <_malloc_r+0xa8>
 8012952:	bf00      	nop
 8012954:	200047b4 	.word	0x200047b4

08012958 <__malloc_lock>:
 8012958:	4801      	ldr	r0, [pc, #4]	@ (8012960 <__malloc_lock+0x8>)
 801295a:	f7ff beda 	b.w	8012712 <__retarget_lock_acquire_recursive>
 801295e:	bf00      	nop
 8012960:	200047ac 	.word	0x200047ac

08012964 <__malloc_unlock>:
 8012964:	4801      	ldr	r0, [pc, #4]	@ (801296c <__malloc_unlock+0x8>)
 8012966:	f7ff bed5 	b.w	8012714 <__retarget_lock_release_recursive>
 801296a:	bf00      	nop
 801296c:	200047ac 	.word	0x200047ac

08012970 <__ssputs_r>:
 8012970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012974:	688e      	ldr	r6, [r1, #8]
 8012976:	461f      	mov	r7, r3
 8012978:	42be      	cmp	r6, r7
 801297a:	680b      	ldr	r3, [r1, #0]
 801297c:	4682      	mov	sl, r0
 801297e:	460c      	mov	r4, r1
 8012980:	4690      	mov	r8, r2
 8012982:	d82d      	bhi.n	80129e0 <__ssputs_r+0x70>
 8012984:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012988:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801298c:	d026      	beq.n	80129dc <__ssputs_r+0x6c>
 801298e:	6965      	ldr	r5, [r4, #20]
 8012990:	6909      	ldr	r1, [r1, #16]
 8012992:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012996:	eba3 0901 	sub.w	r9, r3, r1
 801299a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801299e:	1c7b      	adds	r3, r7, #1
 80129a0:	444b      	add	r3, r9
 80129a2:	106d      	asrs	r5, r5, #1
 80129a4:	429d      	cmp	r5, r3
 80129a6:	bf38      	it	cc
 80129a8:	461d      	movcc	r5, r3
 80129aa:	0553      	lsls	r3, r2, #21
 80129ac:	d527      	bpl.n	80129fe <__ssputs_r+0x8e>
 80129ae:	4629      	mov	r1, r5
 80129b0:	f7ff ff52 	bl	8012858 <_malloc_r>
 80129b4:	4606      	mov	r6, r0
 80129b6:	b360      	cbz	r0, 8012a12 <__ssputs_r+0xa2>
 80129b8:	6921      	ldr	r1, [r4, #16]
 80129ba:	464a      	mov	r2, r9
 80129bc:	f7ff feab 	bl	8012716 <memcpy>
 80129c0:	89a3      	ldrh	r3, [r4, #12]
 80129c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80129c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80129ca:	81a3      	strh	r3, [r4, #12]
 80129cc:	6126      	str	r6, [r4, #16]
 80129ce:	6165      	str	r5, [r4, #20]
 80129d0:	444e      	add	r6, r9
 80129d2:	eba5 0509 	sub.w	r5, r5, r9
 80129d6:	6026      	str	r6, [r4, #0]
 80129d8:	60a5      	str	r5, [r4, #8]
 80129da:	463e      	mov	r6, r7
 80129dc:	42be      	cmp	r6, r7
 80129de:	d900      	bls.n	80129e2 <__ssputs_r+0x72>
 80129e0:	463e      	mov	r6, r7
 80129e2:	6820      	ldr	r0, [r4, #0]
 80129e4:	4632      	mov	r2, r6
 80129e6:	4641      	mov	r1, r8
 80129e8:	f000 fb64 	bl	80130b4 <memmove>
 80129ec:	68a3      	ldr	r3, [r4, #8]
 80129ee:	1b9b      	subs	r3, r3, r6
 80129f0:	60a3      	str	r3, [r4, #8]
 80129f2:	6823      	ldr	r3, [r4, #0]
 80129f4:	4433      	add	r3, r6
 80129f6:	6023      	str	r3, [r4, #0]
 80129f8:	2000      	movs	r0, #0
 80129fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129fe:	462a      	mov	r2, r5
 8012a00:	f000 fb89 	bl	8013116 <_realloc_r>
 8012a04:	4606      	mov	r6, r0
 8012a06:	2800      	cmp	r0, #0
 8012a08:	d1e0      	bne.n	80129cc <__ssputs_r+0x5c>
 8012a0a:	6921      	ldr	r1, [r4, #16]
 8012a0c:	4650      	mov	r0, sl
 8012a0e:	f7ff feaf 	bl	8012770 <_free_r>
 8012a12:	230c      	movs	r3, #12
 8012a14:	f8ca 3000 	str.w	r3, [sl]
 8012a18:	89a3      	ldrh	r3, [r4, #12]
 8012a1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a1e:	81a3      	strh	r3, [r4, #12]
 8012a20:	f04f 30ff 	mov.w	r0, #4294967295
 8012a24:	e7e9      	b.n	80129fa <__ssputs_r+0x8a>
	...

08012a28 <_svfiprintf_r>:
 8012a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a2c:	4698      	mov	r8, r3
 8012a2e:	898b      	ldrh	r3, [r1, #12]
 8012a30:	061b      	lsls	r3, r3, #24
 8012a32:	b09d      	sub	sp, #116	@ 0x74
 8012a34:	4607      	mov	r7, r0
 8012a36:	460d      	mov	r5, r1
 8012a38:	4614      	mov	r4, r2
 8012a3a:	d510      	bpl.n	8012a5e <_svfiprintf_r+0x36>
 8012a3c:	690b      	ldr	r3, [r1, #16]
 8012a3e:	b973      	cbnz	r3, 8012a5e <_svfiprintf_r+0x36>
 8012a40:	2140      	movs	r1, #64	@ 0x40
 8012a42:	f7ff ff09 	bl	8012858 <_malloc_r>
 8012a46:	6028      	str	r0, [r5, #0]
 8012a48:	6128      	str	r0, [r5, #16]
 8012a4a:	b930      	cbnz	r0, 8012a5a <_svfiprintf_r+0x32>
 8012a4c:	230c      	movs	r3, #12
 8012a4e:	603b      	str	r3, [r7, #0]
 8012a50:	f04f 30ff 	mov.w	r0, #4294967295
 8012a54:	b01d      	add	sp, #116	@ 0x74
 8012a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a5a:	2340      	movs	r3, #64	@ 0x40
 8012a5c:	616b      	str	r3, [r5, #20]
 8012a5e:	2300      	movs	r3, #0
 8012a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a62:	2320      	movs	r3, #32
 8012a64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012a68:	f8cd 800c 	str.w	r8, [sp, #12]
 8012a6c:	2330      	movs	r3, #48	@ 0x30
 8012a6e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012c0c <_svfiprintf_r+0x1e4>
 8012a72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012a76:	f04f 0901 	mov.w	r9, #1
 8012a7a:	4623      	mov	r3, r4
 8012a7c:	469a      	mov	sl, r3
 8012a7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a82:	b10a      	cbz	r2, 8012a88 <_svfiprintf_r+0x60>
 8012a84:	2a25      	cmp	r2, #37	@ 0x25
 8012a86:	d1f9      	bne.n	8012a7c <_svfiprintf_r+0x54>
 8012a88:	ebba 0b04 	subs.w	fp, sl, r4
 8012a8c:	d00b      	beq.n	8012aa6 <_svfiprintf_r+0x7e>
 8012a8e:	465b      	mov	r3, fp
 8012a90:	4622      	mov	r2, r4
 8012a92:	4629      	mov	r1, r5
 8012a94:	4638      	mov	r0, r7
 8012a96:	f7ff ff6b 	bl	8012970 <__ssputs_r>
 8012a9a:	3001      	adds	r0, #1
 8012a9c:	f000 80a7 	beq.w	8012bee <_svfiprintf_r+0x1c6>
 8012aa0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012aa2:	445a      	add	r2, fp
 8012aa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8012aa6:	f89a 3000 	ldrb.w	r3, [sl]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	f000 809f 	beq.w	8012bee <_svfiprintf_r+0x1c6>
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8012ab6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012aba:	f10a 0a01 	add.w	sl, sl, #1
 8012abe:	9304      	str	r3, [sp, #16]
 8012ac0:	9307      	str	r3, [sp, #28]
 8012ac2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012ac6:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ac8:	4654      	mov	r4, sl
 8012aca:	2205      	movs	r2, #5
 8012acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ad0:	484e      	ldr	r0, [pc, #312]	@ (8012c0c <_svfiprintf_r+0x1e4>)
 8012ad2:	f7ed fb7d 	bl	80001d0 <memchr>
 8012ad6:	9a04      	ldr	r2, [sp, #16]
 8012ad8:	b9d8      	cbnz	r0, 8012b12 <_svfiprintf_r+0xea>
 8012ada:	06d0      	lsls	r0, r2, #27
 8012adc:	bf44      	itt	mi
 8012ade:	2320      	movmi	r3, #32
 8012ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ae4:	0711      	lsls	r1, r2, #28
 8012ae6:	bf44      	itt	mi
 8012ae8:	232b      	movmi	r3, #43	@ 0x2b
 8012aea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012aee:	f89a 3000 	ldrb.w	r3, [sl]
 8012af2:	2b2a      	cmp	r3, #42	@ 0x2a
 8012af4:	d015      	beq.n	8012b22 <_svfiprintf_r+0xfa>
 8012af6:	9a07      	ldr	r2, [sp, #28]
 8012af8:	4654      	mov	r4, sl
 8012afa:	2000      	movs	r0, #0
 8012afc:	f04f 0c0a 	mov.w	ip, #10
 8012b00:	4621      	mov	r1, r4
 8012b02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b06:	3b30      	subs	r3, #48	@ 0x30
 8012b08:	2b09      	cmp	r3, #9
 8012b0a:	d94b      	bls.n	8012ba4 <_svfiprintf_r+0x17c>
 8012b0c:	b1b0      	cbz	r0, 8012b3c <_svfiprintf_r+0x114>
 8012b0e:	9207      	str	r2, [sp, #28]
 8012b10:	e014      	b.n	8012b3c <_svfiprintf_r+0x114>
 8012b12:	eba0 0308 	sub.w	r3, r0, r8
 8012b16:	fa09 f303 	lsl.w	r3, r9, r3
 8012b1a:	4313      	orrs	r3, r2
 8012b1c:	9304      	str	r3, [sp, #16]
 8012b1e:	46a2      	mov	sl, r4
 8012b20:	e7d2      	b.n	8012ac8 <_svfiprintf_r+0xa0>
 8012b22:	9b03      	ldr	r3, [sp, #12]
 8012b24:	1d19      	adds	r1, r3, #4
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	9103      	str	r1, [sp, #12]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	bfbb      	ittet	lt
 8012b2e:	425b      	neglt	r3, r3
 8012b30:	f042 0202 	orrlt.w	r2, r2, #2
 8012b34:	9307      	strge	r3, [sp, #28]
 8012b36:	9307      	strlt	r3, [sp, #28]
 8012b38:	bfb8      	it	lt
 8012b3a:	9204      	strlt	r2, [sp, #16]
 8012b3c:	7823      	ldrb	r3, [r4, #0]
 8012b3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b40:	d10a      	bne.n	8012b58 <_svfiprintf_r+0x130>
 8012b42:	7863      	ldrb	r3, [r4, #1]
 8012b44:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b46:	d132      	bne.n	8012bae <_svfiprintf_r+0x186>
 8012b48:	9b03      	ldr	r3, [sp, #12]
 8012b4a:	1d1a      	adds	r2, r3, #4
 8012b4c:	681b      	ldr	r3, [r3, #0]
 8012b4e:	9203      	str	r2, [sp, #12]
 8012b50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012b54:	3402      	adds	r4, #2
 8012b56:	9305      	str	r3, [sp, #20]
 8012b58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012c1c <_svfiprintf_r+0x1f4>
 8012b5c:	7821      	ldrb	r1, [r4, #0]
 8012b5e:	2203      	movs	r2, #3
 8012b60:	4650      	mov	r0, sl
 8012b62:	f7ed fb35 	bl	80001d0 <memchr>
 8012b66:	b138      	cbz	r0, 8012b78 <_svfiprintf_r+0x150>
 8012b68:	9b04      	ldr	r3, [sp, #16]
 8012b6a:	eba0 000a 	sub.w	r0, r0, sl
 8012b6e:	2240      	movs	r2, #64	@ 0x40
 8012b70:	4082      	lsls	r2, r0
 8012b72:	4313      	orrs	r3, r2
 8012b74:	3401      	adds	r4, #1
 8012b76:	9304      	str	r3, [sp, #16]
 8012b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b7c:	4824      	ldr	r0, [pc, #144]	@ (8012c10 <_svfiprintf_r+0x1e8>)
 8012b7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012b82:	2206      	movs	r2, #6
 8012b84:	f7ed fb24 	bl	80001d0 <memchr>
 8012b88:	2800      	cmp	r0, #0
 8012b8a:	d036      	beq.n	8012bfa <_svfiprintf_r+0x1d2>
 8012b8c:	4b21      	ldr	r3, [pc, #132]	@ (8012c14 <_svfiprintf_r+0x1ec>)
 8012b8e:	bb1b      	cbnz	r3, 8012bd8 <_svfiprintf_r+0x1b0>
 8012b90:	9b03      	ldr	r3, [sp, #12]
 8012b92:	3307      	adds	r3, #7
 8012b94:	f023 0307 	bic.w	r3, r3, #7
 8012b98:	3308      	adds	r3, #8
 8012b9a:	9303      	str	r3, [sp, #12]
 8012b9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b9e:	4433      	add	r3, r6
 8012ba0:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ba2:	e76a      	b.n	8012a7a <_svfiprintf_r+0x52>
 8012ba4:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ba8:	460c      	mov	r4, r1
 8012baa:	2001      	movs	r0, #1
 8012bac:	e7a8      	b.n	8012b00 <_svfiprintf_r+0xd8>
 8012bae:	2300      	movs	r3, #0
 8012bb0:	3401      	adds	r4, #1
 8012bb2:	9305      	str	r3, [sp, #20]
 8012bb4:	4619      	mov	r1, r3
 8012bb6:	f04f 0c0a 	mov.w	ip, #10
 8012bba:	4620      	mov	r0, r4
 8012bbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012bc0:	3a30      	subs	r2, #48	@ 0x30
 8012bc2:	2a09      	cmp	r2, #9
 8012bc4:	d903      	bls.n	8012bce <_svfiprintf_r+0x1a6>
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d0c6      	beq.n	8012b58 <_svfiprintf_r+0x130>
 8012bca:	9105      	str	r1, [sp, #20]
 8012bcc:	e7c4      	b.n	8012b58 <_svfiprintf_r+0x130>
 8012bce:	fb0c 2101 	mla	r1, ip, r1, r2
 8012bd2:	4604      	mov	r4, r0
 8012bd4:	2301      	movs	r3, #1
 8012bd6:	e7f0      	b.n	8012bba <_svfiprintf_r+0x192>
 8012bd8:	ab03      	add	r3, sp, #12
 8012bda:	9300      	str	r3, [sp, #0]
 8012bdc:	462a      	mov	r2, r5
 8012bde:	4b0e      	ldr	r3, [pc, #56]	@ (8012c18 <_svfiprintf_r+0x1f0>)
 8012be0:	a904      	add	r1, sp, #16
 8012be2:	4638      	mov	r0, r7
 8012be4:	f3af 8000 	nop.w
 8012be8:	1c42      	adds	r2, r0, #1
 8012bea:	4606      	mov	r6, r0
 8012bec:	d1d6      	bne.n	8012b9c <_svfiprintf_r+0x174>
 8012bee:	89ab      	ldrh	r3, [r5, #12]
 8012bf0:	065b      	lsls	r3, r3, #25
 8012bf2:	f53f af2d 	bmi.w	8012a50 <_svfiprintf_r+0x28>
 8012bf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012bf8:	e72c      	b.n	8012a54 <_svfiprintf_r+0x2c>
 8012bfa:	ab03      	add	r3, sp, #12
 8012bfc:	9300      	str	r3, [sp, #0]
 8012bfe:	462a      	mov	r2, r5
 8012c00:	4b05      	ldr	r3, [pc, #20]	@ (8012c18 <_svfiprintf_r+0x1f0>)
 8012c02:	a904      	add	r1, sp, #16
 8012c04:	4638      	mov	r0, r7
 8012c06:	f000 f879 	bl	8012cfc <_printf_i>
 8012c0a:	e7ed      	b.n	8012be8 <_svfiprintf_r+0x1c0>
 8012c0c:	0801443f 	.word	0x0801443f
 8012c10:	08014449 	.word	0x08014449
 8012c14:	00000000 	.word	0x00000000
 8012c18:	08012971 	.word	0x08012971
 8012c1c:	08014445 	.word	0x08014445

08012c20 <_printf_common>:
 8012c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c24:	4616      	mov	r6, r2
 8012c26:	4698      	mov	r8, r3
 8012c28:	688a      	ldr	r2, [r1, #8]
 8012c2a:	690b      	ldr	r3, [r1, #16]
 8012c2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012c30:	4293      	cmp	r3, r2
 8012c32:	bfb8      	it	lt
 8012c34:	4613      	movlt	r3, r2
 8012c36:	6033      	str	r3, [r6, #0]
 8012c38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012c3c:	4607      	mov	r7, r0
 8012c3e:	460c      	mov	r4, r1
 8012c40:	b10a      	cbz	r2, 8012c46 <_printf_common+0x26>
 8012c42:	3301      	adds	r3, #1
 8012c44:	6033      	str	r3, [r6, #0]
 8012c46:	6823      	ldr	r3, [r4, #0]
 8012c48:	0699      	lsls	r1, r3, #26
 8012c4a:	bf42      	ittt	mi
 8012c4c:	6833      	ldrmi	r3, [r6, #0]
 8012c4e:	3302      	addmi	r3, #2
 8012c50:	6033      	strmi	r3, [r6, #0]
 8012c52:	6825      	ldr	r5, [r4, #0]
 8012c54:	f015 0506 	ands.w	r5, r5, #6
 8012c58:	d106      	bne.n	8012c68 <_printf_common+0x48>
 8012c5a:	f104 0a19 	add.w	sl, r4, #25
 8012c5e:	68e3      	ldr	r3, [r4, #12]
 8012c60:	6832      	ldr	r2, [r6, #0]
 8012c62:	1a9b      	subs	r3, r3, r2
 8012c64:	42ab      	cmp	r3, r5
 8012c66:	dc26      	bgt.n	8012cb6 <_printf_common+0x96>
 8012c68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012c6c:	6822      	ldr	r2, [r4, #0]
 8012c6e:	3b00      	subs	r3, #0
 8012c70:	bf18      	it	ne
 8012c72:	2301      	movne	r3, #1
 8012c74:	0692      	lsls	r2, r2, #26
 8012c76:	d42b      	bmi.n	8012cd0 <_printf_common+0xb0>
 8012c78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012c7c:	4641      	mov	r1, r8
 8012c7e:	4638      	mov	r0, r7
 8012c80:	47c8      	blx	r9
 8012c82:	3001      	adds	r0, #1
 8012c84:	d01e      	beq.n	8012cc4 <_printf_common+0xa4>
 8012c86:	6823      	ldr	r3, [r4, #0]
 8012c88:	6922      	ldr	r2, [r4, #16]
 8012c8a:	f003 0306 	and.w	r3, r3, #6
 8012c8e:	2b04      	cmp	r3, #4
 8012c90:	bf02      	ittt	eq
 8012c92:	68e5      	ldreq	r5, [r4, #12]
 8012c94:	6833      	ldreq	r3, [r6, #0]
 8012c96:	1aed      	subeq	r5, r5, r3
 8012c98:	68a3      	ldr	r3, [r4, #8]
 8012c9a:	bf0c      	ite	eq
 8012c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012ca0:	2500      	movne	r5, #0
 8012ca2:	4293      	cmp	r3, r2
 8012ca4:	bfc4      	itt	gt
 8012ca6:	1a9b      	subgt	r3, r3, r2
 8012ca8:	18ed      	addgt	r5, r5, r3
 8012caa:	2600      	movs	r6, #0
 8012cac:	341a      	adds	r4, #26
 8012cae:	42b5      	cmp	r5, r6
 8012cb0:	d11a      	bne.n	8012ce8 <_printf_common+0xc8>
 8012cb2:	2000      	movs	r0, #0
 8012cb4:	e008      	b.n	8012cc8 <_printf_common+0xa8>
 8012cb6:	2301      	movs	r3, #1
 8012cb8:	4652      	mov	r2, sl
 8012cba:	4641      	mov	r1, r8
 8012cbc:	4638      	mov	r0, r7
 8012cbe:	47c8      	blx	r9
 8012cc0:	3001      	adds	r0, #1
 8012cc2:	d103      	bne.n	8012ccc <_printf_common+0xac>
 8012cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8012cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ccc:	3501      	adds	r5, #1
 8012cce:	e7c6      	b.n	8012c5e <_printf_common+0x3e>
 8012cd0:	18e1      	adds	r1, r4, r3
 8012cd2:	1c5a      	adds	r2, r3, #1
 8012cd4:	2030      	movs	r0, #48	@ 0x30
 8012cd6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012cda:	4422      	add	r2, r4
 8012cdc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012ce0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012ce4:	3302      	adds	r3, #2
 8012ce6:	e7c7      	b.n	8012c78 <_printf_common+0x58>
 8012ce8:	2301      	movs	r3, #1
 8012cea:	4622      	mov	r2, r4
 8012cec:	4641      	mov	r1, r8
 8012cee:	4638      	mov	r0, r7
 8012cf0:	47c8      	blx	r9
 8012cf2:	3001      	adds	r0, #1
 8012cf4:	d0e6      	beq.n	8012cc4 <_printf_common+0xa4>
 8012cf6:	3601      	adds	r6, #1
 8012cf8:	e7d9      	b.n	8012cae <_printf_common+0x8e>
	...

08012cfc <_printf_i>:
 8012cfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d00:	7e0f      	ldrb	r7, [r1, #24]
 8012d02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012d04:	2f78      	cmp	r7, #120	@ 0x78
 8012d06:	4691      	mov	r9, r2
 8012d08:	4680      	mov	r8, r0
 8012d0a:	460c      	mov	r4, r1
 8012d0c:	469a      	mov	sl, r3
 8012d0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012d12:	d807      	bhi.n	8012d24 <_printf_i+0x28>
 8012d14:	2f62      	cmp	r7, #98	@ 0x62
 8012d16:	d80a      	bhi.n	8012d2e <_printf_i+0x32>
 8012d18:	2f00      	cmp	r7, #0
 8012d1a:	f000 80d1 	beq.w	8012ec0 <_printf_i+0x1c4>
 8012d1e:	2f58      	cmp	r7, #88	@ 0x58
 8012d20:	f000 80b8 	beq.w	8012e94 <_printf_i+0x198>
 8012d24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012d28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012d2c:	e03a      	b.n	8012da4 <_printf_i+0xa8>
 8012d2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012d32:	2b15      	cmp	r3, #21
 8012d34:	d8f6      	bhi.n	8012d24 <_printf_i+0x28>
 8012d36:	a101      	add	r1, pc, #4	@ (adr r1, 8012d3c <_printf_i+0x40>)
 8012d38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012d3c:	08012d95 	.word	0x08012d95
 8012d40:	08012da9 	.word	0x08012da9
 8012d44:	08012d25 	.word	0x08012d25
 8012d48:	08012d25 	.word	0x08012d25
 8012d4c:	08012d25 	.word	0x08012d25
 8012d50:	08012d25 	.word	0x08012d25
 8012d54:	08012da9 	.word	0x08012da9
 8012d58:	08012d25 	.word	0x08012d25
 8012d5c:	08012d25 	.word	0x08012d25
 8012d60:	08012d25 	.word	0x08012d25
 8012d64:	08012d25 	.word	0x08012d25
 8012d68:	08012ea7 	.word	0x08012ea7
 8012d6c:	08012dd3 	.word	0x08012dd3
 8012d70:	08012e61 	.word	0x08012e61
 8012d74:	08012d25 	.word	0x08012d25
 8012d78:	08012d25 	.word	0x08012d25
 8012d7c:	08012ec9 	.word	0x08012ec9
 8012d80:	08012d25 	.word	0x08012d25
 8012d84:	08012dd3 	.word	0x08012dd3
 8012d88:	08012d25 	.word	0x08012d25
 8012d8c:	08012d25 	.word	0x08012d25
 8012d90:	08012e69 	.word	0x08012e69
 8012d94:	6833      	ldr	r3, [r6, #0]
 8012d96:	1d1a      	adds	r2, r3, #4
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	6032      	str	r2, [r6, #0]
 8012d9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012da0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012da4:	2301      	movs	r3, #1
 8012da6:	e09c      	b.n	8012ee2 <_printf_i+0x1e6>
 8012da8:	6833      	ldr	r3, [r6, #0]
 8012daa:	6820      	ldr	r0, [r4, #0]
 8012dac:	1d19      	adds	r1, r3, #4
 8012dae:	6031      	str	r1, [r6, #0]
 8012db0:	0606      	lsls	r6, r0, #24
 8012db2:	d501      	bpl.n	8012db8 <_printf_i+0xbc>
 8012db4:	681d      	ldr	r5, [r3, #0]
 8012db6:	e003      	b.n	8012dc0 <_printf_i+0xc4>
 8012db8:	0645      	lsls	r5, r0, #25
 8012dba:	d5fb      	bpl.n	8012db4 <_printf_i+0xb8>
 8012dbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012dc0:	2d00      	cmp	r5, #0
 8012dc2:	da03      	bge.n	8012dcc <_printf_i+0xd0>
 8012dc4:	232d      	movs	r3, #45	@ 0x2d
 8012dc6:	426d      	negs	r5, r5
 8012dc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012dcc:	4858      	ldr	r0, [pc, #352]	@ (8012f30 <_printf_i+0x234>)
 8012dce:	230a      	movs	r3, #10
 8012dd0:	e011      	b.n	8012df6 <_printf_i+0xfa>
 8012dd2:	6821      	ldr	r1, [r4, #0]
 8012dd4:	6833      	ldr	r3, [r6, #0]
 8012dd6:	0608      	lsls	r0, r1, #24
 8012dd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8012ddc:	d402      	bmi.n	8012de4 <_printf_i+0xe8>
 8012dde:	0649      	lsls	r1, r1, #25
 8012de0:	bf48      	it	mi
 8012de2:	b2ad      	uxthmi	r5, r5
 8012de4:	2f6f      	cmp	r7, #111	@ 0x6f
 8012de6:	4852      	ldr	r0, [pc, #328]	@ (8012f30 <_printf_i+0x234>)
 8012de8:	6033      	str	r3, [r6, #0]
 8012dea:	bf14      	ite	ne
 8012dec:	230a      	movne	r3, #10
 8012dee:	2308      	moveq	r3, #8
 8012df0:	2100      	movs	r1, #0
 8012df2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012df6:	6866      	ldr	r6, [r4, #4]
 8012df8:	60a6      	str	r6, [r4, #8]
 8012dfa:	2e00      	cmp	r6, #0
 8012dfc:	db05      	blt.n	8012e0a <_printf_i+0x10e>
 8012dfe:	6821      	ldr	r1, [r4, #0]
 8012e00:	432e      	orrs	r6, r5
 8012e02:	f021 0104 	bic.w	r1, r1, #4
 8012e06:	6021      	str	r1, [r4, #0]
 8012e08:	d04b      	beq.n	8012ea2 <_printf_i+0x1a6>
 8012e0a:	4616      	mov	r6, r2
 8012e0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8012e10:	fb03 5711 	mls	r7, r3, r1, r5
 8012e14:	5dc7      	ldrb	r7, [r0, r7]
 8012e16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012e1a:	462f      	mov	r7, r5
 8012e1c:	42bb      	cmp	r3, r7
 8012e1e:	460d      	mov	r5, r1
 8012e20:	d9f4      	bls.n	8012e0c <_printf_i+0x110>
 8012e22:	2b08      	cmp	r3, #8
 8012e24:	d10b      	bne.n	8012e3e <_printf_i+0x142>
 8012e26:	6823      	ldr	r3, [r4, #0]
 8012e28:	07df      	lsls	r7, r3, #31
 8012e2a:	d508      	bpl.n	8012e3e <_printf_i+0x142>
 8012e2c:	6923      	ldr	r3, [r4, #16]
 8012e2e:	6861      	ldr	r1, [r4, #4]
 8012e30:	4299      	cmp	r1, r3
 8012e32:	bfde      	ittt	le
 8012e34:	2330      	movle	r3, #48	@ 0x30
 8012e36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012e3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012e3e:	1b92      	subs	r2, r2, r6
 8012e40:	6122      	str	r2, [r4, #16]
 8012e42:	f8cd a000 	str.w	sl, [sp]
 8012e46:	464b      	mov	r3, r9
 8012e48:	aa03      	add	r2, sp, #12
 8012e4a:	4621      	mov	r1, r4
 8012e4c:	4640      	mov	r0, r8
 8012e4e:	f7ff fee7 	bl	8012c20 <_printf_common>
 8012e52:	3001      	adds	r0, #1
 8012e54:	d14a      	bne.n	8012eec <_printf_i+0x1f0>
 8012e56:	f04f 30ff 	mov.w	r0, #4294967295
 8012e5a:	b004      	add	sp, #16
 8012e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e60:	6823      	ldr	r3, [r4, #0]
 8012e62:	f043 0320 	orr.w	r3, r3, #32
 8012e66:	6023      	str	r3, [r4, #0]
 8012e68:	4832      	ldr	r0, [pc, #200]	@ (8012f34 <_printf_i+0x238>)
 8012e6a:	2778      	movs	r7, #120	@ 0x78
 8012e6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012e70:	6823      	ldr	r3, [r4, #0]
 8012e72:	6831      	ldr	r1, [r6, #0]
 8012e74:	061f      	lsls	r7, r3, #24
 8012e76:	f851 5b04 	ldr.w	r5, [r1], #4
 8012e7a:	d402      	bmi.n	8012e82 <_printf_i+0x186>
 8012e7c:	065f      	lsls	r7, r3, #25
 8012e7e:	bf48      	it	mi
 8012e80:	b2ad      	uxthmi	r5, r5
 8012e82:	6031      	str	r1, [r6, #0]
 8012e84:	07d9      	lsls	r1, r3, #31
 8012e86:	bf44      	itt	mi
 8012e88:	f043 0320 	orrmi.w	r3, r3, #32
 8012e8c:	6023      	strmi	r3, [r4, #0]
 8012e8e:	b11d      	cbz	r5, 8012e98 <_printf_i+0x19c>
 8012e90:	2310      	movs	r3, #16
 8012e92:	e7ad      	b.n	8012df0 <_printf_i+0xf4>
 8012e94:	4826      	ldr	r0, [pc, #152]	@ (8012f30 <_printf_i+0x234>)
 8012e96:	e7e9      	b.n	8012e6c <_printf_i+0x170>
 8012e98:	6823      	ldr	r3, [r4, #0]
 8012e9a:	f023 0320 	bic.w	r3, r3, #32
 8012e9e:	6023      	str	r3, [r4, #0]
 8012ea0:	e7f6      	b.n	8012e90 <_printf_i+0x194>
 8012ea2:	4616      	mov	r6, r2
 8012ea4:	e7bd      	b.n	8012e22 <_printf_i+0x126>
 8012ea6:	6833      	ldr	r3, [r6, #0]
 8012ea8:	6825      	ldr	r5, [r4, #0]
 8012eaa:	6961      	ldr	r1, [r4, #20]
 8012eac:	1d18      	adds	r0, r3, #4
 8012eae:	6030      	str	r0, [r6, #0]
 8012eb0:	062e      	lsls	r6, r5, #24
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	d501      	bpl.n	8012eba <_printf_i+0x1be>
 8012eb6:	6019      	str	r1, [r3, #0]
 8012eb8:	e002      	b.n	8012ec0 <_printf_i+0x1c4>
 8012eba:	0668      	lsls	r0, r5, #25
 8012ebc:	d5fb      	bpl.n	8012eb6 <_printf_i+0x1ba>
 8012ebe:	8019      	strh	r1, [r3, #0]
 8012ec0:	2300      	movs	r3, #0
 8012ec2:	6123      	str	r3, [r4, #16]
 8012ec4:	4616      	mov	r6, r2
 8012ec6:	e7bc      	b.n	8012e42 <_printf_i+0x146>
 8012ec8:	6833      	ldr	r3, [r6, #0]
 8012eca:	1d1a      	adds	r2, r3, #4
 8012ecc:	6032      	str	r2, [r6, #0]
 8012ece:	681e      	ldr	r6, [r3, #0]
 8012ed0:	6862      	ldr	r2, [r4, #4]
 8012ed2:	2100      	movs	r1, #0
 8012ed4:	4630      	mov	r0, r6
 8012ed6:	f7ed f97b 	bl	80001d0 <memchr>
 8012eda:	b108      	cbz	r0, 8012ee0 <_printf_i+0x1e4>
 8012edc:	1b80      	subs	r0, r0, r6
 8012ede:	6060      	str	r0, [r4, #4]
 8012ee0:	6863      	ldr	r3, [r4, #4]
 8012ee2:	6123      	str	r3, [r4, #16]
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012eea:	e7aa      	b.n	8012e42 <_printf_i+0x146>
 8012eec:	6923      	ldr	r3, [r4, #16]
 8012eee:	4632      	mov	r2, r6
 8012ef0:	4649      	mov	r1, r9
 8012ef2:	4640      	mov	r0, r8
 8012ef4:	47d0      	blx	sl
 8012ef6:	3001      	adds	r0, #1
 8012ef8:	d0ad      	beq.n	8012e56 <_printf_i+0x15a>
 8012efa:	6823      	ldr	r3, [r4, #0]
 8012efc:	079b      	lsls	r3, r3, #30
 8012efe:	d413      	bmi.n	8012f28 <_printf_i+0x22c>
 8012f00:	68e0      	ldr	r0, [r4, #12]
 8012f02:	9b03      	ldr	r3, [sp, #12]
 8012f04:	4298      	cmp	r0, r3
 8012f06:	bfb8      	it	lt
 8012f08:	4618      	movlt	r0, r3
 8012f0a:	e7a6      	b.n	8012e5a <_printf_i+0x15e>
 8012f0c:	2301      	movs	r3, #1
 8012f0e:	4632      	mov	r2, r6
 8012f10:	4649      	mov	r1, r9
 8012f12:	4640      	mov	r0, r8
 8012f14:	47d0      	blx	sl
 8012f16:	3001      	adds	r0, #1
 8012f18:	d09d      	beq.n	8012e56 <_printf_i+0x15a>
 8012f1a:	3501      	adds	r5, #1
 8012f1c:	68e3      	ldr	r3, [r4, #12]
 8012f1e:	9903      	ldr	r1, [sp, #12]
 8012f20:	1a5b      	subs	r3, r3, r1
 8012f22:	42ab      	cmp	r3, r5
 8012f24:	dcf2      	bgt.n	8012f0c <_printf_i+0x210>
 8012f26:	e7eb      	b.n	8012f00 <_printf_i+0x204>
 8012f28:	2500      	movs	r5, #0
 8012f2a:	f104 0619 	add.w	r6, r4, #25
 8012f2e:	e7f5      	b.n	8012f1c <_printf_i+0x220>
 8012f30:	08014450 	.word	0x08014450
 8012f34:	08014461 	.word	0x08014461

08012f38 <__sflush_r>:
 8012f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f40:	0716      	lsls	r6, r2, #28
 8012f42:	4605      	mov	r5, r0
 8012f44:	460c      	mov	r4, r1
 8012f46:	d454      	bmi.n	8012ff2 <__sflush_r+0xba>
 8012f48:	684b      	ldr	r3, [r1, #4]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	dc02      	bgt.n	8012f54 <__sflush_r+0x1c>
 8012f4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	dd48      	ble.n	8012fe6 <__sflush_r+0xae>
 8012f54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012f56:	2e00      	cmp	r6, #0
 8012f58:	d045      	beq.n	8012fe6 <__sflush_r+0xae>
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012f60:	682f      	ldr	r7, [r5, #0]
 8012f62:	6a21      	ldr	r1, [r4, #32]
 8012f64:	602b      	str	r3, [r5, #0]
 8012f66:	d030      	beq.n	8012fca <__sflush_r+0x92>
 8012f68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012f6a:	89a3      	ldrh	r3, [r4, #12]
 8012f6c:	0759      	lsls	r1, r3, #29
 8012f6e:	d505      	bpl.n	8012f7c <__sflush_r+0x44>
 8012f70:	6863      	ldr	r3, [r4, #4]
 8012f72:	1ad2      	subs	r2, r2, r3
 8012f74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012f76:	b10b      	cbz	r3, 8012f7c <__sflush_r+0x44>
 8012f78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012f7a:	1ad2      	subs	r2, r2, r3
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012f80:	6a21      	ldr	r1, [r4, #32]
 8012f82:	4628      	mov	r0, r5
 8012f84:	47b0      	blx	r6
 8012f86:	1c43      	adds	r3, r0, #1
 8012f88:	89a3      	ldrh	r3, [r4, #12]
 8012f8a:	d106      	bne.n	8012f9a <__sflush_r+0x62>
 8012f8c:	6829      	ldr	r1, [r5, #0]
 8012f8e:	291d      	cmp	r1, #29
 8012f90:	d82b      	bhi.n	8012fea <__sflush_r+0xb2>
 8012f92:	4a2a      	ldr	r2, [pc, #168]	@ (801303c <__sflush_r+0x104>)
 8012f94:	40ca      	lsrs	r2, r1
 8012f96:	07d6      	lsls	r6, r2, #31
 8012f98:	d527      	bpl.n	8012fea <__sflush_r+0xb2>
 8012f9a:	2200      	movs	r2, #0
 8012f9c:	6062      	str	r2, [r4, #4]
 8012f9e:	04d9      	lsls	r1, r3, #19
 8012fa0:	6922      	ldr	r2, [r4, #16]
 8012fa2:	6022      	str	r2, [r4, #0]
 8012fa4:	d504      	bpl.n	8012fb0 <__sflush_r+0x78>
 8012fa6:	1c42      	adds	r2, r0, #1
 8012fa8:	d101      	bne.n	8012fae <__sflush_r+0x76>
 8012faa:	682b      	ldr	r3, [r5, #0]
 8012fac:	b903      	cbnz	r3, 8012fb0 <__sflush_r+0x78>
 8012fae:	6560      	str	r0, [r4, #84]	@ 0x54
 8012fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012fb2:	602f      	str	r7, [r5, #0]
 8012fb4:	b1b9      	cbz	r1, 8012fe6 <__sflush_r+0xae>
 8012fb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012fba:	4299      	cmp	r1, r3
 8012fbc:	d002      	beq.n	8012fc4 <__sflush_r+0x8c>
 8012fbe:	4628      	mov	r0, r5
 8012fc0:	f7ff fbd6 	bl	8012770 <_free_r>
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8012fc8:	e00d      	b.n	8012fe6 <__sflush_r+0xae>
 8012fca:	2301      	movs	r3, #1
 8012fcc:	4628      	mov	r0, r5
 8012fce:	47b0      	blx	r6
 8012fd0:	4602      	mov	r2, r0
 8012fd2:	1c50      	adds	r0, r2, #1
 8012fd4:	d1c9      	bne.n	8012f6a <__sflush_r+0x32>
 8012fd6:	682b      	ldr	r3, [r5, #0]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d0c6      	beq.n	8012f6a <__sflush_r+0x32>
 8012fdc:	2b1d      	cmp	r3, #29
 8012fde:	d001      	beq.n	8012fe4 <__sflush_r+0xac>
 8012fe0:	2b16      	cmp	r3, #22
 8012fe2:	d11e      	bne.n	8013022 <__sflush_r+0xea>
 8012fe4:	602f      	str	r7, [r5, #0]
 8012fe6:	2000      	movs	r0, #0
 8012fe8:	e022      	b.n	8013030 <__sflush_r+0xf8>
 8012fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fee:	b21b      	sxth	r3, r3
 8012ff0:	e01b      	b.n	801302a <__sflush_r+0xf2>
 8012ff2:	690f      	ldr	r7, [r1, #16]
 8012ff4:	2f00      	cmp	r7, #0
 8012ff6:	d0f6      	beq.n	8012fe6 <__sflush_r+0xae>
 8012ff8:	0793      	lsls	r3, r2, #30
 8012ffa:	680e      	ldr	r6, [r1, #0]
 8012ffc:	bf08      	it	eq
 8012ffe:	694b      	ldreq	r3, [r1, #20]
 8013000:	600f      	str	r7, [r1, #0]
 8013002:	bf18      	it	ne
 8013004:	2300      	movne	r3, #0
 8013006:	eba6 0807 	sub.w	r8, r6, r7
 801300a:	608b      	str	r3, [r1, #8]
 801300c:	f1b8 0f00 	cmp.w	r8, #0
 8013010:	dde9      	ble.n	8012fe6 <__sflush_r+0xae>
 8013012:	6a21      	ldr	r1, [r4, #32]
 8013014:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013016:	4643      	mov	r3, r8
 8013018:	463a      	mov	r2, r7
 801301a:	4628      	mov	r0, r5
 801301c:	47b0      	blx	r6
 801301e:	2800      	cmp	r0, #0
 8013020:	dc08      	bgt.n	8013034 <__sflush_r+0xfc>
 8013022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801302a:	81a3      	strh	r3, [r4, #12]
 801302c:	f04f 30ff 	mov.w	r0, #4294967295
 8013030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013034:	4407      	add	r7, r0
 8013036:	eba8 0800 	sub.w	r8, r8, r0
 801303a:	e7e7      	b.n	801300c <__sflush_r+0xd4>
 801303c:	20400001 	.word	0x20400001

08013040 <_fflush_r>:
 8013040:	b538      	push	{r3, r4, r5, lr}
 8013042:	690b      	ldr	r3, [r1, #16]
 8013044:	4605      	mov	r5, r0
 8013046:	460c      	mov	r4, r1
 8013048:	b913      	cbnz	r3, 8013050 <_fflush_r+0x10>
 801304a:	2500      	movs	r5, #0
 801304c:	4628      	mov	r0, r5
 801304e:	bd38      	pop	{r3, r4, r5, pc}
 8013050:	b118      	cbz	r0, 801305a <_fflush_r+0x1a>
 8013052:	6a03      	ldr	r3, [r0, #32]
 8013054:	b90b      	cbnz	r3, 801305a <_fflush_r+0x1a>
 8013056:	f7ff fa47 	bl	80124e8 <__sinit>
 801305a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d0f3      	beq.n	801304a <_fflush_r+0xa>
 8013062:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013064:	07d0      	lsls	r0, r2, #31
 8013066:	d404      	bmi.n	8013072 <_fflush_r+0x32>
 8013068:	0599      	lsls	r1, r3, #22
 801306a:	d402      	bmi.n	8013072 <_fflush_r+0x32>
 801306c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801306e:	f7ff fb50 	bl	8012712 <__retarget_lock_acquire_recursive>
 8013072:	4628      	mov	r0, r5
 8013074:	4621      	mov	r1, r4
 8013076:	f7ff ff5f 	bl	8012f38 <__sflush_r>
 801307a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801307c:	07da      	lsls	r2, r3, #31
 801307e:	4605      	mov	r5, r0
 8013080:	d4e4      	bmi.n	801304c <_fflush_r+0xc>
 8013082:	89a3      	ldrh	r3, [r4, #12]
 8013084:	059b      	lsls	r3, r3, #22
 8013086:	d4e1      	bmi.n	801304c <_fflush_r+0xc>
 8013088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801308a:	f7ff fb43 	bl	8012714 <__retarget_lock_release_recursive>
 801308e:	e7dd      	b.n	801304c <_fflush_r+0xc>

08013090 <fiprintf>:
 8013090:	b40e      	push	{r1, r2, r3}
 8013092:	b503      	push	{r0, r1, lr}
 8013094:	4601      	mov	r1, r0
 8013096:	ab03      	add	r3, sp, #12
 8013098:	4805      	ldr	r0, [pc, #20]	@ (80130b0 <fiprintf+0x20>)
 801309a:	f853 2b04 	ldr.w	r2, [r3], #4
 801309e:	6800      	ldr	r0, [r0, #0]
 80130a0:	9301      	str	r3, [sp, #4]
 80130a2:	f000 f88f 	bl	80131c4 <_vfiprintf_r>
 80130a6:	b002      	add	sp, #8
 80130a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80130ac:	b003      	add	sp, #12
 80130ae:	4770      	bx	lr
 80130b0:	20000068 	.word	0x20000068

080130b4 <memmove>:
 80130b4:	4288      	cmp	r0, r1
 80130b6:	b510      	push	{r4, lr}
 80130b8:	eb01 0402 	add.w	r4, r1, r2
 80130bc:	d902      	bls.n	80130c4 <memmove+0x10>
 80130be:	4284      	cmp	r4, r0
 80130c0:	4623      	mov	r3, r4
 80130c2:	d807      	bhi.n	80130d4 <memmove+0x20>
 80130c4:	1e43      	subs	r3, r0, #1
 80130c6:	42a1      	cmp	r1, r4
 80130c8:	d008      	beq.n	80130dc <memmove+0x28>
 80130ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80130ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80130d2:	e7f8      	b.n	80130c6 <memmove+0x12>
 80130d4:	4402      	add	r2, r0
 80130d6:	4601      	mov	r1, r0
 80130d8:	428a      	cmp	r2, r1
 80130da:	d100      	bne.n	80130de <memmove+0x2a>
 80130dc:	bd10      	pop	{r4, pc}
 80130de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80130e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80130e6:	e7f7      	b.n	80130d8 <memmove+0x24>

080130e8 <_sbrk_r>:
 80130e8:	b538      	push	{r3, r4, r5, lr}
 80130ea:	4d06      	ldr	r5, [pc, #24]	@ (8013104 <_sbrk_r+0x1c>)
 80130ec:	2300      	movs	r3, #0
 80130ee:	4604      	mov	r4, r0
 80130f0:	4608      	mov	r0, r1
 80130f2:	602b      	str	r3, [r5, #0]
 80130f4:	f7f0 ffc4 	bl	8004080 <_sbrk>
 80130f8:	1c43      	adds	r3, r0, #1
 80130fa:	d102      	bne.n	8013102 <_sbrk_r+0x1a>
 80130fc:	682b      	ldr	r3, [r5, #0]
 80130fe:	b103      	cbz	r3, 8013102 <_sbrk_r+0x1a>
 8013100:	6023      	str	r3, [r4, #0]
 8013102:	bd38      	pop	{r3, r4, r5, pc}
 8013104:	200047a8 	.word	0x200047a8

08013108 <abort>:
 8013108:	b508      	push	{r3, lr}
 801310a:	2006      	movs	r0, #6
 801310c:	f000 fa2e 	bl	801356c <raise>
 8013110:	2001      	movs	r0, #1
 8013112:	f7f0 ff3d 	bl	8003f90 <_exit>

08013116 <_realloc_r>:
 8013116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801311a:	4607      	mov	r7, r0
 801311c:	4614      	mov	r4, r2
 801311e:	460d      	mov	r5, r1
 8013120:	b921      	cbnz	r1, 801312c <_realloc_r+0x16>
 8013122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013126:	4611      	mov	r1, r2
 8013128:	f7ff bb96 	b.w	8012858 <_malloc_r>
 801312c:	b92a      	cbnz	r2, 801313a <_realloc_r+0x24>
 801312e:	f7ff fb1f 	bl	8012770 <_free_r>
 8013132:	4625      	mov	r5, r4
 8013134:	4628      	mov	r0, r5
 8013136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801313a:	f000 fa33 	bl	80135a4 <_malloc_usable_size_r>
 801313e:	4284      	cmp	r4, r0
 8013140:	4606      	mov	r6, r0
 8013142:	d802      	bhi.n	801314a <_realloc_r+0x34>
 8013144:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013148:	d8f4      	bhi.n	8013134 <_realloc_r+0x1e>
 801314a:	4621      	mov	r1, r4
 801314c:	4638      	mov	r0, r7
 801314e:	f7ff fb83 	bl	8012858 <_malloc_r>
 8013152:	4680      	mov	r8, r0
 8013154:	b908      	cbnz	r0, 801315a <_realloc_r+0x44>
 8013156:	4645      	mov	r5, r8
 8013158:	e7ec      	b.n	8013134 <_realloc_r+0x1e>
 801315a:	42b4      	cmp	r4, r6
 801315c:	4622      	mov	r2, r4
 801315e:	4629      	mov	r1, r5
 8013160:	bf28      	it	cs
 8013162:	4632      	movcs	r2, r6
 8013164:	f7ff fad7 	bl	8012716 <memcpy>
 8013168:	4629      	mov	r1, r5
 801316a:	4638      	mov	r0, r7
 801316c:	f7ff fb00 	bl	8012770 <_free_r>
 8013170:	e7f1      	b.n	8013156 <_realloc_r+0x40>

08013172 <__sfputc_r>:
 8013172:	6893      	ldr	r3, [r2, #8]
 8013174:	3b01      	subs	r3, #1
 8013176:	2b00      	cmp	r3, #0
 8013178:	b410      	push	{r4}
 801317a:	6093      	str	r3, [r2, #8]
 801317c:	da08      	bge.n	8013190 <__sfputc_r+0x1e>
 801317e:	6994      	ldr	r4, [r2, #24]
 8013180:	42a3      	cmp	r3, r4
 8013182:	db01      	blt.n	8013188 <__sfputc_r+0x16>
 8013184:	290a      	cmp	r1, #10
 8013186:	d103      	bne.n	8013190 <__sfputc_r+0x1e>
 8013188:	f85d 4b04 	ldr.w	r4, [sp], #4
 801318c:	f000 b932 	b.w	80133f4 <__swbuf_r>
 8013190:	6813      	ldr	r3, [r2, #0]
 8013192:	1c58      	adds	r0, r3, #1
 8013194:	6010      	str	r0, [r2, #0]
 8013196:	7019      	strb	r1, [r3, #0]
 8013198:	4608      	mov	r0, r1
 801319a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801319e:	4770      	bx	lr

080131a0 <__sfputs_r>:
 80131a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131a2:	4606      	mov	r6, r0
 80131a4:	460f      	mov	r7, r1
 80131a6:	4614      	mov	r4, r2
 80131a8:	18d5      	adds	r5, r2, r3
 80131aa:	42ac      	cmp	r4, r5
 80131ac:	d101      	bne.n	80131b2 <__sfputs_r+0x12>
 80131ae:	2000      	movs	r0, #0
 80131b0:	e007      	b.n	80131c2 <__sfputs_r+0x22>
 80131b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131b6:	463a      	mov	r2, r7
 80131b8:	4630      	mov	r0, r6
 80131ba:	f7ff ffda 	bl	8013172 <__sfputc_r>
 80131be:	1c43      	adds	r3, r0, #1
 80131c0:	d1f3      	bne.n	80131aa <__sfputs_r+0xa>
 80131c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080131c4 <_vfiprintf_r>:
 80131c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131c8:	460d      	mov	r5, r1
 80131ca:	b09d      	sub	sp, #116	@ 0x74
 80131cc:	4614      	mov	r4, r2
 80131ce:	4698      	mov	r8, r3
 80131d0:	4606      	mov	r6, r0
 80131d2:	b118      	cbz	r0, 80131dc <_vfiprintf_r+0x18>
 80131d4:	6a03      	ldr	r3, [r0, #32]
 80131d6:	b90b      	cbnz	r3, 80131dc <_vfiprintf_r+0x18>
 80131d8:	f7ff f986 	bl	80124e8 <__sinit>
 80131dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131de:	07d9      	lsls	r1, r3, #31
 80131e0:	d405      	bmi.n	80131ee <_vfiprintf_r+0x2a>
 80131e2:	89ab      	ldrh	r3, [r5, #12]
 80131e4:	059a      	lsls	r2, r3, #22
 80131e6:	d402      	bmi.n	80131ee <_vfiprintf_r+0x2a>
 80131e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80131ea:	f7ff fa92 	bl	8012712 <__retarget_lock_acquire_recursive>
 80131ee:	89ab      	ldrh	r3, [r5, #12]
 80131f0:	071b      	lsls	r3, r3, #28
 80131f2:	d501      	bpl.n	80131f8 <_vfiprintf_r+0x34>
 80131f4:	692b      	ldr	r3, [r5, #16]
 80131f6:	b99b      	cbnz	r3, 8013220 <_vfiprintf_r+0x5c>
 80131f8:	4629      	mov	r1, r5
 80131fa:	4630      	mov	r0, r6
 80131fc:	f000 f938 	bl	8013470 <__swsetup_r>
 8013200:	b170      	cbz	r0, 8013220 <_vfiprintf_r+0x5c>
 8013202:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013204:	07dc      	lsls	r4, r3, #31
 8013206:	d504      	bpl.n	8013212 <_vfiprintf_r+0x4e>
 8013208:	f04f 30ff 	mov.w	r0, #4294967295
 801320c:	b01d      	add	sp, #116	@ 0x74
 801320e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013212:	89ab      	ldrh	r3, [r5, #12]
 8013214:	0598      	lsls	r0, r3, #22
 8013216:	d4f7      	bmi.n	8013208 <_vfiprintf_r+0x44>
 8013218:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801321a:	f7ff fa7b 	bl	8012714 <__retarget_lock_release_recursive>
 801321e:	e7f3      	b.n	8013208 <_vfiprintf_r+0x44>
 8013220:	2300      	movs	r3, #0
 8013222:	9309      	str	r3, [sp, #36]	@ 0x24
 8013224:	2320      	movs	r3, #32
 8013226:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801322a:	f8cd 800c 	str.w	r8, [sp, #12]
 801322e:	2330      	movs	r3, #48	@ 0x30
 8013230:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80133e0 <_vfiprintf_r+0x21c>
 8013234:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013238:	f04f 0901 	mov.w	r9, #1
 801323c:	4623      	mov	r3, r4
 801323e:	469a      	mov	sl, r3
 8013240:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013244:	b10a      	cbz	r2, 801324a <_vfiprintf_r+0x86>
 8013246:	2a25      	cmp	r2, #37	@ 0x25
 8013248:	d1f9      	bne.n	801323e <_vfiprintf_r+0x7a>
 801324a:	ebba 0b04 	subs.w	fp, sl, r4
 801324e:	d00b      	beq.n	8013268 <_vfiprintf_r+0xa4>
 8013250:	465b      	mov	r3, fp
 8013252:	4622      	mov	r2, r4
 8013254:	4629      	mov	r1, r5
 8013256:	4630      	mov	r0, r6
 8013258:	f7ff ffa2 	bl	80131a0 <__sfputs_r>
 801325c:	3001      	adds	r0, #1
 801325e:	f000 80a7 	beq.w	80133b0 <_vfiprintf_r+0x1ec>
 8013262:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013264:	445a      	add	r2, fp
 8013266:	9209      	str	r2, [sp, #36]	@ 0x24
 8013268:	f89a 3000 	ldrb.w	r3, [sl]
 801326c:	2b00      	cmp	r3, #0
 801326e:	f000 809f 	beq.w	80133b0 <_vfiprintf_r+0x1ec>
 8013272:	2300      	movs	r3, #0
 8013274:	f04f 32ff 	mov.w	r2, #4294967295
 8013278:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801327c:	f10a 0a01 	add.w	sl, sl, #1
 8013280:	9304      	str	r3, [sp, #16]
 8013282:	9307      	str	r3, [sp, #28]
 8013284:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013288:	931a      	str	r3, [sp, #104]	@ 0x68
 801328a:	4654      	mov	r4, sl
 801328c:	2205      	movs	r2, #5
 801328e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013292:	4853      	ldr	r0, [pc, #332]	@ (80133e0 <_vfiprintf_r+0x21c>)
 8013294:	f7ec ff9c 	bl	80001d0 <memchr>
 8013298:	9a04      	ldr	r2, [sp, #16]
 801329a:	b9d8      	cbnz	r0, 80132d4 <_vfiprintf_r+0x110>
 801329c:	06d1      	lsls	r1, r2, #27
 801329e:	bf44      	itt	mi
 80132a0:	2320      	movmi	r3, #32
 80132a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80132a6:	0713      	lsls	r3, r2, #28
 80132a8:	bf44      	itt	mi
 80132aa:	232b      	movmi	r3, #43	@ 0x2b
 80132ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80132b0:	f89a 3000 	ldrb.w	r3, [sl]
 80132b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80132b6:	d015      	beq.n	80132e4 <_vfiprintf_r+0x120>
 80132b8:	9a07      	ldr	r2, [sp, #28]
 80132ba:	4654      	mov	r4, sl
 80132bc:	2000      	movs	r0, #0
 80132be:	f04f 0c0a 	mov.w	ip, #10
 80132c2:	4621      	mov	r1, r4
 80132c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80132c8:	3b30      	subs	r3, #48	@ 0x30
 80132ca:	2b09      	cmp	r3, #9
 80132cc:	d94b      	bls.n	8013366 <_vfiprintf_r+0x1a2>
 80132ce:	b1b0      	cbz	r0, 80132fe <_vfiprintf_r+0x13a>
 80132d0:	9207      	str	r2, [sp, #28]
 80132d2:	e014      	b.n	80132fe <_vfiprintf_r+0x13a>
 80132d4:	eba0 0308 	sub.w	r3, r0, r8
 80132d8:	fa09 f303 	lsl.w	r3, r9, r3
 80132dc:	4313      	orrs	r3, r2
 80132de:	9304      	str	r3, [sp, #16]
 80132e0:	46a2      	mov	sl, r4
 80132e2:	e7d2      	b.n	801328a <_vfiprintf_r+0xc6>
 80132e4:	9b03      	ldr	r3, [sp, #12]
 80132e6:	1d19      	adds	r1, r3, #4
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	9103      	str	r1, [sp, #12]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	bfbb      	ittet	lt
 80132f0:	425b      	neglt	r3, r3
 80132f2:	f042 0202 	orrlt.w	r2, r2, #2
 80132f6:	9307      	strge	r3, [sp, #28]
 80132f8:	9307      	strlt	r3, [sp, #28]
 80132fa:	bfb8      	it	lt
 80132fc:	9204      	strlt	r2, [sp, #16]
 80132fe:	7823      	ldrb	r3, [r4, #0]
 8013300:	2b2e      	cmp	r3, #46	@ 0x2e
 8013302:	d10a      	bne.n	801331a <_vfiprintf_r+0x156>
 8013304:	7863      	ldrb	r3, [r4, #1]
 8013306:	2b2a      	cmp	r3, #42	@ 0x2a
 8013308:	d132      	bne.n	8013370 <_vfiprintf_r+0x1ac>
 801330a:	9b03      	ldr	r3, [sp, #12]
 801330c:	1d1a      	adds	r2, r3, #4
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	9203      	str	r2, [sp, #12]
 8013312:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013316:	3402      	adds	r4, #2
 8013318:	9305      	str	r3, [sp, #20]
 801331a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80133f0 <_vfiprintf_r+0x22c>
 801331e:	7821      	ldrb	r1, [r4, #0]
 8013320:	2203      	movs	r2, #3
 8013322:	4650      	mov	r0, sl
 8013324:	f7ec ff54 	bl	80001d0 <memchr>
 8013328:	b138      	cbz	r0, 801333a <_vfiprintf_r+0x176>
 801332a:	9b04      	ldr	r3, [sp, #16]
 801332c:	eba0 000a 	sub.w	r0, r0, sl
 8013330:	2240      	movs	r2, #64	@ 0x40
 8013332:	4082      	lsls	r2, r0
 8013334:	4313      	orrs	r3, r2
 8013336:	3401      	adds	r4, #1
 8013338:	9304      	str	r3, [sp, #16]
 801333a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801333e:	4829      	ldr	r0, [pc, #164]	@ (80133e4 <_vfiprintf_r+0x220>)
 8013340:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013344:	2206      	movs	r2, #6
 8013346:	f7ec ff43 	bl	80001d0 <memchr>
 801334a:	2800      	cmp	r0, #0
 801334c:	d03f      	beq.n	80133ce <_vfiprintf_r+0x20a>
 801334e:	4b26      	ldr	r3, [pc, #152]	@ (80133e8 <_vfiprintf_r+0x224>)
 8013350:	bb1b      	cbnz	r3, 801339a <_vfiprintf_r+0x1d6>
 8013352:	9b03      	ldr	r3, [sp, #12]
 8013354:	3307      	adds	r3, #7
 8013356:	f023 0307 	bic.w	r3, r3, #7
 801335a:	3308      	adds	r3, #8
 801335c:	9303      	str	r3, [sp, #12]
 801335e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013360:	443b      	add	r3, r7
 8013362:	9309      	str	r3, [sp, #36]	@ 0x24
 8013364:	e76a      	b.n	801323c <_vfiprintf_r+0x78>
 8013366:	fb0c 3202 	mla	r2, ip, r2, r3
 801336a:	460c      	mov	r4, r1
 801336c:	2001      	movs	r0, #1
 801336e:	e7a8      	b.n	80132c2 <_vfiprintf_r+0xfe>
 8013370:	2300      	movs	r3, #0
 8013372:	3401      	adds	r4, #1
 8013374:	9305      	str	r3, [sp, #20]
 8013376:	4619      	mov	r1, r3
 8013378:	f04f 0c0a 	mov.w	ip, #10
 801337c:	4620      	mov	r0, r4
 801337e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013382:	3a30      	subs	r2, #48	@ 0x30
 8013384:	2a09      	cmp	r2, #9
 8013386:	d903      	bls.n	8013390 <_vfiprintf_r+0x1cc>
 8013388:	2b00      	cmp	r3, #0
 801338a:	d0c6      	beq.n	801331a <_vfiprintf_r+0x156>
 801338c:	9105      	str	r1, [sp, #20]
 801338e:	e7c4      	b.n	801331a <_vfiprintf_r+0x156>
 8013390:	fb0c 2101 	mla	r1, ip, r1, r2
 8013394:	4604      	mov	r4, r0
 8013396:	2301      	movs	r3, #1
 8013398:	e7f0      	b.n	801337c <_vfiprintf_r+0x1b8>
 801339a:	ab03      	add	r3, sp, #12
 801339c:	9300      	str	r3, [sp, #0]
 801339e:	462a      	mov	r2, r5
 80133a0:	4b12      	ldr	r3, [pc, #72]	@ (80133ec <_vfiprintf_r+0x228>)
 80133a2:	a904      	add	r1, sp, #16
 80133a4:	4630      	mov	r0, r6
 80133a6:	f3af 8000 	nop.w
 80133aa:	4607      	mov	r7, r0
 80133ac:	1c78      	adds	r0, r7, #1
 80133ae:	d1d6      	bne.n	801335e <_vfiprintf_r+0x19a>
 80133b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80133b2:	07d9      	lsls	r1, r3, #31
 80133b4:	d405      	bmi.n	80133c2 <_vfiprintf_r+0x1fe>
 80133b6:	89ab      	ldrh	r3, [r5, #12]
 80133b8:	059a      	lsls	r2, r3, #22
 80133ba:	d402      	bmi.n	80133c2 <_vfiprintf_r+0x1fe>
 80133bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80133be:	f7ff f9a9 	bl	8012714 <__retarget_lock_release_recursive>
 80133c2:	89ab      	ldrh	r3, [r5, #12]
 80133c4:	065b      	lsls	r3, r3, #25
 80133c6:	f53f af1f 	bmi.w	8013208 <_vfiprintf_r+0x44>
 80133ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80133cc:	e71e      	b.n	801320c <_vfiprintf_r+0x48>
 80133ce:	ab03      	add	r3, sp, #12
 80133d0:	9300      	str	r3, [sp, #0]
 80133d2:	462a      	mov	r2, r5
 80133d4:	4b05      	ldr	r3, [pc, #20]	@ (80133ec <_vfiprintf_r+0x228>)
 80133d6:	a904      	add	r1, sp, #16
 80133d8:	4630      	mov	r0, r6
 80133da:	f7ff fc8f 	bl	8012cfc <_printf_i>
 80133de:	e7e4      	b.n	80133aa <_vfiprintf_r+0x1e6>
 80133e0:	0801443f 	.word	0x0801443f
 80133e4:	08014449 	.word	0x08014449
 80133e8:	00000000 	.word	0x00000000
 80133ec:	080131a1 	.word	0x080131a1
 80133f0:	08014445 	.word	0x08014445

080133f4 <__swbuf_r>:
 80133f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133f6:	460e      	mov	r6, r1
 80133f8:	4614      	mov	r4, r2
 80133fa:	4605      	mov	r5, r0
 80133fc:	b118      	cbz	r0, 8013406 <__swbuf_r+0x12>
 80133fe:	6a03      	ldr	r3, [r0, #32]
 8013400:	b90b      	cbnz	r3, 8013406 <__swbuf_r+0x12>
 8013402:	f7ff f871 	bl	80124e8 <__sinit>
 8013406:	69a3      	ldr	r3, [r4, #24]
 8013408:	60a3      	str	r3, [r4, #8]
 801340a:	89a3      	ldrh	r3, [r4, #12]
 801340c:	071a      	lsls	r2, r3, #28
 801340e:	d501      	bpl.n	8013414 <__swbuf_r+0x20>
 8013410:	6923      	ldr	r3, [r4, #16]
 8013412:	b943      	cbnz	r3, 8013426 <__swbuf_r+0x32>
 8013414:	4621      	mov	r1, r4
 8013416:	4628      	mov	r0, r5
 8013418:	f000 f82a 	bl	8013470 <__swsetup_r>
 801341c:	b118      	cbz	r0, 8013426 <__swbuf_r+0x32>
 801341e:	f04f 37ff 	mov.w	r7, #4294967295
 8013422:	4638      	mov	r0, r7
 8013424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013426:	6823      	ldr	r3, [r4, #0]
 8013428:	6922      	ldr	r2, [r4, #16]
 801342a:	1a98      	subs	r0, r3, r2
 801342c:	6963      	ldr	r3, [r4, #20]
 801342e:	b2f6      	uxtb	r6, r6
 8013430:	4283      	cmp	r3, r0
 8013432:	4637      	mov	r7, r6
 8013434:	dc05      	bgt.n	8013442 <__swbuf_r+0x4e>
 8013436:	4621      	mov	r1, r4
 8013438:	4628      	mov	r0, r5
 801343a:	f7ff fe01 	bl	8013040 <_fflush_r>
 801343e:	2800      	cmp	r0, #0
 8013440:	d1ed      	bne.n	801341e <__swbuf_r+0x2a>
 8013442:	68a3      	ldr	r3, [r4, #8]
 8013444:	3b01      	subs	r3, #1
 8013446:	60a3      	str	r3, [r4, #8]
 8013448:	6823      	ldr	r3, [r4, #0]
 801344a:	1c5a      	adds	r2, r3, #1
 801344c:	6022      	str	r2, [r4, #0]
 801344e:	701e      	strb	r6, [r3, #0]
 8013450:	6962      	ldr	r2, [r4, #20]
 8013452:	1c43      	adds	r3, r0, #1
 8013454:	429a      	cmp	r2, r3
 8013456:	d004      	beq.n	8013462 <__swbuf_r+0x6e>
 8013458:	89a3      	ldrh	r3, [r4, #12]
 801345a:	07db      	lsls	r3, r3, #31
 801345c:	d5e1      	bpl.n	8013422 <__swbuf_r+0x2e>
 801345e:	2e0a      	cmp	r6, #10
 8013460:	d1df      	bne.n	8013422 <__swbuf_r+0x2e>
 8013462:	4621      	mov	r1, r4
 8013464:	4628      	mov	r0, r5
 8013466:	f7ff fdeb 	bl	8013040 <_fflush_r>
 801346a:	2800      	cmp	r0, #0
 801346c:	d0d9      	beq.n	8013422 <__swbuf_r+0x2e>
 801346e:	e7d6      	b.n	801341e <__swbuf_r+0x2a>

08013470 <__swsetup_r>:
 8013470:	b538      	push	{r3, r4, r5, lr}
 8013472:	4b29      	ldr	r3, [pc, #164]	@ (8013518 <__swsetup_r+0xa8>)
 8013474:	4605      	mov	r5, r0
 8013476:	6818      	ldr	r0, [r3, #0]
 8013478:	460c      	mov	r4, r1
 801347a:	b118      	cbz	r0, 8013484 <__swsetup_r+0x14>
 801347c:	6a03      	ldr	r3, [r0, #32]
 801347e:	b90b      	cbnz	r3, 8013484 <__swsetup_r+0x14>
 8013480:	f7ff f832 	bl	80124e8 <__sinit>
 8013484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013488:	0719      	lsls	r1, r3, #28
 801348a:	d422      	bmi.n	80134d2 <__swsetup_r+0x62>
 801348c:	06da      	lsls	r2, r3, #27
 801348e:	d407      	bmi.n	80134a0 <__swsetup_r+0x30>
 8013490:	2209      	movs	r2, #9
 8013492:	602a      	str	r2, [r5, #0]
 8013494:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013498:	81a3      	strh	r3, [r4, #12]
 801349a:	f04f 30ff 	mov.w	r0, #4294967295
 801349e:	e033      	b.n	8013508 <__swsetup_r+0x98>
 80134a0:	0758      	lsls	r0, r3, #29
 80134a2:	d512      	bpl.n	80134ca <__swsetup_r+0x5a>
 80134a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80134a6:	b141      	cbz	r1, 80134ba <__swsetup_r+0x4a>
 80134a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80134ac:	4299      	cmp	r1, r3
 80134ae:	d002      	beq.n	80134b6 <__swsetup_r+0x46>
 80134b0:	4628      	mov	r0, r5
 80134b2:	f7ff f95d 	bl	8012770 <_free_r>
 80134b6:	2300      	movs	r3, #0
 80134b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80134ba:	89a3      	ldrh	r3, [r4, #12]
 80134bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80134c0:	81a3      	strh	r3, [r4, #12]
 80134c2:	2300      	movs	r3, #0
 80134c4:	6063      	str	r3, [r4, #4]
 80134c6:	6923      	ldr	r3, [r4, #16]
 80134c8:	6023      	str	r3, [r4, #0]
 80134ca:	89a3      	ldrh	r3, [r4, #12]
 80134cc:	f043 0308 	orr.w	r3, r3, #8
 80134d0:	81a3      	strh	r3, [r4, #12]
 80134d2:	6923      	ldr	r3, [r4, #16]
 80134d4:	b94b      	cbnz	r3, 80134ea <__swsetup_r+0x7a>
 80134d6:	89a3      	ldrh	r3, [r4, #12]
 80134d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80134dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80134e0:	d003      	beq.n	80134ea <__swsetup_r+0x7a>
 80134e2:	4621      	mov	r1, r4
 80134e4:	4628      	mov	r0, r5
 80134e6:	f000 f88b 	bl	8013600 <__smakebuf_r>
 80134ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134ee:	f013 0201 	ands.w	r2, r3, #1
 80134f2:	d00a      	beq.n	801350a <__swsetup_r+0x9a>
 80134f4:	2200      	movs	r2, #0
 80134f6:	60a2      	str	r2, [r4, #8]
 80134f8:	6962      	ldr	r2, [r4, #20]
 80134fa:	4252      	negs	r2, r2
 80134fc:	61a2      	str	r2, [r4, #24]
 80134fe:	6922      	ldr	r2, [r4, #16]
 8013500:	b942      	cbnz	r2, 8013514 <__swsetup_r+0xa4>
 8013502:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013506:	d1c5      	bne.n	8013494 <__swsetup_r+0x24>
 8013508:	bd38      	pop	{r3, r4, r5, pc}
 801350a:	0799      	lsls	r1, r3, #30
 801350c:	bf58      	it	pl
 801350e:	6962      	ldrpl	r2, [r4, #20]
 8013510:	60a2      	str	r2, [r4, #8]
 8013512:	e7f4      	b.n	80134fe <__swsetup_r+0x8e>
 8013514:	2000      	movs	r0, #0
 8013516:	e7f7      	b.n	8013508 <__swsetup_r+0x98>
 8013518:	20000068 	.word	0x20000068

0801351c <_raise_r>:
 801351c:	291f      	cmp	r1, #31
 801351e:	b538      	push	{r3, r4, r5, lr}
 8013520:	4605      	mov	r5, r0
 8013522:	460c      	mov	r4, r1
 8013524:	d904      	bls.n	8013530 <_raise_r+0x14>
 8013526:	2316      	movs	r3, #22
 8013528:	6003      	str	r3, [r0, #0]
 801352a:	f04f 30ff 	mov.w	r0, #4294967295
 801352e:	bd38      	pop	{r3, r4, r5, pc}
 8013530:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013532:	b112      	cbz	r2, 801353a <_raise_r+0x1e>
 8013534:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013538:	b94b      	cbnz	r3, 801354e <_raise_r+0x32>
 801353a:	4628      	mov	r0, r5
 801353c:	f000 f830 	bl	80135a0 <_getpid_r>
 8013540:	4622      	mov	r2, r4
 8013542:	4601      	mov	r1, r0
 8013544:	4628      	mov	r0, r5
 8013546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801354a:	f000 b817 	b.w	801357c <_kill_r>
 801354e:	2b01      	cmp	r3, #1
 8013550:	d00a      	beq.n	8013568 <_raise_r+0x4c>
 8013552:	1c59      	adds	r1, r3, #1
 8013554:	d103      	bne.n	801355e <_raise_r+0x42>
 8013556:	2316      	movs	r3, #22
 8013558:	6003      	str	r3, [r0, #0]
 801355a:	2001      	movs	r0, #1
 801355c:	e7e7      	b.n	801352e <_raise_r+0x12>
 801355e:	2100      	movs	r1, #0
 8013560:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013564:	4620      	mov	r0, r4
 8013566:	4798      	blx	r3
 8013568:	2000      	movs	r0, #0
 801356a:	e7e0      	b.n	801352e <_raise_r+0x12>

0801356c <raise>:
 801356c:	4b02      	ldr	r3, [pc, #8]	@ (8013578 <raise+0xc>)
 801356e:	4601      	mov	r1, r0
 8013570:	6818      	ldr	r0, [r3, #0]
 8013572:	f7ff bfd3 	b.w	801351c <_raise_r>
 8013576:	bf00      	nop
 8013578:	20000068 	.word	0x20000068

0801357c <_kill_r>:
 801357c:	b538      	push	{r3, r4, r5, lr}
 801357e:	4d07      	ldr	r5, [pc, #28]	@ (801359c <_kill_r+0x20>)
 8013580:	2300      	movs	r3, #0
 8013582:	4604      	mov	r4, r0
 8013584:	4608      	mov	r0, r1
 8013586:	4611      	mov	r1, r2
 8013588:	602b      	str	r3, [r5, #0]
 801358a:	f7f0 fcf1 	bl	8003f70 <_kill>
 801358e:	1c43      	adds	r3, r0, #1
 8013590:	d102      	bne.n	8013598 <_kill_r+0x1c>
 8013592:	682b      	ldr	r3, [r5, #0]
 8013594:	b103      	cbz	r3, 8013598 <_kill_r+0x1c>
 8013596:	6023      	str	r3, [r4, #0]
 8013598:	bd38      	pop	{r3, r4, r5, pc}
 801359a:	bf00      	nop
 801359c:	200047a8 	.word	0x200047a8

080135a0 <_getpid_r>:
 80135a0:	f7f0 bcde 	b.w	8003f60 <_getpid>

080135a4 <_malloc_usable_size_r>:
 80135a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80135a8:	1f18      	subs	r0, r3, #4
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	bfbc      	itt	lt
 80135ae:	580b      	ldrlt	r3, [r1, r0]
 80135b0:	18c0      	addlt	r0, r0, r3
 80135b2:	4770      	bx	lr

080135b4 <__swhatbuf_r>:
 80135b4:	b570      	push	{r4, r5, r6, lr}
 80135b6:	460c      	mov	r4, r1
 80135b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135bc:	2900      	cmp	r1, #0
 80135be:	b096      	sub	sp, #88	@ 0x58
 80135c0:	4615      	mov	r5, r2
 80135c2:	461e      	mov	r6, r3
 80135c4:	da0d      	bge.n	80135e2 <__swhatbuf_r+0x2e>
 80135c6:	89a3      	ldrh	r3, [r4, #12]
 80135c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80135cc:	f04f 0100 	mov.w	r1, #0
 80135d0:	bf14      	ite	ne
 80135d2:	2340      	movne	r3, #64	@ 0x40
 80135d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80135d8:	2000      	movs	r0, #0
 80135da:	6031      	str	r1, [r6, #0]
 80135dc:	602b      	str	r3, [r5, #0]
 80135de:	b016      	add	sp, #88	@ 0x58
 80135e0:	bd70      	pop	{r4, r5, r6, pc}
 80135e2:	466a      	mov	r2, sp
 80135e4:	f000 f848 	bl	8013678 <_fstat_r>
 80135e8:	2800      	cmp	r0, #0
 80135ea:	dbec      	blt.n	80135c6 <__swhatbuf_r+0x12>
 80135ec:	9901      	ldr	r1, [sp, #4]
 80135ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80135f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80135f6:	4259      	negs	r1, r3
 80135f8:	4159      	adcs	r1, r3
 80135fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80135fe:	e7eb      	b.n	80135d8 <__swhatbuf_r+0x24>

08013600 <__smakebuf_r>:
 8013600:	898b      	ldrh	r3, [r1, #12]
 8013602:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013604:	079d      	lsls	r5, r3, #30
 8013606:	4606      	mov	r6, r0
 8013608:	460c      	mov	r4, r1
 801360a:	d507      	bpl.n	801361c <__smakebuf_r+0x1c>
 801360c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013610:	6023      	str	r3, [r4, #0]
 8013612:	6123      	str	r3, [r4, #16]
 8013614:	2301      	movs	r3, #1
 8013616:	6163      	str	r3, [r4, #20]
 8013618:	b003      	add	sp, #12
 801361a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801361c:	ab01      	add	r3, sp, #4
 801361e:	466a      	mov	r2, sp
 8013620:	f7ff ffc8 	bl	80135b4 <__swhatbuf_r>
 8013624:	9f00      	ldr	r7, [sp, #0]
 8013626:	4605      	mov	r5, r0
 8013628:	4639      	mov	r1, r7
 801362a:	4630      	mov	r0, r6
 801362c:	f7ff f914 	bl	8012858 <_malloc_r>
 8013630:	b948      	cbnz	r0, 8013646 <__smakebuf_r+0x46>
 8013632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013636:	059a      	lsls	r2, r3, #22
 8013638:	d4ee      	bmi.n	8013618 <__smakebuf_r+0x18>
 801363a:	f023 0303 	bic.w	r3, r3, #3
 801363e:	f043 0302 	orr.w	r3, r3, #2
 8013642:	81a3      	strh	r3, [r4, #12]
 8013644:	e7e2      	b.n	801360c <__smakebuf_r+0xc>
 8013646:	89a3      	ldrh	r3, [r4, #12]
 8013648:	6020      	str	r0, [r4, #0]
 801364a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801364e:	81a3      	strh	r3, [r4, #12]
 8013650:	9b01      	ldr	r3, [sp, #4]
 8013652:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013656:	b15b      	cbz	r3, 8013670 <__smakebuf_r+0x70>
 8013658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801365c:	4630      	mov	r0, r6
 801365e:	f000 f81d 	bl	801369c <_isatty_r>
 8013662:	b128      	cbz	r0, 8013670 <__smakebuf_r+0x70>
 8013664:	89a3      	ldrh	r3, [r4, #12]
 8013666:	f023 0303 	bic.w	r3, r3, #3
 801366a:	f043 0301 	orr.w	r3, r3, #1
 801366e:	81a3      	strh	r3, [r4, #12]
 8013670:	89a3      	ldrh	r3, [r4, #12]
 8013672:	431d      	orrs	r5, r3
 8013674:	81a5      	strh	r5, [r4, #12]
 8013676:	e7cf      	b.n	8013618 <__smakebuf_r+0x18>

08013678 <_fstat_r>:
 8013678:	b538      	push	{r3, r4, r5, lr}
 801367a:	4d07      	ldr	r5, [pc, #28]	@ (8013698 <_fstat_r+0x20>)
 801367c:	2300      	movs	r3, #0
 801367e:	4604      	mov	r4, r0
 8013680:	4608      	mov	r0, r1
 8013682:	4611      	mov	r1, r2
 8013684:	602b      	str	r3, [r5, #0]
 8013686:	f7f0 fcd3 	bl	8004030 <_fstat>
 801368a:	1c43      	adds	r3, r0, #1
 801368c:	d102      	bne.n	8013694 <_fstat_r+0x1c>
 801368e:	682b      	ldr	r3, [r5, #0]
 8013690:	b103      	cbz	r3, 8013694 <_fstat_r+0x1c>
 8013692:	6023      	str	r3, [r4, #0]
 8013694:	bd38      	pop	{r3, r4, r5, pc}
 8013696:	bf00      	nop
 8013698:	200047a8 	.word	0x200047a8

0801369c <_isatty_r>:
 801369c:	b538      	push	{r3, r4, r5, lr}
 801369e:	4d06      	ldr	r5, [pc, #24]	@ (80136b8 <_isatty_r+0x1c>)
 80136a0:	2300      	movs	r3, #0
 80136a2:	4604      	mov	r4, r0
 80136a4:	4608      	mov	r0, r1
 80136a6:	602b      	str	r3, [r5, #0]
 80136a8:	f7f0 fcd2 	bl	8004050 <_isatty>
 80136ac:	1c43      	adds	r3, r0, #1
 80136ae:	d102      	bne.n	80136b6 <_isatty_r+0x1a>
 80136b0:	682b      	ldr	r3, [r5, #0]
 80136b2:	b103      	cbz	r3, 80136b6 <_isatty_r+0x1a>
 80136b4:	6023      	str	r3, [r4, #0]
 80136b6:	bd38      	pop	{r3, r4, r5, pc}
 80136b8:	200047a8 	.word	0x200047a8

080136bc <_init>:
 80136bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136be:	bf00      	nop
 80136c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136c2:	bc08      	pop	{r3}
 80136c4:	469e      	mov	lr, r3
 80136c6:	4770      	bx	lr

080136c8 <_fini>:
 80136c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136ca:	bf00      	nop
 80136cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136ce:	bc08      	pop	{r3}
 80136d0:	469e      	mov	lr, r3
 80136d2:	4770      	bx	lr
