Perfect.
**Day-12 starts now.** No overlap, no repetition. This is **coverage-closure thinking**, exactly what interviewers test at 3â€“6 YOE level.

---

# ğŸŸ¢ Day-12: Coverage Closure & Debug Mindset

## Goal (very important)

By end of Day-12, you must be able to answer:

> â€œCoverage is stuck at 92%. What do you do?â€

This separates **real DV engineers** from tool runners.

---

## 1ï¸âƒ£ Why coverage stalls at 90â€“95%

This is **normal**, not a failure.

Typical reasons:

### A. Dead bins

```systemverilog
coverpoint en {
  bins en_0 = {0};
  bins en_1 = {1};
}
```

But DUT logic:

```systemverilog
if (!rst)
   en <= 1'b1;   // en never goes 0
```

â¡ Bin `en_0` is **unreachable**

---

### B. Illegal or impossible cross

```systemverilog
cross en, rst;
```

But protocol says:

* `rst=1` â‡’ `en=0` always

â¡ `en=1 && rst=1` **can never occur**

---

### C. Over-constrained stimulus

```systemverilog
constraint c {
  en == 1;
}
```

â¡ Half your bins are permanently dead

---

### D. Reset coverage pollution

Coverage collected:

* During reset
* During X/Z phase

â¡ Noise bins hit or missed incorrectly

---

## 2ï¸âƒ£ First rule of Coverage Closure

> â— **Never try to hit bins before proving they are reachable**

This is interview-level wisdom.

---

## 3ï¸âƒ£ Coverage Debug Flow (REAL FLOW)

### Step-1: Find lowest-hit objects

From HTML report:

* Groups
* Coverpoints
* Crosses

Ask:

* 0%? â†’ suspicious
* 1 hit only? â†’ weak stimulus

---

### Step-2: Ask the *Golden Question*

For each missing bin:

> **Is this logically reachable in the DUT?**

If **NO** â†’ dead bin
If **YES** â†’ stimulus problem

---

## 4ï¸âƒ£ What to do with Dead Bins (IMPORTANT)

### Option-1: Ignore bin (preferred)

```systemverilog
ignore_bins dead = {1};
```

### Option-2: illegal_bins (protocol violation)

```systemverilog
illegal_bins bad = binsof(en) intersect {1} &&
                   binsof(rst) intersect {1};
```

ğŸ“Œ **Interview rule**:

* `ignore_bins` â†’ unreachable
* `illegal_bins` â†’ should never happen

---

## 5ï¸âƒ£ Coverage Closure â‰  100%

Industry reality:

| Block type    | Typical target |
| ------------- | -------------- |
| Simple IP     | 95â€“100%        |
| Control logic | 90â€“95%         |
| Complex SoC   | 85â€“90%         |

Anyone demanding 100% blindly is **junior**.

---

## 6ï¸âƒ£ Assertions + Coverage Closure (Key Link)

| Situation                      | What to trust    |
| ------------------------------ | ---------------- |
| Assertion fails                | Assertion        |
| Coverage low                   | Improve stimulus |
| Coverage high + assertion fail | Assertion        |
| Coverage high + no checks      | **Danger**       |

â¡ Coverage without assertions = **false confidence**

---

## 7ï¸âƒ£ What Interviewers WILL Ask (and you can answer now)

**Q:** â€œCoverage is stuck at 92%. Whatâ€™s your approach?â€

**Your answer (verbatim safe):**

> First I check if the uncovered bins are logically reachable in the DUT.
> If not, I mark them as ignore or illegal bins.
> If they are reachable, I improve stimulus or relax constraints.
> I never force coverage blindly.

This answer alone = **hire signal**.

---

## 8ï¸âƒ£ Day-12 Hands-On (light, optional)

You can do **either**:

### Option-A (recommended)

* Pick 1 covergroup
* Add `ignore_bins`
* Regenerate report
* Observe coverage jump

### Option-B

* Add an illegal cross bin
* Prove it never hits

No need to over-code.

---

## âœ… Day-12 Completion Check

Tell me **YES** if you now clearly understand:

* Why coverage stalls
* What dead bins are
* When to ignore vs illegal
* Why 100% is not mandatory

---

### ğŸ”œ Next (Day-13 â€“ FINAL DV DAY)

**Interview-Grade Topics**

* How to explain your testbench in 5 minutes
* Common DV interview traps
* What NOT to say
* Resume-aligned answers

Say **â€œProceed Day-13â€** when ready.
