[N
32
27
8 iInstExt
22
6 invg_n
18
7 andg2_n
1
98 /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/cpre3810-toolflow/containers/sim_container_0/work
5
10 ADDR_WIDTH
16
8 mux2t1_n
6
5 reg_n
8
1 N
9
7 adder_n
30
5 mixed
10
8 mux4t1_n
3
3 rtl
14
8 dataflow
19
9 structure
23
5 slt_n
21
7 xorg2_n
32
12 OUTPUT_TRACE
29
2 tb
20
6 org2_n
26
15 riscv_processor
4
10 DATA_WIDTH
24
11 shiftbinary
17
10 addisubi_n
7
10 structural
2
3 mem
13
9 mux32t1_n
31
9 gCLK_HPER
25
3 alu
28
9 iInstAddr
12
4 i_D1
11
4 i_D2
15
10 onescomp_n
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
29
30
1
31
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
29
30
1
8
1
0
32
0
0 0
0
0
]
[G
1
23
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
20
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
26
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
24
19
1
8
0
0
1
0
0 0
0
0
]
[G
1
24
19
2
8
0
0
2
0
0 0
0
0
]
[G
1
24
19
3
8
0
0
4
0
0 0
0
0
]
[G
1
24
19
4
8
0
0
8
0
0 0
0
0
]
[G
1
24
19
5
8
0
0
16
0
0 0
0
0
]
[G
1
13
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
29
30
1
32
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
22
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
25
7
1
8
1
0
32
0
0 0
0
0
]
[P
1
10
7
11
12
1
0
0
]
[P
1
26
19
27
28
1
0
0
]
