// Seed: 1824043612
`define pp_2 0
`resetall `timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = 1 - 1 - {1 - 1, id_0, 0};
  logic id_2, id_3, id_4;
endmodule
