\begin{figure}[H]

\lstinputlisting[language=Verilog, lastline=33, xleftmargin=2cm]{design_files/addersubtractor2.v}
	\caption{Verilog code for the circuit in Figure 3 (Part {\it a})}
	\label{fig:14}
\end{figure}