Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Sep  5 12:17:50 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div1Hz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   82          inf        0.000                      0                   82           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 5.138ns (49.220%)  route 5.300ns (50.780%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.252     3.780    bin/sw_IBUF[3]
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.904 r  bin/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.049     6.953    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.438 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.438    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.049ns  (logic 5.162ns (51.371%)  route 4.887ns (48.629%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.040     3.568    bin/sw_IBUF[3]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  bin/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.846     6.539    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    10.049 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.049    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 5.421ns (58.064%)  route 3.915ns (41.936%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.252     3.780    bin/sw_IBUF[3]
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.150     3.930 r  bin/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.594    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.743     9.337 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.337    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.666ns  (logic 5.183ns (59.813%)  route 3.483ns (40.187%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           1.812     3.340    bin/sw_IBUF[3]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     3.464 r  bin/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     5.135    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     8.666 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.666    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            bin/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.875ns  (logic 1.605ns (32.920%)  route 3.270ns (67.080%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.746     4.197    bin/sw_IBUF[1]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.154     4.351 r  bin/count[1]_i_1/O
                         net (fo=1, routed)           0.524     4.875    bin/count[1]_i_1_n_0
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 0.828ns (18.284%)  route 3.701ns (81.716%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE                         0.000     0.000 r  div1Hz/counter_reg[20]/C
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  div1Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.961     1.417    div1Hz/counter[20]
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     1.541 r  div1Hz/counter[31]_i_6/O
                         net (fo=1, routed)           0.636     2.177    div1Hz/counter[31]_i_6_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.301 r  div1Hz/counter[31]_i_2/O
                         net (fo=32, routed)          2.104     4.405    div1Hz/counter[31]_i_2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     4.529 r  div1Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     4.529    div1Hz/counter_0[19]
    SLICE_X41Y57         FDCE                                         r  div1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 0.828ns (18.988%)  route 3.533ns (81.012%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE                         0.000     0.000 r  div1Hz/counter_reg[20]/C
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  div1Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.961     1.417    div1Hz/counter[20]
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     1.541 r  div1Hz/counter[31]_i_6/O
                         net (fo=1, routed)           0.636     2.177    div1Hz/counter[31]_i_6_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.301 r  div1Hz/counter[31]_i_2/O
                         net (fo=32, routed)          1.936     4.237    div1Hz/counter[31]_i_2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     4.361 r  div1Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     4.361    div1Hz/counter_0[18]
    SLICE_X41Y57         FDCE                                         r  div1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.202ns  (logic 0.828ns (19.707%)  route 3.374ns (80.293%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE                         0.000     0.000 r  div1Hz/counter_reg[20]/C
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  div1Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.961     1.417    div1Hz/counter[20]
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     1.541 r  div1Hz/counter[31]_i_6/O
                         net (fo=1, routed)           0.636     2.177    div1Hz/counter[31]_i_6_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.301 r  div1Hz/counter[31]_i_2/O
                         net (fo=32, routed)          1.776     4.078    div1Hz/counter[31]_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.202 r  div1Hz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     4.202    div1Hz/counter_0[14]
    SLICE_X41Y56         FDCE                                         r  div1Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.197ns  (logic 0.828ns (19.731%)  route 3.369ns (80.269%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE                         0.000     0.000 r  div1Hz/counter_reg[20]/C
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  div1Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.961     1.417    div1Hz/counter[20]
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     1.541 r  div1Hz/counter[31]_i_6/O
                         net (fo=1, routed)           0.636     2.177    div1Hz/counter[31]_i_6_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.301 r  div1Hz/counter[31]_i_2/O
                         net (fo=32, routed)          1.771     4.073    div1Hz/counter[31]_i_2_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.197 r  div1Hz/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     4.197    div1Hz/counter_0[13]
    SLICE_X41Y56         FDCE                                         r  div1Hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            bin/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.168ns  (logic 1.603ns (38.449%)  route 2.566ns (61.551%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.566     4.016    bin/sw_IBUF[1]
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.152     4.168 r  bin/count[3]_i_2/O
                         net (fo=1, routed)           0.000     4.168    bin/count[3]_i_2_n_0
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  div1Hz/counter_reg[0]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  div1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.149     0.313    div1Hz/counter[0]
    SLICE_X42Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.358 r  div1Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    div1Hz/counter_0[0]
    SLICE_X42Y53         FDCE                                         r  div1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.226ns (57.727%)  route 0.165ns (42.273%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[1]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bin/count_reg[1]/Q
                         net (fo=4, routed)           0.165     0.293    bin/bin_up[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.098     0.391 r  bin/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    bin/count[2]_i_1_n_0
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.187ns (47.524%)  route 0.206ns (52.476%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[2]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/count_reg[2]/Q
                         net (fo=3, routed)           0.206     0.347    bin/bin_up[2]
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.046     0.393 r  bin/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.393    bin/count[3]_i_2_n_0
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[0]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/count_reg[0]/Q
                         net (fo=5, routed)           0.242     0.383    bin/bin_up[0]
    SLICE_X43Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  bin/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    bin/count[0]_i_1_n_0
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.110%)  route 0.235ns (52.890%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  div1Hz/clk_out_reg/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  div1Hz/clk_out_reg/Q
                         net (fo=5, routed)           0.235     0.399    div1Hz/I1
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.045     0.444 r  div1Hz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.444    div1Hz/clk_out_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  div1Hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.232ns (45.752%)  route 0.275ns (54.248%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[1]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bin/count_reg[1]/Q
                         net (fo=4, routed)           0.101     0.229    bin/bin_up[1]
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.104     0.333 r  bin/count[1]_i_1/O
                         net (fo=1, routed)           0.174     0.507    bin/count[1]_i_1_n_0
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.254ns (45.743%)  route 0.301ns (54.257%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE                         0.000     0.000 r  div1Hz/counter_reg[11]/C
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  div1Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.190     0.354    div1Hz/counter[11]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.399 r  div1Hz/counter[31]_i_5/O
                         net (fo=32, routed)          0.111     0.510    div1Hz/counter[31]_i_5_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.555 r  div1Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.555    div1Hz/counter_0[9]
    SLICE_X41Y55         FDCE                                         r  div1Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.254ns (45.660%)  route 0.302ns (54.340%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE                         0.000     0.000 r  div1Hz/counter_reg[11]/C
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  div1Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.190     0.354    div1Hz/counter[11]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.399 r  div1Hz/counter[31]_i_5/O
                         net (fo=32, routed)          0.112     0.511    div1Hz/counter[31]_i_5_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.556 r  div1Hz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.556    div1Hz/counter_0[15]
    SLICE_X41Y55         FDCE                                         r  div1Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.231ns (40.313%)  route 0.342ns (59.687%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE                         0.000     0.000 r  div1Hz/counter_reg[1]/C
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  div1Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.202     0.343    div1Hz/counter[1]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.388 r  div1Hz/counter[31]_i_4/O
                         net (fo=32, routed)          0.140     0.528    div1Hz/counter[31]_i_4_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.045     0.573 r  div1Hz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.573    div1Hz/counter_0[3]
    SLICE_X41Y53         FDCE                                         r  div1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.231ns (39.881%)  route 0.348ns (60.119%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE                         0.000     0.000 r  div1Hz/counter_reg[27]/C
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/counter_reg[27]/Q
                         net (fo=2, routed)           0.208     0.349    div1Hz/counter[27]
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.045     0.394 r  div1Hz/counter[31]_i_3/O
                         net (fo=32, routed)          0.140     0.534    div1Hz/counter[31]_i_3_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.045     0.579 r  div1Hz/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     0.579    div1Hz/counter_0[28]
    SLICE_X41Y59         FDCE                                         r  div1Hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------





