`timescale 1ns / 1ps

//==================================================
// FND ì»¨íŠ¸ë¡¤ëŸ¬ (ìµœìƒìœ„) - ì• ë‹ˆë©”ì´ì…˜ ê¸°ëŠ¥ ì¶”ê°€
//==================================================
module fnd_controller(
    input clk,             // 100MHz ë©”ì¸ í´ëŸ­ (ì• ë‹ˆë©”ì´ì…˜ ì†ë„ ê³„ì‚°ìš© ì¶”ê°€)
    input reset,
    input tick,            // FND ë‹¤ì´ë‚˜ë¯¹ ìŠ¤ìº”ìš© í‹±
    input anim_en,         // ì¶”ê°€: 1ì´ ë˜ë©´ ì„œí´ ì• ë‹ˆë©”ì´ì…˜ ì¬ìƒ (ì»¤í”¼ ì œì¡° ì¤‘)
    input [13:0] in_data,
    output [3:0] an,
    output [7:0] seg,
    output reg timer_done
);

    wire [1:0] w_sel;
    wire [3:0] w_d1, w_d10, w_d100, w_d1000;
    
    // ìœ ì €ë‹˜ì˜ ì›ë˜ ì¶œë ¥ì„ ë°›ì„ ë‚´ë¶€ ì„ 
    wire [3:0] normal_an;
    wire [7:0] normal_seg;

    // ìë¦¬ ì„ íƒ
    fnd_digit_select u_fnd_digit_select(
        .reset(reset), 
        .tick(tick), 
        .sel(w_sel)
    );

    // 14-bit ìˆ«ìë¥¼ BCD 4ìë¦¬ë¡œ ë³€í™˜
    bin2bcd4digit u_bin2bcd4digit(
        .in_data(in_data), 
        .d1(w_d1), 
        .d10(w_d10), 
        .d100(w_d100), 
        .d1000(w_d1000)
    );

    // ê° ìë¦¬ ì¶œë ¥ (ì›ë˜ an, seg ëŒ€ì‹  normal_an, normal_segë¡œ ì„ì‹œ ì €ì¥)
    fnd_digit_display u_fnd_digit_display(
        .digit_sel(w_sel), 
        .d1(w_d1), 
        .d10(w_d10), 
        .d100(w_d100), 
        .d1000(w_d1000),
        .an(normal_an), 
        .seg(normal_seg)
    );

    // ==========================================
    // ğŸŒŸ ì¶”ê°€ëœ ë¡œì§: ì„œí´ ì• ë‹ˆë©”ì´ì…˜ ì œì–´ë¶€
    // ==========================================
    reg [23:0] anim_cnt = 0;
    reg [28:0] timer_cnt = 0; // 5ì´ˆ ì¹´ìš´íŠ¸ìš©
    reg [3:0] anim_step = 0;
    reg [7:0] anim_seg;
    reg [3:0] anim_an;
   always @(posedge clk or posedge reset) begin
        if (reset) begin
            timer_cnt <= 0;
            anim_cnt <= 0;
            anim_step <= 0;
            timer_done <= 0;
        end else if (anim_en) begin
            // 1. 5ì´ˆ íƒ€ì´ë¨¸ ë¡œì§
            if (timer_cnt >= 29'd499_999_999) begin
                timer_cnt <= 0;
                timer_done <= 1; // 5ì´ˆ ë„ë‹¬ ì‹œ 1í´ëŸ­ í„ìŠ¤ ë°œìƒ
            end else begin
                timer_cnt <= timer_cnt + 1;
                timer_done <= 0;
            end

            // 2. ì• ë‹ˆë©”ì´ì…˜ í”„ë ˆì„ ë¡œì§
            if (anim_cnt >= 24'd4_999_999) begin
                anim_cnt <= 0;
                if (anim_step >= 11) anim_step <= 0;
                else anim_step <= anim_step + 1;
            end else begin
                anim_cnt <= anim_cnt + 1;
            end
        end else begin
            timer_cnt <= 0;
            anim_cnt <= 0;
            anim_step <= 0;
            timer_done <= 0;
        end
    end

    // ì• ë‹ˆë©”ì´ì…˜ í”„ë ˆì„ (a -> b -> c -> d -> e -> f)
    always @(*) begin
        case(anim_step)
          // 1. ìœ„ìª½ ë¼ì¸ (ì™¼ìª½ì—ì„œ ì˜¤ë¥¸ìª½ìœ¼ë¡œ ì§„í–‰)
            0:  begin anim_an = 4'b0111; anim_seg = 8'b11111110; end // D3 (ë§¨ ì™¼ìª½)ì˜ 'a'
            1:  begin anim_an = 4'b1011; anim_seg = 8'b11111110; end // D2 ì˜ 'a'
            2:  begin anim_an = 4'b1101; anim_seg = 8'b11111110; end // D1 ì˜ 'a'
            3:  begin anim_an = 4'b1110; anim_seg = 8'b11111110; end // D0 (ë§¨ ì˜¤ë¥¸ìª½)ì˜ 'a'
            
            // 2. ì˜¤ë¥¸ìª½ ë¼ì¸ (ìœ„ì—ì„œ ì•„ë˜ë¡œ ì§„í–‰)
            4:  begin anim_an = 4'b1110; anim_seg = 8'b11111101; end // D0 ì˜ 'b'
            5:  begin anim_an = 4'b1110; anim_seg = 8'b11111011; end // D0 ì˜ 'c'
            
            // 3. ì•„ë˜ìª½ ë¼ì¸ (ì˜¤ë¥¸ìª½ì—ì„œ ì™¼ìª½ìœ¼ë¡œ ì§„í–‰)
            6:  begin anim_an = 4'b1110; anim_seg = 8'b11110111; end // D0 ì˜ 'd'
            7:  begin anim_an = 4'b1101; anim_seg = 8'b11110111; end // D1 ì˜ 'd'
            8:  begin anim_an = 4'b1011; anim_seg = 8'b11110111; end // D2 ì˜ 'd'
            9:  begin anim_an = 4'b0111; anim_seg = 8'b11110111; end // D3 ì˜ 'd'
            
            // 4. ì™¼ìª½ ë¼ì¸ (ì•„ë˜ì—ì„œ ìœ„ë¡œ ì§„í–‰)
            10: begin anim_an = 4'b0111; anim_seg = 8'b11101111; end // D3 ì˜ 'e'
            11: begin anim_an = 4'b0111; anim_seg = 8'b11011111; end // D3 ì˜ 'f'
            default: begin anim_an = 4'b1111; anim_seg = 8'b11111111; end
        endcase
    end

    // ìµœì¢… ì¶œë ¥ MUX
    assign an  = anim_en ? anim_an  : normal_an;
    assign seg = anim_en ? anim_seg : normal_seg;

endmodule

//==================================================
// ìœ ì €ë‹˜ì´ ì‘ì„±í•˜ì‹  ì™„ë²½í•œ í•˜ìœ„ ëª¨ë“ˆë“¤ (ë³€ê²½ ì—†ìŒ!)
//==================================================
module bin2bcd4digit(
    input [13:0] in_data,
    output [3:0] d1, d10, d100, d1000
);
    assign d1000 = (in_data == 14'd11111) ? 4'd12 : (in_data / 1000) % 10;
    assign d100  = (in_data == 14'd11111) ? 4'd13 : (in_data / 100)  % 10;
    assign d10   = (in_data == 14'd11111) ? 4'd14 : (in_data / 10)   % 10;
    assign d1    = (in_data == 14'd11111) ? 4'd15 : (in_data % 10);
endmodule

module fnd_digit_display(
    input [1:0] digit_sel,
    input [3:0] d1, d10, d100, d1000,
    output reg [3:0] an,
    output reg [7:0] seg
);
    reg [3:0] bcd_data;
    always @(*) begin
        case(digit_sel)
            2'b00: begin bcd_data = d1;   an = 4'b1110; end
            2'b01: begin bcd_data = d10;  an = 4'b1101; end
            2'b10: begin bcd_data = d100; an = 4'b1011; end
            2'b11: begin bcd_data = d1000; an = 4'b0111; end
            default: begin bcd_data = 4'b0000; an = 4'b1111; end
        endcase
    end

    always @(*) begin
        case(bcd_data)
            4'd0: seg = 8'b11000000;
            4'd1: seg = 8'b11111001;
            4'd2: seg = 8'b10100100;
            4'd3: seg = 8'b10110000;
            4'd4: seg = 8'b10011001;
            4'd5: seg = 8'b10010010;
            4'd6: seg = 8'b10000010;
            4'd7: seg = 8'b11111000;
            4'd8: seg = 8'b10000000;
            4'd9: seg = 8'b10010000;
            4'd12: seg = 8'b11000110; 
            4'd13: seg = 8'b11110110; 
            4'd14: seg = 8'b11110110; 
            4'd15: seg = 8'b11110000; 
            default: seg = 8'b11111111;
        endcase
    end
endmodule

module fnd_digit_select(
    input reset,
    input tick,
    output reg [1:0] sel
);
    always @(posedge reset or posedge tick) begin
        if (reset) sel <= 0;
        else sel <= sel + 1;
    end
endmodule