<stg><name>stream_deconv_286</name>


<trans_list>

<trans id="5137" from="1" to="2">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5603" from="2" to="4">
<condition id="1038">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5604" from="2" to="3">
<condition id="1040">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5602" from="3" to="2">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="4" to="5">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="5" to="6">
<condition id="585">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5480" from="5" to="47">
<condition id="899">
<or_exp><and_exp><literal name="exitcond9_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5176" from="6" to="7">
<condition id="587">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5479" from="6" to="5">
<condition id="897">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5607" from="7" to="9">
<condition id="1041">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5608" from="7" to="8">
<condition id="1043">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5606" from="8" to="7">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5181" from="9" to="10">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="10" to="46">
<condition id="1044">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5646" from="10" to="11">
<condition id="1080">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5610" from="11" to="12">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5611" from="12" to="13">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5612" from="13" to="14">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5613" from="14" to="15">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5614" from="15" to="16">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5615" from="16" to="17">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5616" from="17" to="18">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="18" to="19">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="19" to="20">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="20" to="21">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5620" from="21" to="22">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5621" from="22" to="23">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5622" from="23" to="24">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5623" from="24" to="25">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5624" from="25" to="26">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5625" from="26" to="27">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5626" from="27" to="28">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5627" from="28" to="29">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5628" from="29" to="30">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5629" from="30" to="31">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5630" from="31" to="32">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5631" from="32" to="33">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="33" to="34">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="34" to="35">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="35" to="36">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="36" to="37">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="37" to="38">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="38" to="39">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5638" from="39" to="40">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="40" to="41">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5640" from="41" to="42">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5641" from="42" to="43">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5642" from="43" to="44">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5643" from="44" to="45">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5644" from="45" to="10">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5478" from="46" to="6">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5680" from="47" to="80">
<condition id="1081">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5681" from="47" to="48">
<condition id="1114">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5648" from="48" to="49">
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5649" from="49" to="50">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5650" from="50" to="51">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5651" from="51" to="52">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5652" from="52" to="53">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5653" from="53" to="54">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5654" from="54" to="55">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5655" from="55" to="56">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5656" from="56" to="57">
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="57" to="58">
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5658" from="58" to="59">
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5659" from="59" to="60">
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5660" from="60" to="61">
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5661" from="61" to="62">
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5662" from="62" to="63">
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5663" from="63" to="64">
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5664" from="64" to="65">
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5665" from="65" to="66">
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5666" from="66" to="67">
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5667" from="67" to="68">
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5668" from="68" to="69">
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5669" from="69" to="70">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5670" from="70" to="71">
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="71" to="72">
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5672" from="72" to="73">
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="73" to="74">
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="74" to="75">
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="75" to="76">
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="76" to="77">
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="77" to="78">
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5678" from="78" to="79">
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5679" from="79" to="47">
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5515" from="80" to="81">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5516" from="81" to="82">
<condition id="939">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="82" to="84">
<condition id="1115">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5685" from="82" to="83">
<condition id="1117">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5683" from="83" to="82">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5520" from="84" to="85">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5521" from="85" to="86">
<condition id="948">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5565" from="85" to="126">
<condition id="999">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5722" from="86" to="122">
<condition id="1118">
<or_exp><and_exp><literal name="exitcond10_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="86" to="87">
<condition id="1154">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5687" from="87" to="88">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5688" from="88" to="89">
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5689" from="89" to="90">
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5690" from="90" to="91">
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5691" from="91" to="92">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5692" from="92" to="93">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5693" from="93" to="94">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="94" to="95">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5695" from="95" to="96">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5696" from="96" to="97">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="97" to="98">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="98" to="99">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5699" from="99" to="100">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5700" from="100" to="101">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5701" from="101" to="102">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5702" from="102" to="103">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="103" to="104">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="104" to="105">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="105" to="106">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="106" to="107">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5707" from="107" to="108">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="108" to="109">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="109" to="110">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="110" to="111">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="111" to="112">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="112" to="113">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="113" to="114">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="114" to="115">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="115" to="116">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="116" to="117">
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="117" to="118">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="118" to="119">
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="119" to="120">
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5720" from="120" to="121">
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5721" from="121" to="86">
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5560" from="122" to="123">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5726" from="123" to="125">
<condition id="1155">
<or_exp><and_exp><literal name="exitcond11_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="123" to="124">
<condition id="1157">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5725" from="124" to="123">
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5564" from="125" to="85">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="126" to="159">
<condition id="1158">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="126" to="127">
<condition id="1191">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="127" to="128">
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5730" from="128" to="129">
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="129" to="130">
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="130" to="131">
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="131" to="132">
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="132" to="133">
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="133" to="134">
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="134" to="135">
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="135" to="136">
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="136" to="137">
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="137" to="138">
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5740" from="138" to="139">
<condition id="1170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="139" to="140">
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="140" to="141">
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="141" to="142">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5744" from="142" to="143">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="143" to="144">
<condition id="1175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="144" to="145">
<condition id="1176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="145" to="146">
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="146" to="147">
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="147" to="148">
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="148" to="149">
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="149" to="150">
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="150" to="151">
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="151" to="152">
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="152" to="153">
<condition id="1184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="153" to="154">
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="154" to="155">
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="155" to="156">
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="156" to="157">
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="157" to="158">
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="158" to="126">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5600" from="159" to="81">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="32">
<![CDATA[
entry:0  %tmp_V = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="32">
<![CDATA[
entry:1  %tmp_V_3 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="32">
<![CDATA[
entry:2  %tmp_V_4 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="32">
<![CDATA[
entry:3  %tmp_V_5 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="32">
<![CDATA[
entry:4  %tmp_V_6 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="32">
<![CDATA[
entry:5  %tmp_V_7 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="32">
<![CDATA[
entry:6  %tmp_V_8 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="32">
<![CDATA[
entry:7  %tmp_V_9 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="32">
<![CDATA[
entry:8  %tmp_V_11 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="32">
<![CDATA[
entry:9  %tmp_V_12 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="32">
<![CDATA[
entry:10  %tmp_V_13 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="32">
<![CDATA[
entry:11  %tmp_V_14 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="32">
<![CDATA[
entry:12  %tmp_V_15 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="32">
<![CDATA[
entry:13  %tmp_V_16 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="32">
<![CDATA[
entry:14  %tmp_V_17 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="32">
<![CDATA[
entry:15  %tmp_V_18 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="32">
<![CDATA[
entry:16  %tmp_V_19 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="32">
<![CDATA[
entry:17  %tmp_V_20 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="32">
<![CDATA[
entry:18  %tmp_V_21 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="32">
<![CDATA[
entry:19  %tmp_V_22 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="32">
<![CDATA[
entry:20  %tmp_V_23 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="32">
<![CDATA[
entry:21  %tmp_V_24 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="32">
<![CDATA[
entry:22  %tmp_V_25 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="32">
<![CDATA[
entry:23  %tmp_V_26 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="32">
<![CDATA[
entry:24  %tmp_V_27 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="32">
<![CDATA[
entry:25  %tmp_V_28 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="32">
<![CDATA[
entry:26  %tmp_V_29 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="32">
<![CDATA[
entry:27  %tmp_V_30 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="32">
<![CDATA[
entry:28  %tmp_V_31 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="32">
<![CDATA[
entry:29  %tmp_V_32 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="32">
<![CDATA[
entry:30  %tmp_V_33 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="32">
<![CDATA[
entry:31  %tmp_V_34 = alloca i18

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %std_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  %empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %mean_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  %empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_o_V_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  %empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_i_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  %empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %bias_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="32">
<![CDATA[
entry:37  %layer2_matrix_0_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="32">
<![CDATA[
entry:38  %layer2_matrix_1_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="32">
<![CDATA[
entry:39  %layer2_matrix_2_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="32">
<![CDATA[
entry:40  %layer2_matrix_3_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="32">
<![CDATA[
entry:41  %layer2_matrix_4_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="32">
<![CDATA[
entry:42  %layer2_matrix_5_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="32">
<![CDATA[
entry:43  %layer2_matrix_6_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="32">
<![CDATA[
entry:44  %layer2_matrix_7_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="32">
<![CDATA[
entry:45  %layer2_matrix_8_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="32">
<![CDATA[
entry:46  %layer2_matrix_9_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="32">
<![CDATA[
entry:47  %layer2_matrix_10_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="32">
<![CDATA[
entry:48  %layer2_matrix_11_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="32">
<![CDATA[
entry:49  %layer2_matrix_12_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="32">
<![CDATA[
entry:50  %layer2_matrix_13_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="32">
<![CDATA[
entry:51  %layer2_matrix_14_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="32">
<![CDATA[
entry:52  %layer2_matrix_15_V = alloca [392 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
entry:53  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_i = phi i6 [ 0, %entry ], [ %oc_V, %branch18432.i ]

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond8_i = icmp eq i6 %p_i, -32

]]></Node>
<StgValue><ssdm name="exitcond8_i"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %oc_V = add i6 %p_i, 1

]]></Node>
<StgValue><ssdm name="oc_V"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond8_i, label %.preheader1112.i.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_44 = trunc i6 %p_i to i5

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:5  switch i5 %tmp_44, label %branch18463.i [
    i5 0, label %branch18432.i.pre
    i5 1, label %branch18433.i
    i5 2, label %branch18434.i
    i5 3, label %branch18435.i
    i5 4, label %branch18436.i
    i5 5, label %branch18437.i
    i5 6, label %branch18438.i
    i5 7, label %branch18439.i
    i5 8, label %branch18440.i
    i5 9, label %branch18441.i
    i5 10, label %branch18442.i
    i5 11, label %branch18443.i
    i5 12, label %branch18444.i
    i5 13, label %branch18445.i
    i5 14, label %branch18446.i
    i5 15, label %branch18447.i
    i5 -16, label %branch18448.i
    i5 -15, label %branch18449.i
    i5 -14, label %branch18450.i
    i5 -13, label %branch18451.i
    i5 -12, label %branch18452.i
    i5 -11, label %branch18453.i
    i5 -10, label %branch18454.i
    i5 -9, label %branch18455.i
    i5 -8, label %branch18456.i
    i5 -7, label %branch18457.i
    i5 -6, label %branch18458.i
    i5 -5, label %branch18459.i
    i5 -4, label %branch18460.i
    i5 -3, label %branch18461.i
    i5 -2, label %branch18462.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch18462.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch18461.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch18460.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch18459.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch18458.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch18457.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch18456.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch18455.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch18454.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch18453.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch18452.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch18451.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch18450.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch18449.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch18448.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch18447.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch18446.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch18445.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch18444.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch18443.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch18442.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch18441.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch18440.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch18439.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch18438.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch18437.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch18436.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch18435.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch18434.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch18433.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch18432.i.pre:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
<literal name="tmp_44" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch18463.i:1  br label %branch18432.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_V_40 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %bias_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_44" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18462.i:0  store i18 %tmp_V_40, i18* %tmp_V_33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_44" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18461.i:0  store i18 %tmp_V_40, i18* %tmp_V_32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_44" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18460.i:0  store i18 %tmp_V_40, i18* %tmp_V_31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_44" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18459.i:0  store i18 %tmp_V_40, i18* %tmp_V_30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_44" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18458.i:0  store i18 %tmp_V_40, i18* %tmp_V_29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_44" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18457.i:0  store i18 %tmp_V_40, i18* %tmp_V_28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_44" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18456.i:0  store i18 %tmp_V_40, i18* %tmp_V_27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_44" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18455.i:0  store i18 %tmp_V_40, i18* %tmp_V_26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_44" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18454.i:0  store i18 %tmp_V_40, i18* %tmp_V_25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_44" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18453.i:0  store i18 %tmp_V_40, i18* %tmp_V_24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_44" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18452.i:0  store i18 %tmp_V_40, i18* %tmp_V_23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_44" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18451.i:0  store i18 %tmp_V_40, i18* %tmp_V_22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_44" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18450.i:0  store i18 %tmp_V_40, i18* %tmp_V_21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_44" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18449.i:0  store i18 %tmp_V_40, i18* %tmp_V_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_44" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18448.i:0  store i18 %tmp_V_40, i18* %tmp_V_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_44" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18447.i:0  store i18 %tmp_V_40, i18* %tmp_V_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_44" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18446.i:0  store i18 %tmp_V_40, i18* %tmp_V_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_44" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18445.i:0  store i18 %tmp_V_40, i18* %tmp_V_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_44" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18444.i:0  store i18 %tmp_V_40, i18* %tmp_V_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_44" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18443.i:0  store i18 %tmp_V_40, i18* %tmp_V_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_44" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18442.i:0  store i18 %tmp_V_40, i18* %tmp_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_44" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18441.i:0  store i18 %tmp_V_40, i18* %tmp_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_44" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18440.i:0  store i18 %tmp_V_40, i18* %tmp_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_44" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18439.i:0  store i18 %tmp_V_40, i18* %tmp_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_44" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18438.i:0  store i18 %tmp_V_40, i18* %tmp_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_44" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18437.i:0  store i18 %tmp_V_40, i18* %tmp_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_44" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18436.i:0  store i18 %tmp_V_40, i18* %tmp_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18435.i:0  store i18 %tmp_V_40, i18* %tmp_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18434.i:0  store i18 %tmp_V_40, i18* %tmp_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18433.i:0  store i18 %tmp_V_40, i18* %tmp_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18432.i.pre:0  store i18 %tmp_V_40, i18* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_44" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18463.i:0  store i18 %tmp_V_40, i18* %tmp_V_34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch18432.i:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch18432.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="32">
<![CDATA[
.preheader1112.i.preheader:0  %in_buf_V_31_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_31_i"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader1112.i.preheader:1  br label %.preheader1112.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1112.i:0  %p_8_i = phi i4 [ %ih_V, %9 ], [ 0, %.preheader1112.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_8_i"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1112.i:1  %exitcond9_i = icmp eq i4 %p_8_i, -7

]]></Node>
<StgValue><ssdm name="exitcond9_i"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1112.i:2  %ih_V = add i4 %p_8_i, 1

]]></Node>
<StgValue><ssdm name="ih_V"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1112.i:3  br i1 %exitcond9_i, label %.preheader1110.i.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %tmp_31 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_8_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
:4  %p_shl10_cast = zext i8 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:5  %tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_8_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="5">
<![CDATA[
:6  %p_shl11_cast = zext i5 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_35 = sub i9 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="9">
<![CDATA[
:8  %tmp_35_cast = sext i9 %tmp_35 to i10

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:9  %tmp_37 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %ih_V, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="8">
<![CDATA[
:10  %p_shl8_cast = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:11  %tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %ih_V, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="5">
<![CDATA[
:12  %p_shl9_cast = zext i5 %tmp_39 to i9

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %tmp_41 = sub i9 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="9">
<![CDATA[
:14  %tmp_41_cast = sext i9 %tmp_41 to i10

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %r_V_2_2_i = add i4 %p_8_i, 2

]]></Node>
<StgValue><ssdm name="r_V_2_2_i"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:16  %tmp_43 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_2_2_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
:17  %p_shl6_cast = zext i8 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:18  %tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_V_2_2_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="5">
<![CDATA[
:19  %p_shl7_cast = zext i5 %tmp_45 to i9

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %tmp_46 = sub i9 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="9">
<![CDATA[
:21  %tmp_47_cast = sext i9 %tmp_46 to i10

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %r_V_2_3_i = add i4 %p_8_i, 3

]]></Node>
<StgValue><ssdm name="r_V_2_3_i"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:23  %tmp_47 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_2_3_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8">
<![CDATA[
:24  %p_shl4_cast = zext i8 %tmp_47 to i9

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:25  %tmp_48 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_V_2_3_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="5">
<![CDATA[
:26  %p_shl5_cast = zext i5 %tmp_48 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %tmp_49 = sub i9 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="9">
<![CDATA[
:28  %tmp_53_cast = sext i9 %tmp_49 to i10

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %r_V_2_4_i = add i4 %p_8_i, 4

]]></Node>
<StgValue><ssdm name="r_V_2_4_i"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:30  %tmp_50 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_2_4_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
:31  %p_shl2_cast = zext i8 %tmp_50 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:32  %tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_V_2_4_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="5">
<![CDATA[
:33  %p_shl3_cast = zext i5 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34  %tmp_52 = sub i9 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="9">
<![CDATA[
:35  %tmp_59_cast = sext i9 %tmp_52 to i10

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %r_V_2_5_i = add i4 %p_8_i, 5

]]></Node>
<StgValue><ssdm name="r_V_2_5_i"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:37  %tmp_53 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_2_5_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8">
<![CDATA[
:38  %p_shl_cast = zext i8 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:39  %tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_V_2_5_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="5">
<![CDATA[
:40  %p_shl1_cast = zext i5 %tmp_54 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:41  %tmp_55 = sub i9 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="9">
<![CDATA[
:42  %tmp_65_cast = sext i9 %tmp_55 to i10

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="0">
<![CDATA[
.preheader1110.i.preheader:0  br label %.preheader1110.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %p_2_i = phi i4 [ 0, %2 ], [ %iw_V, %8 ]

]]></Node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond2_i = icmp eq i4 %p_2_i, -7

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %iw_V = add i4 %p_2_i, 1

]]></Node>
<StgValue><ssdm name="iw_V"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2_i, label %9, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_11_i)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1112.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_4_i = phi i6 [ 0, %4 ], [ %ic_V, %branch18464.i ]

]]></Node>
<StgValue><ssdm name="p_4_i"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond5_i = icmp eq i6 %p_4_i, -32

]]></Node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %ic_V = add i6 %p_4_i, 1

]]></Node>
<StgValue><ssdm name="ic_V"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5_i, label %.preheader1111.i.preheader, label %branch18464.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="6">
<![CDATA[
branch18464.i:6  %tmp_128 = trunc i6 %p_4_i to i5

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch18464.i:7  %switch = icmp ne i5 %tmp_128, -1

]]></Node>
<StgValue><ssdm name="switch"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
<literal name="switch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18">
<![CDATA[
branch18464.i:0  %in_buf_V_31_i_load_1 = load i18* %in_buf_V_31_i

]]></Node>
<StgValue><ssdm name="in_buf_V_31_i_load_1"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch18464.i:1  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
branch18464.i:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch18464.i:3  %tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch18464.i:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18464.i:5  %tmp_V_41 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %stream_i_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch18464.i:8  %in_buf_V_31_2_i_in_b = select i1 %switch, i18 %in_buf_V_31_i_load_1, i18 %tmp_V_41

]]></Node>
<StgValue><ssdm name="in_buf_V_31_2_i_in_b"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch18464.i:9  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str17, i32 %tmp_15_i)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18464.i:10  store i18 %in_buf_V_31_2_i_in_b, i18* %in_buf_V_31_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch18464.i:11  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18">
<![CDATA[
.preheader1111.i.preheader:0  %in_buf_V_31_i_load = load i18* %in_buf_V_31_i

]]></Node>
<StgValue><ssdm name="in_buf_V_31_i_load"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="4">
<![CDATA[
.preheader1111.i.preheader:1  %tmp_14_0_i_cast = zext i4 %p_2_i to i10

]]></Node>
<StgValue><ssdm name="tmp_14_0_i_cast"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:2  %tmp_56 = add i10 %tmp_35_cast, %tmp_14_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:3  %tmp_57 = shl i10 %tmp_56, 1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:4  %tmp_58 = add i10 %tmp_41_cast, %tmp_14_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:5  %tmp_59 = shl i10 %tmp_58, 1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:6  %tmp_60 = add i10 %tmp_47_cast, %tmp_14_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:7  %tmp_61 = shl i10 %tmp_60, 1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:8  %tmp_62 = add i10 %tmp_53_cast, %tmp_14_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:9  %tmp_63 = shl i10 %tmp_62, 1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:10  %tmp_64 = add i10 %tmp_59_cast, %tmp_14_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:11  %tmp_65 = shl i10 %tmp_64, 1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:12  %tmp_66 = add i10 %tmp_65_cast, %tmp_14_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:13  %tmp_67 = shl i10 %tmp_66, 1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="4">
<![CDATA[
.preheader1111.i.preheader:14  %tmp_14_0_1_i_cast = zext i4 %iw_V to i10

]]></Node>
<StgValue><ssdm name="tmp_14_0_1_i_cast"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:15  %tmp_68 = add i10 %tmp_35_cast, %tmp_14_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:16  %tmp_69 = shl i10 %tmp_68, 1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:17  %tmp_70 = add i10 %tmp_41_cast, %tmp_14_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:18  %tmp_71 = shl i10 %tmp_70, 1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:19  %tmp_72 = add i10 %tmp_47_cast, %tmp_14_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:20  %tmp_73 = shl i10 %tmp_72, 1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:21  %tmp_74 = add i10 %tmp_53_cast, %tmp_14_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:22  %tmp_75 = shl i10 %tmp_74, 1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:23  %tmp_76 = add i10 %tmp_59_cast, %tmp_14_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:24  %tmp_77 = shl i10 %tmp_76, 1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:25  %tmp_78 = add i10 %tmp_65_cast, %tmp_14_0_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:26  %tmp_79 = shl i10 %tmp_78, 1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1111.i.preheader:27  %r_V_0_2_i = add i4 2, %p_2_i

]]></Node>
<StgValue><ssdm name="r_V_0_2_i"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="4">
<![CDATA[
.preheader1111.i.preheader:28  %tmp_14_0_2_i_cast = zext i4 %r_V_0_2_i to i10

]]></Node>
<StgValue><ssdm name="tmp_14_0_2_i_cast"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:29  %tmp_80 = add i10 %tmp_35_cast, %tmp_14_0_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:30  %tmp_81 = shl i10 %tmp_80, 1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:31  %tmp_82 = add i10 %tmp_41_cast, %tmp_14_0_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:32  %tmp_83 = shl i10 %tmp_82, 1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:33  %tmp_84 = add i10 %tmp_47_cast, %tmp_14_0_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:34  %tmp_85 = shl i10 %tmp_84, 1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:35  %tmp_86 = add i10 %tmp_53_cast, %tmp_14_0_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:36  %tmp_87 = shl i10 %tmp_86, 1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:37  %tmp_88 = add i10 %tmp_59_cast, %tmp_14_0_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:38  %tmp_89 = shl i10 %tmp_88, 1

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:39  %tmp_90 = add i10 %tmp_65_cast, %tmp_14_0_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:40  %tmp_91 = shl i10 %tmp_90, 1

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1111.i.preheader:41  %r_V_0_3_i = add i4 3, %p_2_i

]]></Node>
<StgValue><ssdm name="r_V_0_3_i"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="4">
<![CDATA[
.preheader1111.i.preheader:42  %tmp_14_0_3_i_cast = zext i4 %r_V_0_3_i to i10

]]></Node>
<StgValue><ssdm name="tmp_14_0_3_i_cast"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:43  %tmp_92 = add i10 %tmp_35_cast, %tmp_14_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:44  %tmp_93 = shl i10 %tmp_92, 1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:45  %tmp_94 = add i10 %tmp_41_cast, %tmp_14_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:46  %tmp_95 = shl i10 %tmp_94, 1

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:47  %tmp_96 = add i10 %tmp_47_cast, %tmp_14_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:48  %tmp_97 = shl i10 %tmp_96, 1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:49  %tmp_98 = add i10 %tmp_53_cast, %tmp_14_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:50  %tmp_99 = shl i10 %tmp_98, 1

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:51  %tmp_100 = add i10 %tmp_59_cast, %tmp_14_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:52  %tmp_101 = shl i10 %tmp_100, 1

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:53  %tmp_102 = add i10 %tmp_65_cast, %tmp_14_0_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:54  %tmp_103 = shl i10 %tmp_102, 1

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1111.i.preheader:55  %r_V_0_4_i = add i4 4, %p_2_i

]]></Node>
<StgValue><ssdm name="r_V_0_4_i"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="4">
<![CDATA[
.preheader1111.i.preheader:56  %tmp_14_0_4_i_cast = zext i4 %r_V_0_4_i to i10

]]></Node>
<StgValue><ssdm name="tmp_14_0_4_i_cast"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:57  %tmp_104 = add i10 %tmp_35_cast, %tmp_14_0_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:58  %tmp_105 = shl i10 %tmp_104, 1

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:59  %tmp_106 = add i10 %tmp_41_cast, %tmp_14_0_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:60  %tmp_107 = shl i10 %tmp_106, 1

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:61  %tmp_108 = add i10 %tmp_47_cast, %tmp_14_0_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:62  %tmp_109 = shl i10 %tmp_108, 1

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:63  %tmp_110 = add i10 %tmp_53_cast, %tmp_14_0_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:64  %tmp_111 = shl i10 %tmp_110, 1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:65  %tmp_112 = add i10 %tmp_59_cast, %tmp_14_0_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:66  %tmp_113 = shl i10 %tmp_112, 1

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:67  %tmp_114 = add i10 %tmp_65_cast, %tmp_14_0_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:68  %tmp_115 = shl i10 %tmp_114, 1

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1111.i.preheader:69  %r_V_0_5_i = add i4 5, %p_2_i

]]></Node>
<StgValue><ssdm name="r_V_0_5_i"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="4">
<![CDATA[
.preheader1111.i.preheader:70  %tmp_14_0_5_i_cast = zext i4 %r_V_0_5_i to i10

]]></Node>
<StgValue><ssdm name="tmp_14_0_5_i_cast"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:71  %tmp_116 = add i10 %tmp_35_cast, %tmp_14_0_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:72  %tmp_117 = shl i10 %tmp_116, 1

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:73  %tmp_118 = add i10 %tmp_41_cast, %tmp_14_0_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:74  %tmp_119 = shl i10 %tmp_118, 1

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:75  %tmp_120 = add i10 %tmp_47_cast, %tmp_14_0_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:76  %tmp_121 = shl i10 %tmp_120, 1

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:77  %tmp_122 = add i10 %tmp_53_cast, %tmp_14_0_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:78  %tmp_123 = shl i10 %tmp_122, 1

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:79  %tmp_124 = add i10 %tmp_59_cast, %tmp_14_0_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:80  %tmp_125 = shl i10 %tmp_124, 1

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:81  %tmp_126 = add i10 %tmp_65_cast, %tmp_14_0_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1111.i.preheader:82  %tmp_127 = shl i10 %tmp_126, 1

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="30" op_0_bw="18">
<![CDATA[
.preheader1111.i.preheader:83  %tmp_cast_i = sext i18 %in_buf_V_31_i_load to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.preheader1111.i.preheader:84  br label %.preheader1111.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1111.i:0  %p_7_i = phi i6 [ %oc_V_2, %7 ], [ 0, %.preheader1111.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_7_i"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1111.i:1  %exitcond7_i = icmp eq i6 %p_7_i, -32

]]></Node>
<StgValue><ssdm name="exitcond7_i"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1111.i:2  %oc_V_2 = add i6 %p_7_i, 1

]]></Node>
<StgValue><ssdm name="oc_V_2"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1111.i:3  br i1 %exitcond7_i, label %8, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="6">
<![CDATA[
:4  %tmp_132 = trunc i6 %p_7_i to i4

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %newIndex_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_7_i, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex_i"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="2">
<![CDATA[
:6  %newIndex1_i_cast = zext i2 %newIndex_i to i10

]]></Node>
<StgValue><ssdm name="newIndex1_i_cast"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:7  %tmp_133 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="7">
<![CDATA[
:12  %tmp_198_cast = zext i7 %tmp_133 to i8

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_134 = or i7 %tmp_133, 31

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:14  %tmp_135 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %layer2_kernel_V_3_ad = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %tmp_136 = add i8 95, %tmp_198_cast

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="8">
<![CDATA[
:17  %tmp_201_cast = zext i8 %tmp_136 to i32

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %layer2_kernel_V_3_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_1"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:104  %layer2_kernel_V_14_a = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:105  %layer2_kernel_V_14_a_1 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_1"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:140  %layer2_kernel_V_7_ad = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:141  %layer2_kernel_V_7_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_1"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:176  %layer2_kernel_V_15_a = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:177  %layer2_kernel_V_15_a_1 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_1"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:212  %layer2_kernel_V_4_ad = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:213  %layer2_kernel_V_4_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_1"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:248  %layer2_kernel_V_10_a = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:249  %layer2_kernel_V_10_a_1 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_1"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:284  %layer2_kernel_V_6_ad = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:285  %layer2_kernel_V_6_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_1"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:320  %layer2_kernel_V_13_a = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:321  %layer2_kernel_V_13_a_1 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_1"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:356  %layer2_kernel_V_12_a = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:357  %layer2_kernel_V_12_a_1 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_1"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:392  %layer2_kernel_V_9_ad = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:393  %layer2_kernel_V_9_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_1"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:428  %layer2_kernel_V_5_ad = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:429  %layer2_kernel_V_5_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_1"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:464  %layer2_kernel_V_1_ad = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:465  %layer2_kernel_V_1_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_1"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:500  %layer2_kernel_V_2_ad = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:501  %layer2_kernel_V_2_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_1"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:536  %layer2_kernel_V_11_a = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:537  %layer2_kernel_V_11_a_1 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_1"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:572  %layer2_kernel_V_0_ad = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:573  %layer2_kernel_V_0_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_1"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:608  %layer2_kernel_V_8_ad = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_135

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:609  %layer2_kernel_V_8_ad_1 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_1"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:644  %tmp_167 = add i10 %newIndex1_i_cast, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="10">
<![CDATA[
:645  %tmp_253_cast = zext i10 %tmp_167 to i32

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:646  %layer2_matrix_0_V_a = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:647  %tmp_168 = add i10 %newIndex1_i_cast, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="10">
<![CDATA[
:648  %tmp_254_cast = zext i10 %tmp_168 to i32

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:649  %layer2_matrix_0_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_1"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:752  %layer2_matrix_1_V_a = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:753  %layer2_matrix_1_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_1"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:788  %layer2_matrix_2_V_a = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:789  %layer2_matrix_2_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_1"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:824  %layer2_matrix_3_V_a = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:825  %layer2_matrix_3_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_1"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:860  %layer2_matrix_4_V_a = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:861  %layer2_matrix_4_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_1"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:896  %layer2_matrix_5_V_a = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:897  %layer2_matrix_5_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_1"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:932  %layer2_matrix_6_V_a = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:933  %layer2_matrix_6_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_1"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:968  %layer2_matrix_7_V_a = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:969  %layer2_matrix_7_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_1"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1004  %layer2_matrix_8_V_a = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1005  %layer2_matrix_8_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_1"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1040  %layer2_matrix_9_V_a = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1041  %layer2_matrix_9_V_a_1 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_1"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1076  %layer2_matrix_10_V_s = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_s"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1077  %layer2_matrix_10_V_1 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_1"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1112  %layer2_matrix_11_V_s = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_s"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1113  %layer2_matrix_11_V_1 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_1"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1148  %layer2_matrix_12_V_s = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_s"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1149  %layer2_matrix_12_V_1 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_1"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1184  %layer2_matrix_13_V_s = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_s"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1185  %layer2_matrix_13_V_1 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_1"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1220  %layer2_matrix_14_V_s = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_s"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1221  %layer2_matrix_14_V_1 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_1"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1256  %layer2_matrix_15_V_s = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_s"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1257  %layer2_matrix_15_V_1 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_1"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="18" op_0_bw="12">
<![CDATA[
:1292  %layer2_kernel_V_0_lo = load i18* %layer2_kernel_V_0_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="18" op_0_bw="12">
<![CDATA[
:1293  %layer2_kernel_V_1_lo = load i18* %layer2_kernel_V_1_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="18" op_0_bw="12">
<![CDATA[
:1294  %layer2_kernel_V_2_lo = load i18* %layer2_kernel_V_2_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="18" op_0_bw="12">
<![CDATA[
:1295  %layer2_kernel_V_3_lo = load i18* %layer2_kernel_V_3_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="18" op_0_bw="12">
<![CDATA[
:1296  %layer2_kernel_V_4_lo = load i18* %layer2_kernel_V_4_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="18" op_0_bw="12">
<![CDATA[
:1297  %layer2_kernel_V_5_lo = load i18* %layer2_kernel_V_5_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="18" op_0_bw="12">
<![CDATA[
:1298  %layer2_kernel_V_6_lo = load i18* %layer2_kernel_V_6_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="18" op_0_bw="12">
<![CDATA[
:1299  %layer2_kernel_V_7_lo = load i18* %layer2_kernel_V_7_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="18" op_0_bw="12">
<![CDATA[
:1300  %layer2_kernel_V_8_lo = load i18* %layer2_kernel_V_8_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="18" op_0_bw="12">
<![CDATA[
:1301  %layer2_kernel_V_9_lo = load i18* %layer2_kernel_V_9_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="18" op_0_bw="12">
<![CDATA[
:1302  %layer2_kernel_V_10_l = load i18* %layer2_kernel_V_10_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="18" op_0_bw="12">
<![CDATA[
:1303  %layer2_kernel_V_11_l = load i18* %layer2_kernel_V_11_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="18" op_0_bw="12">
<![CDATA[
:1304  %layer2_kernel_V_12_l = load i18* %layer2_kernel_V_12_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="18" op_0_bw="12">
<![CDATA[
:1305  %layer2_kernel_V_13_l = load i18* %layer2_kernel_V_13_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="18" op_0_bw="12">
<![CDATA[
:1306  %layer2_kernel_V_14_l = load i18* %layer2_kernel_V_14_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="18" op_0_bw="12">
<![CDATA[
:1307  %layer2_kernel_V_15_l = load i18* %layer2_kernel_V_15_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="18" op_0_bw="9">
<![CDATA[
:1312  %layer2_matrix_0_V_l = load i18* %layer2_matrix_0_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="18" op_0_bw="9">
<![CDATA[
:1313  %layer2_matrix_1_V_l = load i18* %layer2_matrix_1_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="18" op_0_bw="9">
<![CDATA[
:1314  %layer2_matrix_2_V_l = load i18* %layer2_matrix_2_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="18" op_0_bw="9">
<![CDATA[
:1315  %layer2_matrix_3_V_l = load i18* %layer2_matrix_3_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="18" op_0_bw="9">
<![CDATA[
:1316  %layer2_matrix_4_V_l = load i18* %layer2_matrix_4_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="18" op_0_bw="9">
<![CDATA[
:1317  %layer2_matrix_5_V_l = load i18* %layer2_matrix_5_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="18" op_0_bw="9">
<![CDATA[
:1318  %layer2_matrix_6_V_l = load i18* %layer2_matrix_6_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="18" op_0_bw="9">
<![CDATA[
:1319  %layer2_matrix_7_V_l = load i18* %layer2_matrix_7_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="18" op_0_bw="9">
<![CDATA[
:1320  %layer2_matrix_8_V_l = load i18* %layer2_matrix_8_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="18" op_0_bw="9">
<![CDATA[
:1321  %layer2_matrix_9_V_l = load i18* %layer2_matrix_9_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="18" op_0_bw="9">
<![CDATA[
:1322  %layer2_matrix_10_V_36 = load i18* %layer2_matrix_10_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_36"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="18" op_0_bw="9">
<![CDATA[
:1323  %layer2_matrix_11_V_36 = load i18* %layer2_matrix_11_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_36"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="18" op_0_bw="9">
<![CDATA[
:1324  %layer2_matrix_12_V_36 = load i18* %layer2_matrix_12_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_36"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="18" op_0_bw="9">
<![CDATA[
:1325  %layer2_matrix_13_V_36 = load i18* %layer2_matrix_13_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_36"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="18" op_0_bw="9">
<![CDATA[
:1326  %layer2_matrix_14_V_36 = load i18* %layer2_matrix_14_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_36"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="18" op_0_bw="9">
<![CDATA[
:1327  %layer2_matrix_15_V_36 = load i18* %layer2_matrix_15_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_36"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="18" op_0_bw="12">
<![CDATA[
:1330  %layer2_kernel_V_0_lo_1 = load i18* %layer2_kernel_V_0_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_1"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="18" op_0_bw="12">
<![CDATA[
:1331  %layer2_kernel_V_1_lo_1 = load i18* %layer2_kernel_V_1_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_1"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="18" op_0_bw="12">
<![CDATA[
:1332  %layer2_kernel_V_2_lo_1 = load i18* %layer2_kernel_V_2_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_1"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="18" op_0_bw="12">
<![CDATA[
:1333  %layer2_kernel_V_3_lo_1 = load i18* %layer2_kernel_V_3_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_1"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="18" op_0_bw="12">
<![CDATA[
:1334  %layer2_kernel_V_4_lo_1 = load i18* %layer2_kernel_V_4_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_1"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="18" op_0_bw="12">
<![CDATA[
:1335  %layer2_kernel_V_5_lo_1 = load i18* %layer2_kernel_V_5_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_1"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="18" op_0_bw="12">
<![CDATA[
:1336  %layer2_kernel_V_6_lo_1 = load i18* %layer2_kernel_V_6_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_1"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="18" op_0_bw="12">
<![CDATA[
:1337  %layer2_kernel_V_7_lo_1 = load i18* %layer2_kernel_V_7_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_1"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="18" op_0_bw="12">
<![CDATA[
:1338  %layer2_kernel_V_8_lo_1 = load i18* %layer2_kernel_V_8_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_1"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="18" op_0_bw="12">
<![CDATA[
:1339  %layer2_kernel_V_9_lo_1 = load i18* %layer2_kernel_V_9_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_1"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="18" op_0_bw="12">
<![CDATA[
:1340  %layer2_kernel_V_10_l_1 = load i18* %layer2_kernel_V_10_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_1"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="18" op_0_bw="12">
<![CDATA[
:1341  %layer2_kernel_V_11_l_1 = load i18* %layer2_kernel_V_11_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_1"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="18" op_0_bw="12">
<![CDATA[
:1342  %layer2_kernel_V_12_l_1 = load i18* %layer2_kernel_V_12_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_1"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="18" op_0_bw="12">
<![CDATA[
:1343  %layer2_kernel_V_13_l_1 = load i18* %layer2_kernel_V_13_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_1"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="18" op_0_bw="12">
<![CDATA[
:1344  %layer2_kernel_V_14_l_1 = load i18* %layer2_kernel_V_14_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_1"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="18" op_0_bw="12">
<![CDATA[
:1345  %layer2_kernel_V_15_l_1 = load i18* %layer2_kernel_V_15_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_1"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="18" op_0_bw="9">
<![CDATA[
:1350  %layer2_matrix_0_V_l_1 = load i18* %layer2_matrix_0_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_1"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="18" op_0_bw="9">
<![CDATA[
:1351  %layer2_matrix_1_V_l_1 = load i18* %layer2_matrix_1_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_1"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="18" op_0_bw="9">
<![CDATA[
:1352  %layer2_matrix_2_V_l_1 = load i18* %layer2_matrix_2_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_1"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="18" op_0_bw="9">
<![CDATA[
:1353  %layer2_matrix_3_V_l_1 = load i18* %layer2_matrix_3_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_1"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="18" op_0_bw="9">
<![CDATA[
:1354  %layer2_matrix_4_V_l_1 = load i18* %layer2_matrix_4_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_1"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="18" op_0_bw="9">
<![CDATA[
:1355  %layer2_matrix_5_V_l_1 = load i18* %layer2_matrix_5_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_1"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="18" op_0_bw="9">
<![CDATA[
:1356  %layer2_matrix_6_V_l_1 = load i18* %layer2_matrix_6_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_1"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="18" op_0_bw="9">
<![CDATA[
:1357  %layer2_matrix_7_V_l_1 = load i18* %layer2_matrix_7_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_1"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="18" op_0_bw="9">
<![CDATA[
:1358  %layer2_matrix_8_V_l_1 = load i18* %layer2_matrix_8_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_1"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="18" op_0_bw="9">
<![CDATA[
:1359  %layer2_matrix_9_V_l_1 = load i18* %layer2_matrix_9_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_1"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="18" op_0_bw="9">
<![CDATA[
:1360  %layer2_matrix_10_V_37 = load i18* %layer2_matrix_10_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_37"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="18" op_0_bw="9">
<![CDATA[
:1361  %layer2_matrix_11_V_37 = load i18* %layer2_matrix_11_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_37"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="18" op_0_bw="9">
<![CDATA[
:1362  %layer2_matrix_12_V_37 = load i18* %layer2_matrix_12_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_37"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="18" op_0_bw="9">
<![CDATA[
:1363  %layer2_matrix_13_V_37 = load i18* %layer2_matrix_13_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_37"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="18" op_0_bw="9">
<![CDATA[
:1364  %layer2_matrix_14_V_37 = load i18* %layer2_matrix_14_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_37"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="18" op_0_bw="9">
<![CDATA[
:1365  %layer2_matrix_15_V_37 = load i18* %layer2_matrix_15_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="7">
<![CDATA[
:10  %tmp_198_cast7020_cas = zext i7 %tmp_133 to i9

]]></Node>
<StgValue><ssdm name="tmp_198_cast7020_cas"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:19  %tmp_137 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 1, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %layer2_kernel_V_3_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_2"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %tmp_138 = add i9 223, %tmp_198_cast7020_cas

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
:22  %tmp_204_cast = zext i9 %tmp_138 to i32

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %layer2_kernel_V_3_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_3"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %tmp_140 = add i9 -161, %tmp_198_cast7020_cas

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:106  %layer2_kernel_V_14_a_2 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_2"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:107  %layer2_kernel_V_14_a_3 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_3"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:142  %layer2_kernel_V_7_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_2"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:143  %layer2_kernel_V_7_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_3"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:178  %layer2_kernel_V_15_a_2 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_2"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:179  %layer2_kernel_V_15_a_3 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_3"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:214  %layer2_kernel_V_4_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_2"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:215  %layer2_kernel_V_4_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_3"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:250  %layer2_kernel_V_10_a_2 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_2"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:251  %layer2_kernel_V_10_a_3 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_3"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:286  %layer2_kernel_V_6_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_2"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:287  %layer2_kernel_V_6_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_3"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:322  %layer2_kernel_V_13_a_2 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_2"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:323  %layer2_kernel_V_13_a_3 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_3"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:358  %layer2_kernel_V_12_a_2 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_2"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:359  %layer2_kernel_V_12_a_3 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_3"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:394  %layer2_kernel_V_9_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_2"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:395  %layer2_kernel_V_9_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_3"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:430  %layer2_kernel_V_5_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_2"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:431  %layer2_kernel_V_5_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_3"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:466  %layer2_kernel_V_1_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_2"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:467  %layer2_kernel_V_1_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_3"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:502  %layer2_kernel_V_2_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_2"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:503  %layer2_kernel_V_2_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_3"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:538  %layer2_kernel_V_11_a_2 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_2"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:539  %layer2_kernel_V_11_a_3 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_3"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:574  %layer2_kernel_V_0_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_2"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:575  %layer2_kernel_V_0_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_3"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:610  %layer2_kernel_V_8_ad_2 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_137

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_2"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:611  %layer2_kernel_V_8_ad_3 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_3"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:650  %tmp_169 = add i10 %newIndex1_i_cast, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="10">
<![CDATA[
:651  %tmp_255_cast = zext i10 %tmp_169 to i32

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:652  %layer2_matrix_0_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_2"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:653  %tmp_170 = add i10 %newIndex1_i_cast, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="10">
<![CDATA[
:654  %tmp_256_cast = zext i10 %tmp_170 to i32

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:655  %layer2_matrix_0_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_3"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:754  %layer2_matrix_1_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_2"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:755  %layer2_matrix_1_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_3"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:790  %layer2_matrix_2_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_2"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:791  %layer2_matrix_2_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_3"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:826  %layer2_matrix_3_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_2"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:827  %layer2_matrix_3_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_3"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:862  %layer2_matrix_4_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_2"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:863  %layer2_matrix_4_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_3"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:898  %layer2_matrix_5_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_2"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:899  %layer2_matrix_5_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_3"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:934  %layer2_matrix_6_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_2"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:935  %layer2_matrix_6_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_3"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:970  %layer2_matrix_7_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_2"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:971  %layer2_matrix_7_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_3"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1006  %layer2_matrix_8_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_2"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1007  %layer2_matrix_8_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_3"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1042  %layer2_matrix_9_V_a_2 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_2"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1043  %layer2_matrix_9_V_a_3 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_3"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1078  %layer2_matrix_10_V_2 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_2"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1079  %layer2_matrix_10_V_3 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_3"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1114  %layer2_matrix_11_V_2 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_2"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1115  %layer2_matrix_11_V_3 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_3"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1150  %layer2_matrix_12_V_2 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_2"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1151  %layer2_matrix_12_V_3 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_3"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1186  %layer2_matrix_13_V_2 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_2"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1187  %layer2_matrix_13_V_3 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_3"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1222  %layer2_matrix_14_V_2 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_2"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1223  %layer2_matrix_14_V_3 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_3"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1258  %layer2_matrix_15_V_2 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_2"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1259  %layer2_matrix_15_V_3 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_3"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="18" op_0_bw="12">
<![CDATA[
:1292  %layer2_kernel_V_0_lo = load i18* %layer2_kernel_V_0_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="18" op_0_bw="12">
<![CDATA[
:1293  %layer2_kernel_V_1_lo = load i18* %layer2_kernel_V_1_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="18" op_0_bw="12">
<![CDATA[
:1294  %layer2_kernel_V_2_lo = load i18* %layer2_kernel_V_2_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="18" op_0_bw="12">
<![CDATA[
:1295  %layer2_kernel_V_3_lo = load i18* %layer2_kernel_V_3_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="18" op_0_bw="12">
<![CDATA[
:1296  %layer2_kernel_V_4_lo = load i18* %layer2_kernel_V_4_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="18" op_0_bw="12">
<![CDATA[
:1297  %layer2_kernel_V_5_lo = load i18* %layer2_kernel_V_5_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="18" op_0_bw="12">
<![CDATA[
:1298  %layer2_kernel_V_6_lo = load i18* %layer2_kernel_V_6_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="18" op_0_bw="12">
<![CDATA[
:1299  %layer2_kernel_V_7_lo = load i18* %layer2_kernel_V_7_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="18" op_0_bw="12">
<![CDATA[
:1300  %layer2_kernel_V_8_lo = load i18* %layer2_kernel_V_8_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="18" op_0_bw="12">
<![CDATA[
:1301  %layer2_kernel_V_9_lo = load i18* %layer2_kernel_V_9_ad, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="18" op_0_bw="12">
<![CDATA[
:1302  %layer2_kernel_V_10_l = load i18* %layer2_kernel_V_10_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="18" op_0_bw="12">
<![CDATA[
:1303  %layer2_kernel_V_11_l = load i18* %layer2_kernel_V_11_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="18" op_0_bw="12">
<![CDATA[
:1304  %layer2_kernel_V_12_l = load i18* %layer2_kernel_V_12_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="18" op_0_bw="12">
<![CDATA[
:1305  %layer2_kernel_V_13_l = load i18* %layer2_kernel_V_13_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="18" op_0_bw="12">
<![CDATA[
:1306  %layer2_kernel_V_14_l = load i18* %layer2_kernel_V_14_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="18" op_0_bw="12">
<![CDATA[
:1307  %layer2_kernel_V_15_l = load i18* %layer2_kernel_V_15_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1308  %op_V_read_assign_s = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo, i18 %layer2_kernel_V_1_lo, i18 %layer2_kernel_V_2_lo, i18 %layer2_kernel_V_3_lo, i18 %layer2_kernel_V_4_lo, i18 %layer2_kernel_V_5_lo, i18 %layer2_kernel_V_6_lo, i18 %layer2_kernel_V_7_lo, i18 %layer2_kernel_V_8_lo, i18 %layer2_kernel_V_9_lo, i18 %layer2_kernel_V_10_l, i18 %layer2_kernel_V_11_l, i18 %layer2_kernel_V_12_l, i18 %layer2_kernel_V_13_l, i18 %layer2_kernel_V_14_l, i18 %layer2_kernel_V_15_l, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_s"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="18" op_0_bw="9">
<![CDATA[
:1312  %layer2_matrix_0_V_l = load i18* %layer2_matrix_0_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="18" op_0_bw="9">
<![CDATA[
:1313  %layer2_matrix_1_V_l = load i18* %layer2_matrix_1_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="18" op_0_bw="9">
<![CDATA[
:1314  %layer2_matrix_2_V_l = load i18* %layer2_matrix_2_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="18" op_0_bw="9">
<![CDATA[
:1315  %layer2_matrix_3_V_l = load i18* %layer2_matrix_3_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="18" op_0_bw="9">
<![CDATA[
:1316  %layer2_matrix_4_V_l = load i18* %layer2_matrix_4_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="18" op_0_bw="9">
<![CDATA[
:1317  %layer2_matrix_5_V_l = load i18* %layer2_matrix_5_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="18" op_0_bw="9">
<![CDATA[
:1318  %layer2_matrix_6_V_l = load i18* %layer2_matrix_6_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="18" op_0_bw="9">
<![CDATA[
:1319  %layer2_matrix_7_V_l = load i18* %layer2_matrix_7_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="18" op_0_bw="9">
<![CDATA[
:1320  %layer2_matrix_8_V_l = load i18* %layer2_matrix_8_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="18" op_0_bw="9">
<![CDATA[
:1321  %layer2_matrix_9_V_l = load i18* %layer2_matrix_9_V_a, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="18" op_0_bw="9">
<![CDATA[
:1322  %layer2_matrix_10_V_36 = load i18* %layer2_matrix_10_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_36"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="18" op_0_bw="9">
<![CDATA[
:1323  %layer2_matrix_11_V_36 = load i18* %layer2_matrix_11_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_36"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="18" op_0_bw="9">
<![CDATA[
:1324  %layer2_matrix_12_V_36 = load i18* %layer2_matrix_12_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_36"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="18" op_0_bw="9">
<![CDATA[
:1325  %layer2_matrix_13_V_36 = load i18* %layer2_matrix_13_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_36"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="18" op_0_bw="9">
<![CDATA[
:1326  %layer2_matrix_14_V_36 = load i18* %layer2_matrix_14_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_36"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="18" op_0_bw="9">
<![CDATA[
:1327  %layer2_matrix_15_V_36 = load i18* %layer2_matrix_15_V_s, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_36"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1328  %tmp = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l, i18 %layer2_matrix_1_V_l, i18 %layer2_matrix_2_V_l, i18 %layer2_matrix_3_V_l, i18 %layer2_matrix_4_V_l, i18 %layer2_matrix_5_V_l, i18 %layer2_matrix_6_V_l, i18 %layer2_matrix_7_V_l, i18 %layer2_matrix_8_V_l, i18 %layer2_matrix_9_V_l, i18 %layer2_matrix_10_V_36, i18 %layer2_matrix_11_V_36, i18 %layer2_matrix_12_V_36, i18 %layer2_matrix_13_V_36, i18 %layer2_matrix_14_V_36, i18 %layer2_matrix_15_V_36, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="18" op_0_bw="12">
<![CDATA[
:1330  %layer2_kernel_V_0_lo_1 = load i18* %layer2_kernel_V_0_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_1"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="18" op_0_bw="12">
<![CDATA[
:1331  %layer2_kernel_V_1_lo_1 = load i18* %layer2_kernel_V_1_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_1"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="18" op_0_bw="12">
<![CDATA[
:1332  %layer2_kernel_V_2_lo_1 = load i18* %layer2_kernel_V_2_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_1"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="18" op_0_bw="12">
<![CDATA[
:1333  %layer2_kernel_V_3_lo_1 = load i18* %layer2_kernel_V_3_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_1"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="18" op_0_bw="12">
<![CDATA[
:1334  %layer2_kernel_V_4_lo_1 = load i18* %layer2_kernel_V_4_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_1"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="18" op_0_bw="12">
<![CDATA[
:1335  %layer2_kernel_V_5_lo_1 = load i18* %layer2_kernel_V_5_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_1"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="18" op_0_bw="12">
<![CDATA[
:1336  %layer2_kernel_V_6_lo_1 = load i18* %layer2_kernel_V_6_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_1"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="18" op_0_bw="12">
<![CDATA[
:1337  %layer2_kernel_V_7_lo_1 = load i18* %layer2_kernel_V_7_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_1"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="18" op_0_bw="12">
<![CDATA[
:1338  %layer2_kernel_V_8_lo_1 = load i18* %layer2_kernel_V_8_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_1"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="18" op_0_bw="12">
<![CDATA[
:1339  %layer2_kernel_V_9_lo_1 = load i18* %layer2_kernel_V_9_ad_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_1"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="18" op_0_bw="12">
<![CDATA[
:1340  %layer2_kernel_V_10_l_1 = load i18* %layer2_kernel_V_10_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_1"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="18" op_0_bw="12">
<![CDATA[
:1341  %layer2_kernel_V_11_l_1 = load i18* %layer2_kernel_V_11_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_1"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="18" op_0_bw="12">
<![CDATA[
:1342  %layer2_kernel_V_12_l_1 = load i18* %layer2_kernel_V_12_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_1"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="18" op_0_bw="12">
<![CDATA[
:1343  %layer2_kernel_V_13_l_1 = load i18* %layer2_kernel_V_13_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_1"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="18" op_0_bw="12">
<![CDATA[
:1344  %layer2_kernel_V_14_l_1 = load i18* %layer2_kernel_V_14_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_1"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="18" op_0_bw="12">
<![CDATA[
:1345  %layer2_kernel_V_15_l_1 = load i18* %layer2_kernel_V_15_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_1"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1346  %op_V_read_assign_1 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_1, i18 %layer2_kernel_V_1_lo_1, i18 %layer2_kernel_V_2_lo_1, i18 %layer2_kernel_V_3_lo_1, i18 %layer2_kernel_V_4_lo_1, i18 %layer2_kernel_V_5_lo_1, i18 %layer2_kernel_V_6_lo_1, i18 %layer2_kernel_V_7_lo_1, i18 %layer2_kernel_V_8_lo_1, i18 %layer2_kernel_V_9_lo_1, i18 %layer2_kernel_V_10_l_1, i18 %layer2_kernel_V_11_l_1, i18 %layer2_kernel_V_12_l_1, i18 %layer2_kernel_V_13_l_1, i18 %layer2_kernel_V_14_l_1, i18 %layer2_kernel_V_15_l_1, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_1"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="18" op_0_bw="9">
<![CDATA[
:1350  %layer2_matrix_0_V_l_1 = load i18* %layer2_matrix_0_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_1"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="18" op_0_bw="9">
<![CDATA[
:1351  %layer2_matrix_1_V_l_1 = load i18* %layer2_matrix_1_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_1"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="18" op_0_bw="9">
<![CDATA[
:1352  %layer2_matrix_2_V_l_1 = load i18* %layer2_matrix_2_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_1"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="18" op_0_bw="9">
<![CDATA[
:1353  %layer2_matrix_3_V_l_1 = load i18* %layer2_matrix_3_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_1"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="18" op_0_bw="9">
<![CDATA[
:1354  %layer2_matrix_4_V_l_1 = load i18* %layer2_matrix_4_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_1"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="18" op_0_bw="9">
<![CDATA[
:1355  %layer2_matrix_5_V_l_1 = load i18* %layer2_matrix_5_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_1"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="18" op_0_bw="9">
<![CDATA[
:1356  %layer2_matrix_6_V_l_1 = load i18* %layer2_matrix_6_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_1"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="18" op_0_bw="9">
<![CDATA[
:1357  %layer2_matrix_7_V_l_1 = load i18* %layer2_matrix_7_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_1"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="18" op_0_bw="9">
<![CDATA[
:1358  %layer2_matrix_8_V_l_1 = load i18* %layer2_matrix_8_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_1"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="18" op_0_bw="9">
<![CDATA[
:1359  %layer2_matrix_9_V_l_1 = load i18* %layer2_matrix_9_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_1"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="18" op_0_bw="9">
<![CDATA[
:1360  %layer2_matrix_10_V_37 = load i18* %layer2_matrix_10_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_37"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="18" op_0_bw="9">
<![CDATA[
:1361  %layer2_matrix_11_V_37 = load i18* %layer2_matrix_11_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_37"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="18" op_0_bw="9">
<![CDATA[
:1362  %layer2_matrix_12_V_37 = load i18* %layer2_matrix_12_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_37"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="18" op_0_bw="9">
<![CDATA[
:1363  %layer2_matrix_13_V_37 = load i18* %layer2_matrix_13_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_37"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="18" op_0_bw="9">
<![CDATA[
:1364  %layer2_matrix_14_V_37 = load i18* %layer2_matrix_14_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_37"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="18" op_0_bw="9">
<![CDATA[
:1365  %layer2_matrix_15_V_37 = load i18* %layer2_matrix_15_V_1, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_37"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1366  %tmp_s = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_1, i18 %layer2_matrix_1_V_l_1, i18 %layer2_matrix_2_V_l_1, i18 %layer2_matrix_3_V_l_1, i18 %layer2_matrix_4_V_l_1, i18 %layer2_matrix_5_V_l_1, i18 %layer2_matrix_6_V_l_1, i18 %layer2_matrix_7_V_l_1, i18 %layer2_matrix_8_V_l_1, i18 %layer2_matrix_9_V_l_1, i18 %layer2_matrix_10_V_37, i18 %layer2_matrix_11_V_37, i18 %layer2_matrix_12_V_37, i18 %layer2_matrix_13_V_37, i18 %layer2_matrix_14_V_37, i18 %layer2_matrix_15_V_37, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="18" op_0_bw="12">
<![CDATA[
:1368  %layer2_kernel_V_0_lo_2 = load i18* %layer2_kernel_V_0_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_2"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="18" op_0_bw="12">
<![CDATA[
:1369  %layer2_kernel_V_1_lo_2 = load i18* %layer2_kernel_V_1_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_2"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="18" op_0_bw="12">
<![CDATA[
:1370  %layer2_kernel_V_2_lo_2 = load i18* %layer2_kernel_V_2_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_2"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="18" op_0_bw="12">
<![CDATA[
:1371  %layer2_kernel_V_3_lo_2 = load i18* %layer2_kernel_V_3_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_2"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="18" op_0_bw="12">
<![CDATA[
:1372  %layer2_kernel_V_4_lo_2 = load i18* %layer2_kernel_V_4_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_2"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="18" op_0_bw="12">
<![CDATA[
:1373  %layer2_kernel_V_5_lo_2 = load i18* %layer2_kernel_V_5_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_2"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="18" op_0_bw="12">
<![CDATA[
:1374  %layer2_kernel_V_6_lo_2 = load i18* %layer2_kernel_V_6_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_2"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="18" op_0_bw="12">
<![CDATA[
:1375  %layer2_kernel_V_7_lo_2 = load i18* %layer2_kernel_V_7_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_2"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="18" op_0_bw="12">
<![CDATA[
:1376  %layer2_kernel_V_8_lo_2 = load i18* %layer2_kernel_V_8_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_2"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="18" op_0_bw="12">
<![CDATA[
:1377  %layer2_kernel_V_9_lo_2 = load i18* %layer2_kernel_V_9_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_2"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="18" op_0_bw="12">
<![CDATA[
:1378  %layer2_kernel_V_10_l_2 = load i18* %layer2_kernel_V_10_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_2"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="18" op_0_bw="12">
<![CDATA[
:1379  %layer2_kernel_V_11_l_2 = load i18* %layer2_kernel_V_11_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_2"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="18" op_0_bw="12">
<![CDATA[
:1380  %layer2_kernel_V_12_l_2 = load i18* %layer2_kernel_V_12_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_2"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="18" op_0_bw="12">
<![CDATA[
:1381  %layer2_kernel_V_13_l_2 = load i18* %layer2_kernel_V_13_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_2"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="18" op_0_bw="12">
<![CDATA[
:1382  %layer2_kernel_V_14_l_2 = load i18* %layer2_kernel_V_14_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_2"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="18" op_0_bw="12">
<![CDATA[
:1383  %layer2_kernel_V_15_l_2 = load i18* %layer2_kernel_V_15_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_2"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="18" op_0_bw="9">
<![CDATA[
:1388  %layer2_matrix_0_V_l_2 = load i18* %layer2_matrix_0_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_2"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="18" op_0_bw="9">
<![CDATA[
:1389  %layer2_matrix_1_V_l_2 = load i18* %layer2_matrix_1_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_2"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="18" op_0_bw="9">
<![CDATA[
:1390  %layer2_matrix_2_V_l_2 = load i18* %layer2_matrix_2_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_2"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="18" op_0_bw="9">
<![CDATA[
:1391  %layer2_matrix_3_V_l_2 = load i18* %layer2_matrix_3_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_2"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="18" op_0_bw="9">
<![CDATA[
:1392  %layer2_matrix_4_V_l_2 = load i18* %layer2_matrix_4_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_2"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="18" op_0_bw="9">
<![CDATA[
:1393  %layer2_matrix_5_V_l_2 = load i18* %layer2_matrix_5_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_2"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="18" op_0_bw="9">
<![CDATA[
:1394  %layer2_matrix_6_V_l_2 = load i18* %layer2_matrix_6_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_2"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="18" op_0_bw="9">
<![CDATA[
:1395  %layer2_matrix_7_V_l_2 = load i18* %layer2_matrix_7_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_2"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="18" op_0_bw="9">
<![CDATA[
:1396  %layer2_matrix_8_V_l_2 = load i18* %layer2_matrix_8_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_2"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="18" op_0_bw="9">
<![CDATA[
:1397  %layer2_matrix_9_V_l_2 = load i18* %layer2_matrix_9_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_2"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="18" op_0_bw="9">
<![CDATA[
:1398  %layer2_matrix_10_V_38 = load i18* %layer2_matrix_10_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_38"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="18" op_0_bw="9">
<![CDATA[
:1399  %layer2_matrix_11_V_38 = load i18* %layer2_matrix_11_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_38"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="18" op_0_bw="9">
<![CDATA[
:1400  %layer2_matrix_12_V_38 = load i18* %layer2_matrix_12_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_38"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="18" op_0_bw="9">
<![CDATA[
:1401  %layer2_matrix_13_V_38 = load i18* %layer2_matrix_13_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_38"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="18" op_0_bw="9">
<![CDATA[
:1402  %layer2_matrix_14_V_38 = load i18* %layer2_matrix_14_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_38"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="18" op_0_bw="9">
<![CDATA[
:1403  %layer2_matrix_15_V_38 = load i18* %layer2_matrix_15_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_38"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="18" op_0_bw="12">
<![CDATA[
:1406  %layer2_kernel_V_0_lo_3 = load i18* %layer2_kernel_V_0_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_3"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="18" op_0_bw="12">
<![CDATA[
:1407  %layer2_kernel_V_1_lo_3 = load i18* %layer2_kernel_V_1_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_3"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="18" op_0_bw="12">
<![CDATA[
:1408  %layer2_kernel_V_2_lo_3 = load i18* %layer2_kernel_V_2_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_3"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="18" op_0_bw="12">
<![CDATA[
:1409  %layer2_kernel_V_3_lo_3 = load i18* %layer2_kernel_V_3_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_3"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="18" op_0_bw="12">
<![CDATA[
:1410  %layer2_kernel_V_4_lo_3 = load i18* %layer2_kernel_V_4_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_3"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="18" op_0_bw="12">
<![CDATA[
:1411  %layer2_kernel_V_5_lo_3 = load i18* %layer2_kernel_V_5_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_3"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="18" op_0_bw="12">
<![CDATA[
:1412  %layer2_kernel_V_6_lo_3 = load i18* %layer2_kernel_V_6_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_3"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="18" op_0_bw="12">
<![CDATA[
:1413  %layer2_kernel_V_7_lo_3 = load i18* %layer2_kernel_V_7_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_3"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="18" op_0_bw="12">
<![CDATA[
:1414  %layer2_kernel_V_8_lo_3 = load i18* %layer2_kernel_V_8_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_3"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="18" op_0_bw="12">
<![CDATA[
:1415  %layer2_kernel_V_9_lo_3 = load i18* %layer2_kernel_V_9_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_3"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="18" op_0_bw="12">
<![CDATA[
:1416  %layer2_kernel_V_10_l_3 = load i18* %layer2_kernel_V_10_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_3"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="18" op_0_bw="12">
<![CDATA[
:1417  %layer2_kernel_V_11_l_3 = load i18* %layer2_kernel_V_11_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_3"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="18" op_0_bw="12">
<![CDATA[
:1418  %layer2_kernel_V_12_l_3 = load i18* %layer2_kernel_V_12_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_3"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="18" op_0_bw="12">
<![CDATA[
:1419  %layer2_kernel_V_13_l_3 = load i18* %layer2_kernel_V_13_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_3"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="18" op_0_bw="12">
<![CDATA[
:1420  %layer2_kernel_V_14_l_3 = load i18* %layer2_kernel_V_14_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_3"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="18" op_0_bw="12">
<![CDATA[
:1421  %layer2_kernel_V_15_l_3 = load i18* %layer2_kernel_V_15_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_3"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="18" op_0_bw="9">
<![CDATA[
:1426  %layer2_matrix_0_V_l_3 = load i18* %layer2_matrix_0_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_3"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="18" op_0_bw="9">
<![CDATA[
:1427  %layer2_matrix_1_V_l_3 = load i18* %layer2_matrix_1_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_3"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="18" op_0_bw="9">
<![CDATA[
:1428  %layer2_matrix_2_V_l_3 = load i18* %layer2_matrix_2_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_3"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="18" op_0_bw="9">
<![CDATA[
:1429  %layer2_matrix_3_V_l_3 = load i18* %layer2_matrix_3_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_3"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="18" op_0_bw="9">
<![CDATA[
:1430  %layer2_matrix_4_V_l_3 = load i18* %layer2_matrix_4_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_3"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="18" op_0_bw="9">
<![CDATA[
:1431  %layer2_matrix_5_V_l_3 = load i18* %layer2_matrix_5_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_3"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="18" op_0_bw="9">
<![CDATA[
:1432  %layer2_matrix_6_V_l_3 = load i18* %layer2_matrix_6_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_3"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="18" op_0_bw="9">
<![CDATA[
:1433  %layer2_matrix_7_V_l_3 = load i18* %layer2_matrix_7_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_3"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="18" op_0_bw="9">
<![CDATA[
:1434  %layer2_matrix_8_V_l_3 = load i18* %layer2_matrix_8_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_3"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="18" op_0_bw="9">
<![CDATA[
:1435  %layer2_matrix_9_V_l_3 = load i18* %layer2_matrix_9_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_3"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="18" op_0_bw="9">
<![CDATA[
:1436  %layer2_matrix_10_V_39 = load i18* %layer2_matrix_10_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_39"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="18" op_0_bw="9">
<![CDATA[
:1437  %layer2_matrix_11_V_39 = load i18* %layer2_matrix_11_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_39"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="18" op_0_bw="9">
<![CDATA[
:1438  %layer2_matrix_12_V_39 = load i18* %layer2_matrix_12_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_39"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="18" op_0_bw="9">
<![CDATA[
:1439  %layer2_matrix_13_V_39 = load i18* %layer2_matrix_13_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_39"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="18" op_0_bw="9">
<![CDATA[
:1440  %layer2_matrix_14_V_39 = load i18* %layer2_matrix_14_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_39"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="18" op_0_bw="9">
<![CDATA[
:1441  %layer2_matrix_15_V_39 = load i18* %layer2_matrix_15_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="803" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:24  %tmp_139 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 2, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %layer2_kernel_V_3_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_4"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="9">
<![CDATA[
:27  %tmp_207_cast = zext i9 %tmp_140 to i32

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %layer2_kernel_V_3_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_5"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:108  %layer2_kernel_V_14_a_4 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_4"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:109  %layer2_kernel_V_14_a_5 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_5"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:144  %layer2_kernel_V_7_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_4"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:145  %layer2_kernel_V_7_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_5"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:180  %layer2_kernel_V_15_a_4 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_4"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:181  %layer2_kernel_V_15_a_5 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_5"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:216  %layer2_kernel_V_4_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_4"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:217  %layer2_kernel_V_4_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_5"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:252  %layer2_kernel_V_10_a_4 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_4"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:253  %layer2_kernel_V_10_a_5 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_5"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:288  %layer2_kernel_V_6_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_4"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:289  %layer2_kernel_V_6_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_5"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:324  %layer2_kernel_V_13_a_4 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_4"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:325  %layer2_kernel_V_13_a_5 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_5"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:360  %layer2_kernel_V_12_a_4 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_4"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:361  %layer2_kernel_V_12_a_5 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_5"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:396  %layer2_kernel_V_9_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_4"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:397  %layer2_kernel_V_9_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_5"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:432  %layer2_kernel_V_5_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_4"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:433  %layer2_kernel_V_5_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_5"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:468  %layer2_kernel_V_1_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_4"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:469  %layer2_kernel_V_1_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_5"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:504  %layer2_kernel_V_2_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_4"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:505  %layer2_kernel_V_2_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_5"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:540  %layer2_kernel_V_11_a_4 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_4"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:541  %layer2_kernel_V_11_a_5 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_5"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:576  %layer2_kernel_V_0_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_4"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:577  %layer2_kernel_V_0_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_5"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:612  %layer2_kernel_V_8_ad_4 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_139

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_4"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:613  %layer2_kernel_V_8_ad_5 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_5"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:656  %tmp_171 = add i10 %newIndex1_i_cast, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="10">
<![CDATA[
:657  %tmp_257_cast = zext i10 %tmp_171 to i32

]]></Node>
<StgValue><ssdm name="tmp_257_cast"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:658  %layer2_matrix_0_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_4"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:659  %tmp_172 = add i10 %newIndex1_i_cast, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="10">
<![CDATA[
:660  %tmp_258_cast = zext i10 %tmp_172 to i32

]]></Node>
<StgValue><ssdm name="tmp_258_cast"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:661  %layer2_matrix_0_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_5"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:756  %layer2_matrix_1_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_4"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:757  %layer2_matrix_1_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_5"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:792  %layer2_matrix_2_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_4"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:793  %layer2_matrix_2_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_5"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:828  %layer2_matrix_3_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_4"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:829  %layer2_matrix_3_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_5"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:864  %layer2_matrix_4_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_4"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:865  %layer2_matrix_4_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_5"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:900  %layer2_matrix_5_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_4"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:901  %layer2_matrix_5_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_5"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:936  %layer2_matrix_6_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_4"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:937  %layer2_matrix_6_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_5"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:972  %layer2_matrix_7_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_4"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:973  %layer2_matrix_7_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_5"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1008  %layer2_matrix_8_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_4"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1009  %layer2_matrix_8_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_5"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1044  %layer2_matrix_9_V_a_4 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_4"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1045  %layer2_matrix_9_V_a_5 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_5"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1080  %layer2_matrix_10_V_4 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_4"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1081  %layer2_matrix_10_V_5 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_5"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1116  %layer2_matrix_11_V_4 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_4"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1117  %layer2_matrix_11_V_5 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_5"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1152  %layer2_matrix_12_V_4 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_4"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1153  %layer2_matrix_12_V_5 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_5"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1188  %layer2_matrix_13_V_4 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_4"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1189  %layer2_matrix_13_V_5 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_5"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1224  %layer2_matrix_14_V_4 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_4"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1225  %layer2_matrix_14_V_5 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_5"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1260  %layer2_matrix_15_V_4 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_4"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1261  %layer2_matrix_15_V_5 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_5"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="30" op_0_bw="18">
<![CDATA[
:1309  %tmp_cast_i_30 = sext i18 %op_V_read_assign_s to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i_30"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1310  %c_V = mul i30 %tmp_cast_i_30, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1311  %agg_result_V_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="30" op_0_bw="18">
<![CDATA[
:1347  %tmp_cast_i2 = sext i18 %op_V_read_assign_1 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i2"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1348  %c_V_32 = mul i30 %tmp_cast_i2, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_32"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1349  %agg_result_V_i5 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_32, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i5"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="18" op_0_bw="12">
<![CDATA[
:1368  %layer2_kernel_V_0_lo_2 = load i18* %layer2_kernel_V_0_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_2"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="18" op_0_bw="12">
<![CDATA[
:1369  %layer2_kernel_V_1_lo_2 = load i18* %layer2_kernel_V_1_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_2"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="18" op_0_bw="12">
<![CDATA[
:1370  %layer2_kernel_V_2_lo_2 = load i18* %layer2_kernel_V_2_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_2"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="18" op_0_bw="12">
<![CDATA[
:1371  %layer2_kernel_V_3_lo_2 = load i18* %layer2_kernel_V_3_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_2"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="18" op_0_bw="12">
<![CDATA[
:1372  %layer2_kernel_V_4_lo_2 = load i18* %layer2_kernel_V_4_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_2"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="18" op_0_bw="12">
<![CDATA[
:1373  %layer2_kernel_V_5_lo_2 = load i18* %layer2_kernel_V_5_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_2"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="18" op_0_bw="12">
<![CDATA[
:1374  %layer2_kernel_V_6_lo_2 = load i18* %layer2_kernel_V_6_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_2"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="18" op_0_bw="12">
<![CDATA[
:1375  %layer2_kernel_V_7_lo_2 = load i18* %layer2_kernel_V_7_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_2"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="18" op_0_bw="12">
<![CDATA[
:1376  %layer2_kernel_V_8_lo_2 = load i18* %layer2_kernel_V_8_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_2"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="18" op_0_bw="12">
<![CDATA[
:1377  %layer2_kernel_V_9_lo_2 = load i18* %layer2_kernel_V_9_ad_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_2"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="18" op_0_bw="12">
<![CDATA[
:1378  %layer2_kernel_V_10_l_2 = load i18* %layer2_kernel_V_10_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_2"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="18" op_0_bw="12">
<![CDATA[
:1379  %layer2_kernel_V_11_l_2 = load i18* %layer2_kernel_V_11_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_2"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="18" op_0_bw="12">
<![CDATA[
:1380  %layer2_kernel_V_12_l_2 = load i18* %layer2_kernel_V_12_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_2"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="18" op_0_bw="12">
<![CDATA[
:1381  %layer2_kernel_V_13_l_2 = load i18* %layer2_kernel_V_13_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_2"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="18" op_0_bw="12">
<![CDATA[
:1382  %layer2_kernel_V_14_l_2 = load i18* %layer2_kernel_V_14_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_2"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="18" op_0_bw="12">
<![CDATA[
:1383  %layer2_kernel_V_15_l_2 = load i18* %layer2_kernel_V_15_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_2"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1384  %op_V_read_assign_2 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_2, i18 %layer2_kernel_V_1_lo_2, i18 %layer2_kernel_V_2_lo_2, i18 %layer2_kernel_V_3_lo_2, i18 %layer2_kernel_V_4_lo_2, i18 %layer2_kernel_V_5_lo_2, i18 %layer2_kernel_V_6_lo_2, i18 %layer2_kernel_V_7_lo_2, i18 %layer2_kernel_V_8_lo_2, i18 %layer2_kernel_V_9_lo_2, i18 %layer2_kernel_V_10_l_2, i18 %layer2_kernel_V_11_l_2, i18 %layer2_kernel_V_12_l_2, i18 %layer2_kernel_V_13_l_2, i18 %layer2_kernel_V_14_l_2, i18 %layer2_kernel_V_15_l_2, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_2"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="18" op_0_bw="9">
<![CDATA[
:1388  %layer2_matrix_0_V_l_2 = load i18* %layer2_matrix_0_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_2"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="18" op_0_bw="9">
<![CDATA[
:1389  %layer2_matrix_1_V_l_2 = load i18* %layer2_matrix_1_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_2"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="18" op_0_bw="9">
<![CDATA[
:1390  %layer2_matrix_2_V_l_2 = load i18* %layer2_matrix_2_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_2"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="18" op_0_bw="9">
<![CDATA[
:1391  %layer2_matrix_3_V_l_2 = load i18* %layer2_matrix_3_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_2"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="18" op_0_bw="9">
<![CDATA[
:1392  %layer2_matrix_4_V_l_2 = load i18* %layer2_matrix_4_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_2"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="18" op_0_bw="9">
<![CDATA[
:1393  %layer2_matrix_5_V_l_2 = load i18* %layer2_matrix_5_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_2"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="18" op_0_bw="9">
<![CDATA[
:1394  %layer2_matrix_6_V_l_2 = load i18* %layer2_matrix_6_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_2"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="18" op_0_bw="9">
<![CDATA[
:1395  %layer2_matrix_7_V_l_2 = load i18* %layer2_matrix_7_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_2"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="18" op_0_bw="9">
<![CDATA[
:1396  %layer2_matrix_8_V_l_2 = load i18* %layer2_matrix_8_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_2"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="18" op_0_bw="9">
<![CDATA[
:1397  %layer2_matrix_9_V_l_2 = load i18* %layer2_matrix_9_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_2"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="18" op_0_bw="9">
<![CDATA[
:1398  %layer2_matrix_10_V_38 = load i18* %layer2_matrix_10_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_38"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="18" op_0_bw="9">
<![CDATA[
:1399  %layer2_matrix_11_V_38 = load i18* %layer2_matrix_11_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_38"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="18" op_0_bw="9">
<![CDATA[
:1400  %layer2_matrix_12_V_38 = load i18* %layer2_matrix_12_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_38"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="18" op_0_bw="9">
<![CDATA[
:1401  %layer2_matrix_13_V_38 = load i18* %layer2_matrix_13_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_38"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="18" op_0_bw="9">
<![CDATA[
:1402  %layer2_matrix_14_V_38 = load i18* %layer2_matrix_14_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_38"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="18" op_0_bw="9">
<![CDATA[
:1403  %layer2_matrix_15_V_38 = load i18* %layer2_matrix_15_V_2, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_38"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1404  %tmp_1 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_2, i18 %layer2_matrix_1_V_l_2, i18 %layer2_matrix_2_V_l_2, i18 %layer2_matrix_3_V_l_2, i18 %layer2_matrix_4_V_l_2, i18 %layer2_matrix_5_V_l_2, i18 %layer2_matrix_6_V_l_2, i18 %layer2_matrix_7_V_l_2, i18 %layer2_matrix_8_V_l_2, i18 %layer2_matrix_9_V_l_2, i18 %layer2_matrix_10_V_38, i18 %layer2_matrix_11_V_38, i18 %layer2_matrix_12_V_38, i18 %layer2_matrix_13_V_38, i18 %layer2_matrix_14_V_38, i18 %layer2_matrix_15_V_38, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="18" op_0_bw="12">
<![CDATA[
:1406  %layer2_kernel_V_0_lo_3 = load i18* %layer2_kernel_V_0_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_3"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="18" op_0_bw="12">
<![CDATA[
:1407  %layer2_kernel_V_1_lo_3 = load i18* %layer2_kernel_V_1_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_3"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="18" op_0_bw="12">
<![CDATA[
:1408  %layer2_kernel_V_2_lo_3 = load i18* %layer2_kernel_V_2_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_3"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="18" op_0_bw="12">
<![CDATA[
:1409  %layer2_kernel_V_3_lo_3 = load i18* %layer2_kernel_V_3_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_3"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="18" op_0_bw="12">
<![CDATA[
:1410  %layer2_kernel_V_4_lo_3 = load i18* %layer2_kernel_V_4_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_3"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="18" op_0_bw="12">
<![CDATA[
:1411  %layer2_kernel_V_5_lo_3 = load i18* %layer2_kernel_V_5_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_3"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="18" op_0_bw="12">
<![CDATA[
:1412  %layer2_kernel_V_6_lo_3 = load i18* %layer2_kernel_V_6_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_3"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="18" op_0_bw="12">
<![CDATA[
:1413  %layer2_kernel_V_7_lo_3 = load i18* %layer2_kernel_V_7_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_3"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="18" op_0_bw="12">
<![CDATA[
:1414  %layer2_kernel_V_8_lo_3 = load i18* %layer2_kernel_V_8_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_3"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="18" op_0_bw="12">
<![CDATA[
:1415  %layer2_kernel_V_9_lo_3 = load i18* %layer2_kernel_V_9_ad_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_3"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="18" op_0_bw="12">
<![CDATA[
:1416  %layer2_kernel_V_10_l_3 = load i18* %layer2_kernel_V_10_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_3"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="18" op_0_bw="12">
<![CDATA[
:1417  %layer2_kernel_V_11_l_3 = load i18* %layer2_kernel_V_11_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_3"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="18" op_0_bw="12">
<![CDATA[
:1418  %layer2_kernel_V_12_l_3 = load i18* %layer2_kernel_V_12_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_3"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="18" op_0_bw="12">
<![CDATA[
:1419  %layer2_kernel_V_13_l_3 = load i18* %layer2_kernel_V_13_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_3"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="18" op_0_bw="12">
<![CDATA[
:1420  %layer2_kernel_V_14_l_3 = load i18* %layer2_kernel_V_14_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_3"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="18" op_0_bw="12">
<![CDATA[
:1421  %layer2_kernel_V_15_l_3 = load i18* %layer2_kernel_V_15_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_3"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1422  %op_V_read_assign_3 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_3, i18 %layer2_kernel_V_1_lo_3, i18 %layer2_kernel_V_2_lo_3, i18 %layer2_kernel_V_3_lo_3, i18 %layer2_kernel_V_4_lo_3, i18 %layer2_kernel_V_5_lo_3, i18 %layer2_kernel_V_6_lo_3, i18 %layer2_kernel_V_7_lo_3, i18 %layer2_kernel_V_8_lo_3, i18 %layer2_kernel_V_9_lo_3, i18 %layer2_kernel_V_10_l_3, i18 %layer2_kernel_V_11_l_3, i18 %layer2_kernel_V_12_l_3, i18 %layer2_kernel_V_13_l_3, i18 %layer2_kernel_V_14_l_3, i18 %layer2_kernel_V_15_l_3, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_3"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="18" op_0_bw="9">
<![CDATA[
:1426  %layer2_matrix_0_V_l_3 = load i18* %layer2_matrix_0_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_3"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="18" op_0_bw="9">
<![CDATA[
:1427  %layer2_matrix_1_V_l_3 = load i18* %layer2_matrix_1_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_3"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="18" op_0_bw="9">
<![CDATA[
:1428  %layer2_matrix_2_V_l_3 = load i18* %layer2_matrix_2_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_3"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="18" op_0_bw="9">
<![CDATA[
:1429  %layer2_matrix_3_V_l_3 = load i18* %layer2_matrix_3_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_3"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="18" op_0_bw="9">
<![CDATA[
:1430  %layer2_matrix_4_V_l_3 = load i18* %layer2_matrix_4_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_3"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="18" op_0_bw="9">
<![CDATA[
:1431  %layer2_matrix_5_V_l_3 = load i18* %layer2_matrix_5_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_3"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="18" op_0_bw="9">
<![CDATA[
:1432  %layer2_matrix_6_V_l_3 = load i18* %layer2_matrix_6_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_3"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="18" op_0_bw="9">
<![CDATA[
:1433  %layer2_matrix_7_V_l_3 = load i18* %layer2_matrix_7_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_3"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="18" op_0_bw="9">
<![CDATA[
:1434  %layer2_matrix_8_V_l_3 = load i18* %layer2_matrix_8_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_3"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="18" op_0_bw="9">
<![CDATA[
:1435  %layer2_matrix_9_V_l_3 = load i18* %layer2_matrix_9_V_a_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_3"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="18" op_0_bw="9">
<![CDATA[
:1436  %layer2_matrix_10_V_39 = load i18* %layer2_matrix_10_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_39"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="18" op_0_bw="9">
<![CDATA[
:1437  %layer2_matrix_11_V_39 = load i18* %layer2_matrix_11_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_39"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="18" op_0_bw="9">
<![CDATA[
:1438  %layer2_matrix_12_V_39 = load i18* %layer2_matrix_12_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_39"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="18" op_0_bw="9">
<![CDATA[
:1439  %layer2_matrix_13_V_39 = load i18* %layer2_matrix_13_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_39"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="18" op_0_bw="9">
<![CDATA[
:1440  %layer2_matrix_14_V_39 = load i18* %layer2_matrix_14_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_39"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="18" op_0_bw="9">
<![CDATA[
:1441  %layer2_matrix_15_V_39 = load i18* %layer2_matrix_15_V_3, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_39"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1442  %tmp_2 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_3, i18 %layer2_matrix_1_V_l_3, i18 %layer2_matrix_2_V_l_3, i18 %layer2_matrix_3_V_l_3, i18 %layer2_matrix_4_V_l_3, i18 %layer2_matrix_5_V_l_3, i18 %layer2_matrix_6_V_l_3, i18 %layer2_matrix_7_V_l_3, i18 %layer2_matrix_8_V_l_3, i18 %layer2_matrix_9_V_l_3, i18 %layer2_matrix_10_V_39, i18 %layer2_matrix_11_V_39, i18 %layer2_matrix_12_V_39, i18 %layer2_matrix_13_V_39, i18 %layer2_matrix_14_V_39, i18 %layer2_matrix_15_V_39, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="18" op_0_bw="12">
<![CDATA[
:1444  %layer2_kernel_V_0_lo_4 = load i18* %layer2_kernel_V_0_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_4"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="18" op_0_bw="12">
<![CDATA[
:1445  %layer2_kernel_V_1_lo_4 = load i18* %layer2_kernel_V_1_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_4"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="18" op_0_bw="12">
<![CDATA[
:1446  %layer2_kernel_V_2_lo_4 = load i18* %layer2_kernel_V_2_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_4"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="18" op_0_bw="12">
<![CDATA[
:1447  %layer2_kernel_V_3_lo_4 = load i18* %layer2_kernel_V_3_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_4"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="18" op_0_bw="12">
<![CDATA[
:1448  %layer2_kernel_V_4_lo_4 = load i18* %layer2_kernel_V_4_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_4"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="18" op_0_bw="12">
<![CDATA[
:1449  %layer2_kernel_V_5_lo_4 = load i18* %layer2_kernel_V_5_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_4"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="18" op_0_bw="12">
<![CDATA[
:1450  %layer2_kernel_V_6_lo_4 = load i18* %layer2_kernel_V_6_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_4"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="18" op_0_bw="12">
<![CDATA[
:1451  %layer2_kernel_V_7_lo_4 = load i18* %layer2_kernel_V_7_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_4"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="18" op_0_bw="12">
<![CDATA[
:1452  %layer2_kernel_V_8_lo_4 = load i18* %layer2_kernel_V_8_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_4"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="18" op_0_bw="12">
<![CDATA[
:1453  %layer2_kernel_V_9_lo_4 = load i18* %layer2_kernel_V_9_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_4"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="18" op_0_bw="12">
<![CDATA[
:1454  %layer2_kernel_V_10_l_4 = load i18* %layer2_kernel_V_10_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_4"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="18" op_0_bw="12">
<![CDATA[
:1455  %layer2_kernel_V_11_l_4 = load i18* %layer2_kernel_V_11_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_4"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="18" op_0_bw="12">
<![CDATA[
:1456  %layer2_kernel_V_12_l_4 = load i18* %layer2_kernel_V_12_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_4"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="18" op_0_bw="12">
<![CDATA[
:1457  %layer2_kernel_V_13_l_4 = load i18* %layer2_kernel_V_13_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_4"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="18" op_0_bw="12">
<![CDATA[
:1458  %layer2_kernel_V_14_l_4 = load i18* %layer2_kernel_V_14_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_4"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="18" op_0_bw="12">
<![CDATA[
:1459  %layer2_kernel_V_15_l_4 = load i18* %layer2_kernel_V_15_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_4"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="18" op_0_bw="9">
<![CDATA[
:1464  %layer2_matrix_0_V_l_4 = load i18* %layer2_matrix_0_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_4"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="18" op_0_bw="9">
<![CDATA[
:1465  %layer2_matrix_1_V_l_4 = load i18* %layer2_matrix_1_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_4"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="18" op_0_bw="9">
<![CDATA[
:1466  %layer2_matrix_2_V_l_4 = load i18* %layer2_matrix_2_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_4"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="18" op_0_bw="9">
<![CDATA[
:1467  %layer2_matrix_3_V_l_4 = load i18* %layer2_matrix_3_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_4"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="18" op_0_bw="9">
<![CDATA[
:1468  %layer2_matrix_4_V_l_4 = load i18* %layer2_matrix_4_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_4"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="18" op_0_bw="9">
<![CDATA[
:1469  %layer2_matrix_5_V_l_4 = load i18* %layer2_matrix_5_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_4"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="18" op_0_bw="9">
<![CDATA[
:1470  %layer2_matrix_6_V_l_4 = load i18* %layer2_matrix_6_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_4"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="18" op_0_bw="9">
<![CDATA[
:1471  %layer2_matrix_7_V_l_4 = load i18* %layer2_matrix_7_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_4"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="18" op_0_bw="9">
<![CDATA[
:1472  %layer2_matrix_8_V_l_4 = load i18* %layer2_matrix_8_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_4"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="18" op_0_bw="9">
<![CDATA[
:1473  %layer2_matrix_9_V_l_4 = load i18* %layer2_matrix_9_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_4"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="18" op_0_bw="9">
<![CDATA[
:1474  %layer2_matrix_10_V_40 = load i18* %layer2_matrix_10_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_40"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="18" op_0_bw="9">
<![CDATA[
:1475  %layer2_matrix_11_V_40 = load i18* %layer2_matrix_11_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_40"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="18" op_0_bw="9">
<![CDATA[
:1476  %layer2_matrix_12_V_40 = load i18* %layer2_matrix_12_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_40"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="18" op_0_bw="9">
<![CDATA[
:1477  %layer2_matrix_13_V_40 = load i18* %layer2_matrix_13_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_40"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="18" op_0_bw="9">
<![CDATA[
:1478  %layer2_matrix_14_V_40 = load i18* %layer2_matrix_14_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_40"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="18" op_0_bw="9">
<![CDATA[
:1479  %layer2_matrix_15_V_40 = load i18* %layer2_matrix_15_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_40"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="18" op_0_bw="12">
<![CDATA[
:1482  %layer2_kernel_V_0_lo_5 = load i18* %layer2_kernel_V_0_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_5"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="18" op_0_bw="12">
<![CDATA[
:1483  %layer2_kernel_V_1_lo_5 = load i18* %layer2_kernel_V_1_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_5"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="18" op_0_bw="12">
<![CDATA[
:1484  %layer2_kernel_V_2_lo_5 = load i18* %layer2_kernel_V_2_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_5"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="18" op_0_bw="12">
<![CDATA[
:1485  %layer2_kernel_V_3_lo_5 = load i18* %layer2_kernel_V_3_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_5"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="18" op_0_bw="12">
<![CDATA[
:1486  %layer2_kernel_V_4_lo_5 = load i18* %layer2_kernel_V_4_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_5"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="12">
<![CDATA[
:1487  %layer2_kernel_V_5_lo_5 = load i18* %layer2_kernel_V_5_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_5"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="18" op_0_bw="12">
<![CDATA[
:1488  %layer2_kernel_V_6_lo_5 = load i18* %layer2_kernel_V_6_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_5"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="18" op_0_bw="12">
<![CDATA[
:1489  %layer2_kernel_V_7_lo_5 = load i18* %layer2_kernel_V_7_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_5"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="18" op_0_bw="12">
<![CDATA[
:1490  %layer2_kernel_V_8_lo_5 = load i18* %layer2_kernel_V_8_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_5"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="18" op_0_bw="12">
<![CDATA[
:1491  %layer2_kernel_V_9_lo_5 = load i18* %layer2_kernel_V_9_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_5"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="18" op_0_bw="12">
<![CDATA[
:1492  %layer2_kernel_V_10_l_5 = load i18* %layer2_kernel_V_10_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_5"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="18" op_0_bw="12">
<![CDATA[
:1493  %layer2_kernel_V_11_l_5 = load i18* %layer2_kernel_V_11_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_5"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="18" op_0_bw="12">
<![CDATA[
:1494  %layer2_kernel_V_12_l_5 = load i18* %layer2_kernel_V_12_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_5"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="12">
<![CDATA[
:1495  %layer2_kernel_V_13_l_5 = load i18* %layer2_kernel_V_13_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_5"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="18" op_0_bw="12">
<![CDATA[
:1496  %layer2_kernel_V_14_l_5 = load i18* %layer2_kernel_V_14_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_5"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="18" op_0_bw="12">
<![CDATA[
:1497  %layer2_kernel_V_15_l_5 = load i18* %layer2_kernel_V_15_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_5"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="18" op_0_bw="9">
<![CDATA[
:1502  %layer2_matrix_0_V_l_5 = load i18* %layer2_matrix_0_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_5"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="18" op_0_bw="9">
<![CDATA[
:1503  %layer2_matrix_1_V_l_5 = load i18* %layer2_matrix_1_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_5"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="18" op_0_bw="9">
<![CDATA[
:1504  %layer2_matrix_2_V_l_5 = load i18* %layer2_matrix_2_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_5"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="18" op_0_bw="9">
<![CDATA[
:1505  %layer2_matrix_3_V_l_5 = load i18* %layer2_matrix_3_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_5"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="18" op_0_bw="9">
<![CDATA[
:1506  %layer2_matrix_4_V_l_5 = load i18* %layer2_matrix_4_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_5"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="18" op_0_bw="9">
<![CDATA[
:1507  %layer2_matrix_5_V_l_5 = load i18* %layer2_matrix_5_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_5"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="18" op_0_bw="9">
<![CDATA[
:1508  %layer2_matrix_6_V_l_5 = load i18* %layer2_matrix_6_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_5"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="18" op_0_bw="9">
<![CDATA[
:1509  %layer2_matrix_7_V_l_5 = load i18* %layer2_matrix_7_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_5"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="18" op_0_bw="9">
<![CDATA[
:1510  %layer2_matrix_8_V_l_5 = load i18* %layer2_matrix_8_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_5"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="18" op_0_bw="9">
<![CDATA[
:1511  %layer2_matrix_9_V_l_5 = load i18* %layer2_matrix_9_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_5"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="18" op_0_bw="9">
<![CDATA[
:1512  %layer2_matrix_10_V_41 = load i18* %layer2_matrix_10_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_41"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="18" op_0_bw="9">
<![CDATA[
:1513  %layer2_matrix_11_V_41 = load i18* %layer2_matrix_11_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_41"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="18" op_0_bw="9">
<![CDATA[
:1514  %layer2_matrix_12_V_41 = load i18* %layer2_matrix_12_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_41"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="18" op_0_bw="9">
<![CDATA[
:1515  %layer2_matrix_13_V_41 = load i18* %layer2_matrix_13_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_41"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="18" op_0_bw="9">
<![CDATA[
:1516  %layer2_matrix_14_V_41 = load i18* %layer2_matrix_14_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_41"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="18" op_0_bw="9">
<![CDATA[
:1517  %layer2_matrix_15_V_41 = load i18* %layer2_matrix_15_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1011" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="7">
<![CDATA[
:11  %tmp_198_cast7020_cas_1 = zext i7 %tmp_133 to i10

]]></Node>
<StgValue><ssdm name="tmp_198_cast7020_cas_1"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:29  %tmp_141 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 3, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %layer2_kernel_V_3_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_6"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:31  %tmp_142 = add i10 479, %tmp_198_cast7020_cas_1

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="10">
<![CDATA[
:32  %tmp_210_cast = zext i10 %tmp_142 to i32

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %layer2_kernel_V_3_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_7"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:110  %layer2_kernel_V_14_a_6 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_6"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:111  %layer2_kernel_V_14_a_7 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_7"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:146  %layer2_kernel_V_7_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_6"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:147  %layer2_kernel_V_7_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_7"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:182  %layer2_kernel_V_15_a_6 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_6"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:183  %layer2_kernel_V_15_a_7 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_7"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:218  %layer2_kernel_V_4_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_6"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:219  %layer2_kernel_V_4_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_7"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:254  %layer2_kernel_V_10_a_6 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_6"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:255  %layer2_kernel_V_10_a_7 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_7"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:290  %layer2_kernel_V_6_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_6"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:291  %layer2_kernel_V_6_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_7"/></StgValue>
</operation>

<operation id="1029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:326  %layer2_kernel_V_13_a_6 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_6"/></StgValue>
</operation>

<operation id="1030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:327  %layer2_kernel_V_13_a_7 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_7"/></StgValue>
</operation>

<operation id="1031" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:362  %layer2_kernel_V_12_a_6 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_6"/></StgValue>
</operation>

<operation id="1032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:363  %layer2_kernel_V_12_a_7 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_7"/></StgValue>
</operation>

<operation id="1033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:398  %layer2_kernel_V_9_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_6"/></StgValue>
</operation>

<operation id="1034" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:399  %layer2_kernel_V_9_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_7"/></StgValue>
</operation>

<operation id="1035" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:434  %layer2_kernel_V_5_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_6"/></StgValue>
</operation>

<operation id="1036" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:435  %layer2_kernel_V_5_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_7"/></StgValue>
</operation>

<operation id="1037" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:470  %layer2_kernel_V_1_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_6"/></StgValue>
</operation>

<operation id="1038" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:471  %layer2_kernel_V_1_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_7"/></StgValue>
</operation>

<operation id="1039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:506  %layer2_kernel_V_2_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_6"/></StgValue>
</operation>

<operation id="1040" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:507  %layer2_kernel_V_2_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_7"/></StgValue>
</operation>

<operation id="1041" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:542  %layer2_kernel_V_11_a_6 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_6"/></StgValue>
</operation>

<operation id="1042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:543  %layer2_kernel_V_11_a_7 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_7"/></StgValue>
</operation>

<operation id="1043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:578  %layer2_kernel_V_0_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_6"/></StgValue>
</operation>

<operation id="1044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:579  %layer2_kernel_V_0_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_7"/></StgValue>
</operation>

<operation id="1045" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:614  %layer2_kernel_V_8_ad_6 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_141

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_6"/></StgValue>
</operation>

<operation id="1046" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:615  %layer2_kernel_V_8_ad_7 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_7"/></StgValue>
</operation>

<operation id="1047" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:662  %tmp_173 = add i10 %newIndex1_i_cast, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="10">
<![CDATA[
:663  %tmp_259_cast = zext i10 %tmp_173 to i32

]]></Node>
<StgValue><ssdm name="tmp_259_cast"/></StgValue>
</operation>

<operation id="1049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:664  %layer2_matrix_0_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_6"/></StgValue>
</operation>

<operation id="1050" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:665  %tmp_174 = add i10 %newIndex1_i_cast, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="10">
<![CDATA[
:666  %tmp_260_cast = zext i10 %tmp_174 to i32

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="1052" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:667  %layer2_matrix_0_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_7"/></StgValue>
</operation>

<operation id="1053" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:758  %layer2_matrix_1_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_6"/></StgValue>
</operation>

<operation id="1054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:759  %layer2_matrix_1_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_7"/></StgValue>
</operation>

<operation id="1055" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:794  %layer2_matrix_2_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_6"/></StgValue>
</operation>

<operation id="1056" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:795  %layer2_matrix_2_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_7"/></StgValue>
</operation>

<operation id="1057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:830  %layer2_matrix_3_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_6"/></StgValue>
</operation>

<operation id="1058" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:831  %layer2_matrix_3_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_7"/></StgValue>
</operation>

<operation id="1059" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:866  %layer2_matrix_4_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_6"/></StgValue>
</operation>

<operation id="1060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:867  %layer2_matrix_4_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_7"/></StgValue>
</operation>

<operation id="1061" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:902  %layer2_matrix_5_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_6"/></StgValue>
</operation>

<operation id="1062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:903  %layer2_matrix_5_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_7"/></StgValue>
</operation>

<operation id="1063" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:938  %layer2_matrix_6_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_6"/></StgValue>
</operation>

<operation id="1064" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:939  %layer2_matrix_6_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_7"/></StgValue>
</operation>

<operation id="1065" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:974  %layer2_matrix_7_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_6"/></StgValue>
</operation>

<operation id="1066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:975  %layer2_matrix_7_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_7"/></StgValue>
</operation>

<operation id="1067" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1010  %layer2_matrix_8_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_6"/></StgValue>
</operation>

<operation id="1068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1011  %layer2_matrix_8_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_7"/></StgValue>
</operation>

<operation id="1069" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1046  %layer2_matrix_9_V_a_6 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_6"/></StgValue>
</operation>

<operation id="1070" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1047  %layer2_matrix_9_V_a_7 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_7"/></StgValue>
</operation>

<operation id="1071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1082  %layer2_matrix_10_V_6 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_6"/></StgValue>
</operation>

<operation id="1072" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1083  %layer2_matrix_10_V_7 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_7"/></StgValue>
</operation>

<operation id="1073" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1118  %layer2_matrix_11_V_6 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_6"/></StgValue>
</operation>

<operation id="1074" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1119  %layer2_matrix_11_V_7 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_7"/></StgValue>
</operation>

<operation id="1075" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1154  %layer2_matrix_12_V_6 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_6"/></StgValue>
</operation>

<operation id="1076" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1155  %layer2_matrix_12_V_7 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_7"/></StgValue>
</operation>

<operation id="1077" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1190  %layer2_matrix_13_V_6 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_6"/></StgValue>
</operation>

<operation id="1078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1191  %layer2_matrix_13_V_7 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_7"/></StgValue>
</operation>

<operation id="1079" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1226  %layer2_matrix_14_V_6 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_6"/></StgValue>
</operation>

<operation id="1080" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1227  %layer2_matrix_14_V_7 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_7"/></StgValue>
</operation>

<operation id="1081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1262  %layer2_matrix_15_V_6 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_6"/></StgValue>
</operation>

<operation id="1082" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1263  %layer2_matrix_15_V_7 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_7"/></StgValue>
</operation>

<operation id="1083" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1329  %tmp_17_0_0_30_i = add i18 %agg_result_V_i, %tmp

]]></Node>
<StgValue><ssdm name="tmp_17_0_0_30_i"/></StgValue>
</operation>

<operation id="1084" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1367  %tmp_17_0_1_30_i = add i18 %agg_result_V_i5, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_30_i"/></StgValue>
</operation>

<operation id="1085" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="30" op_0_bw="18">
<![CDATA[
:1385  %tmp_cast_i7 = sext i18 %op_V_read_assign_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i7"/></StgValue>
</operation>

<operation id="1086" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1386  %c_V_33 = mul i30 %tmp_cast_i7, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_33"/></StgValue>
</operation>

<operation id="1087" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1387  %agg_result_V_i1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_33, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i1"/></StgValue>
</operation>

<operation id="1088" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="30" op_0_bw="18">
<![CDATA[
:1423  %tmp_cast_i1 = sext i18 %op_V_read_assign_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i1"/></StgValue>
</operation>

<operation id="1089" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1424  %c_V_34 = mul i30 %tmp_cast_i1, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_34"/></StgValue>
</operation>

<operation id="1090" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1425  %agg_result_V_i2 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_34, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i2"/></StgValue>
</operation>

<operation id="1091" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="18" op_0_bw="12">
<![CDATA[
:1444  %layer2_kernel_V_0_lo_4 = load i18* %layer2_kernel_V_0_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_4"/></StgValue>
</operation>

<operation id="1092" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="18" op_0_bw="12">
<![CDATA[
:1445  %layer2_kernel_V_1_lo_4 = load i18* %layer2_kernel_V_1_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_4"/></StgValue>
</operation>

<operation id="1093" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="18" op_0_bw="12">
<![CDATA[
:1446  %layer2_kernel_V_2_lo_4 = load i18* %layer2_kernel_V_2_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_4"/></StgValue>
</operation>

<operation id="1094" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="18" op_0_bw="12">
<![CDATA[
:1447  %layer2_kernel_V_3_lo_4 = load i18* %layer2_kernel_V_3_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_4"/></StgValue>
</operation>

<operation id="1095" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="18" op_0_bw="12">
<![CDATA[
:1448  %layer2_kernel_V_4_lo_4 = load i18* %layer2_kernel_V_4_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_4"/></StgValue>
</operation>

<operation id="1096" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="18" op_0_bw="12">
<![CDATA[
:1449  %layer2_kernel_V_5_lo_4 = load i18* %layer2_kernel_V_5_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_4"/></StgValue>
</operation>

<operation id="1097" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="18" op_0_bw="12">
<![CDATA[
:1450  %layer2_kernel_V_6_lo_4 = load i18* %layer2_kernel_V_6_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_4"/></StgValue>
</operation>

<operation id="1098" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="18" op_0_bw="12">
<![CDATA[
:1451  %layer2_kernel_V_7_lo_4 = load i18* %layer2_kernel_V_7_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_4"/></StgValue>
</operation>

<operation id="1099" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="18" op_0_bw="12">
<![CDATA[
:1452  %layer2_kernel_V_8_lo_4 = load i18* %layer2_kernel_V_8_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_4"/></StgValue>
</operation>

<operation id="1100" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="18" op_0_bw="12">
<![CDATA[
:1453  %layer2_kernel_V_9_lo_4 = load i18* %layer2_kernel_V_9_ad_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_4"/></StgValue>
</operation>

<operation id="1101" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="18" op_0_bw="12">
<![CDATA[
:1454  %layer2_kernel_V_10_l_4 = load i18* %layer2_kernel_V_10_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_4"/></StgValue>
</operation>

<operation id="1102" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="18" op_0_bw="12">
<![CDATA[
:1455  %layer2_kernel_V_11_l_4 = load i18* %layer2_kernel_V_11_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_4"/></StgValue>
</operation>

<operation id="1103" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="18" op_0_bw="12">
<![CDATA[
:1456  %layer2_kernel_V_12_l_4 = load i18* %layer2_kernel_V_12_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_4"/></StgValue>
</operation>

<operation id="1104" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="18" op_0_bw="12">
<![CDATA[
:1457  %layer2_kernel_V_13_l_4 = load i18* %layer2_kernel_V_13_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_4"/></StgValue>
</operation>

<operation id="1105" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="18" op_0_bw="12">
<![CDATA[
:1458  %layer2_kernel_V_14_l_4 = load i18* %layer2_kernel_V_14_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_4"/></StgValue>
</operation>

<operation id="1106" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="18" op_0_bw="12">
<![CDATA[
:1459  %layer2_kernel_V_15_l_4 = load i18* %layer2_kernel_V_15_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_4"/></StgValue>
</operation>

<operation id="1107" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1460  %op_V_read_assign_4 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_4, i18 %layer2_kernel_V_1_lo_4, i18 %layer2_kernel_V_2_lo_4, i18 %layer2_kernel_V_3_lo_4, i18 %layer2_kernel_V_4_lo_4, i18 %layer2_kernel_V_5_lo_4, i18 %layer2_kernel_V_6_lo_4, i18 %layer2_kernel_V_7_lo_4, i18 %layer2_kernel_V_8_lo_4, i18 %layer2_kernel_V_9_lo_4, i18 %layer2_kernel_V_10_l_4, i18 %layer2_kernel_V_11_l_4, i18 %layer2_kernel_V_12_l_4, i18 %layer2_kernel_V_13_l_4, i18 %layer2_kernel_V_14_l_4, i18 %layer2_kernel_V_15_l_4, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_4"/></StgValue>
</operation>

<operation id="1108" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="18" op_0_bw="9">
<![CDATA[
:1464  %layer2_matrix_0_V_l_4 = load i18* %layer2_matrix_0_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_4"/></StgValue>
</operation>

<operation id="1109" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="18" op_0_bw="9">
<![CDATA[
:1465  %layer2_matrix_1_V_l_4 = load i18* %layer2_matrix_1_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_4"/></StgValue>
</operation>

<operation id="1110" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="18" op_0_bw="9">
<![CDATA[
:1466  %layer2_matrix_2_V_l_4 = load i18* %layer2_matrix_2_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_4"/></StgValue>
</operation>

<operation id="1111" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="18" op_0_bw="9">
<![CDATA[
:1467  %layer2_matrix_3_V_l_4 = load i18* %layer2_matrix_3_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_4"/></StgValue>
</operation>

<operation id="1112" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="18" op_0_bw="9">
<![CDATA[
:1468  %layer2_matrix_4_V_l_4 = load i18* %layer2_matrix_4_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_4"/></StgValue>
</operation>

<operation id="1113" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="18" op_0_bw="9">
<![CDATA[
:1469  %layer2_matrix_5_V_l_4 = load i18* %layer2_matrix_5_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_4"/></StgValue>
</operation>

<operation id="1114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="18" op_0_bw="9">
<![CDATA[
:1470  %layer2_matrix_6_V_l_4 = load i18* %layer2_matrix_6_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_4"/></StgValue>
</operation>

<operation id="1115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="18" op_0_bw="9">
<![CDATA[
:1471  %layer2_matrix_7_V_l_4 = load i18* %layer2_matrix_7_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_4"/></StgValue>
</operation>

<operation id="1116" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="18" op_0_bw="9">
<![CDATA[
:1472  %layer2_matrix_8_V_l_4 = load i18* %layer2_matrix_8_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_4"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="18" op_0_bw="9">
<![CDATA[
:1473  %layer2_matrix_9_V_l_4 = load i18* %layer2_matrix_9_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_4"/></StgValue>
</operation>

<operation id="1118" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="18" op_0_bw="9">
<![CDATA[
:1474  %layer2_matrix_10_V_40 = load i18* %layer2_matrix_10_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_40"/></StgValue>
</operation>

<operation id="1119" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="18" op_0_bw="9">
<![CDATA[
:1475  %layer2_matrix_11_V_40 = load i18* %layer2_matrix_11_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_40"/></StgValue>
</operation>

<operation id="1120" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="18" op_0_bw="9">
<![CDATA[
:1476  %layer2_matrix_12_V_40 = load i18* %layer2_matrix_12_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_40"/></StgValue>
</operation>

<operation id="1121" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="18" op_0_bw="9">
<![CDATA[
:1477  %layer2_matrix_13_V_40 = load i18* %layer2_matrix_13_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_40"/></StgValue>
</operation>

<operation id="1122" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="18" op_0_bw="9">
<![CDATA[
:1478  %layer2_matrix_14_V_40 = load i18* %layer2_matrix_14_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_40"/></StgValue>
</operation>

<operation id="1123" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="18" op_0_bw="9">
<![CDATA[
:1479  %layer2_matrix_15_V_40 = load i18* %layer2_matrix_15_V_4, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_40"/></StgValue>
</operation>

<operation id="1124" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1480  %tmp_3 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_4, i18 %layer2_matrix_1_V_l_4, i18 %layer2_matrix_2_V_l_4, i18 %layer2_matrix_3_V_l_4, i18 %layer2_matrix_4_V_l_4, i18 %layer2_matrix_5_V_l_4, i18 %layer2_matrix_6_V_l_4, i18 %layer2_matrix_7_V_l_4, i18 %layer2_matrix_8_V_l_4, i18 %layer2_matrix_9_V_l_4, i18 %layer2_matrix_10_V_40, i18 %layer2_matrix_11_V_40, i18 %layer2_matrix_12_V_40, i18 %layer2_matrix_13_V_40, i18 %layer2_matrix_14_V_40, i18 %layer2_matrix_15_V_40, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1125" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="18" op_0_bw="12">
<![CDATA[
:1482  %layer2_kernel_V_0_lo_5 = load i18* %layer2_kernel_V_0_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_5"/></StgValue>
</operation>

<operation id="1126" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="18" op_0_bw="12">
<![CDATA[
:1483  %layer2_kernel_V_1_lo_5 = load i18* %layer2_kernel_V_1_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_5"/></StgValue>
</operation>

<operation id="1127" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="18" op_0_bw="12">
<![CDATA[
:1484  %layer2_kernel_V_2_lo_5 = load i18* %layer2_kernel_V_2_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_5"/></StgValue>
</operation>

<operation id="1128" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="18" op_0_bw="12">
<![CDATA[
:1485  %layer2_kernel_V_3_lo_5 = load i18* %layer2_kernel_V_3_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_5"/></StgValue>
</operation>

<operation id="1129" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="18" op_0_bw="12">
<![CDATA[
:1486  %layer2_kernel_V_4_lo_5 = load i18* %layer2_kernel_V_4_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_5"/></StgValue>
</operation>

<operation id="1130" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="12">
<![CDATA[
:1487  %layer2_kernel_V_5_lo_5 = load i18* %layer2_kernel_V_5_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_5"/></StgValue>
</operation>

<operation id="1131" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="18" op_0_bw="12">
<![CDATA[
:1488  %layer2_kernel_V_6_lo_5 = load i18* %layer2_kernel_V_6_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_5"/></StgValue>
</operation>

<operation id="1132" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="18" op_0_bw="12">
<![CDATA[
:1489  %layer2_kernel_V_7_lo_5 = load i18* %layer2_kernel_V_7_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_5"/></StgValue>
</operation>

<operation id="1133" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="18" op_0_bw="12">
<![CDATA[
:1490  %layer2_kernel_V_8_lo_5 = load i18* %layer2_kernel_V_8_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_5"/></StgValue>
</operation>

<operation id="1134" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="18" op_0_bw="12">
<![CDATA[
:1491  %layer2_kernel_V_9_lo_5 = load i18* %layer2_kernel_V_9_ad_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_5"/></StgValue>
</operation>

<operation id="1135" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="18" op_0_bw="12">
<![CDATA[
:1492  %layer2_kernel_V_10_l_5 = load i18* %layer2_kernel_V_10_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_5"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="18" op_0_bw="12">
<![CDATA[
:1493  %layer2_kernel_V_11_l_5 = load i18* %layer2_kernel_V_11_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_5"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="18" op_0_bw="12">
<![CDATA[
:1494  %layer2_kernel_V_12_l_5 = load i18* %layer2_kernel_V_12_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_5"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="12">
<![CDATA[
:1495  %layer2_kernel_V_13_l_5 = load i18* %layer2_kernel_V_13_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_5"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="18" op_0_bw="12">
<![CDATA[
:1496  %layer2_kernel_V_14_l_5 = load i18* %layer2_kernel_V_14_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_5"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="18" op_0_bw="12">
<![CDATA[
:1497  %layer2_kernel_V_15_l_5 = load i18* %layer2_kernel_V_15_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_5"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1498  %op_V_read_assign_5 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_5, i18 %layer2_kernel_V_1_lo_5, i18 %layer2_kernel_V_2_lo_5, i18 %layer2_kernel_V_3_lo_5, i18 %layer2_kernel_V_4_lo_5, i18 %layer2_kernel_V_5_lo_5, i18 %layer2_kernel_V_6_lo_5, i18 %layer2_kernel_V_7_lo_5, i18 %layer2_kernel_V_8_lo_5, i18 %layer2_kernel_V_9_lo_5, i18 %layer2_kernel_V_10_l_5, i18 %layer2_kernel_V_11_l_5, i18 %layer2_kernel_V_12_l_5, i18 %layer2_kernel_V_13_l_5, i18 %layer2_kernel_V_14_l_5, i18 %layer2_kernel_V_15_l_5, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_5"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="18" op_0_bw="9">
<![CDATA[
:1502  %layer2_matrix_0_V_l_5 = load i18* %layer2_matrix_0_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_5"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="18" op_0_bw="9">
<![CDATA[
:1503  %layer2_matrix_1_V_l_5 = load i18* %layer2_matrix_1_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_5"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="18" op_0_bw="9">
<![CDATA[
:1504  %layer2_matrix_2_V_l_5 = load i18* %layer2_matrix_2_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_5"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="18" op_0_bw="9">
<![CDATA[
:1505  %layer2_matrix_3_V_l_5 = load i18* %layer2_matrix_3_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_5"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="18" op_0_bw="9">
<![CDATA[
:1506  %layer2_matrix_4_V_l_5 = load i18* %layer2_matrix_4_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_5"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="18" op_0_bw="9">
<![CDATA[
:1507  %layer2_matrix_5_V_l_5 = load i18* %layer2_matrix_5_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_5"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="18" op_0_bw="9">
<![CDATA[
:1508  %layer2_matrix_6_V_l_5 = load i18* %layer2_matrix_6_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_5"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="18" op_0_bw="9">
<![CDATA[
:1509  %layer2_matrix_7_V_l_5 = load i18* %layer2_matrix_7_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_5"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="18" op_0_bw="9">
<![CDATA[
:1510  %layer2_matrix_8_V_l_5 = load i18* %layer2_matrix_8_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_5"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="18" op_0_bw="9">
<![CDATA[
:1511  %layer2_matrix_9_V_l_5 = load i18* %layer2_matrix_9_V_a_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_5"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="18" op_0_bw="9">
<![CDATA[
:1512  %layer2_matrix_10_V_41 = load i18* %layer2_matrix_10_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_41"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="18" op_0_bw="9">
<![CDATA[
:1513  %layer2_matrix_11_V_41 = load i18* %layer2_matrix_11_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_41"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="18" op_0_bw="9">
<![CDATA[
:1514  %layer2_matrix_12_V_41 = load i18* %layer2_matrix_12_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_41"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="18" op_0_bw="9">
<![CDATA[
:1515  %layer2_matrix_13_V_41 = load i18* %layer2_matrix_13_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_41"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="18" op_0_bw="9">
<![CDATA[
:1516  %layer2_matrix_14_V_41 = load i18* %layer2_matrix_14_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_41"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="18" op_0_bw="9">
<![CDATA[
:1517  %layer2_matrix_15_V_41 = load i18* %layer2_matrix_15_V_5, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_41"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1518  %tmp_4 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_5, i18 %layer2_matrix_1_V_l_5, i18 %layer2_matrix_2_V_l_5, i18 %layer2_matrix_3_V_l_5, i18 %layer2_matrix_4_V_l_5, i18 %layer2_matrix_5_V_l_5, i18 %layer2_matrix_6_V_l_5, i18 %layer2_matrix_7_V_l_5, i18 %layer2_matrix_8_V_l_5, i18 %layer2_matrix_9_V_l_5, i18 %layer2_matrix_10_V_41, i18 %layer2_matrix_11_V_41, i18 %layer2_matrix_12_V_41, i18 %layer2_matrix_13_V_41, i18 %layer2_matrix_14_V_41, i18 %layer2_matrix_15_V_41, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="18" op_0_bw="12">
<![CDATA[
:1520  %layer2_kernel_V_0_lo_6 = load i18* %layer2_kernel_V_0_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_6"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="18" op_0_bw="12">
<![CDATA[
:1521  %layer2_kernel_V_1_lo_6 = load i18* %layer2_kernel_V_1_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_6"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="18" op_0_bw="12">
<![CDATA[
:1522  %layer2_kernel_V_2_lo_6 = load i18* %layer2_kernel_V_2_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_6"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="18" op_0_bw="12">
<![CDATA[
:1523  %layer2_kernel_V_3_lo_6 = load i18* %layer2_kernel_V_3_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_6"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="18" op_0_bw="12">
<![CDATA[
:1524  %layer2_kernel_V_4_lo_6 = load i18* %layer2_kernel_V_4_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_6"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="18" op_0_bw="12">
<![CDATA[
:1525  %layer2_kernel_V_5_lo_6 = load i18* %layer2_kernel_V_5_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_6"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="18" op_0_bw="12">
<![CDATA[
:1526  %layer2_kernel_V_6_lo_6 = load i18* %layer2_kernel_V_6_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_6"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="18" op_0_bw="12">
<![CDATA[
:1527  %layer2_kernel_V_7_lo_6 = load i18* %layer2_kernel_V_7_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_6"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="18" op_0_bw="12">
<![CDATA[
:1528  %layer2_kernel_V_8_lo_6 = load i18* %layer2_kernel_V_8_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_6"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="18" op_0_bw="12">
<![CDATA[
:1529  %layer2_kernel_V_9_lo_6 = load i18* %layer2_kernel_V_9_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_6"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="18" op_0_bw="12">
<![CDATA[
:1530  %layer2_kernel_V_10_l_6 = load i18* %layer2_kernel_V_10_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_6"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="18" op_0_bw="12">
<![CDATA[
:1531  %layer2_kernel_V_11_l_6 = load i18* %layer2_kernel_V_11_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_6"/></StgValue>
</operation>

<operation id="1171" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="18" op_0_bw="12">
<![CDATA[
:1532  %layer2_kernel_V_12_l_6 = load i18* %layer2_kernel_V_12_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_6"/></StgValue>
</operation>

<operation id="1172" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="18" op_0_bw="12">
<![CDATA[
:1533  %layer2_kernel_V_13_l_6 = load i18* %layer2_kernel_V_13_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_6"/></StgValue>
</operation>

<operation id="1173" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="18" op_0_bw="12">
<![CDATA[
:1534  %layer2_kernel_V_14_l_6 = load i18* %layer2_kernel_V_14_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_6"/></StgValue>
</operation>

<operation id="1174" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="18" op_0_bw="12">
<![CDATA[
:1535  %layer2_kernel_V_15_l_6 = load i18* %layer2_kernel_V_15_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_6"/></StgValue>
</operation>

<operation id="1175" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="18" op_0_bw="9">
<![CDATA[
:1540  %layer2_matrix_0_V_l_6 = load i18* %layer2_matrix_0_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_6"/></StgValue>
</operation>

<operation id="1176" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="18" op_0_bw="9">
<![CDATA[
:1541  %layer2_matrix_1_V_l_6 = load i18* %layer2_matrix_1_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_6"/></StgValue>
</operation>

<operation id="1177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="18" op_0_bw="9">
<![CDATA[
:1542  %layer2_matrix_2_V_l_6 = load i18* %layer2_matrix_2_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_6"/></StgValue>
</operation>

<operation id="1178" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="18" op_0_bw="9">
<![CDATA[
:1543  %layer2_matrix_3_V_l_6 = load i18* %layer2_matrix_3_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_6"/></StgValue>
</operation>

<operation id="1179" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="18" op_0_bw="9">
<![CDATA[
:1544  %layer2_matrix_4_V_l_6 = load i18* %layer2_matrix_4_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_6"/></StgValue>
</operation>

<operation id="1180" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="18" op_0_bw="9">
<![CDATA[
:1545  %layer2_matrix_5_V_l_6 = load i18* %layer2_matrix_5_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_6"/></StgValue>
</operation>

<operation id="1181" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="18" op_0_bw="9">
<![CDATA[
:1546  %layer2_matrix_6_V_l_6 = load i18* %layer2_matrix_6_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_6"/></StgValue>
</operation>

<operation id="1182" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="18" op_0_bw="9">
<![CDATA[
:1547  %layer2_matrix_7_V_l_6 = load i18* %layer2_matrix_7_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_6"/></StgValue>
</operation>

<operation id="1183" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="18" op_0_bw="9">
<![CDATA[
:1548  %layer2_matrix_8_V_l_6 = load i18* %layer2_matrix_8_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_6"/></StgValue>
</operation>

<operation id="1184" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="18" op_0_bw="9">
<![CDATA[
:1549  %layer2_matrix_9_V_l_6 = load i18* %layer2_matrix_9_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_6"/></StgValue>
</operation>

<operation id="1185" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="18" op_0_bw="9">
<![CDATA[
:1550  %layer2_matrix_10_V_42 = load i18* %layer2_matrix_10_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_42"/></StgValue>
</operation>

<operation id="1186" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="18" op_0_bw="9">
<![CDATA[
:1551  %layer2_matrix_11_V_42 = load i18* %layer2_matrix_11_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_42"/></StgValue>
</operation>

<operation id="1187" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="18" op_0_bw="9">
<![CDATA[
:1552  %layer2_matrix_12_V_42 = load i18* %layer2_matrix_12_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_42"/></StgValue>
</operation>

<operation id="1188" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="18" op_0_bw="9">
<![CDATA[
:1553  %layer2_matrix_13_V_42 = load i18* %layer2_matrix_13_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_42"/></StgValue>
</operation>

<operation id="1189" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="18" op_0_bw="9">
<![CDATA[
:1554  %layer2_matrix_14_V_42 = load i18* %layer2_matrix_14_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_42"/></StgValue>
</operation>

<operation id="1190" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="18" op_0_bw="9">
<![CDATA[
:1555  %layer2_matrix_15_V_42 = load i18* %layer2_matrix_15_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_42"/></StgValue>
</operation>

<operation id="1191" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="18" op_0_bw="12">
<![CDATA[
:1558  %layer2_kernel_V_0_lo_7 = load i18* %layer2_kernel_V_0_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_7"/></StgValue>
</operation>

<operation id="1192" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="18" op_0_bw="12">
<![CDATA[
:1559  %layer2_kernel_V_1_lo_7 = load i18* %layer2_kernel_V_1_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_7"/></StgValue>
</operation>

<operation id="1193" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="18" op_0_bw="12">
<![CDATA[
:1560  %layer2_kernel_V_2_lo_7 = load i18* %layer2_kernel_V_2_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_7"/></StgValue>
</operation>

<operation id="1194" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="18" op_0_bw="12">
<![CDATA[
:1561  %layer2_kernel_V_3_lo_7 = load i18* %layer2_kernel_V_3_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_7"/></StgValue>
</operation>

<operation id="1195" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="18" op_0_bw="12">
<![CDATA[
:1562  %layer2_kernel_V_4_lo_7 = load i18* %layer2_kernel_V_4_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_7"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="18" op_0_bw="12">
<![CDATA[
:1563  %layer2_kernel_V_5_lo_7 = load i18* %layer2_kernel_V_5_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_7"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="18" op_0_bw="12">
<![CDATA[
:1564  %layer2_kernel_V_6_lo_7 = load i18* %layer2_kernel_V_6_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_7"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="18" op_0_bw="12">
<![CDATA[
:1565  %layer2_kernel_V_7_lo_7 = load i18* %layer2_kernel_V_7_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_7"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="18" op_0_bw="12">
<![CDATA[
:1566  %layer2_kernel_V_8_lo_7 = load i18* %layer2_kernel_V_8_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_7"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="12">
<![CDATA[
:1567  %layer2_kernel_V_9_lo_7 = load i18* %layer2_kernel_V_9_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_7"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="18" op_0_bw="12">
<![CDATA[
:1568  %layer2_kernel_V_10_l_7 = load i18* %layer2_kernel_V_10_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_7"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="18" op_0_bw="12">
<![CDATA[
:1569  %layer2_kernel_V_11_l_7 = load i18* %layer2_kernel_V_11_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_7"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="18" op_0_bw="12">
<![CDATA[
:1570  %layer2_kernel_V_12_l_7 = load i18* %layer2_kernel_V_12_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_7"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="18" op_0_bw="12">
<![CDATA[
:1571  %layer2_kernel_V_13_l_7 = load i18* %layer2_kernel_V_13_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_7"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="18" op_0_bw="12">
<![CDATA[
:1572  %layer2_kernel_V_14_l_7 = load i18* %layer2_kernel_V_14_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_7"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="18" op_0_bw="12">
<![CDATA[
:1573  %layer2_kernel_V_15_l_7 = load i18* %layer2_kernel_V_15_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_7"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="18" op_0_bw="9">
<![CDATA[
:1578  %layer2_matrix_0_V_l_7 = load i18* %layer2_matrix_0_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_7"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="18" op_0_bw="9">
<![CDATA[
:1579  %layer2_matrix_1_V_l_7 = load i18* %layer2_matrix_1_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_7"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="18" op_0_bw="9">
<![CDATA[
:1580  %layer2_matrix_2_V_l_7 = load i18* %layer2_matrix_2_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_7"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="18" op_0_bw="9">
<![CDATA[
:1581  %layer2_matrix_3_V_l_7 = load i18* %layer2_matrix_3_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_7"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="18" op_0_bw="9">
<![CDATA[
:1582  %layer2_matrix_4_V_l_7 = load i18* %layer2_matrix_4_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_7"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="18" op_0_bw="9">
<![CDATA[
:1583  %layer2_matrix_5_V_l_7 = load i18* %layer2_matrix_5_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_7"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="18" op_0_bw="9">
<![CDATA[
:1584  %layer2_matrix_6_V_l_7 = load i18* %layer2_matrix_6_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_7"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="18" op_0_bw="9">
<![CDATA[
:1585  %layer2_matrix_7_V_l_7 = load i18* %layer2_matrix_7_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_7"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="18" op_0_bw="9">
<![CDATA[
:1586  %layer2_matrix_8_V_l_7 = load i18* %layer2_matrix_8_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_7"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="18" op_0_bw="9">
<![CDATA[
:1587  %layer2_matrix_9_V_l_7 = load i18* %layer2_matrix_9_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_7"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="18" op_0_bw="9">
<![CDATA[
:1588  %layer2_matrix_10_V_43 = load i18* %layer2_matrix_10_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_43"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="18" op_0_bw="9">
<![CDATA[
:1589  %layer2_matrix_11_V_43 = load i18* %layer2_matrix_11_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_43"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="18" op_0_bw="9">
<![CDATA[
:1590  %layer2_matrix_12_V_43 = load i18* %layer2_matrix_12_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_43"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="18" op_0_bw="9">
<![CDATA[
:1591  %layer2_matrix_13_V_43 = load i18* %layer2_matrix_13_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_43"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="18" op_0_bw="9">
<![CDATA[
:1592  %layer2_matrix_14_V_43 = load i18* %layer2_matrix_14_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_43"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="18" op_0_bw="9">
<![CDATA[
:1593  %layer2_matrix_15_V_43 = load i18* %layer2_matrix_15_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:34  %tmp_143 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 4, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %layer2_kernel_V_3_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_8"/></StgValue>
</operation>

<operation id="1225" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_144 = add i10 -417, %tmp_198_cast7020_cas_1

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
:37  %tmp_213_cast = zext i10 %tmp_144 to i32

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="1227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %layer2_kernel_V_3_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_9"/></StgValue>
</operation>

<operation id="1228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:112  %layer2_kernel_V_14_a_8 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_8"/></StgValue>
</operation>

<operation id="1229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:113  %layer2_kernel_V_14_a_9 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_9"/></StgValue>
</operation>

<operation id="1230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:148  %layer2_kernel_V_7_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_8"/></StgValue>
</operation>

<operation id="1231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:149  %layer2_kernel_V_7_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_9"/></StgValue>
</operation>

<operation id="1232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:184  %layer2_kernel_V_15_a_8 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_8"/></StgValue>
</operation>

<operation id="1233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:185  %layer2_kernel_V_15_a_9 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_9"/></StgValue>
</operation>

<operation id="1234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:220  %layer2_kernel_V_4_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_8"/></StgValue>
</operation>

<operation id="1235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:221  %layer2_kernel_V_4_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_9"/></StgValue>
</operation>

<operation id="1236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:256  %layer2_kernel_V_10_a_8 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_8"/></StgValue>
</operation>

<operation id="1237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:257  %layer2_kernel_V_10_a_9 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_9"/></StgValue>
</operation>

<operation id="1238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:292  %layer2_kernel_V_6_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_8"/></StgValue>
</operation>

<operation id="1239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:293  %layer2_kernel_V_6_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_9"/></StgValue>
</operation>

<operation id="1240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:328  %layer2_kernel_V_13_a_8 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_8"/></StgValue>
</operation>

<operation id="1241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:329  %layer2_kernel_V_13_a_9 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_9"/></StgValue>
</operation>

<operation id="1242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:364  %layer2_kernel_V_12_a_8 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_8"/></StgValue>
</operation>

<operation id="1243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:365  %layer2_kernel_V_12_a_9 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_9"/></StgValue>
</operation>

<operation id="1244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:400  %layer2_kernel_V_9_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_8"/></StgValue>
</operation>

<operation id="1245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:401  %layer2_kernel_V_9_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_9"/></StgValue>
</operation>

<operation id="1246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:436  %layer2_kernel_V_5_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_8"/></StgValue>
</operation>

<operation id="1247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:437  %layer2_kernel_V_5_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_9"/></StgValue>
</operation>

<operation id="1248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:472  %layer2_kernel_V_1_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_8"/></StgValue>
</operation>

<operation id="1249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:473  %layer2_kernel_V_1_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_9"/></StgValue>
</operation>

<operation id="1250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:508  %layer2_kernel_V_2_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_8"/></StgValue>
</operation>

<operation id="1251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:509  %layer2_kernel_V_2_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_9"/></StgValue>
</operation>

<operation id="1252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:544  %layer2_kernel_V_11_a_8 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_8"/></StgValue>
</operation>

<operation id="1253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:545  %layer2_kernel_V_11_a_9 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_9"/></StgValue>
</operation>

<operation id="1254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:580  %layer2_kernel_V_0_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_8"/></StgValue>
</operation>

<operation id="1255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:581  %layer2_kernel_V_0_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_9"/></StgValue>
</operation>

<operation id="1256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:616  %layer2_kernel_V_8_ad_8 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_143

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_8"/></StgValue>
</operation>

<operation id="1257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:617  %layer2_kernel_V_8_ad_9 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_9"/></StgValue>
</operation>

<operation id="1258" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:668  %tmp_175 = add i10 %newIndex1_i_cast, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="10">
<![CDATA[
:669  %tmp_261_cast = zext i10 %tmp_175 to i32

]]></Node>
<StgValue><ssdm name="tmp_261_cast"/></StgValue>
</operation>

<operation id="1260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:670  %layer2_matrix_0_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_8"/></StgValue>
</operation>

<operation id="1261" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:671  %tmp_176 = add i10 %newIndex1_i_cast, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="10">
<![CDATA[
:672  %tmp_262_cast = zext i10 %tmp_176 to i32

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="1263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:673  %layer2_matrix_0_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_9"/></StgValue>
</operation>

<operation id="1264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:760  %layer2_matrix_1_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_8"/></StgValue>
</operation>

<operation id="1265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:761  %layer2_matrix_1_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_9"/></StgValue>
</operation>

<operation id="1266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:796  %layer2_matrix_2_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_8"/></StgValue>
</operation>

<operation id="1267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:797  %layer2_matrix_2_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_9"/></StgValue>
</operation>

<operation id="1268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:832  %layer2_matrix_3_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_8"/></StgValue>
</operation>

<operation id="1269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:833  %layer2_matrix_3_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_9"/></StgValue>
</operation>

<operation id="1270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:868  %layer2_matrix_4_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_8"/></StgValue>
</operation>

<operation id="1271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:869  %layer2_matrix_4_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_9"/></StgValue>
</operation>

<operation id="1272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:904  %layer2_matrix_5_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_8"/></StgValue>
</operation>

<operation id="1273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:905  %layer2_matrix_5_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_9"/></StgValue>
</operation>

<operation id="1274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:940  %layer2_matrix_6_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_8"/></StgValue>
</operation>

<operation id="1275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:941  %layer2_matrix_6_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_9"/></StgValue>
</operation>

<operation id="1276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:976  %layer2_matrix_7_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_8"/></StgValue>
</operation>

<operation id="1277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:977  %layer2_matrix_7_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_9"/></StgValue>
</operation>

<operation id="1278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1012  %layer2_matrix_8_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_8"/></StgValue>
</operation>

<operation id="1279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1013  %layer2_matrix_8_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_9"/></StgValue>
</operation>

<operation id="1280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1048  %layer2_matrix_9_V_a_8 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_8"/></StgValue>
</operation>

<operation id="1281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1049  %layer2_matrix_9_V_a_9 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_9"/></StgValue>
</operation>

<operation id="1282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1084  %layer2_matrix_10_V_8 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_8"/></StgValue>
</operation>

<operation id="1283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1085  %layer2_matrix_10_V_9 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_9"/></StgValue>
</operation>

<operation id="1284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1120  %layer2_matrix_11_V_8 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_8"/></StgValue>
</operation>

<operation id="1285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1121  %layer2_matrix_11_V_9 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_9"/></StgValue>
</operation>

<operation id="1286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1156  %layer2_matrix_12_V_8 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_8"/></StgValue>
</operation>

<operation id="1287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1157  %layer2_matrix_12_V_9 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_9"/></StgValue>
</operation>

<operation id="1288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1192  %layer2_matrix_13_V_8 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_8"/></StgValue>
</operation>

<operation id="1289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1193  %layer2_matrix_13_V_9 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_9"/></StgValue>
</operation>

<operation id="1290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1228  %layer2_matrix_14_V_8 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_8"/></StgValue>
</operation>

<operation id="1291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1229  %layer2_matrix_14_V_9 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_9"/></StgValue>
</operation>

<operation id="1292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1264  %layer2_matrix_15_V_8 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_8"/></StgValue>
</operation>

<operation id="1293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1265  %layer2_matrix_15_V_9 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_9"/></StgValue>
</operation>

<operation id="1294" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1405  %tmp_17_0_2_30_i = add i18 %agg_result_V_i1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_17_0_2_30_i"/></StgValue>
</operation>

<operation id="1295" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1443  %tmp_17_0_3_30_i = add i18 %agg_result_V_i2, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_17_0_3_30_i"/></StgValue>
</operation>

<operation id="1296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="30" op_0_bw="18">
<![CDATA[
:1461  %tmp_cast_i3 = sext i18 %op_V_read_assign_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i3"/></StgValue>
</operation>

<operation id="1297" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1462  %c_V_35 = mul i30 %tmp_cast_i3, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_35"/></StgValue>
</operation>

<operation id="1298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1463  %agg_result_V_i3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_35, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i3"/></StgValue>
</operation>

<operation id="1299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="30" op_0_bw="18">
<![CDATA[
:1499  %tmp_cast_i4 = sext i18 %op_V_read_assign_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i4"/></StgValue>
</operation>

<operation id="1300" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1500  %c_V_36 = mul i30 %tmp_cast_i4, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_36"/></StgValue>
</operation>

<operation id="1301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1501  %agg_result_V_i4 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_36, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i4"/></StgValue>
</operation>

<operation id="1302" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="18" op_0_bw="12">
<![CDATA[
:1520  %layer2_kernel_V_0_lo_6 = load i18* %layer2_kernel_V_0_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_6"/></StgValue>
</operation>

<operation id="1303" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="18" op_0_bw="12">
<![CDATA[
:1521  %layer2_kernel_V_1_lo_6 = load i18* %layer2_kernel_V_1_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_6"/></StgValue>
</operation>

<operation id="1304" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="18" op_0_bw="12">
<![CDATA[
:1522  %layer2_kernel_V_2_lo_6 = load i18* %layer2_kernel_V_2_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_6"/></StgValue>
</operation>

<operation id="1305" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="18" op_0_bw="12">
<![CDATA[
:1523  %layer2_kernel_V_3_lo_6 = load i18* %layer2_kernel_V_3_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_6"/></StgValue>
</operation>

<operation id="1306" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="18" op_0_bw="12">
<![CDATA[
:1524  %layer2_kernel_V_4_lo_6 = load i18* %layer2_kernel_V_4_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_6"/></StgValue>
</operation>

<operation id="1307" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="18" op_0_bw="12">
<![CDATA[
:1525  %layer2_kernel_V_5_lo_6 = load i18* %layer2_kernel_V_5_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_6"/></StgValue>
</operation>

<operation id="1308" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="18" op_0_bw="12">
<![CDATA[
:1526  %layer2_kernel_V_6_lo_6 = load i18* %layer2_kernel_V_6_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_6"/></StgValue>
</operation>

<operation id="1309" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="18" op_0_bw="12">
<![CDATA[
:1527  %layer2_kernel_V_7_lo_6 = load i18* %layer2_kernel_V_7_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_6"/></StgValue>
</operation>

<operation id="1310" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="18" op_0_bw="12">
<![CDATA[
:1528  %layer2_kernel_V_8_lo_6 = load i18* %layer2_kernel_V_8_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_6"/></StgValue>
</operation>

<operation id="1311" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="18" op_0_bw="12">
<![CDATA[
:1529  %layer2_kernel_V_9_lo_6 = load i18* %layer2_kernel_V_9_ad_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_6"/></StgValue>
</operation>

<operation id="1312" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="18" op_0_bw="12">
<![CDATA[
:1530  %layer2_kernel_V_10_l_6 = load i18* %layer2_kernel_V_10_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_6"/></StgValue>
</operation>

<operation id="1313" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="18" op_0_bw="12">
<![CDATA[
:1531  %layer2_kernel_V_11_l_6 = load i18* %layer2_kernel_V_11_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_6"/></StgValue>
</operation>

<operation id="1314" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="18" op_0_bw="12">
<![CDATA[
:1532  %layer2_kernel_V_12_l_6 = load i18* %layer2_kernel_V_12_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_6"/></StgValue>
</operation>

<operation id="1315" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="18" op_0_bw="12">
<![CDATA[
:1533  %layer2_kernel_V_13_l_6 = load i18* %layer2_kernel_V_13_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_6"/></StgValue>
</operation>

<operation id="1316" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="18" op_0_bw="12">
<![CDATA[
:1534  %layer2_kernel_V_14_l_6 = load i18* %layer2_kernel_V_14_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_6"/></StgValue>
</operation>

<operation id="1317" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="18" op_0_bw="12">
<![CDATA[
:1535  %layer2_kernel_V_15_l_6 = load i18* %layer2_kernel_V_15_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_6"/></StgValue>
</operation>

<operation id="1318" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1536  %op_V_read_assign_6 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_6, i18 %layer2_kernel_V_1_lo_6, i18 %layer2_kernel_V_2_lo_6, i18 %layer2_kernel_V_3_lo_6, i18 %layer2_kernel_V_4_lo_6, i18 %layer2_kernel_V_5_lo_6, i18 %layer2_kernel_V_6_lo_6, i18 %layer2_kernel_V_7_lo_6, i18 %layer2_kernel_V_8_lo_6, i18 %layer2_kernel_V_9_lo_6, i18 %layer2_kernel_V_10_l_6, i18 %layer2_kernel_V_11_l_6, i18 %layer2_kernel_V_12_l_6, i18 %layer2_kernel_V_13_l_6, i18 %layer2_kernel_V_14_l_6, i18 %layer2_kernel_V_15_l_6, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_6"/></StgValue>
</operation>

<operation id="1319" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="18" op_0_bw="9">
<![CDATA[
:1540  %layer2_matrix_0_V_l_6 = load i18* %layer2_matrix_0_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_6"/></StgValue>
</operation>

<operation id="1320" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="18" op_0_bw="9">
<![CDATA[
:1541  %layer2_matrix_1_V_l_6 = load i18* %layer2_matrix_1_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_6"/></StgValue>
</operation>

<operation id="1321" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="18" op_0_bw="9">
<![CDATA[
:1542  %layer2_matrix_2_V_l_6 = load i18* %layer2_matrix_2_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_6"/></StgValue>
</operation>

<operation id="1322" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="18" op_0_bw="9">
<![CDATA[
:1543  %layer2_matrix_3_V_l_6 = load i18* %layer2_matrix_3_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_6"/></StgValue>
</operation>

<operation id="1323" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="18" op_0_bw="9">
<![CDATA[
:1544  %layer2_matrix_4_V_l_6 = load i18* %layer2_matrix_4_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_6"/></StgValue>
</operation>

<operation id="1324" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="18" op_0_bw="9">
<![CDATA[
:1545  %layer2_matrix_5_V_l_6 = load i18* %layer2_matrix_5_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_6"/></StgValue>
</operation>

<operation id="1325" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="18" op_0_bw="9">
<![CDATA[
:1546  %layer2_matrix_6_V_l_6 = load i18* %layer2_matrix_6_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_6"/></StgValue>
</operation>

<operation id="1326" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="18" op_0_bw="9">
<![CDATA[
:1547  %layer2_matrix_7_V_l_6 = load i18* %layer2_matrix_7_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_6"/></StgValue>
</operation>

<operation id="1327" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="18" op_0_bw="9">
<![CDATA[
:1548  %layer2_matrix_8_V_l_6 = load i18* %layer2_matrix_8_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_6"/></StgValue>
</operation>

<operation id="1328" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="18" op_0_bw="9">
<![CDATA[
:1549  %layer2_matrix_9_V_l_6 = load i18* %layer2_matrix_9_V_a_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_6"/></StgValue>
</operation>

<operation id="1329" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="18" op_0_bw="9">
<![CDATA[
:1550  %layer2_matrix_10_V_42 = load i18* %layer2_matrix_10_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_42"/></StgValue>
</operation>

<operation id="1330" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="18" op_0_bw="9">
<![CDATA[
:1551  %layer2_matrix_11_V_42 = load i18* %layer2_matrix_11_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_42"/></StgValue>
</operation>

<operation id="1331" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="18" op_0_bw="9">
<![CDATA[
:1552  %layer2_matrix_12_V_42 = load i18* %layer2_matrix_12_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_42"/></StgValue>
</operation>

<operation id="1332" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="18" op_0_bw="9">
<![CDATA[
:1553  %layer2_matrix_13_V_42 = load i18* %layer2_matrix_13_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_42"/></StgValue>
</operation>

<operation id="1333" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="18" op_0_bw="9">
<![CDATA[
:1554  %layer2_matrix_14_V_42 = load i18* %layer2_matrix_14_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_42"/></StgValue>
</operation>

<operation id="1334" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="18" op_0_bw="9">
<![CDATA[
:1555  %layer2_matrix_15_V_42 = load i18* %layer2_matrix_15_V_6, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_42"/></StgValue>
</operation>

<operation id="1335" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1556  %tmp_5 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_6, i18 %layer2_matrix_1_V_l_6, i18 %layer2_matrix_2_V_l_6, i18 %layer2_matrix_3_V_l_6, i18 %layer2_matrix_4_V_l_6, i18 %layer2_matrix_5_V_l_6, i18 %layer2_matrix_6_V_l_6, i18 %layer2_matrix_7_V_l_6, i18 %layer2_matrix_8_V_l_6, i18 %layer2_matrix_9_V_l_6, i18 %layer2_matrix_10_V_42, i18 %layer2_matrix_11_V_42, i18 %layer2_matrix_12_V_42, i18 %layer2_matrix_13_V_42, i18 %layer2_matrix_14_V_42, i18 %layer2_matrix_15_V_42, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1336" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="18" op_0_bw="12">
<![CDATA[
:1558  %layer2_kernel_V_0_lo_7 = load i18* %layer2_kernel_V_0_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_7"/></StgValue>
</operation>

<operation id="1337" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="18" op_0_bw="12">
<![CDATA[
:1559  %layer2_kernel_V_1_lo_7 = load i18* %layer2_kernel_V_1_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_7"/></StgValue>
</operation>

<operation id="1338" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="18" op_0_bw="12">
<![CDATA[
:1560  %layer2_kernel_V_2_lo_7 = load i18* %layer2_kernel_V_2_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_7"/></StgValue>
</operation>

<operation id="1339" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="18" op_0_bw="12">
<![CDATA[
:1561  %layer2_kernel_V_3_lo_7 = load i18* %layer2_kernel_V_3_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_7"/></StgValue>
</operation>

<operation id="1340" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="18" op_0_bw="12">
<![CDATA[
:1562  %layer2_kernel_V_4_lo_7 = load i18* %layer2_kernel_V_4_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_7"/></StgValue>
</operation>

<operation id="1341" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="18" op_0_bw="12">
<![CDATA[
:1563  %layer2_kernel_V_5_lo_7 = load i18* %layer2_kernel_V_5_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_7"/></StgValue>
</operation>

<operation id="1342" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="18" op_0_bw="12">
<![CDATA[
:1564  %layer2_kernel_V_6_lo_7 = load i18* %layer2_kernel_V_6_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_7"/></StgValue>
</operation>

<operation id="1343" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="18" op_0_bw="12">
<![CDATA[
:1565  %layer2_kernel_V_7_lo_7 = load i18* %layer2_kernel_V_7_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_7"/></StgValue>
</operation>

<operation id="1344" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="18" op_0_bw="12">
<![CDATA[
:1566  %layer2_kernel_V_8_lo_7 = load i18* %layer2_kernel_V_8_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_7"/></StgValue>
</operation>

<operation id="1345" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="12">
<![CDATA[
:1567  %layer2_kernel_V_9_lo_7 = load i18* %layer2_kernel_V_9_ad_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_7"/></StgValue>
</operation>

<operation id="1346" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="18" op_0_bw="12">
<![CDATA[
:1568  %layer2_kernel_V_10_l_7 = load i18* %layer2_kernel_V_10_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_7"/></StgValue>
</operation>

<operation id="1347" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="18" op_0_bw="12">
<![CDATA[
:1569  %layer2_kernel_V_11_l_7 = load i18* %layer2_kernel_V_11_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_7"/></StgValue>
</operation>

<operation id="1348" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="18" op_0_bw="12">
<![CDATA[
:1570  %layer2_kernel_V_12_l_7 = load i18* %layer2_kernel_V_12_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_7"/></StgValue>
</operation>

<operation id="1349" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="18" op_0_bw="12">
<![CDATA[
:1571  %layer2_kernel_V_13_l_7 = load i18* %layer2_kernel_V_13_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_7"/></StgValue>
</operation>

<operation id="1350" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="18" op_0_bw="12">
<![CDATA[
:1572  %layer2_kernel_V_14_l_7 = load i18* %layer2_kernel_V_14_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_7"/></StgValue>
</operation>

<operation id="1351" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="18" op_0_bw="12">
<![CDATA[
:1573  %layer2_kernel_V_15_l_7 = load i18* %layer2_kernel_V_15_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_7"/></StgValue>
</operation>

<operation id="1352" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1574  %op_V_read_assign_7 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_7, i18 %layer2_kernel_V_1_lo_7, i18 %layer2_kernel_V_2_lo_7, i18 %layer2_kernel_V_3_lo_7, i18 %layer2_kernel_V_4_lo_7, i18 %layer2_kernel_V_5_lo_7, i18 %layer2_kernel_V_6_lo_7, i18 %layer2_kernel_V_7_lo_7, i18 %layer2_kernel_V_8_lo_7, i18 %layer2_kernel_V_9_lo_7, i18 %layer2_kernel_V_10_l_7, i18 %layer2_kernel_V_11_l_7, i18 %layer2_kernel_V_12_l_7, i18 %layer2_kernel_V_13_l_7, i18 %layer2_kernel_V_14_l_7, i18 %layer2_kernel_V_15_l_7, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_7"/></StgValue>
</operation>

<operation id="1353" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="18" op_0_bw="9">
<![CDATA[
:1578  %layer2_matrix_0_V_l_7 = load i18* %layer2_matrix_0_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_7"/></StgValue>
</operation>

<operation id="1354" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="18" op_0_bw="9">
<![CDATA[
:1579  %layer2_matrix_1_V_l_7 = load i18* %layer2_matrix_1_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_7"/></StgValue>
</operation>

<operation id="1355" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="18" op_0_bw="9">
<![CDATA[
:1580  %layer2_matrix_2_V_l_7 = load i18* %layer2_matrix_2_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_7"/></StgValue>
</operation>

<operation id="1356" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="18" op_0_bw="9">
<![CDATA[
:1581  %layer2_matrix_3_V_l_7 = load i18* %layer2_matrix_3_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_7"/></StgValue>
</operation>

<operation id="1357" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="18" op_0_bw="9">
<![CDATA[
:1582  %layer2_matrix_4_V_l_7 = load i18* %layer2_matrix_4_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_7"/></StgValue>
</operation>

<operation id="1358" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="18" op_0_bw="9">
<![CDATA[
:1583  %layer2_matrix_5_V_l_7 = load i18* %layer2_matrix_5_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_7"/></StgValue>
</operation>

<operation id="1359" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="18" op_0_bw="9">
<![CDATA[
:1584  %layer2_matrix_6_V_l_7 = load i18* %layer2_matrix_6_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_7"/></StgValue>
</operation>

<operation id="1360" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="18" op_0_bw="9">
<![CDATA[
:1585  %layer2_matrix_7_V_l_7 = load i18* %layer2_matrix_7_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_7"/></StgValue>
</operation>

<operation id="1361" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="18" op_0_bw="9">
<![CDATA[
:1586  %layer2_matrix_8_V_l_7 = load i18* %layer2_matrix_8_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_7"/></StgValue>
</operation>

<operation id="1362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="18" op_0_bw="9">
<![CDATA[
:1587  %layer2_matrix_9_V_l_7 = load i18* %layer2_matrix_9_V_a_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_7"/></StgValue>
</operation>

<operation id="1363" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="18" op_0_bw="9">
<![CDATA[
:1588  %layer2_matrix_10_V_43 = load i18* %layer2_matrix_10_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_43"/></StgValue>
</operation>

<operation id="1364" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="18" op_0_bw="9">
<![CDATA[
:1589  %layer2_matrix_11_V_43 = load i18* %layer2_matrix_11_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_43"/></StgValue>
</operation>

<operation id="1365" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="18" op_0_bw="9">
<![CDATA[
:1590  %layer2_matrix_12_V_43 = load i18* %layer2_matrix_12_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_43"/></StgValue>
</operation>

<operation id="1366" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="18" op_0_bw="9">
<![CDATA[
:1591  %layer2_matrix_13_V_43 = load i18* %layer2_matrix_13_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_43"/></StgValue>
</operation>

<operation id="1367" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="18" op_0_bw="9">
<![CDATA[
:1592  %layer2_matrix_14_V_43 = load i18* %layer2_matrix_14_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_43"/></StgValue>
</operation>

<operation id="1368" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="18" op_0_bw="9">
<![CDATA[
:1593  %layer2_matrix_15_V_43 = load i18* %layer2_matrix_15_V_7, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_43"/></StgValue>
</operation>

<operation id="1369" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1594  %tmp_6 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_7, i18 %layer2_matrix_1_V_l_7, i18 %layer2_matrix_2_V_l_7, i18 %layer2_matrix_3_V_l_7, i18 %layer2_matrix_4_V_l_7, i18 %layer2_matrix_5_V_l_7, i18 %layer2_matrix_6_V_l_7, i18 %layer2_matrix_7_V_l_7, i18 %layer2_matrix_8_V_l_7, i18 %layer2_matrix_9_V_l_7, i18 %layer2_matrix_10_V_43, i18 %layer2_matrix_11_V_43, i18 %layer2_matrix_12_V_43, i18 %layer2_matrix_13_V_43, i18 %layer2_matrix_14_V_43, i18 %layer2_matrix_15_V_43, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1370" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="18" op_0_bw="12">
<![CDATA[
:1596  %layer2_kernel_V_0_lo_8 = load i18* %layer2_kernel_V_0_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_8"/></StgValue>
</operation>

<operation id="1371" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="18" op_0_bw="12">
<![CDATA[
:1597  %layer2_kernel_V_1_lo_8 = load i18* %layer2_kernel_V_1_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_8"/></StgValue>
</operation>

<operation id="1372" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="18" op_0_bw="12">
<![CDATA[
:1598  %layer2_kernel_V_2_lo_8 = load i18* %layer2_kernel_V_2_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_8"/></StgValue>
</operation>

<operation id="1373" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="18" op_0_bw="12">
<![CDATA[
:1599  %layer2_kernel_V_3_lo_8 = load i18* %layer2_kernel_V_3_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_8"/></StgValue>
</operation>

<operation id="1374" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="18" op_0_bw="12">
<![CDATA[
:1600  %layer2_kernel_V_4_lo_8 = load i18* %layer2_kernel_V_4_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_8"/></StgValue>
</operation>

<operation id="1375" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="18" op_0_bw="12">
<![CDATA[
:1601  %layer2_kernel_V_5_lo_8 = load i18* %layer2_kernel_V_5_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_8"/></StgValue>
</operation>

<operation id="1376" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="18" op_0_bw="12">
<![CDATA[
:1602  %layer2_kernel_V_6_lo_8 = load i18* %layer2_kernel_V_6_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_8"/></StgValue>
</operation>

<operation id="1377" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="18" op_0_bw="12">
<![CDATA[
:1603  %layer2_kernel_V_7_lo_8 = load i18* %layer2_kernel_V_7_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_8"/></StgValue>
</operation>

<operation id="1378" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="18" op_0_bw="12">
<![CDATA[
:1604  %layer2_kernel_V_8_lo_8 = load i18* %layer2_kernel_V_8_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_8"/></StgValue>
</operation>

<operation id="1379" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="18" op_0_bw="12">
<![CDATA[
:1605  %layer2_kernel_V_9_lo_8 = load i18* %layer2_kernel_V_9_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_8"/></StgValue>
</operation>

<operation id="1380" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="18" op_0_bw="12">
<![CDATA[
:1606  %layer2_kernel_V_10_l_8 = load i18* %layer2_kernel_V_10_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_8"/></StgValue>
</operation>

<operation id="1381" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="18" op_0_bw="12">
<![CDATA[
:1607  %layer2_kernel_V_11_l_8 = load i18* %layer2_kernel_V_11_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_8"/></StgValue>
</operation>

<operation id="1382" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="18" op_0_bw="12">
<![CDATA[
:1608  %layer2_kernel_V_12_l_8 = load i18* %layer2_kernel_V_12_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_8"/></StgValue>
</operation>

<operation id="1383" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="18" op_0_bw="12">
<![CDATA[
:1609  %layer2_kernel_V_13_l_8 = load i18* %layer2_kernel_V_13_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_8"/></StgValue>
</operation>

<operation id="1384" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="18" op_0_bw="12">
<![CDATA[
:1610  %layer2_kernel_V_14_l_8 = load i18* %layer2_kernel_V_14_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_8"/></StgValue>
</operation>

<operation id="1385" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="18" op_0_bw="12">
<![CDATA[
:1611  %layer2_kernel_V_15_l_8 = load i18* %layer2_kernel_V_15_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_8"/></StgValue>
</operation>

<operation id="1386" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="18" op_0_bw="9">
<![CDATA[
:1616  %layer2_matrix_0_V_l_8 = load i18* %layer2_matrix_0_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_8"/></StgValue>
</operation>

<operation id="1387" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="18" op_0_bw="9">
<![CDATA[
:1617  %layer2_matrix_1_V_l_8 = load i18* %layer2_matrix_1_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_8"/></StgValue>
</operation>

<operation id="1388" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="18" op_0_bw="9">
<![CDATA[
:1618  %layer2_matrix_2_V_l_8 = load i18* %layer2_matrix_2_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_8"/></StgValue>
</operation>

<operation id="1389" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="18" op_0_bw="9">
<![CDATA[
:1619  %layer2_matrix_3_V_l_8 = load i18* %layer2_matrix_3_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_8"/></StgValue>
</operation>

<operation id="1390" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="18" op_0_bw="9">
<![CDATA[
:1620  %layer2_matrix_4_V_l_8 = load i18* %layer2_matrix_4_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_8"/></StgValue>
</operation>

<operation id="1391" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="18" op_0_bw="9">
<![CDATA[
:1621  %layer2_matrix_5_V_l_8 = load i18* %layer2_matrix_5_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_8"/></StgValue>
</operation>

<operation id="1392" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="18" op_0_bw="9">
<![CDATA[
:1622  %layer2_matrix_6_V_l_8 = load i18* %layer2_matrix_6_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_8"/></StgValue>
</operation>

<operation id="1393" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="18" op_0_bw="9">
<![CDATA[
:1623  %layer2_matrix_7_V_l_8 = load i18* %layer2_matrix_7_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_8"/></StgValue>
</operation>

<operation id="1394" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="18" op_0_bw="9">
<![CDATA[
:1624  %layer2_matrix_8_V_l_8 = load i18* %layer2_matrix_8_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_8"/></StgValue>
</operation>

<operation id="1395" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="18" op_0_bw="9">
<![CDATA[
:1625  %layer2_matrix_9_V_l_8 = load i18* %layer2_matrix_9_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_8"/></StgValue>
</operation>

<operation id="1396" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="18" op_0_bw="9">
<![CDATA[
:1626  %layer2_matrix_10_V_44 = load i18* %layer2_matrix_10_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_44"/></StgValue>
</operation>

<operation id="1397" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="18" op_0_bw="9">
<![CDATA[
:1627  %layer2_matrix_11_V_44 = load i18* %layer2_matrix_11_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_44"/></StgValue>
</operation>

<operation id="1398" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="18" op_0_bw="9">
<![CDATA[
:1628  %layer2_matrix_12_V_44 = load i18* %layer2_matrix_12_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_44"/></StgValue>
</operation>

<operation id="1399" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="18" op_0_bw="9">
<![CDATA[
:1629  %layer2_matrix_13_V_44 = load i18* %layer2_matrix_13_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_44"/></StgValue>
</operation>

<operation id="1400" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="18" op_0_bw="9">
<![CDATA[
:1630  %layer2_matrix_14_V_44 = load i18* %layer2_matrix_14_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_44"/></StgValue>
</operation>

<operation id="1401" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="18" op_0_bw="9">
<![CDATA[
:1631  %layer2_matrix_15_V_44 = load i18* %layer2_matrix_15_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_44"/></StgValue>
</operation>

<operation id="1402" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="18" op_0_bw="12">
<![CDATA[
:1634  %layer2_kernel_V_0_lo_9 = load i18* %layer2_kernel_V_0_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_9"/></StgValue>
</operation>

<operation id="1403" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="18" op_0_bw="12">
<![CDATA[
:1635  %layer2_kernel_V_1_lo_9 = load i18* %layer2_kernel_V_1_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_9"/></StgValue>
</operation>

<operation id="1404" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="18" op_0_bw="12">
<![CDATA[
:1636  %layer2_kernel_V_2_lo_9 = load i18* %layer2_kernel_V_2_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_9"/></StgValue>
</operation>

<operation id="1405" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="18" op_0_bw="12">
<![CDATA[
:1637  %layer2_kernel_V_3_lo_9 = load i18* %layer2_kernel_V_3_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_9"/></StgValue>
</operation>

<operation id="1406" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="18" op_0_bw="12">
<![CDATA[
:1638  %layer2_kernel_V_4_lo_9 = load i18* %layer2_kernel_V_4_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_9"/></StgValue>
</operation>

<operation id="1407" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="18" op_0_bw="12">
<![CDATA[
:1639  %layer2_kernel_V_5_lo_9 = load i18* %layer2_kernel_V_5_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_9"/></StgValue>
</operation>

<operation id="1408" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="18" op_0_bw="12">
<![CDATA[
:1640  %layer2_kernel_V_6_lo_9 = load i18* %layer2_kernel_V_6_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_9"/></StgValue>
</operation>

<operation id="1409" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="18" op_0_bw="12">
<![CDATA[
:1641  %layer2_kernel_V_7_lo_9 = load i18* %layer2_kernel_V_7_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_9"/></StgValue>
</operation>

<operation id="1410" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="18" op_0_bw="12">
<![CDATA[
:1642  %layer2_kernel_V_8_lo_9 = load i18* %layer2_kernel_V_8_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_9"/></StgValue>
</operation>

<operation id="1411" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="18" op_0_bw="12">
<![CDATA[
:1643  %layer2_kernel_V_9_lo_9 = load i18* %layer2_kernel_V_9_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_9"/></StgValue>
</operation>

<operation id="1412" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="18" op_0_bw="12">
<![CDATA[
:1644  %layer2_kernel_V_10_l_9 = load i18* %layer2_kernel_V_10_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_9"/></StgValue>
</operation>

<operation id="1413" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="18" op_0_bw="12">
<![CDATA[
:1645  %layer2_kernel_V_11_l_9 = load i18* %layer2_kernel_V_11_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_9"/></StgValue>
</operation>

<operation id="1414" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="18" op_0_bw="12">
<![CDATA[
:1646  %layer2_kernel_V_12_l_9 = load i18* %layer2_kernel_V_12_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_9"/></StgValue>
</operation>

<operation id="1415" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="18" op_0_bw="12">
<![CDATA[
:1647  %layer2_kernel_V_13_l_9 = load i18* %layer2_kernel_V_13_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_9"/></StgValue>
</operation>

<operation id="1416" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="18" op_0_bw="12">
<![CDATA[
:1648  %layer2_kernel_V_14_l_9 = load i18* %layer2_kernel_V_14_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_9"/></StgValue>
</operation>

<operation id="1417" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="18" op_0_bw="12">
<![CDATA[
:1649  %layer2_kernel_V_15_l_9 = load i18* %layer2_kernel_V_15_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_9"/></StgValue>
</operation>

<operation id="1418" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="18" op_0_bw="9">
<![CDATA[
:1654  %layer2_matrix_0_V_l_9 = load i18* %layer2_matrix_0_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_9"/></StgValue>
</operation>

<operation id="1419" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="18" op_0_bw="9">
<![CDATA[
:1655  %layer2_matrix_1_V_l_9 = load i18* %layer2_matrix_1_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_9"/></StgValue>
</operation>

<operation id="1420" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="18" op_0_bw="9">
<![CDATA[
:1656  %layer2_matrix_2_V_l_9 = load i18* %layer2_matrix_2_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_9"/></StgValue>
</operation>

<operation id="1421" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="18" op_0_bw="9">
<![CDATA[
:1657  %layer2_matrix_3_V_l_9 = load i18* %layer2_matrix_3_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_9"/></StgValue>
</operation>

<operation id="1422" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="18" op_0_bw="9">
<![CDATA[
:1658  %layer2_matrix_4_V_l_9 = load i18* %layer2_matrix_4_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_9"/></StgValue>
</operation>

<operation id="1423" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="18" op_0_bw="9">
<![CDATA[
:1659  %layer2_matrix_5_V_l_9 = load i18* %layer2_matrix_5_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_9"/></StgValue>
</operation>

<operation id="1424" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="18" op_0_bw="9">
<![CDATA[
:1660  %layer2_matrix_6_V_l_9 = load i18* %layer2_matrix_6_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_9"/></StgValue>
</operation>

<operation id="1425" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="18" op_0_bw="9">
<![CDATA[
:1661  %layer2_matrix_7_V_l_9 = load i18* %layer2_matrix_7_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_9"/></StgValue>
</operation>

<operation id="1426" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="18" op_0_bw="9">
<![CDATA[
:1662  %layer2_matrix_8_V_l_9 = load i18* %layer2_matrix_8_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_9"/></StgValue>
</operation>

<operation id="1427" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="18" op_0_bw="9">
<![CDATA[
:1663  %layer2_matrix_9_V_l_9 = load i18* %layer2_matrix_9_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_9"/></StgValue>
</operation>

<operation id="1428" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="18" op_0_bw="9">
<![CDATA[
:1664  %layer2_matrix_10_V_45 = load i18* %layer2_matrix_10_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_45"/></StgValue>
</operation>

<operation id="1429" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="18" op_0_bw="9">
<![CDATA[
:1665  %layer2_matrix_11_V_45 = load i18* %layer2_matrix_11_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_45"/></StgValue>
</operation>

<operation id="1430" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="18" op_0_bw="9">
<![CDATA[
:1666  %layer2_matrix_12_V_45 = load i18* %layer2_matrix_12_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_45"/></StgValue>
</operation>

<operation id="1431" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="18" op_0_bw="9">
<![CDATA[
:1667  %layer2_matrix_13_V_45 = load i18* %layer2_matrix_13_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_45"/></StgValue>
</operation>

<operation id="1432" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="18" op_0_bw="9">
<![CDATA[
:1668  %layer2_matrix_14_V_45 = load i18* %layer2_matrix_14_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_45"/></StgValue>
</operation>

<operation id="1433" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="18" op_0_bw="9">
<![CDATA[
:1669  %layer2_matrix_15_V_45 = load i18* %layer2_matrix_15_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_45"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:39  %tmp_145 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 5, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %layer2_kernel_V_3_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_10"/></StgValue>
</operation>

<operation id="1436" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:41  %tmp_146 = add i10 -289, %tmp_198_cast7020_cas_1

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="10">
<![CDATA[
:42  %tmp_216_cast = zext i10 %tmp_146 to i32

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="1438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %layer2_kernel_V_3_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_11"/></StgValue>
</operation>

<operation id="1439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:114  %layer2_kernel_V_14_a_10 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_10"/></StgValue>
</operation>

<operation id="1440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:115  %layer2_kernel_V_14_a_11 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_11"/></StgValue>
</operation>

<operation id="1441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:150  %layer2_kernel_V_7_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_10"/></StgValue>
</operation>

<operation id="1442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:151  %layer2_kernel_V_7_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_11"/></StgValue>
</operation>

<operation id="1443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:186  %layer2_kernel_V_15_a_10 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_10"/></StgValue>
</operation>

<operation id="1444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:187  %layer2_kernel_V_15_a_11 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_11"/></StgValue>
</operation>

<operation id="1445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:222  %layer2_kernel_V_4_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_10"/></StgValue>
</operation>

<operation id="1446" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:223  %layer2_kernel_V_4_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_11"/></StgValue>
</operation>

<operation id="1447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:258  %layer2_kernel_V_10_a_10 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_10"/></StgValue>
</operation>

<operation id="1448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:259  %layer2_kernel_V_10_a_11 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_11"/></StgValue>
</operation>

<operation id="1449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:294  %layer2_kernel_V_6_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_10"/></StgValue>
</operation>

<operation id="1450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:295  %layer2_kernel_V_6_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_11"/></StgValue>
</operation>

<operation id="1451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:330  %layer2_kernel_V_13_a_10 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_10"/></StgValue>
</operation>

<operation id="1452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:331  %layer2_kernel_V_13_a_11 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_11"/></StgValue>
</operation>

<operation id="1453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:366  %layer2_kernel_V_12_a_10 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_10"/></StgValue>
</operation>

<operation id="1454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:367  %layer2_kernel_V_12_a_11 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_11"/></StgValue>
</operation>

<operation id="1455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:402  %layer2_kernel_V_9_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_10"/></StgValue>
</operation>

<operation id="1456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:403  %layer2_kernel_V_9_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_11"/></StgValue>
</operation>

<operation id="1457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:438  %layer2_kernel_V_5_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_10"/></StgValue>
</operation>

<operation id="1458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:439  %layer2_kernel_V_5_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_11"/></StgValue>
</operation>

<operation id="1459" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:474  %layer2_kernel_V_1_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_10"/></StgValue>
</operation>

<operation id="1460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:475  %layer2_kernel_V_1_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_11"/></StgValue>
</operation>

<operation id="1461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:510  %layer2_kernel_V_2_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_10"/></StgValue>
</operation>

<operation id="1462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:511  %layer2_kernel_V_2_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_11"/></StgValue>
</operation>

<operation id="1463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:546  %layer2_kernel_V_11_a_10 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_10"/></StgValue>
</operation>

<operation id="1464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:547  %layer2_kernel_V_11_a_11 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_11"/></StgValue>
</operation>

<operation id="1465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:582  %layer2_kernel_V_0_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_10"/></StgValue>
</operation>

<operation id="1466" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:583  %layer2_kernel_V_0_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_11"/></StgValue>
</operation>

<operation id="1467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:618  %layer2_kernel_V_8_ad_10 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_145

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_10"/></StgValue>
</operation>

<operation id="1468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:619  %layer2_kernel_V_8_ad_11 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_11"/></StgValue>
</operation>

<operation id="1469" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:674  %tmp_177 = add i10 %newIndex1_i_cast, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="10">
<![CDATA[
:675  %tmp_263_cast = zext i10 %tmp_177 to i32

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="1471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:676  %layer2_matrix_0_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_10"/></StgValue>
</operation>

<operation id="1472" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:677  %tmp_178 = add i10 %newIndex1_i_cast, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="10">
<![CDATA[
:678  %tmp_264_cast = zext i10 %tmp_178 to i32

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="1474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:679  %layer2_matrix_0_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_11"/></StgValue>
</operation>

<operation id="1475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:762  %layer2_matrix_1_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_10"/></StgValue>
</operation>

<operation id="1476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:763  %layer2_matrix_1_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_11"/></StgValue>
</operation>

<operation id="1477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:798  %layer2_matrix_2_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_10"/></StgValue>
</operation>

<operation id="1478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:799  %layer2_matrix_2_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_11"/></StgValue>
</operation>

<operation id="1479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:834  %layer2_matrix_3_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_10"/></StgValue>
</operation>

<operation id="1480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:835  %layer2_matrix_3_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_11"/></StgValue>
</operation>

<operation id="1481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:870  %layer2_matrix_4_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_10"/></StgValue>
</operation>

<operation id="1482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:871  %layer2_matrix_4_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_11"/></StgValue>
</operation>

<operation id="1483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:906  %layer2_matrix_5_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_10"/></StgValue>
</operation>

<operation id="1484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:907  %layer2_matrix_5_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_11"/></StgValue>
</operation>

<operation id="1485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:942  %layer2_matrix_6_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_10"/></StgValue>
</operation>

<operation id="1486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:943  %layer2_matrix_6_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_11"/></StgValue>
</operation>

<operation id="1487" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:978  %layer2_matrix_7_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_10"/></StgValue>
</operation>

<operation id="1488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:979  %layer2_matrix_7_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_11"/></StgValue>
</operation>

<operation id="1489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1014  %layer2_matrix_8_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_10"/></StgValue>
</operation>

<operation id="1490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1015  %layer2_matrix_8_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_11"/></StgValue>
</operation>

<operation id="1491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1050  %layer2_matrix_9_V_a_10 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_10"/></StgValue>
</operation>

<operation id="1492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1051  %layer2_matrix_9_V_a_11 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_11"/></StgValue>
</operation>

<operation id="1493" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1086  %layer2_matrix_10_V_10 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_10"/></StgValue>
</operation>

<operation id="1494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1087  %layer2_matrix_10_V_11 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_11"/></StgValue>
</operation>

<operation id="1495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1122  %layer2_matrix_11_V_10 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_10"/></StgValue>
</operation>

<operation id="1496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1123  %layer2_matrix_11_V_11 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_11"/></StgValue>
</operation>

<operation id="1497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1158  %layer2_matrix_12_V_10 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_10"/></StgValue>
</operation>

<operation id="1498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1159  %layer2_matrix_12_V_11 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_11"/></StgValue>
</operation>

<operation id="1499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1194  %layer2_matrix_13_V_10 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_10"/></StgValue>
</operation>

<operation id="1500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1195  %layer2_matrix_13_V_11 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_11"/></StgValue>
</operation>

<operation id="1501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1230  %layer2_matrix_14_V_10 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_10"/></StgValue>
</operation>

<operation id="1502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1231  %layer2_matrix_14_V_11 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_11"/></StgValue>
</operation>

<operation id="1503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1266  %layer2_matrix_15_V_10 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_10"/></StgValue>
</operation>

<operation id="1504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1267  %layer2_matrix_15_V_11 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_11"/></StgValue>
</operation>

<operation id="1505" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1481  %tmp_17_0_4_30_i = add i18 %agg_result_V_i3, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_17_0_4_30_i"/></StgValue>
</operation>

<operation id="1506" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1519  %tmp_17_0_5_30_i = add i18 %agg_result_V_i4, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_17_0_5_30_i"/></StgValue>
</operation>

<operation id="1507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="30" op_0_bw="18">
<![CDATA[
:1537  %tmp_cast_i5 = sext i18 %op_V_read_assign_6 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i5"/></StgValue>
</operation>

<operation id="1508" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1538  %c_V_37 = mul i30 %tmp_cast_i5, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_37"/></StgValue>
</operation>

<operation id="1509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1539  %agg_result_V_i6 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_37, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i6"/></StgValue>
</operation>

<operation id="1510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="30" op_0_bw="18">
<![CDATA[
:1575  %tmp_cast_i6 = sext i18 %op_V_read_assign_7 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i6"/></StgValue>
</operation>

<operation id="1511" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1576  %c_V_38 = mul i30 %tmp_cast_i6, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_38"/></StgValue>
</operation>

<operation id="1512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1577  %agg_result_V_i7 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_38, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i7"/></StgValue>
</operation>

<operation id="1513" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="18" op_0_bw="12">
<![CDATA[
:1596  %layer2_kernel_V_0_lo_8 = load i18* %layer2_kernel_V_0_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_8"/></StgValue>
</operation>

<operation id="1514" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="18" op_0_bw="12">
<![CDATA[
:1597  %layer2_kernel_V_1_lo_8 = load i18* %layer2_kernel_V_1_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_8"/></StgValue>
</operation>

<operation id="1515" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="18" op_0_bw="12">
<![CDATA[
:1598  %layer2_kernel_V_2_lo_8 = load i18* %layer2_kernel_V_2_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_8"/></StgValue>
</operation>

<operation id="1516" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="18" op_0_bw="12">
<![CDATA[
:1599  %layer2_kernel_V_3_lo_8 = load i18* %layer2_kernel_V_3_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_8"/></StgValue>
</operation>

<operation id="1517" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="18" op_0_bw="12">
<![CDATA[
:1600  %layer2_kernel_V_4_lo_8 = load i18* %layer2_kernel_V_4_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_8"/></StgValue>
</operation>

<operation id="1518" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="18" op_0_bw="12">
<![CDATA[
:1601  %layer2_kernel_V_5_lo_8 = load i18* %layer2_kernel_V_5_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_8"/></StgValue>
</operation>

<operation id="1519" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="18" op_0_bw="12">
<![CDATA[
:1602  %layer2_kernel_V_6_lo_8 = load i18* %layer2_kernel_V_6_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_8"/></StgValue>
</operation>

<operation id="1520" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="18" op_0_bw="12">
<![CDATA[
:1603  %layer2_kernel_V_7_lo_8 = load i18* %layer2_kernel_V_7_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_8"/></StgValue>
</operation>

<operation id="1521" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="18" op_0_bw="12">
<![CDATA[
:1604  %layer2_kernel_V_8_lo_8 = load i18* %layer2_kernel_V_8_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_8"/></StgValue>
</operation>

<operation id="1522" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="18" op_0_bw="12">
<![CDATA[
:1605  %layer2_kernel_V_9_lo_8 = load i18* %layer2_kernel_V_9_ad_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_8"/></StgValue>
</operation>

<operation id="1523" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="18" op_0_bw="12">
<![CDATA[
:1606  %layer2_kernel_V_10_l_8 = load i18* %layer2_kernel_V_10_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_8"/></StgValue>
</operation>

<operation id="1524" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="18" op_0_bw="12">
<![CDATA[
:1607  %layer2_kernel_V_11_l_8 = load i18* %layer2_kernel_V_11_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_8"/></StgValue>
</operation>

<operation id="1525" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="18" op_0_bw="12">
<![CDATA[
:1608  %layer2_kernel_V_12_l_8 = load i18* %layer2_kernel_V_12_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_8"/></StgValue>
</operation>

<operation id="1526" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="18" op_0_bw="12">
<![CDATA[
:1609  %layer2_kernel_V_13_l_8 = load i18* %layer2_kernel_V_13_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_8"/></StgValue>
</operation>

<operation id="1527" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="18" op_0_bw="12">
<![CDATA[
:1610  %layer2_kernel_V_14_l_8 = load i18* %layer2_kernel_V_14_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_8"/></StgValue>
</operation>

<operation id="1528" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="18" op_0_bw="12">
<![CDATA[
:1611  %layer2_kernel_V_15_l_8 = load i18* %layer2_kernel_V_15_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_8"/></StgValue>
</operation>

<operation id="1529" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1612  %op_V_read_assign_8 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_8, i18 %layer2_kernel_V_1_lo_8, i18 %layer2_kernel_V_2_lo_8, i18 %layer2_kernel_V_3_lo_8, i18 %layer2_kernel_V_4_lo_8, i18 %layer2_kernel_V_5_lo_8, i18 %layer2_kernel_V_6_lo_8, i18 %layer2_kernel_V_7_lo_8, i18 %layer2_kernel_V_8_lo_8, i18 %layer2_kernel_V_9_lo_8, i18 %layer2_kernel_V_10_l_8, i18 %layer2_kernel_V_11_l_8, i18 %layer2_kernel_V_12_l_8, i18 %layer2_kernel_V_13_l_8, i18 %layer2_kernel_V_14_l_8, i18 %layer2_kernel_V_15_l_8, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_8"/></StgValue>
</operation>

<operation id="1530" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="18" op_0_bw="9">
<![CDATA[
:1616  %layer2_matrix_0_V_l_8 = load i18* %layer2_matrix_0_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_8"/></StgValue>
</operation>

<operation id="1531" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="18" op_0_bw="9">
<![CDATA[
:1617  %layer2_matrix_1_V_l_8 = load i18* %layer2_matrix_1_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_8"/></StgValue>
</operation>

<operation id="1532" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="18" op_0_bw="9">
<![CDATA[
:1618  %layer2_matrix_2_V_l_8 = load i18* %layer2_matrix_2_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_8"/></StgValue>
</operation>

<operation id="1533" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="18" op_0_bw="9">
<![CDATA[
:1619  %layer2_matrix_3_V_l_8 = load i18* %layer2_matrix_3_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_8"/></StgValue>
</operation>

<operation id="1534" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="18" op_0_bw="9">
<![CDATA[
:1620  %layer2_matrix_4_V_l_8 = load i18* %layer2_matrix_4_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_8"/></StgValue>
</operation>

<operation id="1535" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="18" op_0_bw="9">
<![CDATA[
:1621  %layer2_matrix_5_V_l_8 = load i18* %layer2_matrix_5_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_8"/></StgValue>
</operation>

<operation id="1536" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="18" op_0_bw="9">
<![CDATA[
:1622  %layer2_matrix_6_V_l_8 = load i18* %layer2_matrix_6_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_8"/></StgValue>
</operation>

<operation id="1537" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="18" op_0_bw="9">
<![CDATA[
:1623  %layer2_matrix_7_V_l_8 = load i18* %layer2_matrix_7_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_8"/></StgValue>
</operation>

<operation id="1538" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="18" op_0_bw="9">
<![CDATA[
:1624  %layer2_matrix_8_V_l_8 = load i18* %layer2_matrix_8_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_8"/></StgValue>
</operation>

<operation id="1539" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="18" op_0_bw="9">
<![CDATA[
:1625  %layer2_matrix_9_V_l_8 = load i18* %layer2_matrix_9_V_a_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_8"/></StgValue>
</operation>

<operation id="1540" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="18" op_0_bw="9">
<![CDATA[
:1626  %layer2_matrix_10_V_44 = load i18* %layer2_matrix_10_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_44"/></StgValue>
</operation>

<operation id="1541" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="18" op_0_bw="9">
<![CDATA[
:1627  %layer2_matrix_11_V_44 = load i18* %layer2_matrix_11_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_44"/></StgValue>
</operation>

<operation id="1542" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="18" op_0_bw="9">
<![CDATA[
:1628  %layer2_matrix_12_V_44 = load i18* %layer2_matrix_12_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_44"/></StgValue>
</operation>

<operation id="1543" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="18" op_0_bw="9">
<![CDATA[
:1629  %layer2_matrix_13_V_44 = load i18* %layer2_matrix_13_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_44"/></StgValue>
</operation>

<operation id="1544" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="18" op_0_bw="9">
<![CDATA[
:1630  %layer2_matrix_14_V_44 = load i18* %layer2_matrix_14_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_44"/></StgValue>
</operation>

<operation id="1545" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="18" op_0_bw="9">
<![CDATA[
:1631  %layer2_matrix_15_V_44 = load i18* %layer2_matrix_15_V_8, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_44"/></StgValue>
</operation>

<operation id="1546" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1632  %tmp_7 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_8, i18 %layer2_matrix_1_V_l_8, i18 %layer2_matrix_2_V_l_8, i18 %layer2_matrix_3_V_l_8, i18 %layer2_matrix_4_V_l_8, i18 %layer2_matrix_5_V_l_8, i18 %layer2_matrix_6_V_l_8, i18 %layer2_matrix_7_V_l_8, i18 %layer2_matrix_8_V_l_8, i18 %layer2_matrix_9_V_l_8, i18 %layer2_matrix_10_V_44, i18 %layer2_matrix_11_V_44, i18 %layer2_matrix_12_V_44, i18 %layer2_matrix_13_V_44, i18 %layer2_matrix_14_V_44, i18 %layer2_matrix_15_V_44, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1547" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="18" op_0_bw="12">
<![CDATA[
:1634  %layer2_kernel_V_0_lo_9 = load i18* %layer2_kernel_V_0_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_9"/></StgValue>
</operation>

<operation id="1548" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="18" op_0_bw="12">
<![CDATA[
:1635  %layer2_kernel_V_1_lo_9 = load i18* %layer2_kernel_V_1_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_9"/></StgValue>
</operation>

<operation id="1549" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="18" op_0_bw="12">
<![CDATA[
:1636  %layer2_kernel_V_2_lo_9 = load i18* %layer2_kernel_V_2_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_9"/></StgValue>
</operation>

<operation id="1550" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="18" op_0_bw="12">
<![CDATA[
:1637  %layer2_kernel_V_3_lo_9 = load i18* %layer2_kernel_V_3_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_9"/></StgValue>
</operation>

<operation id="1551" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="18" op_0_bw="12">
<![CDATA[
:1638  %layer2_kernel_V_4_lo_9 = load i18* %layer2_kernel_V_4_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_9"/></StgValue>
</operation>

<operation id="1552" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="18" op_0_bw="12">
<![CDATA[
:1639  %layer2_kernel_V_5_lo_9 = load i18* %layer2_kernel_V_5_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_9"/></StgValue>
</operation>

<operation id="1553" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="18" op_0_bw="12">
<![CDATA[
:1640  %layer2_kernel_V_6_lo_9 = load i18* %layer2_kernel_V_6_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_9"/></StgValue>
</operation>

<operation id="1554" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="18" op_0_bw="12">
<![CDATA[
:1641  %layer2_kernel_V_7_lo_9 = load i18* %layer2_kernel_V_7_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_9"/></StgValue>
</operation>

<operation id="1555" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="18" op_0_bw="12">
<![CDATA[
:1642  %layer2_kernel_V_8_lo_9 = load i18* %layer2_kernel_V_8_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_9"/></StgValue>
</operation>

<operation id="1556" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="18" op_0_bw="12">
<![CDATA[
:1643  %layer2_kernel_V_9_lo_9 = load i18* %layer2_kernel_V_9_ad_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_9"/></StgValue>
</operation>

<operation id="1557" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="18" op_0_bw="12">
<![CDATA[
:1644  %layer2_kernel_V_10_l_9 = load i18* %layer2_kernel_V_10_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_9"/></StgValue>
</operation>

<operation id="1558" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="18" op_0_bw="12">
<![CDATA[
:1645  %layer2_kernel_V_11_l_9 = load i18* %layer2_kernel_V_11_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_9"/></StgValue>
</operation>

<operation id="1559" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="18" op_0_bw="12">
<![CDATA[
:1646  %layer2_kernel_V_12_l_9 = load i18* %layer2_kernel_V_12_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_9"/></StgValue>
</operation>

<operation id="1560" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="18" op_0_bw="12">
<![CDATA[
:1647  %layer2_kernel_V_13_l_9 = load i18* %layer2_kernel_V_13_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_9"/></StgValue>
</operation>

<operation id="1561" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="18" op_0_bw="12">
<![CDATA[
:1648  %layer2_kernel_V_14_l_9 = load i18* %layer2_kernel_V_14_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_9"/></StgValue>
</operation>

<operation id="1562" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="18" op_0_bw="12">
<![CDATA[
:1649  %layer2_kernel_V_15_l_9 = load i18* %layer2_kernel_V_15_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_9"/></StgValue>
</operation>

<operation id="1563" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1650  %op_V_read_assign_9 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_9, i18 %layer2_kernel_V_1_lo_9, i18 %layer2_kernel_V_2_lo_9, i18 %layer2_kernel_V_3_lo_9, i18 %layer2_kernel_V_4_lo_9, i18 %layer2_kernel_V_5_lo_9, i18 %layer2_kernel_V_6_lo_9, i18 %layer2_kernel_V_7_lo_9, i18 %layer2_kernel_V_8_lo_9, i18 %layer2_kernel_V_9_lo_9, i18 %layer2_kernel_V_10_l_9, i18 %layer2_kernel_V_11_l_9, i18 %layer2_kernel_V_12_l_9, i18 %layer2_kernel_V_13_l_9, i18 %layer2_kernel_V_14_l_9, i18 %layer2_kernel_V_15_l_9, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_9"/></StgValue>
</operation>

<operation id="1564" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="18" op_0_bw="9">
<![CDATA[
:1654  %layer2_matrix_0_V_l_9 = load i18* %layer2_matrix_0_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_9"/></StgValue>
</operation>

<operation id="1565" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="18" op_0_bw="9">
<![CDATA[
:1655  %layer2_matrix_1_V_l_9 = load i18* %layer2_matrix_1_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_9"/></StgValue>
</operation>

<operation id="1566" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="18" op_0_bw="9">
<![CDATA[
:1656  %layer2_matrix_2_V_l_9 = load i18* %layer2_matrix_2_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_9"/></StgValue>
</operation>

<operation id="1567" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="18" op_0_bw="9">
<![CDATA[
:1657  %layer2_matrix_3_V_l_9 = load i18* %layer2_matrix_3_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_9"/></StgValue>
</operation>

<operation id="1568" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="18" op_0_bw="9">
<![CDATA[
:1658  %layer2_matrix_4_V_l_9 = load i18* %layer2_matrix_4_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_9"/></StgValue>
</operation>

<operation id="1569" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="18" op_0_bw="9">
<![CDATA[
:1659  %layer2_matrix_5_V_l_9 = load i18* %layer2_matrix_5_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_9"/></StgValue>
</operation>

<operation id="1570" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="18" op_0_bw="9">
<![CDATA[
:1660  %layer2_matrix_6_V_l_9 = load i18* %layer2_matrix_6_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_9"/></StgValue>
</operation>

<operation id="1571" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="18" op_0_bw="9">
<![CDATA[
:1661  %layer2_matrix_7_V_l_9 = load i18* %layer2_matrix_7_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_9"/></StgValue>
</operation>

<operation id="1572" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="18" op_0_bw="9">
<![CDATA[
:1662  %layer2_matrix_8_V_l_9 = load i18* %layer2_matrix_8_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_9"/></StgValue>
</operation>

<operation id="1573" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="18" op_0_bw="9">
<![CDATA[
:1663  %layer2_matrix_9_V_l_9 = load i18* %layer2_matrix_9_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_9"/></StgValue>
</operation>

<operation id="1574" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="18" op_0_bw="9">
<![CDATA[
:1664  %layer2_matrix_10_V_45 = load i18* %layer2_matrix_10_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_45"/></StgValue>
</operation>

<operation id="1575" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="18" op_0_bw="9">
<![CDATA[
:1665  %layer2_matrix_11_V_45 = load i18* %layer2_matrix_11_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_45"/></StgValue>
</operation>

<operation id="1576" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="18" op_0_bw="9">
<![CDATA[
:1666  %layer2_matrix_12_V_45 = load i18* %layer2_matrix_12_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_45"/></StgValue>
</operation>

<operation id="1577" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="18" op_0_bw="9">
<![CDATA[
:1667  %layer2_matrix_13_V_45 = load i18* %layer2_matrix_13_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_45"/></StgValue>
</operation>

<operation id="1578" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="18" op_0_bw="9">
<![CDATA[
:1668  %layer2_matrix_14_V_45 = load i18* %layer2_matrix_14_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_45"/></StgValue>
</operation>

<operation id="1579" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="18" op_0_bw="9">
<![CDATA[
:1669  %layer2_matrix_15_V_45 = load i18* %layer2_matrix_15_V_9, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_45"/></StgValue>
</operation>

<operation id="1580" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1670  %tmp_8 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_9, i18 %layer2_matrix_1_V_l_9, i18 %layer2_matrix_2_V_l_9, i18 %layer2_matrix_3_V_l_9, i18 %layer2_matrix_4_V_l_9, i18 %layer2_matrix_5_V_l_9, i18 %layer2_matrix_6_V_l_9, i18 %layer2_matrix_7_V_l_9, i18 %layer2_matrix_8_V_l_9, i18 %layer2_matrix_9_V_l_9, i18 %layer2_matrix_10_V_45, i18 %layer2_matrix_11_V_45, i18 %layer2_matrix_12_V_45, i18 %layer2_matrix_13_V_45, i18 %layer2_matrix_14_V_45, i18 %layer2_matrix_15_V_45, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1581" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="18" op_0_bw="12">
<![CDATA[
:1672  %layer2_kernel_V_0_lo_10 = load i18* %layer2_kernel_V_0_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_10"/></StgValue>
</operation>

<operation id="1582" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="18" op_0_bw="12">
<![CDATA[
:1673  %layer2_kernel_V_1_lo_10 = load i18* %layer2_kernel_V_1_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_10"/></StgValue>
</operation>

<operation id="1583" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="18" op_0_bw="12">
<![CDATA[
:1674  %layer2_kernel_V_2_lo_10 = load i18* %layer2_kernel_V_2_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_10"/></StgValue>
</operation>

<operation id="1584" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="18" op_0_bw="12">
<![CDATA[
:1675  %layer2_kernel_V_3_lo_10 = load i18* %layer2_kernel_V_3_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_10"/></StgValue>
</operation>

<operation id="1585" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="18" op_0_bw="12">
<![CDATA[
:1676  %layer2_kernel_V_4_lo_10 = load i18* %layer2_kernel_V_4_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_10"/></StgValue>
</operation>

<operation id="1586" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="18" op_0_bw="12">
<![CDATA[
:1677  %layer2_kernel_V_5_lo_10 = load i18* %layer2_kernel_V_5_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_10"/></StgValue>
</operation>

<operation id="1587" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="18" op_0_bw="12">
<![CDATA[
:1678  %layer2_kernel_V_6_lo_10 = load i18* %layer2_kernel_V_6_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_10"/></StgValue>
</operation>

<operation id="1588" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="18" op_0_bw="12">
<![CDATA[
:1679  %layer2_kernel_V_7_lo_10 = load i18* %layer2_kernel_V_7_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_10"/></StgValue>
</operation>

<operation id="1589" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="18" op_0_bw="12">
<![CDATA[
:1680  %layer2_kernel_V_8_lo_10 = load i18* %layer2_kernel_V_8_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_10"/></StgValue>
</operation>

<operation id="1590" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="18" op_0_bw="12">
<![CDATA[
:1681  %layer2_kernel_V_9_lo_10 = load i18* %layer2_kernel_V_9_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_10"/></StgValue>
</operation>

<operation id="1591" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="18" op_0_bw="12">
<![CDATA[
:1682  %layer2_kernel_V_10_l_10 = load i18* %layer2_kernel_V_10_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_10"/></StgValue>
</operation>

<operation id="1592" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="18" op_0_bw="12">
<![CDATA[
:1683  %layer2_kernel_V_11_l_10 = load i18* %layer2_kernel_V_11_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_10"/></StgValue>
</operation>

<operation id="1593" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="18" op_0_bw="12">
<![CDATA[
:1684  %layer2_kernel_V_12_l_10 = load i18* %layer2_kernel_V_12_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_10"/></StgValue>
</operation>

<operation id="1594" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="18" op_0_bw="12">
<![CDATA[
:1685  %layer2_kernel_V_13_l_10 = load i18* %layer2_kernel_V_13_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_10"/></StgValue>
</operation>

<operation id="1595" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="18" op_0_bw="12">
<![CDATA[
:1686  %layer2_kernel_V_14_l_10 = load i18* %layer2_kernel_V_14_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_10"/></StgValue>
</operation>

<operation id="1596" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="18" op_0_bw="12">
<![CDATA[
:1687  %layer2_kernel_V_15_l_10 = load i18* %layer2_kernel_V_15_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_10"/></StgValue>
</operation>

<operation id="1597" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="18" op_0_bw="9">
<![CDATA[
:1692  %layer2_matrix_0_V_l_10 = load i18* %layer2_matrix_0_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_10"/></StgValue>
</operation>

<operation id="1598" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="18" op_0_bw="9">
<![CDATA[
:1693  %layer2_matrix_1_V_l_10 = load i18* %layer2_matrix_1_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_10"/></StgValue>
</operation>

<operation id="1599" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="18" op_0_bw="9">
<![CDATA[
:1694  %layer2_matrix_2_V_l_10 = load i18* %layer2_matrix_2_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_10"/></StgValue>
</operation>

<operation id="1600" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="18" op_0_bw="9">
<![CDATA[
:1695  %layer2_matrix_3_V_l_10 = load i18* %layer2_matrix_3_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_10"/></StgValue>
</operation>

<operation id="1601" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="18" op_0_bw="9">
<![CDATA[
:1696  %layer2_matrix_4_V_l_10 = load i18* %layer2_matrix_4_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_10"/></StgValue>
</operation>

<operation id="1602" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="18" op_0_bw="9">
<![CDATA[
:1697  %layer2_matrix_5_V_l_10 = load i18* %layer2_matrix_5_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_10"/></StgValue>
</operation>

<operation id="1603" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="18" op_0_bw="9">
<![CDATA[
:1698  %layer2_matrix_6_V_l_10 = load i18* %layer2_matrix_6_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_10"/></StgValue>
</operation>

<operation id="1604" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="18" op_0_bw="9">
<![CDATA[
:1699  %layer2_matrix_7_V_l_10 = load i18* %layer2_matrix_7_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_10"/></StgValue>
</operation>

<operation id="1605" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="18" op_0_bw="9">
<![CDATA[
:1700  %layer2_matrix_8_V_l_10 = load i18* %layer2_matrix_8_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_10"/></StgValue>
</operation>

<operation id="1606" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="18" op_0_bw="9">
<![CDATA[
:1701  %layer2_matrix_9_V_l_10 = load i18* %layer2_matrix_9_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_10"/></StgValue>
</operation>

<operation id="1607" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="18" op_0_bw="9">
<![CDATA[
:1702  %layer2_matrix_10_V_46 = load i18* %layer2_matrix_10_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_46"/></StgValue>
</operation>

<operation id="1608" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="18" op_0_bw="9">
<![CDATA[
:1703  %layer2_matrix_11_V_46 = load i18* %layer2_matrix_11_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_46"/></StgValue>
</operation>

<operation id="1609" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="18" op_0_bw="9">
<![CDATA[
:1704  %layer2_matrix_12_V_46 = load i18* %layer2_matrix_12_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_46"/></StgValue>
</operation>

<operation id="1610" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="18" op_0_bw="9">
<![CDATA[
:1705  %layer2_matrix_13_V_46 = load i18* %layer2_matrix_13_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_46"/></StgValue>
</operation>

<operation id="1611" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="18" op_0_bw="9">
<![CDATA[
:1706  %layer2_matrix_14_V_46 = load i18* %layer2_matrix_14_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_46"/></StgValue>
</operation>

<operation id="1612" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="18" op_0_bw="9">
<![CDATA[
:1707  %layer2_matrix_15_V_46 = load i18* %layer2_matrix_15_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_46"/></StgValue>
</operation>

<operation id="1613" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="18" op_0_bw="12">
<![CDATA[
:1710  %layer2_kernel_V_0_lo_11 = load i18* %layer2_kernel_V_0_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_11"/></StgValue>
</operation>

<operation id="1614" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="18" op_0_bw="12">
<![CDATA[
:1711  %layer2_kernel_V_1_lo_11 = load i18* %layer2_kernel_V_1_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_11"/></StgValue>
</operation>

<operation id="1615" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="18" op_0_bw="12">
<![CDATA[
:1712  %layer2_kernel_V_2_lo_11 = load i18* %layer2_kernel_V_2_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_11"/></StgValue>
</operation>

<operation id="1616" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="18" op_0_bw="12">
<![CDATA[
:1713  %layer2_kernel_V_3_lo_11 = load i18* %layer2_kernel_V_3_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_11"/></StgValue>
</operation>

<operation id="1617" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="18" op_0_bw="12">
<![CDATA[
:1714  %layer2_kernel_V_4_lo_11 = load i18* %layer2_kernel_V_4_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_11"/></StgValue>
</operation>

<operation id="1618" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="18" op_0_bw="12">
<![CDATA[
:1715  %layer2_kernel_V_5_lo_11 = load i18* %layer2_kernel_V_5_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_11"/></StgValue>
</operation>

<operation id="1619" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="18" op_0_bw="12">
<![CDATA[
:1716  %layer2_kernel_V_6_lo_11 = load i18* %layer2_kernel_V_6_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_11"/></StgValue>
</operation>

<operation id="1620" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="18" op_0_bw="12">
<![CDATA[
:1717  %layer2_kernel_V_7_lo_11 = load i18* %layer2_kernel_V_7_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_11"/></StgValue>
</operation>

<operation id="1621" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="18" op_0_bw="12">
<![CDATA[
:1718  %layer2_kernel_V_8_lo_11 = load i18* %layer2_kernel_V_8_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_11"/></StgValue>
</operation>

<operation id="1622" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="18" op_0_bw="12">
<![CDATA[
:1719  %layer2_kernel_V_9_lo_11 = load i18* %layer2_kernel_V_9_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_11"/></StgValue>
</operation>

<operation id="1623" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="18" op_0_bw="12">
<![CDATA[
:1720  %layer2_kernel_V_10_l_11 = load i18* %layer2_kernel_V_10_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_11"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="18" op_0_bw="12">
<![CDATA[
:1721  %layer2_kernel_V_11_l_11 = load i18* %layer2_kernel_V_11_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_11"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="18" op_0_bw="12">
<![CDATA[
:1722  %layer2_kernel_V_12_l_11 = load i18* %layer2_kernel_V_12_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_11"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="18" op_0_bw="12">
<![CDATA[
:1723  %layer2_kernel_V_13_l_11 = load i18* %layer2_kernel_V_13_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_11"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="18" op_0_bw="12">
<![CDATA[
:1724  %layer2_kernel_V_14_l_11 = load i18* %layer2_kernel_V_14_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_11"/></StgValue>
</operation>

<operation id="1628" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="18" op_0_bw="12">
<![CDATA[
:1725  %layer2_kernel_V_15_l_11 = load i18* %layer2_kernel_V_15_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_11"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="18" op_0_bw="9">
<![CDATA[
:1730  %layer2_matrix_0_V_l_11 = load i18* %layer2_matrix_0_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_11"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="18" op_0_bw="9">
<![CDATA[
:1731  %layer2_matrix_1_V_l_11 = load i18* %layer2_matrix_1_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_11"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="18" op_0_bw="9">
<![CDATA[
:1732  %layer2_matrix_2_V_l_11 = load i18* %layer2_matrix_2_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_11"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="18" op_0_bw="9">
<![CDATA[
:1733  %layer2_matrix_3_V_l_11 = load i18* %layer2_matrix_3_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_11"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="18" op_0_bw="9">
<![CDATA[
:1734  %layer2_matrix_4_V_l_11 = load i18* %layer2_matrix_4_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_11"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="18" op_0_bw="9">
<![CDATA[
:1735  %layer2_matrix_5_V_l_11 = load i18* %layer2_matrix_5_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_11"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="18" op_0_bw="9">
<![CDATA[
:1736  %layer2_matrix_6_V_l_11 = load i18* %layer2_matrix_6_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_11"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="18" op_0_bw="9">
<![CDATA[
:1737  %layer2_matrix_7_V_l_11 = load i18* %layer2_matrix_7_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_11"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="18" op_0_bw="9">
<![CDATA[
:1738  %layer2_matrix_8_V_l_11 = load i18* %layer2_matrix_8_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_11"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="18" op_0_bw="9">
<![CDATA[
:1739  %layer2_matrix_9_V_l_11 = load i18* %layer2_matrix_9_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_11"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="18" op_0_bw="9">
<![CDATA[
:1740  %layer2_matrix_10_V_47 = load i18* %layer2_matrix_10_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_47"/></StgValue>
</operation>

<operation id="1640" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="18" op_0_bw="9">
<![CDATA[
:1741  %layer2_matrix_11_V_47 = load i18* %layer2_matrix_11_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_47"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="18" op_0_bw="9">
<![CDATA[
:1742  %layer2_matrix_12_V_47 = load i18* %layer2_matrix_12_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_47"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="18" op_0_bw="9">
<![CDATA[
:1743  %layer2_matrix_13_V_47 = load i18* %layer2_matrix_13_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_47"/></StgValue>
</operation>

<operation id="1643" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="18" op_0_bw="9">
<![CDATA[
:1744  %layer2_matrix_14_V_47 = load i18* %layer2_matrix_14_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_47"/></StgValue>
</operation>

<operation id="1644" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="18" op_0_bw="9">
<![CDATA[
:1745  %layer2_matrix_15_V_47 = load i18* %layer2_matrix_15_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_47"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:44  %tmp_147 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 6, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1646" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %layer2_kernel_V_3_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_12"/></StgValue>
</operation>

<operation id="1647" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="9">
<![CDATA[
:46  %tmp_219_cast1 = sext i9 %tmp_140 to i10

]]></Node>
<StgValue><ssdm name="tmp_219_cast1"/></StgValue>
</operation>

<operation id="1648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
:47  %tmp_219_cast = zext i10 %tmp_219_cast1 to i32

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="1649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %layer2_kernel_V_3_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_13"/></StgValue>
</operation>

<operation id="1650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:116  %layer2_kernel_V_14_a_12 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_12"/></StgValue>
</operation>

<operation id="1651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:117  %layer2_kernel_V_14_a_13 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_13"/></StgValue>
</operation>

<operation id="1652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:152  %layer2_kernel_V_7_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_12"/></StgValue>
</operation>

<operation id="1653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:153  %layer2_kernel_V_7_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_13"/></StgValue>
</operation>

<operation id="1654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:188  %layer2_kernel_V_15_a_12 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_12"/></StgValue>
</operation>

<operation id="1655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:189  %layer2_kernel_V_15_a_13 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_13"/></StgValue>
</operation>

<operation id="1656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:224  %layer2_kernel_V_4_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_12"/></StgValue>
</operation>

<operation id="1657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:225  %layer2_kernel_V_4_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_13"/></StgValue>
</operation>

<operation id="1658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:260  %layer2_kernel_V_10_a_12 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_12"/></StgValue>
</operation>

<operation id="1659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:261  %layer2_kernel_V_10_a_13 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_13"/></StgValue>
</operation>

<operation id="1660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:296  %layer2_kernel_V_6_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_12"/></StgValue>
</operation>

<operation id="1661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:297  %layer2_kernel_V_6_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_13"/></StgValue>
</operation>

<operation id="1662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:332  %layer2_kernel_V_13_a_12 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_12"/></StgValue>
</operation>

<operation id="1663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:333  %layer2_kernel_V_13_a_13 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_13"/></StgValue>
</operation>

<operation id="1664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:368  %layer2_kernel_V_12_a_12 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_12"/></StgValue>
</operation>

<operation id="1665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:369  %layer2_kernel_V_12_a_13 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_13"/></StgValue>
</operation>

<operation id="1666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:404  %layer2_kernel_V_9_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_12"/></StgValue>
</operation>

<operation id="1667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:405  %layer2_kernel_V_9_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_13"/></StgValue>
</operation>

<operation id="1668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:440  %layer2_kernel_V_5_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_12"/></StgValue>
</operation>

<operation id="1669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:441  %layer2_kernel_V_5_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_13"/></StgValue>
</operation>

<operation id="1670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:476  %layer2_kernel_V_1_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_12"/></StgValue>
</operation>

<operation id="1671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:477  %layer2_kernel_V_1_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_13"/></StgValue>
</operation>

<operation id="1672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:512  %layer2_kernel_V_2_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_12"/></StgValue>
</operation>

<operation id="1673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:513  %layer2_kernel_V_2_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_13"/></StgValue>
</operation>

<operation id="1674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:548  %layer2_kernel_V_11_a_12 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_12"/></StgValue>
</operation>

<operation id="1675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:549  %layer2_kernel_V_11_a_13 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_13"/></StgValue>
</operation>

<operation id="1676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:584  %layer2_kernel_V_0_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_12"/></StgValue>
</operation>

<operation id="1677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:585  %layer2_kernel_V_0_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_13"/></StgValue>
</operation>

<operation id="1678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:620  %layer2_kernel_V_8_ad_12 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_147

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_12"/></StgValue>
</operation>

<operation id="1679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:621  %layer2_kernel_V_8_ad_13 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_13"/></StgValue>
</operation>

<operation id="1680" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:680  %tmp_179 = add i10 %newIndex1_i_cast, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="10">
<![CDATA[
:681  %tmp_265_cast = zext i10 %tmp_179 to i32

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="1682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:682  %layer2_matrix_0_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_12"/></StgValue>
</operation>

<operation id="1683" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:683  %tmp_180 = add i10 %newIndex1_i_cast, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="10">
<![CDATA[
:684  %tmp_266_cast = zext i10 %tmp_180 to i32

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="1685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:685  %layer2_matrix_0_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_13"/></StgValue>
</operation>

<operation id="1686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:764  %layer2_matrix_1_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_12"/></StgValue>
</operation>

<operation id="1687" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:765  %layer2_matrix_1_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_13"/></StgValue>
</operation>

<operation id="1688" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:800  %layer2_matrix_2_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_12"/></StgValue>
</operation>

<operation id="1689" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:801  %layer2_matrix_2_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_13"/></StgValue>
</operation>

<operation id="1690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:836  %layer2_matrix_3_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_12"/></StgValue>
</operation>

<operation id="1691" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:837  %layer2_matrix_3_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_13"/></StgValue>
</operation>

<operation id="1692" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:872  %layer2_matrix_4_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_12"/></StgValue>
</operation>

<operation id="1693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:873  %layer2_matrix_4_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_13"/></StgValue>
</operation>

<operation id="1694" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:908  %layer2_matrix_5_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_12"/></StgValue>
</operation>

<operation id="1695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:909  %layer2_matrix_5_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_13"/></StgValue>
</operation>

<operation id="1696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:944  %layer2_matrix_6_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_12"/></StgValue>
</operation>

<operation id="1697" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:945  %layer2_matrix_6_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_13"/></StgValue>
</operation>

<operation id="1698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:980  %layer2_matrix_7_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_12"/></StgValue>
</operation>

<operation id="1699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:981  %layer2_matrix_7_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_13"/></StgValue>
</operation>

<operation id="1700" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1016  %layer2_matrix_8_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_12"/></StgValue>
</operation>

<operation id="1701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1017  %layer2_matrix_8_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_13"/></StgValue>
</operation>

<operation id="1702" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1052  %layer2_matrix_9_V_a_12 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_12"/></StgValue>
</operation>

<operation id="1703" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1053  %layer2_matrix_9_V_a_13 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_13"/></StgValue>
</operation>

<operation id="1704" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1088  %layer2_matrix_10_V_12 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_12"/></StgValue>
</operation>

<operation id="1705" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1089  %layer2_matrix_10_V_13 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_13"/></StgValue>
</operation>

<operation id="1706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1124  %layer2_matrix_11_V_12 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_12"/></StgValue>
</operation>

<operation id="1707" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1125  %layer2_matrix_11_V_13 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_13"/></StgValue>
</operation>

<operation id="1708" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1160  %layer2_matrix_12_V_12 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_12"/></StgValue>
</operation>

<operation id="1709" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1161  %layer2_matrix_12_V_13 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_13"/></StgValue>
</operation>

<operation id="1710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1196  %layer2_matrix_13_V_12 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_12"/></StgValue>
</operation>

<operation id="1711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1197  %layer2_matrix_13_V_13 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_13"/></StgValue>
</operation>

<operation id="1712" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1232  %layer2_matrix_14_V_12 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_12"/></StgValue>
</operation>

<operation id="1713" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1233  %layer2_matrix_14_V_13 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_13"/></StgValue>
</operation>

<operation id="1714" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1268  %layer2_matrix_15_V_12 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_12"/></StgValue>
</operation>

<operation id="1715" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1269  %layer2_matrix_15_V_13 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_13"/></StgValue>
</operation>

<operation id="1716" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1557  %tmp_17_1_0_30_i = add i18 %agg_result_V_i6, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_17_1_0_30_i"/></StgValue>
</operation>

<operation id="1717" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1595  %tmp_17_1_1_30_i = add i18 %agg_result_V_i7, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_30_i"/></StgValue>
</operation>

<operation id="1718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="30" op_0_bw="18">
<![CDATA[
:1613  %tmp_cast_i8 = sext i18 %op_V_read_assign_8 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i8"/></StgValue>
</operation>

<operation id="1719" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1614  %c_V_39 = mul i30 %tmp_cast_i8, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_39"/></StgValue>
</operation>

<operation id="1720" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1615  %agg_result_V_i8 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_39, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i8"/></StgValue>
</operation>

<operation id="1721" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="30" op_0_bw="18">
<![CDATA[
:1651  %tmp_cast_i9 = sext i18 %op_V_read_assign_9 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i9"/></StgValue>
</operation>

<operation id="1722" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1652  %c_V_40 = mul i30 %tmp_cast_i9, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_40"/></StgValue>
</operation>

<operation id="1723" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1653  %agg_result_V_i9 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_40, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i9"/></StgValue>
</operation>

<operation id="1724" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="18" op_0_bw="12">
<![CDATA[
:1672  %layer2_kernel_V_0_lo_10 = load i18* %layer2_kernel_V_0_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_10"/></StgValue>
</operation>

<operation id="1725" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="18" op_0_bw="12">
<![CDATA[
:1673  %layer2_kernel_V_1_lo_10 = load i18* %layer2_kernel_V_1_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_10"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="18" op_0_bw="12">
<![CDATA[
:1674  %layer2_kernel_V_2_lo_10 = load i18* %layer2_kernel_V_2_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_10"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="18" op_0_bw="12">
<![CDATA[
:1675  %layer2_kernel_V_3_lo_10 = load i18* %layer2_kernel_V_3_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_10"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="18" op_0_bw="12">
<![CDATA[
:1676  %layer2_kernel_V_4_lo_10 = load i18* %layer2_kernel_V_4_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_10"/></StgValue>
</operation>

<operation id="1729" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="18" op_0_bw="12">
<![CDATA[
:1677  %layer2_kernel_V_5_lo_10 = load i18* %layer2_kernel_V_5_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_10"/></StgValue>
</operation>

<operation id="1730" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="18" op_0_bw="12">
<![CDATA[
:1678  %layer2_kernel_V_6_lo_10 = load i18* %layer2_kernel_V_6_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_10"/></StgValue>
</operation>

<operation id="1731" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="18" op_0_bw="12">
<![CDATA[
:1679  %layer2_kernel_V_7_lo_10 = load i18* %layer2_kernel_V_7_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_10"/></StgValue>
</operation>

<operation id="1732" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="18" op_0_bw="12">
<![CDATA[
:1680  %layer2_kernel_V_8_lo_10 = load i18* %layer2_kernel_V_8_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_10"/></StgValue>
</operation>

<operation id="1733" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="18" op_0_bw="12">
<![CDATA[
:1681  %layer2_kernel_V_9_lo_10 = load i18* %layer2_kernel_V_9_ad_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_10"/></StgValue>
</operation>

<operation id="1734" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="18" op_0_bw="12">
<![CDATA[
:1682  %layer2_kernel_V_10_l_10 = load i18* %layer2_kernel_V_10_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_10"/></StgValue>
</operation>

<operation id="1735" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="18" op_0_bw="12">
<![CDATA[
:1683  %layer2_kernel_V_11_l_10 = load i18* %layer2_kernel_V_11_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_10"/></StgValue>
</operation>

<operation id="1736" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="18" op_0_bw="12">
<![CDATA[
:1684  %layer2_kernel_V_12_l_10 = load i18* %layer2_kernel_V_12_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_10"/></StgValue>
</operation>

<operation id="1737" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="18" op_0_bw="12">
<![CDATA[
:1685  %layer2_kernel_V_13_l_10 = load i18* %layer2_kernel_V_13_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_10"/></StgValue>
</operation>

<operation id="1738" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="18" op_0_bw="12">
<![CDATA[
:1686  %layer2_kernel_V_14_l_10 = load i18* %layer2_kernel_V_14_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_10"/></StgValue>
</operation>

<operation id="1739" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="18" op_0_bw="12">
<![CDATA[
:1687  %layer2_kernel_V_15_l_10 = load i18* %layer2_kernel_V_15_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_10"/></StgValue>
</operation>

<operation id="1740" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1688  %op_V_read_assign_10 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_10, i18 %layer2_kernel_V_1_lo_10, i18 %layer2_kernel_V_2_lo_10, i18 %layer2_kernel_V_3_lo_10, i18 %layer2_kernel_V_4_lo_10, i18 %layer2_kernel_V_5_lo_10, i18 %layer2_kernel_V_6_lo_10, i18 %layer2_kernel_V_7_lo_10, i18 %layer2_kernel_V_8_lo_10, i18 %layer2_kernel_V_9_lo_10, i18 %layer2_kernel_V_10_l_10, i18 %layer2_kernel_V_11_l_10, i18 %layer2_kernel_V_12_l_10, i18 %layer2_kernel_V_13_l_10, i18 %layer2_kernel_V_14_l_10, i18 %layer2_kernel_V_15_l_10, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_10"/></StgValue>
</operation>

<operation id="1741" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="18" op_0_bw="9">
<![CDATA[
:1692  %layer2_matrix_0_V_l_10 = load i18* %layer2_matrix_0_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_10"/></StgValue>
</operation>

<operation id="1742" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="18" op_0_bw="9">
<![CDATA[
:1693  %layer2_matrix_1_V_l_10 = load i18* %layer2_matrix_1_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_10"/></StgValue>
</operation>

<operation id="1743" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="18" op_0_bw="9">
<![CDATA[
:1694  %layer2_matrix_2_V_l_10 = load i18* %layer2_matrix_2_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_10"/></StgValue>
</operation>

<operation id="1744" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="18" op_0_bw="9">
<![CDATA[
:1695  %layer2_matrix_3_V_l_10 = load i18* %layer2_matrix_3_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_10"/></StgValue>
</operation>

<operation id="1745" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="18" op_0_bw="9">
<![CDATA[
:1696  %layer2_matrix_4_V_l_10 = load i18* %layer2_matrix_4_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_10"/></StgValue>
</operation>

<operation id="1746" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="18" op_0_bw="9">
<![CDATA[
:1697  %layer2_matrix_5_V_l_10 = load i18* %layer2_matrix_5_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_10"/></StgValue>
</operation>

<operation id="1747" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="18" op_0_bw="9">
<![CDATA[
:1698  %layer2_matrix_6_V_l_10 = load i18* %layer2_matrix_6_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_10"/></StgValue>
</operation>

<operation id="1748" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="18" op_0_bw="9">
<![CDATA[
:1699  %layer2_matrix_7_V_l_10 = load i18* %layer2_matrix_7_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_10"/></StgValue>
</operation>

<operation id="1749" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="18" op_0_bw="9">
<![CDATA[
:1700  %layer2_matrix_8_V_l_10 = load i18* %layer2_matrix_8_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_10"/></StgValue>
</operation>

<operation id="1750" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="18" op_0_bw="9">
<![CDATA[
:1701  %layer2_matrix_9_V_l_10 = load i18* %layer2_matrix_9_V_a_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_10"/></StgValue>
</operation>

<operation id="1751" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="18" op_0_bw="9">
<![CDATA[
:1702  %layer2_matrix_10_V_46 = load i18* %layer2_matrix_10_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_46"/></StgValue>
</operation>

<operation id="1752" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="18" op_0_bw="9">
<![CDATA[
:1703  %layer2_matrix_11_V_46 = load i18* %layer2_matrix_11_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_46"/></StgValue>
</operation>

<operation id="1753" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="18" op_0_bw="9">
<![CDATA[
:1704  %layer2_matrix_12_V_46 = load i18* %layer2_matrix_12_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_46"/></StgValue>
</operation>

<operation id="1754" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="18" op_0_bw="9">
<![CDATA[
:1705  %layer2_matrix_13_V_46 = load i18* %layer2_matrix_13_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_46"/></StgValue>
</operation>

<operation id="1755" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="18" op_0_bw="9">
<![CDATA[
:1706  %layer2_matrix_14_V_46 = load i18* %layer2_matrix_14_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_46"/></StgValue>
</operation>

<operation id="1756" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="18" op_0_bw="9">
<![CDATA[
:1707  %layer2_matrix_15_V_46 = load i18* %layer2_matrix_15_V_10, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_46"/></StgValue>
</operation>

<operation id="1757" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1708  %tmp_9 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_10, i18 %layer2_matrix_1_V_l_10, i18 %layer2_matrix_2_V_l_10, i18 %layer2_matrix_3_V_l_10, i18 %layer2_matrix_4_V_l_10, i18 %layer2_matrix_5_V_l_10, i18 %layer2_matrix_6_V_l_10, i18 %layer2_matrix_7_V_l_10, i18 %layer2_matrix_8_V_l_10, i18 %layer2_matrix_9_V_l_10, i18 %layer2_matrix_10_V_46, i18 %layer2_matrix_11_V_46, i18 %layer2_matrix_12_V_46, i18 %layer2_matrix_13_V_46, i18 %layer2_matrix_14_V_46, i18 %layer2_matrix_15_V_46, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1758" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="18" op_0_bw="12">
<![CDATA[
:1710  %layer2_kernel_V_0_lo_11 = load i18* %layer2_kernel_V_0_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_11"/></StgValue>
</operation>

<operation id="1759" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="18" op_0_bw="12">
<![CDATA[
:1711  %layer2_kernel_V_1_lo_11 = load i18* %layer2_kernel_V_1_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_11"/></StgValue>
</operation>

<operation id="1760" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="18" op_0_bw="12">
<![CDATA[
:1712  %layer2_kernel_V_2_lo_11 = load i18* %layer2_kernel_V_2_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_11"/></StgValue>
</operation>

<operation id="1761" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="18" op_0_bw="12">
<![CDATA[
:1713  %layer2_kernel_V_3_lo_11 = load i18* %layer2_kernel_V_3_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_11"/></StgValue>
</operation>

<operation id="1762" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="18" op_0_bw="12">
<![CDATA[
:1714  %layer2_kernel_V_4_lo_11 = load i18* %layer2_kernel_V_4_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_11"/></StgValue>
</operation>

<operation id="1763" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="18" op_0_bw="12">
<![CDATA[
:1715  %layer2_kernel_V_5_lo_11 = load i18* %layer2_kernel_V_5_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_11"/></StgValue>
</operation>

<operation id="1764" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="18" op_0_bw="12">
<![CDATA[
:1716  %layer2_kernel_V_6_lo_11 = load i18* %layer2_kernel_V_6_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_11"/></StgValue>
</operation>

<operation id="1765" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="18" op_0_bw="12">
<![CDATA[
:1717  %layer2_kernel_V_7_lo_11 = load i18* %layer2_kernel_V_7_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_11"/></StgValue>
</operation>

<operation id="1766" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="18" op_0_bw="12">
<![CDATA[
:1718  %layer2_kernel_V_8_lo_11 = load i18* %layer2_kernel_V_8_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_11"/></StgValue>
</operation>

<operation id="1767" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="18" op_0_bw="12">
<![CDATA[
:1719  %layer2_kernel_V_9_lo_11 = load i18* %layer2_kernel_V_9_ad_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_11"/></StgValue>
</operation>

<operation id="1768" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="18" op_0_bw="12">
<![CDATA[
:1720  %layer2_kernel_V_10_l_11 = load i18* %layer2_kernel_V_10_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_11"/></StgValue>
</operation>

<operation id="1769" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="18" op_0_bw="12">
<![CDATA[
:1721  %layer2_kernel_V_11_l_11 = load i18* %layer2_kernel_V_11_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_11"/></StgValue>
</operation>

<operation id="1770" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="18" op_0_bw="12">
<![CDATA[
:1722  %layer2_kernel_V_12_l_11 = load i18* %layer2_kernel_V_12_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_11"/></StgValue>
</operation>

<operation id="1771" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="18" op_0_bw="12">
<![CDATA[
:1723  %layer2_kernel_V_13_l_11 = load i18* %layer2_kernel_V_13_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_11"/></StgValue>
</operation>

<operation id="1772" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="18" op_0_bw="12">
<![CDATA[
:1724  %layer2_kernel_V_14_l_11 = load i18* %layer2_kernel_V_14_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_11"/></StgValue>
</operation>

<operation id="1773" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="18" op_0_bw="12">
<![CDATA[
:1725  %layer2_kernel_V_15_l_11 = load i18* %layer2_kernel_V_15_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_11"/></StgValue>
</operation>

<operation id="1774" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1726  %op_V_read_assign_11 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_11, i18 %layer2_kernel_V_1_lo_11, i18 %layer2_kernel_V_2_lo_11, i18 %layer2_kernel_V_3_lo_11, i18 %layer2_kernel_V_4_lo_11, i18 %layer2_kernel_V_5_lo_11, i18 %layer2_kernel_V_6_lo_11, i18 %layer2_kernel_V_7_lo_11, i18 %layer2_kernel_V_8_lo_11, i18 %layer2_kernel_V_9_lo_11, i18 %layer2_kernel_V_10_l_11, i18 %layer2_kernel_V_11_l_11, i18 %layer2_kernel_V_12_l_11, i18 %layer2_kernel_V_13_l_11, i18 %layer2_kernel_V_14_l_11, i18 %layer2_kernel_V_15_l_11, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_11"/></StgValue>
</operation>

<operation id="1775" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="18" op_0_bw="9">
<![CDATA[
:1730  %layer2_matrix_0_V_l_11 = load i18* %layer2_matrix_0_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_11"/></StgValue>
</operation>

<operation id="1776" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="18" op_0_bw="9">
<![CDATA[
:1731  %layer2_matrix_1_V_l_11 = load i18* %layer2_matrix_1_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_11"/></StgValue>
</operation>

<operation id="1777" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="18" op_0_bw="9">
<![CDATA[
:1732  %layer2_matrix_2_V_l_11 = load i18* %layer2_matrix_2_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_11"/></StgValue>
</operation>

<operation id="1778" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="18" op_0_bw="9">
<![CDATA[
:1733  %layer2_matrix_3_V_l_11 = load i18* %layer2_matrix_3_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_11"/></StgValue>
</operation>

<operation id="1779" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="18" op_0_bw="9">
<![CDATA[
:1734  %layer2_matrix_4_V_l_11 = load i18* %layer2_matrix_4_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_11"/></StgValue>
</operation>

<operation id="1780" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="18" op_0_bw="9">
<![CDATA[
:1735  %layer2_matrix_5_V_l_11 = load i18* %layer2_matrix_5_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_11"/></StgValue>
</operation>

<operation id="1781" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="18" op_0_bw="9">
<![CDATA[
:1736  %layer2_matrix_6_V_l_11 = load i18* %layer2_matrix_6_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_11"/></StgValue>
</operation>

<operation id="1782" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="18" op_0_bw="9">
<![CDATA[
:1737  %layer2_matrix_7_V_l_11 = load i18* %layer2_matrix_7_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_11"/></StgValue>
</operation>

<operation id="1783" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="18" op_0_bw="9">
<![CDATA[
:1738  %layer2_matrix_8_V_l_11 = load i18* %layer2_matrix_8_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_11"/></StgValue>
</operation>

<operation id="1784" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="18" op_0_bw="9">
<![CDATA[
:1739  %layer2_matrix_9_V_l_11 = load i18* %layer2_matrix_9_V_a_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_11"/></StgValue>
</operation>

<operation id="1785" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="18" op_0_bw="9">
<![CDATA[
:1740  %layer2_matrix_10_V_47 = load i18* %layer2_matrix_10_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_47"/></StgValue>
</operation>

<operation id="1786" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="18" op_0_bw="9">
<![CDATA[
:1741  %layer2_matrix_11_V_47 = load i18* %layer2_matrix_11_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_47"/></StgValue>
</operation>

<operation id="1787" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="18" op_0_bw="9">
<![CDATA[
:1742  %layer2_matrix_12_V_47 = load i18* %layer2_matrix_12_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_47"/></StgValue>
</operation>

<operation id="1788" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="18" op_0_bw="9">
<![CDATA[
:1743  %layer2_matrix_13_V_47 = load i18* %layer2_matrix_13_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_47"/></StgValue>
</operation>

<operation id="1789" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="18" op_0_bw="9">
<![CDATA[
:1744  %layer2_matrix_14_V_47 = load i18* %layer2_matrix_14_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_47"/></StgValue>
</operation>

<operation id="1790" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="18" op_0_bw="9">
<![CDATA[
:1745  %layer2_matrix_15_V_47 = load i18* %layer2_matrix_15_V_11, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_47"/></StgValue>
</operation>

<operation id="1791" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1746  %tmp_10 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_11, i18 %layer2_matrix_1_V_l_11, i18 %layer2_matrix_2_V_l_11, i18 %layer2_matrix_3_V_l_11, i18 %layer2_matrix_4_V_l_11, i18 %layer2_matrix_5_V_l_11, i18 %layer2_matrix_6_V_l_11, i18 %layer2_matrix_7_V_l_11, i18 %layer2_matrix_8_V_l_11, i18 %layer2_matrix_9_V_l_11, i18 %layer2_matrix_10_V_47, i18 %layer2_matrix_11_V_47, i18 %layer2_matrix_12_V_47, i18 %layer2_matrix_13_V_47, i18 %layer2_matrix_14_V_47, i18 %layer2_matrix_15_V_47, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1792" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="18" op_0_bw="12">
<![CDATA[
:1748  %layer2_kernel_V_0_lo_12 = load i18* %layer2_kernel_V_0_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_12"/></StgValue>
</operation>

<operation id="1793" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="18" op_0_bw="12">
<![CDATA[
:1749  %layer2_kernel_V_1_lo_12 = load i18* %layer2_kernel_V_1_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_12"/></StgValue>
</operation>

<operation id="1794" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="18" op_0_bw="12">
<![CDATA[
:1750  %layer2_kernel_V_2_lo_12 = load i18* %layer2_kernel_V_2_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_12"/></StgValue>
</operation>

<operation id="1795" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="18" op_0_bw="12">
<![CDATA[
:1751  %layer2_kernel_V_3_lo_12 = load i18* %layer2_kernel_V_3_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_12"/></StgValue>
</operation>

<operation id="1796" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="18" op_0_bw="12">
<![CDATA[
:1752  %layer2_kernel_V_4_lo_12 = load i18* %layer2_kernel_V_4_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_12"/></StgValue>
</operation>

<operation id="1797" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="18" op_0_bw="12">
<![CDATA[
:1753  %layer2_kernel_V_5_lo_12 = load i18* %layer2_kernel_V_5_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_12"/></StgValue>
</operation>

<operation id="1798" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="18" op_0_bw="12">
<![CDATA[
:1754  %layer2_kernel_V_6_lo_12 = load i18* %layer2_kernel_V_6_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_12"/></StgValue>
</operation>

<operation id="1799" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="18" op_0_bw="12">
<![CDATA[
:1755  %layer2_kernel_V_7_lo_12 = load i18* %layer2_kernel_V_7_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_12"/></StgValue>
</operation>

<operation id="1800" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="18" op_0_bw="12">
<![CDATA[
:1756  %layer2_kernel_V_8_lo_12 = load i18* %layer2_kernel_V_8_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_12"/></StgValue>
</operation>

<operation id="1801" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="18" op_0_bw="12">
<![CDATA[
:1757  %layer2_kernel_V_9_lo_12 = load i18* %layer2_kernel_V_9_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_12"/></StgValue>
</operation>

<operation id="1802" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="18" op_0_bw="12">
<![CDATA[
:1758  %layer2_kernel_V_10_l_12 = load i18* %layer2_kernel_V_10_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_12"/></StgValue>
</operation>

<operation id="1803" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="18" op_0_bw="12">
<![CDATA[
:1759  %layer2_kernel_V_11_l_12 = load i18* %layer2_kernel_V_11_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_12"/></StgValue>
</operation>

<operation id="1804" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="18" op_0_bw="12">
<![CDATA[
:1760  %layer2_kernel_V_12_l_12 = load i18* %layer2_kernel_V_12_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_12"/></StgValue>
</operation>

<operation id="1805" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="18" op_0_bw="12">
<![CDATA[
:1761  %layer2_kernel_V_13_l_12 = load i18* %layer2_kernel_V_13_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_12"/></StgValue>
</operation>

<operation id="1806" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="18" op_0_bw="12">
<![CDATA[
:1762  %layer2_kernel_V_14_l_12 = load i18* %layer2_kernel_V_14_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_12"/></StgValue>
</operation>

<operation id="1807" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="18" op_0_bw="12">
<![CDATA[
:1763  %layer2_kernel_V_15_l_12 = load i18* %layer2_kernel_V_15_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_12"/></StgValue>
</operation>

<operation id="1808" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="18" op_0_bw="9">
<![CDATA[
:1768  %layer2_matrix_0_V_l_12 = load i18* %layer2_matrix_0_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_12"/></StgValue>
</operation>

<operation id="1809" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="18" op_0_bw="9">
<![CDATA[
:1769  %layer2_matrix_1_V_l_12 = load i18* %layer2_matrix_1_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_12"/></StgValue>
</operation>

<operation id="1810" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="18" op_0_bw="9">
<![CDATA[
:1770  %layer2_matrix_2_V_l_12 = load i18* %layer2_matrix_2_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_12"/></StgValue>
</operation>

<operation id="1811" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="18" op_0_bw="9">
<![CDATA[
:1771  %layer2_matrix_3_V_l_12 = load i18* %layer2_matrix_3_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_12"/></StgValue>
</operation>

<operation id="1812" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="18" op_0_bw="9">
<![CDATA[
:1772  %layer2_matrix_4_V_l_12 = load i18* %layer2_matrix_4_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_12"/></StgValue>
</operation>

<operation id="1813" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="18" op_0_bw="9">
<![CDATA[
:1773  %layer2_matrix_5_V_l_12 = load i18* %layer2_matrix_5_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_12"/></StgValue>
</operation>

<operation id="1814" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="18" op_0_bw="9">
<![CDATA[
:1774  %layer2_matrix_6_V_l_12 = load i18* %layer2_matrix_6_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_12"/></StgValue>
</operation>

<operation id="1815" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="18" op_0_bw="9">
<![CDATA[
:1775  %layer2_matrix_7_V_l_12 = load i18* %layer2_matrix_7_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_12"/></StgValue>
</operation>

<operation id="1816" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="18" op_0_bw="9">
<![CDATA[
:1776  %layer2_matrix_8_V_l_12 = load i18* %layer2_matrix_8_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_12"/></StgValue>
</operation>

<operation id="1817" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="18" op_0_bw="9">
<![CDATA[
:1777  %layer2_matrix_9_V_l_12 = load i18* %layer2_matrix_9_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_12"/></StgValue>
</operation>

<operation id="1818" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="18" op_0_bw="9">
<![CDATA[
:1778  %layer2_matrix_10_V_48 = load i18* %layer2_matrix_10_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_48"/></StgValue>
</operation>

<operation id="1819" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="18" op_0_bw="9">
<![CDATA[
:1779  %layer2_matrix_11_V_48 = load i18* %layer2_matrix_11_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_48"/></StgValue>
</operation>

<operation id="1820" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="18" op_0_bw="9">
<![CDATA[
:1780  %layer2_matrix_12_V_48 = load i18* %layer2_matrix_12_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_48"/></StgValue>
</operation>

<operation id="1821" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="18" op_0_bw="9">
<![CDATA[
:1781  %layer2_matrix_13_V_48 = load i18* %layer2_matrix_13_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_48"/></StgValue>
</operation>

<operation id="1822" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="18" op_0_bw="9">
<![CDATA[
:1782  %layer2_matrix_14_V_48 = load i18* %layer2_matrix_14_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_48"/></StgValue>
</operation>

<operation id="1823" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="18" op_0_bw="9">
<![CDATA[
:1783  %layer2_matrix_15_V_48 = load i18* %layer2_matrix_15_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_48"/></StgValue>
</operation>

<operation id="1824" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="18" op_0_bw="12">
<![CDATA[
:1786  %layer2_kernel_V_0_lo_13 = load i18* %layer2_kernel_V_0_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_13"/></StgValue>
</operation>

<operation id="1825" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="18" op_0_bw="12">
<![CDATA[
:1787  %layer2_kernel_V_1_lo_13 = load i18* %layer2_kernel_V_1_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_13"/></StgValue>
</operation>

<operation id="1826" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="18" op_0_bw="12">
<![CDATA[
:1788  %layer2_kernel_V_2_lo_13 = load i18* %layer2_kernel_V_2_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_13"/></StgValue>
</operation>

<operation id="1827" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="18" op_0_bw="12">
<![CDATA[
:1789  %layer2_kernel_V_3_lo_13 = load i18* %layer2_kernel_V_3_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_13"/></StgValue>
</operation>

<operation id="1828" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="18" op_0_bw="12">
<![CDATA[
:1790  %layer2_kernel_V_4_lo_13 = load i18* %layer2_kernel_V_4_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_13"/></StgValue>
</operation>

<operation id="1829" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="18" op_0_bw="12">
<![CDATA[
:1791  %layer2_kernel_V_5_lo_13 = load i18* %layer2_kernel_V_5_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_13"/></StgValue>
</operation>

<operation id="1830" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="18" op_0_bw="12">
<![CDATA[
:1792  %layer2_kernel_V_6_lo_13 = load i18* %layer2_kernel_V_6_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_13"/></StgValue>
</operation>

<operation id="1831" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="18" op_0_bw="12">
<![CDATA[
:1793  %layer2_kernel_V_7_lo_13 = load i18* %layer2_kernel_V_7_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_13"/></StgValue>
</operation>

<operation id="1832" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="18" op_0_bw="12">
<![CDATA[
:1794  %layer2_kernel_V_8_lo_13 = load i18* %layer2_kernel_V_8_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_13"/></StgValue>
</operation>

<operation id="1833" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="18" op_0_bw="12">
<![CDATA[
:1795  %layer2_kernel_V_9_lo_13 = load i18* %layer2_kernel_V_9_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_13"/></StgValue>
</operation>

<operation id="1834" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="18" op_0_bw="12">
<![CDATA[
:1796  %layer2_kernel_V_10_l_13 = load i18* %layer2_kernel_V_10_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_13"/></StgValue>
</operation>

<operation id="1835" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="18" op_0_bw="12">
<![CDATA[
:1797  %layer2_kernel_V_11_l_13 = load i18* %layer2_kernel_V_11_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_13"/></StgValue>
</operation>

<operation id="1836" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="18" op_0_bw="12">
<![CDATA[
:1798  %layer2_kernel_V_12_l_13 = load i18* %layer2_kernel_V_12_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_13"/></StgValue>
</operation>

<operation id="1837" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="18" op_0_bw="12">
<![CDATA[
:1799  %layer2_kernel_V_13_l_13 = load i18* %layer2_kernel_V_13_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_13"/></StgValue>
</operation>

<operation id="1838" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="18" op_0_bw="12">
<![CDATA[
:1800  %layer2_kernel_V_14_l_13 = load i18* %layer2_kernel_V_14_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_13"/></StgValue>
</operation>

<operation id="1839" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="18" op_0_bw="12">
<![CDATA[
:1801  %layer2_kernel_V_15_l_13 = load i18* %layer2_kernel_V_15_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_13"/></StgValue>
</operation>

<operation id="1840" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="18" op_0_bw="9">
<![CDATA[
:1806  %layer2_matrix_0_V_l_13 = load i18* %layer2_matrix_0_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_13"/></StgValue>
</operation>

<operation id="1841" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="18" op_0_bw="9">
<![CDATA[
:1807  %layer2_matrix_1_V_l_13 = load i18* %layer2_matrix_1_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_13"/></StgValue>
</operation>

<operation id="1842" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="18" op_0_bw="9">
<![CDATA[
:1808  %layer2_matrix_2_V_l_13 = load i18* %layer2_matrix_2_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_13"/></StgValue>
</operation>

<operation id="1843" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="18" op_0_bw="9">
<![CDATA[
:1809  %layer2_matrix_3_V_l_13 = load i18* %layer2_matrix_3_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_13"/></StgValue>
</operation>

<operation id="1844" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="18" op_0_bw="9">
<![CDATA[
:1810  %layer2_matrix_4_V_l_13 = load i18* %layer2_matrix_4_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_13"/></StgValue>
</operation>

<operation id="1845" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="18" op_0_bw="9">
<![CDATA[
:1811  %layer2_matrix_5_V_l_13 = load i18* %layer2_matrix_5_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_13"/></StgValue>
</operation>

<operation id="1846" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="18" op_0_bw="9">
<![CDATA[
:1812  %layer2_matrix_6_V_l_13 = load i18* %layer2_matrix_6_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_13"/></StgValue>
</operation>

<operation id="1847" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="18" op_0_bw="9">
<![CDATA[
:1813  %layer2_matrix_7_V_l_13 = load i18* %layer2_matrix_7_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_13"/></StgValue>
</operation>

<operation id="1848" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="18" op_0_bw="9">
<![CDATA[
:1814  %layer2_matrix_8_V_l_13 = load i18* %layer2_matrix_8_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_13"/></StgValue>
</operation>

<operation id="1849" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="18" op_0_bw="9">
<![CDATA[
:1815  %layer2_matrix_9_V_l_13 = load i18* %layer2_matrix_9_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_13"/></StgValue>
</operation>

<operation id="1850" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="18" op_0_bw="9">
<![CDATA[
:1816  %layer2_matrix_10_V_49 = load i18* %layer2_matrix_10_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_49"/></StgValue>
</operation>

<operation id="1851" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="18" op_0_bw="9">
<![CDATA[
:1817  %layer2_matrix_11_V_49 = load i18* %layer2_matrix_11_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_49"/></StgValue>
</operation>

<operation id="1852" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="18" op_0_bw="9">
<![CDATA[
:1818  %layer2_matrix_12_V_49 = load i18* %layer2_matrix_12_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_49"/></StgValue>
</operation>

<operation id="1853" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="18" op_0_bw="9">
<![CDATA[
:1819  %layer2_matrix_13_V_49 = load i18* %layer2_matrix_13_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_49"/></StgValue>
</operation>

<operation id="1854" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="18" op_0_bw="9">
<![CDATA[
:1820  %layer2_matrix_14_V_49 = load i18* %layer2_matrix_14_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_49"/></StgValue>
</operation>

<operation id="1855" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="18" op_0_bw="9">
<![CDATA[
:1821  %layer2_matrix_15_V_49 = load i18* %layer2_matrix_15_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1856" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="7">
<![CDATA[
:9  %tmp_198_cast2 = zext i7 %tmp_133 to i11

]]></Node>
<StgValue><ssdm name="tmp_198_cast2"/></StgValue>
</operation>

<operation id="1857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:49  %tmp_148 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 7, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %layer2_kernel_V_3_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_14"/></StgValue>
</operation>

<operation id="1859" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:51  %tmp_149 = add i11 991, %tmp_198_cast2

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1860" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="11">
<![CDATA[
:52  %tmp_222_cast = zext i11 %tmp_149 to i32

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="1861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %layer2_kernel_V_3_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_15"/></StgValue>
</operation>

<operation id="1862" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:118  %layer2_kernel_V_14_a_14 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_14"/></StgValue>
</operation>

<operation id="1863" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:119  %layer2_kernel_V_14_a_15 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_15"/></StgValue>
</operation>

<operation id="1864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:154  %layer2_kernel_V_7_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_14"/></StgValue>
</operation>

<operation id="1865" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:155  %layer2_kernel_V_7_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_15"/></StgValue>
</operation>

<operation id="1866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:190  %layer2_kernel_V_15_a_14 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_14"/></StgValue>
</operation>

<operation id="1867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:191  %layer2_kernel_V_15_a_15 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_15"/></StgValue>
</operation>

<operation id="1868" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:226  %layer2_kernel_V_4_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_14"/></StgValue>
</operation>

<operation id="1869" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:227  %layer2_kernel_V_4_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_15"/></StgValue>
</operation>

<operation id="1870" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:262  %layer2_kernel_V_10_a_14 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_14"/></StgValue>
</operation>

<operation id="1871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:263  %layer2_kernel_V_10_a_15 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_15"/></StgValue>
</operation>

<operation id="1872" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:298  %layer2_kernel_V_6_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_14"/></StgValue>
</operation>

<operation id="1873" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:299  %layer2_kernel_V_6_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_15"/></StgValue>
</operation>

<operation id="1874" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:334  %layer2_kernel_V_13_a_14 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_14"/></StgValue>
</operation>

<operation id="1875" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:335  %layer2_kernel_V_13_a_15 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_15"/></StgValue>
</operation>

<operation id="1876" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:370  %layer2_kernel_V_12_a_14 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_14"/></StgValue>
</operation>

<operation id="1877" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:371  %layer2_kernel_V_12_a_15 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_15"/></StgValue>
</operation>

<operation id="1878" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:406  %layer2_kernel_V_9_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_14"/></StgValue>
</operation>

<operation id="1879" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:407  %layer2_kernel_V_9_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_15"/></StgValue>
</operation>

<operation id="1880" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:442  %layer2_kernel_V_5_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_14"/></StgValue>
</operation>

<operation id="1881" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:443  %layer2_kernel_V_5_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_15"/></StgValue>
</operation>

<operation id="1882" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:478  %layer2_kernel_V_1_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_14"/></StgValue>
</operation>

<operation id="1883" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:479  %layer2_kernel_V_1_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_15"/></StgValue>
</operation>

<operation id="1884" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:514  %layer2_kernel_V_2_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_14"/></StgValue>
</operation>

<operation id="1885" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:515  %layer2_kernel_V_2_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_15"/></StgValue>
</operation>

<operation id="1886" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:550  %layer2_kernel_V_11_a_14 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_14"/></StgValue>
</operation>

<operation id="1887" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:551  %layer2_kernel_V_11_a_15 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_15"/></StgValue>
</operation>

<operation id="1888" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:586  %layer2_kernel_V_0_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_14"/></StgValue>
</operation>

<operation id="1889" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:587  %layer2_kernel_V_0_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_15"/></StgValue>
</operation>

<operation id="1890" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:622  %layer2_kernel_V_8_ad_14 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_148

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_14"/></StgValue>
</operation>

<operation id="1891" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:623  %layer2_kernel_V_8_ad_15 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_15"/></StgValue>
</operation>

<operation id="1892" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:686  %tmp_181 = add i10 %newIndex1_i_cast, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1893" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="10">
<![CDATA[
:687  %tmp_267_cast = zext i10 %tmp_181 to i32

]]></Node>
<StgValue><ssdm name="tmp_267_cast"/></StgValue>
</operation>

<operation id="1894" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:688  %layer2_matrix_0_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_14"/></StgValue>
</operation>

<operation id="1895" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:689  %tmp_182 = add i10 %newIndex1_i_cast, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1896" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="10">
<![CDATA[
:690  %tmp_268_cast = zext i10 %tmp_182 to i32

]]></Node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="1897" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:691  %layer2_matrix_0_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_15"/></StgValue>
</operation>

<operation id="1898" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:766  %layer2_matrix_1_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_14"/></StgValue>
</operation>

<operation id="1899" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:767  %layer2_matrix_1_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_15"/></StgValue>
</operation>

<operation id="1900" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:802  %layer2_matrix_2_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_14"/></StgValue>
</operation>

<operation id="1901" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:803  %layer2_matrix_2_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_15"/></StgValue>
</operation>

<operation id="1902" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:838  %layer2_matrix_3_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_14"/></StgValue>
</operation>

<operation id="1903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:839  %layer2_matrix_3_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_15"/></StgValue>
</operation>

<operation id="1904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:874  %layer2_matrix_4_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_14"/></StgValue>
</operation>

<operation id="1905" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:875  %layer2_matrix_4_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_15"/></StgValue>
</operation>

<operation id="1906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:910  %layer2_matrix_5_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_14"/></StgValue>
</operation>

<operation id="1907" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:911  %layer2_matrix_5_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_15"/></StgValue>
</operation>

<operation id="1908" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:946  %layer2_matrix_6_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_14"/></StgValue>
</operation>

<operation id="1909" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:947  %layer2_matrix_6_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_15"/></StgValue>
</operation>

<operation id="1910" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:982  %layer2_matrix_7_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_14"/></StgValue>
</operation>

<operation id="1911" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:983  %layer2_matrix_7_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_15"/></StgValue>
</operation>

<operation id="1912" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1018  %layer2_matrix_8_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_14"/></StgValue>
</operation>

<operation id="1913" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1019  %layer2_matrix_8_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_15"/></StgValue>
</operation>

<operation id="1914" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1054  %layer2_matrix_9_V_a_14 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_14"/></StgValue>
</operation>

<operation id="1915" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1055  %layer2_matrix_9_V_a_15 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_15"/></StgValue>
</operation>

<operation id="1916" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1090  %layer2_matrix_10_V_14 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_14"/></StgValue>
</operation>

<operation id="1917" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1091  %layer2_matrix_10_V_15 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_15"/></StgValue>
</operation>

<operation id="1918" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1126  %layer2_matrix_11_V_14 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_14"/></StgValue>
</operation>

<operation id="1919" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1127  %layer2_matrix_11_V_15 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_15"/></StgValue>
</operation>

<operation id="1920" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1162  %layer2_matrix_12_V_14 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_14"/></StgValue>
</operation>

<operation id="1921" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1163  %layer2_matrix_12_V_15 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_15"/></StgValue>
</operation>

<operation id="1922" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1198  %layer2_matrix_13_V_14 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_14"/></StgValue>
</operation>

<operation id="1923" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1199  %layer2_matrix_13_V_15 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_15"/></StgValue>
</operation>

<operation id="1924" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1234  %layer2_matrix_14_V_14 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_14"/></StgValue>
</operation>

<operation id="1925" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1235  %layer2_matrix_14_V_15 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_15"/></StgValue>
</operation>

<operation id="1926" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1270  %layer2_matrix_15_V_14 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_14"/></StgValue>
</operation>

<operation id="1927" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1271  %layer2_matrix_15_V_15 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_15"/></StgValue>
</operation>

<operation id="1928" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1633  %tmp_17_1_2_30_i = add i18 %agg_result_V_i8, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_17_1_2_30_i"/></StgValue>
</operation>

<operation id="1929" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1671  %tmp_17_1_3_30_i = add i18 %agg_result_V_i9, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_17_1_3_30_i"/></StgValue>
</operation>

<operation id="1930" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="30" op_0_bw="18">
<![CDATA[
:1689  %tmp_cast_i10 = sext i18 %op_V_read_assign_10 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i10"/></StgValue>
</operation>

<operation id="1931" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1690  %c_V_41 = mul i30 %tmp_cast_i10, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_41"/></StgValue>
</operation>

<operation id="1932" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1691  %agg_result_V_i10 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_41, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i10"/></StgValue>
</operation>

<operation id="1933" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="30" op_0_bw="18">
<![CDATA[
:1727  %tmp_cast_i11 = sext i18 %op_V_read_assign_11 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i11"/></StgValue>
</operation>

<operation id="1934" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1728  %c_V_42 = mul i30 %tmp_cast_i11, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_42"/></StgValue>
</operation>

<operation id="1935" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1729  %agg_result_V_i11 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_42, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i11"/></StgValue>
</operation>

<operation id="1936" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="18" op_0_bw="12">
<![CDATA[
:1748  %layer2_kernel_V_0_lo_12 = load i18* %layer2_kernel_V_0_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_12"/></StgValue>
</operation>

<operation id="1937" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="18" op_0_bw="12">
<![CDATA[
:1749  %layer2_kernel_V_1_lo_12 = load i18* %layer2_kernel_V_1_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_12"/></StgValue>
</operation>

<operation id="1938" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="18" op_0_bw="12">
<![CDATA[
:1750  %layer2_kernel_V_2_lo_12 = load i18* %layer2_kernel_V_2_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_12"/></StgValue>
</operation>

<operation id="1939" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="18" op_0_bw="12">
<![CDATA[
:1751  %layer2_kernel_V_3_lo_12 = load i18* %layer2_kernel_V_3_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_12"/></StgValue>
</operation>

<operation id="1940" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="18" op_0_bw="12">
<![CDATA[
:1752  %layer2_kernel_V_4_lo_12 = load i18* %layer2_kernel_V_4_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_12"/></StgValue>
</operation>

<operation id="1941" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="18" op_0_bw="12">
<![CDATA[
:1753  %layer2_kernel_V_5_lo_12 = load i18* %layer2_kernel_V_5_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_12"/></StgValue>
</operation>

<operation id="1942" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="18" op_0_bw="12">
<![CDATA[
:1754  %layer2_kernel_V_6_lo_12 = load i18* %layer2_kernel_V_6_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_12"/></StgValue>
</operation>

<operation id="1943" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="18" op_0_bw="12">
<![CDATA[
:1755  %layer2_kernel_V_7_lo_12 = load i18* %layer2_kernel_V_7_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_12"/></StgValue>
</operation>

<operation id="1944" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="18" op_0_bw="12">
<![CDATA[
:1756  %layer2_kernel_V_8_lo_12 = load i18* %layer2_kernel_V_8_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_12"/></StgValue>
</operation>

<operation id="1945" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="18" op_0_bw="12">
<![CDATA[
:1757  %layer2_kernel_V_9_lo_12 = load i18* %layer2_kernel_V_9_ad_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_12"/></StgValue>
</operation>

<operation id="1946" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="18" op_0_bw="12">
<![CDATA[
:1758  %layer2_kernel_V_10_l_12 = load i18* %layer2_kernel_V_10_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_12"/></StgValue>
</operation>

<operation id="1947" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="18" op_0_bw="12">
<![CDATA[
:1759  %layer2_kernel_V_11_l_12 = load i18* %layer2_kernel_V_11_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_12"/></StgValue>
</operation>

<operation id="1948" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="18" op_0_bw="12">
<![CDATA[
:1760  %layer2_kernel_V_12_l_12 = load i18* %layer2_kernel_V_12_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_12"/></StgValue>
</operation>

<operation id="1949" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="18" op_0_bw="12">
<![CDATA[
:1761  %layer2_kernel_V_13_l_12 = load i18* %layer2_kernel_V_13_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_12"/></StgValue>
</operation>

<operation id="1950" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="18" op_0_bw="12">
<![CDATA[
:1762  %layer2_kernel_V_14_l_12 = load i18* %layer2_kernel_V_14_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_12"/></StgValue>
</operation>

<operation id="1951" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="18" op_0_bw="12">
<![CDATA[
:1763  %layer2_kernel_V_15_l_12 = load i18* %layer2_kernel_V_15_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_12"/></StgValue>
</operation>

<operation id="1952" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1764  %op_V_read_assign_12 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_12, i18 %layer2_kernel_V_1_lo_12, i18 %layer2_kernel_V_2_lo_12, i18 %layer2_kernel_V_3_lo_12, i18 %layer2_kernel_V_4_lo_12, i18 %layer2_kernel_V_5_lo_12, i18 %layer2_kernel_V_6_lo_12, i18 %layer2_kernel_V_7_lo_12, i18 %layer2_kernel_V_8_lo_12, i18 %layer2_kernel_V_9_lo_12, i18 %layer2_kernel_V_10_l_12, i18 %layer2_kernel_V_11_l_12, i18 %layer2_kernel_V_12_l_12, i18 %layer2_kernel_V_13_l_12, i18 %layer2_kernel_V_14_l_12, i18 %layer2_kernel_V_15_l_12, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_12"/></StgValue>
</operation>

<operation id="1953" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="18" op_0_bw="9">
<![CDATA[
:1768  %layer2_matrix_0_V_l_12 = load i18* %layer2_matrix_0_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_12"/></StgValue>
</operation>

<operation id="1954" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="18" op_0_bw="9">
<![CDATA[
:1769  %layer2_matrix_1_V_l_12 = load i18* %layer2_matrix_1_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_12"/></StgValue>
</operation>

<operation id="1955" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="18" op_0_bw="9">
<![CDATA[
:1770  %layer2_matrix_2_V_l_12 = load i18* %layer2_matrix_2_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_12"/></StgValue>
</operation>

<operation id="1956" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="18" op_0_bw="9">
<![CDATA[
:1771  %layer2_matrix_3_V_l_12 = load i18* %layer2_matrix_3_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_12"/></StgValue>
</operation>

<operation id="1957" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="18" op_0_bw="9">
<![CDATA[
:1772  %layer2_matrix_4_V_l_12 = load i18* %layer2_matrix_4_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_12"/></StgValue>
</operation>

<operation id="1958" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="18" op_0_bw="9">
<![CDATA[
:1773  %layer2_matrix_5_V_l_12 = load i18* %layer2_matrix_5_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_12"/></StgValue>
</operation>

<operation id="1959" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="18" op_0_bw="9">
<![CDATA[
:1774  %layer2_matrix_6_V_l_12 = load i18* %layer2_matrix_6_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_12"/></StgValue>
</operation>

<operation id="1960" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="18" op_0_bw="9">
<![CDATA[
:1775  %layer2_matrix_7_V_l_12 = load i18* %layer2_matrix_7_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_12"/></StgValue>
</operation>

<operation id="1961" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="18" op_0_bw="9">
<![CDATA[
:1776  %layer2_matrix_8_V_l_12 = load i18* %layer2_matrix_8_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_12"/></StgValue>
</operation>

<operation id="1962" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="18" op_0_bw="9">
<![CDATA[
:1777  %layer2_matrix_9_V_l_12 = load i18* %layer2_matrix_9_V_a_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_12"/></StgValue>
</operation>

<operation id="1963" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="18" op_0_bw="9">
<![CDATA[
:1778  %layer2_matrix_10_V_48 = load i18* %layer2_matrix_10_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_48"/></StgValue>
</operation>

<operation id="1964" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="18" op_0_bw="9">
<![CDATA[
:1779  %layer2_matrix_11_V_48 = load i18* %layer2_matrix_11_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_48"/></StgValue>
</operation>

<operation id="1965" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="18" op_0_bw="9">
<![CDATA[
:1780  %layer2_matrix_12_V_48 = load i18* %layer2_matrix_12_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_48"/></StgValue>
</operation>

<operation id="1966" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="18" op_0_bw="9">
<![CDATA[
:1781  %layer2_matrix_13_V_48 = load i18* %layer2_matrix_13_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_48"/></StgValue>
</operation>

<operation id="1967" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="18" op_0_bw="9">
<![CDATA[
:1782  %layer2_matrix_14_V_48 = load i18* %layer2_matrix_14_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_48"/></StgValue>
</operation>

<operation id="1968" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="18" op_0_bw="9">
<![CDATA[
:1783  %layer2_matrix_15_V_48 = load i18* %layer2_matrix_15_V_12, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_48"/></StgValue>
</operation>

<operation id="1969" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1784  %tmp_11 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_12, i18 %layer2_matrix_1_V_l_12, i18 %layer2_matrix_2_V_l_12, i18 %layer2_matrix_3_V_l_12, i18 %layer2_matrix_4_V_l_12, i18 %layer2_matrix_5_V_l_12, i18 %layer2_matrix_6_V_l_12, i18 %layer2_matrix_7_V_l_12, i18 %layer2_matrix_8_V_l_12, i18 %layer2_matrix_9_V_l_12, i18 %layer2_matrix_10_V_48, i18 %layer2_matrix_11_V_48, i18 %layer2_matrix_12_V_48, i18 %layer2_matrix_13_V_48, i18 %layer2_matrix_14_V_48, i18 %layer2_matrix_15_V_48, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1970" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="18" op_0_bw="12">
<![CDATA[
:1786  %layer2_kernel_V_0_lo_13 = load i18* %layer2_kernel_V_0_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_13"/></StgValue>
</operation>

<operation id="1971" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="18" op_0_bw="12">
<![CDATA[
:1787  %layer2_kernel_V_1_lo_13 = load i18* %layer2_kernel_V_1_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_13"/></StgValue>
</operation>

<operation id="1972" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="18" op_0_bw="12">
<![CDATA[
:1788  %layer2_kernel_V_2_lo_13 = load i18* %layer2_kernel_V_2_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_13"/></StgValue>
</operation>

<operation id="1973" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="18" op_0_bw="12">
<![CDATA[
:1789  %layer2_kernel_V_3_lo_13 = load i18* %layer2_kernel_V_3_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_13"/></StgValue>
</operation>

<operation id="1974" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="18" op_0_bw="12">
<![CDATA[
:1790  %layer2_kernel_V_4_lo_13 = load i18* %layer2_kernel_V_4_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_13"/></StgValue>
</operation>

<operation id="1975" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="18" op_0_bw="12">
<![CDATA[
:1791  %layer2_kernel_V_5_lo_13 = load i18* %layer2_kernel_V_5_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_13"/></StgValue>
</operation>

<operation id="1976" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="18" op_0_bw="12">
<![CDATA[
:1792  %layer2_kernel_V_6_lo_13 = load i18* %layer2_kernel_V_6_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_13"/></StgValue>
</operation>

<operation id="1977" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="18" op_0_bw="12">
<![CDATA[
:1793  %layer2_kernel_V_7_lo_13 = load i18* %layer2_kernel_V_7_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_13"/></StgValue>
</operation>

<operation id="1978" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="18" op_0_bw="12">
<![CDATA[
:1794  %layer2_kernel_V_8_lo_13 = load i18* %layer2_kernel_V_8_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_13"/></StgValue>
</operation>

<operation id="1979" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="18" op_0_bw="12">
<![CDATA[
:1795  %layer2_kernel_V_9_lo_13 = load i18* %layer2_kernel_V_9_ad_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_13"/></StgValue>
</operation>

<operation id="1980" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="18" op_0_bw="12">
<![CDATA[
:1796  %layer2_kernel_V_10_l_13 = load i18* %layer2_kernel_V_10_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_13"/></StgValue>
</operation>

<operation id="1981" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="18" op_0_bw="12">
<![CDATA[
:1797  %layer2_kernel_V_11_l_13 = load i18* %layer2_kernel_V_11_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_13"/></StgValue>
</operation>

<operation id="1982" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="18" op_0_bw="12">
<![CDATA[
:1798  %layer2_kernel_V_12_l_13 = load i18* %layer2_kernel_V_12_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_13"/></StgValue>
</operation>

<operation id="1983" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="18" op_0_bw="12">
<![CDATA[
:1799  %layer2_kernel_V_13_l_13 = load i18* %layer2_kernel_V_13_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_13"/></StgValue>
</operation>

<operation id="1984" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="18" op_0_bw="12">
<![CDATA[
:1800  %layer2_kernel_V_14_l_13 = load i18* %layer2_kernel_V_14_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_13"/></StgValue>
</operation>

<operation id="1985" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="18" op_0_bw="12">
<![CDATA[
:1801  %layer2_kernel_V_15_l_13 = load i18* %layer2_kernel_V_15_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_13"/></StgValue>
</operation>

<operation id="1986" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1802  %op_V_read_assign_13 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_13, i18 %layer2_kernel_V_1_lo_13, i18 %layer2_kernel_V_2_lo_13, i18 %layer2_kernel_V_3_lo_13, i18 %layer2_kernel_V_4_lo_13, i18 %layer2_kernel_V_5_lo_13, i18 %layer2_kernel_V_6_lo_13, i18 %layer2_kernel_V_7_lo_13, i18 %layer2_kernel_V_8_lo_13, i18 %layer2_kernel_V_9_lo_13, i18 %layer2_kernel_V_10_l_13, i18 %layer2_kernel_V_11_l_13, i18 %layer2_kernel_V_12_l_13, i18 %layer2_kernel_V_13_l_13, i18 %layer2_kernel_V_14_l_13, i18 %layer2_kernel_V_15_l_13, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_13"/></StgValue>
</operation>

<operation id="1987" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="18" op_0_bw="9">
<![CDATA[
:1806  %layer2_matrix_0_V_l_13 = load i18* %layer2_matrix_0_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_13"/></StgValue>
</operation>

<operation id="1988" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="18" op_0_bw="9">
<![CDATA[
:1807  %layer2_matrix_1_V_l_13 = load i18* %layer2_matrix_1_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_13"/></StgValue>
</operation>

<operation id="1989" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="18" op_0_bw="9">
<![CDATA[
:1808  %layer2_matrix_2_V_l_13 = load i18* %layer2_matrix_2_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_13"/></StgValue>
</operation>

<operation id="1990" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="18" op_0_bw="9">
<![CDATA[
:1809  %layer2_matrix_3_V_l_13 = load i18* %layer2_matrix_3_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_13"/></StgValue>
</operation>

<operation id="1991" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="18" op_0_bw="9">
<![CDATA[
:1810  %layer2_matrix_4_V_l_13 = load i18* %layer2_matrix_4_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_13"/></StgValue>
</operation>

<operation id="1992" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="18" op_0_bw="9">
<![CDATA[
:1811  %layer2_matrix_5_V_l_13 = load i18* %layer2_matrix_5_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_13"/></StgValue>
</operation>

<operation id="1993" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="18" op_0_bw="9">
<![CDATA[
:1812  %layer2_matrix_6_V_l_13 = load i18* %layer2_matrix_6_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_13"/></StgValue>
</operation>

<operation id="1994" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="18" op_0_bw="9">
<![CDATA[
:1813  %layer2_matrix_7_V_l_13 = load i18* %layer2_matrix_7_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_13"/></StgValue>
</operation>

<operation id="1995" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="18" op_0_bw="9">
<![CDATA[
:1814  %layer2_matrix_8_V_l_13 = load i18* %layer2_matrix_8_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_13"/></StgValue>
</operation>

<operation id="1996" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="18" op_0_bw="9">
<![CDATA[
:1815  %layer2_matrix_9_V_l_13 = load i18* %layer2_matrix_9_V_a_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_13"/></StgValue>
</operation>

<operation id="1997" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="18" op_0_bw="9">
<![CDATA[
:1816  %layer2_matrix_10_V_49 = load i18* %layer2_matrix_10_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_49"/></StgValue>
</operation>

<operation id="1998" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="18" op_0_bw="9">
<![CDATA[
:1817  %layer2_matrix_11_V_49 = load i18* %layer2_matrix_11_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_49"/></StgValue>
</operation>

<operation id="1999" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="18" op_0_bw="9">
<![CDATA[
:1818  %layer2_matrix_12_V_49 = load i18* %layer2_matrix_12_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_49"/></StgValue>
</operation>

<operation id="2000" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="18" op_0_bw="9">
<![CDATA[
:1819  %layer2_matrix_13_V_49 = load i18* %layer2_matrix_13_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_49"/></StgValue>
</operation>

<operation id="2001" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="18" op_0_bw="9">
<![CDATA[
:1820  %layer2_matrix_14_V_49 = load i18* %layer2_matrix_14_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_49"/></StgValue>
</operation>

<operation id="2002" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="18" op_0_bw="9">
<![CDATA[
:1821  %layer2_matrix_15_V_49 = load i18* %layer2_matrix_15_V_13, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_49"/></StgValue>
</operation>

<operation id="2003" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1822  %tmp_12 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_13, i18 %layer2_matrix_1_V_l_13, i18 %layer2_matrix_2_V_l_13, i18 %layer2_matrix_3_V_l_13, i18 %layer2_matrix_4_V_l_13, i18 %layer2_matrix_5_V_l_13, i18 %layer2_matrix_6_V_l_13, i18 %layer2_matrix_7_V_l_13, i18 %layer2_matrix_8_V_l_13, i18 %layer2_matrix_9_V_l_13, i18 %layer2_matrix_10_V_49, i18 %layer2_matrix_11_V_49, i18 %layer2_matrix_12_V_49, i18 %layer2_matrix_13_V_49, i18 %layer2_matrix_14_V_49, i18 %layer2_matrix_15_V_49, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2004" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="18" op_0_bw="12">
<![CDATA[
:1824  %layer2_kernel_V_0_lo_14 = load i18* %layer2_kernel_V_0_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_14"/></StgValue>
</operation>

<operation id="2005" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="18" op_0_bw="12">
<![CDATA[
:1825  %layer2_kernel_V_1_lo_14 = load i18* %layer2_kernel_V_1_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_14"/></StgValue>
</operation>

<operation id="2006" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="18" op_0_bw="12">
<![CDATA[
:1826  %layer2_kernel_V_2_lo_14 = load i18* %layer2_kernel_V_2_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_14"/></StgValue>
</operation>

<operation id="2007" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="18" op_0_bw="12">
<![CDATA[
:1827  %layer2_kernel_V_3_lo_14 = load i18* %layer2_kernel_V_3_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_14"/></StgValue>
</operation>

<operation id="2008" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="18" op_0_bw="12">
<![CDATA[
:1828  %layer2_kernel_V_4_lo_14 = load i18* %layer2_kernel_V_4_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_14"/></StgValue>
</operation>

<operation id="2009" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="18" op_0_bw="12">
<![CDATA[
:1829  %layer2_kernel_V_5_lo_14 = load i18* %layer2_kernel_V_5_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_14"/></StgValue>
</operation>

<operation id="2010" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="18" op_0_bw="12">
<![CDATA[
:1830  %layer2_kernel_V_6_lo_14 = load i18* %layer2_kernel_V_6_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_14"/></StgValue>
</operation>

<operation id="2011" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="18" op_0_bw="12">
<![CDATA[
:1831  %layer2_kernel_V_7_lo_14 = load i18* %layer2_kernel_V_7_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_14"/></StgValue>
</operation>

<operation id="2012" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="18" op_0_bw="12">
<![CDATA[
:1832  %layer2_kernel_V_8_lo_14 = load i18* %layer2_kernel_V_8_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_14"/></StgValue>
</operation>

<operation id="2013" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="18" op_0_bw="12">
<![CDATA[
:1833  %layer2_kernel_V_9_lo_14 = load i18* %layer2_kernel_V_9_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_14"/></StgValue>
</operation>

<operation id="2014" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="18" op_0_bw="12">
<![CDATA[
:1834  %layer2_kernel_V_10_l_14 = load i18* %layer2_kernel_V_10_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_14"/></StgValue>
</operation>

<operation id="2015" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="18" op_0_bw="12">
<![CDATA[
:1835  %layer2_kernel_V_11_l_14 = load i18* %layer2_kernel_V_11_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_14"/></StgValue>
</operation>

<operation id="2016" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="18" op_0_bw="12">
<![CDATA[
:1836  %layer2_kernel_V_12_l_14 = load i18* %layer2_kernel_V_12_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_14"/></StgValue>
</operation>

<operation id="2017" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="18" op_0_bw="12">
<![CDATA[
:1837  %layer2_kernel_V_13_l_14 = load i18* %layer2_kernel_V_13_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_14"/></StgValue>
</operation>

<operation id="2018" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="18" op_0_bw="12">
<![CDATA[
:1838  %layer2_kernel_V_14_l_14 = load i18* %layer2_kernel_V_14_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_14"/></StgValue>
</operation>

<operation id="2019" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="18" op_0_bw="12">
<![CDATA[
:1839  %layer2_kernel_V_15_l_14 = load i18* %layer2_kernel_V_15_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_14"/></StgValue>
</operation>

<operation id="2020" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="18" op_0_bw="9">
<![CDATA[
:1844  %layer2_matrix_0_V_l_14 = load i18* %layer2_matrix_0_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_14"/></StgValue>
</operation>

<operation id="2021" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="18" op_0_bw="9">
<![CDATA[
:1845  %layer2_matrix_1_V_l_14 = load i18* %layer2_matrix_1_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_14"/></StgValue>
</operation>

<operation id="2022" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="18" op_0_bw="9">
<![CDATA[
:1846  %layer2_matrix_2_V_l_14 = load i18* %layer2_matrix_2_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_14"/></StgValue>
</operation>

<operation id="2023" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="18" op_0_bw="9">
<![CDATA[
:1847  %layer2_matrix_3_V_l_14 = load i18* %layer2_matrix_3_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_14"/></StgValue>
</operation>

<operation id="2024" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="18" op_0_bw="9">
<![CDATA[
:1848  %layer2_matrix_4_V_l_14 = load i18* %layer2_matrix_4_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_14"/></StgValue>
</operation>

<operation id="2025" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="18" op_0_bw="9">
<![CDATA[
:1849  %layer2_matrix_5_V_l_14 = load i18* %layer2_matrix_5_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_14"/></StgValue>
</operation>

<operation id="2026" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="18" op_0_bw="9">
<![CDATA[
:1850  %layer2_matrix_6_V_l_14 = load i18* %layer2_matrix_6_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_14"/></StgValue>
</operation>

<operation id="2027" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="18" op_0_bw="9">
<![CDATA[
:1851  %layer2_matrix_7_V_l_14 = load i18* %layer2_matrix_7_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_14"/></StgValue>
</operation>

<operation id="2028" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="18" op_0_bw="9">
<![CDATA[
:1852  %layer2_matrix_8_V_l_14 = load i18* %layer2_matrix_8_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_14"/></StgValue>
</operation>

<operation id="2029" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="18" op_0_bw="9">
<![CDATA[
:1853  %layer2_matrix_9_V_l_14 = load i18* %layer2_matrix_9_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_14"/></StgValue>
</operation>

<operation id="2030" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="18" op_0_bw="9">
<![CDATA[
:1854  %layer2_matrix_10_V_50 = load i18* %layer2_matrix_10_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_50"/></StgValue>
</operation>

<operation id="2031" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="18" op_0_bw="9">
<![CDATA[
:1855  %layer2_matrix_11_V_50 = load i18* %layer2_matrix_11_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_50"/></StgValue>
</operation>

<operation id="2032" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="18" op_0_bw="9">
<![CDATA[
:1856  %layer2_matrix_12_V_50 = load i18* %layer2_matrix_12_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_50"/></StgValue>
</operation>

<operation id="2033" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="18" op_0_bw="9">
<![CDATA[
:1857  %layer2_matrix_13_V_50 = load i18* %layer2_matrix_13_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_50"/></StgValue>
</operation>

<operation id="2034" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="18" op_0_bw="9">
<![CDATA[
:1858  %layer2_matrix_14_V_50 = load i18* %layer2_matrix_14_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_50"/></StgValue>
</operation>

<operation id="2035" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="18" op_0_bw="9">
<![CDATA[
:1859  %layer2_matrix_15_V_50 = load i18* %layer2_matrix_15_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_50"/></StgValue>
</operation>

<operation id="2036" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="18" op_0_bw="12">
<![CDATA[
:1862  %layer2_kernel_V_0_lo_15 = load i18* %layer2_kernel_V_0_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_15"/></StgValue>
</operation>

<operation id="2037" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="18" op_0_bw="12">
<![CDATA[
:1863  %layer2_kernel_V_1_lo_15 = load i18* %layer2_kernel_V_1_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_15"/></StgValue>
</operation>

<operation id="2038" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="18" op_0_bw="12">
<![CDATA[
:1864  %layer2_kernel_V_2_lo_15 = load i18* %layer2_kernel_V_2_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_15"/></StgValue>
</operation>

<operation id="2039" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="18" op_0_bw="12">
<![CDATA[
:1865  %layer2_kernel_V_3_lo_15 = load i18* %layer2_kernel_V_3_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_15"/></StgValue>
</operation>

<operation id="2040" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="18" op_0_bw="12">
<![CDATA[
:1866  %layer2_kernel_V_4_lo_15 = load i18* %layer2_kernel_V_4_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_15"/></StgValue>
</operation>

<operation id="2041" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="18" op_0_bw="12">
<![CDATA[
:1867  %layer2_kernel_V_5_lo_15 = load i18* %layer2_kernel_V_5_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_15"/></StgValue>
</operation>

<operation id="2042" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="18" op_0_bw="12">
<![CDATA[
:1868  %layer2_kernel_V_6_lo_15 = load i18* %layer2_kernel_V_6_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_15"/></StgValue>
</operation>

<operation id="2043" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="18" op_0_bw="12">
<![CDATA[
:1869  %layer2_kernel_V_7_lo_15 = load i18* %layer2_kernel_V_7_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_15"/></StgValue>
</operation>

<operation id="2044" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="18" op_0_bw="12">
<![CDATA[
:1870  %layer2_kernel_V_8_lo_15 = load i18* %layer2_kernel_V_8_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_15"/></StgValue>
</operation>

<operation id="2045" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="18" op_0_bw="12">
<![CDATA[
:1871  %layer2_kernel_V_9_lo_15 = load i18* %layer2_kernel_V_9_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_15"/></StgValue>
</operation>

<operation id="2046" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="18" op_0_bw="12">
<![CDATA[
:1872  %layer2_kernel_V_10_l_15 = load i18* %layer2_kernel_V_10_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_15"/></StgValue>
</operation>

<operation id="2047" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="18" op_0_bw="12">
<![CDATA[
:1873  %layer2_kernel_V_11_l_15 = load i18* %layer2_kernel_V_11_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_15"/></StgValue>
</operation>

<operation id="2048" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="18" op_0_bw="12">
<![CDATA[
:1874  %layer2_kernel_V_12_l_15 = load i18* %layer2_kernel_V_12_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_15"/></StgValue>
</operation>

<operation id="2049" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="18" op_0_bw="12">
<![CDATA[
:1875  %layer2_kernel_V_13_l_15 = load i18* %layer2_kernel_V_13_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_15"/></StgValue>
</operation>

<operation id="2050" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="18" op_0_bw="12">
<![CDATA[
:1876  %layer2_kernel_V_14_l_15 = load i18* %layer2_kernel_V_14_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_15"/></StgValue>
</operation>

<operation id="2051" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="18" op_0_bw="12">
<![CDATA[
:1877  %layer2_kernel_V_15_l_15 = load i18* %layer2_kernel_V_15_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_15"/></StgValue>
</operation>

<operation id="2052" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="18" op_0_bw="9">
<![CDATA[
:1882  %layer2_matrix_0_V_l_15 = load i18* %layer2_matrix_0_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_15"/></StgValue>
</operation>

<operation id="2053" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="18" op_0_bw="9">
<![CDATA[
:1883  %layer2_matrix_1_V_l_15 = load i18* %layer2_matrix_1_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_15"/></StgValue>
</operation>

<operation id="2054" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="18" op_0_bw="9">
<![CDATA[
:1884  %layer2_matrix_2_V_l_15 = load i18* %layer2_matrix_2_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_15"/></StgValue>
</operation>

<operation id="2055" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="18" op_0_bw="9">
<![CDATA[
:1885  %layer2_matrix_3_V_l_15 = load i18* %layer2_matrix_3_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_15"/></StgValue>
</operation>

<operation id="2056" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="18" op_0_bw="9">
<![CDATA[
:1886  %layer2_matrix_4_V_l_15 = load i18* %layer2_matrix_4_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_15"/></StgValue>
</operation>

<operation id="2057" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="18" op_0_bw="9">
<![CDATA[
:1887  %layer2_matrix_5_V_l_15 = load i18* %layer2_matrix_5_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_15"/></StgValue>
</operation>

<operation id="2058" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="18" op_0_bw="9">
<![CDATA[
:1888  %layer2_matrix_6_V_l_15 = load i18* %layer2_matrix_6_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_15"/></StgValue>
</operation>

<operation id="2059" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="18" op_0_bw="9">
<![CDATA[
:1889  %layer2_matrix_7_V_l_15 = load i18* %layer2_matrix_7_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_15"/></StgValue>
</operation>

<operation id="2060" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="18" op_0_bw="9">
<![CDATA[
:1890  %layer2_matrix_8_V_l_15 = load i18* %layer2_matrix_8_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_15"/></StgValue>
</operation>

<operation id="2061" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="18" op_0_bw="9">
<![CDATA[
:1891  %layer2_matrix_9_V_l_15 = load i18* %layer2_matrix_9_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_15"/></StgValue>
</operation>

<operation id="2062" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="18" op_0_bw="9">
<![CDATA[
:1892  %layer2_matrix_10_V_51 = load i18* %layer2_matrix_10_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_51"/></StgValue>
</operation>

<operation id="2063" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="18" op_0_bw="9">
<![CDATA[
:1893  %layer2_matrix_11_V_51 = load i18* %layer2_matrix_11_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_51"/></StgValue>
</operation>

<operation id="2064" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="18" op_0_bw="9">
<![CDATA[
:1894  %layer2_matrix_12_V_51 = load i18* %layer2_matrix_12_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_51"/></StgValue>
</operation>

<operation id="2065" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="18" op_0_bw="9">
<![CDATA[
:1895  %layer2_matrix_13_V_51 = load i18* %layer2_matrix_13_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_51"/></StgValue>
</operation>

<operation id="2066" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="18" op_0_bw="9">
<![CDATA[
:1896  %layer2_matrix_14_V_51 = load i18* %layer2_matrix_14_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_51"/></StgValue>
</operation>

<operation id="2067" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="18" op_0_bw="9">
<![CDATA[
:1897  %layer2_matrix_15_V_51 = load i18* %layer2_matrix_15_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_51"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:54  %tmp_150 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 8, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %layer2_kernel_V_3_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_16"/></StgValue>
</operation>

<operation id="2070" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:56  %tmp_151 = add i11 -929, %tmp_198_cast2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="11">
<![CDATA[
:57  %tmp_225_cast = zext i11 %tmp_151 to i32

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="2072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %layer2_kernel_V_3_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_17"/></StgValue>
</operation>

<operation id="2073" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:120  %layer2_kernel_V_14_a_16 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_16"/></StgValue>
</operation>

<operation id="2074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:121  %layer2_kernel_V_14_a_17 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_17"/></StgValue>
</operation>

<operation id="2075" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:156  %layer2_kernel_V_7_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_16"/></StgValue>
</operation>

<operation id="2076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:157  %layer2_kernel_V_7_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_17"/></StgValue>
</operation>

<operation id="2077" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:192  %layer2_kernel_V_15_a_16 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_16"/></StgValue>
</operation>

<operation id="2078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:193  %layer2_kernel_V_15_a_17 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_17"/></StgValue>
</operation>

<operation id="2079" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:228  %layer2_kernel_V_4_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_16"/></StgValue>
</operation>

<operation id="2080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:229  %layer2_kernel_V_4_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_17"/></StgValue>
</operation>

<operation id="2081" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:264  %layer2_kernel_V_10_a_16 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_16"/></StgValue>
</operation>

<operation id="2082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:265  %layer2_kernel_V_10_a_17 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_17"/></StgValue>
</operation>

<operation id="2083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:300  %layer2_kernel_V_6_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_16"/></StgValue>
</operation>

<operation id="2084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:301  %layer2_kernel_V_6_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_17"/></StgValue>
</operation>

<operation id="2085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:336  %layer2_kernel_V_13_a_16 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_16"/></StgValue>
</operation>

<operation id="2086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:337  %layer2_kernel_V_13_a_17 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_17"/></StgValue>
</operation>

<operation id="2087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:372  %layer2_kernel_V_12_a_16 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_16"/></StgValue>
</operation>

<operation id="2088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:373  %layer2_kernel_V_12_a_17 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_17"/></StgValue>
</operation>

<operation id="2089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:408  %layer2_kernel_V_9_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_16"/></StgValue>
</operation>

<operation id="2090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:409  %layer2_kernel_V_9_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_17"/></StgValue>
</operation>

<operation id="2091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:444  %layer2_kernel_V_5_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_16"/></StgValue>
</operation>

<operation id="2092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:445  %layer2_kernel_V_5_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_17"/></StgValue>
</operation>

<operation id="2093" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:480  %layer2_kernel_V_1_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_16"/></StgValue>
</operation>

<operation id="2094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:481  %layer2_kernel_V_1_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_17"/></StgValue>
</operation>

<operation id="2095" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:516  %layer2_kernel_V_2_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_16"/></StgValue>
</operation>

<operation id="2096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:517  %layer2_kernel_V_2_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_17"/></StgValue>
</operation>

<operation id="2097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:552  %layer2_kernel_V_11_a_16 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_16"/></StgValue>
</operation>

<operation id="2098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:553  %layer2_kernel_V_11_a_17 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_17"/></StgValue>
</operation>

<operation id="2099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:588  %layer2_kernel_V_0_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_16"/></StgValue>
</operation>

<operation id="2100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:589  %layer2_kernel_V_0_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_17"/></StgValue>
</operation>

<operation id="2101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:624  %layer2_kernel_V_8_ad_16 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_150

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_16"/></StgValue>
</operation>

<operation id="2102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:625  %layer2_kernel_V_8_ad_17 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_17"/></StgValue>
</operation>

<operation id="2103" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:692  %tmp_183 = add i10 %newIndex1_i_cast, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="10">
<![CDATA[
:693  %tmp_269_cast = zext i10 %tmp_183 to i32

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="2105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:694  %layer2_matrix_0_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_16"/></StgValue>
</operation>

<operation id="2106" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:695  %tmp_184 = add i10 %newIndex1_i_cast, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="10">
<![CDATA[
:696  %tmp_270_cast = zext i10 %tmp_184 to i32

]]></Node>
<StgValue><ssdm name="tmp_270_cast"/></StgValue>
</operation>

<operation id="2108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:697  %layer2_matrix_0_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_17"/></StgValue>
</operation>

<operation id="2109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:768  %layer2_matrix_1_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_16"/></StgValue>
</operation>

<operation id="2110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:769  %layer2_matrix_1_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_17"/></StgValue>
</operation>

<operation id="2111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:804  %layer2_matrix_2_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_16"/></StgValue>
</operation>

<operation id="2112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:805  %layer2_matrix_2_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_17"/></StgValue>
</operation>

<operation id="2113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:840  %layer2_matrix_3_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_16"/></StgValue>
</operation>

<operation id="2114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:841  %layer2_matrix_3_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_17"/></StgValue>
</operation>

<operation id="2115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:876  %layer2_matrix_4_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_16"/></StgValue>
</operation>

<operation id="2116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:877  %layer2_matrix_4_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_17"/></StgValue>
</operation>

<operation id="2117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:912  %layer2_matrix_5_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_16"/></StgValue>
</operation>

<operation id="2118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:913  %layer2_matrix_5_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_17"/></StgValue>
</operation>

<operation id="2119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:948  %layer2_matrix_6_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_16"/></StgValue>
</operation>

<operation id="2120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:949  %layer2_matrix_6_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_17"/></StgValue>
</operation>

<operation id="2121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:984  %layer2_matrix_7_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_16"/></StgValue>
</operation>

<operation id="2122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:985  %layer2_matrix_7_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_17"/></StgValue>
</operation>

<operation id="2123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1020  %layer2_matrix_8_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_16"/></StgValue>
</operation>

<operation id="2124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1021  %layer2_matrix_8_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_17"/></StgValue>
</operation>

<operation id="2125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1056  %layer2_matrix_9_V_a_16 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_16"/></StgValue>
</operation>

<operation id="2126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1057  %layer2_matrix_9_V_a_17 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_17"/></StgValue>
</operation>

<operation id="2127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1092  %layer2_matrix_10_V_16 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_16"/></StgValue>
</operation>

<operation id="2128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1093  %layer2_matrix_10_V_17 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_17"/></StgValue>
</operation>

<operation id="2129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1128  %layer2_matrix_11_V_16 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_16"/></StgValue>
</operation>

<operation id="2130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1129  %layer2_matrix_11_V_17 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_17"/></StgValue>
</operation>

<operation id="2131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1164  %layer2_matrix_12_V_16 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_16"/></StgValue>
</operation>

<operation id="2132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1165  %layer2_matrix_12_V_17 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_17"/></StgValue>
</operation>

<operation id="2133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1200  %layer2_matrix_13_V_16 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_16"/></StgValue>
</operation>

<operation id="2134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1201  %layer2_matrix_13_V_17 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_17"/></StgValue>
</operation>

<operation id="2135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1236  %layer2_matrix_14_V_16 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_16"/></StgValue>
</operation>

<operation id="2136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1237  %layer2_matrix_14_V_17 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_17"/></StgValue>
</operation>

<operation id="2137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1272  %layer2_matrix_15_V_16 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_16"/></StgValue>
</operation>

<operation id="2138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1273  %layer2_matrix_15_V_17 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_17"/></StgValue>
</operation>

<operation id="2139" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1709  %tmp_17_1_4_30_i = add i18 %agg_result_V_i10, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_17_1_4_30_i"/></StgValue>
</operation>

<operation id="2140" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1747  %tmp_17_1_5_30_i = add i18 %agg_result_V_i11, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_17_1_5_30_i"/></StgValue>
</operation>

<operation id="2141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="30" op_0_bw="18">
<![CDATA[
:1765  %tmp_cast_i12 = sext i18 %op_V_read_assign_12 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i12"/></StgValue>
</operation>

<operation id="2142" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1766  %c_V_43 = mul i30 %tmp_cast_i12, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_43"/></StgValue>
</operation>

<operation id="2143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1767  %agg_result_V_i12 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_43, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i12"/></StgValue>
</operation>

<operation id="2144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="30" op_0_bw="18">
<![CDATA[
:1803  %tmp_cast_i13 = sext i18 %op_V_read_assign_13 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i13"/></StgValue>
</operation>

<operation id="2145" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1804  %c_V_44 = mul i30 %tmp_cast_i13, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_44"/></StgValue>
</operation>

<operation id="2146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1805  %agg_result_V_i13 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_44, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i13"/></StgValue>
</operation>

<operation id="2147" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="18" op_0_bw="12">
<![CDATA[
:1824  %layer2_kernel_V_0_lo_14 = load i18* %layer2_kernel_V_0_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_14"/></StgValue>
</operation>

<operation id="2148" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="18" op_0_bw="12">
<![CDATA[
:1825  %layer2_kernel_V_1_lo_14 = load i18* %layer2_kernel_V_1_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_14"/></StgValue>
</operation>

<operation id="2149" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="18" op_0_bw="12">
<![CDATA[
:1826  %layer2_kernel_V_2_lo_14 = load i18* %layer2_kernel_V_2_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_14"/></StgValue>
</operation>

<operation id="2150" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="18" op_0_bw="12">
<![CDATA[
:1827  %layer2_kernel_V_3_lo_14 = load i18* %layer2_kernel_V_3_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_14"/></StgValue>
</operation>

<operation id="2151" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="18" op_0_bw="12">
<![CDATA[
:1828  %layer2_kernel_V_4_lo_14 = load i18* %layer2_kernel_V_4_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_14"/></StgValue>
</operation>

<operation id="2152" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="18" op_0_bw="12">
<![CDATA[
:1829  %layer2_kernel_V_5_lo_14 = load i18* %layer2_kernel_V_5_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_14"/></StgValue>
</operation>

<operation id="2153" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="18" op_0_bw="12">
<![CDATA[
:1830  %layer2_kernel_V_6_lo_14 = load i18* %layer2_kernel_V_6_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_14"/></StgValue>
</operation>

<operation id="2154" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="18" op_0_bw="12">
<![CDATA[
:1831  %layer2_kernel_V_7_lo_14 = load i18* %layer2_kernel_V_7_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_14"/></StgValue>
</operation>

<operation id="2155" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="18" op_0_bw="12">
<![CDATA[
:1832  %layer2_kernel_V_8_lo_14 = load i18* %layer2_kernel_V_8_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_14"/></StgValue>
</operation>

<operation id="2156" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="18" op_0_bw="12">
<![CDATA[
:1833  %layer2_kernel_V_9_lo_14 = load i18* %layer2_kernel_V_9_ad_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_14"/></StgValue>
</operation>

<operation id="2157" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="18" op_0_bw="12">
<![CDATA[
:1834  %layer2_kernel_V_10_l_14 = load i18* %layer2_kernel_V_10_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_14"/></StgValue>
</operation>

<operation id="2158" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="18" op_0_bw="12">
<![CDATA[
:1835  %layer2_kernel_V_11_l_14 = load i18* %layer2_kernel_V_11_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_14"/></StgValue>
</operation>

<operation id="2159" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="18" op_0_bw="12">
<![CDATA[
:1836  %layer2_kernel_V_12_l_14 = load i18* %layer2_kernel_V_12_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_14"/></StgValue>
</operation>

<operation id="2160" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="18" op_0_bw="12">
<![CDATA[
:1837  %layer2_kernel_V_13_l_14 = load i18* %layer2_kernel_V_13_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_14"/></StgValue>
</operation>

<operation id="2161" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="18" op_0_bw="12">
<![CDATA[
:1838  %layer2_kernel_V_14_l_14 = load i18* %layer2_kernel_V_14_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_14"/></StgValue>
</operation>

<operation id="2162" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="18" op_0_bw="12">
<![CDATA[
:1839  %layer2_kernel_V_15_l_14 = load i18* %layer2_kernel_V_15_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_14"/></StgValue>
</operation>

<operation id="2163" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1840  %op_V_read_assign_14 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_14, i18 %layer2_kernel_V_1_lo_14, i18 %layer2_kernel_V_2_lo_14, i18 %layer2_kernel_V_3_lo_14, i18 %layer2_kernel_V_4_lo_14, i18 %layer2_kernel_V_5_lo_14, i18 %layer2_kernel_V_6_lo_14, i18 %layer2_kernel_V_7_lo_14, i18 %layer2_kernel_V_8_lo_14, i18 %layer2_kernel_V_9_lo_14, i18 %layer2_kernel_V_10_l_14, i18 %layer2_kernel_V_11_l_14, i18 %layer2_kernel_V_12_l_14, i18 %layer2_kernel_V_13_l_14, i18 %layer2_kernel_V_14_l_14, i18 %layer2_kernel_V_15_l_14, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_14"/></StgValue>
</operation>

<operation id="2164" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="18" op_0_bw="9">
<![CDATA[
:1844  %layer2_matrix_0_V_l_14 = load i18* %layer2_matrix_0_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_14"/></StgValue>
</operation>

<operation id="2165" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="18" op_0_bw="9">
<![CDATA[
:1845  %layer2_matrix_1_V_l_14 = load i18* %layer2_matrix_1_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_14"/></StgValue>
</operation>

<operation id="2166" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="18" op_0_bw="9">
<![CDATA[
:1846  %layer2_matrix_2_V_l_14 = load i18* %layer2_matrix_2_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_14"/></StgValue>
</operation>

<operation id="2167" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="18" op_0_bw="9">
<![CDATA[
:1847  %layer2_matrix_3_V_l_14 = load i18* %layer2_matrix_3_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_14"/></StgValue>
</operation>

<operation id="2168" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="18" op_0_bw="9">
<![CDATA[
:1848  %layer2_matrix_4_V_l_14 = load i18* %layer2_matrix_4_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_14"/></StgValue>
</operation>

<operation id="2169" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="18" op_0_bw="9">
<![CDATA[
:1849  %layer2_matrix_5_V_l_14 = load i18* %layer2_matrix_5_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_14"/></StgValue>
</operation>

<operation id="2170" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="18" op_0_bw="9">
<![CDATA[
:1850  %layer2_matrix_6_V_l_14 = load i18* %layer2_matrix_6_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_14"/></StgValue>
</operation>

<operation id="2171" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="18" op_0_bw="9">
<![CDATA[
:1851  %layer2_matrix_7_V_l_14 = load i18* %layer2_matrix_7_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_14"/></StgValue>
</operation>

<operation id="2172" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="18" op_0_bw="9">
<![CDATA[
:1852  %layer2_matrix_8_V_l_14 = load i18* %layer2_matrix_8_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_14"/></StgValue>
</operation>

<operation id="2173" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="18" op_0_bw="9">
<![CDATA[
:1853  %layer2_matrix_9_V_l_14 = load i18* %layer2_matrix_9_V_a_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_14"/></StgValue>
</operation>

<operation id="2174" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="18" op_0_bw="9">
<![CDATA[
:1854  %layer2_matrix_10_V_50 = load i18* %layer2_matrix_10_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_50"/></StgValue>
</operation>

<operation id="2175" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="18" op_0_bw="9">
<![CDATA[
:1855  %layer2_matrix_11_V_50 = load i18* %layer2_matrix_11_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_50"/></StgValue>
</operation>

<operation id="2176" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="18" op_0_bw="9">
<![CDATA[
:1856  %layer2_matrix_12_V_50 = load i18* %layer2_matrix_12_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_50"/></StgValue>
</operation>

<operation id="2177" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="18" op_0_bw="9">
<![CDATA[
:1857  %layer2_matrix_13_V_50 = load i18* %layer2_matrix_13_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_50"/></StgValue>
</operation>

<operation id="2178" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="18" op_0_bw="9">
<![CDATA[
:1858  %layer2_matrix_14_V_50 = load i18* %layer2_matrix_14_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_50"/></StgValue>
</operation>

<operation id="2179" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="18" op_0_bw="9">
<![CDATA[
:1859  %layer2_matrix_15_V_50 = load i18* %layer2_matrix_15_V_14, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_50"/></StgValue>
</operation>

<operation id="2180" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1860  %tmp_13 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_14, i18 %layer2_matrix_1_V_l_14, i18 %layer2_matrix_2_V_l_14, i18 %layer2_matrix_3_V_l_14, i18 %layer2_matrix_4_V_l_14, i18 %layer2_matrix_5_V_l_14, i18 %layer2_matrix_6_V_l_14, i18 %layer2_matrix_7_V_l_14, i18 %layer2_matrix_8_V_l_14, i18 %layer2_matrix_9_V_l_14, i18 %layer2_matrix_10_V_50, i18 %layer2_matrix_11_V_50, i18 %layer2_matrix_12_V_50, i18 %layer2_matrix_13_V_50, i18 %layer2_matrix_14_V_50, i18 %layer2_matrix_15_V_50, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2181" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="18" op_0_bw="12">
<![CDATA[
:1862  %layer2_kernel_V_0_lo_15 = load i18* %layer2_kernel_V_0_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_15"/></StgValue>
</operation>

<operation id="2182" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="18" op_0_bw="12">
<![CDATA[
:1863  %layer2_kernel_V_1_lo_15 = load i18* %layer2_kernel_V_1_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_15"/></StgValue>
</operation>

<operation id="2183" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="18" op_0_bw="12">
<![CDATA[
:1864  %layer2_kernel_V_2_lo_15 = load i18* %layer2_kernel_V_2_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_15"/></StgValue>
</operation>

<operation id="2184" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="18" op_0_bw="12">
<![CDATA[
:1865  %layer2_kernel_V_3_lo_15 = load i18* %layer2_kernel_V_3_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_15"/></StgValue>
</operation>

<operation id="2185" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="18" op_0_bw="12">
<![CDATA[
:1866  %layer2_kernel_V_4_lo_15 = load i18* %layer2_kernel_V_4_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_15"/></StgValue>
</operation>

<operation id="2186" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="18" op_0_bw="12">
<![CDATA[
:1867  %layer2_kernel_V_5_lo_15 = load i18* %layer2_kernel_V_5_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_15"/></StgValue>
</operation>

<operation id="2187" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="18" op_0_bw="12">
<![CDATA[
:1868  %layer2_kernel_V_6_lo_15 = load i18* %layer2_kernel_V_6_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_15"/></StgValue>
</operation>

<operation id="2188" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="18" op_0_bw="12">
<![CDATA[
:1869  %layer2_kernel_V_7_lo_15 = load i18* %layer2_kernel_V_7_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_15"/></StgValue>
</operation>

<operation id="2189" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="18" op_0_bw="12">
<![CDATA[
:1870  %layer2_kernel_V_8_lo_15 = load i18* %layer2_kernel_V_8_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_15"/></StgValue>
</operation>

<operation id="2190" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="18" op_0_bw="12">
<![CDATA[
:1871  %layer2_kernel_V_9_lo_15 = load i18* %layer2_kernel_V_9_ad_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_15"/></StgValue>
</operation>

<operation id="2191" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="18" op_0_bw="12">
<![CDATA[
:1872  %layer2_kernel_V_10_l_15 = load i18* %layer2_kernel_V_10_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_15"/></StgValue>
</operation>

<operation id="2192" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="18" op_0_bw="12">
<![CDATA[
:1873  %layer2_kernel_V_11_l_15 = load i18* %layer2_kernel_V_11_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_15"/></StgValue>
</operation>

<operation id="2193" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="18" op_0_bw="12">
<![CDATA[
:1874  %layer2_kernel_V_12_l_15 = load i18* %layer2_kernel_V_12_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_15"/></StgValue>
</operation>

<operation id="2194" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="18" op_0_bw="12">
<![CDATA[
:1875  %layer2_kernel_V_13_l_15 = load i18* %layer2_kernel_V_13_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_15"/></StgValue>
</operation>

<operation id="2195" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="18" op_0_bw="12">
<![CDATA[
:1876  %layer2_kernel_V_14_l_15 = load i18* %layer2_kernel_V_14_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_15"/></StgValue>
</operation>

<operation id="2196" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="18" op_0_bw="12">
<![CDATA[
:1877  %layer2_kernel_V_15_l_15 = load i18* %layer2_kernel_V_15_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_15"/></StgValue>
</operation>

<operation id="2197" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1878  %op_V_read_assign_15 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_15, i18 %layer2_kernel_V_1_lo_15, i18 %layer2_kernel_V_2_lo_15, i18 %layer2_kernel_V_3_lo_15, i18 %layer2_kernel_V_4_lo_15, i18 %layer2_kernel_V_5_lo_15, i18 %layer2_kernel_V_6_lo_15, i18 %layer2_kernel_V_7_lo_15, i18 %layer2_kernel_V_8_lo_15, i18 %layer2_kernel_V_9_lo_15, i18 %layer2_kernel_V_10_l_15, i18 %layer2_kernel_V_11_l_15, i18 %layer2_kernel_V_12_l_15, i18 %layer2_kernel_V_13_l_15, i18 %layer2_kernel_V_14_l_15, i18 %layer2_kernel_V_15_l_15, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_15"/></StgValue>
</operation>

<operation id="2198" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="18" op_0_bw="9">
<![CDATA[
:1882  %layer2_matrix_0_V_l_15 = load i18* %layer2_matrix_0_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_15"/></StgValue>
</operation>

<operation id="2199" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="18" op_0_bw="9">
<![CDATA[
:1883  %layer2_matrix_1_V_l_15 = load i18* %layer2_matrix_1_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_15"/></StgValue>
</operation>

<operation id="2200" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="18" op_0_bw="9">
<![CDATA[
:1884  %layer2_matrix_2_V_l_15 = load i18* %layer2_matrix_2_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_15"/></StgValue>
</operation>

<operation id="2201" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="18" op_0_bw="9">
<![CDATA[
:1885  %layer2_matrix_3_V_l_15 = load i18* %layer2_matrix_3_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_15"/></StgValue>
</operation>

<operation id="2202" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="18" op_0_bw="9">
<![CDATA[
:1886  %layer2_matrix_4_V_l_15 = load i18* %layer2_matrix_4_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_15"/></StgValue>
</operation>

<operation id="2203" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="18" op_0_bw="9">
<![CDATA[
:1887  %layer2_matrix_5_V_l_15 = load i18* %layer2_matrix_5_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_15"/></StgValue>
</operation>

<operation id="2204" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="18" op_0_bw="9">
<![CDATA[
:1888  %layer2_matrix_6_V_l_15 = load i18* %layer2_matrix_6_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_15"/></StgValue>
</operation>

<operation id="2205" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="18" op_0_bw="9">
<![CDATA[
:1889  %layer2_matrix_7_V_l_15 = load i18* %layer2_matrix_7_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_15"/></StgValue>
</operation>

<operation id="2206" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="18" op_0_bw="9">
<![CDATA[
:1890  %layer2_matrix_8_V_l_15 = load i18* %layer2_matrix_8_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_15"/></StgValue>
</operation>

<operation id="2207" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="18" op_0_bw="9">
<![CDATA[
:1891  %layer2_matrix_9_V_l_15 = load i18* %layer2_matrix_9_V_a_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_15"/></StgValue>
</operation>

<operation id="2208" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="18" op_0_bw="9">
<![CDATA[
:1892  %layer2_matrix_10_V_51 = load i18* %layer2_matrix_10_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_51"/></StgValue>
</operation>

<operation id="2209" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="18" op_0_bw="9">
<![CDATA[
:1893  %layer2_matrix_11_V_51 = load i18* %layer2_matrix_11_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_51"/></StgValue>
</operation>

<operation id="2210" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="18" op_0_bw="9">
<![CDATA[
:1894  %layer2_matrix_12_V_51 = load i18* %layer2_matrix_12_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_51"/></StgValue>
</operation>

<operation id="2211" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="18" op_0_bw="9">
<![CDATA[
:1895  %layer2_matrix_13_V_51 = load i18* %layer2_matrix_13_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_51"/></StgValue>
</operation>

<operation id="2212" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="18" op_0_bw="9">
<![CDATA[
:1896  %layer2_matrix_14_V_51 = load i18* %layer2_matrix_14_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_51"/></StgValue>
</operation>

<operation id="2213" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="18" op_0_bw="9">
<![CDATA[
:1897  %layer2_matrix_15_V_51 = load i18* %layer2_matrix_15_V_15, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_51"/></StgValue>
</operation>

<operation id="2214" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1898  %tmp_14 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_15, i18 %layer2_matrix_1_V_l_15, i18 %layer2_matrix_2_V_l_15, i18 %layer2_matrix_3_V_l_15, i18 %layer2_matrix_4_V_l_15, i18 %layer2_matrix_5_V_l_15, i18 %layer2_matrix_6_V_l_15, i18 %layer2_matrix_7_V_l_15, i18 %layer2_matrix_8_V_l_15, i18 %layer2_matrix_9_V_l_15, i18 %layer2_matrix_10_V_51, i18 %layer2_matrix_11_V_51, i18 %layer2_matrix_12_V_51, i18 %layer2_matrix_13_V_51, i18 %layer2_matrix_14_V_51, i18 %layer2_matrix_15_V_51, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2215" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="18" op_0_bw="12">
<![CDATA[
:1900  %layer2_kernel_V_0_lo_16 = load i18* %layer2_kernel_V_0_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_16"/></StgValue>
</operation>

<operation id="2216" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="18" op_0_bw="12">
<![CDATA[
:1901  %layer2_kernel_V_1_lo_16 = load i18* %layer2_kernel_V_1_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_16"/></StgValue>
</operation>

<operation id="2217" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="18" op_0_bw="12">
<![CDATA[
:1902  %layer2_kernel_V_2_lo_16 = load i18* %layer2_kernel_V_2_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_16"/></StgValue>
</operation>

<operation id="2218" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="18" op_0_bw="12">
<![CDATA[
:1903  %layer2_kernel_V_3_lo_16 = load i18* %layer2_kernel_V_3_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_16"/></StgValue>
</operation>

<operation id="2219" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="18" op_0_bw="12">
<![CDATA[
:1904  %layer2_kernel_V_4_lo_16 = load i18* %layer2_kernel_V_4_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_16"/></StgValue>
</operation>

<operation id="2220" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="18" op_0_bw="12">
<![CDATA[
:1905  %layer2_kernel_V_5_lo_16 = load i18* %layer2_kernel_V_5_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_16"/></StgValue>
</operation>

<operation id="2221" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="18" op_0_bw="12">
<![CDATA[
:1906  %layer2_kernel_V_6_lo_16 = load i18* %layer2_kernel_V_6_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_16"/></StgValue>
</operation>

<operation id="2222" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="18" op_0_bw="12">
<![CDATA[
:1907  %layer2_kernel_V_7_lo_16 = load i18* %layer2_kernel_V_7_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_16"/></StgValue>
</operation>

<operation id="2223" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="18" op_0_bw="12">
<![CDATA[
:1908  %layer2_kernel_V_8_lo_16 = load i18* %layer2_kernel_V_8_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_16"/></StgValue>
</operation>

<operation id="2224" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="18" op_0_bw="12">
<![CDATA[
:1909  %layer2_kernel_V_9_lo_16 = load i18* %layer2_kernel_V_9_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_16"/></StgValue>
</operation>

<operation id="2225" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="18" op_0_bw="12">
<![CDATA[
:1910  %layer2_kernel_V_10_l_16 = load i18* %layer2_kernel_V_10_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_16"/></StgValue>
</operation>

<operation id="2226" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="18" op_0_bw="12">
<![CDATA[
:1911  %layer2_kernel_V_11_l_16 = load i18* %layer2_kernel_V_11_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_16"/></StgValue>
</operation>

<operation id="2227" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="18" op_0_bw="12">
<![CDATA[
:1912  %layer2_kernel_V_12_l_16 = load i18* %layer2_kernel_V_12_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_16"/></StgValue>
</operation>

<operation id="2228" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="18" op_0_bw="12">
<![CDATA[
:1913  %layer2_kernel_V_13_l_16 = load i18* %layer2_kernel_V_13_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_16"/></StgValue>
</operation>

<operation id="2229" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="18" op_0_bw="12">
<![CDATA[
:1914  %layer2_kernel_V_14_l_16 = load i18* %layer2_kernel_V_14_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_16"/></StgValue>
</operation>

<operation id="2230" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="18" op_0_bw="12">
<![CDATA[
:1915  %layer2_kernel_V_15_l_16 = load i18* %layer2_kernel_V_15_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_16"/></StgValue>
</operation>

<operation id="2231" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="18" op_0_bw="9">
<![CDATA[
:1920  %layer2_matrix_0_V_l_16 = load i18* %layer2_matrix_0_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_16"/></StgValue>
</operation>

<operation id="2232" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="18" op_0_bw="9">
<![CDATA[
:1921  %layer2_matrix_1_V_l_16 = load i18* %layer2_matrix_1_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_16"/></StgValue>
</operation>

<operation id="2233" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="18" op_0_bw="9">
<![CDATA[
:1922  %layer2_matrix_2_V_l_16 = load i18* %layer2_matrix_2_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_16"/></StgValue>
</operation>

<operation id="2234" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="18" op_0_bw="9">
<![CDATA[
:1923  %layer2_matrix_3_V_l_16 = load i18* %layer2_matrix_3_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_16"/></StgValue>
</operation>

<operation id="2235" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="18" op_0_bw="9">
<![CDATA[
:1924  %layer2_matrix_4_V_l_16 = load i18* %layer2_matrix_4_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_16"/></StgValue>
</operation>

<operation id="2236" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="18" op_0_bw="9">
<![CDATA[
:1925  %layer2_matrix_5_V_l_16 = load i18* %layer2_matrix_5_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_16"/></StgValue>
</operation>

<operation id="2237" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="18" op_0_bw="9">
<![CDATA[
:1926  %layer2_matrix_6_V_l_16 = load i18* %layer2_matrix_6_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_16"/></StgValue>
</operation>

<operation id="2238" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="18" op_0_bw="9">
<![CDATA[
:1927  %layer2_matrix_7_V_l_16 = load i18* %layer2_matrix_7_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_16"/></StgValue>
</operation>

<operation id="2239" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="18" op_0_bw="9">
<![CDATA[
:1928  %layer2_matrix_8_V_l_16 = load i18* %layer2_matrix_8_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_16"/></StgValue>
</operation>

<operation id="2240" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="18" op_0_bw="9">
<![CDATA[
:1929  %layer2_matrix_9_V_l_16 = load i18* %layer2_matrix_9_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_16"/></StgValue>
</operation>

<operation id="2241" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="18" op_0_bw="9">
<![CDATA[
:1930  %layer2_matrix_10_V_52 = load i18* %layer2_matrix_10_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_52"/></StgValue>
</operation>

<operation id="2242" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="18" op_0_bw="9">
<![CDATA[
:1931  %layer2_matrix_11_V_52 = load i18* %layer2_matrix_11_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_52"/></StgValue>
</operation>

<operation id="2243" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="18" op_0_bw="9">
<![CDATA[
:1932  %layer2_matrix_12_V_52 = load i18* %layer2_matrix_12_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_52"/></StgValue>
</operation>

<operation id="2244" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="18" op_0_bw="9">
<![CDATA[
:1933  %layer2_matrix_13_V_52 = load i18* %layer2_matrix_13_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_52"/></StgValue>
</operation>

<operation id="2245" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="18" op_0_bw="9">
<![CDATA[
:1934  %layer2_matrix_14_V_52 = load i18* %layer2_matrix_14_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_52"/></StgValue>
</operation>

<operation id="2246" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="18" op_0_bw="9">
<![CDATA[
:1935  %layer2_matrix_15_V_52 = load i18* %layer2_matrix_15_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_52"/></StgValue>
</operation>

<operation id="2247" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="18" op_0_bw="12">
<![CDATA[
:1938  %layer2_kernel_V_0_lo_17 = load i18* %layer2_kernel_V_0_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_17"/></StgValue>
</operation>

<operation id="2248" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="18" op_0_bw="12">
<![CDATA[
:1939  %layer2_kernel_V_1_lo_17 = load i18* %layer2_kernel_V_1_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_17"/></StgValue>
</operation>

<operation id="2249" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="18" op_0_bw="12">
<![CDATA[
:1940  %layer2_kernel_V_2_lo_17 = load i18* %layer2_kernel_V_2_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_17"/></StgValue>
</operation>

<operation id="2250" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="18" op_0_bw="12">
<![CDATA[
:1941  %layer2_kernel_V_3_lo_17 = load i18* %layer2_kernel_V_3_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_17"/></StgValue>
</operation>

<operation id="2251" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="18" op_0_bw="12">
<![CDATA[
:1942  %layer2_kernel_V_4_lo_17 = load i18* %layer2_kernel_V_4_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_17"/></StgValue>
</operation>

<operation id="2252" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="18" op_0_bw="12">
<![CDATA[
:1943  %layer2_kernel_V_5_lo_17 = load i18* %layer2_kernel_V_5_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_17"/></StgValue>
</operation>

<operation id="2253" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="18" op_0_bw="12">
<![CDATA[
:1944  %layer2_kernel_V_6_lo_17 = load i18* %layer2_kernel_V_6_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_17"/></StgValue>
</operation>

<operation id="2254" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="18" op_0_bw="12">
<![CDATA[
:1945  %layer2_kernel_V_7_lo_17 = load i18* %layer2_kernel_V_7_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_17"/></StgValue>
</operation>

<operation id="2255" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="18" op_0_bw="12">
<![CDATA[
:1946  %layer2_kernel_V_8_lo_17 = load i18* %layer2_kernel_V_8_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_17"/></StgValue>
</operation>

<operation id="2256" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="18" op_0_bw="12">
<![CDATA[
:1947  %layer2_kernel_V_9_lo_17 = load i18* %layer2_kernel_V_9_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_17"/></StgValue>
</operation>

<operation id="2257" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="18" op_0_bw="12">
<![CDATA[
:1948  %layer2_kernel_V_10_l_17 = load i18* %layer2_kernel_V_10_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_17"/></StgValue>
</operation>

<operation id="2258" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="18" op_0_bw="12">
<![CDATA[
:1949  %layer2_kernel_V_11_l_17 = load i18* %layer2_kernel_V_11_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_17"/></StgValue>
</operation>

<operation id="2259" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="18" op_0_bw="12">
<![CDATA[
:1950  %layer2_kernel_V_12_l_17 = load i18* %layer2_kernel_V_12_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_17"/></StgValue>
</operation>

<operation id="2260" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="18" op_0_bw="12">
<![CDATA[
:1951  %layer2_kernel_V_13_l_17 = load i18* %layer2_kernel_V_13_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_17"/></StgValue>
</operation>

<operation id="2261" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="18" op_0_bw="12">
<![CDATA[
:1952  %layer2_kernel_V_14_l_17 = load i18* %layer2_kernel_V_14_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_17"/></StgValue>
</operation>

<operation id="2262" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="18" op_0_bw="12">
<![CDATA[
:1953  %layer2_kernel_V_15_l_17 = load i18* %layer2_kernel_V_15_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_17"/></StgValue>
</operation>

<operation id="2263" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="18" op_0_bw="9">
<![CDATA[
:1958  %layer2_matrix_0_V_l_17 = load i18* %layer2_matrix_0_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_17"/></StgValue>
</operation>

<operation id="2264" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="18" op_0_bw="9">
<![CDATA[
:1959  %layer2_matrix_1_V_l_17 = load i18* %layer2_matrix_1_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_17"/></StgValue>
</operation>

<operation id="2265" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="18" op_0_bw="9">
<![CDATA[
:1960  %layer2_matrix_2_V_l_17 = load i18* %layer2_matrix_2_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_17"/></StgValue>
</operation>

<operation id="2266" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="18" op_0_bw="9">
<![CDATA[
:1961  %layer2_matrix_3_V_l_17 = load i18* %layer2_matrix_3_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_17"/></StgValue>
</operation>

<operation id="2267" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="18" op_0_bw="9">
<![CDATA[
:1962  %layer2_matrix_4_V_l_17 = load i18* %layer2_matrix_4_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_17"/></StgValue>
</operation>

<operation id="2268" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="18" op_0_bw="9">
<![CDATA[
:1963  %layer2_matrix_5_V_l_17 = load i18* %layer2_matrix_5_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_17"/></StgValue>
</operation>

<operation id="2269" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="18" op_0_bw="9">
<![CDATA[
:1964  %layer2_matrix_6_V_l_17 = load i18* %layer2_matrix_6_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_17"/></StgValue>
</operation>

<operation id="2270" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="18" op_0_bw="9">
<![CDATA[
:1965  %layer2_matrix_7_V_l_17 = load i18* %layer2_matrix_7_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_17"/></StgValue>
</operation>

<operation id="2271" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="18" op_0_bw="9">
<![CDATA[
:1966  %layer2_matrix_8_V_l_17 = load i18* %layer2_matrix_8_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_17"/></StgValue>
</operation>

<operation id="2272" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="18" op_0_bw="9">
<![CDATA[
:1967  %layer2_matrix_9_V_l_17 = load i18* %layer2_matrix_9_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_17"/></StgValue>
</operation>

<operation id="2273" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="18" op_0_bw="9">
<![CDATA[
:1968  %layer2_matrix_10_V_53 = load i18* %layer2_matrix_10_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_53"/></StgValue>
</operation>

<operation id="2274" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="18" op_0_bw="9">
<![CDATA[
:1969  %layer2_matrix_11_V_53 = load i18* %layer2_matrix_11_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_53"/></StgValue>
</operation>

<operation id="2275" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="18" op_0_bw="9">
<![CDATA[
:1970  %layer2_matrix_12_V_53 = load i18* %layer2_matrix_12_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_53"/></StgValue>
</operation>

<operation id="2276" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="18" op_0_bw="9">
<![CDATA[
:1971  %layer2_matrix_13_V_53 = load i18* %layer2_matrix_13_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_53"/></StgValue>
</operation>

<operation id="2277" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="18" op_0_bw="9">
<![CDATA[
:1972  %layer2_matrix_14_V_53 = load i18* %layer2_matrix_14_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_53"/></StgValue>
</operation>

<operation id="2278" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="18" op_0_bw="9">
<![CDATA[
:1973  %layer2_matrix_15_V_53 = load i18* %layer2_matrix_15_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_53"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:59  %tmp_152 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 9, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %layer2_kernel_V_3_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_18"/></StgValue>
</operation>

<operation id="2281" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:61  %tmp_153 = add i11 -801, %tmp_198_cast2

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="11">
<![CDATA[
:62  %tmp_228_cast = zext i11 %tmp_153 to i32

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="2283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %layer2_kernel_V_3_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_19"/></StgValue>
</operation>

<operation id="2284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:122  %layer2_kernel_V_14_a_18 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_18"/></StgValue>
</operation>

<operation id="2285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:123  %layer2_kernel_V_14_a_19 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_19"/></StgValue>
</operation>

<operation id="2286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:158  %layer2_kernel_V_7_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_18"/></StgValue>
</operation>

<operation id="2287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:159  %layer2_kernel_V_7_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_19"/></StgValue>
</operation>

<operation id="2288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:194  %layer2_kernel_V_15_a_18 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_18"/></StgValue>
</operation>

<operation id="2289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:195  %layer2_kernel_V_15_a_19 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_19"/></StgValue>
</operation>

<operation id="2290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:230  %layer2_kernel_V_4_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_18"/></StgValue>
</operation>

<operation id="2291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:231  %layer2_kernel_V_4_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_19"/></StgValue>
</operation>

<operation id="2292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:266  %layer2_kernel_V_10_a_18 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_18"/></StgValue>
</operation>

<operation id="2293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:267  %layer2_kernel_V_10_a_19 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_19"/></StgValue>
</operation>

<operation id="2294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:302  %layer2_kernel_V_6_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_18"/></StgValue>
</operation>

<operation id="2295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:303  %layer2_kernel_V_6_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_19"/></StgValue>
</operation>

<operation id="2296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:338  %layer2_kernel_V_13_a_18 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_18"/></StgValue>
</operation>

<operation id="2297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:339  %layer2_kernel_V_13_a_19 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_19"/></StgValue>
</operation>

<operation id="2298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:374  %layer2_kernel_V_12_a_18 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_18"/></StgValue>
</operation>

<operation id="2299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:375  %layer2_kernel_V_12_a_19 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_19"/></StgValue>
</operation>

<operation id="2300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:410  %layer2_kernel_V_9_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_18"/></StgValue>
</operation>

<operation id="2301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:411  %layer2_kernel_V_9_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_19"/></StgValue>
</operation>

<operation id="2302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:446  %layer2_kernel_V_5_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_18"/></StgValue>
</operation>

<operation id="2303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:447  %layer2_kernel_V_5_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_19"/></StgValue>
</operation>

<operation id="2304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:482  %layer2_kernel_V_1_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_18"/></StgValue>
</operation>

<operation id="2305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:483  %layer2_kernel_V_1_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_19"/></StgValue>
</operation>

<operation id="2306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:518  %layer2_kernel_V_2_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_18"/></StgValue>
</operation>

<operation id="2307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:519  %layer2_kernel_V_2_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_19"/></StgValue>
</operation>

<operation id="2308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:554  %layer2_kernel_V_11_a_18 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_18"/></StgValue>
</operation>

<operation id="2309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:555  %layer2_kernel_V_11_a_19 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_19"/></StgValue>
</operation>

<operation id="2310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:590  %layer2_kernel_V_0_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_18"/></StgValue>
</operation>

<operation id="2311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:591  %layer2_kernel_V_0_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_19"/></StgValue>
</operation>

<operation id="2312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:626  %layer2_kernel_V_8_ad_18 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_152

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_18"/></StgValue>
</operation>

<operation id="2313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:627  %layer2_kernel_V_8_ad_19 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_19"/></StgValue>
</operation>

<operation id="2314" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:698  %tmp_185 = add i10 %newIndex1_i_cast, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="10">
<![CDATA[
:699  %tmp_271_cast = zext i10 %tmp_185 to i32

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="2316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:700  %layer2_matrix_0_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_18"/></StgValue>
</operation>

<operation id="2317" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:701  %tmp_186 = add i10 %newIndex1_i_cast, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="10">
<![CDATA[
:702  %tmp_272_cast = zext i10 %tmp_186 to i32

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="2319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:703  %layer2_matrix_0_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_19"/></StgValue>
</operation>

<operation id="2320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:770  %layer2_matrix_1_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_18"/></StgValue>
</operation>

<operation id="2321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:771  %layer2_matrix_1_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_19"/></StgValue>
</operation>

<operation id="2322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:806  %layer2_matrix_2_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_18"/></StgValue>
</operation>

<operation id="2323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:807  %layer2_matrix_2_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_19"/></StgValue>
</operation>

<operation id="2324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:842  %layer2_matrix_3_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_18"/></StgValue>
</operation>

<operation id="2325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:843  %layer2_matrix_3_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_19"/></StgValue>
</operation>

<operation id="2326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:878  %layer2_matrix_4_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_18"/></StgValue>
</operation>

<operation id="2327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:879  %layer2_matrix_4_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_19"/></StgValue>
</operation>

<operation id="2328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:914  %layer2_matrix_5_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_18"/></StgValue>
</operation>

<operation id="2329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:915  %layer2_matrix_5_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_19"/></StgValue>
</operation>

<operation id="2330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:950  %layer2_matrix_6_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_18"/></StgValue>
</operation>

<operation id="2331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:951  %layer2_matrix_6_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_19"/></StgValue>
</operation>

<operation id="2332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:986  %layer2_matrix_7_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_18"/></StgValue>
</operation>

<operation id="2333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:987  %layer2_matrix_7_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_19"/></StgValue>
</operation>

<operation id="2334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1022  %layer2_matrix_8_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_18"/></StgValue>
</operation>

<operation id="2335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1023  %layer2_matrix_8_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_19"/></StgValue>
</operation>

<operation id="2336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1058  %layer2_matrix_9_V_a_18 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_18"/></StgValue>
</operation>

<operation id="2337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1059  %layer2_matrix_9_V_a_19 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_19"/></StgValue>
</operation>

<operation id="2338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1094  %layer2_matrix_10_V_18 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_18"/></StgValue>
</operation>

<operation id="2339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1095  %layer2_matrix_10_V_19 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_19"/></StgValue>
</operation>

<operation id="2340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1130  %layer2_matrix_11_V_18 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_18"/></StgValue>
</operation>

<operation id="2341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1131  %layer2_matrix_11_V_19 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_19"/></StgValue>
</operation>

<operation id="2342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1166  %layer2_matrix_12_V_18 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_18"/></StgValue>
</operation>

<operation id="2343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1167  %layer2_matrix_12_V_19 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_19"/></StgValue>
</operation>

<operation id="2344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1202  %layer2_matrix_13_V_18 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_18"/></StgValue>
</operation>

<operation id="2345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1203  %layer2_matrix_13_V_19 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_19"/></StgValue>
</operation>

<operation id="2346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1238  %layer2_matrix_14_V_18 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_18"/></StgValue>
</operation>

<operation id="2347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1239  %layer2_matrix_14_V_19 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_19"/></StgValue>
</operation>

<operation id="2348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1274  %layer2_matrix_15_V_18 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_18"/></StgValue>
</operation>

<operation id="2349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1275  %layer2_matrix_15_V_19 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_19"/></StgValue>
</operation>

<operation id="2350" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1785  %tmp_17_2_0_30_i = add i18 %agg_result_V_i12, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_17_2_0_30_i"/></StgValue>
</operation>

<operation id="2351" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1823  %tmp_17_2_1_30_i = add i18 %agg_result_V_i13, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_30_i"/></StgValue>
</operation>

<operation id="2352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="30" op_0_bw="18">
<![CDATA[
:1841  %tmp_cast_i14 = sext i18 %op_V_read_assign_14 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i14"/></StgValue>
</operation>

<operation id="2353" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1842  %c_V_45 = mul i30 %tmp_cast_i14, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_45"/></StgValue>
</operation>

<operation id="2354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1843  %agg_result_V_i14 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_45, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i14"/></StgValue>
</operation>

<operation id="2355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="30" op_0_bw="18">
<![CDATA[
:1879  %tmp_cast_i15 = sext i18 %op_V_read_assign_15 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i15"/></StgValue>
</operation>

<operation id="2356" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1880  %c_V_46 = mul i30 %tmp_cast_i15, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_46"/></StgValue>
</operation>

<operation id="2357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1881  %agg_result_V_i15 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_46, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i15"/></StgValue>
</operation>

<operation id="2358" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="18" op_0_bw="12">
<![CDATA[
:1900  %layer2_kernel_V_0_lo_16 = load i18* %layer2_kernel_V_0_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_16"/></StgValue>
</operation>

<operation id="2359" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="18" op_0_bw="12">
<![CDATA[
:1901  %layer2_kernel_V_1_lo_16 = load i18* %layer2_kernel_V_1_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_16"/></StgValue>
</operation>

<operation id="2360" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="18" op_0_bw="12">
<![CDATA[
:1902  %layer2_kernel_V_2_lo_16 = load i18* %layer2_kernel_V_2_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_16"/></StgValue>
</operation>

<operation id="2361" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="18" op_0_bw="12">
<![CDATA[
:1903  %layer2_kernel_V_3_lo_16 = load i18* %layer2_kernel_V_3_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_16"/></StgValue>
</operation>

<operation id="2362" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="18" op_0_bw="12">
<![CDATA[
:1904  %layer2_kernel_V_4_lo_16 = load i18* %layer2_kernel_V_4_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_16"/></StgValue>
</operation>

<operation id="2363" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="18" op_0_bw="12">
<![CDATA[
:1905  %layer2_kernel_V_5_lo_16 = load i18* %layer2_kernel_V_5_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_16"/></StgValue>
</operation>

<operation id="2364" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="18" op_0_bw="12">
<![CDATA[
:1906  %layer2_kernel_V_6_lo_16 = load i18* %layer2_kernel_V_6_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_16"/></StgValue>
</operation>

<operation id="2365" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="18" op_0_bw="12">
<![CDATA[
:1907  %layer2_kernel_V_7_lo_16 = load i18* %layer2_kernel_V_7_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_16"/></StgValue>
</operation>

<operation id="2366" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="18" op_0_bw="12">
<![CDATA[
:1908  %layer2_kernel_V_8_lo_16 = load i18* %layer2_kernel_V_8_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_16"/></StgValue>
</operation>

<operation id="2367" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="18" op_0_bw="12">
<![CDATA[
:1909  %layer2_kernel_V_9_lo_16 = load i18* %layer2_kernel_V_9_ad_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_16"/></StgValue>
</operation>

<operation id="2368" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="18" op_0_bw="12">
<![CDATA[
:1910  %layer2_kernel_V_10_l_16 = load i18* %layer2_kernel_V_10_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_16"/></StgValue>
</operation>

<operation id="2369" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="18" op_0_bw="12">
<![CDATA[
:1911  %layer2_kernel_V_11_l_16 = load i18* %layer2_kernel_V_11_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_16"/></StgValue>
</operation>

<operation id="2370" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="18" op_0_bw="12">
<![CDATA[
:1912  %layer2_kernel_V_12_l_16 = load i18* %layer2_kernel_V_12_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_16"/></StgValue>
</operation>

<operation id="2371" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="18" op_0_bw="12">
<![CDATA[
:1913  %layer2_kernel_V_13_l_16 = load i18* %layer2_kernel_V_13_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_16"/></StgValue>
</operation>

<operation id="2372" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="18" op_0_bw="12">
<![CDATA[
:1914  %layer2_kernel_V_14_l_16 = load i18* %layer2_kernel_V_14_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_16"/></StgValue>
</operation>

<operation id="2373" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="18" op_0_bw="12">
<![CDATA[
:1915  %layer2_kernel_V_15_l_16 = load i18* %layer2_kernel_V_15_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_16"/></StgValue>
</operation>

<operation id="2374" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1916  %op_V_read_assign_16 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_16, i18 %layer2_kernel_V_1_lo_16, i18 %layer2_kernel_V_2_lo_16, i18 %layer2_kernel_V_3_lo_16, i18 %layer2_kernel_V_4_lo_16, i18 %layer2_kernel_V_5_lo_16, i18 %layer2_kernel_V_6_lo_16, i18 %layer2_kernel_V_7_lo_16, i18 %layer2_kernel_V_8_lo_16, i18 %layer2_kernel_V_9_lo_16, i18 %layer2_kernel_V_10_l_16, i18 %layer2_kernel_V_11_l_16, i18 %layer2_kernel_V_12_l_16, i18 %layer2_kernel_V_13_l_16, i18 %layer2_kernel_V_14_l_16, i18 %layer2_kernel_V_15_l_16, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_16"/></StgValue>
</operation>

<operation id="2375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="18" op_0_bw="9">
<![CDATA[
:1920  %layer2_matrix_0_V_l_16 = load i18* %layer2_matrix_0_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_16"/></StgValue>
</operation>

<operation id="2376" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="18" op_0_bw="9">
<![CDATA[
:1921  %layer2_matrix_1_V_l_16 = load i18* %layer2_matrix_1_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_16"/></StgValue>
</operation>

<operation id="2377" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="18" op_0_bw="9">
<![CDATA[
:1922  %layer2_matrix_2_V_l_16 = load i18* %layer2_matrix_2_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_16"/></StgValue>
</operation>

<operation id="2378" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="18" op_0_bw="9">
<![CDATA[
:1923  %layer2_matrix_3_V_l_16 = load i18* %layer2_matrix_3_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_16"/></StgValue>
</operation>

<operation id="2379" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="18" op_0_bw="9">
<![CDATA[
:1924  %layer2_matrix_4_V_l_16 = load i18* %layer2_matrix_4_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_16"/></StgValue>
</operation>

<operation id="2380" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="18" op_0_bw="9">
<![CDATA[
:1925  %layer2_matrix_5_V_l_16 = load i18* %layer2_matrix_5_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_16"/></StgValue>
</operation>

<operation id="2381" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="18" op_0_bw="9">
<![CDATA[
:1926  %layer2_matrix_6_V_l_16 = load i18* %layer2_matrix_6_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_16"/></StgValue>
</operation>

<operation id="2382" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="18" op_0_bw="9">
<![CDATA[
:1927  %layer2_matrix_7_V_l_16 = load i18* %layer2_matrix_7_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_16"/></StgValue>
</operation>

<operation id="2383" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="18" op_0_bw="9">
<![CDATA[
:1928  %layer2_matrix_8_V_l_16 = load i18* %layer2_matrix_8_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_16"/></StgValue>
</operation>

<operation id="2384" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="18" op_0_bw="9">
<![CDATA[
:1929  %layer2_matrix_9_V_l_16 = load i18* %layer2_matrix_9_V_a_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_16"/></StgValue>
</operation>

<operation id="2385" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="18" op_0_bw="9">
<![CDATA[
:1930  %layer2_matrix_10_V_52 = load i18* %layer2_matrix_10_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_52"/></StgValue>
</operation>

<operation id="2386" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="18" op_0_bw="9">
<![CDATA[
:1931  %layer2_matrix_11_V_52 = load i18* %layer2_matrix_11_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_52"/></StgValue>
</operation>

<operation id="2387" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="18" op_0_bw="9">
<![CDATA[
:1932  %layer2_matrix_12_V_52 = load i18* %layer2_matrix_12_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_52"/></StgValue>
</operation>

<operation id="2388" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="18" op_0_bw="9">
<![CDATA[
:1933  %layer2_matrix_13_V_52 = load i18* %layer2_matrix_13_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_52"/></StgValue>
</operation>

<operation id="2389" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="18" op_0_bw="9">
<![CDATA[
:1934  %layer2_matrix_14_V_52 = load i18* %layer2_matrix_14_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_52"/></StgValue>
</operation>

<operation id="2390" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="18" op_0_bw="9">
<![CDATA[
:1935  %layer2_matrix_15_V_52 = load i18* %layer2_matrix_15_V_16, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_52"/></StgValue>
</operation>

<operation id="2391" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1936  %tmp_15 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_16, i18 %layer2_matrix_1_V_l_16, i18 %layer2_matrix_2_V_l_16, i18 %layer2_matrix_3_V_l_16, i18 %layer2_matrix_4_V_l_16, i18 %layer2_matrix_5_V_l_16, i18 %layer2_matrix_6_V_l_16, i18 %layer2_matrix_7_V_l_16, i18 %layer2_matrix_8_V_l_16, i18 %layer2_matrix_9_V_l_16, i18 %layer2_matrix_10_V_52, i18 %layer2_matrix_11_V_52, i18 %layer2_matrix_12_V_52, i18 %layer2_matrix_13_V_52, i18 %layer2_matrix_14_V_52, i18 %layer2_matrix_15_V_52, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2392" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="18" op_0_bw="12">
<![CDATA[
:1938  %layer2_kernel_V_0_lo_17 = load i18* %layer2_kernel_V_0_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_17"/></StgValue>
</operation>

<operation id="2393" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="18" op_0_bw="12">
<![CDATA[
:1939  %layer2_kernel_V_1_lo_17 = load i18* %layer2_kernel_V_1_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_17"/></StgValue>
</operation>

<operation id="2394" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="18" op_0_bw="12">
<![CDATA[
:1940  %layer2_kernel_V_2_lo_17 = load i18* %layer2_kernel_V_2_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_17"/></StgValue>
</operation>

<operation id="2395" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="18" op_0_bw="12">
<![CDATA[
:1941  %layer2_kernel_V_3_lo_17 = load i18* %layer2_kernel_V_3_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_17"/></StgValue>
</operation>

<operation id="2396" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="18" op_0_bw="12">
<![CDATA[
:1942  %layer2_kernel_V_4_lo_17 = load i18* %layer2_kernel_V_4_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_17"/></StgValue>
</operation>

<operation id="2397" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="18" op_0_bw="12">
<![CDATA[
:1943  %layer2_kernel_V_5_lo_17 = load i18* %layer2_kernel_V_5_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_17"/></StgValue>
</operation>

<operation id="2398" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="18" op_0_bw="12">
<![CDATA[
:1944  %layer2_kernel_V_6_lo_17 = load i18* %layer2_kernel_V_6_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_17"/></StgValue>
</operation>

<operation id="2399" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="18" op_0_bw="12">
<![CDATA[
:1945  %layer2_kernel_V_7_lo_17 = load i18* %layer2_kernel_V_7_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_17"/></StgValue>
</operation>

<operation id="2400" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="18" op_0_bw="12">
<![CDATA[
:1946  %layer2_kernel_V_8_lo_17 = load i18* %layer2_kernel_V_8_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_17"/></StgValue>
</operation>

<operation id="2401" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="18" op_0_bw="12">
<![CDATA[
:1947  %layer2_kernel_V_9_lo_17 = load i18* %layer2_kernel_V_9_ad_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_17"/></StgValue>
</operation>

<operation id="2402" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="18" op_0_bw="12">
<![CDATA[
:1948  %layer2_kernel_V_10_l_17 = load i18* %layer2_kernel_V_10_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_17"/></StgValue>
</operation>

<operation id="2403" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="18" op_0_bw="12">
<![CDATA[
:1949  %layer2_kernel_V_11_l_17 = load i18* %layer2_kernel_V_11_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_17"/></StgValue>
</operation>

<operation id="2404" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="18" op_0_bw="12">
<![CDATA[
:1950  %layer2_kernel_V_12_l_17 = load i18* %layer2_kernel_V_12_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_17"/></StgValue>
</operation>

<operation id="2405" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="18" op_0_bw="12">
<![CDATA[
:1951  %layer2_kernel_V_13_l_17 = load i18* %layer2_kernel_V_13_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_17"/></StgValue>
</operation>

<operation id="2406" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="18" op_0_bw="12">
<![CDATA[
:1952  %layer2_kernel_V_14_l_17 = load i18* %layer2_kernel_V_14_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_17"/></StgValue>
</operation>

<operation id="2407" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="18" op_0_bw="12">
<![CDATA[
:1953  %layer2_kernel_V_15_l_17 = load i18* %layer2_kernel_V_15_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_17"/></StgValue>
</operation>

<operation id="2408" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1954  %op_V_read_assign_17 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_17, i18 %layer2_kernel_V_1_lo_17, i18 %layer2_kernel_V_2_lo_17, i18 %layer2_kernel_V_3_lo_17, i18 %layer2_kernel_V_4_lo_17, i18 %layer2_kernel_V_5_lo_17, i18 %layer2_kernel_V_6_lo_17, i18 %layer2_kernel_V_7_lo_17, i18 %layer2_kernel_V_8_lo_17, i18 %layer2_kernel_V_9_lo_17, i18 %layer2_kernel_V_10_l_17, i18 %layer2_kernel_V_11_l_17, i18 %layer2_kernel_V_12_l_17, i18 %layer2_kernel_V_13_l_17, i18 %layer2_kernel_V_14_l_17, i18 %layer2_kernel_V_15_l_17, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_17"/></StgValue>
</operation>

<operation id="2409" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="18" op_0_bw="9">
<![CDATA[
:1958  %layer2_matrix_0_V_l_17 = load i18* %layer2_matrix_0_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_17"/></StgValue>
</operation>

<operation id="2410" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="18" op_0_bw="9">
<![CDATA[
:1959  %layer2_matrix_1_V_l_17 = load i18* %layer2_matrix_1_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_17"/></StgValue>
</operation>

<operation id="2411" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="18" op_0_bw="9">
<![CDATA[
:1960  %layer2_matrix_2_V_l_17 = load i18* %layer2_matrix_2_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_17"/></StgValue>
</operation>

<operation id="2412" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="18" op_0_bw="9">
<![CDATA[
:1961  %layer2_matrix_3_V_l_17 = load i18* %layer2_matrix_3_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_17"/></StgValue>
</operation>

<operation id="2413" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="18" op_0_bw="9">
<![CDATA[
:1962  %layer2_matrix_4_V_l_17 = load i18* %layer2_matrix_4_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_17"/></StgValue>
</operation>

<operation id="2414" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="18" op_0_bw="9">
<![CDATA[
:1963  %layer2_matrix_5_V_l_17 = load i18* %layer2_matrix_5_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_17"/></StgValue>
</operation>

<operation id="2415" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="18" op_0_bw="9">
<![CDATA[
:1964  %layer2_matrix_6_V_l_17 = load i18* %layer2_matrix_6_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_17"/></StgValue>
</operation>

<operation id="2416" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="18" op_0_bw="9">
<![CDATA[
:1965  %layer2_matrix_7_V_l_17 = load i18* %layer2_matrix_7_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_17"/></StgValue>
</operation>

<operation id="2417" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="18" op_0_bw="9">
<![CDATA[
:1966  %layer2_matrix_8_V_l_17 = load i18* %layer2_matrix_8_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_17"/></StgValue>
</operation>

<operation id="2418" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="18" op_0_bw="9">
<![CDATA[
:1967  %layer2_matrix_9_V_l_17 = load i18* %layer2_matrix_9_V_a_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_17"/></StgValue>
</operation>

<operation id="2419" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="18" op_0_bw="9">
<![CDATA[
:1968  %layer2_matrix_10_V_53 = load i18* %layer2_matrix_10_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_53"/></StgValue>
</operation>

<operation id="2420" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="18" op_0_bw="9">
<![CDATA[
:1969  %layer2_matrix_11_V_53 = load i18* %layer2_matrix_11_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_53"/></StgValue>
</operation>

<operation id="2421" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="18" op_0_bw="9">
<![CDATA[
:1970  %layer2_matrix_12_V_53 = load i18* %layer2_matrix_12_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_53"/></StgValue>
</operation>

<operation id="2422" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="18" op_0_bw="9">
<![CDATA[
:1971  %layer2_matrix_13_V_53 = load i18* %layer2_matrix_13_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_53"/></StgValue>
</operation>

<operation id="2423" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="18" op_0_bw="9">
<![CDATA[
:1972  %layer2_matrix_14_V_53 = load i18* %layer2_matrix_14_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_53"/></StgValue>
</operation>

<operation id="2424" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="18" op_0_bw="9">
<![CDATA[
:1973  %layer2_matrix_15_V_53 = load i18* %layer2_matrix_15_V_17, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_53"/></StgValue>
</operation>

<operation id="2425" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1974  %tmp_16 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_17, i18 %layer2_matrix_1_V_l_17, i18 %layer2_matrix_2_V_l_17, i18 %layer2_matrix_3_V_l_17, i18 %layer2_matrix_4_V_l_17, i18 %layer2_matrix_5_V_l_17, i18 %layer2_matrix_6_V_l_17, i18 %layer2_matrix_7_V_l_17, i18 %layer2_matrix_8_V_l_17, i18 %layer2_matrix_9_V_l_17, i18 %layer2_matrix_10_V_53, i18 %layer2_matrix_11_V_53, i18 %layer2_matrix_12_V_53, i18 %layer2_matrix_13_V_53, i18 %layer2_matrix_14_V_53, i18 %layer2_matrix_15_V_53, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2426" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="18" op_0_bw="12">
<![CDATA[
:1976  %layer2_kernel_V_0_lo_18 = load i18* %layer2_kernel_V_0_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_18"/></StgValue>
</operation>

<operation id="2427" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="18" op_0_bw="12">
<![CDATA[
:1977  %layer2_kernel_V_1_lo_18 = load i18* %layer2_kernel_V_1_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_18"/></StgValue>
</operation>

<operation id="2428" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="18" op_0_bw="12">
<![CDATA[
:1978  %layer2_kernel_V_2_lo_18 = load i18* %layer2_kernel_V_2_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_18"/></StgValue>
</operation>

<operation id="2429" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="18" op_0_bw="12">
<![CDATA[
:1979  %layer2_kernel_V_3_lo_18 = load i18* %layer2_kernel_V_3_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_18"/></StgValue>
</operation>

<operation id="2430" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="18" op_0_bw="12">
<![CDATA[
:1980  %layer2_kernel_V_4_lo_18 = load i18* %layer2_kernel_V_4_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_18"/></StgValue>
</operation>

<operation id="2431" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="18" op_0_bw="12">
<![CDATA[
:1981  %layer2_kernel_V_5_lo_18 = load i18* %layer2_kernel_V_5_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_18"/></StgValue>
</operation>

<operation id="2432" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="18" op_0_bw="12">
<![CDATA[
:1982  %layer2_kernel_V_6_lo_18 = load i18* %layer2_kernel_V_6_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_18"/></StgValue>
</operation>

<operation id="2433" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="18" op_0_bw="12">
<![CDATA[
:1983  %layer2_kernel_V_7_lo_18 = load i18* %layer2_kernel_V_7_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_18"/></StgValue>
</operation>

<operation id="2434" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="18" op_0_bw="12">
<![CDATA[
:1984  %layer2_kernel_V_8_lo_18 = load i18* %layer2_kernel_V_8_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_18"/></StgValue>
</operation>

<operation id="2435" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="18" op_0_bw="12">
<![CDATA[
:1985  %layer2_kernel_V_9_lo_18 = load i18* %layer2_kernel_V_9_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_18"/></StgValue>
</operation>

<operation id="2436" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="18" op_0_bw="12">
<![CDATA[
:1986  %layer2_kernel_V_10_l_18 = load i18* %layer2_kernel_V_10_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_18"/></StgValue>
</operation>

<operation id="2437" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="18" op_0_bw="12">
<![CDATA[
:1987  %layer2_kernel_V_11_l_18 = load i18* %layer2_kernel_V_11_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_18"/></StgValue>
</operation>

<operation id="2438" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="18" op_0_bw="12">
<![CDATA[
:1988  %layer2_kernel_V_12_l_18 = load i18* %layer2_kernel_V_12_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_18"/></StgValue>
</operation>

<operation id="2439" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="18" op_0_bw="12">
<![CDATA[
:1989  %layer2_kernel_V_13_l_18 = load i18* %layer2_kernel_V_13_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_18"/></StgValue>
</operation>

<operation id="2440" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="18" op_0_bw="12">
<![CDATA[
:1990  %layer2_kernel_V_14_l_18 = load i18* %layer2_kernel_V_14_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_18"/></StgValue>
</operation>

<operation id="2441" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="18" op_0_bw="12">
<![CDATA[
:1991  %layer2_kernel_V_15_l_18 = load i18* %layer2_kernel_V_15_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_18"/></StgValue>
</operation>

<operation id="2442" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="18" op_0_bw="9">
<![CDATA[
:1996  %layer2_matrix_0_V_l_18 = load i18* %layer2_matrix_0_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_18"/></StgValue>
</operation>

<operation id="2443" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="18" op_0_bw="9">
<![CDATA[
:1997  %layer2_matrix_1_V_l_18 = load i18* %layer2_matrix_1_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_18"/></StgValue>
</operation>

<operation id="2444" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="18" op_0_bw="9">
<![CDATA[
:1998  %layer2_matrix_2_V_l_18 = load i18* %layer2_matrix_2_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_18"/></StgValue>
</operation>

<operation id="2445" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="18" op_0_bw="9">
<![CDATA[
:1999  %layer2_matrix_3_V_l_18 = load i18* %layer2_matrix_3_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_18"/></StgValue>
</operation>

<operation id="2446" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="18" op_0_bw="9">
<![CDATA[
:2000  %layer2_matrix_4_V_l_18 = load i18* %layer2_matrix_4_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_18"/></StgValue>
</operation>

<operation id="2447" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="18" op_0_bw="9">
<![CDATA[
:2001  %layer2_matrix_5_V_l_18 = load i18* %layer2_matrix_5_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_18"/></StgValue>
</operation>

<operation id="2448" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="18" op_0_bw="9">
<![CDATA[
:2002  %layer2_matrix_6_V_l_18 = load i18* %layer2_matrix_6_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_18"/></StgValue>
</operation>

<operation id="2449" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="18" op_0_bw="9">
<![CDATA[
:2003  %layer2_matrix_7_V_l_18 = load i18* %layer2_matrix_7_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_18"/></StgValue>
</operation>

<operation id="2450" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="18" op_0_bw="9">
<![CDATA[
:2004  %layer2_matrix_8_V_l_18 = load i18* %layer2_matrix_8_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_18"/></StgValue>
</operation>

<operation id="2451" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="18" op_0_bw="9">
<![CDATA[
:2005  %layer2_matrix_9_V_l_18 = load i18* %layer2_matrix_9_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_18"/></StgValue>
</operation>

<operation id="2452" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="18" op_0_bw="9">
<![CDATA[
:2006  %layer2_matrix_10_V_54 = load i18* %layer2_matrix_10_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_54"/></StgValue>
</operation>

<operation id="2453" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="18" op_0_bw="9">
<![CDATA[
:2007  %layer2_matrix_11_V_54 = load i18* %layer2_matrix_11_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_54"/></StgValue>
</operation>

<operation id="2454" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="18" op_0_bw="9">
<![CDATA[
:2008  %layer2_matrix_12_V_54 = load i18* %layer2_matrix_12_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_54"/></StgValue>
</operation>

<operation id="2455" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="18" op_0_bw="9">
<![CDATA[
:2009  %layer2_matrix_13_V_54 = load i18* %layer2_matrix_13_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_54"/></StgValue>
</operation>

<operation id="2456" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="18" op_0_bw="9">
<![CDATA[
:2010  %layer2_matrix_14_V_54 = load i18* %layer2_matrix_14_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_54"/></StgValue>
</operation>

<operation id="2457" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="18" op_0_bw="9">
<![CDATA[
:2011  %layer2_matrix_15_V_54 = load i18* %layer2_matrix_15_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_54"/></StgValue>
</operation>

<operation id="2458" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="18" op_0_bw="12">
<![CDATA[
:2014  %layer2_kernel_V_0_lo_19 = load i18* %layer2_kernel_V_0_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_19"/></StgValue>
</operation>

<operation id="2459" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="18" op_0_bw="12">
<![CDATA[
:2015  %layer2_kernel_V_1_lo_19 = load i18* %layer2_kernel_V_1_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_19"/></StgValue>
</operation>

<operation id="2460" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="18" op_0_bw="12">
<![CDATA[
:2016  %layer2_kernel_V_2_lo_19 = load i18* %layer2_kernel_V_2_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_19"/></StgValue>
</operation>

<operation id="2461" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="18" op_0_bw="12">
<![CDATA[
:2017  %layer2_kernel_V_3_lo_19 = load i18* %layer2_kernel_V_3_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_19"/></StgValue>
</operation>

<operation id="2462" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="18" op_0_bw="12">
<![CDATA[
:2018  %layer2_kernel_V_4_lo_19 = load i18* %layer2_kernel_V_4_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_19"/></StgValue>
</operation>

<operation id="2463" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="18" op_0_bw="12">
<![CDATA[
:2019  %layer2_kernel_V_5_lo_19 = load i18* %layer2_kernel_V_5_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_19"/></StgValue>
</operation>

<operation id="2464" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="18" op_0_bw="12">
<![CDATA[
:2020  %layer2_kernel_V_6_lo_19 = load i18* %layer2_kernel_V_6_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_19"/></StgValue>
</operation>

<operation id="2465" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="18" op_0_bw="12">
<![CDATA[
:2021  %layer2_kernel_V_7_lo_19 = load i18* %layer2_kernel_V_7_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_19"/></StgValue>
</operation>

<operation id="2466" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="18" op_0_bw="12">
<![CDATA[
:2022  %layer2_kernel_V_8_lo_19 = load i18* %layer2_kernel_V_8_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_19"/></StgValue>
</operation>

<operation id="2467" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="18" op_0_bw="12">
<![CDATA[
:2023  %layer2_kernel_V_9_lo_19 = load i18* %layer2_kernel_V_9_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_19"/></StgValue>
</operation>

<operation id="2468" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="18" op_0_bw="12">
<![CDATA[
:2024  %layer2_kernel_V_10_l_19 = load i18* %layer2_kernel_V_10_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_19"/></StgValue>
</operation>

<operation id="2469" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="18" op_0_bw="12">
<![CDATA[
:2025  %layer2_kernel_V_11_l_19 = load i18* %layer2_kernel_V_11_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_19"/></StgValue>
</operation>

<operation id="2470" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="18" op_0_bw="12">
<![CDATA[
:2026  %layer2_kernel_V_12_l_19 = load i18* %layer2_kernel_V_12_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_19"/></StgValue>
</operation>

<operation id="2471" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="18" op_0_bw="12">
<![CDATA[
:2027  %layer2_kernel_V_13_l_19 = load i18* %layer2_kernel_V_13_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_19"/></StgValue>
</operation>

<operation id="2472" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="18" op_0_bw="12">
<![CDATA[
:2028  %layer2_kernel_V_14_l_19 = load i18* %layer2_kernel_V_14_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_19"/></StgValue>
</operation>

<operation id="2473" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="18" op_0_bw="12">
<![CDATA[
:2029  %layer2_kernel_V_15_l_19 = load i18* %layer2_kernel_V_15_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_19"/></StgValue>
</operation>

<operation id="2474" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="18" op_0_bw="9">
<![CDATA[
:2034  %layer2_matrix_0_V_l_19 = load i18* %layer2_matrix_0_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_19"/></StgValue>
</operation>

<operation id="2475" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="18" op_0_bw="9">
<![CDATA[
:2035  %layer2_matrix_1_V_l_19 = load i18* %layer2_matrix_1_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_19"/></StgValue>
</operation>

<operation id="2476" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="18" op_0_bw="9">
<![CDATA[
:2036  %layer2_matrix_2_V_l_19 = load i18* %layer2_matrix_2_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_19"/></StgValue>
</operation>

<operation id="2477" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="18" op_0_bw="9">
<![CDATA[
:2037  %layer2_matrix_3_V_l_19 = load i18* %layer2_matrix_3_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_19"/></StgValue>
</operation>

<operation id="2478" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="18" op_0_bw="9">
<![CDATA[
:2038  %layer2_matrix_4_V_l_19 = load i18* %layer2_matrix_4_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_19"/></StgValue>
</operation>

<operation id="2479" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="18" op_0_bw="9">
<![CDATA[
:2039  %layer2_matrix_5_V_l_19 = load i18* %layer2_matrix_5_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_19"/></StgValue>
</operation>

<operation id="2480" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="18" op_0_bw="9">
<![CDATA[
:2040  %layer2_matrix_6_V_l_19 = load i18* %layer2_matrix_6_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_19"/></StgValue>
</operation>

<operation id="2481" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="18" op_0_bw="9">
<![CDATA[
:2041  %layer2_matrix_7_V_l_19 = load i18* %layer2_matrix_7_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_19"/></StgValue>
</operation>

<operation id="2482" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="18" op_0_bw="9">
<![CDATA[
:2042  %layer2_matrix_8_V_l_19 = load i18* %layer2_matrix_8_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_19"/></StgValue>
</operation>

<operation id="2483" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="18" op_0_bw="9">
<![CDATA[
:2043  %layer2_matrix_9_V_l_19 = load i18* %layer2_matrix_9_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_19"/></StgValue>
</operation>

<operation id="2484" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="18" op_0_bw="9">
<![CDATA[
:2044  %layer2_matrix_10_V_55 = load i18* %layer2_matrix_10_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_55"/></StgValue>
</operation>

<operation id="2485" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="18" op_0_bw="9">
<![CDATA[
:2045  %layer2_matrix_11_V_55 = load i18* %layer2_matrix_11_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_55"/></StgValue>
</operation>

<operation id="2486" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="18" op_0_bw="9">
<![CDATA[
:2046  %layer2_matrix_12_V_55 = load i18* %layer2_matrix_12_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_55"/></StgValue>
</operation>

<operation id="2487" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="18" op_0_bw="9">
<![CDATA[
:2047  %layer2_matrix_13_V_55 = load i18* %layer2_matrix_13_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_55"/></StgValue>
</operation>

<operation id="2488" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="18" op_0_bw="9">
<![CDATA[
:2048  %layer2_matrix_14_V_55 = load i18* %layer2_matrix_14_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_55"/></StgValue>
</operation>

<operation id="2489" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="18" op_0_bw="9">
<![CDATA[
:2049  %layer2_matrix_15_V_55 = load i18* %layer2_matrix_15_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_55"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:64  %tmp_154 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 10, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %layer2_kernel_V_3_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_20"/></StgValue>
</operation>

<operation id="2492" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:66  %tmp_155 = add i11 -673, %tmp_198_cast2

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="11">
<![CDATA[
:67  %tmp_231_cast = zext i11 %tmp_155 to i32

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="2494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %layer2_kernel_V_3_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_21"/></StgValue>
</operation>

<operation id="2495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:124  %layer2_kernel_V_14_a_20 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_20"/></StgValue>
</operation>

<operation id="2496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:125  %layer2_kernel_V_14_a_21 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_21"/></StgValue>
</operation>

<operation id="2497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:160  %layer2_kernel_V_7_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_20"/></StgValue>
</operation>

<operation id="2498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:161  %layer2_kernel_V_7_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_21"/></StgValue>
</operation>

<operation id="2499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:196  %layer2_kernel_V_15_a_20 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_20"/></StgValue>
</operation>

<operation id="2500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:197  %layer2_kernel_V_15_a_21 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_21"/></StgValue>
</operation>

<operation id="2501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:232  %layer2_kernel_V_4_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_20"/></StgValue>
</operation>

<operation id="2502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:233  %layer2_kernel_V_4_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_21"/></StgValue>
</operation>

<operation id="2503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:268  %layer2_kernel_V_10_a_20 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_20"/></StgValue>
</operation>

<operation id="2504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:269  %layer2_kernel_V_10_a_21 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_21"/></StgValue>
</operation>

<operation id="2505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:304  %layer2_kernel_V_6_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_20"/></StgValue>
</operation>

<operation id="2506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:305  %layer2_kernel_V_6_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_21"/></StgValue>
</operation>

<operation id="2507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:340  %layer2_kernel_V_13_a_20 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_20"/></StgValue>
</operation>

<operation id="2508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:341  %layer2_kernel_V_13_a_21 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_21"/></StgValue>
</operation>

<operation id="2509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:376  %layer2_kernel_V_12_a_20 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_20"/></StgValue>
</operation>

<operation id="2510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:377  %layer2_kernel_V_12_a_21 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_21"/></StgValue>
</operation>

<operation id="2511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:412  %layer2_kernel_V_9_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_20"/></StgValue>
</operation>

<operation id="2512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:413  %layer2_kernel_V_9_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_21"/></StgValue>
</operation>

<operation id="2513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:448  %layer2_kernel_V_5_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_20"/></StgValue>
</operation>

<operation id="2514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:449  %layer2_kernel_V_5_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_21"/></StgValue>
</operation>

<operation id="2515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:484  %layer2_kernel_V_1_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_20"/></StgValue>
</operation>

<operation id="2516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:485  %layer2_kernel_V_1_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_21"/></StgValue>
</operation>

<operation id="2517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:520  %layer2_kernel_V_2_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_20"/></StgValue>
</operation>

<operation id="2518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:521  %layer2_kernel_V_2_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_21"/></StgValue>
</operation>

<operation id="2519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:556  %layer2_kernel_V_11_a_20 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_20"/></StgValue>
</operation>

<operation id="2520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:557  %layer2_kernel_V_11_a_21 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_21"/></StgValue>
</operation>

<operation id="2521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:592  %layer2_kernel_V_0_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_20"/></StgValue>
</operation>

<operation id="2522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:593  %layer2_kernel_V_0_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_21"/></StgValue>
</operation>

<operation id="2523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:628  %layer2_kernel_V_8_ad_20 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_154

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_20"/></StgValue>
</operation>

<operation id="2524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:629  %layer2_kernel_V_8_ad_21 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_21"/></StgValue>
</operation>

<operation id="2525" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:704  %tmp_187 = add i10 %newIndex1_i_cast, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="10">
<![CDATA[
:705  %tmp_273_cast = zext i10 %tmp_187 to i32

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="2527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:706  %layer2_matrix_0_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_20"/></StgValue>
</operation>

<operation id="2528" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:707  %tmp_188 = add i10 %newIndex1_i_cast, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="10">
<![CDATA[
:708  %tmp_274_cast = zext i10 %tmp_188 to i32

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="2530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:709  %layer2_matrix_0_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_21"/></StgValue>
</operation>

<operation id="2531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:772  %layer2_matrix_1_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_20"/></StgValue>
</operation>

<operation id="2532" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:773  %layer2_matrix_1_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_21"/></StgValue>
</operation>

<operation id="2533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:808  %layer2_matrix_2_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_20"/></StgValue>
</operation>

<operation id="2534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:809  %layer2_matrix_2_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_21"/></StgValue>
</operation>

<operation id="2535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:844  %layer2_matrix_3_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_20"/></StgValue>
</operation>

<operation id="2536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:845  %layer2_matrix_3_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_21"/></StgValue>
</operation>

<operation id="2537" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:880  %layer2_matrix_4_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_20"/></StgValue>
</operation>

<operation id="2538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:881  %layer2_matrix_4_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_21"/></StgValue>
</operation>

<operation id="2539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:916  %layer2_matrix_5_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_20"/></StgValue>
</operation>

<operation id="2540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:917  %layer2_matrix_5_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_21"/></StgValue>
</operation>

<operation id="2541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:952  %layer2_matrix_6_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_20"/></StgValue>
</operation>

<operation id="2542" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:953  %layer2_matrix_6_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_21"/></StgValue>
</operation>

<operation id="2543" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:988  %layer2_matrix_7_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_20"/></StgValue>
</operation>

<operation id="2544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:989  %layer2_matrix_7_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_21"/></StgValue>
</operation>

<operation id="2545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1024  %layer2_matrix_8_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_20"/></StgValue>
</operation>

<operation id="2546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1025  %layer2_matrix_8_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_21"/></StgValue>
</operation>

<operation id="2547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1060  %layer2_matrix_9_V_a_20 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_20"/></StgValue>
</operation>

<operation id="2548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1061  %layer2_matrix_9_V_a_21 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_21"/></StgValue>
</operation>

<operation id="2549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1096  %layer2_matrix_10_V_20 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_20"/></StgValue>
</operation>

<operation id="2550" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1097  %layer2_matrix_10_V_21 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_21"/></StgValue>
</operation>

<operation id="2551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1132  %layer2_matrix_11_V_20 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_20"/></StgValue>
</operation>

<operation id="2552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1133  %layer2_matrix_11_V_21 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_21"/></StgValue>
</operation>

<operation id="2553" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1168  %layer2_matrix_12_V_20 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_20"/></StgValue>
</operation>

<operation id="2554" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1169  %layer2_matrix_12_V_21 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_21"/></StgValue>
</operation>

<operation id="2555" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1204  %layer2_matrix_13_V_20 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_20"/></StgValue>
</operation>

<operation id="2556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1205  %layer2_matrix_13_V_21 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_21"/></StgValue>
</operation>

<operation id="2557" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1240  %layer2_matrix_14_V_20 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_20"/></StgValue>
</operation>

<operation id="2558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1241  %layer2_matrix_14_V_21 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_21"/></StgValue>
</operation>

<operation id="2559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1276  %layer2_matrix_15_V_20 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_20"/></StgValue>
</operation>

<operation id="2560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1277  %layer2_matrix_15_V_21 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_21"/></StgValue>
</operation>

<operation id="2561" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1861  %tmp_17_2_2_30_i = add i18 %agg_result_V_i14, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_17_2_2_30_i"/></StgValue>
</operation>

<operation id="2562" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1899  %tmp_17_2_3_30_i = add i18 %agg_result_V_i15, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_17_2_3_30_i"/></StgValue>
</operation>

<operation id="2563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="30" op_0_bw="18">
<![CDATA[
:1917  %tmp_cast_i16 = sext i18 %op_V_read_assign_16 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i16"/></StgValue>
</operation>

<operation id="2564" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1918  %c_V_47 = mul i30 %tmp_cast_i16, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_47"/></StgValue>
</operation>

<operation id="2565" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1919  %agg_result_V_i16 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_47, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i16"/></StgValue>
</operation>

<operation id="2566" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="30" op_0_bw="18">
<![CDATA[
:1955  %tmp_cast_i17 = sext i18 %op_V_read_assign_17 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i17"/></StgValue>
</operation>

<operation id="2567" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1956  %c_V_48 = mul i30 %tmp_cast_i17, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_48"/></StgValue>
</operation>

<operation id="2568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1957  %agg_result_V_i17 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_48, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i17"/></StgValue>
</operation>

<operation id="2569" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="18" op_0_bw="12">
<![CDATA[
:1976  %layer2_kernel_V_0_lo_18 = load i18* %layer2_kernel_V_0_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_18"/></StgValue>
</operation>

<operation id="2570" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="18" op_0_bw="12">
<![CDATA[
:1977  %layer2_kernel_V_1_lo_18 = load i18* %layer2_kernel_V_1_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_18"/></StgValue>
</operation>

<operation id="2571" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="18" op_0_bw="12">
<![CDATA[
:1978  %layer2_kernel_V_2_lo_18 = load i18* %layer2_kernel_V_2_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_18"/></StgValue>
</operation>

<operation id="2572" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="18" op_0_bw="12">
<![CDATA[
:1979  %layer2_kernel_V_3_lo_18 = load i18* %layer2_kernel_V_3_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_18"/></StgValue>
</operation>

<operation id="2573" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="18" op_0_bw="12">
<![CDATA[
:1980  %layer2_kernel_V_4_lo_18 = load i18* %layer2_kernel_V_4_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_18"/></StgValue>
</operation>

<operation id="2574" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="18" op_0_bw="12">
<![CDATA[
:1981  %layer2_kernel_V_5_lo_18 = load i18* %layer2_kernel_V_5_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_18"/></StgValue>
</operation>

<operation id="2575" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="18" op_0_bw="12">
<![CDATA[
:1982  %layer2_kernel_V_6_lo_18 = load i18* %layer2_kernel_V_6_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_18"/></StgValue>
</operation>

<operation id="2576" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="18" op_0_bw="12">
<![CDATA[
:1983  %layer2_kernel_V_7_lo_18 = load i18* %layer2_kernel_V_7_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_18"/></StgValue>
</operation>

<operation id="2577" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="18" op_0_bw="12">
<![CDATA[
:1984  %layer2_kernel_V_8_lo_18 = load i18* %layer2_kernel_V_8_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_18"/></StgValue>
</operation>

<operation id="2578" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="18" op_0_bw="12">
<![CDATA[
:1985  %layer2_kernel_V_9_lo_18 = load i18* %layer2_kernel_V_9_ad_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_18"/></StgValue>
</operation>

<operation id="2579" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="18" op_0_bw="12">
<![CDATA[
:1986  %layer2_kernel_V_10_l_18 = load i18* %layer2_kernel_V_10_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_18"/></StgValue>
</operation>

<operation id="2580" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="18" op_0_bw="12">
<![CDATA[
:1987  %layer2_kernel_V_11_l_18 = load i18* %layer2_kernel_V_11_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_18"/></StgValue>
</operation>

<operation id="2581" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="18" op_0_bw="12">
<![CDATA[
:1988  %layer2_kernel_V_12_l_18 = load i18* %layer2_kernel_V_12_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_18"/></StgValue>
</operation>

<operation id="2582" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="18" op_0_bw="12">
<![CDATA[
:1989  %layer2_kernel_V_13_l_18 = load i18* %layer2_kernel_V_13_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_18"/></StgValue>
</operation>

<operation id="2583" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="18" op_0_bw="12">
<![CDATA[
:1990  %layer2_kernel_V_14_l_18 = load i18* %layer2_kernel_V_14_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_18"/></StgValue>
</operation>

<operation id="2584" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="18" op_0_bw="12">
<![CDATA[
:1991  %layer2_kernel_V_15_l_18 = load i18* %layer2_kernel_V_15_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_18"/></StgValue>
</operation>

<operation id="2585" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:1992  %op_V_read_assign_18 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_18, i18 %layer2_kernel_V_1_lo_18, i18 %layer2_kernel_V_2_lo_18, i18 %layer2_kernel_V_3_lo_18, i18 %layer2_kernel_V_4_lo_18, i18 %layer2_kernel_V_5_lo_18, i18 %layer2_kernel_V_6_lo_18, i18 %layer2_kernel_V_7_lo_18, i18 %layer2_kernel_V_8_lo_18, i18 %layer2_kernel_V_9_lo_18, i18 %layer2_kernel_V_10_l_18, i18 %layer2_kernel_V_11_l_18, i18 %layer2_kernel_V_12_l_18, i18 %layer2_kernel_V_13_l_18, i18 %layer2_kernel_V_14_l_18, i18 %layer2_kernel_V_15_l_18, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_18"/></StgValue>
</operation>

<operation id="2586" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="18" op_0_bw="9">
<![CDATA[
:1996  %layer2_matrix_0_V_l_18 = load i18* %layer2_matrix_0_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_18"/></StgValue>
</operation>

<operation id="2587" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="18" op_0_bw="9">
<![CDATA[
:1997  %layer2_matrix_1_V_l_18 = load i18* %layer2_matrix_1_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_18"/></StgValue>
</operation>

<operation id="2588" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="18" op_0_bw="9">
<![CDATA[
:1998  %layer2_matrix_2_V_l_18 = load i18* %layer2_matrix_2_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_18"/></StgValue>
</operation>

<operation id="2589" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="18" op_0_bw="9">
<![CDATA[
:1999  %layer2_matrix_3_V_l_18 = load i18* %layer2_matrix_3_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_18"/></StgValue>
</operation>

<operation id="2590" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="18" op_0_bw="9">
<![CDATA[
:2000  %layer2_matrix_4_V_l_18 = load i18* %layer2_matrix_4_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_18"/></StgValue>
</operation>

<operation id="2591" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="18" op_0_bw="9">
<![CDATA[
:2001  %layer2_matrix_5_V_l_18 = load i18* %layer2_matrix_5_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_18"/></StgValue>
</operation>

<operation id="2592" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="18" op_0_bw="9">
<![CDATA[
:2002  %layer2_matrix_6_V_l_18 = load i18* %layer2_matrix_6_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_18"/></StgValue>
</operation>

<operation id="2593" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="18" op_0_bw="9">
<![CDATA[
:2003  %layer2_matrix_7_V_l_18 = load i18* %layer2_matrix_7_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_18"/></StgValue>
</operation>

<operation id="2594" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="18" op_0_bw="9">
<![CDATA[
:2004  %layer2_matrix_8_V_l_18 = load i18* %layer2_matrix_8_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_18"/></StgValue>
</operation>

<operation id="2595" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="18" op_0_bw="9">
<![CDATA[
:2005  %layer2_matrix_9_V_l_18 = load i18* %layer2_matrix_9_V_a_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_18"/></StgValue>
</operation>

<operation id="2596" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="18" op_0_bw="9">
<![CDATA[
:2006  %layer2_matrix_10_V_54 = load i18* %layer2_matrix_10_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_54"/></StgValue>
</operation>

<operation id="2597" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="18" op_0_bw="9">
<![CDATA[
:2007  %layer2_matrix_11_V_54 = load i18* %layer2_matrix_11_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_54"/></StgValue>
</operation>

<operation id="2598" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="18" op_0_bw="9">
<![CDATA[
:2008  %layer2_matrix_12_V_54 = load i18* %layer2_matrix_12_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_54"/></StgValue>
</operation>

<operation id="2599" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="18" op_0_bw="9">
<![CDATA[
:2009  %layer2_matrix_13_V_54 = load i18* %layer2_matrix_13_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_54"/></StgValue>
</operation>

<operation id="2600" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="18" op_0_bw="9">
<![CDATA[
:2010  %layer2_matrix_14_V_54 = load i18* %layer2_matrix_14_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_54"/></StgValue>
</operation>

<operation id="2601" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="18" op_0_bw="9">
<![CDATA[
:2011  %layer2_matrix_15_V_54 = load i18* %layer2_matrix_15_V_18, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_54"/></StgValue>
</operation>

<operation id="2602" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2012  %tmp_17 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_18, i18 %layer2_matrix_1_V_l_18, i18 %layer2_matrix_2_V_l_18, i18 %layer2_matrix_3_V_l_18, i18 %layer2_matrix_4_V_l_18, i18 %layer2_matrix_5_V_l_18, i18 %layer2_matrix_6_V_l_18, i18 %layer2_matrix_7_V_l_18, i18 %layer2_matrix_8_V_l_18, i18 %layer2_matrix_9_V_l_18, i18 %layer2_matrix_10_V_54, i18 %layer2_matrix_11_V_54, i18 %layer2_matrix_12_V_54, i18 %layer2_matrix_13_V_54, i18 %layer2_matrix_14_V_54, i18 %layer2_matrix_15_V_54, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2603" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="18" op_0_bw="12">
<![CDATA[
:2014  %layer2_kernel_V_0_lo_19 = load i18* %layer2_kernel_V_0_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_19"/></StgValue>
</operation>

<operation id="2604" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="18" op_0_bw="12">
<![CDATA[
:2015  %layer2_kernel_V_1_lo_19 = load i18* %layer2_kernel_V_1_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_19"/></StgValue>
</operation>

<operation id="2605" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="18" op_0_bw="12">
<![CDATA[
:2016  %layer2_kernel_V_2_lo_19 = load i18* %layer2_kernel_V_2_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_19"/></StgValue>
</operation>

<operation id="2606" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="18" op_0_bw="12">
<![CDATA[
:2017  %layer2_kernel_V_3_lo_19 = load i18* %layer2_kernel_V_3_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_19"/></StgValue>
</operation>

<operation id="2607" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="18" op_0_bw="12">
<![CDATA[
:2018  %layer2_kernel_V_4_lo_19 = load i18* %layer2_kernel_V_4_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_19"/></StgValue>
</operation>

<operation id="2608" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="18" op_0_bw="12">
<![CDATA[
:2019  %layer2_kernel_V_5_lo_19 = load i18* %layer2_kernel_V_5_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_19"/></StgValue>
</operation>

<operation id="2609" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="18" op_0_bw="12">
<![CDATA[
:2020  %layer2_kernel_V_6_lo_19 = load i18* %layer2_kernel_V_6_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_19"/></StgValue>
</operation>

<operation id="2610" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="18" op_0_bw="12">
<![CDATA[
:2021  %layer2_kernel_V_7_lo_19 = load i18* %layer2_kernel_V_7_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_19"/></StgValue>
</operation>

<operation id="2611" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="18" op_0_bw="12">
<![CDATA[
:2022  %layer2_kernel_V_8_lo_19 = load i18* %layer2_kernel_V_8_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_19"/></StgValue>
</operation>

<operation id="2612" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="18" op_0_bw="12">
<![CDATA[
:2023  %layer2_kernel_V_9_lo_19 = load i18* %layer2_kernel_V_9_ad_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_19"/></StgValue>
</operation>

<operation id="2613" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="18" op_0_bw="12">
<![CDATA[
:2024  %layer2_kernel_V_10_l_19 = load i18* %layer2_kernel_V_10_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_19"/></StgValue>
</operation>

<operation id="2614" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="18" op_0_bw="12">
<![CDATA[
:2025  %layer2_kernel_V_11_l_19 = load i18* %layer2_kernel_V_11_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_19"/></StgValue>
</operation>

<operation id="2615" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="18" op_0_bw="12">
<![CDATA[
:2026  %layer2_kernel_V_12_l_19 = load i18* %layer2_kernel_V_12_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_19"/></StgValue>
</operation>

<operation id="2616" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="18" op_0_bw="12">
<![CDATA[
:2027  %layer2_kernel_V_13_l_19 = load i18* %layer2_kernel_V_13_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_19"/></StgValue>
</operation>

<operation id="2617" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="18" op_0_bw="12">
<![CDATA[
:2028  %layer2_kernel_V_14_l_19 = load i18* %layer2_kernel_V_14_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_19"/></StgValue>
</operation>

<operation id="2618" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="18" op_0_bw="12">
<![CDATA[
:2029  %layer2_kernel_V_15_l_19 = load i18* %layer2_kernel_V_15_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_19"/></StgValue>
</operation>

<operation id="2619" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2030  %op_V_read_assign_19 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_19, i18 %layer2_kernel_V_1_lo_19, i18 %layer2_kernel_V_2_lo_19, i18 %layer2_kernel_V_3_lo_19, i18 %layer2_kernel_V_4_lo_19, i18 %layer2_kernel_V_5_lo_19, i18 %layer2_kernel_V_6_lo_19, i18 %layer2_kernel_V_7_lo_19, i18 %layer2_kernel_V_8_lo_19, i18 %layer2_kernel_V_9_lo_19, i18 %layer2_kernel_V_10_l_19, i18 %layer2_kernel_V_11_l_19, i18 %layer2_kernel_V_12_l_19, i18 %layer2_kernel_V_13_l_19, i18 %layer2_kernel_V_14_l_19, i18 %layer2_kernel_V_15_l_19, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_19"/></StgValue>
</operation>

<operation id="2620" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="18" op_0_bw="9">
<![CDATA[
:2034  %layer2_matrix_0_V_l_19 = load i18* %layer2_matrix_0_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_19"/></StgValue>
</operation>

<operation id="2621" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="18" op_0_bw="9">
<![CDATA[
:2035  %layer2_matrix_1_V_l_19 = load i18* %layer2_matrix_1_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_19"/></StgValue>
</operation>

<operation id="2622" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="18" op_0_bw="9">
<![CDATA[
:2036  %layer2_matrix_2_V_l_19 = load i18* %layer2_matrix_2_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_19"/></StgValue>
</operation>

<operation id="2623" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="18" op_0_bw="9">
<![CDATA[
:2037  %layer2_matrix_3_V_l_19 = load i18* %layer2_matrix_3_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_19"/></StgValue>
</operation>

<operation id="2624" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="18" op_0_bw="9">
<![CDATA[
:2038  %layer2_matrix_4_V_l_19 = load i18* %layer2_matrix_4_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_19"/></StgValue>
</operation>

<operation id="2625" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="18" op_0_bw="9">
<![CDATA[
:2039  %layer2_matrix_5_V_l_19 = load i18* %layer2_matrix_5_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_19"/></StgValue>
</operation>

<operation id="2626" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="18" op_0_bw="9">
<![CDATA[
:2040  %layer2_matrix_6_V_l_19 = load i18* %layer2_matrix_6_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_19"/></StgValue>
</operation>

<operation id="2627" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="18" op_0_bw="9">
<![CDATA[
:2041  %layer2_matrix_7_V_l_19 = load i18* %layer2_matrix_7_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_19"/></StgValue>
</operation>

<operation id="2628" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="18" op_0_bw="9">
<![CDATA[
:2042  %layer2_matrix_8_V_l_19 = load i18* %layer2_matrix_8_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_19"/></StgValue>
</operation>

<operation id="2629" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="18" op_0_bw="9">
<![CDATA[
:2043  %layer2_matrix_9_V_l_19 = load i18* %layer2_matrix_9_V_a_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_19"/></StgValue>
</operation>

<operation id="2630" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="18" op_0_bw="9">
<![CDATA[
:2044  %layer2_matrix_10_V_55 = load i18* %layer2_matrix_10_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_55"/></StgValue>
</operation>

<operation id="2631" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="18" op_0_bw="9">
<![CDATA[
:2045  %layer2_matrix_11_V_55 = load i18* %layer2_matrix_11_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_55"/></StgValue>
</operation>

<operation id="2632" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="18" op_0_bw="9">
<![CDATA[
:2046  %layer2_matrix_12_V_55 = load i18* %layer2_matrix_12_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_55"/></StgValue>
</operation>

<operation id="2633" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="18" op_0_bw="9">
<![CDATA[
:2047  %layer2_matrix_13_V_55 = load i18* %layer2_matrix_13_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_55"/></StgValue>
</operation>

<operation id="2634" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="18" op_0_bw="9">
<![CDATA[
:2048  %layer2_matrix_14_V_55 = load i18* %layer2_matrix_14_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_55"/></StgValue>
</operation>

<operation id="2635" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="18" op_0_bw="9">
<![CDATA[
:2049  %layer2_matrix_15_V_55 = load i18* %layer2_matrix_15_V_19, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_55"/></StgValue>
</operation>

<operation id="2636" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2050  %tmp_18 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_19, i18 %layer2_matrix_1_V_l_19, i18 %layer2_matrix_2_V_l_19, i18 %layer2_matrix_3_V_l_19, i18 %layer2_matrix_4_V_l_19, i18 %layer2_matrix_5_V_l_19, i18 %layer2_matrix_6_V_l_19, i18 %layer2_matrix_7_V_l_19, i18 %layer2_matrix_8_V_l_19, i18 %layer2_matrix_9_V_l_19, i18 %layer2_matrix_10_V_55, i18 %layer2_matrix_11_V_55, i18 %layer2_matrix_12_V_55, i18 %layer2_matrix_13_V_55, i18 %layer2_matrix_14_V_55, i18 %layer2_matrix_15_V_55, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2637" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="18" op_0_bw="12">
<![CDATA[
:2052  %layer2_kernel_V_0_lo_20 = load i18* %layer2_kernel_V_0_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_20"/></StgValue>
</operation>

<operation id="2638" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="18" op_0_bw="12">
<![CDATA[
:2053  %layer2_kernel_V_1_lo_20 = load i18* %layer2_kernel_V_1_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_20"/></StgValue>
</operation>

<operation id="2639" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="18" op_0_bw="12">
<![CDATA[
:2054  %layer2_kernel_V_2_lo_20 = load i18* %layer2_kernel_V_2_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_20"/></StgValue>
</operation>

<operation id="2640" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="18" op_0_bw="12">
<![CDATA[
:2055  %layer2_kernel_V_3_lo_20 = load i18* %layer2_kernel_V_3_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_20"/></StgValue>
</operation>

<operation id="2641" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="18" op_0_bw="12">
<![CDATA[
:2056  %layer2_kernel_V_4_lo_20 = load i18* %layer2_kernel_V_4_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_20"/></StgValue>
</operation>

<operation id="2642" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="18" op_0_bw="12">
<![CDATA[
:2057  %layer2_kernel_V_5_lo_20 = load i18* %layer2_kernel_V_5_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_20"/></StgValue>
</operation>

<operation id="2643" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="18" op_0_bw="12">
<![CDATA[
:2058  %layer2_kernel_V_6_lo_20 = load i18* %layer2_kernel_V_6_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_20"/></StgValue>
</operation>

<operation id="2644" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="18" op_0_bw="12">
<![CDATA[
:2059  %layer2_kernel_V_7_lo_20 = load i18* %layer2_kernel_V_7_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_20"/></StgValue>
</operation>

<operation id="2645" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="18" op_0_bw="12">
<![CDATA[
:2060  %layer2_kernel_V_8_lo_20 = load i18* %layer2_kernel_V_8_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_20"/></StgValue>
</operation>

<operation id="2646" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="18" op_0_bw="12">
<![CDATA[
:2061  %layer2_kernel_V_9_lo_20 = load i18* %layer2_kernel_V_9_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_20"/></StgValue>
</operation>

<operation id="2647" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="18" op_0_bw="12">
<![CDATA[
:2062  %layer2_kernel_V_10_l_20 = load i18* %layer2_kernel_V_10_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_20"/></StgValue>
</operation>

<operation id="2648" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="18" op_0_bw="12">
<![CDATA[
:2063  %layer2_kernel_V_11_l_20 = load i18* %layer2_kernel_V_11_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_20"/></StgValue>
</operation>

<operation id="2649" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="18" op_0_bw="12">
<![CDATA[
:2064  %layer2_kernel_V_12_l_20 = load i18* %layer2_kernel_V_12_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_20"/></StgValue>
</operation>

<operation id="2650" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="18" op_0_bw="12">
<![CDATA[
:2065  %layer2_kernel_V_13_l_20 = load i18* %layer2_kernel_V_13_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_20"/></StgValue>
</operation>

<operation id="2651" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="18" op_0_bw="12">
<![CDATA[
:2066  %layer2_kernel_V_14_l_20 = load i18* %layer2_kernel_V_14_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_20"/></StgValue>
</operation>

<operation id="2652" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="18" op_0_bw="12">
<![CDATA[
:2067  %layer2_kernel_V_15_l_20 = load i18* %layer2_kernel_V_15_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_20"/></StgValue>
</operation>

<operation id="2653" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="18" op_0_bw="9">
<![CDATA[
:2072  %layer2_matrix_0_V_l_20 = load i18* %layer2_matrix_0_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_20"/></StgValue>
</operation>

<operation id="2654" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="18" op_0_bw="9">
<![CDATA[
:2073  %layer2_matrix_1_V_l_20 = load i18* %layer2_matrix_1_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_20"/></StgValue>
</operation>

<operation id="2655" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="18" op_0_bw="9">
<![CDATA[
:2074  %layer2_matrix_2_V_l_20 = load i18* %layer2_matrix_2_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_20"/></StgValue>
</operation>

<operation id="2656" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="18" op_0_bw="9">
<![CDATA[
:2075  %layer2_matrix_3_V_l_20 = load i18* %layer2_matrix_3_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_20"/></StgValue>
</operation>

<operation id="2657" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="18" op_0_bw="9">
<![CDATA[
:2076  %layer2_matrix_4_V_l_20 = load i18* %layer2_matrix_4_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_20"/></StgValue>
</operation>

<operation id="2658" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="18" op_0_bw="9">
<![CDATA[
:2077  %layer2_matrix_5_V_l_20 = load i18* %layer2_matrix_5_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_20"/></StgValue>
</operation>

<operation id="2659" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="18" op_0_bw="9">
<![CDATA[
:2078  %layer2_matrix_6_V_l_20 = load i18* %layer2_matrix_6_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_20"/></StgValue>
</operation>

<operation id="2660" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="18" op_0_bw="9">
<![CDATA[
:2079  %layer2_matrix_7_V_l_20 = load i18* %layer2_matrix_7_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_20"/></StgValue>
</operation>

<operation id="2661" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="18" op_0_bw="9">
<![CDATA[
:2080  %layer2_matrix_8_V_l_20 = load i18* %layer2_matrix_8_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_20"/></StgValue>
</operation>

<operation id="2662" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="18" op_0_bw="9">
<![CDATA[
:2081  %layer2_matrix_9_V_l_20 = load i18* %layer2_matrix_9_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_20"/></StgValue>
</operation>

<operation id="2663" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="18" op_0_bw="9">
<![CDATA[
:2082  %layer2_matrix_10_V_56 = load i18* %layer2_matrix_10_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_56"/></StgValue>
</operation>

<operation id="2664" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="18" op_0_bw="9">
<![CDATA[
:2083  %layer2_matrix_11_V_56 = load i18* %layer2_matrix_11_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_56"/></StgValue>
</operation>

<operation id="2665" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="18" op_0_bw="9">
<![CDATA[
:2084  %layer2_matrix_12_V_56 = load i18* %layer2_matrix_12_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_56"/></StgValue>
</operation>

<operation id="2666" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="18" op_0_bw="9">
<![CDATA[
:2085  %layer2_matrix_13_V_56 = load i18* %layer2_matrix_13_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_56"/></StgValue>
</operation>

<operation id="2667" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="18" op_0_bw="9">
<![CDATA[
:2086  %layer2_matrix_14_V_56 = load i18* %layer2_matrix_14_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_56"/></StgValue>
</operation>

<operation id="2668" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="18" op_0_bw="9">
<![CDATA[
:2087  %layer2_matrix_15_V_56 = load i18* %layer2_matrix_15_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_56"/></StgValue>
</operation>

<operation id="2669" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="18" op_0_bw="12">
<![CDATA[
:2090  %layer2_kernel_V_0_lo_21 = load i18* %layer2_kernel_V_0_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_21"/></StgValue>
</operation>

<operation id="2670" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="18" op_0_bw="12">
<![CDATA[
:2091  %layer2_kernel_V_1_lo_21 = load i18* %layer2_kernel_V_1_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_21"/></StgValue>
</operation>

<operation id="2671" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="18" op_0_bw="12">
<![CDATA[
:2092  %layer2_kernel_V_2_lo_21 = load i18* %layer2_kernel_V_2_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_21"/></StgValue>
</operation>

<operation id="2672" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="18" op_0_bw="12">
<![CDATA[
:2093  %layer2_kernel_V_3_lo_21 = load i18* %layer2_kernel_V_3_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_21"/></StgValue>
</operation>

<operation id="2673" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="18" op_0_bw="12">
<![CDATA[
:2094  %layer2_kernel_V_4_lo_21 = load i18* %layer2_kernel_V_4_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_21"/></StgValue>
</operation>

<operation id="2674" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="18" op_0_bw="12">
<![CDATA[
:2095  %layer2_kernel_V_5_lo_21 = load i18* %layer2_kernel_V_5_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_21"/></StgValue>
</operation>

<operation id="2675" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="18" op_0_bw="12">
<![CDATA[
:2096  %layer2_kernel_V_6_lo_21 = load i18* %layer2_kernel_V_6_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_21"/></StgValue>
</operation>

<operation id="2676" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="18" op_0_bw="12">
<![CDATA[
:2097  %layer2_kernel_V_7_lo_21 = load i18* %layer2_kernel_V_7_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_21"/></StgValue>
</operation>

<operation id="2677" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="18" op_0_bw="12">
<![CDATA[
:2098  %layer2_kernel_V_8_lo_21 = load i18* %layer2_kernel_V_8_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_21"/></StgValue>
</operation>

<operation id="2678" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="18" op_0_bw="12">
<![CDATA[
:2099  %layer2_kernel_V_9_lo_21 = load i18* %layer2_kernel_V_9_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_21"/></StgValue>
</operation>

<operation id="2679" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="18" op_0_bw="12">
<![CDATA[
:2100  %layer2_kernel_V_10_l_21 = load i18* %layer2_kernel_V_10_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_21"/></StgValue>
</operation>

<operation id="2680" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="18" op_0_bw="12">
<![CDATA[
:2101  %layer2_kernel_V_11_l_21 = load i18* %layer2_kernel_V_11_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_21"/></StgValue>
</operation>

<operation id="2681" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="18" op_0_bw="12">
<![CDATA[
:2102  %layer2_kernel_V_12_l_21 = load i18* %layer2_kernel_V_12_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_21"/></StgValue>
</operation>

<operation id="2682" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="18" op_0_bw="12">
<![CDATA[
:2103  %layer2_kernel_V_13_l_21 = load i18* %layer2_kernel_V_13_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_21"/></StgValue>
</operation>

<operation id="2683" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="18" op_0_bw="12">
<![CDATA[
:2104  %layer2_kernel_V_14_l_21 = load i18* %layer2_kernel_V_14_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_21"/></StgValue>
</operation>

<operation id="2684" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="18" op_0_bw="12">
<![CDATA[
:2105  %layer2_kernel_V_15_l_21 = load i18* %layer2_kernel_V_15_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_21"/></StgValue>
</operation>

<operation id="2685" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="18" op_0_bw="9">
<![CDATA[
:2110  %layer2_matrix_0_V_l_21 = load i18* %layer2_matrix_0_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_21"/></StgValue>
</operation>

<operation id="2686" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="18" op_0_bw="9">
<![CDATA[
:2111  %layer2_matrix_1_V_l_21 = load i18* %layer2_matrix_1_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_21"/></StgValue>
</operation>

<operation id="2687" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="18" op_0_bw="9">
<![CDATA[
:2112  %layer2_matrix_2_V_l_21 = load i18* %layer2_matrix_2_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_21"/></StgValue>
</operation>

<operation id="2688" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="18" op_0_bw="9">
<![CDATA[
:2113  %layer2_matrix_3_V_l_21 = load i18* %layer2_matrix_3_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_21"/></StgValue>
</operation>

<operation id="2689" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="18" op_0_bw="9">
<![CDATA[
:2114  %layer2_matrix_4_V_l_21 = load i18* %layer2_matrix_4_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_21"/></StgValue>
</operation>

<operation id="2690" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="18" op_0_bw="9">
<![CDATA[
:2115  %layer2_matrix_5_V_l_21 = load i18* %layer2_matrix_5_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_21"/></StgValue>
</operation>

<operation id="2691" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="18" op_0_bw="9">
<![CDATA[
:2116  %layer2_matrix_6_V_l_21 = load i18* %layer2_matrix_6_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_21"/></StgValue>
</operation>

<operation id="2692" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="18" op_0_bw="9">
<![CDATA[
:2117  %layer2_matrix_7_V_l_21 = load i18* %layer2_matrix_7_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_21"/></StgValue>
</operation>

<operation id="2693" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="18" op_0_bw="9">
<![CDATA[
:2118  %layer2_matrix_8_V_l_21 = load i18* %layer2_matrix_8_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_21"/></StgValue>
</operation>

<operation id="2694" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="18" op_0_bw="9">
<![CDATA[
:2119  %layer2_matrix_9_V_l_21 = load i18* %layer2_matrix_9_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_21"/></StgValue>
</operation>

<operation id="2695" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="18" op_0_bw="9">
<![CDATA[
:2120  %layer2_matrix_10_V_57 = load i18* %layer2_matrix_10_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_57"/></StgValue>
</operation>

<operation id="2696" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="18" op_0_bw="9">
<![CDATA[
:2121  %layer2_matrix_11_V_57 = load i18* %layer2_matrix_11_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_57"/></StgValue>
</operation>

<operation id="2697" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="18" op_0_bw="9">
<![CDATA[
:2122  %layer2_matrix_12_V_57 = load i18* %layer2_matrix_12_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_57"/></StgValue>
</operation>

<operation id="2698" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="18" op_0_bw="9">
<![CDATA[
:2123  %layer2_matrix_13_V_57 = load i18* %layer2_matrix_13_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_57"/></StgValue>
</operation>

<operation id="2699" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="18" op_0_bw="9">
<![CDATA[
:2124  %layer2_matrix_14_V_57 = load i18* %layer2_matrix_14_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_57"/></StgValue>
</operation>

<operation id="2700" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="18" op_0_bw="9">
<![CDATA[
:2125  %layer2_matrix_15_V_57 = load i18* %layer2_matrix_15_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_57"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2701" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:69  %tmp_156 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 11, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2702" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %layer2_kernel_V_3_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_22"/></StgValue>
</operation>

<operation id="2703" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:71  %tmp_157 = add i11 -545, %tmp_198_cast2

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2704" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="11">
<![CDATA[
:72  %tmp_234_cast = zext i11 %tmp_157 to i32

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="2705" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %layer2_kernel_V_3_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_23"/></StgValue>
</operation>

<operation id="2706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:126  %layer2_kernel_V_14_a_22 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_22"/></StgValue>
</operation>

<operation id="2707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:127  %layer2_kernel_V_14_a_23 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_23"/></StgValue>
</operation>

<operation id="2708" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:162  %layer2_kernel_V_7_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_22"/></StgValue>
</operation>

<operation id="2709" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:163  %layer2_kernel_V_7_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_23"/></StgValue>
</operation>

<operation id="2710" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:198  %layer2_kernel_V_15_a_22 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_22"/></StgValue>
</operation>

<operation id="2711" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:199  %layer2_kernel_V_15_a_23 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_23"/></StgValue>
</operation>

<operation id="2712" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:234  %layer2_kernel_V_4_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_22"/></StgValue>
</operation>

<operation id="2713" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:235  %layer2_kernel_V_4_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_23"/></StgValue>
</operation>

<operation id="2714" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:270  %layer2_kernel_V_10_a_22 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_22"/></StgValue>
</operation>

<operation id="2715" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:271  %layer2_kernel_V_10_a_23 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_23"/></StgValue>
</operation>

<operation id="2716" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:306  %layer2_kernel_V_6_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_22"/></StgValue>
</operation>

<operation id="2717" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:307  %layer2_kernel_V_6_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_23"/></StgValue>
</operation>

<operation id="2718" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:342  %layer2_kernel_V_13_a_22 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_22"/></StgValue>
</operation>

<operation id="2719" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:343  %layer2_kernel_V_13_a_23 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_23"/></StgValue>
</operation>

<operation id="2720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:378  %layer2_kernel_V_12_a_22 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_22"/></StgValue>
</operation>

<operation id="2721" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:379  %layer2_kernel_V_12_a_23 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_23"/></StgValue>
</operation>

<operation id="2722" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:414  %layer2_kernel_V_9_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_22"/></StgValue>
</operation>

<operation id="2723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:415  %layer2_kernel_V_9_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_23"/></StgValue>
</operation>

<operation id="2724" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:450  %layer2_kernel_V_5_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_22"/></StgValue>
</operation>

<operation id="2725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:451  %layer2_kernel_V_5_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_23"/></StgValue>
</operation>

<operation id="2726" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:486  %layer2_kernel_V_1_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_22"/></StgValue>
</operation>

<operation id="2727" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:487  %layer2_kernel_V_1_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_23"/></StgValue>
</operation>

<operation id="2728" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:522  %layer2_kernel_V_2_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_22"/></StgValue>
</operation>

<operation id="2729" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:523  %layer2_kernel_V_2_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_23"/></StgValue>
</operation>

<operation id="2730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:558  %layer2_kernel_V_11_a_22 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_22"/></StgValue>
</operation>

<operation id="2731" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:559  %layer2_kernel_V_11_a_23 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_23"/></StgValue>
</operation>

<operation id="2732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:594  %layer2_kernel_V_0_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_22"/></StgValue>
</operation>

<operation id="2733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:595  %layer2_kernel_V_0_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_23"/></StgValue>
</operation>

<operation id="2734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:630  %layer2_kernel_V_8_ad_22 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_22"/></StgValue>
</operation>

<operation id="2735" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:631  %layer2_kernel_V_8_ad_23 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_23"/></StgValue>
</operation>

<operation id="2736" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:710  %tmp_189 = add i10 %newIndex1_i_cast, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2737" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="10">
<![CDATA[
:711  %tmp_275_cast = zext i10 %tmp_189 to i32

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="2738" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:712  %layer2_matrix_0_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_22"/></StgValue>
</operation>

<operation id="2739" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:713  %tmp_190 = add i10 %newIndex1_i_cast, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2740" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="10">
<![CDATA[
:714  %tmp_276_cast = zext i10 %tmp_190 to i32

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="2741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:715  %layer2_matrix_0_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_23"/></StgValue>
</operation>

<operation id="2742" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:774  %layer2_matrix_1_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_22"/></StgValue>
</operation>

<operation id="2743" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:775  %layer2_matrix_1_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_23"/></StgValue>
</operation>

<operation id="2744" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:810  %layer2_matrix_2_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_22"/></StgValue>
</operation>

<operation id="2745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:811  %layer2_matrix_2_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_23"/></StgValue>
</operation>

<operation id="2746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:846  %layer2_matrix_3_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_22"/></StgValue>
</operation>

<operation id="2747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:847  %layer2_matrix_3_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_23"/></StgValue>
</operation>

<operation id="2748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:882  %layer2_matrix_4_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_22"/></StgValue>
</operation>

<operation id="2749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:883  %layer2_matrix_4_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_23"/></StgValue>
</operation>

<operation id="2750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:918  %layer2_matrix_5_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_22"/></StgValue>
</operation>

<operation id="2751" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:919  %layer2_matrix_5_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_23"/></StgValue>
</operation>

<operation id="2752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:954  %layer2_matrix_6_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_22"/></StgValue>
</operation>

<operation id="2753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:955  %layer2_matrix_6_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_23"/></StgValue>
</operation>

<operation id="2754" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:990  %layer2_matrix_7_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_22"/></StgValue>
</operation>

<operation id="2755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:991  %layer2_matrix_7_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_23"/></StgValue>
</operation>

<operation id="2756" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1026  %layer2_matrix_8_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_22"/></StgValue>
</operation>

<operation id="2757" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1027  %layer2_matrix_8_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_23"/></StgValue>
</operation>

<operation id="2758" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1062  %layer2_matrix_9_V_a_22 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_22"/></StgValue>
</operation>

<operation id="2759" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1063  %layer2_matrix_9_V_a_23 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_23"/></StgValue>
</operation>

<operation id="2760" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1098  %layer2_matrix_10_V_22 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_22"/></StgValue>
</operation>

<operation id="2761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1099  %layer2_matrix_10_V_23 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_23"/></StgValue>
</operation>

<operation id="2762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1134  %layer2_matrix_11_V_22 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_22"/></StgValue>
</operation>

<operation id="2763" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1135  %layer2_matrix_11_V_23 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_23"/></StgValue>
</operation>

<operation id="2764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1170  %layer2_matrix_12_V_22 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_22"/></StgValue>
</operation>

<operation id="2765" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1171  %layer2_matrix_12_V_23 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_23"/></StgValue>
</operation>

<operation id="2766" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1206  %layer2_matrix_13_V_22 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_22"/></StgValue>
</operation>

<operation id="2767" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1207  %layer2_matrix_13_V_23 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_23"/></StgValue>
</operation>

<operation id="2768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1242  %layer2_matrix_14_V_22 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_22"/></StgValue>
</operation>

<operation id="2769" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1243  %layer2_matrix_14_V_23 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_23"/></StgValue>
</operation>

<operation id="2770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1278  %layer2_matrix_15_V_22 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_22"/></StgValue>
</operation>

<operation id="2771" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1279  %layer2_matrix_15_V_23 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_23"/></StgValue>
</operation>

<operation id="2772" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1937  %tmp_17_2_4_30_i = add i18 %agg_result_V_i16, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_17_2_4_30_i"/></StgValue>
</operation>

<operation id="2773" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1975  %tmp_17_2_5_30_i = add i18 %agg_result_V_i17, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17_2_5_30_i"/></StgValue>
</operation>

<operation id="2774" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="30" op_0_bw="18">
<![CDATA[
:1993  %tmp_cast_i18 = sext i18 %op_V_read_assign_18 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i18"/></StgValue>
</operation>

<operation id="2775" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1994  %c_V_49 = mul i30 %tmp_cast_i18, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_49"/></StgValue>
</operation>

<operation id="2776" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1995  %agg_result_V_i18 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_49, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i18"/></StgValue>
</operation>

<operation id="2777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="30" op_0_bw="18">
<![CDATA[
:2031  %tmp_cast_i19 = sext i18 %op_V_read_assign_19 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i19"/></StgValue>
</operation>

<operation id="2778" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2032  %c_V_50 = mul i30 %tmp_cast_i19, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_50"/></StgValue>
</operation>

<operation id="2779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2033  %agg_result_V_i19 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_50, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i19"/></StgValue>
</operation>

<operation id="2780" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="18" op_0_bw="12">
<![CDATA[
:2052  %layer2_kernel_V_0_lo_20 = load i18* %layer2_kernel_V_0_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_20"/></StgValue>
</operation>

<operation id="2781" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="18" op_0_bw="12">
<![CDATA[
:2053  %layer2_kernel_V_1_lo_20 = load i18* %layer2_kernel_V_1_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_20"/></StgValue>
</operation>

<operation id="2782" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="18" op_0_bw="12">
<![CDATA[
:2054  %layer2_kernel_V_2_lo_20 = load i18* %layer2_kernel_V_2_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_20"/></StgValue>
</operation>

<operation id="2783" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="18" op_0_bw="12">
<![CDATA[
:2055  %layer2_kernel_V_3_lo_20 = load i18* %layer2_kernel_V_3_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_20"/></StgValue>
</operation>

<operation id="2784" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="18" op_0_bw="12">
<![CDATA[
:2056  %layer2_kernel_V_4_lo_20 = load i18* %layer2_kernel_V_4_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_20"/></StgValue>
</operation>

<operation id="2785" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="18" op_0_bw="12">
<![CDATA[
:2057  %layer2_kernel_V_5_lo_20 = load i18* %layer2_kernel_V_5_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_20"/></StgValue>
</operation>

<operation id="2786" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="18" op_0_bw="12">
<![CDATA[
:2058  %layer2_kernel_V_6_lo_20 = load i18* %layer2_kernel_V_6_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_20"/></StgValue>
</operation>

<operation id="2787" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="18" op_0_bw="12">
<![CDATA[
:2059  %layer2_kernel_V_7_lo_20 = load i18* %layer2_kernel_V_7_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_20"/></StgValue>
</operation>

<operation id="2788" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="18" op_0_bw="12">
<![CDATA[
:2060  %layer2_kernel_V_8_lo_20 = load i18* %layer2_kernel_V_8_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_20"/></StgValue>
</operation>

<operation id="2789" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="18" op_0_bw="12">
<![CDATA[
:2061  %layer2_kernel_V_9_lo_20 = load i18* %layer2_kernel_V_9_ad_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_20"/></StgValue>
</operation>

<operation id="2790" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="18" op_0_bw="12">
<![CDATA[
:2062  %layer2_kernel_V_10_l_20 = load i18* %layer2_kernel_V_10_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_20"/></StgValue>
</operation>

<operation id="2791" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="18" op_0_bw="12">
<![CDATA[
:2063  %layer2_kernel_V_11_l_20 = load i18* %layer2_kernel_V_11_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_20"/></StgValue>
</operation>

<operation id="2792" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="18" op_0_bw="12">
<![CDATA[
:2064  %layer2_kernel_V_12_l_20 = load i18* %layer2_kernel_V_12_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_20"/></StgValue>
</operation>

<operation id="2793" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="18" op_0_bw="12">
<![CDATA[
:2065  %layer2_kernel_V_13_l_20 = load i18* %layer2_kernel_V_13_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_20"/></StgValue>
</operation>

<operation id="2794" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="18" op_0_bw="12">
<![CDATA[
:2066  %layer2_kernel_V_14_l_20 = load i18* %layer2_kernel_V_14_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_20"/></StgValue>
</operation>

<operation id="2795" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="18" op_0_bw="12">
<![CDATA[
:2067  %layer2_kernel_V_15_l_20 = load i18* %layer2_kernel_V_15_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_20"/></StgValue>
</operation>

<operation id="2796" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2068  %op_V_read_assign_20 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_20, i18 %layer2_kernel_V_1_lo_20, i18 %layer2_kernel_V_2_lo_20, i18 %layer2_kernel_V_3_lo_20, i18 %layer2_kernel_V_4_lo_20, i18 %layer2_kernel_V_5_lo_20, i18 %layer2_kernel_V_6_lo_20, i18 %layer2_kernel_V_7_lo_20, i18 %layer2_kernel_V_8_lo_20, i18 %layer2_kernel_V_9_lo_20, i18 %layer2_kernel_V_10_l_20, i18 %layer2_kernel_V_11_l_20, i18 %layer2_kernel_V_12_l_20, i18 %layer2_kernel_V_13_l_20, i18 %layer2_kernel_V_14_l_20, i18 %layer2_kernel_V_15_l_20, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_20"/></StgValue>
</operation>

<operation id="2797" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="18" op_0_bw="9">
<![CDATA[
:2072  %layer2_matrix_0_V_l_20 = load i18* %layer2_matrix_0_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_20"/></StgValue>
</operation>

<operation id="2798" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="18" op_0_bw="9">
<![CDATA[
:2073  %layer2_matrix_1_V_l_20 = load i18* %layer2_matrix_1_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_20"/></StgValue>
</operation>

<operation id="2799" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="18" op_0_bw="9">
<![CDATA[
:2074  %layer2_matrix_2_V_l_20 = load i18* %layer2_matrix_2_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_20"/></StgValue>
</operation>

<operation id="2800" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="18" op_0_bw="9">
<![CDATA[
:2075  %layer2_matrix_3_V_l_20 = load i18* %layer2_matrix_3_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_20"/></StgValue>
</operation>

<operation id="2801" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="18" op_0_bw="9">
<![CDATA[
:2076  %layer2_matrix_4_V_l_20 = load i18* %layer2_matrix_4_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_20"/></StgValue>
</operation>

<operation id="2802" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="18" op_0_bw="9">
<![CDATA[
:2077  %layer2_matrix_5_V_l_20 = load i18* %layer2_matrix_5_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_20"/></StgValue>
</operation>

<operation id="2803" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="18" op_0_bw="9">
<![CDATA[
:2078  %layer2_matrix_6_V_l_20 = load i18* %layer2_matrix_6_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_20"/></StgValue>
</operation>

<operation id="2804" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="18" op_0_bw="9">
<![CDATA[
:2079  %layer2_matrix_7_V_l_20 = load i18* %layer2_matrix_7_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_20"/></StgValue>
</operation>

<operation id="2805" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="18" op_0_bw="9">
<![CDATA[
:2080  %layer2_matrix_8_V_l_20 = load i18* %layer2_matrix_8_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_20"/></StgValue>
</operation>

<operation id="2806" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="18" op_0_bw="9">
<![CDATA[
:2081  %layer2_matrix_9_V_l_20 = load i18* %layer2_matrix_9_V_a_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_20"/></StgValue>
</operation>

<operation id="2807" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="18" op_0_bw="9">
<![CDATA[
:2082  %layer2_matrix_10_V_56 = load i18* %layer2_matrix_10_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_56"/></StgValue>
</operation>

<operation id="2808" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="18" op_0_bw="9">
<![CDATA[
:2083  %layer2_matrix_11_V_56 = load i18* %layer2_matrix_11_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_56"/></StgValue>
</operation>

<operation id="2809" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="18" op_0_bw="9">
<![CDATA[
:2084  %layer2_matrix_12_V_56 = load i18* %layer2_matrix_12_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_56"/></StgValue>
</operation>

<operation id="2810" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="18" op_0_bw="9">
<![CDATA[
:2085  %layer2_matrix_13_V_56 = load i18* %layer2_matrix_13_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_56"/></StgValue>
</operation>

<operation id="2811" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="18" op_0_bw="9">
<![CDATA[
:2086  %layer2_matrix_14_V_56 = load i18* %layer2_matrix_14_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_56"/></StgValue>
</operation>

<operation id="2812" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="18" op_0_bw="9">
<![CDATA[
:2087  %layer2_matrix_15_V_56 = load i18* %layer2_matrix_15_V_20, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_56"/></StgValue>
</operation>

<operation id="2813" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2088  %tmp_19 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_20, i18 %layer2_matrix_1_V_l_20, i18 %layer2_matrix_2_V_l_20, i18 %layer2_matrix_3_V_l_20, i18 %layer2_matrix_4_V_l_20, i18 %layer2_matrix_5_V_l_20, i18 %layer2_matrix_6_V_l_20, i18 %layer2_matrix_7_V_l_20, i18 %layer2_matrix_8_V_l_20, i18 %layer2_matrix_9_V_l_20, i18 %layer2_matrix_10_V_56, i18 %layer2_matrix_11_V_56, i18 %layer2_matrix_12_V_56, i18 %layer2_matrix_13_V_56, i18 %layer2_matrix_14_V_56, i18 %layer2_matrix_15_V_56, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2814" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="18" op_0_bw="12">
<![CDATA[
:2090  %layer2_kernel_V_0_lo_21 = load i18* %layer2_kernel_V_0_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_21"/></StgValue>
</operation>

<operation id="2815" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="18" op_0_bw="12">
<![CDATA[
:2091  %layer2_kernel_V_1_lo_21 = load i18* %layer2_kernel_V_1_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_21"/></StgValue>
</operation>

<operation id="2816" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="18" op_0_bw="12">
<![CDATA[
:2092  %layer2_kernel_V_2_lo_21 = load i18* %layer2_kernel_V_2_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_21"/></StgValue>
</operation>

<operation id="2817" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="18" op_0_bw="12">
<![CDATA[
:2093  %layer2_kernel_V_3_lo_21 = load i18* %layer2_kernel_V_3_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_21"/></StgValue>
</operation>

<operation id="2818" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="18" op_0_bw="12">
<![CDATA[
:2094  %layer2_kernel_V_4_lo_21 = load i18* %layer2_kernel_V_4_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_21"/></StgValue>
</operation>

<operation id="2819" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="18" op_0_bw="12">
<![CDATA[
:2095  %layer2_kernel_V_5_lo_21 = load i18* %layer2_kernel_V_5_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_21"/></StgValue>
</operation>

<operation id="2820" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="18" op_0_bw="12">
<![CDATA[
:2096  %layer2_kernel_V_6_lo_21 = load i18* %layer2_kernel_V_6_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_21"/></StgValue>
</operation>

<operation id="2821" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="18" op_0_bw="12">
<![CDATA[
:2097  %layer2_kernel_V_7_lo_21 = load i18* %layer2_kernel_V_7_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_21"/></StgValue>
</operation>

<operation id="2822" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="18" op_0_bw="12">
<![CDATA[
:2098  %layer2_kernel_V_8_lo_21 = load i18* %layer2_kernel_V_8_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_21"/></StgValue>
</operation>

<operation id="2823" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="18" op_0_bw="12">
<![CDATA[
:2099  %layer2_kernel_V_9_lo_21 = load i18* %layer2_kernel_V_9_ad_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_21"/></StgValue>
</operation>

<operation id="2824" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="18" op_0_bw="12">
<![CDATA[
:2100  %layer2_kernel_V_10_l_21 = load i18* %layer2_kernel_V_10_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_21"/></StgValue>
</operation>

<operation id="2825" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="18" op_0_bw="12">
<![CDATA[
:2101  %layer2_kernel_V_11_l_21 = load i18* %layer2_kernel_V_11_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_21"/></StgValue>
</operation>

<operation id="2826" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="18" op_0_bw="12">
<![CDATA[
:2102  %layer2_kernel_V_12_l_21 = load i18* %layer2_kernel_V_12_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_21"/></StgValue>
</operation>

<operation id="2827" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="18" op_0_bw="12">
<![CDATA[
:2103  %layer2_kernel_V_13_l_21 = load i18* %layer2_kernel_V_13_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_21"/></StgValue>
</operation>

<operation id="2828" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="18" op_0_bw="12">
<![CDATA[
:2104  %layer2_kernel_V_14_l_21 = load i18* %layer2_kernel_V_14_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_21"/></StgValue>
</operation>

<operation id="2829" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="18" op_0_bw="12">
<![CDATA[
:2105  %layer2_kernel_V_15_l_21 = load i18* %layer2_kernel_V_15_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_21"/></StgValue>
</operation>

<operation id="2830" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2106  %op_V_read_assign_21 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_21, i18 %layer2_kernel_V_1_lo_21, i18 %layer2_kernel_V_2_lo_21, i18 %layer2_kernel_V_3_lo_21, i18 %layer2_kernel_V_4_lo_21, i18 %layer2_kernel_V_5_lo_21, i18 %layer2_kernel_V_6_lo_21, i18 %layer2_kernel_V_7_lo_21, i18 %layer2_kernel_V_8_lo_21, i18 %layer2_kernel_V_9_lo_21, i18 %layer2_kernel_V_10_l_21, i18 %layer2_kernel_V_11_l_21, i18 %layer2_kernel_V_12_l_21, i18 %layer2_kernel_V_13_l_21, i18 %layer2_kernel_V_14_l_21, i18 %layer2_kernel_V_15_l_21, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_21"/></StgValue>
</operation>

<operation id="2831" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="18" op_0_bw="9">
<![CDATA[
:2110  %layer2_matrix_0_V_l_21 = load i18* %layer2_matrix_0_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_21"/></StgValue>
</operation>

<operation id="2832" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="18" op_0_bw="9">
<![CDATA[
:2111  %layer2_matrix_1_V_l_21 = load i18* %layer2_matrix_1_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_21"/></StgValue>
</operation>

<operation id="2833" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="18" op_0_bw="9">
<![CDATA[
:2112  %layer2_matrix_2_V_l_21 = load i18* %layer2_matrix_2_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_21"/></StgValue>
</operation>

<operation id="2834" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="18" op_0_bw="9">
<![CDATA[
:2113  %layer2_matrix_3_V_l_21 = load i18* %layer2_matrix_3_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_21"/></StgValue>
</operation>

<operation id="2835" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="18" op_0_bw="9">
<![CDATA[
:2114  %layer2_matrix_4_V_l_21 = load i18* %layer2_matrix_4_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_21"/></StgValue>
</operation>

<operation id="2836" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="18" op_0_bw="9">
<![CDATA[
:2115  %layer2_matrix_5_V_l_21 = load i18* %layer2_matrix_5_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_21"/></StgValue>
</operation>

<operation id="2837" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="18" op_0_bw="9">
<![CDATA[
:2116  %layer2_matrix_6_V_l_21 = load i18* %layer2_matrix_6_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_21"/></StgValue>
</operation>

<operation id="2838" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="18" op_0_bw="9">
<![CDATA[
:2117  %layer2_matrix_7_V_l_21 = load i18* %layer2_matrix_7_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_21"/></StgValue>
</operation>

<operation id="2839" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="18" op_0_bw="9">
<![CDATA[
:2118  %layer2_matrix_8_V_l_21 = load i18* %layer2_matrix_8_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_21"/></StgValue>
</operation>

<operation id="2840" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="18" op_0_bw="9">
<![CDATA[
:2119  %layer2_matrix_9_V_l_21 = load i18* %layer2_matrix_9_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_21"/></StgValue>
</operation>

<operation id="2841" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="18" op_0_bw="9">
<![CDATA[
:2120  %layer2_matrix_10_V_57 = load i18* %layer2_matrix_10_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_57"/></StgValue>
</operation>

<operation id="2842" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="18" op_0_bw="9">
<![CDATA[
:2121  %layer2_matrix_11_V_57 = load i18* %layer2_matrix_11_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_57"/></StgValue>
</operation>

<operation id="2843" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="18" op_0_bw="9">
<![CDATA[
:2122  %layer2_matrix_12_V_57 = load i18* %layer2_matrix_12_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_57"/></StgValue>
</operation>

<operation id="2844" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="18" op_0_bw="9">
<![CDATA[
:2123  %layer2_matrix_13_V_57 = load i18* %layer2_matrix_13_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_57"/></StgValue>
</operation>

<operation id="2845" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="18" op_0_bw="9">
<![CDATA[
:2124  %layer2_matrix_14_V_57 = load i18* %layer2_matrix_14_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_57"/></StgValue>
</operation>

<operation id="2846" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="18" op_0_bw="9">
<![CDATA[
:2125  %layer2_matrix_15_V_57 = load i18* %layer2_matrix_15_V_21, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_57"/></StgValue>
</operation>

<operation id="2847" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2126  %tmp_20 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_21, i18 %layer2_matrix_1_V_l_21, i18 %layer2_matrix_2_V_l_21, i18 %layer2_matrix_3_V_l_21, i18 %layer2_matrix_4_V_l_21, i18 %layer2_matrix_5_V_l_21, i18 %layer2_matrix_6_V_l_21, i18 %layer2_matrix_7_V_l_21, i18 %layer2_matrix_8_V_l_21, i18 %layer2_matrix_9_V_l_21, i18 %layer2_matrix_10_V_57, i18 %layer2_matrix_11_V_57, i18 %layer2_matrix_12_V_57, i18 %layer2_matrix_13_V_57, i18 %layer2_matrix_14_V_57, i18 %layer2_matrix_15_V_57, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2848" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="18" op_0_bw="12">
<![CDATA[
:2128  %layer2_kernel_V_0_lo_22 = load i18* %layer2_kernel_V_0_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_22"/></StgValue>
</operation>

<operation id="2849" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="18" op_0_bw="12">
<![CDATA[
:2129  %layer2_kernel_V_1_lo_22 = load i18* %layer2_kernel_V_1_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_22"/></StgValue>
</operation>

<operation id="2850" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="18" op_0_bw="12">
<![CDATA[
:2130  %layer2_kernel_V_2_lo_22 = load i18* %layer2_kernel_V_2_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_22"/></StgValue>
</operation>

<operation id="2851" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="18" op_0_bw="12">
<![CDATA[
:2131  %layer2_kernel_V_3_lo_22 = load i18* %layer2_kernel_V_3_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_22"/></StgValue>
</operation>

<operation id="2852" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="18" op_0_bw="12">
<![CDATA[
:2132  %layer2_kernel_V_4_lo_22 = load i18* %layer2_kernel_V_4_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_22"/></StgValue>
</operation>

<operation id="2853" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="18" op_0_bw="12">
<![CDATA[
:2133  %layer2_kernel_V_5_lo_22 = load i18* %layer2_kernel_V_5_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_22"/></StgValue>
</operation>

<operation id="2854" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="18" op_0_bw="12">
<![CDATA[
:2134  %layer2_kernel_V_6_lo_22 = load i18* %layer2_kernel_V_6_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_22"/></StgValue>
</operation>

<operation id="2855" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="18" op_0_bw="12">
<![CDATA[
:2135  %layer2_kernel_V_7_lo_22 = load i18* %layer2_kernel_V_7_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_22"/></StgValue>
</operation>

<operation id="2856" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="18" op_0_bw="12">
<![CDATA[
:2136  %layer2_kernel_V_8_lo_22 = load i18* %layer2_kernel_V_8_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_22"/></StgValue>
</operation>

<operation id="2857" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="18" op_0_bw="12">
<![CDATA[
:2137  %layer2_kernel_V_9_lo_22 = load i18* %layer2_kernel_V_9_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_22"/></StgValue>
</operation>

<operation id="2858" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="18" op_0_bw="12">
<![CDATA[
:2138  %layer2_kernel_V_10_l_22 = load i18* %layer2_kernel_V_10_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_22"/></StgValue>
</operation>

<operation id="2859" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="18" op_0_bw="12">
<![CDATA[
:2139  %layer2_kernel_V_11_l_22 = load i18* %layer2_kernel_V_11_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_22"/></StgValue>
</operation>

<operation id="2860" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="18" op_0_bw="12">
<![CDATA[
:2140  %layer2_kernel_V_12_l_22 = load i18* %layer2_kernel_V_12_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_22"/></StgValue>
</operation>

<operation id="2861" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="18" op_0_bw="12">
<![CDATA[
:2141  %layer2_kernel_V_13_l_22 = load i18* %layer2_kernel_V_13_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_22"/></StgValue>
</operation>

<operation id="2862" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="18" op_0_bw="12">
<![CDATA[
:2142  %layer2_kernel_V_14_l_22 = load i18* %layer2_kernel_V_14_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_22"/></StgValue>
</operation>

<operation id="2863" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="18" op_0_bw="12">
<![CDATA[
:2143  %layer2_kernel_V_15_l_22 = load i18* %layer2_kernel_V_15_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_22"/></StgValue>
</operation>

<operation id="2864" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="18" op_0_bw="9">
<![CDATA[
:2148  %layer2_matrix_0_V_l_22 = load i18* %layer2_matrix_0_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_22"/></StgValue>
</operation>

<operation id="2865" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="18" op_0_bw="9">
<![CDATA[
:2149  %layer2_matrix_1_V_l_22 = load i18* %layer2_matrix_1_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_22"/></StgValue>
</operation>

<operation id="2866" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="18" op_0_bw="9">
<![CDATA[
:2150  %layer2_matrix_2_V_l_22 = load i18* %layer2_matrix_2_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_22"/></StgValue>
</operation>

<operation id="2867" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="18" op_0_bw="9">
<![CDATA[
:2151  %layer2_matrix_3_V_l_22 = load i18* %layer2_matrix_3_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_22"/></StgValue>
</operation>

<operation id="2868" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="18" op_0_bw="9">
<![CDATA[
:2152  %layer2_matrix_4_V_l_22 = load i18* %layer2_matrix_4_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_22"/></StgValue>
</operation>

<operation id="2869" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="18" op_0_bw="9">
<![CDATA[
:2153  %layer2_matrix_5_V_l_22 = load i18* %layer2_matrix_5_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_22"/></StgValue>
</operation>

<operation id="2870" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="18" op_0_bw="9">
<![CDATA[
:2154  %layer2_matrix_6_V_l_22 = load i18* %layer2_matrix_6_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_22"/></StgValue>
</operation>

<operation id="2871" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="18" op_0_bw="9">
<![CDATA[
:2155  %layer2_matrix_7_V_l_22 = load i18* %layer2_matrix_7_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_22"/></StgValue>
</operation>

<operation id="2872" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="18" op_0_bw="9">
<![CDATA[
:2156  %layer2_matrix_8_V_l_22 = load i18* %layer2_matrix_8_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_22"/></StgValue>
</operation>

<operation id="2873" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="18" op_0_bw="9">
<![CDATA[
:2157  %layer2_matrix_9_V_l_22 = load i18* %layer2_matrix_9_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_22"/></StgValue>
</operation>

<operation id="2874" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="18" op_0_bw="9">
<![CDATA[
:2158  %layer2_matrix_10_V_58 = load i18* %layer2_matrix_10_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_58"/></StgValue>
</operation>

<operation id="2875" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="18" op_0_bw="9">
<![CDATA[
:2159  %layer2_matrix_11_V_58 = load i18* %layer2_matrix_11_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_58"/></StgValue>
</operation>

<operation id="2876" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="18" op_0_bw="9">
<![CDATA[
:2160  %layer2_matrix_12_V_58 = load i18* %layer2_matrix_12_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_58"/></StgValue>
</operation>

<operation id="2877" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="18" op_0_bw="9">
<![CDATA[
:2161  %layer2_matrix_13_V_58 = load i18* %layer2_matrix_13_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_58"/></StgValue>
</operation>

<operation id="2878" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="18" op_0_bw="9">
<![CDATA[
:2162  %layer2_matrix_14_V_58 = load i18* %layer2_matrix_14_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_58"/></StgValue>
</operation>

<operation id="2879" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="18" op_0_bw="9">
<![CDATA[
:2163  %layer2_matrix_15_V_58 = load i18* %layer2_matrix_15_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_58"/></StgValue>
</operation>

<operation id="2880" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="18" op_0_bw="12">
<![CDATA[
:2166  %layer2_kernel_V_0_lo_23 = load i18* %layer2_kernel_V_0_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_23"/></StgValue>
</operation>

<operation id="2881" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="18" op_0_bw="12">
<![CDATA[
:2167  %layer2_kernel_V_1_lo_23 = load i18* %layer2_kernel_V_1_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_23"/></StgValue>
</operation>

<operation id="2882" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="18" op_0_bw="12">
<![CDATA[
:2168  %layer2_kernel_V_2_lo_23 = load i18* %layer2_kernel_V_2_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_23"/></StgValue>
</operation>

<operation id="2883" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="18" op_0_bw="12">
<![CDATA[
:2169  %layer2_kernel_V_3_lo_23 = load i18* %layer2_kernel_V_3_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_23"/></StgValue>
</operation>

<operation id="2884" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="18" op_0_bw="12">
<![CDATA[
:2170  %layer2_kernel_V_4_lo_23 = load i18* %layer2_kernel_V_4_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_23"/></StgValue>
</operation>

<operation id="2885" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="18" op_0_bw="12">
<![CDATA[
:2171  %layer2_kernel_V_5_lo_23 = load i18* %layer2_kernel_V_5_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_23"/></StgValue>
</operation>

<operation id="2886" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="18" op_0_bw="12">
<![CDATA[
:2172  %layer2_kernel_V_6_lo_23 = load i18* %layer2_kernel_V_6_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_23"/></StgValue>
</operation>

<operation id="2887" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="18" op_0_bw="12">
<![CDATA[
:2173  %layer2_kernel_V_7_lo_23 = load i18* %layer2_kernel_V_7_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_23"/></StgValue>
</operation>

<operation id="2888" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="18" op_0_bw="12">
<![CDATA[
:2174  %layer2_kernel_V_8_lo_23 = load i18* %layer2_kernel_V_8_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_23"/></StgValue>
</operation>

<operation id="2889" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="18" op_0_bw="12">
<![CDATA[
:2175  %layer2_kernel_V_9_lo_23 = load i18* %layer2_kernel_V_9_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_23"/></StgValue>
</operation>

<operation id="2890" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="18" op_0_bw="12">
<![CDATA[
:2176  %layer2_kernel_V_10_l_23 = load i18* %layer2_kernel_V_10_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_23"/></StgValue>
</operation>

<operation id="2891" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="18" op_0_bw="12">
<![CDATA[
:2177  %layer2_kernel_V_11_l_23 = load i18* %layer2_kernel_V_11_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_23"/></StgValue>
</operation>

<operation id="2892" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="18" op_0_bw="12">
<![CDATA[
:2178  %layer2_kernel_V_12_l_23 = load i18* %layer2_kernel_V_12_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_23"/></StgValue>
</operation>

<operation id="2893" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="18" op_0_bw="12">
<![CDATA[
:2179  %layer2_kernel_V_13_l_23 = load i18* %layer2_kernel_V_13_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_23"/></StgValue>
</operation>

<operation id="2894" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="18" op_0_bw="12">
<![CDATA[
:2180  %layer2_kernel_V_14_l_23 = load i18* %layer2_kernel_V_14_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_23"/></StgValue>
</operation>

<operation id="2895" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="18" op_0_bw="12">
<![CDATA[
:2181  %layer2_kernel_V_15_l_23 = load i18* %layer2_kernel_V_15_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_23"/></StgValue>
</operation>

<operation id="2896" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="18" op_0_bw="9">
<![CDATA[
:2186  %layer2_matrix_0_V_l_23 = load i18* %layer2_matrix_0_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_23"/></StgValue>
</operation>

<operation id="2897" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="18" op_0_bw="9">
<![CDATA[
:2187  %layer2_matrix_1_V_l_23 = load i18* %layer2_matrix_1_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_23"/></StgValue>
</operation>

<operation id="2898" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="18" op_0_bw="9">
<![CDATA[
:2188  %layer2_matrix_2_V_l_23 = load i18* %layer2_matrix_2_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_23"/></StgValue>
</operation>

<operation id="2899" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="18" op_0_bw="9">
<![CDATA[
:2189  %layer2_matrix_3_V_l_23 = load i18* %layer2_matrix_3_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_23"/></StgValue>
</operation>

<operation id="2900" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="18" op_0_bw="9">
<![CDATA[
:2190  %layer2_matrix_4_V_l_23 = load i18* %layer2_matrix_4_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_23"/></StgValue>
</operation>

<operation id="2901" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="18" op_0_bw="9">
<![CDATA[
:2191  %layer2_matrix_5_V_l_23 = load i18* %layer2_matrix_5_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_23"/></StgValue>
</operation>

<operation id="2902" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="18" op_0_bw="9">
<![CDATA[
:2192  %layer2_matrix_6_V_l_23 = load i18* %layer2_matrix_6_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_23"/></StgValue>
</operation>

<operation id="2903" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="18" op_0_bw="9">
<![CDATA[
:2193  %layer2_matrix_7_V_l_23 = load i18* %layer2_matrix_7_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_23"/></StgValue>
</operation>

<operation id="2904" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="18" op_0_bw="9">
<![CDATA[
:2194  %layer2_matrix_8_V_l_23 = load i18* %layer2_matrix_8_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_23"/></StgValue>
</operation>

<operation id="2905" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="18" op_0_bw="9">
<![CDATA[
:2195  %layer2_matrix_9_V_l_23 = load i18* %layer2_matrix_9_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_23"/></StgValue>
</operation>

<operation id="2906" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="18" op_0_bw="9">
<![CDATA[
:2196  %layer2_matrix_10_V_59 = load i18* %layer2_matrix_10_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_59"/></StgValue>
</operation>

<operation id="2907" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="18" op_0_bw="9">
<![CDATA[
:2197  %layer2_matrix_11_V_59 = load i18* %layer2_matrix_11_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_59"/></StgValue>
</operation>

<operation id="2908" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="18" op_0_bw="9">
<![CDATA[
:2198  %layer2_matrix_12_V_59 = load i18* %layer2_matrix_12_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_59"/></StgValue>
</operation>

<operation id="2909" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="18" op_0_bw="9">
<![CDATA[
:2199  %layer2_matrix_13_V_59 = load i18* %layer2_matrix_13_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_59"/></StgValue>
</operation>

<operation id="2910" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="18" op_0_bw="9">
<![CDATA[
:2200  %layer2_matrix_14_V_59 = load i18* %layer2_matrix_14_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_59"/></StgValue>
</operation>

<operation id="2911" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="18" op_0_bw="9">
<![CDATA[
:2201  %layer2_matrix_15_V_59 = load i18* %layer2_matrix_15_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_59"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2912" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:74  %tmp_158 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 12, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2913" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %layer2_kernel_V_3_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_24"/></StgValue>
</operation>

<operation id="2914" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="10">
<![CDATA[
:76  %tmp_237_cast1 = sext i10 %tmp_144 to i11

]]></Node>
<StgValue><ssdm name="tmp_237_cast1"/></StgValue>
</operation>

<operation id="2915" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="11">
<![CDATA[
:77  %tmp_237_cast = zext i11 %tmp_237_cast1 to i32

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="2916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %layer2_kernel_V_3_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_25"/></StgValue>
</operation>

<operation id="2917" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:128  %layer2_kernel_V_14_a_24 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_24"/></StgValue>
</operation>

<operation id="2918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:129  %layer2_kernel_V_14_a_25 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_25"/></StgValue>
</operation>

<operation id="2919" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:164  %layer2_kernel_V_7_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_24"/></StgValue>
</operation>

<operation id="2920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:165  %layer2_kernel_V_7_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_25"/></StgValue>
</operation>

<operation id="2921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:200  %layer2_kernel_V_15_a_24 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_24"/></StgValue>
</operation>

<operation id="2922" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:201  %layer2_kernel_V_15_a_25 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_25"/></StgValue>
</operation>

<operation id="2923" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:236  %layer2_kernel_V_4_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_24"/></StgValue>
</operation>

<operation id="2924" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:237  %layer2_kernel_V_4_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_25"/></StgValue>
</operation>

<operation id="2925" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:272  %layer2_kernel_V_10_a_24 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_24"/></StgValue>
</operation>

<operation id="2926" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:273  %layer2_kernel_V_10_a_25 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_25"/></StgValue>
</operation>

<operation id="2927" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:308  %layer2_kernel_V_6_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_24"/></StgValue>
</operation>

<operation id="2928" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:309  %layer2_kernel_V_6_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_25"/></StgValue>
</operation>

<operation id="2929" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:344  %layer2_kernel_V_13_a_24 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_24"/></StgValue>
</operation>

<operation id="2930" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:345  %layer2_kernel_V_13_a_25 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_25"/></StgValue>
</operation>

<operation id="2931" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:380  %layer2_kernel_V_12_a_24 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_24"/></StgValue>
</operation>

<operation id="2932" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:381  %layer2_kernel_V_12_a_25 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_25"/></StgValue>
</operation>

<operation id="2933" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:416  %layer2_kernel_V_9_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_24"/></StgValue>
</operation>

<operation id="2934" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:417  %layer2_kernel_V_9_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_25"/></StgValue>
</operation>

<operation id="2935" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:452  %layer2_kernel_V_5_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_24"/></StgValue>
</operation>

<operation id="2936" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:453  %layer2_kernel_V_5_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_25"/></StgValue>
</operation>

<operation id="2937" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:488  %layer2_kernel_V_1_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_24"/></StgValue>
</operation>

<operation id="2938" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:489  %layer2_kernel_V_1_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_25"/></StgValue>
</operation>

<operation id="2939" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:524  %layer2_kernel_V_2_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_24"/></StgValue>
</operation>

<operation id="2940" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:525  %layer2_kernel_V_2_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_25"/></StgValue>
</operation>

<operation id="2941" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:560  %layer2_kernel_V_11_a_24 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_24"/></StgValue>
</operation>

<operation id="2942" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:561  %layer2_kernel_V_11_a_25 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_25"/></StgValue>
</operation>

<operation id="2943" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:596  %layer2_kernel_V_0_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_24"/></StgValue>
</operation>

<operation id="2944" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:597  %layer2_kernel_V_0_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_25"/></StgValue>
</operation>

<operation id="2945" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:632  %layer2_kernel_V_8_ad_24 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_158

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_24"/></StgValue>
</operation>

<operation id="2946" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:633  %layer2_kernel_V_8_ad_25 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_25"/></StgValue>
</operation>

<operation id="2947" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:716  %tmp_191 = add i10 %newIndex1_i_cast, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2948" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="10">
<![CDATA[
:717  %tmp_277_cast = zext i10 %tmp_191 to i32

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="2949" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:718  %layer2_matrix_0_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_24"/></StgValue>
</operation>

<operation id="2950" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:719  %tmp_192 = add i10 %newIndex1_i_cast, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2951" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="10">
<![CDATA[
:720  %tmp_278_cast = zext i10 %tmp_192 to i32

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="2952" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:721  %layer2_matrix_0_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_25"/></StgValue>
</operation>

<operation id="2953" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:776  %layer2_matrix_1_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_24"/></StgValue>
</operation>

<operation id="2954" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:777  %layer2_matrix_1_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_25"/></StgValue>
</operation>

<operation id="2955" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:812  %layer2_matrix_2_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_24"/></StgValue>
</operation>

<operation id="2956" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:813  %layer2_matrix_2_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_25"/></StgValue>
</operation>

<operation id="2957" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:848  %layer2_matrix_3_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_24"/></StgValue>
</operation>

<operation id="2958" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:849  %layer2_matrix_3_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_25"/></StgValue>
</operation>

<operation id="2959" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:884  %layer2_matrix_4_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_24"/></StgValue>
</operation>

<operation id="2960" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:885  %layer2_matrix_4_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_25"/></StgValue>
</operation>

<operation id="2961" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:920  %layer2_matrix_5_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_24"/></StgValue>
</operation>

<operation id="2962" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:921  %layer2_matrix_5_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_25"/></StgValue>
</operation>

<operation id="2963" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:956  %layer2_matrix_6_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_24"/></StgValue>
</operation>

<operation id="2964" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:957  %layer2_matrix_6_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_25"/></StgValue>
</operation>

<operation id="2965" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:992  %layer2_matrix_7_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_24"/></StgValue>
</operation>

<operation id="2966" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:993  %layer2_matrix_7_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_25"/></StgValue>
</operation>

<operation id="2967" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1028  %layer2_matrix_8_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_24"/></StgValue>
</operation>

<operation id="2968" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1029  %layer2_matrix_8_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_25"/></StgValue>
</operation>

<operation id="2969" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1064  %layer2_matrix_9_V_a_24 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_24"/></StgValue>
</operation>

<operation id="2970" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1065  %layer2_matrix_9_V_a_25 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_25"/></StgValue>
</operation>

<operation id="2971" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1100  %layer2_matrix_10_V_24 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_24"/></StgValue>
</operation>

<operation id="2972" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1101  %layer2_matrix_10_V_25 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_25"/></StgValue>
</operation>

<operation id="2973" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1136  %layer2_matrix_11_V_24 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_24"/></StgValue>
</operation>

<operation id="2974" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1137  %layer2_matrix_11_V_25 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_25"/></StgValue>
</operation>

<operation id="2975" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1172  %layer2_matrix_12_V_24 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_24"/></StgValue>
</operation>

<operation id="2976" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1173  %layer2_matrix_12_V_25 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_25"/></StgValue>
</operation>

<operation id="2977" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1208  %layer2_matrix_13_V_24 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_24"/></StgValue>
</operation>

<operation id="2978" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1209  %layer2_matrix_13_V_25 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_25"/></StgValue>
</operation>

<operation id="2979" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1244  %layer2_matrix_14_V_24 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_24"/></StgValue>
</operation>

<operation id="2980" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1245  %layer2_matrix_14_V_25 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_25"/></StgValue>
</operation>

<operation id="2981" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1280  %layer2_matrix_15_V_24 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_24"/></StgValue>
</operation>

<operation id="2982" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1281  %layer2_matrix_15_V_25 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_25"/></StgValue>
</operation>

<operation id="2983" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2013  %tmp_17_3_0_30_i = add i18 %agg_result_V_i18, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_17_3_0_30_i"/></StgValue>
</operation>

<operation id="2984" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2051  %tmp_17_3_1_30_i = add i18 %agg_result_V_i19, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_17_3_1_30_i"/></StgValue>
</operation>

<operation id="2985" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="30" op_0_bw="18">
<![CDATA[
:2069  %tmp_cast_i20 = sext i18 %op_V_read_assign_20 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i20"/></StgValue>
</operation>

<operation id="2986" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2070  %c_V_51 = mul i30 %tmp_cast_i20, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_51"/></StgValue>
</operation>

<operation id="2987" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2071  %agg_result_V_i20 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_51, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i20"/></StgValue>
</operation>

<operation id="2988" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="30" op_0_bw="18">
<![CDATA[
:2107  %tmp_cast_i21 = sext i18 %op_V_read_assign_21 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i21"/></StgValue>
</operation>

<operation id="2989" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2108  %c_V_52 = mul i30 %tmp_cast_i21, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_52"/></StgValue>
</operation>

<operation id="2990" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2109  %agg_result_V_i21 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_52, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i21"/></StgValue>
</operation>

<operation id="2991" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="18" op_0_bw="12">
<![CDATA[
:2128  %layer2_kernel_V_0_lo_22 = load i18* %layer2_kernel_V_0_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_22"/></StgValue>
</operation>

<operation id="2992" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="18" op_0_bw="12">
<![CDATA[
:2129  %layer2_kernel_V_1_lo_22 = load i18* %layer2_kernel_V_1_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_22"/></StgValue>
</operation>

<operation id="2993" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="18" op_0_bw="12">
<![CDATA[
:2130  %layer2_kernel_V_2_lo_22 = load i18* %layer2_kernel_V_2_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_22"/></StgValue>
</operation>

<operation id="2994" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="18" op_0_bw="12">
<![CDATA[
:2131  %layer2_kernel_V_3_lo_22 = load i18* %layer2_kernel_V_3_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_22"/></StgValue>
</operation>

<operation id="2995" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="18" op_0_bw="12">
<![CDATA[
:2132  %layer2_kernel_V_4_lo_22 = load i18* %layer2_kernel_V_4_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_22"/></StgValue>
</operation>

<operation id="2996" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="18" op_0_bw="12">
<![CDATA[
:2133  %layer2_kernel_V_5_lo_22 = load i18* %layer2_kernel_V_5_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_22"/></StgValue>
</operation>

<operation id="2997" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="18" op_0_bw="12">
<![CDATA[
:2134  %layer2_kernel_V_6_lo_22 = load i18* %layer2_kernel_V_6_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_22"/></StgValue>
</operation>

<operation id="2998" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="18" op_0_bw="12">
<![CDATA[
:2135  %layer2_kernel_V_7_lo_22 = load i18* %layer2_kernel_V_7_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_22"/></StgValue>
</operation>

<operation id="2999" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="18" op_0_bw="12">
<![CDATA[
:2136  %layer2_kernel_V_8_lo_22 = load i18* %layer2_kernel_V_8_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_22"/></StgValue>
</operation>

<operation id="3000" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="18" op_0_bw="12">
<![CDATA[
:2137  %layer2_kernel_V_9_lo_22 = load i18* %layer2_kernel_V_9_ad_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_22"/></StgValue>
</operation>

<operation id="3001" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="18" op_0_bw="12">
<![CDATA[
:2138  %layer2_kernel_V_10_l_22 = load i18* %layer2_kernel_V_10_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_22"/></StgValue>
</operation>

<operation id="3002" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="18" op_0_bw="12">
<![CDATA[
:2139  %layer2_kernel_V_11_l_22 = load i18* %layer2_kernel_V_11_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_22"/></StgValue>
</operation>

<operation id="3003" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="18" op_0_bw="12">
<![CDATA[
:2140  %layer2_kernel_V_12_l_22 = load i18* %layer2_kernel_V_12_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_22"/></StgValue>
</operation>

<operation id="3004" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="18" op_0_bw="12">
<![CDATA[
:2141  %layer2_kernel_V_13_l_22 = load i18* %layer2_kernel_V_13_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_22"/></StgValue>
</operation>

<operation id="3005" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="18" op_0_bw="12">
<![CDATA[
:2142  %layer2_kernel_V_14_l_22 = load i18* %layer2_kernel_V_14_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_22"/></StgValue>
</operation>

<operation id="3006" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="18" op_0_bw="12">
<![CDATA[
:2143  %layer2_kernel_V_15_l_22 = load i18* %layer2_kernel_V_15_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_22"/></StgValue>
</operation>

<operation id="3007" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2144  %op_V_read_assign_22 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_22, i18 %layer2_kernel_V_1_lo_22, i18 %layer2_kernel_V_2_lo_22, i18 %layer2_kernel_V_3_lo_22, i18 %layer2_kernel_V_4_lo_22, i18 %layer2_kernel_V_5_lo_22, i18 %layer2_kernel_V_6_lo_22, i18 %layer2_kernel_V_7_lo_22, i18 %layer2_kernel_V_8_lo_22, i18 %layer2_kernel_V_9_lo_22, i18 %layer2_kernel_V_10_l_22, i18 %layer2_kernel_V_11_l_22, i18 %layer2_kernel_V_12_l_22, i18 %layer2_kernel_V_13_l_22, i18 %layer2_kernel_V_14_l_22, i18 %layer2_kernel_V_15_l_22, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_22"/></StgValue>
</operation>

<operation id="3008" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="18" op_0_bw="9">
<![CDATA[
:2148  %layer2_matrix_0_V_l_22 = load i18* %layer2_matrix_0_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_22"/></StgValue>
</operation>

<operation id="3009" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="18" op_0_bw="9">
<![CDATA[
:2149  %layer2_matrix_1_V_l_22 = load i18* %layer2_matrix_1_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_22"/></StgValue>
</operation>

<operation id="3010" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="18" op_0_bw="9">
<![CDATA[
:2150  %layer2_matrix_2_V_l_22 = load i18* %layer2_matrix_2_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_22"/></StgValue>
</operation>

<operation id="3011" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="18" op_0_bw="9">
<![CDATA[
:2151  %layer2_matrix_3_V_l_22 = load i18* %layer2_matrix_3_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_22"/></StgValue>
</operation>

<operation id="3012" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="18" op_0_bw="9">
<![CDATA[
:2152  %layer2_matrix_4_V_l_22 = load i18* %layer2_matrix_4_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_22"/></StgValue>
</operation>

<operation id="3013" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="18" op_0_bw="9">
<![CDATA[
:2153  %layer2_matrix_5_V_l_22 = load i18* %layer2_matrix_5_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_22"/></StgValue>
</operation>

<operation id="3014" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="18" op_0_bw="9">
<![CDATA[
:2154  %layer2_matrix_6_V_l_22 = load i18* %layer2_matrix_6_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_22"/></StgValue>
</operation>

<operation id="3015" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="18" op_0_bw="9">
<![CDATA[
:2155  %layer2_matrix_7_V_l_22 = load i18* %layer2_matrix_7_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_22"/></StgValue>
</operation>

<operation id="3016" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="18" op_0_bw="9">
<![CDATA[
:2156  %layer2_matrix_8_V_l_22 = load i18* %layer2_matrix_8_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_22"/></StgValue>
</operation>

<operation id="3017" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="18" op_0_bw="9">
<![CDATA[
:2157  %layer2_matrix_9_V_l_22 = load i18* %layer2_matrix_9_V_a_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_22"/></StgValue>
</operation>

<operation id="3018" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="18" op_0_bw="9">
<![CDATA[
:2158  %layer2_matrix_10_V_58 = load i18* %layer2_matrix_10_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_58"/></StgValue>
</operation>

<operation id="3019" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="18" op_0_bw="9">
<![CDATA[
:2159  %layer2_matrix_11_V_58 = load i18* %layer2_matrix_11_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_58"/></StgValue>
</operation>

<operation id="3020" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="18" op_0_bw="9">
<![CDATA[
:2160  %layer2_matrix_12_V_58 = load i18* %layer2_matrix_12_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_58"/></StgValue>
</operation>

<operation id="3021" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="18" op_0_bw="9">
<![CDATA[
:2161  %layer2_matrix_13_V_58 = load i18* %layer2_matrix_13_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_58"/></StgValue>
</operation>

<operation id="3022" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="18" op_0_bw="9">
<![CDATA[
:2162  %layer2_matrix_14_V_58 = load i18* %layer2_matrix_14_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_58"/></StgValue>
</operation>

<operation id="3023" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="18" op_0_bw="9">
<![CDATA[
:2163  %layer2_matrix_15_V_58 = load i18* %layer2_matrix_15_V_22, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_58"/></StgValue>
</operation>

<operation id="3024" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2164  %tmp_21 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_22, i18 %layer2_matrix_1_V_l_22, i18 %layer2_matrix_2_V_l_22, i18 %layer2_matrix_3_V_l_22, i18 %layer2_matrix_4_V_l_22, i18 %layer2_matrix_5_V_l_22, i18 %layer2_matrix_6_V_l_22, i18 %layer2_matrix_7_V_l_22, i18 %layer2_matrix_8_V_l_22, i18 %layer2_matrix_9_V_l_22, i18 %layer2_matrix_10_V_58, i18 %layer2_matrix_11_V_58, i18 %layer2_matrix_12_V_58, i18 %layer2_matrix_13_V_58, i18 %layer2_matrix_14_V_58, i18 %layer2_matrix_15_V_58, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="3025" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="18" op_0_bw="12">
<![CDATA[
:2166  %layer2_kernel_V_0_lo_23 = load i18* %layer2_kernel_V_0_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_23"/></StgValue>
</operation>

<operation id="3026" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="18" op_0_bw="12">
<![CDATA[
:2167  %layer2_kernel_V_1_lo_23 = load i18* %layer2_kernel_V_1_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_23"/></StgValue>
</operation>

<operation id="3027" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="18" op_0_bw="12">
<![CDATA[
:2168  %layer2_kernel_V_2_lo_23 = load i18* %layer2_kernel_V_2_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_23"/></StgValue>
</operation>

<operation id="3028" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="18" op_0_bw="12">
<![CDATA[
:2169  %layer2_kernel_V_3_lo_23 = load i18* %layer2_kernel_V_3_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_23"/></StgValue>
</operation>

<operation id="3029" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="18" op_0_bw="12">
<![CDATA[
:2170  %layer2_kernel_V_4_lo_23 = load i18* %layer2_kernel_V_4_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_23"/></StgValue>
</operation>

<operation id="3030" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="18" op_0_bw="12">
<![CDATA[
:2171  %layer2_kernel_V_5_lo_23 = load i18* %layer2_kernel_V_5_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_23"/></StgValue>
</operation>

<operation id="3031" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="18" op_0_bw="12">
<![CDATA[
:2172  %layer2_kernel_V_6_lo_23 = load i18* %layer2_kernel_V_6_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_23"/></StgValue>
</operation>

<operation id="3032" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="18" op_0_bw="12">
<![CDATA[
:2173  %layer2_kernel_V_7_lo_23 = load i18* %layer2_kernel_V_7_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_23"/></StgValue>
</operation>

<operation id="3033" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="18" op_0_bw="12">
<![CDATA[
:2174  %layer2_kernel_V_8_lo_23 = load i18* %layer2_kernel_V_8_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_23"/></StgValue>
</operation>

<operation id="3034" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="18" op_0_bw="12">
<![CDATA[
:2175  %layer2_kernel_V_9_lo_23 = load i18* %layer2_kernel_V_9_ad_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_23"/></StgValue>
</operation>

<operation id="3035" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="18" op_0_bw="12">
<![CDATA[
:2176  %layer2_kernel_V_10_l_23 = load i18* %layer2_kernel_V_10_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_23"/></StgValue>
</operation>

<operation id="3036" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="18" op_0_bw="12">
<![CDATA[
:2177  %layer2_kernel_V_11_l_23 = load i18* %layer2_kernel_V_11_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_23"/></StgValue>
</operation>

<operation id="3037" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="18" op_0_bw="12">
<![CDATA[
:2178  %layer2_kernel_V_12_l_23 = load i18* %layer2_kernel_V_12_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_23"/></StgValue>
</operation>

<operation id="3038" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="18" op_0_bw="12">
<![CDATA[
:2179  %layer2_kernel_V_13_l_23 = load i18* %layer2_kernel_V_13_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_23"/></StgValue>
</operation>

<operation id="3039" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="18" op_0_bw="12">
<![CDATA[
:2180  %layer2_kernel_V_14_l_23 = load i18* %layer2_kernel_V_14_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_23"/></StgValue>
</operation>

<operation id="3040" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="18" op_0_bw="12">
<![CDATA[
:2181  %layer2_kernel_V_15_l_23 = load i18* %layer2_kernel_V_15_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_23"/></StgValue>
</operation>

<operation id="3041" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2182  %op_V_read_assign_23 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_23, i18 %layer2_kernel_V_1_lo_23, i18 %layer2_kernel_V_2_lo_23, i18 %layer2_kernel_V_3_lo_23, i18 %layer2_kernel_V_4_lo_23, i18 %layer2_kernel_V_5_lo_23, i18 %layer2_kernel_V_6_lo_23, i18 %layer2_kernel_V_7_lo_23, i18 %layer2_kernel_V_8_lo_23, i18 %layer2_kernel_V_9_lo_23, i18 %layer2_kernel_V_10_l_23, i18 %layer2_kernel_V_11_l_23, i18 %layer2_kernel_V_12_l_23, i18 %layer2_kernel_V_13_l_23, i18 %layer2_kernel_V_14_l_23, i18 %layer2_kernel_V_15_l_23, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_23"/></StgValue>
</operation>

<operation id="3042" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="18" op_0_bw="9">
<![CDATA[
:2186  %layer2_matrix_0_V_l_23 = load i18* %layer2_matrix_0_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_23"/></StgValue>
</operation>

<operation id="3043" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="18" op_0_bw="9">
<![CDATA[
:2187  %layer2_matrix_1_V_l_23 = load i18* %layer2_matrix_1_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_23"/></StgValue>
</operation>

<operation id="3044" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="18" op_0_bw="9">
<![CDATA[
:2188  %layer2_matrix_2_V_l_23 = load i18* %layer2_matrix_2_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_23"/></StgValue>
</operation>

<operation id="3045" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="18" op_0_bw="9">
<![CDATA[
:2189  %layer2_matrix_3_V_l_23 = load i18* %layer2_matrix_3_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_23"/></StgValue>
</operation>

<operation id="3046" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="18" op_0_bw="9">
<![CDATA[
:2190  %layer2_matrix_4_V_l_23 = load i18* %layer2_matrix_4_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_23"/></StgValue>
</operation>

<operation id="3047" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="18" op_0_bw="9">
<![CDATA[
:2191  %layer2_matrix_5_V_l_23 = load i18* %layer2_matrix_5_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_23"/></StgValue>
</operation>

<operation id="3048" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="18" op_0_bw="9">
<![CDATA[
:2192  %layer2_matrix_6_V_l_23 = load i18* %layer2_matrix_6_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_23"/></StgValue>
</operation>

<operation id="3049" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="18" op_0_bw="9">
<![CDATA[
:2193  %layer2_matrix_7_V_l_23 = load i18* %layer2_matrix_7_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_23"/></StgValue>
</operation>

<operation id="3050" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="18" op_0_bw="9">
<![CDATA[
:2194  %layer2_matrix_8_V_l_23 = load i18* %layer2_matrix_8_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_23"/></StgValue>
</operation>

<operation id="3051" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="18" op_0_bw="9">
<![CDATA[
:2195  %layer2_matrix_9_V_l_23 = load i18* %layer2_matrix_9_V_a_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_23"/></StgValue>
</operation>

<operation id="3052" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="18" op_0_bw="9">
<![CDATA[
:2196  %layer2_matrix_10_V_59 = load i18* %layer2_matrix_10_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_59"/></StgValue>
</operation>

<operation id="3053" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="18" op_0_bw="9">
<![CDATA[
:2197  %layer2_matrix_11_V_59 = load i18* %layer2_matrix_11_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_59"/></StgValue>
</operation>

<operation id="3054" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="18" op_0_bw="9">
<![CDATA[
:2198  %layer2_matrix_12_V_59 = load i18* %layer2_matrix_12_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_59"/></StgValue>
</operation>

<operation id="3055" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="18" op_0_bw="9">
<![CDATA[
:2199  %layer2_matrix_13_V_59 = load i18* %layer2_matrix_13_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_59"/></StgValue>
</operation>

<operation id="3056" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="18" op_0_bw="9">
<![CDATA[
:2200  %layer2_matrix_14_V_59 = load i18* %layer2_matrix_14_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_59"/></StgValue>
</operation>

<operation id="3057" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="18" op_0_bw="9">
<![CDATA[
:2201  %layer2_matrix_15_V_59 = load i18* %layer2_matrix_15_V_23, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_59"/></StgValue>
</operation>

<operation id="3058" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2202  %tmp_22 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_23, i18 %layer2_matrix_1_V_l_23, i18 %layer2_matrix_2_V_l_23, i18 %layer2_matrix_3_V_l_23, i18 %layer2_matrix_4_V_l_23, i18 %layer2_matrix_5_V_l_23, i18 %layer2_matrix_6_V_l_23, i18 %layer2_matrix_7_V_l_23, i18 %layer2_matrix_8_V_l_23, i18 %layer2_matrix_9_V_l_23, i18 %layer2_matrix_10_V_59, i18 %layer2_matrix_11_V_59, i18 %layer2_matrix_12_V_59, i18 %layer2_matrix_13_V_59, i18 %layer2_matrix_14_V_59, i18 %layer2_matrix_15_V_59, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="3059" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="18" op_0_bw="12">
<![CDATA[
:2204  %layer2_kernel_V_0_lo_24 = load i18* %layer2_kernel_V_0_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_24"/></StgValue>
</operation>

<operation id="3060" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="18" op_0_bw="12">
<![CDATA[
:2205  %layer2_kernel_V_1_lo_24 = load i18* %layer2_kernel_V_1_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_24"/></StgValue>
</operation>

<operation id="3061" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="18" op_0_bw="12">
<![CDATA[
:2206  %layer2_kernel_V_2_lo_24 = load i18* %layer2_kernel_V_2_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_24"/></StgValue>
</operation>

<operation id="3062" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="18" op_0_bw="12">
<![CDATA[
:2207  %layer2_kernel_V_3_lo_24 = load i18* %layer2_kernel_V_3_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_24"/></StgValue>
</operation>

<operation id="3063" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="18" op_0_bw="12">
<![CDATA[
:2208  %layer2_kernel_V_4_lo_24 = load i18* %layer2_kernel_V_4_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_24"/></StgValue>
</operation>

<operation id="3064" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="18" op_0_bw="12">
<![CDATA[
:2209  %layer2_kernel_V_5_lo_24 = load i18* %layer2_kernel_V_5_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_24"/></StgValue>
</operation>

<operation id="3065" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="18" op_0_bw="12">
<![CDATA[
:2210  %layer2_kernel_V_6_lo_24 = load i18* %layer2_kernel_V_6_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_24"/></StgValue>
</operation>

<operation id="3066" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="18" op_0_bw="12">
<![CDATA[
:2211  %layer2_kernel_V_7_lo_24 = load i18* %layer2_kernel_V_7_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_24"/></StgValue>
</operation>

<operation id="3067" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="18" op_0_bw="12">
<![CDATA[
:2212  %layer2_kernel_V_8_lo_24 = load i18* %layer2_kernel_V_8_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_24"/></StgValue>
</operation>

<operation id="3068" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="18" op_0_bw="12">
<![CDATA[
:2213  %layer2_kernel_V_9_lo_24 = load i18* %layer2_kernel_V_9_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_24"/></StgValue>
</operation>

<operation id="3069" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="18" op_0_bw="12">
<![CDATA[
:2214  %layer2_kernel_V_10_l_24 = load i18* %layer2_kernel_V_10_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_24"/></StgValue>
</operation>

<operation id="3070" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="18" op_0_bw="12">
<![CDATA[
:2215  %layer2_kernel_V_11_l_24 = load i18* %layer2_kernel_V_11_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_24"/></StgValue>
</operation>

<operation id="3071" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="18" op_0_bw="12">
<![CDATA[
:2216  %layer2_kernel_V_12_l_24 = load i18* %layer2_kernel_V_12_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_24"/></StgValue>
</operation>

<operation id="3072" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="18" op_0_bw="12">
<![CDATA[
:2217  %layer2_kernel_V_13_l_24 = load i18* %layer2_kernel_V_13_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_24"/></StgValue>
</operation>

<operation id="3073" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="18" op_0_bw="12">
<![CDATA[
:2218  %layer2_kernel_V_14_l_24 = load i18* %layer2_kernel_V_14_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_24"/></StgValue>
</operation>

<operation id="3074" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="18" op_0_bw="12">
<![CDATA[
:2219  %layer2_kernel_V_15_l_24 = load i18* %layer2_kernel_V_15_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_24"/></StgValue>
</operation>

<operation id="3075" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="18" op_0_bw="9">
<![CDATA[
:2224  %layer2_matrix_0_V_l_24 = load i18* %layer2_matrix_0_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_24"/></StgValue>
</operation>

<operation id="3076" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="18" op_0_bw="9">
<![CDATA[
:2225  %layer2_matrix_1_V_l_24 = load i18* %layer2_matrix_1_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_24"/></StgValue>
</operation>

<operation id="3077" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="18" op_0_bw="9">
<![CDATA[
:2226  %layer2_matrix_2_V_l_24 = load i18* %layer2_matrix_2_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_24"/></StgValue>
</operation>

<operation id="3078" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="18" op_0_bw="9">
<![CDATA[
:2227  %layer2_matrix_3_V_l_24 = load i18* %layer2_matrix_3_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_24"/></StgValue>
</operation>

<operation id="3079" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="18" op_0_bw="9">
<![CDATA[
:2228  %layer2_matrix_4_V_l_24 = load i18* %layer2_matrix_4_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_24"/></StgValue>
</operation>

<operation id="3080" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="18" op_0_bw="9">
<![CDATA[
:2229  %layer2_matrix_5_V_l_24 = load i18* %layer2_matrix_5_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_24"/></StgValue>
</operation>

<operation id="3081" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="18" op_0_bw="9">
<![CDATA[
:2230  %layer2_matrix_6_V_l_24 = load i18* %layer2_matrix_6_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_24"/></StgValue>
</operation>

<operation id="3082" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="18" op_0_bw="9">
<![CDATA[
:2231  %layer2_matrix_7_V_l_24 = load i18* %layer2_matrix_7_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_24"/></StgValue>
</operation>

<operation id="3083" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="18" op_0_bw="9">
<![CDATA[
:2232  %layer2_matrix_8_V_l_24 = load i18* %layer2_matrix_8_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_24"/></StgValue>
</operation>

<operation id="3084" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="18" op_0_bw="9">
<![CDATA[
:2233  %layer2_matrix_9_V_l_24 = load i18* %layer2_matrix_9_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_24"/></StgValue>
</operation>

<operation id="3085" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="18" op_0_bw="9">
<![CDATA[
:2234  %layer2_matrix_10_V_60 = load i18* %layer2_matrix_10_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_60"/></StgValue>
</operation>

<operation id="3086" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="18" op_0_bw="9">
<![CDATA[
:2235  %layer2_matrix_11_V_60 = load i18* %layer2_matrix_11_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_60"/></StgValue>
</operation>

<operation id="3087" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="18" op_0_bw="9">
<![CDATA[
:2236  %layer2_matrix_12_V_60 = load i18* %layer2_matrix_12_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_60"/></StgValue>
</operation>

<operation id="3088" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="18" op_0_bw="9">
<![CDATA[
:2237  %layer2_matrix_13_V_60 = load i18* %layer2_matrix_13_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_60"/></StgValue>
</operation>

<operation id="3089" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="18" op_0_bw="9">
<![CDATA[
:2238  %layer2_matrix_14_V_60 = load i18* %layer2_matrix_14_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_60"/></StgValue>
</operation>

<operation id="3090" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="18" op_0_bw="9">
<![CDATA[
:2239  %layer2_matrix_15_V_60 = load i18* %layer2_matrix_15_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_60"/></StgValue>
</operation>

<operation id="3091" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="18" op_0_bw="12">
<![CDATA[
:2242  %layer2_kernel_V_0_lo_25 = load i18* %layer2_kernel_V_0_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_25"/></StgValue>
</operation>

<operation id="3092" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="18" op_0_bw="12">
<![CDATA[
:2243  %layer2_kernel_V_1_lo_25 = load i18* %layer2_kernel_V_1_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_25"/></StgValue>
</operation>

<operation id="3093" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="18" op_0_bw="12">
<![CDATA[
:2244  %layer2_kernel_V_2_lo_25 = load i18* %layer2_kernel_V_2_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_25"/></StgValue>
</operation>

<operation id="3094" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="18" op_0_bw="12">
<![CDATA[
:2245  %layer2_kernel_V_3_lo_25 = load i18* %layer2_kernel_V_3_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_25"/></StgValue>
</operation>

<operation id="3095" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="18" op_0_bw="12">
<![CDATA[
:2246  %layer2_kernel_V_4_lo_25 = load i18* %layer2_kernel_V_4_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_25"/></StgValue>
</operation>

<operation id="3096" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="18" op_0_bw="12">
<![CDATA[
:2247  %layer2_kernel_V_5_lo_25 = load i18* %layer2_kernel_V_5_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_25"/></StgValue>
</operation>

<operation id="3097" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="18" op_0_bw="12">
<![CDATA[
:2248  %layer2_kernel_V_6_lo_25 = load i18* %layer2_kernel_V_6_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_25"/></StgValue>
</operation>

<operation id="3098" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="18" op_0_bw="12">
<![CDATA[
:2249  %layer2_kernel_V_7_lo_25 = load i18* %layer2_kernel_V_7_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_25"/></StgValue>
</operation>

<operation id="3099" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="18" op_0_bw="12">
<![CDATA[
:2250  %layer2_kernel_V_8_lo_25 = load i18* %layer2_kernel_V_8_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_25"/></StgValue>
</operation>

<operation id="3100" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="18" op_0_bw="12">
<![CDATA[
:2251  %layer2_kernel_V_9_lo_25 = load i18* %layer2_kernel_V_9_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_25"/></StgValue>
</operation>

<operation id="3101" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="18" op_0_bw="12">
<![CDATA[
:2252  %layer2_kernel_V_10_l_25 = load i18* %layer2_kernel_V_10_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_25"/></StgValue>
</operation>

<operation id="3102" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="18" op_0_bw="12">
<![CDATA[
:2253  %layer2_kernel_V_11_l_25 = load i18* %layer2_kernel_V_11_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_25"/></StgValue>
</operation>

<operation id="3103" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="18" op_0_bw="12">
<![CDATA[
:2254  %layer2_kernel_V_12_l_25 = load i18* %layer2_kernel_V_12_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_25"/></StgValue>
</operation>

<operation id="3104" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="18" op_0_bw="12">
<![CDATA[
:2255  %layer2_kernel_V_13_l_25 = load i18* %layer2_kernel_V_13_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_25"/></StgValue>
</operation>

<operation id="3105" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="18" op_0_bw="12">
<![CDATA[
:2256  %layer2_kernel_V_14_l_25 = load i18* %layer2_kernel_V_14_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_25"/></StgValue>
</operation>

<operation id="3106" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="18" op_0_bw="12">
<![CDATA[
:2257  %layer2_kernel_V_15_l_25 = load i18* %layer2_kernel_V_15_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_25"/></StgValue>
</operation>

<operation id="3107" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="18" op_0_bw="9">
<![CDATA[
:2262  %layer2_matrix_0_V_l_25 = load i18* %layer2_matrix_0_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_25"/></StgValue>
</operation>

<operation id="3108" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="18" op_0_bw="9">
<![CDATA[
:2263  %layer2_matrix_1_V_l_25 = load i18* %layer2_matrix_1_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_25"/></StgValue>
</operation>

<operation id="3109" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="18" op_0_bw="9">
<![CDATA[
:2264  %layer2_matrix_2_V_l_25 = load i18* %layer2_matrix_2_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_25"/></StgValue>
</operation>

<operation id="3110" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="18" op_0_bw="9">
<![CDATA[
:2265  %layer2_matrix_3_V_l_25 = load i18* %layer2_matrix_3_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_25"/></StgValue>
</operation>

<operation id="3111" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="18" op_0_bw="9">
<![CDATA[
:2266  %layer2_matrix_4_V_l_25 = load i18* %layer2_matrix_4_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_25"/></StgValue>
</operation>

<operation id="3112" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="18" op_0_bw="9">
<![CDATA[
:2267  %layer2_matrix_5_V_l_25 = load i18* %layer2_matrix_5_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_25"/></StgValue>
</operation>

<operation id="3113" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="18" op_0_bw="9">
<![CDATA[
:2268  %layer2_matrix_6_V_l_25 = load i18* %layer2_matrix_6_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_25"/></StgValue>
</operation>

<operation id="3114" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="18" op_0_bw="9">
<![CDATA[
:2269  %layer2_matrix_7_V_l_25 = load i18* %layer2_matrix_7_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_25"/></StgValue>
</operation>

<operation id="3115" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="18" op_0_bw="9">
<![CDATA[
:2270  %layer2_matrix_8_V_l_25 = load i18* %layer2_matrix_8_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_25"/></StgValue>
</operation>

<operation id="3116" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="18" op_0_bw="9">
<![CDATA[
:2271  %layer2_matrix_9_V_l_25 = load i18* %layer2_matrix_9_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_25"/></StgValue>
</operation>

<operation id="3117" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="18" op_0_bw="9">
<![CDATA[
:2272  %layer2_matrix_10_V_61 = load i18* %layer2_matrix_10_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_61"/></StgValue>
</operation>

<operation id="3118" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="18" op_0_bw="9">
<![CDATA[
:2273  %layer2_matrix_11_V_61 = load i18* %layer2_matrix_11_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_61"/></StgValue>
</operation>

<operation id="3119" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="18" op_0_bw="9">
<![CDATA[
:2274  %layer2_matrix_12_V_61 = load i18* %layer2_matrix_12_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_61"/></StgValue>
</operation>

<operation id="3120" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="18" op_0_bw="9">
<![CDATA[
:2275  %layer2_matrix_13_V_61 = load i18* %layer2_matrix_13_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_61"/></StgValue>
</operation>

<operation id="3121" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="18" op_0_bw="9">
<![CDATA[
:2276  %layer2_matrix_14_V_61 = load i18* %layer2_matrix_14_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_61"/></StgValue>
</operation>

<operation id="3122" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="18" op_0_bw="9">
<![CDATA[
:2277  %layer2_matrix_15_V_61 = load i18* %layer2_matrix_15_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_61"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="3123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:79  %tmp_159 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 13, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="3124" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %layer2_kernel_V_3_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_26"/></StgValue>
</operation>

<operation id="3125" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="10">
<![CDATA[
:81  %tmp_240_cast1 = sext i10 %tmp_146 to i11

]]></Node>
<StgValue><ssdm name="tmp_240_cast1"/></StgValue>
</operation>

<operation id="3126" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
:82  %tmp_240_cast = zext i11 %tmp_240_cast1 to i32

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="3127" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %layer2_kernel_V_3_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_27"/></StgValue>
</operation>

<operation id="3128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:130  %layer2_kernel_V_14_a_26 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_26"/></StgValue>
</operation>

<operation id="3129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:131  %layer2_kernel_V_14_a_27 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_27"/></StgValue>
</operation>

<operation id="3130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:166  %layer2_kernel_V_7_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_26"/></StgValue>
</operation>

<operation id="3131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:167  %layer2_kernel_V_7_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_27"/></StgValue>
</operation>

<operation id="3132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:202  %layer2_kernel_V_15_a_26 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_26"/></StgValue>
</operation>

<operation id="3133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:203  %layer2_kernel_V_15_a_27 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_27"/></StgValue>
</operation>

<operation id="3134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:238  %layer2_kernel_V_4_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_26"/></StgValue>
</operation>

<operation id="3135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:239  %layer2_kernel_V_4_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_27"/></StgValue>
</operation>

<operation id="3136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:274  %layer2_kernel_V_10_a_26 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_26"/></StgValue>
</operation>

<operation id="3137" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:275  %layer2_kernel_V_10_a_27 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_27"/></StgValue>
</operation>

<operation id="3138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:310  %layer2_kernel_V_6_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_26"/></StgValue>
</operation>

<operation id="3139" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:311  %layer2_kernel_V_6_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_27"/></StgValue>
</operation>

<operation id="3140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:346  %layer2_kernel_V_13_a_26 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_26"/></StgValue>
</operation>

<operation id="3141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:347  %layer2_kernel_V_13_a_27 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_27"/></StgValue>
</operation>

<operation id="3142" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:382  %layer2_kernel_V_12_a_26 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_26"/></StgValue>
</operation>

<operation id="3143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:383  %layer2_kernel_V_12_a_27 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_27"/></StgValue>
</operation>

<operation id="3144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:418  %layer2_kernel_V_9_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_26"/></StgValue>
</operation>

<operation id="3145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:419  %layer2_kernel_V_9_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_27"/></StgValue>
</operation>

<operation id="3146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:454  %layer2_kernel_V_5_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_26"/></StgValue>
</operation>

<operation id="3147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:455  %layer2_kernel_V_5_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_27"/></StgValue>
</operation>

<operation id="3148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:490  %layer2_kernel_V_1_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_26"/></StgValue>
</operation>

<operation id="3149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:491  %layer2_kernel_V_1_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_27"/></StgValue>
</operation>

<operation id="3150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:526  %layer2_kernel_V_2_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_26"/></StgValue>
</operation>

<operation id="3151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:527  %layer2_kernel_V_2_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_27"/></StgValue>
</operation>

<operation id="3152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:562  %layer2_kernel_V_11_a_26 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_26"/></StgValue>
</operation>

<operation id="3153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:563  %layer2_kernel_V_11_a_27 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_27"/></StgValue>
</operation>

<operation id="3154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:598  %layer2_kernel_V_0_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_26"/></StgValue>
</operation>

<operation id="3155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:599  %layer2_kernel_V_0_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_27"/></StgValue>
</operation>

<operation id="3156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:634  %layer2_kernel_V_8_ad_26 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_159

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_26"/></StgValue>
</operation>

<operation id="3157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:635  %layer2_kernel_V_8_ad_27 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_27"/></StgValue>
</operation>

<operation id="3158" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:722  %tmp_193 = add i10 %newIndex1_i_cast, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="10">
<![CDATA[
:723  %tmp_279_cast = zext i10 %tmp_193 to i32

]]></Node>
<StgValue><ssdm name="tmp_279_cast"/></StgValue>
</operation>

<operation id="3160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:724  %layer2_matrix_0_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_26"/></StgValue>
</operation>

<operation id="3161" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:725  %tmp_194 = add i10 %newIndex1_i_cast, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="10">
<![CDATA[
:726  %tmp_280_cast = zext i10 %tmp_194 to i32

]]></Node>
<StgValue><ssdm name="tmp_280_cast"/></StgValue>
</operation>

<operation id="3163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:727  %layer2_matrix_0_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_27"/></StgValue>
</operation>

<operation id="3164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:778  %layer2_matrix_1_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_26"/></StgValue>
</operation>

<operation id="3165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:779  %layer2_matrix_1_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_27"/></StgValue>
</operation>

<operation id="3166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:814  %layer2_matrix_2_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_26"/></StgValue>
</operation>

<operation id="3167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:815  %layer2_matrix_2_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_27"/></StgValue>
</operation>

<operation id="3168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:850  %layer2_matrix_3_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_26"/></StgValue>
</operation>

<operation id="3169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:851  %layer2_matrix_3_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_27"/></StgValue>
</operation>

<operation id="3170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:886  %layer2_matrix_4_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_26"/></StgValue>
</operation>

<operation id="3171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:887  %layer2_matrix_4_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_27"/></StgValue>
</operation>

<operation id="3172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:922  %layer2_matrix_5_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_26"/></StgValue>
</operation>

<operation id="3173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:923  %layer2_matrix_5_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_27"/></StgValue>
</operation>

<operation id="3174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:958  %layer2_matrix_6_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_26"/></StgValue>
</operation>

<operation id="3175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:959  %layer2_matrix_6_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_27"/></StgValue>
</operation>

<operation id="3176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:994  %layer2_matrix_7_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_26"/></StgValue>
</operation>

<operation id="3177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:995  %layer2_matrix_7_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_27"/></StgValue>
</operation>

<operation id="3178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1030  %layer2_matrix_8_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_26"/></StgValue>
</operation>

<operation id="3179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1031  %layer2_matrix_8_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_27"/></StgValue>
</operation>

<operation id="3180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1066  %layer2_matrix_9_V_a_26 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_26"/></StgValue>
</operation>

<operation id="3181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1067  %layer2_matrix_9_V_a_27 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_27"/></StgValue>
</operation>

<operation id="3182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1102  %layer2_matrix_10_V_26 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_26"/></StgValue>
</operation>

<operation id="3183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1103  %layer2_matrix_10_V_27 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_27"/></StgValue>
</operation>

<operation id="3184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1138  %layer2_matrix_11_V_26 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_26"/></StgValue>
</operation>

<operation id="3185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1139  %layer2_matrix_11_V_27 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_27"/></StgValue>
</operation>

<operation id="3186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1174  %layer2_matrix_12_V_26 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_26"/></StgValue>
</operation>

<operation id="3187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1175  %layer2_matrix_12_V_27 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_27"/></StgValue>
</operation>

<operation id="3188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1210  %layer2_matrix_13_V_26 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_26"/></StgValue>
</operation>

<operation id="3189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1211  %layer2_matrix_13_V_27 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_27"/></StgValue>
</operation>

<operation id="3190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1246  %layer2_matrix_14_V_26 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_26"/></StgValue>
</operation>

<operation id="3191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1247  %layer2_matrix_14_V_27 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_27"/></StgValue>
</operation>

<operation id="3192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1282  %layer2_matrix_15_V_26 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_26"/></StgValue>
</operation>

<operation id="3193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1283  %layer2_matrix_15_V_27 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_27"/></StgValue>
</operation>

<operation id="3194" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2089  %tmp_17_3_2_30_i = add i18 %agg_result_V_i20, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_17_3_2_30_i"/></StgValue>
</operation>

<operation id="3195" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2127  %tmp_17_3_3_30_i = add i18 %agg_result_V_i21, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_17_3_3_30_i"/></StgValue>
</operation>

<operation id="3196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="30" op_0_bw="18">
<![CDATA[
:2145  %tmp_cast_i22 = sext i18 %op_V_read_assign_22 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i22"/></StgValue>
</operation>

<operation id="3197" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2146  %c_V_53 = mul i30 %tmp_cast_i22, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_53"/></StgValue>
</operation>

<operation id="3198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2147  %agg_result_V_i22 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_53, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i22"/></StgValue>
</operation>

<operation id="3199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="30" op_0_bw="18">
<![CDATA[
:2183  %tmp_cast_i23 = sext i18 %op_V_read_assign_23 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i23"/></StgValue>
</operation>

<operation id="3200" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2184  %c_V_54 = mul i30 %tmp_cast_i23, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_54"/></StgValue>
</operation>

<operation id="3201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2185  %agg_result_V_i23 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_54, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i23"/></StgValue>
</operation>

<operation id="3202" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="18" op_0_bw="12">
<![CDATA[
:2204  %layer2_kernel_V_0_lo_24 = load i18* %layer2_kernel_V_0_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_24"/></StgValue>
</operation>

<operation id="3203" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="18" op_0_bw="12">
<![CDATA[
:2205  %layer2_kernel_V_1_lo_24 = load i18* %layer2_kernel_V_1_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_24"/></StgValue>
</operation>

<operation id="3204" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="18" op_0_bw="12">
<![CDATA[
:2206  %layer2_kernel_V_2_lo_24 = load i18* %layer2_kernel_V_2_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_24"/></StgValue>
</operation>

<operation id="3205" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="18" op_0_bw="12">
<![CDATA[
:2207  %layer2_kernel_V_3_lo_24 = load i18* %layer2_kernel_V_3_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_24"/></StgValue>
</operation>

<operation id="3206" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="18" op_0_bw="12">
<![CDATA[
:2208  %layer2_kernel_V_4_lo_24 = load i18* %layer2_kernel_V_4_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_24"/></StgValue>
</operation>

<operation id="3207" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="18" op_0_bw="12">
<![CDATA[
:2209  %layer2_kernel_V_5_lo_24 = load i18* %layer2_kernel_V_5_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_24"/></StgValue>
</operation>

<operation id="3208" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="18" op_0_bw="12">
<![CDATA[
:2210  %layer2_kernel_V_6_lo_24 = load i18* %layer2_kernel_V_6_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_24"/></StgValue>
</operation>

<operation id="3209" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="18" op_0_bw="12">
<![CDATA[
:2211  %layer2_kernel_V_7_lo_24 = load i18* %layer2_kernel_V_7_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_24"/></StgValue>
</operation>

<operation id="3210" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="18" op_0_bw="12">
<![CDATA[
:2212  %layer2_kernel_V_8_lo_24 = load i18* %layer2_kernel_V_8_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_24"/></StgValue>
</operation>

<operation id="3211" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="18" op_0_bw="12">
<![CDATA[
:2213  %layer2_kernel_V_9_lo_24 = load i18* %layer2_kernel_V_9_ad_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_24"/></StgValue>
</operation>

<operation id="3212" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="18" op_0_bw="12">
<![CDATA[
:2214  %layer2_kernel_V_10_l_24 = load i18* %layer2_kernel_V_10_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_24"/></StgValue>
</operation>

<operation id="3213" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="18" op_0_bw="12">
<![CDATA[
:2215  %layer2_kernel_V_11_l_24 = load i18* %layer2_kernel_V_11_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_24"/></StgValue>
</operation>

<operation id="3214" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="18" op_0_bw="12">
<![CDATA[
:2216  %layer2_kernel_V_12_l_24 = load i18* %layer2_kernel_V_12_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_24"/></StgValue>
</operation>

<operation id="3215" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="18" op_0_bw="12">
<![CDATA[
:2217  %layer2_kernel_V_13_l_24 = load i18* %layer2_kernel_V_13_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_24"/></StgValue>
</operation>

<operation id="3216" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="18" op_0_bw="12">
<![CDATA[
:2218  %layer2_kernel_V_14_l_24 = load i18* %layer2_kernel_V_14_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_24"/></StgValue>
</operation>

<operation id="3217" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="18" op_0_bw="12">
<![CDATA[
:2219  %layer2_kernel_V_15_l_24 = load i18* %layer2_kernel_V_15_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_24"/></StgValue>
</operation>

<operation id="3218" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2220  %op_V_read_assign_24 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_24, i18 %layer2_kernel_V_1_lo_24, i18 %layer2_kernel_V_2_lo_24, i18 %layer2_kernel_V_3_lo_24, i18 %layer2_kernel_V_4_lo_24, i18 %layer2_kernel_V_5_lo_24, i18 %layer2_kernel_V_6_lo_24, i18 %layer2_kernel_V_7_lo_24, i18 %layer2_kernel_V_8_lo_24, i18 %layer2_kernel_V_9_lo_24, i18 %layer2_kernel_V_10_l_24, i18 %layer2_kernel_V_11_l_24, i18 %layer2_kernel_V_12_l_24, i18 %layer2_kernel_V_13_l_24, i18 %layer2_kernel_V_14_l_24, i18 %layer2_kernel_V_15_l_24, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_24"/></StgValue>
</operation>

<operation id="3219" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="18" op_0_bw="9">
<![CDATA[
:2224  %layer2_matrix_0_V_l_24 = load i18* %layer2_matrix_0_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_24"/></StgValue>
</operation>

<operation id="3220" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="18" op_0_bw="9">
<![CDATA[
:2225  %layer2_matrix_1_V_l_24 = load i18* %layer2_matrix_1_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_24"/></StgValue>
</operation>

<operation id="3221" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="18" op_0_bw="9">
<![CDATA[
:2226  %layer2_matrix_2_V_l_24 = load i18* %layer2_matrix_2_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_24"/></StgValue>
</operation>

<operation id="3222" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="18" op_0_bw="9">
<![CDATA[
:2227  %layer2_matrix_3_V_l_24 = load i18* %layer2_matrix_3_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_24"/></StgValue>
</operation>

<operation id="3223" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="18" op_0_bw="9">
<![CDATA[
:2228  %layer2_matrix_4_V_l_24 = load i18* %layer2_matrix_4_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_24"/></StgValue>
</operation>

<operation id="3224" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="18" op_0_bw="9">
<![CDATA[
:2229  %layer2_matrix_5_V_l_24 = load i18* %layer2_matrix_5_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_24"/></StgValue>
</operation>

<operation id="3225" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="18" op_0_bw="9">
<![CDATA[
:2230  %layer2_matrix_6_V_l_24 = load i18* %layer2_matrix_6_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_24"/></StgValue>
</operation>

<operation id="3226" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="18" op_0_bw="9">
<![CDATA[
:2231  %layer2_matrix_7_V_l_24 = load i18* %layer2_matrix_7_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_24"/></StgValue>
</operation>

<operation id="3227" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="18" op_0_bw="9">
<![CDATA[
:2232  %layer2_matrix_8_V_l_24 = load i18* %layer2_matrix_8_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_24"/></StgValue>
</operation>

<operation id="3228" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="18" op_0_bw="9">
<![CDATA[
:2233  %layer2_matrix_9_V_l_24 = load i18* %layer2_matrix_9_V_a_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_24"/></StgValue>
</operation>

<operation id="3229" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="18" op_0_bw="9">
<![CDATA[
:2234  %layer2_matrix_10_V_60 = load i18* %layer2_matrix_10_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_60"/></StgValue>
</operation>

<operation id="3230" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="18" op_0_bw="9">
<![CDATA[
:2235  %layer2_matrix_11_V_60 = load i18* %layer2_matrix_11_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_60"/></StgValue>
</operation>

<operation id="3231" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="18" op_0_bw="9">
<![CDATA[
:2236  %layer2_matrix_12_V_60 = load i18* %layer2_matrix_12_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_60"/></StgValue>
</operation>

<operation id="3232" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="18" op_0_bw="9">
<![CDATA[
:2237  %layer2_matrix_13_V_60 = load i18* %layer2_matrix_13_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_60"/></StgValue>
</operation>

<operation id="3233" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="18" op_0_bw="9">
<![CDATA[
:2238  %layer2_matrix_14_V_60 = load i18* %layer2_matrix_14_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_60"/></StgValue>
</operation>

<operation id="3234" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="18" op_0_bw="9">
<![CDATA[
:2239  %layer2_matrix_15_V_60 = load i18* %layer2_matrix_15_V_24, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_60"/></StgValue>
</operation>

<operation id="3235" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2240  %tmp_23 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_24, i18 %layer2_matrix_1_V_l_24, i18 %layer2_matrix_2_V_l_24, i18 %layer2_matrix_3_V_l_24, i18 %layer2_matrix_4_V_l_24, i18 %layer2_matrix_5_V_l_24, i18 %layer2_matrix_6_V_l_24, i18 %layer2_matrix_7_V_l_24, i18 %layer2_matrix_8_V_l_24, i18 %layer2_matrix_9_V_l_24, i18 %layer2_matrix_10_V_60, i18 %layer2_matrix_11_V_60, i18 %layer2_matrix_12_V_60, i18 %layer2_matrix_13_V_60, i18 %layer2_matrix_14_V_60, i18 %layer2_matrix_15_V_60, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="3236" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="18" op_0_bw="12">
<![CDATA[
:2242  %layer2_kernel_V_0_lo_25 = load i18* %layer2_kernel_V_0_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_25"/></StgValue>
</operation>

<operation id="3237" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="18" op_0_bw="12">
<![CDATA[
:2243  %layer2_kernel_V_1_lo_25 = load i18* %layer2_kernel_V_1_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_25"/></StgValue>
</operation>

<operation id="3238" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="18" op_0_bw="12">
<![CDATA[
:2244  %layer2_kernel_V_2_lo_25 = load i18* %layer2_kernel_V_2_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_25"/></StgValue>
</operation>

<operation id="3239" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="18" op_0_bw="12">
<![CDATA[
:2245  %layer2_kernel_V_3_lo_25 = load i18* %layer2_kernel_V_3_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_25"/></StgValue>
</operation>

<operation id="3240" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="18" op_0_bw="12">
<![CDATA[
:2246  %layer2_kernel_V_4_lo_25 = load i18* %layer2_kernel_V_4_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_25"/></StgValue>
</operation>

<operation id="3241" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="18" op_0_bw="12">
<![CDATA[
:2247  %layer2_kernel_V_5_lo_25 = load i18* %layer2_kernel_V_5_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_25"/></StgValue>
</operation>

<operation id="3242" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="18" op_0_bw="12">
<![CDATA[
:2248  %layer2_kernel_V_6_lo_25 = load i18* %layer2_kernel_V_6_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_25"/></StgValue>
</operation>

<operation id="3243" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="18" op_0_bw="12">
<![CDATA[
:2249  %layer2_kernel_V_7_lo_25 = load i18* %layer2_kernel_V_7_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_25"/></StgValue>
</operation>

<operation id="3244" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="18" op_0_bw="12">
<![CDATA[
:2250  %layer2_kernel_V_8_lo_25 = load i18* %layer2_kernel_V_8_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_25"/></StgValue>
</operation>

<operation id="3245" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="18" op_0_bw="12">
<![CDATA[
:2251  %layer2_kernel_V_9_lo_25 = load i18* %layer2_kernel_V_9_ad_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_25"/></StgValue>
</operation>

<operation id="3246" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="18" op_0_bw="12">
<![CDATA[
:2252  %layer2_kernel_V_10_l_25 = load i18* %layer2_kernel_V_10_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_25"/></StgValue>
</operation>

<operation id="3247" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="18" op_0_bw="12">
<![CDATA[
:2253  %layer2_kernel_V_11_l_25 = load i18* %layer2_kernel_V_11_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_25"/></StgValue>
</operation>

<operation id="3248" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="18" op_0_bw="12">
<![CDATA[
:2254  %layer2_kernel_V_12_l_25 = load i18* %layer2_kernel_V_12_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_25"/></StgValue>
</operation>

<operation id="3249" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="18" op_0_bw="12">
<![CDATA[
:2255  %layer2_kernel_V_13_l_25 = load i18* %layer2_kernel_V_13_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_25"/></StgValue>
</operation>

<operation id="3250" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="18" op_0_bw="12">
<![CDATA[
:2256  %layer2_kernel_V_14_l_25 = load i18* %layer2_kernel_V_14_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_25"/></StgValue>
</operation>

<operation id="3251" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="18" op_0_bw="12">
<![CDATA[
:2257  %layer2_kernel_V_15_l_25 = load i18* %layer2_kernel_V_15_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_25"/></StgValue>
</operation>

<operation id="3252" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2258  %op_V_read_assign_25 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_25, i18 %layer2_kernel_V_1_lo_25, i18 %layer2_kernel_V_2_lo_25, i18 %layer2_kernel_V_3_lo_25, i18 %layer2_kernel_V_4_lo_25, i18 %layer2_kernel_V_5_lo_25, i18 %layer2_kernel_V_6_lo_25, i18 %layer2_kernel_V_7_lo_25, i18 %layer2_kernel_V_8_lo_25, i18 %layer2_kernel_V_9_lo_25, i18 %layer2_kernel_V_10_l_25, i18 %layer2_kernel_V_11_l_25, i18 %layer2_kernel_V_12_l_25, i18 %layer2_kernel_V_13_l_25, i18 %layer2_kernel_V_14_l_25, i18 %layer2_kernel_V_15_l_25, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_25"/></StgValue>
</operation>

<operation id="3253" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="18" op_0_bw="9">
<![CDATA[
:2262  %layer2_matrix_0_V_l_25 = load i18* %layer2_matrix_0_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_25"/></StgValue>
</operation>

<operation id="3254" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="18" op_0_bw="9">
<![CDATA[
:2263  %layer2_matrix_1_V_l_25 = load i18* %layer2_matrix_1_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_25"/></StgValue>
</operation>

<operation id="3255" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="18" op_0_bw="9">
<![CDATA[
:2264  %layer2_matrix_2_V_l_25 = load i18* %layer2_matrix_2_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_25"/></StgValue>
</operation>

<operation id="3256" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="18" op_0_bw="9">
<![CDATA[
:2265  %layer2_matrix_3_V_l_25 = load i18* %layer2_matrix_3_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_25"/></StgValue>
</operation>

<operation id="3257" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="18" op_0_bw="9">
<![CDATA[
:2266  %layer2_matrix_4_V_l_25 = load i18* %layer2_matrix_4_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_25"/></StgValue>
</operation>

<operation id="3258" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="18" op_0_bw="9">
<![CDATA[
:2267  %layer2_matrix_5_V_l_25 = load i18* %layer2_matrix_5_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_25"/></StgValue>
</operation>

<operation id="3259" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="18" op_0_bw="9">
<![CDATA[
:2268  %layer2_matrix_6_V_l_25 = load i18* %layer2_matrix_6_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_25"/></StgValue>
</operation>

<operation id="3260" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="18" op_0_bw="9">
<![CDATA[
:2269  %layer2_matrix_7_V_l_25 = load i18* %layer2_matrix_7_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_25"/></StgValue>
</operation>

<operation id="3261" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="18" op_0_bw="9">
<![CDATA[
:2270  %layer2_matrix_8_V_l_25 = load i18* %layer2_matrix_8_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_25"/></StgValue>
</operation>

<operation id="3262" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="18" op_0_bw="9">
<![CDATA[
:2271  %layer2_matrix_9_V_l_25 = load i18* %layer2_matrix_9_V_a_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_25"/></StgValue>
</operation>

<operation id="3263" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="18" op_0_bw="9">
<![CDATA[
:2272  %layer2_matrix_10_V_61 = load i18* %layer2_matrix_10_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_61"/></StgValue>
</operation>

<operation id="3264" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="18" op_0_bw="9">
<![CDATA[
:2273  %layer2_matrix_11_V_61 = load i18* %layer2_matrix_11_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_61"/></StgValue>
</operation>

<operation id="3265" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="18" op_0_bw="9">
<![CDATA[
:2274  %layer2_matrix_12_V_61 = load i18* %layer2_matrix_12_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_61"/></StgValue>
</operation>

<operation id="3266" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="18" op_0_bw="9">
<![CDATA[
:2275  %layer2_matrix_13_V_61 = load i18* %layer2_matrix_13_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_61"/></StgValue>
</operation>

<operation id="3267" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="18" op_0_bw="9">
<![CDATA[
:2276  %layer2_matrix_14_V_61 = load i18* %layer2_matrix_14_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_61"/></StgValue>
</operation>

<operation id="3268" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="18" op_0_bw="9">
<![CDATA[
:2277  %layer2_matrix_15_V_61 = load i18* %layer2_matrix_15_V_25, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_61"/></StgValue>
</operation>

<operation id="3269" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2278  %tmp_24 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_25, i18 %layer2_matrix_1_V_l_25, i18 %layer2_matrix_2_V_l_25, i18 %layer2_matrix_3_V_l_25, i18 %layer2_matrix_4_V_l_25, i18 %layer2_matrix_5_V_l_25, i18 %layer2_matrix_6_V_l_25, i18 %layer2_matrix_7_V_l_25, i18 %layer2_matrix_8_V_l_25, i18 %layer2_matrix_9_V_l_25, i18 %layer2_matrix_10_V_61, i18 %layer2_matrix_11_V_61, i18 %layer2_matrix_12_V_61, i18 %layer2_matrix_13_V_61, i18 %layer2_matrix_14_V_61, i18 %layer2_matrix_15_V_61, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="3270" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="18" op_0_bw="12">
<![CDATA[
:2280  %layer2_kernel_V_0_lo_26 = load i18* %layer2_kernel_V_0_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_26"/></StgValue>
</operation>

<operation id="3271" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="18" op_0_bw="12">
<![CDATA[
:2281  %layer2_kernel_V_1_lo_26 = load i18* %layer2_kernel_V_1_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_26"/></StgValue>
</operation>

<operation id="3272" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="18" op_0_bw="12">
<![CDATA[
:2282  %layer2_kernel_V_2_lo_26 = load i18* %layer2_kernel_V_2_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_26"/></StgValue>
</operation>

<operation id="3273" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="18" op_0_bw="12">
<![CDATA[
:2283  %layer2_kernel_V_3_lo_26 = load i18* %layer2_kernel_V_3_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_26"/></StgValue>
</operation>

<operation id="3274" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="18" op_0_bw="12">
<![CDATA[
:2284  %layer2_kernel_V_4_lo_26 = load i18* %layer2_kernel_V_4_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_26"/></StgValue>
</operation>

<operation id="3275" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="18" op_0_bw="12">
<![CDATA[
:2285  %layer2_kernel_V_5_lo_26 = load i18* %layer2_kernel_V_5_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_26"/></StgValue>
</operation>

<operation id="3276" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="18" op_0_bw="12">
<![CDATA[
:2286  %layer2_kernel_V_6_lo_26 = load i18* %layer2_kernel_V_6_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_26"/></StgValue>
</operation>

<operation id="3277" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="18" op_0_bw="12">
<![CDATA[
:2287  %layer2_kernel_V_7_lo_26 = load i18* %layer2_kernel_V_7_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_26"/></StgValue>
</operation>

<operation id="3278" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="18" op_0_bw="12">
<![CDATA[
:2288  %layer2_kernel_V_8_lo_26 = load i18* %layer2_kernel_V_8_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_26"/></StgValue>
</operation>

<operation id="3279" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="18" op_0_bw="12">
<![CDATA[
:2289  %layer2_kernel_V_9_lo_26 = load i18* %layer2_kernel_V_9_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_26"/></StgValue>
</operation>

<operation id="3280" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="18" op_0_bw="12">
<![CDATA[
:2290  %layer2_kernel_V_10_l_26 = load i18* %layer2_kernel_V_10_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_26"/></StgValue>
</operation>

<operation id="3281" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="18" op_0_bw="12">
<![CDATA[
:2291  %layer2_kernel_V_11_l_26 = load i18* %layer2_kernel_V_11_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_26"/></StgValue>
</operation>

<operation id="3282" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="18" op_0_bw="12">
<![CDATA[
:2292  %layer2_kernel_V_12_l_26 = load i18* %layer2_kernel_V_12_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_26"/></StgValue>
</operation>

<operation id="3283" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="18" op_0_bw="12">
<![CDATA[
:2293  %layer2_kernel_V_13_l_26 = load i18* %layer2_kernel_V_13_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_26"/></StgValue>
</operation>

<operation id="3284" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="18" op_0_bw="12">
<![CDATA[
:2294  %layer2_kernel_V_14_l_26 = load i18* %layer2_kernel_V_14_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_26"/></StgValue>
</operation>

<operation id="3285" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="18" op_0_bw="12">
<![CDATA[
:2295  %layer2_kernel_V_15_l_26 = load i18* %layer2_kernel_V_15_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_26"/></StgValue>
</operation>

<operation id="3286" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="18" op_0_bw="9">
<![CDATA[
:2300  %layer2_matrix_0_V_l_26 = load i18* %layer2_matrix_0_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_26"/></StgValue>
</operation>

<operation id="3287" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="18" op_0_bw="9">
<![CDATA[
:2301  %layer2_matrix_1_V_l_26 = load i18* %layer2_matrix_1_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_26"/></StgValue>
</operation>

<operation id="3288" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="18" op_0_bw="9">
<![CDATA[
:2302  %layer2_matrix_2_V_l_26 = load i18* %layer2_matrix_2_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_26"/></StgValue>
</operation>

<operation id="3289" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="18" op_0_bw="9">
<![CDATA[
:2303  %layer2_matrix_3_V_l_26 = load i18* %layer2_matrix_3_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_26"/></StgValue>
</operation>

<operation id="3290" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="18" op_0_bw="9">
<![CDATA[
:2304  %layer2_matrix_4_V_l_26 = load i18* %layer2_matrix_4_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_26"/></StgValue>
</operation>

<operation id="3291" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="18" op_0_bw="9">
<![CDATA[
:2305  %layer2_matrix_5_V_l_26 = load i18* %layer2_matrix_5_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_26"/></StgValue>
</operation>

<operation id="3292" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="18" op_0_bw="9">
<![CDATA[
:2306  %layer2_matrix_6_V_l_26 = load i18* %layer2_matrix_6_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_26"/></StgValue>
</operation>

<operation id="3293" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="18" op_0_bw="9">
<![CDATA[
:2307  %layer2_matrix_7_V_l_26 = load i18* %layer2_matrix_7_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_26"/></StgValue>
</operation>

<operation id="3294" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="18" op_0_bw="9">
<![CDATA[
:2308  %layer2_matrix_8_V_l_26 = load i18* %layer2_matrix_8_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_26"/></StgValue>
</operation>

<operation id="3295" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="18" op_0_bw="9">
<![CDATA[
:2309  %layer2_matrix_9_V_l_26 = load i18* %layer2_matrix_9_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_26"/></StgValue>
</operation>

<operation id="3296" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="18" op_0_bw="9">
<![CDATA[
:2310  %layer2_matrix_10_V_62 = load i18* %layer2_matrix_10_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_62"/></StgValue>
</operation>

<operation id="3297" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="18" op_0_bw="9">
<![CDATA[
:2311  %layer2_matrix_11_V_62 = load i18* %layer2_matrix_11_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_62"/></StgValue>
</operation>

<operation id="3298" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="18" op_0_bw="9">
<![CDATA[
:2312  %layer2_matrix_12_V_62 = load i18* %layer2_matrix_12_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_62"/></StgValue>
</operation>

<operation id="3299" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="18" op_0_bw="9">
<![CDATA[
:2313  %layer2_matrix_13_V_62 = load i18* %layer2_matrix_13_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_62"/></StgValue>
</operation>

<operation id="3300" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="18" op_0_bw="9">
<![CDATA[
:2314  %layer2_matrix_14_V_62 = load i18* %layer2_matrix_14_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_62"/></StgValue>
</operation>

<operation id="3301" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="18" op_0_bw="9">
<![CDATA[
:2315  %layer2_matrix_15_V_62 = load i18* %layer2_matrix_15_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_62"/></StgValue>
</operation>

<operation id="3302" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="18" op_0_bw="12">
<![CDATA[
:2318  %layer2_kernel_V_0_lo_27 = load i18* %layer2_kernel_V_0_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_27"/></StgValue>
</operation>

<operation id="3303" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="18" op_0_bw="12">
<![CDATA[
:2319  %layer2_kernel_V_1_lo_27 = load i18* %layer2_kernel_V_1_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_27"/></StgValue>
</operation>

<operation id="3304" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="18" op_0_bw="12">
<![CDATA[
:2320  %layer2_kernel_V_2_lo_27 = load i18* %layer2_kernel_V_2_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_27"/></StgValue>
</operation>

<operation id="3305" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="18" op_0_bw="12">
<![CDATA[
:2321  %layer2_kernel_V_3_lo_27 = load i18* %layer2_kernel_V_3_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_27"/></StgValue>
</operation>

<operation id="3306" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="18" op_0_bw="12">
<![CDATA[
:2322  %layer2_kernel_V_4_lo_27 = load i18* %layer2_kernel_V_4_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_27"/></StgValue>
</operation>

<operation id="3307" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="18" op_0_bw="12">
<![CDATA[
:2323  %layer2_kernel_V_5_lo_27 = load i18* %layer2_kernel_V_5_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_27"/></StgValue>
</operation>

<operation id="3308" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="18" op_0_bw="12">
<![CDATA[
:2324  %layer2_kernel_V_6_lo_27 = load i18* %layer2_kernel_V_6_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_27"/></StgValue>
</operation>

<operation id="3309" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="18" op_0_bw="12">
<![CDATA[
:2325  %layer2_kernel_V_7_lo_27 = load i18* %layer2_kernel_V_7_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_27"/></StgValue>
</operation>

<operation id="3310" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="18" op_0_bw="12">
<![CDATA[
:2326  %layer2_kernel_V_8_lo_27 = load i18* %layer2_kernel_V_8_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_27"/></StgValue>
</operation>

<operation id="3311" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="18" op_0_bw="12">
<![CDATA[
:2327  %layer2_kernel_V_9_lo_27 = load i18* %layer2_kernel_V_9_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_27"/></StgValue>
</operation>

<operation id="3312" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="18" op_0_bw="12">
<![CDATA[
:2328  %layer2_kernel_V_10_l_27 = load i18* %layer2_kernel_V_10_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_27"/></StgValue>
</operation>

<operation id="3313" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="18" op_0_bw="12">
<![CDATA[
:2329  %layer2_kernel_V_11_l_27 = load i18* %layer2_kernel_V_11_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_27"/></StgValue>
</operation>

<operation id="3314" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="18" op_0_bw="12">
<![CDATA[
:2330  %layer2_kernel_V_12_l_27 = load i18* %layer2_kernel_V_12_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_27"/></StgValue>
</operation>

<operation id="3315" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="18" op_0_bw="12">
<![CDATA[
:2331  %layer2_kernel_V_13_l_27 = load i18* %layer2_kernel_V_13_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_27"/></StgValue>
</operation>

<operation id="3316" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="18" op_0_bw="12">
<![CDATA[
:2332  %layer2_kernel_V_14_l_27 = load i18* %layer2_kernel_V_14_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_27"/></StgValue>
</operation>

<operation id="3317" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="18" op_0_bw="12">
<![CDATA[
:2333  %layer2_kernel_V_15_l_27 = load i18* %layer2_kernel_V_15_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_27"/></StgValue>
</operation>

<operation id="3318" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="18" op_0_bw="9">
<![CDATA[
:2338  %layer2_matrix_0_V_l_27 = load i18* %layer2_matrix_0_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_27"/></StgValue>
</operation>

<operation id="3319" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="18" op_0_bw="9">
<![CDATA[
:2339  %layer2_matrix_1_V_l_27 = load i18* %layer2_matrix_1_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_27"/></StgValue>
</operation>

<operation id="3320" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="18" op_0_bw="9">
<![CDATA[
:2340  %layer2_matrix_2_V_l_27 = load i18* %layer2_matrix_2_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_27"/></StgValue>
</operation>

<operation id="3321" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="18" op_0_bw="9">
<![CDATA[
:2341  %layer2_matrix_3_V_l_27 = load i18* %layer2_matrix_3_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_27"/></StgValue>
</operation>

<operation id="3322" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="18" op_0_bw="9">
<![CDATA[
:2342  %layer2_matrix_4_V_l_27 = load i18* %layer2_matrix_4_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_27"/></StgValue>
</operation>

<operation id="3323" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="18" op_0_bw="9">
<![CDATA[
:2343  %layer2_matrix_5_V_l_27 = load i18* %layer2_matrix_5_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_27"/></StgValue>
</operation>

<operation id="3324" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="18" op_0_bw="9">
<![CDATA[
:2344  %layer2_matrix_6_V_l_27 = load i18* %layer2_matrix_6_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_27"/></StgValue>
</operation>

<operation id="3325" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="18" op_0_bw="9">
<![CDATA[
:2345  %layer2_matrix_7_V_l_27 = load i18* %layer2_matrix_7_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_27"/></StgValue>
</operation>

<operation id="3326" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="18" op_0_bw="9">
<![CDATA[
:2346  %layer2_matrix_8_V_l_27 = load i18* %layer2_matrix_8_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_27"/></StgValue>
</operation>

<operation id="3327" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="18" op_0_bw="9">
<![CDATA[
:2347  %layer2_matrix_9_V_l_27 = load i18* %layer2_matrix_9_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_27"/></StgValue>
</operation>

<operation id="3328" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="18" op_0_bw="9">
<![CDATA[
:2348  %layer2_matrix_10_V_63 = load i18* %layer2_matrix_10_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_63"/></StgValue>
</operation>

<operation id="3329" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="18" op_0_bw="9">
<![CDATA[
:2349  %layer2_matrix_11_V_63 = load i18* %layer2_matrix_11_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_63"/></StgValue>
</operation>

<operation id="3330" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="18" op_0_bw="9">
<![CDATA[
:2350  %layer2_matrix_12_V_63 = load i18* %layer2_matrix_12_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_63"/></StgValue>
</operation>

<operation id="3331" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="18" op_0_bw="9">
<![CDATA[
:2351  %layer2_matrix_13_V_63 = load i18* %layer2_matrix_13_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_63"/></StgValue>
</operation>

<operation id="3332" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="18" op_0_bw="9">
<![CDATA[
:2352  %layer2_matrix_14_V_63 = load i18* %layer2_matrix_14_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_63"/></StgValue>
</operation>

<operation id="3333" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="18" op_0_bw="9">
<![CDATA[
:2353  %layer2_matrix_15_V_63 = load i18* %layer2_matrix_15_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_63"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="3334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:84  %tmp_160 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 14, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="3335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %layer2_kernel_V_3_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_28"/></StgValue>
</operation>

<operation id="3336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="9">
<![CDATA[
:86  %tmp_243_cast1 = sext i9 %tmp_140 to i11

]]></Node>
<StgValue><ssdm name="tmp_243_cast1"/></StgValue>
</operation>

<operation id="3337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="11">
<![CDATA[
:87  %tmp_243_cast = zext i11 %tmp_243_cast1 to i32

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="3338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %layer2_kernel_V_3_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_29"/></StgValue>
</operation>

<operation id="3339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:132  %layer2_kernel_V_14_a_28 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_28"/></StgValue>
</operation>

<operation id="3340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:133  %layer2_kernel_V_14_a_29 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_29"/></StgValue>
</operation>

<operation id="3341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:168  %layer2_kernel_V_7_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_28"/></StgValue>
</operation>

<operation id="3342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:169  %layer2_kernel_V_7_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_29"/></StgValue>
</operation>

<operation id="3343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:204  %layer2_kernel_V_15_a_28 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_28"/></StgValue>
</operation>

<operation id="3344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:205  %layer2_kernel_V_15_a_29 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_29"/></StgValue>
</operation>

<operation id="3345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:240  %layer2_kernel_V_4_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_28"/></StgValue>
</operation>

<operation id="3346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:241  %layer2_kernel_V_4_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_29"/></StgValue>
</operation>

<operation id="3347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:276  %layer2_kernel_V_10_a_28 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_28"/></StgValue>
</operation>

<operation id="3348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:277  %layer2_kernel_V_10_a_29 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_29"/></StgValue>
</operation>

<operation id="3349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:312  %layer2_kernel_V_6_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_28"/></StgValue>
</operation>

<operation id="3350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:313  %layer2_kernel_V_6_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_29"/></StgValue>
</operation>

<operation id="3351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:348  %layer2_kernel_V_13_a_28 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_28"/></StgValue>
</operation>

<operation id="3352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:349  %layer2_kernel_V_13_a_29 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_29"/></StgValue>
</operation>

<operation id="3353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:384  %layer2_kernel_V_12_a_28 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_28"/></StgValue>
</operation>

<operation id="3354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:385  %layer2_kernel_V_12_a_29 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_29"/></StgValue>
</operation>

<operation id="3355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:420  %layer2_kernel_V_9_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_28"/></StgValue>
</operation>

<operation id="3356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:421  %layer2_kernel_V_9_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_29"/></StgValue>
</operation>

<operation id="3357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:456  %layer2_kernel_V_5_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_28"/></StgValue>
</operation>

<operation id="3358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:457  %layer2_kernel_V_5_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_29"/></StgValue>
</operation>

<operation id="3359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:492  %layer2_kernel_V_1_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_28"/></StgValue>
</operation>

<operation id="3360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:493  %layer2_kernel_V_1_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_29"/></StgValue>
</operation>

<operation id="3361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:528  %layer2_kernel_V_2_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_28"/></StgValue>
</operation>

<operation id="3362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:529  %layer2_kernel_V_2_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_29"/></StgValue>
</operation>

<operation id="3363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:564  %layer2_kernel_V_11_a_28 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_28"/></StgValue>
</operation>

<operation id="3364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:565  %layer2_kernel_V_11_a_29 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_29"/></StgValue>
</operation>

<operation id="3365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:600  %layer2_kernel_V_0_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_28"/></StgValue>
</operation>

<operation id="3366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:601  %layer2_kernel_V_0_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_29"/></StgValue>
</operation>

<operation id="3367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:636  %layer2_kernel_V_8_ad_28 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_160

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_28"/></StgValue>
</operation>

<operation id="3368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:637  %layer2_kernel_V_8_ad_29 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_29"/></StgValue>
</operation>

<operation id="3369" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:728  %tmp_195 = add i10 %newIndex1_i_cast, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="10">
<![CDATA[
:729  %tmp_281_cast = zext i10 %tmp_195 to i32

]]></Node>
<StgValue><ssdm name="tmp_281_cast"/></StgValue>
</operation>

<operation id="3371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:730  %layer2_matrix_0_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_28"/></StgValue>
</operation>

<operation id="3372" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:731  %tmp_196 = add i10 %newIndex1_i_cast, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="10">
<![CDATA[
:732  %tmp_282_cast = zext i10 %tmp_196 to i32

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="3374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:733  %layer2_matrix_0_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_29"/></StgValue>
</operation>

<operation id="3375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:780  %layer2_matrix_1_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_28"/></StgValue>
</operation>

<operation id="3376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:781  %layer2_matrix_1_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_29"/></StgValue>
</operation>

<operation id="3377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:816  %layer2_matrix_2_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_28"/></StgValue>
</operation>

<operation id="3378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:817  %layer2_matrix_2_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_29"/></StgValue>
</operation>

<operation id="3379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:852  %layer2_matrix_3_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_28"/></StgValue>
</operation>

<operation id="3380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:853  %layer2_matrix_3_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_29"/></StgValue>
</operation>

<operation id="3381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:888  %layer2_matrix_4_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_28"/></StgValue>
</operation>

<operation id="3382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:889  %layer2_matrix_4_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_29"/></StgValue>
</operation>

<operation id="3383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:924  %layer2_matrix_5_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_28"/></StgValue>
</operation>

<operation id="3384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:925  %layer2_matrix_5_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_29"/></StgValue>
</operation>

<operation id="3385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:960  %layer2_matrix_6_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_28"/></StgValue>
</operation>

<operation id="3386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:961  %layer2_matrix_6_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_29"/></StgValue>
</operation>

<operation id="3387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:996  %layer2_matrix_7_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_28"/></StgValue>
</operation>

<operation id="3388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:997  %layer2_matrix_7_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_29"/></StgValue>
</operation>

<operation id="3389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1032  %layer2_matrix_8_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_28"/></StgValue>
</operation>

<operation id="3390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1033  %layer2_matrix_8_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_29"/></StgValue>
</operation>

<operation id="3391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1068  %layer2_matrix_9_V_a_28 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_28"/></StgValue>
</operation>

<operation id="3392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1069  %layer2_matrix_9_V_a_29 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_29"/></StgValue>
</operation>

<operation id="3393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1104  %layer2_matrix_10_V_28 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_28"/></StgValue>
</operation>

<operation id="3394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1105  %layer2_matrix_10_V_29 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_29"/></StgValue>
</operation>

<operation id="3395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1140  %layer2_matrix_11_V_28 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_28"/></StgValue>
</operation>

<operation id="3396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1141  %layer2_matrix_11_V_29 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_29"/></StgValue>
</operation>

<operation id="3397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1176  %layer2_matrix_12_V_28 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_28"/></StgValue>
</operation>

<operation id="3398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1177  %layer2_matrix_12_V_29 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_29"/></StgValue>
</operation>

<operation id="3399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1212  %layer2_matrix_13_V_28 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_28"/></StgValue>
</operation>

<operation id="3400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1213  %layer2_matrix_13_V_29 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_29"/></StgValue>
</operation>

<operation id="3401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1248  %layer2_matrix_14_V_28 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_28"/></StgValue>
</operation>

<operation id="3402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1249  %layer2_matrix_14_V_29 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_29"/></StgValue>
</operation>

<operation id="3403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1284  %layer2_matrix_15_V_28 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_28"/></StgValue>
</operation>

<operation id="3404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1285  %layer2_matrix_15_V_29 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_29"/></StgValue>
</operation>

<operation id="3405" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2165  %tmp_17_3_4_30_i = add i18 %agg_result_V_i22, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_17_3_4_30_i"/></StgValue>
</operation>

<operation id="3406" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2203  %tmp_17_3_5_30_i = add i18 %agg_result_V_i23, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_17_3_5_30_i"/></StgValue>
</operation>

<operation id="3407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="30" op_0_bw="18">
<![CDATA[
:2221  %tmp_cast_i24 = sext i18 %op_V_read_assign_24 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i24"/></StgValue>
</operation>

<operation id="3408" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2222  %c_V_55 = mul i30 %tmp_cast_i24, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_55"/></StgValue>
</operation>

<operation id="3409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2223  %agg_result_V_i24 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_55, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i24"/></StgValue>
</operation>

<operation id="3410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="30" op_0_bw="18">
<![CDATA[
:2259  %tmp_cast_i25 = sext i18 %op_V_read_assign_25 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i25"/></StgValue>
</operation>

<operation id="3411" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2260  %c_V_56 = mul i30 %tmp_cast_i25, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_56"/></StgValue>
</operation>

<operation id="3412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2261  %agg_result_V_i25 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_56, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i25"/></StgValue>
</operation>

<operation id="3413" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="18" op_0_bw="12">
<![CDATA[
:2280  %layer2_kernel_V_0_lo_26 = load i18* %layer2_kernel_V_0_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_26"/></StgValue>
</operation>

<operation id="3414" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="18" op_0_bw="12">
<![CDATA[
:2281  %layer2_kernel_V_1_lo_26 = load i18* %layer2_kernel_V_1_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_26"/></StgValue>
</operation>

<operation id="3415" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="18" op_0_bw="12">
<![CDATA[
:2282  %layer2_kernel_V_2_lo_26 = load i18* %layer2_kernel_V_2_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_26"/></StgValue>
</operation>

<operation id="3416" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="18" op_0_bw="12">
<![CDATA[
:2283  %layer2_kernel_V_3_lo_26 = load i18* %layer2_kernel_V_3_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_26"/></StgValue>
</operation>

<operation id="3417" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="18" op_0_bw="12">
<![CDATA[
:2284  %layer2_kernel_V_4_lo_26 = load i18* %layer2_kernel_V_4_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_26"/></StgValue>
</operation>

<operation id="3418" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="18" op_0_bw="12">
<![CDATA[
:2285  %layer2_kernel_V_5_lo_26 = load i18* %layer2_kernel_V_5_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_26"/></StgValue>
</operation>

<operation id="3419" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="18" op_0_bw="12">
<![CDATA[
:2286  %layer2_kernel_V_6_lo_26 = load i18* %layer2_kernel_V_6_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_26"/></StgValue>
</operation>

<operation id="3420" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="18" op_0_bw="12">
<![CDATA[
:2287  %layer2_kernel_V_7_lo_26 = load i18* %layer2_kernel_V_7_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_26"/></StgValue>
</operation>

<operation id="3421" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="18" op_0_bw="12">
<![CDATA[
:2288  %layer2_kernel_V_8_lo_26 = load i18* %layer2_kernel_V_8_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_26"/></StgValue>
</operation>

<operation id="3422" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="18" op_0_bw="12">
<![CDATA[
:2289  %layer2_kernel_V_9_lo_26 = load i18* %layer2_kernel_V_9_ad_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_26"/></StgValue>
</operation>

<operation id="3423" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="18" op_0_bw="12">
<![CDATA[
:2290  %layer2_kernel_V_10_l_26 = load i18* %layer2_kernel_V_10_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_26"/></StgValue>
</operation>

<operation id="3424" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="18" op_0_bw="12">
<![CDATA[
:2291  %layer2_kernel_V_11_l_26 = load i18* %layer2_kernel_V_11_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_26"/></StgValue>
</operation>

<operation id="3425" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="18" op_0_bw="12">
<![CDATA[
:2292  %layer2_kernel_V_12_l_26 = load i18* %layer2_kernel_V_12_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_26"/></StgValue>
</operation>

<operation id="3426" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="18" op_0_bw="12">
<![CDATA[
:2293  %layer2_kernel_V_13_l_26 = load i18* %layer2_kernel_V_13_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_26"/></StgValue>
</operation>

<operation id="3427" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="18" op_0_bw="12">
<![CDATA[
:2294  %layer2_kernel_V_14_l_26 = load i18* %layer2_kernel_V_14_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_26"/></StgValue>
</operation>

<operation id="3428" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="18" op_0_bw="12">
<![CDATA[
:2295  %layer2_kernel_V_15_l_26 = load i18* %layer2_kernel_V_15_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_26"/></StgValue>
</operation>

<operation id="3429" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2296  %op_V_read_assign_26 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_26, i18 %layer2_kernel_V_1_lo_26, i18 %layer2_kernel_V_2_lo_26, i18 %layer2_kernel_V_3_lo_26, i18 %layer2_kernel_V_4_lo_26, i18 %layer2_kernel_V_5_lo_26, i18 %layer2_kernel_V_6_lo_26, i18 %layer2_kernel_V_7_lo_26, i18 %layer2_kernel_V_8_lo_26, i18 %layer2_kernel_V_9_lo_26, i18 %layer2_kernel_V_10_l_26, i18 %layer2_kernel_V_11_l_26, i18 %layer2_kernel_V_12_l_26, i18 %layer2_kernel_V_13_l_26, i18 %layer2_kernel_V_14_l_26, i18 %layer2_kernel_V_15_l_26, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_26"/></StgValue>
</operation>

<operation id="3430" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="18" op_0_bw="9">
<![CDATA[
:2300  %layer2_matrix_0_V_l_26 = load i18* %layer2_matrix_0_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_26"/></StgValue>
</operation>

<operation id="3431" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="18" op_0_bw="9">
<![CDATA[
:2301  %layer2_matrix_1_V_l_26 = load i18* %layer2_matrix_1_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_26"/></StgValue>
</operation>

<operation id="3432" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="18" op_0_bw="9">
<![CDATA[
:2302  %layer2_matrix_2_V_l_26 = load i18* %layer2_matrix_2_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_26"/></StgValue>
</operation>

<operation id="3433" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="18" op_0_bw="9">
<![CDATA[
:2303  %layer2_matrix_3_V_l_26 = load i18* %layer2_matrix_3_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_26"/></StgValue>
</operation>

<operation id="3434" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="18" op_0_bw="9">
<![CDATA[
:2304  %layer2_matrix_4_V_l_26 = load i18* %layer2_matrix_4_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_26"/></StgValue>
</operation>

<operation id="3435" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="18" op_0_bw="9">
<![CDATA[
:2305  %layer2_matrix_5_V_l_26 = load i18* %layer2_matrix_5_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_26"/></StgValue>
</operation>

<operation id="3436" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="18" op_0_bw="9">
<![CDATA[
:2306  %layer2_matrix_6_V_l_26 = load i18* %layer2_matrix_6_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_26"/></StgValue>
</operation>

<operation id="3437" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="18" op_0_bw="9">
<![CDATA[
:2307  %layer2_matrix_7_V_l_26 = load i18* %layer2_matrix_7_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_26"/></StgValue>
</operation>

<operation id="3438" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="18" op_0_bw="9">
<![CDATA[
:2308  %layer2_matrix_8_V_l_26 = load i18* %layer2_matrix_8_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_26"/></StgValue>
</operation>

<operation id="3439" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="18" op_0_bw="9">
<![CDATA[
:2309  %layer2_matrix_9_V_l_26 = load i18* %layer2_matrix_9_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_26"/></StgValue>
</operation>

<operation id="3440" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="18" op_0_bw="9">
<![CDATA[
:2310  %layer2_matrix_10_V_62 = load i18* %layer2_matrix_10_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_62"/></StgValue>
</operation>

<operation id="3441" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="18" op_0_bw="9">
<![CDATA[
:2311  %layer2_matrix_11_V_62 = load i18* %layer2_matrix_11_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_62"/></StgValue>
</operation>

<operation id="3442" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="18" op_0_bw="9">
<![CDATA[
:2312  %layer2_matrix_12_V_62 = load i18* %layer2_matrix_12_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_62"/></StgValue>
</operation>

<operation id="3443" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="18" op_0_bw="9">
<![CDATA[
:2313  %layer2_matrix_13_V_62 = load i18* %layer2_matrix_13_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_62"/></StgValue>
</operation>

<operation id="3444" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="18" op_0_bw="9">
<![CDATA[
:2314  %layer2_matrix_14_V_62 = load i18* %layer2_matrix_14_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_62"/></StgValue>
</operation>

<operation id="3445" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="18" op_0_bw="9">
<![CDATA[
:2315  %layer2_matrix_15_V_62 = load i18* %layer2_matrix_15_V_26, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_62"/></StgValue>
</operation>

<operation id="3446" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2316  %tmp_25 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_26, i18 %layer2_matrix_1_V_l_26, i18 %layer2_matrix_2_V_l_26, i18 %layer2_matrix_3_V_l_26, i18 %layer2_matrix_4_V_l_26, i18 %layer2_matrix_5_V_l_26, i18 %layer2_matrix_6_V_l_26, i18 %layer2_matrix_7_V_l_26, i18 %layer2_matrix_8_V_l_26, i18 %layer2_matrix_9_V_l_26, i18 %layer2_matrix_10_V_62, i18 %layer2_matrix_11_V_62, i18 %layer2_matrix_12_V_62, i18 %layer2_matrix_13_V_62, i18 %layer2_matrix_14_V_62, i18 %layer2_matrix_15_V_62, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="3447" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="18" op_0_bw="12">
<![CDATA[
:2318  %layer2_kernel_V_0_lo_27 = load i18* %layer2_kernel_V_0_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_27"/></StgValue>
</operation>

<operation id="3448" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="18" op_0_bw="12">
<![CDATA[
:2319  %layer2_kernel_V_1_lo_27 = load i18* %layer2_kernel_V_1_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_27"/></StgValue>
</operation>

<operation id="3449" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="18" op_0_bw="12">
<![CDATA[
:2320  %layer2_kernel_V_2_lo_27 = load i18* %layer2_kernel_V_2_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_27"/></StgValue>
</operation>

<operation id="3450" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="18" op_0_bw="12">
<![CDATA[
:2321  %layer2_kernel_V_3_lo_27 = load i18* %layer2_kernel_V_3_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_27"/></StgValue>
</operation>

<operation id="3451" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="18" op_0_bw="12">
<![CDATA[
:2322  %layer2_kernel_V_4_lo_27 = load i18* %layer2_kernel_V_4_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_27"/></StgValue>
</operation>

<operation id="3452" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="18" op_0_bw="12">
<![CDATA[
:2323  %layer2_kernel_V_5_lo_27 = load i18* %layer2_kernel_V_5_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_27"/></StgValue>
</operation>

<operation id="3453" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="18" op_0_bw="12">
<![CDATA[
:2324  %layer2_kernel_V_6_lo_27 = load i18* %layer2_kernel_V_6_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_27"/></StgValue>
</operation>

<operation id="3454" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="18" op_0_bw="12">
<![CDATA[
:2325  %layer2_kernel_V_7_lo_27 = load i18* %layer2_kernel_V_7_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_27"/></StgValue>
</operation>

<operation id="3455" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="18" op_0_bw="12">
<![CDATA[
:2326  %layer2_kernel_V_8_lo_27 = load i18* %layer2_kernel_V_8_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_27"/></StgValue>
</operation>

<operation id="3456" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="18" op_0_bw="12">
<![CDATA[
:2327  %layer2_kernel_V_9_lo_27 = load i18* %layer2_kernel_V_9_ad_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_27"/></StgValue>
</operation>

<operation id="3457" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="18" op_0_bw="12">
<![CDATA[
:2328  %layer2_kernel_V_10_l_27 = load i18* %layer2_kernel_V_10_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_27"/></StgValue>
</operation>

<operation id="3458" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="18" op_0_bw="12">
<![CDATA[
:2329  %layer2_kernel_V_11_l_27 = load i18* %layer2_kernel_V_11_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_27"/></StgValue>
</operation>

<operation id="3459" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="18" op_0_bw="12">
<![CDATA[
:2330  %layer2_kernel_V_12_l_27 = load i18* %layer2_kernel_V_12_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_27"/></StgValue>
</operation>

<operation id="3460" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="18" op_0_bw="12">
<![CDATA[
:2331  %layer2_kernel_V_13_l_27 = load i18* %layer2_kernel_V_13_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_27"/></StgValue>
</operation>

<operation id="3461" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="18" op_0_bw="12">
<![CDATA[
:2332  %layer2_kernel_V_14_l_27 = load i18* %layer2_kernel_V_14_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_27"/></StgValue>
</operation>

<operation id="3462" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="18" op_0_bw="12">
<![CDATA[
:2333  %layer2_kernel_V_15_l_27 = load i18* %layer2_kernel_V_15_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_27"/></StgValue>
</operation>

<operation id="3463" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2334  %op_V_read_assign_27 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_27, i18 %layer2_kernel_V_1_lo_27, i18 %layer2_kernel_V_2_lo_27, i18 %layer2_kernel_V_3_lo_27, i18 %layer2_kernel_V_4_lo_27, i18 %layer2_kernel_V_5_lo_27, i18 %layer2_kernel_V_6_lo_27, i18 %layer2_kernel_V_7_lo_27, i18 %layer2_kernel_V_8_lo_27, i18 %layer2_kernel_V_9_lo_27, i18 %layer2_kernel_V_10_l_27, i18 %layer2_kernel_V_11_l_27, i18 %layer2_kernel_V_12_l_27, i18 %layer2_kernel_V_13_l_27, i18 %layer2_kernel_V_14_l_27, i18 %layer2_kernel_V_15_l_27, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_27"/></StgValue>
</operation>

<operation id="3464" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="18" op_0_bw="9">
<![CDATA[
:2338  %layer2_matrix_0_V_l_27 = load i18* %layer2_matrix_0_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_27"/></StgValue>
</operation>

<operation id="3465" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="18" op_0_bw="9">
<![CDATA[
:2339  %layer2_matrix_1_V_l_27 = load i18* %layer2_matrix_1_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_27"/></StgValue>
</operation>

<operation id="3466" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="18" op_0_bw="9">
<![CDATA[
:2340  %layer2_matrix_2_V_l_27 = load i18* %layer2_matrix_2_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_27"/></StgValue>
</operation>

<operation id="3467" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="18" op_0_bw="9">
<![CDATA[
:2341  %layer2_matrix_3_V_l_27 = load i18* %layer2_matrix_3_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_27"/></StgValue>
</operation>

<operation id="3468" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="18" op_0_bw="9">
<![CDATA[
:2342  %layer2_matrix_4_V_l_27 = load i18* %layer2_matrix_4_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_27"/></StgValue>
</operation>

<operation id="3469" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="18" op_0_bw="9">
<![CDATA[
:2343  %layer2_matrix_5_V_l_27 = load i18* %layer2_matrix_5_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_27"/></StgValue>
</operation>

<operation id="3470" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="18" op_0_bw="9">
<![CDATA[
:2344  %layer2_matrix_6_V_l_27 = load i18* %layer2_matrix_6_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_27"/></StgValue>
</operation>

<operation id="3471" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="18" op_0_bw="9">
<![CDATA[
:2345  %layer2_matrix_7_V_l_27 = load i18* %layer2_matrix_7_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_27"/></StgValue>
</operation>

<operation id="3472" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="18" op_0_bw="9">
<![CDATA[
:2346  %layer2_matrix_8_V_l_27 = load i18* %layer2_matrix_8_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_27"/></StgValue>
</operation>

<operation id="3473" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="18" op_0_bw="9">
<![CDATA[
:2347  %layer2_matrix_9_V_l_27 = load i18* %layer2_matrix_9_V_a_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_27"/></StgValue>
</operation>

<operation id="3474" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="18" op_0_bw="9">
<![CDATA[
:2348  %layer2_matrix_10_V_63 = load i18* %layer2_matrix_10_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_63"/></StgValue>
</operation>

<operation id="3475" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="18" op_0_bw="9">
<![CDATA[
:2349  %layer2_matrix_11_V_63 = load i18* %layer2_matrix_11_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_63"/></StgValue>
</operation>

<operation id="3476" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="18" op_0_bw="9">
<![CDATA[
:2350  %layer2_matrix_12_V_63 = load i18* %layer2_matrix_12_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_63"/></StgValue>
</operation>

<operation id="3477" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="18" op_0_bw="9">
<![CDATA[
:2351  %layer2_matrix_13_V_63 = load i18* %layer2_matrix_13_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_63"/></StgValue>
</operation>

<operation id="3478" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="18" op_0_bw="9">
<![CDATA[
:2352  %layer2_matrix_14_V_63 = load i18* %layer2_matrix_14_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_63"/></StgValue>
</operation>

<operation id="3479" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="18" op_0_bw="9">
<![CDATA[
:2353  %layer2_matrix_15_V_63 = load i18* %layer2_matrix_15_V_27, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_63"/></StgValue>
</operation>

<operation id="3480" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2354  %tmp_26 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_27, i18 %layer2_matrix_1_V_l_27, i18 %layer2_matrix_2_V_l_27, i18 %layer2_matrix_3_V_l_27, i18 %layer2_matrix_4_V_l_27, i18 %layer2_matrix_5_V_l_27, i18 %layer2_matrix_6_V_l_27, i18 %layer2_matrix_7_V_l_27, i18 %layer2_matrix_8_V_l_27, i18 %layer2_matrix_9_V_l_27, i18 %layer2_matrix_10_V_63, i18 %layer2_matrix_11_V_63, i18 %layer2_matrix_12_V_63, i18 %layer2_matrix_13_V_63, i18 %layer2_matrix_14_V_63, i18 %layer2_matrix_15_V_63, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="3481" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="18" op_0_bw="12">
<![CDATA[
:2356  %layer2_kernel_V_0_lo_28 = load i18* %layer2_kernel_V_0_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_28"/></StgValue>
</operation>

<operation id="3482" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="18" op_0_bw="12">
<![CDATA[
:2357  %layer2_kernel_V_1_lo_28 = load i18* %layer2_kernel_V_1_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_28"/></StgValue>
</operation>

<operation id="3483" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="18" op_0_bw="12">
<![CDATA[
:2358  %layer2_kernel_V_2_lo_28 = load i18* %layer2_kernel_V_2_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_28"/></StgValue>
</operation>

<operation id="3484" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="18" op_0_bw="12">
<![CDATA[
:2359  %layer2_kernel_V_3_lo_28 = load i18* %layer2_kernel_V_3_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_28"/></StgValue>
</operation>

<operation id="3485" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="18" op_0_bw="12">
<![CDATA[
:2360  %layer2_kernel_V_4_lo_28 = load i18* %layer2_kernel_V_4_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_28"/></StgValue>
</operation>

<operation id="3486" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="18" op_0_bw="12">
<![CDATA[
:2361  %layer2_kernel_V_5_lo_28 = load i18* %layer2_kernel_V_5_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_28"/></StgValue>
</operation>

<operation id="3487" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="18" op_0_bw="12">
<![CDATA[
:2362  %layer2_kernel_V_6_lo_28 = load i18* %layer2_kernel_V_6_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_28"/></StgValue>
</operation>

<operation id="3488" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="18" op_0_bw="12">
<![CDATA[
:2363  %layer2_kernel_V_7_lo_28 = load i18* %layer2_kernel_V_7_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_28"/></StgValue>
</operation>

<operation id="3489" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="18" op_0_bw="12">
<![CDATA[
:2364  %layer2_kernel_V_8_lo_28 = load i18* %layer2_kernel_V_8_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_28"/></StgValue>
</operation>

<operation id="3490" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="18" op_0_bw="12">
<![CDATA[
:2365  %layer2_kernel_V_9_lo_28 = load i18* %layer2_kernel_V_9_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_28"/></StgValue>
</operation>

<operation id="3491" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="18" op_0_bw="12">
<![CDATA[
:2366  %layer2_kernel_V_10_l_28 = load i18* %layer2_kernel_V_10_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_28"/></StgValue>
</operation>

<operation id="3492" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="18" op_0_bw="12">
<![CDATA[
:2367  %layer2_kernel_V_11_l_28 = load i18* %layer2_kernel_V_11_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_28"/></StgValue>
</operation>

<operation id="3493" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="18" op_0_bw="12">
<![CDATA[
:2368  %layer2_kernel_V_12_l_28 = load i18* %layer2_kernel_V_12_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_28"/></StgValue>
</operation>

<operation id="3494" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="18" op_0_bw="12">
<![CDATA[
:2369  %layer2_kernel_V_13_l_28 = load i18* %layer2_kernel_V_13_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_28"/></StgValue>
</operation>

<operation id="3495" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="18" op_0_bw="12">
<![CDATA[
:2370  %layer2_kernel_V_14_l_28 = load i18* %layer2_kernel_V_14_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_28"/></StgValue>
</operation>

<operation id="3496" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="18" op_0_bw="12">
<![CDATA[
:2371  %layer2_kernel_V_15_l_28 = load i18* %layer2_kernel_V_15_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_28"/></StgValue>
</operation>

<operation id="3497" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="18" op_0_bw="9">
<![CDATA[
:2376  %layer2_matrix_0_V_l_28 = load i18* %layer2_matrix_0_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_28"/></StgValue>
</operation>

<operation id="3498" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="18" op_0_bw="9">
<![CDATA[
:2377  %layer2_matrix_1_V_l_28 = load i18* %layer2_matrix_1_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_28"/></StgValue>
</operation>

<operation id="3499" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="18" op_0_bw="9">
<![CDATA[
:2378  %layer2_matrix_2_V_l_28 = load i18* %layer2_matrix_2_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_28"/></StgValue>
</operation>

<operation id="3500" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="18" op_0_bw="9">
<![CDATA[
:2379  %layer2_matrix_3_V_l_28 = load i18* %layer2_matrix_3_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_28"/></StgValue>
</operation>

<operation id="3501" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="18" op_0_bw="9">
<![CDATA[
:2380  %layer2_matrix_4_V_l_28 = load i18* %layer2_matrix_4_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_28"/></StgValue>
</operation>

<operation id="3502" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="18" op_0_bw="9">
<![CDATA[
:2381  %layer2_matrix_5_V_l_28 = load i18* %layer2_matrix_5_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_28"/></StgValue>
</operation>

<operation id="3503" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="18" op_0_bw="9">
<![CDATA[
:2382  %layer2_matrix_6_V_l_28 = load i18* %layer2_matrix_6_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_28"/></StgValue>
</operation>

<operation id="3504" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="18" op_0_bw="9">
<![CDATA[
:2383  %layer2_matrix_7_V_l_28 = load i18* %layer2_matrix_7_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_28"/></StgValue>
</operation>

<operation id="3505" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="18" op_0_bw="9">
<![CDATA[
:2384  %layer2_matrix_8_V_l_28 = load i18* %layer2_matrix_8_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_28"/></StgValue>
</operation>

<operation id="3506" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="18" op_0_bw="9">
<![CDATA[
:2385  %layer2_matrix_9_V_l_28 = load i18* %layer2_matrix_9_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_28"/></StgValue>
</operation>

<operation id="3507" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="18" op_0_bw="9">
<![CDATA[
:2386  %layer2_matrix_10_V_64 = load i18* %layer2_matrix_10_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_64"/></StgValue>
</operation>

<operation id="3508" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="18" op_0_bw="9">
<![CDATA[
:2387  %layer2_matrix_11_V_64 = load i18* %layer2_matrix_11_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_64"/></StgValue>
</operation>

<operation id="3509" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="18" op_0_bw="9">
<![CDATA[
:2388  %layer2_matrix_12_V_64 = load i18* %layer2_matrix_12_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_64"/></StgValue>
</operation>

<operation id="3510" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="18" op_0_bw="9">
<![CDATA[
:2389  %layer2_matrix_13_V_64 = load i18* %layer2_matrix_13_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_64"/></StgValue>
</operation>

<operation id="3511" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="18" op_0_bw="9">
<![CDATA[
:2390  %layer2_matrix_14_V_64 = load i18* %layer2_matrix_14_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_64"/></StgValue>
</operation>

<operation id="3512" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="18" op_0_bw="9">
<![CDATA[
:2391  %layer2_matrix_15_V_64 = load i18* %layer2_matrix_15_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_64"/></StgValue>
</operation>

<operation id="3513" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="18" op_0_bw="12">
<![CDATA[
:2394  %layer2_kernel_V_0_lo_29 = load i18* %layer2_kernel_V_0_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_29"/></StgValue>
</operation>

<operation id="3514" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="18" op_0_bw="12">
<![CDATA[
:2395  %layer2_kernel_V_1_lo_29 = load i18* %layer2_kernel_V_1_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_29"/></StgValue>
</operation>

<operation id="3515" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="18" op_0_bw="12">
<![CDATA[
:2396  %layer2_kernel_V_2_lo_29 = load i18* %layer2_kernel_V_2_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_29"/></StgValue>
</operation>

<operation id="3516" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="18" op_0_bw="12">
<![CDATA[
:2397  %layer2_kernel_V_3_lo_29 = load i18* %layer2_kernel_V_3_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_29"/></StgValue>
</operation>

<operation id="3517" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="18" op_0_bw="12">
<![CDATA[
:2398  %layer2_kernel_V_4_lo_29 = load i18* %layer2_kernel_V_4_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_29"/></StgValue>
</operation>

<operation id="3518" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="18" op_0_bw="12">
<![CDATA[
:2399  %layer2_kernel_V_5_lo_29 = load i18* %layer2_kernel_V_5_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_29"/></StgValue>
</operation>

<operation id="3519" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="18" op_0_bw="12">
<![CDATA[
:2400  %layer2_kernel_V_6_lo_29 = load i18* %layer2_kernel_V_6_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_29"/></StgValue>
</operation>

<operation id="3520" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="18" op_0_bw="12">
<![CDATA[
:2401  %layer2_kernel_V_7_lo_29 = load i18* %layer2_kernel_V_7_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_29"/></StgValue>
</operation>

<operation id="3521" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="18" op_0_bw="12">
<![CDATA[
:2402  %layer2_kernel_V_8_lo_29 = load i18* %layer2_kernel_V_8_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_29"/></StgValue>
</operation>

<operation id="3522" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="18" op_0_bw="12">
<![CDATA[
:2403  %layer2_kernel_V_9_lo_29 = load i18* %layer2_kernel_V_9_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_29"/></StgValue>
</operation>

<operation id="3523" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="18" op_0_bw="12">
<![CDATA[
:2404  %layer2_kernel_V_10_l_29 = load i18* %layer2_kernel_V_10_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_29"/></StgValue>
</operation>

<operation id="3524" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="18" op_0_bw="12">
<![CDATA[
:2405  %layer2_kernel_V_11_l_29 = load i18* %layer2_kernel_V_11_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_29"/></StgValue>
</operation>

<operation id="3525" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="18" op_0_bw="12">
<![CDATA[
:2406  %layer2_kernel_V_12_l_29 = load i18* %layer2_kernel_V_12_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_29"/></StgValue>
</operation>

<operation id="3526" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="18" op_0_bw="12">
<![CDATA[
:2407  %layer2_kernel_V_13_l_29 = load i18* %layer2_kernel_V_13_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_29"/></StgValue>
</operation>

<operation id="3527" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="18" op_0_bw="12">
<![CDATA[
:2408  %layer2_kernel_V_14_l_29 = load i18* %layer2_kernel_V_14_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_29"/></StgValue>
</operation>

<operation id="3528" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="18" op_0_bw="12">
<![CDATA[
:2409  %layer2_kernel_V_15_l_29 = load i18* %layer2_kernel_V_15_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_29"/></StgValue>
</operation>

<operation id="3529" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="18" op_0_bw="9">
<![CDATA[
:2414  %layer2_matrix_0_V_l_29 = load i18* %layer2_matrix_0_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_29"/></StgValue>
</operation>

<operation id="3530" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="18" op_0_bw="9">
<![CDATA[
:2415  %layer2_matrix_1_V_l_29 = load i18* %layer2_matrix_1_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_29"/></StgValue>
</operation>

<operation id="3531" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="18" op_0_bw="9">
<![CDATA[
:2416  %layer2_matrix_2_V_l_29 = load i18* %layer2_matrix_2_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_29"/></StgValue>
</operation>

<operation id="3532" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="18" op_0_bw="9">
<![CDATA[
:2417  %layer2_matrix_3_V_l_29 = load i18* %layer2_matrix_3_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_29"/></StgValue>
</operation>

<operation id="3533" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="18" op_0_bw="9">
<![CDATA[
:2418  %layer2_matrix_4_V_l_29 = load i18* %layer2_matrix_4_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_29"/></StgValue>
</operation>

<operation id="3534" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="18" op_0_bw="9">
<![CDATA[
:2419  %layer2_matrix_5_V_l_29 = load i18* %layer2_matrix_5_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_29"/></StgValue>
</operation>

<operation id="3535" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="18" op_0_bw="9">
<![CDATA[
:2420  %layer2_matrix_6_V_l_29 = load i18* %layer2_matrix_6_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_29"/></StgValue>
</operation>

<operation id="3536" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="18" op_0_bw="9">
<![CDATA[
:2421  %layer2_matrix_7_V_l_29 = load i18* %layer2_matrix_7_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_29"/></StgValue>
</operation>

<operation id="3537" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="18" op_0_bw="9">
<![CDATA[
:2422  %layer2_matrix_8_V_l_29 = load i18* %layer2_matrix_8_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_29"/></StgValue>
</operation>

<operation id="3538" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="18" op_0_bw="9">
<![CDATA[
:2423  %layer2_matrix_9_V_l_29 = load i18* %layer2_matrix_9_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_29"/></StgValue>
</operation>

<operation id="3539" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="18" op_0_bw="9">
<![CDATA[
:2424  %layer2_matrix_10_V_65 = load i18* %layer2_matrix_10_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_65"/></StgValue>
</operation>

<operation id="3540" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="18" op_0_bw="9">
<![CDATA[
:2425  %layer2_matrix_11_V_65 = load i18* %layer2_matrix_11_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_65"/></StgValue>
</operation>

<operation id="3541" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="18" op_0_bw="9">
<![CDATA[
:2426  %layer2_matrix_12_V_65 = load i18* %layer2_matrix_12_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_65"/></StgValue>
</operation>

<operation id="3542" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="18" op_0_bw="9">
<![CDATA[
:2427  %layer2_matrix_13_V_65 = load i18* %layer2_matrix_13_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_65"/></StgValue>
</operation>

<operation id="3543" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="18" op_0_bw="9">
<![CDATA[
:2428  %layer2_matrix_14_V_65 = load i18* %layer2_matrix_14_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_65"/></StgValue>
</operation>

<operation id="3544" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="18" op_0_bw="9">
<![CDATA[
:2429  %layer2_matrix_15_V_65 = load i18* %layer2_matrix_15_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_65"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="3545" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="7">
<![CDATA[
:8  %tmp_198_cast1 = zext i7 %tmp_133 to i12

]]></Node>
<StgValue><ssdm name="tmp_198_cast1"/></StgValue>
</operation>

<operation id="3546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:89  %tmp_161 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 15, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3547" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %layer2_kernel_V_3_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_30"/></StgValue>
</operation>

<operation id="3548" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:91  %tmp_162 = add i12 2015, %tmp_198_cast1

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="12">
<![CDATA[
:92  %tmp_246_cast = zext i12 %tmp_162 to i32

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="3550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %layer2_kernel_V_3_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_31"/></StgValue>
</operation>

<operation id="3551" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:134  %layer2_kernel_V_14_a_30 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_30"/></StgValue>
</operation>

<operation id="3552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:135  %layer2_kernel_V_14_a_31 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_31"/></StgValue>
</operation>

<operation id="3553" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:170  %layer2_kernel_V_7_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_30"/></StgValue>
</operation>

<operation id="3554" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:171  %layer2_kernel_V_7_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_31"/></StgValue>
</operation>

<operation id="3555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:206  %layer2_kernel_V_15_a_30 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_30"/></StgValue>
</operation>

<operation id="3556" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:207  %layer2_kernel_V_15_a_31 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_31"/></StgValue>
</operation>

<operation id="3557" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:242  %layer2_kernel_V_4_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_30"/></StgValue>
</operation>

<operation id="3558" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:243  %layer2_kernel_V_4_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_31"/></StgValue>
</operation>

<operation id="3559" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:278  %layer2_kernel_V_10_a_30 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_30"/></StgValue>
</operation>

<operation id="3560" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:279  %layer2_kernel_V_10_a_31 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_31"/></StgValue>
</operation>

<operation id="3561" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:314  %layer2_kernel_V_6_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_30"/></StgValue>
</operation>

<operation id="3562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:315  %layer2_kernel_V_6_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_31"/></StgValue>
</operation>

<operation id="3563" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:350  %layer2_kernel_V_13_a_30 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_30"/></StgValue>
</operation>

<operation id="3564" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:351  %layer2_kernel_V_13_a_31 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_31"/></StgValue>
</operation>

<operation id="3565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:386  %layer2_kernel_V_12_a_30 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_30"/></StgValue>
</operation>

<operation id="3566" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:387  %layer2_kernel_V_12_a_31 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_31"/></StgValue>
</operation>

<operation id="3567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:422  %layer2_kernel_V_9_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_30"/></StgValue>
</operation>

<operation id="3568" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:423  %layer2_kernel_V_9_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_31"/></StgValue>
</operation>

<operation id="3569" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:458  %layer2_kernel_V_5_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_30"/></StgValue>
</operation>

<operation id="3570" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:459  %layer2_kernel_V_5_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_31"/></StgValue>
</operation>

<operation id="3571" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:494  %layer2_kernel_V_1_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_30"/></StgValue>
</operation>

<operation id="3572" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:495  %layer2_kernel_V_1_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_31"/></StgValue>
</operation>

<operation id="3573" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:530  %layer2_kernel_V_2_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_30"/></StgValue>
</operation>

<operation id="3574" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:531  %layer2_kernel_V_2_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_31"/></StgValue>
</operation>

<operation id="3575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:566  %layer2_kernel_V_11_a_30 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_30"/></StgValue>
</operation>

<operation id="3576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:567  %layer2_kernel_V_11_a_31 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_31"/></StgValue>
</operation>

<operation id="3577" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:602  %layer2_kernel_V_0_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_30"/></StgValue>
</operation>

<operation id="3578" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:603  %layer2_kernel_V_0_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_31"/></StgValue>
</operation>

<operation id="3579" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:638  %layer2_kernel_V_8_ad_30 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_161

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_30"/></StgValue>
</operation>

<operation id="3580" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:639  %layer2_kernel_V_8_ad_31 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_31"/></StgValue>
</operation>

<operation id="3581" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:734  %tmp_197 = add i10 %newIndex1_i_cast, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="10">
<![CDATA[
:735  %tmp_283_cast = zext i10 %tmp_197 to i32

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="3583" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:736  %layer2_matrix_0_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_30"/></StgValue>
</operation>

<operation id="3584" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:737  %tmp_198 = add i10 %newIndex1_i_cast, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3585" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="10">
<![CDATA[
:738  %tmp_284_cast = zext i10 %tmp_198 to i32

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="3586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:739  %layer2_matrix_0_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_31"/></StgValue>
</operation>

<operation id="3587" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:740  %tmp_199 = add i10 %newIndex1_i_cast, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3588" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:743  %tmp_200 = add i10 %newIndex1_i_cast, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3589" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:746  %tmp_201 = add i10 %newIndex1_i_cast, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3590" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:749  %tmp_202 = add i10 %newIndex1_i_cast, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3591" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:782  %layer2_matrix_1_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_30"/></StgValue>
</operation>

<operation id="3592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:783  %layer2_matrix_1_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_31"/></StgValue>
</operation>

<operation id="3593" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:818  %layer2_matrix_2_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_30"/></StgValue>
</operation>

<operation id="3594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:819  %layer2_matrix_2_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_31"/></StgValue>
</operation>

<operation id="3595" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:854  %layer2_matrix_3_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_30"/></StgValue>
</operation>

<operation id="3596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:855  %layer2_matrix_3_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_31"/></StgValue>
</operation>

<operation id="3597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:890  %layer2_matrix_4_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_30"/></StgValue>
</operation>

<operation id="3598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:891  %layer2_matrix_4_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_31"/></StgValue>
</operation>

<operation id="3599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:926  %layer2_matrix_5_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_30"/></StgValue>
</operation>

<operation id="3600" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:927  %layer2_matrix_5_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_31"/></StgValue>
</operation>

<operation id="3601" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:962  %layer2_matrix_6_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_30"/></StgValue>
</operation>

<operation id="3602" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:963  %layer2_matrix_6_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_31"/></StgValue>
</operation>

<operation id="3603" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:998  %layer2_matrix_7_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_30"/></StgValue>
</operation>

<operation id="3604" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:999  %layer2_matrix_7_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_31"/></StgValue>
</operation>

<operation id="3605" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1034  %layer2_matrix_8_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_30"/></StgValue>
</operation>

<operation id="3606" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1035  %layer2_matrix_8_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_31"/></StgValue>
</operation>

<operation id="3607" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1070  %layer2_matrix_9_V_a_30 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_30"/></StgValue>
</operation>

<operation id="3608" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1071  %layer2_matrix_9_V_a_31 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_31"/></StgValue>
</operation>

<operation id="3609" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1106  %layer2_matrix_10_V_30 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_30"/></StgValue>
</operation>

<operation id="3610" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1107  %layer2_matrix_10_V_31 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_31"/></StgValue>
</operation>

<operation id="3611" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1142  %layer2_matrix_11_V_30 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_30"/></StgValue>
</operation>

<operation id="3612" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1143  %layer2_matrix_11_V_31 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_31"/></StgValue>
</operation>

<operation id="3613" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1178  %layer2_matrix_12_V_30 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_30"/></StgValue>
</operation>

<operation id="3614" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1179  %layer2_matrix_12_V_31 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_31"/></StgValue>
</operation>

<operation id="3615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1214  %layer2_matrix_13_V_30 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_30"/></StgValue>
</operation>

<operation id="3616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1215  %layer2_matrix_13_V_31 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_31"/></StgValue>
</operation>

<operation id="3617" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1250  %layer2_matrix_14_V_30 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_30"/></StgValue>
</operation>

<operation id="3618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1251  %layer2_matrix_14_V_31 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_31"/></StgValue>
</operation>

<operation id="3619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1286  %layer2_matrix_15_V_30 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_30"/></StgValue>
</operation>

<operation id="3620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1287  %layer2_matrix_15_V_31 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_31"/></StgValue>
</operation>

<operation id="3621" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2241  %tmp_17_4_0_30_i = add i18 %agg_result_V_i24, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_17_4_0_30_i"/></StgValue>
</operation>

<operation id="3622" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2279  %tmp_17_4_1_30_i = add i18 %agg_result_V_i25, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_17_4_1_30_i"/></StgValue>
</operation>

<operation id="3623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="30" op_0_bw="18">
<![CDATA[
:2297  %tmp_cast_i26 = sext i18 %op_V_read_assign_26 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i26"/></StgValue>
</operation>

<operation id="3624" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2298  %c_V_57 = mul i30 %tmp_cast_i26, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_57"/></StgValue>
</operation>

<operation id="3625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2299  %agg_result_V_i26 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_57, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i26"/></StgValue>
</operation>

<operation id="3626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="30" op_0_bw="18">
<![CDATA[
:2335  %tmp_cast_i27 = sext i18 %op_V_read_assign_27 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i27"/></StgValue>
</operation>

<operation id="3627" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2336  %c_V_58 = mul i30 %tmp_cast_i27, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_58"/></StgValue>
</operation>

<operation id="3628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2337  %agg_result_V_i27 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_58, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i27"/></StgValue>
</operation>

<operation id="3629" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="18" op_0_bw="12">
<![CDATA[
:2356  %layer2_kernel_V_0_lo_28 = load i18* %layer2_kernel_V_0_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_28"/></StgValue>
</operation>

<operation id="3630" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="18" op_0_bw="12">
<![CDATA[
:2357  %layer2_kernel_V_1_lo_28 = load i18* %layer2_kernel_V_1_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_28"/></StgValue>
</operation>

<operation id="3631" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="18" op_0_bw="12">
<![CDATA[
:2358  %layer2_kernel_V_2_lo_28 = load i18* %layer2_kernel_V_2_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_28"/></StgValue>
</operation>

<operation id="3632" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="18" op_0_bw="12">
<![CDATA[
:2359  %layer2_kernel_V_3_lo_28 = load i18* %layer2_kernel_V_3_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_28"/></StgValue>
</operation>

<operation id="3633" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="18" op_0_bw="12">
<![CDATA[
:2360  %layer2_kernel_V_4_lo_28 = load i18* %layer2_kernel_V_4_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_28"/></StgValue>
</operation>

<operation id="3634" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="18" op_0_bw="12">
<![CDATA[
:2361  %layer2_kernel_V_5_lo_28 = load i18* %layer2_kernel_V_5_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_28"/></StgValue>
</operation>

<operation id="3635" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="18" op_0_bw="12">
<![CDATA[
:2362  %layer2_kernel_V_6_lo_28 = load i18* %layer2_kernel_V_6_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_28"/></StgValue>
</operation>

<operation id="3636" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="18" op_0_bw="12">
<![CDATA[
:2363  %layer2_kernel_V_7_lo_28 = load i18* %layer2_kernel_V_7_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_28"/></StgValue>
</operation>

<operation id="3637" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="18" op_0_bw="12">
<![CDATA[
:2364  %layer2_kernel_V_8_lo_28 = load i18* %layer2_kernel_V_8_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_28"/></StgValue>
</operation>

<operation id="3638" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="18" op_0_bw="12">
<![CDATA[
:2365  %layer2_kernel_V_9_lo_28 = load i18* %layer2_kernel_V_9_ad_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_28"/></StgValue>
</operation>

<operation id="3639" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="18" op_0_bw="12">
<![CDATA[
:2366  %layer2_kernel_V_10_l_28 = load i18* %layer2_kernel_V_10_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_28"/></StgValue>
</operation>

<operation id="3640" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="18" op_0_bw="12">
<![CDATA[
:2367  %layer2_kernel_V_11_l_28 = load i18* %layer2_kernel_V_11_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_28"/></StgValue>
</operation>

<operation id="3641" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="18" op_0_bw="12">
<![CDATA[
:2368  %layer2_kernel_V_12_l_28 = load i18* %layer2_kernel_V_12_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_28"/></StgValue>
</operation>

<operation id="3642" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="18" op_0_bw="12">
<![CDATA[
:2369  %layer2_kernel_V_13_l_28 = load i18* %layer2_kernel_V_13_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_28"/></StgValue>
</operation>

<operation id="3643" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="18" op_0_bw="12">
<![CDATA[
:2370  %layer2_kernel_V_14_l_28 = load i18* %layer2_kernel_V_14_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_28"/></StgValue>
</operation>

<operation id="3644" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="18" op_0_bw="12">
<![CDATA[
:2371  %layer2_kernel_V_15_l_28 = load i18* %layer2_kernel_V_15_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_28"/></StgValue>
</operation>

<operation id="3645" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2372  %op_V_read_assign_28 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_28, i18 %layer2_kernel_V_1_lo_28, i18 %layer2_kernel_V_2_lo_28, i18 %layer2_kernel_V_3_lo_28, i18 %layer2_kernel_V_4_lo_28, i18 %layer2_kernel_V_5_lo_28, i18 %layer2_kernel_V_6_lo_28, i18 %layer2_kernel_V_7_lo_28, i18 %layer2_kernel_V_8_lo_28, i18 %layer2_kernel_V_9_lo_28, i18 %layer2_kernel_V_10_l_28, i18 %layer2_kernel_V_11_l_28, i18 %layer2_kernel_V_12_l_28, i18 %layer2_kernel_V_13_l_28, i18 %layer2_kernel_V_14_l_28, i18 %layer2_kernel_V_15_l_28, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_28"/></StgValue>
</operation>

<operation id="3646" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="18" op_0_bw="9">
<![CDATA[
:2376  %layer2_matrix_0_V_l_28 = load i18* %layer2_matrix_0_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_28"/></StgValue>
</operation>

<operation id="3647" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="18" op_0_bw="9">
<![CDATA[
:2377  %layer2_matrix_1_V_l_28 = load i18* %layer2_matrix_1_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_28"/></StgValue>
</operation>

<operation id="3648" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="18" op_0_bw="9">
<![CDATA[
:2378  %layer2_matrix_2_V_l_28 = load i18* %layer2_matrix_2_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_28"/></StgValue>
</operation>

<operation id="3649" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="18" op_0_bw="9">
<![CDATA[
:2379  %layer2_matrix_3_V_l_28 = load i18* %layer2_matrix_3_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_28"/></StgValue>
</operation>

<operation id="3650" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="18" op_0_bw="9">
<![CDATA[
:2380  %layer2_matrix_4_V_l_28 = load i18* %layer2_matrix_4_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_28"/></StgValue>
</operation>

<operation id="3651" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="18" op_0_bw="9">
<![CDATA[
:2381  %layer2_matrix_5_V_l_28 = load i18* %layer2_matrix_5_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_28"/></StgValue>
</operation>

<operation id="3652" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="18" op_0_bw="9">
<![CDATA[
:2382  %layer2_matrix_6_V_l_28 = load i18* %layer2_matrix_6_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_28"/></StgValue>
</operation>

<operation id="3653" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="18" op_0_bw="9">
<![CDATA[
:2383  %layer2_matrix_7_V_l_28 = load i18* %layer2_matrix_7_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_28"/></StgValue>
</operation>

<operation id="3654" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="18" op_0_bw="9">
<![CDATA[
:2384  %layer2_matrix_8_V_l_28 = load i18* %layer2_matrix_8_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_28"/></StgValue>
</operation>

<operation id="3655" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="18" op_0_bw="9">
<![CDATA[
:2385  %layer2_matrix_9_V_l_28 = load i18* %layer2_matrix_9_V_a_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_28"/></StgValue>
</operation>

<operation id="3656" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="18" op_0_bw="9">
<![CDATA[
:2386  %layer2_matrix_10_V_64 = load i18* %layer2_matrix_10_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_64"/></StgValue>
</operation>

<operation id="3657" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="18" op_0_bw="9">
<![CDATA[
:2387  %layer2_matrix_11_V_64 = load i18* %layer2_matrix_11_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_64"/></StgValue>
</operation>

<operation id="3658" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="18" op_0_bw="9">
<![CDATA[
:2388  %layer2_matrix_12_V_64 = load i18* %layer2_matrix_12_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_64"/></StgValue>
</operation>

<operation id="3659" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="18" op_0_bw="9">
<![CDATA[
:2389  %layer2_matrix_13_V_64 = load i18* %layer2_matrix_13_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_64"/></StgValue>
</operation>

<operation id="3660" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="18" op_0_bw="9">
<![CDATA[
:2390  %layer2_matrix_14_V_64 = load i18* %layer2_matrix_14_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_64"/></StgValue>
</operation>

<operation id="3661" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="18" op_0_bw="9">
<![CDATA[
:2391  %layer2_matrix_15_V_64 = load i18* %layer2_matrix_15_V_28, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_64"/></StgValue>
</operation>

<operation id="3662" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2392  %tmp_27 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_28, i18 %layer2_matrix_1_V_l_28, i18 %layer2_matrix_2_V_l_28, i18 %layer2_matrix_3_V_l_28, i18 %layer2_matrix_4_V_l_28, i18 %layer2_matrix_5_V_l_28, i18 %layer2_matrix_6_V_l_28, i18 %layer2_matrix_7_V_l_28, i18 %layer2_matrix_8_V_l_28, i18 %layer2_matrix_9_V_l_28, i18 %layer2_matrix_10_V_64, i18 %layer2_matrix_11_V_64, i18 %layer2_matrix_12_V_64, i18 %layer2_matrix_13_V_64, i18 %layer2_matrix_14_V_64, i18 %layer2_matrix_15_V_64, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="3663" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="18" op_0_bw="12">
<![CDATA[
:2394  %layer2_kernel_V_0_lo_29 = load i18* %layer2_kernel_V_0_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_29"/></StgValue>
</operation>

<operation id="3664" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="18" op_0_bw="12">
<![CDATA[
:2395  %layer2_kernel_V_1_lo_29 = load i18* %layer2_kernel_V_1_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_29"/></StgValue>
</operation>

<operation id="3665" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="18" op_0_bw="12">
<![CDATA[
:2396  %layer2_kernel_V_2_lo_29 = load i18* %layer2_kernel_V_2_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_29"/></StgValue>
</operation>

<operation id="3666" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="18" op_0_bw="12">
<![CDATA[
:2397  %layer2_kernel_V_3_lo_29 = load i18* %layer2_kernel_V_3_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_29"/></StgValue>
</operation>

<operation id="3667" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="18" op_0_bw="12">
<![CDATA[
:2398  %layer2_kernel_V_4_lo_29 = load i18* %layer2_kernel_V_4_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_29"/></StgValue>
</operation>

<operation id="3668" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="18" op_0_bw="12">
<![CDATA[
:2399  %layer2_kernel_V_5_lo_29 = load i18* %layer2_kernel_V_5_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_29"/></StgValue>
</operation>

<operation id="3669" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="18" op_0_bw="12">
<![CDATA[
:2400  %layer2_kernel_V_6_lo_29 = load i18* %layer2_kernel_V_6_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_29"/></StgValue>
</operation>

<operation id="3670" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="18" op_0_bw="12">
<![CDATA[
:2401  %layer2_kernel_V_7_lo_29 = load i18* %layer2_kernel_V_7_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_29"/></StgValue>
</operation>

<operation id="3671" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="18" op_0_bw="12">
<![CDATA[
:2402  %layer2_kernel_V_8_lo_29 = load i18* %layer2_kernel_V_8_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_29"/></StgValue>
</operation>

<operation id="3672" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="18" op_0_bw="12">
<![CDATA[
:2403  %layer2_kernel_V_9_lo_29 = load i18* %layer2_kernel_V_9_ad_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_29"/></StgValue>
</operation>

<operation id="3673" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="18" op_0_bw="12">
<![CDATA[
:2404  %layer2_kernel_V_10_l_29 = load i18* %layer2_kernel_V_10_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_29"/></StgValue>
</operation>

<operation id="3674" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="18" op_0_bw="12">
<![CDATA[
:2405  %layer2_kernel_V_11_l_29 = load i18* %layer2_kernel_V_11_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_29"/></StgValue>
</operation>

<operation id="3675" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="18" op_0_bw="12">
<![CDATA[
:2406  %layer2_kernel_V_12_l_29 = load i18* %layer2_kernel_V_12_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_29"/></StgValue>
</operation>

<operation id="3676" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="18" op_0_bw="12">
<![CDATA[
:2407  %layer2_kernel_V_13_l_29 = load i18* %layer2_kernel_V_13_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_29"/></StgValue>
</operation>

<operation id="3677" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="18" op_0_bw="12">
<![CDATA[
:2408  %layer2_kernel_V_14_l_29 = load i18* %layer2_kernel_V_14_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_29"/></StgValue>
</operation>

<operation id="3678" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="18" op_0_bw="12">
<![CDATA[
:2409  %layer2_kernel_V_15_l_29 = load i18* %layer2_kernel_V_15_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_29"/></StgValue>
</operation>

<operation id="3679" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2410  %op_V_read_assign_29 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_29, i18 %layer2_kernel_V_1_lo_29, i18 %layer2_kernel_V_2_lo_29, i18 %layer2_kernel_V_3_lo_29, i18 %layer2_kernel_V_4_lo_29, i18 %layer2_kernel_V_5_lo_29, i18 %layer2_kernel_V_6_lo_29, i18 %layer2_kernel_V_7_lo_29, i18 %layer2_kernel_V_8_lo_29, i18 %layer2_kernel_V_9_lo_29, i18 %layer2_kernel_V_10_l_29, i18 %layer2_kernel_V_11_l_29, i18 %layer2_kernel_V_12_l_29, i18 %layer2_kernel_V_13_l_29, i18 %layer2_kernel_V_14_l_29, i18 %layer2_kernel_V_15_l_29, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_29"/></StgValue>
</operation>

<operation id="3680" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="18" op_0_bw="9">
<![CDATA[
:2414  %layer2_matrix_0_V_l_29 = load i18* %layer2_matrix_0_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_29"/></StgValue>
</operation>

<operation id="3681" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="18" op_0_bw="9">
<![CDATA[
:2415  %layer2_matrix_1_V_l_29 = load i18* %layer2_matrix_1_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_29"/></StgValue>
</operation>

<operation id="3682" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="18" op_0_bw="9">
<![CDATA[
:2416  %layer2_matrix_2_V_l_29 = load i18* %layer2_matrix_2_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_29"/></StgValue>
</operation>

<operation id="3683" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="18" op_0_bw="9">
<![CDATA[
:2417  %layer2_matrix_3_V_l_29 = load i18* %layer2_matrix_3_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_29"/></StgValue>
</operation>

<operation id="3684" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="18" op_0_bw="9">
<![CDATA[
:2418  %layer2_matrix_4_V_l_29 = load i18* %layer2_matrix_4_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_29"/></StgValue>
</operation>

<operation id="3685" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="18" op_0_bw="9">
<![CDATA[
:2419  %layer2_matrix_5_V_l_29 = load i18* %layer2_matrix_5_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_29"/></StgValue>
</operation>

<operation id="3686" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="18" op_0_bw="9">
<![CDATA[
:2420  %layer2_matrix_6_V_l_29 = load i18* %layer2_matrix_6_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_29"/></StgValue>
</operation>

<operation id="3687" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="18" op_0_bw="9">
<![CDATA[
:2421  %layer2_matrix_7_V_l_29 = load i18* %layer2_matrix_7_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_29"/></StgValue>
</operation>

<operation id="3688" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="18" op_0_bw="9">
<![CDATA[
:2422  %layer2_matrix_8_V_l_29 = load i18* %layer2_matrix_8_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_29"/></StgValue>
</operation>

<operation id="3689" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="18" op_0_bw="9">
<![CDATA[
:2423  %layer2_matrix_9_V_l_29 = load i18* %layer2_matrix_9_V_a_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_29"/></StgValue>
</operation>

<operation id="3690" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="18" op_0_bw="9">
<![CDATA[
:2424  %layer2_matrix_10_V_65 = load i18* %layer2_matrix_10_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_65"/></StgValue>
</operation>

<operation id="3691" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="18" op_0_bw="9">
<![CDATA[
:2425  %layer2_matrix_11_V_65 = load i18* %layer2_matrix_11_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_65"/></StgValue>
</operation>

<operation id="3692" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="18" op_0_bw="9">
<![CDATA[
:2426  %layer2_matrix_12_V_65 = load i18* %layer2_matrix_12_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_65"/></StgValue>
</operation>

<operation id="3693" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="18" op_0_bw="9">
<![CDATA[
:2427  %layer2_matrix_13_V_65 = load i18* %layer2_matrix_13_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_65"/></StgValue>
</operation>

<operation id="3694" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="18" op_0_bw="9">
<![CDATA[
:2428  %layer2_matrix_14_V_65 = load i18* %layer2_matrix_14_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_65"/></StgValue>
</operation>

<operation id="3695" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="18" op_0_bw="9">
<![CDATA[
:2429  %layer2_matrix_15_V_65 = load i18* %layer2_matrix_15_V_29, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_65"/></StgValue>
</operation>

<operation id="3696" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2430  %tmp_28 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_29, i18 %layer2_matrix_1_V_l_29, i18 %layer2_matrix_2_V_l_29, i18 %layer2_matrix_3_V_l_29, i18 %layer2_matrix_4_V_l_29, i18 %layer2_matrix_5_V_l_29, i18 %layer2_matrix_6_V_l_29, i18 %layer2_matrix_7_V_l_29, i18 %layer2_matrix_8_V_l_29, i18 %layer2_matrix_9_V_l_29, i18 %layer2_matrix_10_V_65, i18 %layer2_matrix_11_V_65, i18 %layer2_matrix_12_V_65, i18 %layer2_matrix_13_V_65, i18 %layer2_matrix_14_V_65, i18 %layer2_matrix_15_V_65, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="3697" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="18" op_0_bw="12">
<![CDATA[
:2432  %layer2_kernel_V_0_lo_30 = load i18* %layer2_kernel_V_0_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_30"/></StgValue>
</operation>

<operation id="3698" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="18" op_0_bw="12">
<![CDATA[
:2433  %layer2_kernel_V_1_lo_30 = load i18* %layer2_kernel_V_1_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_30"/></StgValue>
</operation>

<operation id="3699" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="18" op_0_bw="12">
<![CDATA[
:2434  %layer2_kernel_V_2_lo_30 = load i18* %layer2_kernel_V_2_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_30"/></StgValue>
</operation>

<operation id="3700" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="18" op_0_bw="12">
<![CDATA[
:2435  %layer2_kernel_V_3_lo_30 = load i18* %layer2_kernel_V_3_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_30"/></StgValue>
</operation>

<operation id="3701" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="18" op_0_bw="12">
<![CDATA[
:2436  %layer2_kernel_V_4_lo_30 = load i18* %layer2_kernel_V_4_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_30"/></StgValue>
</operation>

<operation id="3702" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="18" op_0_bw="12">
<![CDATA[
:2437  %layer2_kernel_V_5_lo_30 = load i18* %layer2_kernel_V_5_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_30"/></StgValue>
</operation>

<operation id="3703" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="18" op_0_bw="12">
<![CDATA[
:2438  %layer2_kernel_V_6_lo_30 = load i18* %layer2_kernel_V_6_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_30"/></StgValue>
</operation>

<operation id="3704" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="18" op_0_bw="12">
<![CDATA[
:2439  %layer2_kernel_V_7_lo_30 = load i18* %layer2_kernel_V_7_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_30"/></StgValue>
</operation>

<operation id="3705" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="18" op_0_bw="12">
<![CDATA[
:2440  %layer2_kernel_V_8_lo_30 = load i18* %layer2_kernel_V_8_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_30"/></StgValue>
</operation>

<operation id="3706" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="18" op_0_bw="12">
<![CDATA[
:2441  %layer2_kernel_V_9_lo_30 = load i18* %layer2_kernel_V_9_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_30"/></StgValue>
</operation>

<operation id="3707" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="18" op_0_bw="12">
<![CDATA[
:2442  %layer2_kernel_V_10_l_30 = load i18* %layer2_kernel_V_10_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_30"/></StgValue>
</operation>

<operation id="3708" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="18" op_0_bw="12">
<![CDATA[
:2443  %layer2_kernel_V_11_l_30 = load i18* %layer2_kernel_V_11_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_30"/></StgValue>
</operation>

<operation id="3709" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="18" op_0_bw="12">
<![CDATA[
:2444  %layer2_kernel_V_12_l_30 = load i18* %layer2_kernel_V_12_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_30"/></StgValue>
</operation>

<operation id="3710" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="18" op_0_bw="12">
<![CDATA[
:2445  %layer2_kernel_V_13_l_30 = load i18* %layer2_kernel_V_13_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_30"/></StgValue>
</operation>

<operation id="3711" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="18" op_0_bw="12">
<![CDATA[
:2446  %layer2_kernel_V_14_l_30 = load i18* %layer2_kernel_V_14_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_30"/></StgValue>
</operation>

<operation id="3712" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="18" op_0_bw="12">
<![CDATA[
:2447  %layer2_kernel_V_15_l_30 = load i18* %layer2_kernel_V_15_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_30"/></StgValue>
</operation>

<operation id="3713" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="18" op_0_bw="9">
<![CDATA[
:2452  %layer2_matrix_0_V_l_30 = load i18* %layer2_matrix_0_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_30"/></StgValue>
</operation>

<operation id="3714" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="18" op_0_bw="9">
<![CDATA[
:2453  %layer2_matrix_1_V_l_30 = load i18* %layer2_matrix_1_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_30"/></StgValue>
</operation>

<operation id="3715" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="18" op_0_bw="9">
<![CDATA[
:2454  %layer2_matrix_2_V_l_30 = load i18* %layer2_matrix_2_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_30"/></StgValue>
</operation>

<operation id="3716" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="18" op_0_bw="9">
<![CDATA[
:2455  %layer2_matrix_3_V_l_30 = load i18* %layer2_matrix_3_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_30"/></StgValue>
</operation>

<operation id="3717" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="18" op_0_bw="9">
<![CDATA[
:2456  %layer2_matrix_4_V_l_30 = load i18* %layer2_matrix_4_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_30"/></StgValue>
</operation>

<operation id="3718" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="18" op_0_bw="9">
<![CDATA[
:2457  %layer2_matrix_5_V_l_30 = load i18* %layer2_matrix_5_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_30"/></StgValue>
</operation>

<operation id="3719" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="18" op_0_bw="9">
<![CDATA[
:2458  %layer2_matrix_6_V_l_30 = load i18* %layer2_matrix_6_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_30"/></StgValue>
</operation>

<operation id="3720" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="18" op_0_bw="9">
<![CDATA[
:2459  %layer2_matrix_7_V_l_30 = load i18* %layer2_matrix_7_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_30"/></StgValue>
</operation>

<operation id="3721" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="18" op_0_bw="9">
<![CDATA[
:2460  %layer2_matrix_8_V_l_30 = load i18* %layer2_matrix_8_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_30"/></StgValue>
</operation>

<operation id="3722" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="18" op_0_bw="9">
<![CDATA[
:2461  %layer2_matrix_9_V_l_30 = load i18* %layer2_matrix_9_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_30"/></StgValue>
</operation>

<operation id="3723" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="18" op_0_bw="9">
<![CDATA[
:2462  %layer2_matrix_10_V_66 = load i18* %layer2_matrix_10_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_66"/></StgValue>
</operation>

<operation id="3724" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="18" op_0_bw="9">
<![CDATA[
:2463  %layer2_matrix_11_V_66 = load i18* %layer2_matrix_11_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_66"/></StgValue>
</operation>

<operation id="3725" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="18" op_0_bw="9">
<![CDATA[
:2464  %layer2_matrix_12_V_66 = load i18* %layer2_matrix_12_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_66"/></StgValue>
</operation>

<operation id="3726" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="18" op_0_bw="9">
<![CDATA[
:2465  %layer2_matrix_13_V_66 = load i18* %layer2_matrix_13_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_66"/></StgValue>
</operation>

<operation id="3727" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="18" op_0_bw="9">
<![CDATA[
:2466  %layer2_matrix_14_V_66 = load i18* %layer2_matrix_14_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_66"/></StgValue>
</operation>

<operation id="3728" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="18" op_0_bw="9">
<![CDATA[
:2467  %layer2_matrix_15_V_66 = load i18* %layer2_matrix_15_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_66"/></StgValue>
</operation>

<operation id="3729" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="18" op_0_bw="12">
<![CDATA[
:2470  %layer2_kernel_V_0_lo_31 = load i18* %layer2_kernel_V_0_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_31"/></StgValue>
</operation>

<operation id="3730" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="18" op_0_bw="12">
<![CDATA[
:2471  %layer2_kernel_V_1_lo_31 = load i18* %layer2_kernel_V_1_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_31"/></StgValue>
</operation>

<operation id="3731" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="18" op_0_bw="12">
<![CDATA[
:2472  %layer2_kernel_V_2_lo_31 = load i18* %layer2_kernel_V_2_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_31"/></StgValue>
</operation>

<operation id="3732" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="18" op_0_bw="12">
<![CDATA[
:2473  %layer2_kernel_V_3_lo_31 = load i18* %layer2_kernel_V_3_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_31"/></StgValue>
</operation>

<operation id="3733" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="18" op_0_bw="12">
<![CDATA[
:2474  %layer2_kernel_V_4_lo_31 = load i18* %layer2_kernel_V_4_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_31"/></StgValue>
</operation>

<operation id="3734" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="18" op_0_bw="12">
<![CDATA[
:2475  %layer2_kernel_V_5_lo_31 = load i18* %layer2_kernel_V_5_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_31"/></StgValue>
</operation>

<operation id="3735" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="18" op_0_bw="12">
<![CDATA[
:2476  %layer2_kernel_V_6_lo_31 = load i18* %layer2_kernel_V_6_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_31"/></StgValue>
</operation>

<operation id="3736" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="18" op_0_bw="12">
<![CDATA[
:2477  %layer2_kernel_V_7_lo_31 = load i18* %layer2_kernel_V_7_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_31"/></StgValue>
</operation>

<operation id="3737" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="18" op_0_bw="12">
<![CDATA[
:2478  %layer2_kernel_V_8_lo_31 = load i18* %layer2_kernel_V_8_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_31"/></StgValue>
</operation>

<operation id="3738" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="18" op_0_bw="12">
<![CDATA[
:2479  %layer2_kernel_V_9_lo_31 = load i18* %layer2_kernel_V_9_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_31"/></StgValue>
</operation>

<operation id="3739" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="18" op_0_bw="12">
<![CDATA[
:2480  %layer2_kernel_V_10_l_31 = load i18* %layer2_kernel_V_10_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_31"/></StgValue>
</operation>

<operation id="3740" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="18" op_0_bw="12">
<![CDATA[
:2481  %layer2_kernel_V_11_l_31 = load i18* %layer2_kernel_V_11_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_31"/></StgValue>
</operation>

<operation id="3741" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="18" op_0_bw="12">
<![CDATA[
:2482  %layer2_kernel_V_12_l_31 = load i18* %layer2_kernel_V_12_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_31"/></StgValue>
</operation>

<operation id="3742" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="18" op_0_bw="12">
<![CDATA[
:2483  %layer2_kernel_V_13_l_31 = load i18* %layer2_kernel_V_13_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_31"/></StgValue>
</operation>

<operation id="3743" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="18" op_0_bw="12">
<![CDATA[
:2484  %layer2_kernel_V_14_l_31 = load i18* %layer2_kernel_V_14_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_31"/></StgValue>
</operation>

<operation id="3744" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="18" op_0_bw="12">
<![CDATA[
:2485  %layer2_kernel_V_15_l_31 = load i18* %layer2_kernel_V_15_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_31"/></StgValue>
</operation>

<operation id="3745" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="18" op_0_bw="9">
<![CDATA[
:2490  %layer2_matrix_0_V_l_31 = load i18* %layer2_matrix_0_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_31"/></StgValue>
</operation>

<operation id="3746" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="18" op_0_bw="9">
<![CDATA[
:2491  %layer2_matrix_1_V_l_31 = load i18* %layer2_matrix_1_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_31"/></StgValue>
</operation>

<operation id="3747" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="18" op_0_bw="9">
<![CDATA[
:2492  %layer2_matrix_2_V_l_31 = load i18* %layer2_matrix_2_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_31"/></StgValue>
</operation>

<operation id="3748" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="18" op_0_bw="9">
<![CDATA[
:2493  %layer2_matrix_3_V_l_31 = load i18* %layer2_matrix_3_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_31"/></StgValue>
</operation>

<operation id="3749" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="18" op_0_bw="9">
<![CDATA[
:2494  %layer2_matrix_4_V_l_31 = load i18* %layer2_matrix_4_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_31"/></StgValue>
</operation>

<operation id="3750" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="18" op_0_bw="9">
<![CDATA[
:2495  %layer2_matrix_5_V_l_31 = load i18* %layer2_matrix_5_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_31"/></StgValue>
</operation>

<operation id="3751" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="18" op_0_bw="9">
<![CDATA[
:2496  %layer2_matrix_6_V_l_31 = load i18* %layer2_matrix_6_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_31"/></StgValue>
</operation>

<operation id="3752" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="18" op_0_bw="9">
<![CDATA[
:2497  %layer2_matrix_7_V_l_31 = load i18* %layer2_matrix_7_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_31"/></StgValue>
</operation>

<operation id="3753" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="18" op_0_bw="9">
<![CDATA[
:2498  %layer2_matrix_8_V_l_31 = load i18* %layer2_matrix_8_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_31"/></StgValue>
</operation>

<operation id="3754" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="18" op_0_bw="9">
<![CDATA[
:2499  %layer2_matrix_9_V_l_31 = load i18* %layer2_matrix_9_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_31"/></StgValue>
</operation>

<operation id="3755" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="18" op_0_bw="9">
<![CDATA[
:2500  %layer2_matrix_10_V_67 = load i18* %layer2_matrix_10_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_67"/></StgValue>
</operation>

<operation id="3756" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="18" op_0_bw="9">
<![CDATA[
:2501  %layer2_matrix_11_V_67 = load i18* %layer2_matrix_11_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_67"/></StgValue>
</operation>

<operation id="3757" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="18" op_0_bw="9">
<![CDATA[
:2502  %layer2_matrix_12_V_67 = load i18* %layer2_matrix_12_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_67"/></StgValue>
</operation>

<operation id="3758" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="18" op_0_bw="9">
<![CDATA[
:2503  %layer2_matrix_13_V_67 = load i18* %layer2_matrix_13_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_67"/></StgValue>
</operation>

<operation id="3759" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="18" op_0_bw="9">
<![CDATA[
:2504  %layer2_matrix_14_V_67 = load i18* %layer2_matrix_14_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_67"/></StgValue>
</operation>

<operation id="3760" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="18" op_0_bw="9">
<![CDATA[
:2505  %layer2_matrix_15_V_67 = load i18* %layer2_matrix_15_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_67"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="3761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:94  %tmp_163 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 16, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="3762" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  %layer2_kernel_V_3_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_32"/></StgValue>
</operation>

<operation id="3763" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:96  %tmp_164 = add i12 -1953, %tmp_198_cast1

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="3764" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="12">
<![CDATA[
:97  %tmp_249_cast = zext i12 %tmp_164 to i32

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="3765" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  %layer2_kernel_V_3_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_33"/></StgValue>
</operation>

<operation id="3766" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:136  %layer2_kernel_V_14_a_32 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_32"/></StgValue>
</operation>

<operation id="3767" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:137  %layer2_kernel_V_14_a_33 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_33"/></StgValue>
</operation>

<operation id="3768" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:172  %layer2_kernel_V_7_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_32"/></StgValue>
</operation>

<operation id="3769" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:173  %layer2_kernel_V_7_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_33"/></StgValue>
</operation>

<operation id="3770" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:208  %layer2_kernel_V_15_a_32 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_32"/></StgValue>
</operation>

<operation id="3771" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:209  %layer2_kernel_V_15_a_33 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_33"/></StgValue>
</operation>

<operation id="3772" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:244  %layer2_kernel_V_4_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_32"/></StgValue>
</operation>

<operation id="3773" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:245  %layer2_kernel_V_4_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_33"/></StgValue>
</operation>

<operation id="3774" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:280  %layer2_kernel_V_10_a_32 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_32"/></StgValue>
</operation>

<operation id="3775" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:281  %layer2_kernel_V_10_a_33 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_33"/></StgValue>
</operation>

<operation id="3776" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:316  %layer2_kernel_V_6_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_32"/></StgValue>
</operation>

<operation id="3777" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:317  %layer2_kernel_V_6_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_33"/></StgValue>
</operation>

<operation id="3778" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:352  %layer2_kernel_V_13_a_32 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_32"/></StgValue>
</operation>

<operation id="3779" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:353  %layer2_kernel_V_13_a_33 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_33"/></StgValue>
</operation>

<operation id="3780" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:388  %layer2_kernel_V_12_a_32 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_32"/></StgValue>
</operation>

<operation id="3781" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:389  %layer2_kernel_V_12_a_33 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_33"/></StgValue>
</operation>

<operation id="3782" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:424  %layer2_kernel_V_9_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_32"/></StgValue>
</operation>

<operation id="3783" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:425  %layer2_kernel_V_9_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_33"/></StgValue>
</operation>

<operation id="3784" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:460  %layer2_kernel_V_5_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_32"/></StgValue>
</operation>

<operation id="3785" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:461  %layer2_kernel_V_5_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_33"/></StgValue>
</operation>

<operation id="3786" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:496  %layer2_kernel_V_1_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_32"/></StgValue>
</operation>

<operation id="3787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:497  %layer2_kernel_V_1_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_33"/></StgValue>
</operation>

<operation id="3788" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:532  %layer2_kernel_V_2_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_32"/></StgValue>
</operation>

<operation id="3789" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:533  %layer2_kernel_V_2_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_33"/></StgValue>
</operation>

<operation id="3790" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:568  %layer2_kernel_V_11_a_32 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_32"/></StgValue>
</operation>

<operation id="3791" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:569  %layer2_kernel_V_11_a_33 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_33"/></StgValue>
</operation>

<operation id="3792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:604  %layer2_kernel_V_0_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_32"/></StgValue>
</operation>

<operation id="3793" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:605  %layer2_kernel_V_0_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_33"/></StgValue>
</operation>

<operation id="3794" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:640  %layer2_kernel_V_8_ad_32 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_163

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_32"/></StgValue>
</operation>

<operation id="3795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:641  %layer2_kernel_V_8_ad_33 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_33"/></StgValue>
</operation>

<operation id="3796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="10">
<![CDATA[
:741  %tmp_285_cast = zext i10 %tmp_199 to i32

]]></Node>
<StgValue><ssdm name="tmp_285_cast"/></StgValue>
</operation>

<operation id="3797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:742  %layer2_matrix_0_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_32"/></StgValue>
</operation>

<operation id="3798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="10">
<![CDATA[
:744  %tmp_286_cast = zext i10 %tmp_200 to i32

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="3799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:745  %layer2_matrix_0_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_33"/></StgValue>
</operation>

<operation id="3800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:784  %layer2_matrix_1_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_32"/></StgValue>
</operation>

<operation id="3801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:785  %layer2_matrix_1_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_33"/></StgValue>
</operation>

<operation id="3802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:820  %layer2_matrix_2_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_32"/></StgValue>
</operation>

<operation id="3803" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:821  %layer2_matrix_2_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_33"/></StgValue>
</operation>

<operation id="3804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:856  %layer2_matrix_3_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_32"/></StgValue>
</operation>

<operation id="3805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:857  %layer2_matrix_3_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_33"/></StgValue>
</operation>

<operation id="3806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:892  %layer2_matrix_4_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_32"/></StgValue>
</operation>

<operation id="3807" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:893  %layer2_matrix_4_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_33"/></StgValue>
</operation>

<operation id="3808" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:928  %layer2_matrix_5_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_32"/></StgValue>
</operation>

<operation id="3809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:929  %layer2_matrix_5_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_33"/></StgValue>
</operation>

<operation id="3810" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:964  %layer2_matrix_6_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_32"/></StgValue>
</operation>

<operation id="3811" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:965  %layer2_matrix_6_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_33"/></StgValue>
</operation>

<operation id="3812" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1000  %layer2_matrix_7_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_32"/></StgValue>
</operation>

<operation id="3813" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1001  %layer2_matrix_7_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_33"/></StgValue>
</operation>

<operation id="3814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1036  %layer2_matrix_8_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_32"/></StgValue>
</operation>

<operation id="3815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1037  %layer2_matrix_8_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_33"/></StgValue>
</operation>

<operation id="3816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1072  %layer2_matrix_9_V_a_32 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_32"/></StgValue>
</operation>

<operation id="3817" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1073  %layer2_matrix_9_V_a_33 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_33"/></StgValue>
</operation>

<operation id="3818" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1108  %layer2_matrix_10_V_32 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_32"/></StgValue>
</operation>

<operation id="3819" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1109  %layer2_matrix_10_V_33 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_33"/></StgValue>
</operation>

<operation id="3820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1144  %layer2_matrix_11_V_32 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_32"/></StgValue>
</operation>

<operation id="3821" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1145  %layer2_matrix_11_V_33 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_33"/></StgValue>
</operation>

<operation id="3822" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1180  %layer2_matrix_12_V_32 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_32"/></StgValue>
</operation>

<operation id="3823" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1181  %layer2_matrix_12_V_33 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_33"/></StgValue>
</operation>

<operation id="3824" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1216  %layer2_matrix_13_V_32 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_32"/></StgValue>
</operation>

<operation id="3825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1217  %layer2_matrix_13_V_33 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_33"/></StgValue>
</operation>

<operation id="3826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1252  %layer2_matrix_14_V_32 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_32"/></StgValue>
</operation>

<operation id="3827" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1253  %layer2_matrix_14_V_33 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_33"/></StgValue>
</operation>

<operation id="3828" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1288  %layer2_matrix_15_V_32 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_32"/></StgValue>
</operation>

<operation id="3829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1289  %layer2_matrix_15_V_33 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_33"/></StgValue>
</operation>

<operation id="3830" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2317  %tmp_17_4_2_30_i = add i18 %agg_result_V_i26, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_17_4_2_30_i"/></StgValue>
</operation>

<operation id="3831" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2355  %tmp_17_4_3_30_i = add i18 %agg_result_V_i27, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_17_4_3_30_i"/></StgValue>
</operation>

<operation id="3832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="30" op_0_bw="18">
<![CDATA[
:2373  %tmp_cast_i28 = sext i18 %op_V_read_assign_28 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i28"/></StgValue>
</operation>

<operation id="3833" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2374  %c_V_59 = mul i30 %tmp_cast_i28, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_59"/></StgValue>
</operation>

<operation id="3834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2375  %agg_result_V_i28 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_59, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i28"/></StgValue>
</operation>

<operation id="3835" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="30" op_0_bw="18">
<![CDATA[
:2411  %tmp_cast_i29 = sext i18 %op_V_read_assign_29 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i29"/></StgValue>
</operation>

<operation id="3836" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2412  %c_V_60 = mul i30 %tmp_cast_i29, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_60"/></StgValue>
</operation>

<operation id="3837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2413  %agg_result_V_i29 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_60, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i29"/></StgValue>
</operation>

<operation id="3838" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="18" op_0_bw="12">
<![CDATA[
:2432  %layer2_kernel_V_0_lo_30 = load i18* %layer2_kernel_V_0_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_30"/></StgValue>
</operation>

<operation id="3839" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="18" op_0_bw="12">
<![CDATA[
:2433  %layer2_kernel_V_1_lo_30 = load i18* %layer2_kernel_V_1_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_30"/></StgValue>
</operation>

<operation id="3840" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="18" op_0_bw="12">
<![CDATA[
:2434  %layer2_kernel_V_2_lo_30 = load i18* %layer2_kernel_V_2_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_30"/></StgValue>
</operation>

<operation id="3841" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="18" op_0_bw="12">
<![CDATA[
:2435  %layer2_kernel_V_3_lo_30 = load i18* %layer2_kernel_V_3_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_30"/></StgValue>
</operation>

<operation id="3842" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="18" op_0_bw="12">
<![CDATA[
:2436  %layer2_kernel_V_4_lo_30 = load i18* %layer2_kernel_V_4_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_30"/></StgValue>
</operation>

<operation id="3843" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="18" op_0_bw="12">
<![CDATA[
:2437  %layer2_kernel_V_5_lo_30 = load i18* %layer2_kernel_V_5_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_30"/></StgValue>
</operation>

<operation id="3844" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="18" op_0_bw="12">
<![CDATA[
:2438  %layer2_kernel_V_6_lo_30 = load i18* %layer2_kernel_V_6_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_30"/></StgValue>
</operation>

<operation id="3845" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="18" op_0_bw="12">
<![CDATA[
:2439  %layer2_kernel_V_7_lo_30 = load i18* %layer2_kernel_V_7_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_30"/></StgValue>
</operation>

<operation id="3846" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="18" op_0_bw="12">
<![CDATA[
:2440  %layer2_kernel_V_8_lo_30 = load i18* %layer2_kernel_V_8_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_30"/></StgValue>
</operation>

<operation id="3847" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="18" op_0_bw="12">
<![CDATA[
:2441  %layer2_kernel_V_9_lo_30 = load i18* %layer2_kernel_V_9_ad_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_30"/></StgValue>
</operation>

<operation id="3848" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="18" op_0_bw="12">
<![CDATA[
:2442  %layer2_kernel_V_10_l_30 = load i18* %layer2_kernel_V_10_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_30"/></StgValue>
</operation>

<operation id="3849" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="18" op_0_bw="12">
<![CDATA[
:2443  %layer2_kernel_V_11_l_30 = load i18* %layer2_kernel_V_11_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_30"/></StgValue>
</operation>

<operation id="3850" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="18" op_0_bw="12">
<![CDATA[
:2444  %layer2_kernel_V_12_l_30 = load i18* %layer2_kernel_V_12_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_30"/></StgValue>
</operation>

<operation id="3851" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="18" op_0_bw="12">
<![CDATA[
:2445  %layer2_kernel_V_13_l_30 = load i18* %layer2_kernel_V_13_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_30"/></StgValue>
</operation>

<operation id="3852" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="18" op_0_bw="12">
<![CDATA[
:2446  %layer2_kernel_V_14_l_30 = load i18* %layer2_kernel_V_14_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_30"/></StgValue>
</operation>

<operation id="3853" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="18" op_0_bw="12">
<![CDATA[
:2447  %layer2_kernel_V_15_l_30 = load i18* %layer2_kernel_V_15_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_30"/></StgValue>
</operation>

<operation id="3854" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2448  %op_V_read_assign_30 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_30, i18 %layer2_kernel_V_1_lo_30, i18 %layer2_kernel_V_2_lo_30, i18 %layer2_kernel_V_3_lo_30, i18 %layer2_kernel_V_4_lo_30, i18 %layer2_kernel_V_5_lo_30, i18 %layer2_kernel_V_6_lo_30, i18 %layer2_kernel_V_7_lo_30, i18 %layer2_kernel_V_8_lo_30, i18 %layer2_kernel_V_9_lo_30, i18 %layer2_kernel_V_10_l_30, i18 %layer2_kernel_V_11_l_30, i18 %layer2_kernel_V_12_l_30, i18 %layer2_kernel_V_13_l_30, i18 %layer2_kernel_V_14_l_30, i18 %layer2_kernel_V_15_l_30, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_30"/></StgValue>
</operation>

<operation id="3855" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="18" op_0_bw="9">
<![CDATA[
:2452  %layer2_matrix_0_V_l_30 = load i18* %layer2_matrix_0_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_30"/></StgValue>
</operation>

<operation id="3856" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="18" op_0_bw="9">
<![CDATA[
:2453  %layer2_matrix_1_V_l_30 = load i18* %layer2_matrix_1_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_30"/></StgValue>
</operation>

<operation id="3857" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="18" op_0_bw="9">
<![CDATA[
:2454  %layer2_matrix_2_V_l_30 = load i18* %layer2_matrix_2_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_30"/></StgValue>
</operation>

<operation id="3858" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="18" op_0_bw="9">
<![CDATA[
:2455  %layer2_matrix_3_V_l_30 = load i18* %layer2_matrix_3_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_30"/></StgValue>
</operation>

<operation id="3859" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="18" op_0_bw="9">
<![CDATA[
:2456  %layer2_matrix_4_V_l_30 = load i18* %layer2_matrix_4_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_30"/></StgValue>
</operation>

<operation id="3860" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="18" op_0_bw="9">
<![CDATA[
:2457  %layer2_matrix_5_V_l_30 = load i18* %layer2_matrix_5_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_30"/></StgValue>
</operation>

<operation id="3861" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="18" op_0_bw="9">
<![CDATA[
:2458  %layer2_matrix_6_V_l_30 = load i18* %layer2_matrix_6_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_30"/></StgValue>
</operation>

<operation id="3862" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="18" op_0_bw="9">
<![CDATA[
:2459  %layer2_matrix_7_V_l_30 = load i18* %layer2_matrix_7_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_30"/></StgValue>
</operation>

<operation id="3863" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="18" op_0_bw="9">
<![CDATA[
:2460  %layer2_matrix_8_V_l_30 = load i18* %layer2_matrix_8_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_30"/></StgValue>
</operation>

<operation id="3864" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="18" op_0_bw="9">
<![CDATA[
:2461  %layer2_matrix_9_V_l_30 = load i18* %layer2_matrix_9_V_a_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_30"/></StgValue>
</operation>

<operation id="3865" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="18" op_0_bw="9">
<![CDATA[
:2462  %layer2_matrix_10_V_66 = load i18* %layer2_matrix_10_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_66"/></StgValue>
</operation>

<operation id="3866" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="18" op_0_bw="9">
<![CDATA[
:2463  %layer2_matrix_11_V_66 = load i18* %layer2_matrix_11_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_66"/></StgValue>
</operation>

<operation id="3867" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="18" op_0_bw="9">
<![CDATA[
:2464  %layer2_matrix_12_V_66 = load i18* %layer2_matrix_12_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_66"/></StgValue>
</operation>

<operation id="3868" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="18" op_0_bw="9">
<![CDATA[
:2465  %layer2_matrix_13_V_66 = load i18* %layer2_matrix_13_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_66"/></StgValue>
</operation>

<operation id="3869" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="18" op_0_bw="9">
<![CDATA[
:2466  %layer2_matrix_14_V_66 = load i18* %layer2_matrix_14_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_66"/></StgValue>
</operation>

<operation id="3870" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="18" op_0_bw="9">
<![CDATA[
:2467  %layer2_matrix_15_V_66 = load i18* %layer2_matrix_15_V_30, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_66"/></StgValue>
</operation>

<operation id="3871" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2468  %tmp_29 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_30, i18 %layer2_matrix_1_V_l_30, i18 %layer2_matrix_2_V_l_30, i18 %layer2_matrix_3_V_l_30, i18 %layer2_matrix_4_V_l_30, i18 %layer2_matrix_5_V_l_30, i18 %layer2_matrix_6_V_l_30, i18 %layer2_matrix_7_V_l_30, i18 %layer2_matrix_8_V_l_30, i18 %layer2_matrix_9_V_l_30, i18 %layer2_matrix_10_V_66, i18 %layer2_matrix_11_V_66, i18 %layer2_matrix_12_V_66, i18 %layer2_matrix_13_V_66, i18 %layer2_matrix_14_V_66, i18 %layer2_matrix_15_V_66, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3872" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="18" op_0_bw="12">
<![CDATA[
:2470  %layer2_kernel_V_0_lo_31 = load i18* %layer2_kernel_V_0_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_31"/></StgValue>
</operation>

<operation id="3873" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="18" op_0_bw="12">
<![CDATA[
:2471  %layer2_kernel_V_1_lo_31 = load i18* %layer2_kernel_V_1_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_31"/></StgValue>
</operation>

<operation id="3874" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="18" op_0_bw="12">
<![CDATA[
:2472  %layer2_kernel_V_2_lo_31 = load i18* %layer2_kernel_V_2_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_31"/></StgValue>
</operation>

<operation id="3875" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="18" op_0_bw="12">
<![CDATA[
:2473  %layer2_kernel_V_3_lo_31 = load i18* %layer2_kernel_V_3_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_31"/></StgValue>
</operation>

<operation id="3876" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="18" op_0_bw="12">
<![CDATA[
:2474  %layer2_kernel_V_4_lo_31 = load i18* %layer2_kernel_V_4_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_31"/></StgValue>
</operation>

<operation id="3877" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="18" op_0_bw="12">
<![CDATA[
:2475  %layer2_kernel_V_5_lo_31 = load i18* %layer2_kernel_V_5_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_31"/></StgValue>
</operation>

<operation id="3878" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="18" op_0_bw="12">
<![CDATA[
:2476  %layer2_kernel_V_6_lo_31 = load i18* %layer2_kernel_V_6_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_31"/></StgValue>
</operation>

<operation id="3879" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="18" op_0_bw="12">
<![CDATA[
:2477  %layer2_kernel_V_7_lo_31 = load i18* %layer2_kernel_V_7_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_31"/></StgValue>
</operation>

<operation id="3880" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="18" op_0_bw="12">
<![CDATA[
:2478  %layer2_kernel_V_8_lo_31 = load i18* %layer2_kernel_V_8_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_31"/></StgValue>
</operation>

<operation id="3881" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="18" op_0_bw="12">
<![CDATA[
:2479  %layer2_kernel_V_9_lo_31 = load i18* %layer2_kernel_V_9_ad_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_31"/></StgValue>
</operation>

<operation id="3882" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="18" op_0_bw="12">
<![CDATA[
:2480  %layer2_kernel_V_10_l_31 = load i18* %layer2_kernel_V_10_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_31"/></StgValue>
</operation>

<operation id="3883" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="18" op_0_bw="12">
<![CDATA[
:2481  %layer2_kernel_V_11_l_31 = load i18* %layer2_kernel_V_11_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_31"/></StgValue>
</operation>

<operation id="3884" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="18" op_0_bw="12">
<![CDATA[
:2482  %layer2_kernel_V_12_l_31 = load i18* %layer2_kernel_V_12_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_31"/></StgValue>
</operation>

<operation id="3885" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="18" op_0_bw="12">
<![CDATA[
:2483  %layer2_kernel_V_13_l_31 = load i18* %layer2_kernel_V_13_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_31"/></StgValue>
</operation>

<operation id="3886" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="18" op_0_bw="12">
<![CDATA[
:2484  %layer2_kernel_V_14_l_31 = load i18* %layer2_kernel_V_14_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_31"/></StgValue>
</operation>

<operation id="3887" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="18" op_0_bw="12">
<![CDATA[
:2485  %layer2_kernel_V_15_l_31 = load i18* %layer2_kernel_V_15_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_31"/></StgValue>
</operation>

<operation id="3888" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2486  %op_V_read_assign_31 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_31, i18 %layer2_kernel_V_1_lo_31, i18 %layer2_kernel_V_2_lo_31, i18 %layer2_kernel_V_3_lo_31, i18 %layer2_kernel_V_4_lo_31, i18 %layer2_kernel_V_5_lo_31, i18 %layer2_kernel_V_6_lo_31, i18 %layer2_kernel_V_7_lo_31, i18 %layer2_kernel_V_8_lo_31, i18 %layer2_kernel_V_9_lo_31, i18 %layer2_kernel_V_10_l_31, i18 %layer2_kernel_V_11_l_31, i18 %layer2_kernel_V_12_l_31, i18 %layer2_kernel_V_13_l_31, i18 %layer2_kernel_V_14_l_31, i18 %layer2_kernel_V_15_l_31, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_31"/></StgValue>
</operation>

<operation id="3889" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="18" op_0_bw="9">
<![CDATA[
:2490  %layer2_matrix_0_V_l_31 = load i18* %layer2_matrix_0_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_31"/></StgValue>
</operation>

<operation id="3890" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="18" op_0_bw="9">
<![CDATA[
:2491  %layer2_matrix_1_V_l_31 = load i18* %layer2_matrix_1_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_31"/></StgValue>
</operation>

<operation id="3891" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="18" op_0_bw="9">
<![CDATA[
:2492  %layer2_matrix_2_V_l_31 = load i18* %layer2_matrix_2_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_31"/></StgValue>
</operation>

<operation id="3892" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="18" op_0_bw="9">
<![CDATA[
:2493  %layer2_matrix_3_V_l_31 = load i18* %layer2_matrix_3_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_31"/></StgValue>
</operation>

<operation id="3893" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="18" op_0_bw="9">
<![CDATA[
:2494  %layer2_matrix_4_V_l_31 = load i18* %layer2_matrix_4_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_31"/></StgValue>
</operation>

<operation id="3894" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="18" op_0_bw="9">
<![CDATA[
:2495  %layer2_matrix_5_V_l_31 = load i18* %layer2_matrix_5_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_31"/></StgValue>
</operation>

<operation id="3895" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="18" op_0_bw="9">
<![CDATA[
:2496  %layer2_matrix_6_V_l_31 = load i18* %layer2_matrix_6_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_31"/></StgValue>
</operation>

<operation id="3896" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="18" op_0_bw="9">
<![CDATA[
:2497  %layer2_matrix_7_V_l_31 = load i18* %layer2_matrix_7_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_31"/></StgValue>
</operation>

<operation id="3897" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="18" op_0_bw="9">
<![CDATA[
:2498  %layer2_matrix_8_V_l_31 = load i18* %layer2_matrix_8_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_31"/></StgValue>
</operation>

<operation id="3898" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="18" op_0_bw="9">
<![CDATA[
:2499  %layer2_matrix_9_V_l_31 = load i18* %layer2_matrix_9_V_a_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_31"/></StgValue>
</operation>

<operation id="3899" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="18" op_0_bw="9">
<![CDATA[
:2500  %layer2_matrix_10_V_67 = load i18* %layer2_matrix_10_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_67"/></StgValue>
</operation>

<operation id="3900" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="18" op_0_bw="9">
<![CDATA[
:2501  %layer2_matrix_11_V_67 = load i18* %layer2_matrix_11_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_67"/></StgValue>
</operation>

<operation id="3901" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="18" op_0_bw="9">
<![CDATA[
:2502  %layer2_matrix_12_V_67 = load i18* %layer2_matrix_12_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_67"/></StgValue>
</operation>

<operation id="3902" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="18" op_0_bw="9">
<![CDATA[
:2503  %layer2_matrix_13_V_67 = load i18* %layer2_matrix_13_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_67"/></StgValue>
</operation>

<operation id="3903" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="18" op_0_bw="9">
<![CDATA[
:2504  %layer2_matrix_14_V_67 = load i18* %layer2_matrix_14_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_67"/></StgValue>
</operation>

<operation id="3904" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="18" op_0_bw="9">
<![CDATA[
:2505  %layer2_matrix_15_V_67 = load i18* %layer2_matrix_15_V_31, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_67"/></StgValue>
</operation>

<operation id="3905" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2506  %tmp_30 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_31, i18 %layer2_matrix_1_V_l_31, i18 %layer2_matrix_2_V_l_31, i18 %layer2_matrix_3_V_l_31, i18 %layer2_matrix_4_V_l_31, i18 %layer2_matrix_5_V_l_31, i18 %layer2_matrix_6_V_l_31, i18 %layer2_matrix_7_V_l_31, i18 %layer2_matrix_8_V_l_31, i18 %layer2_matrix_9_V_l_31, i18 %layer2_matrix_10_V_67, i18 %layer2_matrix_11_V_67, i18 %layer2_matrix_12_V_67, i18 %layer2_matrix_13_V_67, i18 %layer2_matrix_14_V_67, i18 %layer2_matrix_15_V_67, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3906" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="18" op_0_bw="12">
<![CDATA[
:2508  %layer2_kernel_V_0_lo_32 = load i18* %layer2_kernel_V_0_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_32"/></StgValue>
</operation>

<operation id="3907" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="18" op_0_bw="12">
<![CDATA[
:2509  %layer2_kernel_V_1_lo_32 = load i18* %layer2_kernel_V_1_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_32"/></StgValue>
</operation>

<operation id="3908" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="18" op_0_bw="12">
<![CDATA[
:2510  %layer2_kernel_V_2_lo_32 = load i18* %layer2_kernel_V_2_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_32"/></StgValue>
</operation>

<operation id="3909" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="18" op_0_bw="12">
<![CDATA[
:2511  %layer2_kernel_V_3_lo_32 = load i18* %layer2_kernel_V_3_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_32"/></StgValue>
</operation>

<operation id="3910" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="18" op_0_bw="12">
<![CDATA[
:2512  %layer2_kernel_V_4_lo_32 = load i18* %layer2_kernel_V_4_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_32"/></StgValue>
</operation>

<operation id="3911" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="18" op_0_bw="12">
<![CDATA[
:2513  %layer2_kernel_V_5_lo_32 = load i18* %layer2_kernel_V_5_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_32"/></StgValue>
</operation>

<operation id="3912" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="18" op_0_bw="12">
<![CDATA[
:2514  %layer2_kernel_V_6_lo_32 = load i18* %layer2_kernel_V_6_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_32"/></StgValue>
</operation>

<operation id="3913" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="18" op_0_bw="12">
<![CDATA[
:2515  %layer2_kernel_V_7_lo_32 = load i18* %layer2_kernel_V_7_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_32"/></StgValue>
</operation>

<operation id="3914" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="18" op_0_bw="12">
<![CDATA[
:2516  %layer2_kernel_V_8_lo_32 = load i18* %layer2_kernel_V_8_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_32"/></StgValue>
</operation>

<operation id="3915" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="18" op_0_bw="12">
<![CDATA[
:2517  %layer2_kernel_V_9_lo_32 = load i18* %layer2_kernel_V_9_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_32"/></StgValue>
</operation>

<operation id="3916" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="18" op_0_bw="12">
<![CDATA[
:2518  %layer2_kernel_V_10_l_32 = load i18* %layer2_kernel_V_10_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_32"/></StgValue>
</operation>

<operation id="3917" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="18" op_0_bw="12">
<![CDATA[
:2519  %layer2_kernel_V_11_l_32 = load i18* %layer2_kernel_V_11_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_32"/></StgValue>
</operation>

<operation id="3918" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="18" op_0_bw="12">
<![CDATA[
:2520  %layer2_kernel_V_12_l_32 = load i18* %layer2_kernel_V_12_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_32"/></StgValue>
</operation>

<operation id="3919" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="18" op_0_bw="12">
<![CDATA[
:2521  %layer2_kernel_V_13_l_32 = load i18* %layer2_kernel_V_13_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_32"/></StgValue>
</operation>

<operation id="3920" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="18" op_0_bw="12">
<![CDATA[
:2522  %layer2_kernel_V_14_l_32 = load i18* %layer2_kernel_V_14_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_32"/></StgValue>
</operation>

<operation id="3921" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="18" op_0_bw="12">
<![CDATA[
:2523  %layer2_kernel_V_15_l_32 = load i18* %layer2_kernel_V_15_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_32"/></StgValue>
</operation>

<operation id="3922" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="18" op_0_bw="9">
<![CDATA[
:2528  %layer2_matrix_0_V_l_32 = load i18* %layer2_matrix_0_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_32"/></StgValue>
</operation>

<operation id="3923" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="18" op_0_bw="9">
<![CDATA[
:2529  %layer2_matrix_1_V_l_32 = load i18* %layer2_matrix_1_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_32"/></StgValue>
</operation>

<operation id="3924" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="18" op_0_bw="9">
<![CDATA[
:2530  %layer2_matrix_2_V_l_32 = load i18* %layer2_matrix_2_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_32"/></StgValue>
</operation>

<operation id="3925" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="18" op_0_bw="9">
<![CDATA[
:2531  %layer2_matrix_3_V_l_32 = load i18* %layer2_matrix_3_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_32"/></StgValue>
</operation>

<operation id="3926" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="18" op_0_bw="9">
<![CDATA[
:2532  %layer2_matrix_4_V_l_32 = load i18* %layer2_matrix_4_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_32"/></StgValue>
</operation>

<operation id="3927" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="18" op_0_bw="9">
<![CDATA[
:2533  %layer2_matrix_5_V_l_32 = load i18* %layer2_matrix_5_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_32"/></StgValue>
</operation>

<operation id="3928" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="18" op_0_bw="9">
<![CDATA[
:2534  %layer2_matrix_6_V_l_32 = load i18* %layer2_matrix_6_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_32"/></StgValue>
</operation>

<operation id="3929" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="18" op_0_bw="9">
<![CDATA[
:2535  %layer2_matrix_7_V_l_32 = load i18* %layer2_matrix_7_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_32"/></StgValue>
</operation>

<operation id="3930" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="18" op_0_bw="9">
<![CDATA[
:2536  %layer2_matrix_8_V_l_32 = load i18* %layer2_matrix_8_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_32"/></StgValue>
</operation>

<operation id="3931" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="18" op_0_bw="9">
<![CDATA[
:2537  %layer2_matrix_9_V_l_32 = load i18* %layer2_matrix_9_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_32"/></StgValue>
</operation>

<operation id="3932" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="18" op_0_bw="9">
<![CDATA[
:2538  %layer2_matrix_10_V_68 = load i18* %layer2_matrix_10_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_68"/></StgValue>
</operation>

<operation id="3933" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="18" op_0_bw="9">
<![CDATA[
:2539  %layer2_matrix_11_V_68 = load i18* %layer2_matrix_11_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_68"/></StgValue>
</operation>

<operation id="3934" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="18" op_0_bw="9">
<![CDATA[
:2540  %layer2_matrix_12_V_68 = load i18* %layer2_matrix_12_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_68"/></StgValue>
</operation>

<operation id="3935" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="18" op_0_bw="9">
<![CDATA[
:2541  %layer2_matrix_13_V_68 = load i18* %layer2_matrix_13_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_68"/></StgValue>
</operation>

<operation id="3936" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="18" op_0_bw="9">
<![CDATA[
:2542  %layer2_matrix_14_V_68 = load i18* %layer2_matrix_14_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_68"/></StgValue>
</operation>

<operation id="3937" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="18" op_0_bw="9">
<![CDATA[
:2543  %layer2_matrix_15_V_68 = load i18* %layer2_matrix_15_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_68"/></StgValue>
</operation>

<operation id="3938" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="18" op_0_bw="12">
<![CDATA[
:2546  %layer2_kernel_V_0_lo_33 = load i18* %layer2_kernel_V_0_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_33"/></StgValue>
</operation>

<operation id="3939" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="18" op_0_bw="12">
<![CDATA[
:2547  %layer2_kernel_V_1_lo_33 = load i18* %layer2_kernel_V_1_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_33"/></StgValue>
</operation>

<operation id="3940" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="18" op_0_bw="12">
<![CDATA[
:2548  %layer2_kernel_V_2_lo_33 = load i18* %layer2_kernel_V_2_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_33"/></StgValue>
</operation>

<operation id="3941" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="18" op_0_bw="12">
<![CDATA[
:2549  %layer2_kernel_V_3_lo_33 = load i18* %layer2_kernel_V_3_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_33"/></StgValue>
</operation>

<operation id="3942" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="18" op_0_bw="12">
<![CDATA[
:2550  %layer2_kernel_V_4_lo_33 = load i18* %layer2_kernel_V_4_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_33"/></StgValue>
</operation>

<operation id="3943" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="18" op_0_bw="12">
<![CDATA[
:2551  %layer2_kernel_V_5_lo_33 = load i18* %layer2_kernel_V_5_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_33"/></StgValue>
</operation>

<operation id="3944" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="18" op_0_bw="12">
<![CDATA[
:2552  %layer2_kernel_V_6_lo_33 = load i18* %layer2_kernel_V_6_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_33"/></StgValue>
</operation>

<operation id="3945" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="18" op_0_bw="12">
<![CDATA[
:2553  %layer2_kernel_V_7_lo_33 = load i18* %layer2_kernel_V_7_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_33"/></StgValue>
</operation>

<operation id="3946" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="18" op_0_bw="12">
<![CDATA[
:2554  %layer2_kernel_V_8_lo_33 = load i18* %layer2_kernel_V_8_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_33"/></StgValue>
</operation>

<operation id="3947" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="18" op_0_bw="12">
<![CDATA[
:2555  %layer2_kernel_V_9_lo_33 = load i18* %layer2_kernel_V_9_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_33"/></StgValue>
</operation>

<operation id="3948" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="18" op_0_bw="12">
<![CDATA[
:2556  %layer2_kernel_V_10_l_33 = load i18* %layer2_kernel_V_10_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_33"/></StgValue>
</operation>

<operation id="3949" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="18" op_0_bw="12">
<![CDATA[
:2557  %layer2_kernel_V_11_l_33 = load i18* %layer2_kernel_V_11_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_33"/></StgValue>
</operation>

<operation id="3950" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="18" op_0_bw="12">
<![CDATA[
:2558  %layer2_kernel_V_12_l_33 = load i18* %layer2_kernel_V_12_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_33"/></StgValue>
</operation>

<operation id="3951" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="18" op_0_bw="12">
<![CDATA[
:2559  %layer2_kernel_V_13_l_33 = load i18* %layer2_kernel_V_13_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_33"/></StgValue>
</operation>

<operation id="3952" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="18" op_0_bw="12">
<![CDATA[
:2560  %layer2_kernel_V_14_l_33 = load i18* %layer2_kernel_V_14_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_33"/></StgValue>
</operation>

<operation id="3953" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="18" op_0_bw="12">
<![CDATA[
:2561  %layer2_kernel_V_15_l_33 = load i18* %layer2_kernel_V_15_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_33"/></StgValue>
</operation>

<operation id="3954" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="18" op_0_bw="9">
<![CDATA[
:2566  %layer2_matrix_0_V_l_33 = load i18* %layer2_matrix_0_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_33"/></StgValue>
</operation>

<operation id="3955" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="18" op_0_bw="9">
<![CDATA[
:2567  %layer2_matrix_1_V_l_33 = load i18* %layer2_matrix_1_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_33"/></StgValue>
</operation>

<operation id="3956" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="18" op_0_bw="9">
<![CDATA[
:2568  %layer2_matrix_2_V_l_33 = load i18* %layer2_matrix_2_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_33"/></StgValue>
</operation>

<operation id="3957" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="18" op_0_bw="9">
<![CDATA[
:2569  %layer2_matrix_3_V_l_33 = load i18* %layer2_matrix_3_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_33"/></StgValue>
</operation>

<operation id="3958" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="18" op_0_bw="9">
<![CDATA[
:2570  %layer2_matrix_4_V_l_33 = load i18* %layer2_matrix_4_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_33"/></StgValue>
</operation>

<operation id="3959" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="18" op_0_bw="9">
<![CDATA[
:2571  %layer2_matrix_5_V_l_33 = load i18* %layer2_matrix_5_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_33"/></StgValue>
</operation>

<operation id="3960" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="18" op_0_bw="9">
<![CDATA[
:2572  %layer2_matrix_6_V_l_33 = load i18* %layer2_matrix_6_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_33"/></StgValue>
</operation>

<operation id="3961" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="18" op_0_bw="9">
<![CDATA[
:2573  %layer2_matrix_7_V_l_33 = load i18* %layer2_matrix_7_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_33"/></StgValue>
</operation>

<operation id="3962" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="18" op_0_bw="9">
<![CDATA[
:2574  %layer2_matrix_8_V_l_33 = load i18* %layer2_matrix_8_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_33"/></StgValue>
</operation>

<operation id="3963" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="18" op_0_bw="9">
<![CDATA[
:2575  %layer2_matrix_9_V_l_33 = load i18* %layer2_matrix_9_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_33"/></StgValue>
</operation>

<operation id="3964" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="18" op_0_bw="9">
<![CDATA[
:2576  %layer2_matrix_10_V_69 = load i18* %layer2_matrix_10_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_69"/></StgValue>
</operation>

<operation id="3965" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="18" op_0_bw="9">
<![CDATA[
:2577  %layer2_matrix_11_V_69 = load i18* %layer2_matrix_11_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_69"/></StgValue>
</operation>

<operation id="3966" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="18" op_0_bw="9">
<![CDATA[
:2578  %layer2_matrix_12_V_69 = load i18* %layer2_matrix_12_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_69"/></StgValue>
</operation>

<operation id="3967" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="18" op_0_bw="9">
<![CDATA[
:2579  %layer2_matrix_13_V_69 = load i18* %layer2_matrix_13_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_69"/></StgValue>
</operation>

<operation id="3968" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="18" op_0_bw="9">
<![CDATA[
:2580  %layer2_matrix_14_V_69 = load i18* %layer2_matrix_14_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_69"/></StgValue>
</operation>

<operation id="3969" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="18" op_0_bw="9">
<![CDATA[
:2581  %layer2_matrix_15_V_69 = load i18* %layer2_matrix_15_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_69"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="3970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:99  %tmp_165 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 17, i7 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="3971" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %layer2_kernel_V_3_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_34"/></StgValue>
</operation>

<operation id="3972" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:101  %tmp_166 = add i12 -1825, %tmp_198_cast1

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="3973" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="12">
<![CDATA[
:102  %tmp_252_cast = zext i12 %tmp_166 to i32

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="3974" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:103  %layer2_kernel_V_3_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_3, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_35"/></StgValue>
</operation>

<operation id="3975" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:138  %layer2_kernel_V_14_a_34 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_34"/></StgValue>
</operation>

<operation id="3976" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:139  %layer2_kernel_V_14_a_35 = getelementptr [2304 x i18]* @layer2_kernel_V_14, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_35"/></StgValue>
</operation>

<operation id="3977" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:174  %layer2_kernel_V_7_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_34"/></StgValue>
</operation>

<operation id="3978" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:175  %layer2_kernel_V_7_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_7, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_35"/></StgValue>
</operation>

<operation id="3979" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:210  %layer2_kernel_V_15_a_34 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_34"/></StgValue>
</operation>

<operation id="3980" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:211  %layer2_kernel_V_15_a_35 = getelementptr [2304 x i18]* @layer2_kernel_V_15, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_35"/></StgValue>
</operation>

<operation id="3981" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:246  %layer2_kernel_V_4_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_34"/></StgValue>
</operation>

<operation id="3982" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:247  %layer2_kernel_V_4_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_4, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_35"/></StgValue>
</operation>

<operation id="3983" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:282  %layer2_kernel_V_10_a_34 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_34"/></StgValue>
</operation>

<operation id="3984" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:283  %layer2_kernel_V_10_a_35 = getelementptr [2304 x i18]* @layer2_kernel_V_10, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_35"/></StgValue>
</operation>

<operation id="3985" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:318  %layer2_kernel_V_6_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_34"/></StgValue>
</operation>

<operation id="3986" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:319  %layer2_kernel_V_6_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_6, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_35"/></StgValue>
</operation>

<operation id="3987" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:354  %layer2_kernel_V_13_a_34 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_34"/></StgValue>
</operation>

<operation id="3988" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:355  %layer2_kernel_V_13_a_35 = getelementptr [2304 x i18]* @layer2_kernel_V_13, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_35"/></StgValue>
</operation>

<operation id="3989" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:390  %layer2_kernel_V_12_a_34 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_34"/></StgValue>
</operation>

<operation id="3990" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:391  %layer2_kernel_V_12_a_35 = getelementptr [2304 x i18]* @layer2_kernel_V_12, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_35"/></StgValue>
</operation>

<operation id="3991" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:426  %layer2_kernel_V_9_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_34"/></StgValue>
</operation>

<operation id="3992" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:427  %layer2_kernel_V_9_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_9, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_35"/></StgValue>
</operation>

<operation id="3993" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:462  %layer2_kernel_V_5_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_34"/></StgValue>
</operation>

<operation id="3994" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:463  %layer2_kernel_V_5_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_5, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_35"/></StgValue>
</operation>

<operation id="3995" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:498  %layer2_kernel_V_1_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_34"/></StgValue>
</operation>

<operation id="3996" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:499  %layer2_kernel_V_1_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_1, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_35"/></StgValue>
</operation>

<operation id="3997" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:534  %layer2_kernel_V_2_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_34"/></StgValue>
</operation>

<operation id="3998" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:535  %layer2_kernel_V_2_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_2, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_35"/></StgValue>
</operation>

<operation id="3999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:570  %layer2_kernel_V_11_a_34 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_34"/></StgValue>
</operation>

<operation id="4000" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:571  %layer2_kernel_V_11_a_35 = getelementptr [2304 x i18]* @layer2_kernel_V_11, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_35"/></StgValue>
</operation>

<operation id="4001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:606  %layer2_kernel_V_0_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_34"/></StgValue>
</operation>

<operation id="4002" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:607  %layer2_kernel_V_0_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_0, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_35"/></StgValue>
</operation>

<operation id="4003" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:642  %layer2_kernel_V_8_ad_34 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_165

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_34"/></StgValue>
</operation>

<operation id="4004" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:643  %layer2_kernel_V_8_ad_35 = getelementptr [2304 x i18]* @layer2_kernel_V_8, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_35"/></StgValue>
</operation>

<operation id="4005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="10">
<![CDATA[
:747  %tmp_287_cast = zext i10 %tmp_201 to i32

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="4006" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:748  %layer2_matrix_0_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_34"/></StgValue>
</operation>

<operation id="4007" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="10">
<![CDATA[
:750  %tmp_288_cast = zext i10 %tmp_202 to i32

]]></Node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="4008" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:751  %layer2_matrix_0_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_35"/></StgValue>
</operation>

<operation id="4009" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:786  %layer2_matrix_1_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_34"/></StgValue>
</operation>

<operation id="4010" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:787  %layer2_matrix_1_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_35"/></StgValue>
</operation>

<operation id="4011" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:822  %layer2_matrix_2_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_34"/></StgValue>
</operation>

<operation id="4012" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:823  %layer2_matrix_2_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_35"/></StgValue>
</operation>

<operation id="4013" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:858  %layer2_matrix_3_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_34"/></StgValue>
</operation>

<operation id="4014" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:859  %layer2_matrix_3_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_35"/></StgValue>
</operation>

<operation id="4015" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:894  %layer2_matrix_4_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_34"/></StgValue>
</operation>

<operation id="4016" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:895  %layer2_matrix_4_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_35"/></StgValue>
</operation>

<operation id="4017" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:930  %layer2_matrix_5_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_34"/></StgValue>
</operation>

<operation id="4018" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:931  %layer2_matrix_5_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_35"/></StgValue>
</operation>

<operation id="4019" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:966  %layer2_matrix_6_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_34"/></StgValue>
</operation>

<operation id="4020" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:967  %layer2_matrix_6_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_35"/></StgValue>
</operation>

<operation id="4021" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1002  %layer2_matrix_7_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_34"/></StgValue>
</operation>

<operation id="4022" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1003  %layer2_matrix_7_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_35"/></StgValue>
</operation>

<operation id="4023" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1038  %layer2_matrix_8_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_34"/></StgValue>
</operation>

<operation id="4024" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1039  %layer2_matrix_8_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_35"/></StgValue>
</operation>

<operation id="4025" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1074  %layer2_matrix_9_V_a_34 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_34"/></StgValue>
</operation>

<operation id="4026" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1075  %layer2_matrix_9_V_a_35 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_35"/></StgValue>
</operation>

<operation id="4027" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1110  %layer2_matrix_10_V_34 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_34"/></StgValue>
</operation>

<operation id="4028" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1111  %layer2_matrix_10_V_35 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_35"/></StgValue>
</operation>

<operation id="4029" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1146  %layer2_matrix_11_V_34 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_34"/></StgValue>
</operation>

<operation id="4030" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1147  %layer2_matrix_11_V_35 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_35"/></StgValue>
</operation>

<operation id="4031" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1182  %layer2_matrix_12_V_34 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_34"/></StgValue>
</operation>

<operation id="4032" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1183  %layer2_matrix_12_V_35 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_35"/></StgValue>
</operation>

<operation id="4033" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1218  %layer2_matrix_13_V_34 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_34"/></StgValue>
</operation>

<operation id="4034" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1219  %layer2_matrix_13_V_35 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_35"/></StgValue>
</operation>

<operation id="4035" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1254  %layer2_matrix_14_V_34 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_34"/></StgValue>
</operation>

<operation id="4036" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1255  %layer2_matrix_14_V_35 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_35"/></StgValue>
</operation>

<operation id="4037" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1290  %layer2_matrix_15_V_34 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_34"/></StgValue>
</operation>

<operation id="4038" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1291  %layer2_matrix_15_V_35 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_35"/></StgValue>
</operation>

<operation id="4039" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2393  %tmp_17_4_4_30_i = add i18 %agg_result_V_i28, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_17_4_4_30_i"/></StgValue>
</operation>

<operation id="4040" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2431  %tmp_17_4_5_30_i = add i18 %agg_result_V_i29, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_17_4_5_30_i"/></StgValue>
</operation>

<operation id="4041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="30" op_0_bw="18">
<![CDATA[
:2449  %tmp_cast_i30 = sext i18 %op_V_read_assign_30 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i30"/></StgValue>
</operation>

<operation id="4042" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2450  %c_V_61 = mul i30 %tmp_cast_i30, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_61"/></StgValue>
</operation>

<operation id="4043" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2451  %agg_result_V_i30 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_61, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i30"/></StgValue>
</operation>

<operation id="4044" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="30" op_0_bw="18">
<![CDATA[
:2487  %tmp_cast_i31 = sext i18 %op_V_read_assign_31 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i31"/></StgValue>
</operation>

<operation id="4045" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2488  %c_V_62 = mul i30 %tmp_cast_i31, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_62"/></StgValue>
</operation>

<operation id="4046" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2489  %agg_result_V_i31 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_62, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i31"/></StgValue>
</operation>

<operation id="4047" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="18" op_0_bw="12">
<![CDATA[
:2508  %layer2_kernel_V_0_lo_32 = load i18* %layer2_kernel_V_0_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_32"/></StgValue>
</operation>

<operation id="4048" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="18" op_0_bw="12">
<![CDATA[
:2509  %layer2_kernel_V_1_lo_32 = load i18* %layer2_kernel_V_1_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_32"/></StgValue>
</operation>

<operation id="4049" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="18" op_0_bw="12">
<![CDATA[
:2510  %layer2_kernel_V_2_lo_32 = load i18* %layer2_kernel_V_2_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_32"/></StgValue>
</operation>

<operation id="4050" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="18" op_0_bw="12">
<![CDATA[
:2511  %layer2_kernel_V_3_lo_32 = load i18* %layer2_kernel_V_3_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_32"/></StgValue>
</operation>

<operation id="4051" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="18" op_0_bw="12">
<![CDATA[
:2512  %layer2_kernel_V_4_lo_32 = load i18* %layer2_kernel_V_4_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_32"/></StgValue>
</operation>

<operation id="4052" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="18" op_0_bw="12">
<![CDATA[
:2513  %layer2_kernel_V_5_lo_32 = load i18* %layer2_kernel_V_5_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_32"/></StgValue>
</operation>

<operation id="4053" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="18" op_0_bw="12">
<![CDATA[
:2514  %layer2_kernel_V_6_lo_32 = load i18* %layer2_kernel_V_6_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_32"/></StgValue>
</operation>

<operation id="4054" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="18" op_0_bw="12">
<![CDATA[
:2515  %layer2_kernel_V_7_lo_32 = load i18* %layer2_kernel_V_7_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_32"/></StgValue>
</operation>

<operation id="4055" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="18" op_0_bw="12">
<![CDATA[
:2516  %layer2_kernel_V_8_lo_32 = load i18* %layer2_kernel_V_8_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_32"/></StgValue>
</operation>

<operation id="4056" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="18" op_0_bw="12">
<![CDATA[
:2517  %layer2_kernel_V_9_lo_32 = load i18* %layer2_kernel_V_9_ad_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_32"/></StgValue>
</operation>

<operation id="4057" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="18" op_0_bw="12">
<![CDATA[
:2518  %layer2_kernel_V_10_l_32 = load i18* %layer2_kernel_V_10_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_32"/></StgValue>
</operation>

<operation id="4058" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="18" op_0_bw="12">
<![CDATA[
:2519  %layer2_kernel_V_11_l_32 = load i18* %layer2_kernel_V_11_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_32"/></StgValue>
</operation>

<operation id="4059" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="18" op_0_bw="12">
<![CDATA[
:2520  %layer2_kernel_V_12_l_32 = load i18* %layer2_kernel_V_12_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_32"/></StgValue>
</operation>

<operation id="4060" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="18" op_0_bw="12">
<![CDATA[
:2521  %layer2_kernel_V_13_l_32 = load i18* %layer2_kernel_V_13_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_32"/></StgValue>
</operation>

<operation id="4061" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="18" op_0_bw="12">
<![CDATA[
:2522  %layer2_kernel_V_14_l_32 = load i18* %layer2_kernel_V_14_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_32"/></StgValue>
</operation>

<operation id="4062" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="18" op_0_bw="12">
<![CDATA[
:2523  %layer2_kernel_V_15_l_32 = load i18* %layer2_kernel_V_15_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_32"/></StgValue>
</operation>

<operation id="4063" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2524  %op_V_read_assign_32 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_32, i18 %layer2_kernel_V_1_lo_32, i18 %layer2_kernel_V_2_lo_32, i18 %layer2_kernel_V_3_lo_32, i18 %layer2_kernel_V_4_lo_32, i18 %layer2_kernel_V_5_lo_32, i18 %layer2_kernel_V_6_lo_32, i18 %layer2_kernel_V_7_lo_32, i18 %layer2_kernel_V_8_lo_32, i18 %layer2_kernel_V_9_lo_32, i18 %layer2_kernel_V_10_l_32, i18 %layer2_kernel_V_11_l_32, i18 %layer2_kernel_V_12_l_32, i18 %layer2_kernel_V_13_l_32, i18 %layer2_kernel_V_14_l_32, i18 %layer2_kernel_V_15_l_32, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_32"/></StgValue>
</operation>

<operation id="4064" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="18" op_0_bw="9">
<![CDATA[
:2528  %layer2_matrix_0_V_l_32 = load i18* %layer2_matrix_0_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_32"/></StgValue>
</operation>

<operation id="4065" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="18" op_0_bw="9">
<![CDATA[
:2529  %layer2_matrix_1_V_l_32 = load i18* %layer2_matrix_1_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_32"/></StgValue>
</operation>

<operation id="4066" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="18" op_0_bw="9">
<![CDATA[
:2530  %layer2_matrix_2_V_l_32 = load i18* %layer2_matrix_2_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_32"/></StgValue>
</operation>

<operation id="4067" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="18" op_0_bw="9">
<![CDATA[
:2531  %layer2_matrix_3_V_l_32 = load i18* %layer2_matrix_3_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_32"/></StgValue>
</operation>

<operation id="4068" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="18" op_0_bw="9">
<![CDATA[
:2532  %layer2_matrix_4_V_l_32 = load i18* %layer2_matrix_4_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_32"/></StgValue>
</operation>

<operation id="4069" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="18" op_0_bw="9">
<![CDATA[
:2533  %layer2_matrix_5_V_l_32 = load i18* %layer2_matrix_5_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_32"/></StgValue>
</operation>

<operation id="4070" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="18" op_0_bw="9">
<![CDATA[
:2534  %layer2_matrix_6_V_l_32 = load i18* %layer2_matrix_6_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_32"/></StgValue>
</operation>

<operation id="4071" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="18" op_0_bw="9">
<![CDATA[
:2535  %layer2_matrix_7_V_l_32 = load i18* %layer2_matrix_7_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_32"/></StgValue>
</operation>

<operation id="4072" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="18" op_0_bw="9">
<![CDATA[
:2536  %layer2_matrix_8_V_l_32 = load i18* %layer2_matrix_8_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_32"/></StgValue>
</operation>

<operation id="4073" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="18" op_0_bw="9">
<![CDATA[
:2537  %layer2_matrix_9_V_l_32 = load i18* %layer2_matrix_9_V_a_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_32"/></StgValue>
</operation>

<operation id="4074" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="18" op_0_bw="9">
<![CDATA[
:2538  %layer2_matrix_10_V_68 = load i18* %layer2_matrix_10_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_68"/></StgValue>
</operation>

<operation id="4075" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="18" op_0_bw="9">
<![CDATA[
:2539  %layer2_matrix_11_V_68 = load i18* %layer2_matrix_11_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_68"/></StgValue>
</operation>

<operation id="4076" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="18" op_0_bw="9">
<![CDATA[
:2540  %layer2_matrix_12_V_68 = load i18* %layer2_matrix_12_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_68"/></StgValue>
</operation>

<operation id="4077" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="18" op_0_bw="9">
<![CDATA[
:2541  %layer2_matrix_13_V_68 = load i18* %layer2_matrix_13_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_68"/></StgValue>
</operation>

<operation id="4078" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="18" op_0_bw="9">
<![CDATA[
:2542  %layer2_matrix_14_V_68 = load i18* %layer2_matrix_14_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_68"/></StgValue>
</operation>

<operation id="4079" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="18" op_0_bw="9">
<![CDATA[
:2543  %layer2_matrix_15_V_68 = load i18* %layer2_matrix_15_V_32, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_68"/></StgValue>
</operation>

<operation id="4080" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2544  %tmp_32 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_32, i18 %layer2_matrix_1_V_l_32, i18 %layer2_matrix_2_V_l_32, i18 %layer2_matrix_3_V_l_32, i18 %layer2_matrix_4_V_l_32, i18 %layer2_matrix_5_V_l_32, i18 %layer2_matrix_6_V_l_32, i18 %layer2_matrix_7_V_l_32, i18 %layer2_matrix_8_V_l_32, i18 %layer2_matrix_9_V_l_32, i18 %layer2_matrix_10_V_68, i18 %layer2_matrix_11_V_68, i18 %layer2_matrix_12_V_68, i18 %layer2_matrix_13_V_68, i18 %layer2_matrix_14_V_68, i18 %layer2_matrix_15_V_68, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="4081" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="18" op_0_bw="12">
<![CDATA[
:2546  %layer2_kernel_V_0_lo_33 = load i18* %layer2_kernel_V_0_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_33"/></StgValue>
</operation>

<operation id="4082" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="18" op_0_bw="12">
<![CDATA[
:2547  %layer2_kernel_V_1_lo_33 = load i18* %layer2_kernel_V_1_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_33"/></StgValue>
</operation>

<operation id="4083" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="18" op_0_bw="12">
<![CDATA[
:2548  %layer2_kernel_V_2_lo_33 = load i18* %layer2_kernel_V_2_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_33"/></StgValue>
</operation>

<operation id="4084" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="18" op_0_bw="12">
<![CDATA[
:2549  %layer2_kernel_V_3_lo_33 = load i18* %layer2_kernel_V_3_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_33"/></StgValue>
</operation>

<operation id="4085" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="18" op_0_bw="12">
<![CDATA[
:2550  %layer2_kernel_V_4_lo_33 = load i18* %layer2_kernel_V_4_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_33"/></StgValue>
</operation>

<operation id="4086" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="18" op_0_bw="12">
<![CDATA[
:2551  %layer2_kernel_V_5_lo_33 = load i18* %layer2_kernel_V_5_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_33"/></StgValue>
</operation>

<operation id="4087" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="18" op_0_bw="12">
<![CDATA[
:2552  %layer2_kernel_V_6_lo_33 = load i18* %layer2_kernel_V_6_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_33"/></StgValue>
</operation>

<operation id="4088" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="18" op_0_bw="12">
<![CDATA[
:2553  %layer2_kernel_V_7_lo_33 = load i18* %layer2_kernel_V_7_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_33"/></StgValue>
</operation>

<operation id="4089" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="18" op_0_bw="12">
<![CDATA[
:2554  %layer2_kernel_V_8_lo_33 = load i18* %layer2_kernel_V_8_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_33"/></StgValue>
</operation>

<operation id="4090" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="18" op_0_bw="12">
<![CDATA[
:2555  %layer2_kernel_V_9_lo_33 = load i18* %layer2_kernel_V_9_ad_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_33"/></StgValue>
</operation>

<operation id="4091" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="18" op_0_bw="12">
<![CDATA[
:2556  %layer2_kernel_V_10_l_33 = load i18* %layer2_kernel_V_10_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_33"/></StgValue>
</operation>

<operation id="4092" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="18" op_0_bw="12">
<![CDATA[
:2557  %layer2_kernel_V_11_l_33 = load i18* %layer2_kernel_V_11_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_33"/></StgValue>
</operation>

<operation id="4093" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="18" op_0_bw="12">
<![CDATA[
:2558  %layer2_kernel_V_12_l_33 = load i18* %layer2_kernel_V_12_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_33"/></StgValue>
</operation>

<operation id="4094" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="18" op_0_bw="12">
<![CDATA[
:2559  %layer2_kernel_V_13_l_33 = load i18* %layer2_kernel_V_13_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_33"/></StgValue>
</operation>

<operation id="4095" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="18" op_0_bw="12">
<![CDATA[
:2560  %layer2_kernel_V_14_l_33 = load i18* %layer2_kernel_V_14_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_33"/></StgValue>
</operation>

<operation id="4096" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="18" op_0_bw="12">
<![CDATA[
:2561  %layer2_kernel_V_15_l_33 = load i18* %layer2_kernel_V_15_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_33"/></StgValue>
</operation>

<operation id="4097" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2562  %op_V_read_assign_33 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_33, i18 %layer2_kernel_V_1_lo_33, i18 %layer2_kernel_V_2_lo_33, i18 %layer2_kernel_V_3_lo_33, i18 %layer2_kernel_V_4_lo_33, i18 %layer2_kernel_V_5_lo_33, i18 %layer2_kernel_V_6_lo_33, i18 %layer2_kernel_V_7_lo_33, i18 %layer2_kernel_V_8_lo_33, i18 %layer2_kernel_V_9_lo_33, i18 %layer2_kernel_V_10_l_33, i18 %layer2_kernel_V_11_l_33, i18 %layer2_kernel_V_12_l_33, i18 %layer2_kernel_V_13_l_33, i18 %layer2_kernel_V_14_l_33, i18 %layer2_kernel_V_15_l_33, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_33"/></StgValue>
</operation>

<operation id="4098" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="18" op_0_bw="9">
<![CDATA[
:2566  %layer2_matrix_0_V_l_33 = load i18* %layer2_matrix_0_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_33"/></StgValue>
</operation>

<operation id="4099" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="18" op_0_bw="9">
<![CDATA[
:2567  %layer2_matrix_1_V_l_33 = load i18* %layer2_matrix_1_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_33"/></StgValue>
</operation>

<operation id="4100" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="18" op_0_bw="9">
<![CDATA[
:2568  %layer2_matrix_2_V_l_33 = load i18* %layer2_matrix_2_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_33"/></StgValue>
</operation>

<operation id="4101" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="18" op_0_bw="9">
<![CDATA[
:2569  %layer2_matrix_3_V_l_33 = load i18* %layer2_matrix_3_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_33"/></StgValue>
</operation>

<operation id="4102" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="18" op_0_bw="9">
<![CDATA[
:2570  %layer2_matrix_4_V_l_33 = load i18* %layer2_matrix_4_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_33"/></StgValue>
</operation>

<operation id="4103" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="18" op_0_bw="9">
<![CDATA[
:2571  %layer2_matrix_5_V_l_33 = load i18* %layer2_matrix_5_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_33"/></StgValue>
</operation>

<operation id="4104" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="18" op_0_bw="9">
<![CDATA[
:2572  %layer2_matrix_6_V_l_33 = load i18* %layer2_matrix_6_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_33"/></StgValue>
</operation>

<operation id="4105" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="18" op_0_bw="9">
<![CDATA[
:2573  %layer2_matrix_7_V_l_33 = load i18* %layer2_matrix_7_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_33"/></StgValue>
</operation>

<operation id="4106" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="18" op_0_bw="9">
<![CDATA[
:2574  %layer2_matrix_8_V_l_33 = load i18* %layer2_matrix_8_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_33"/></StgValue>
</operation>

<operation id="4107" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="18" op_0_bw="9">
<![CDATA[
:2575  %layer2_matrix_9_V_l_33 = load i18* %layer2_matrix_9_V_a_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_33"/></StgValue>
</operation>

<operation id="4108" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="18" op_0_bw="9">
<![CDATA[
:2576  %layer2_matrix_10_V_69 = load i18* %layer2_matrix_10_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_69"/></StgValue>
</operation>

<operation id="4109" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="18" op_0_bw="9">
<![CDATA[
:2577  %layer2_matrix_11_V_69 = load i18* %layer2_matrix_11_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_69"/></StgValue>
</operation>

<operation id="4110" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="18" op_0_bw="9">
<![CDATA[
:2578  %layer2_matrix_12_V_69 = load i18* %layer2_matrix_12_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_69"/></StgValue>
</operation>

<operation id="4111" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="18" op_0_bw="9">
<![CDATA[
:2579  %layer2_matrix_13_V_69 = load i18* %layer2_matrix_13_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_69"/></StgValue>
</operation>

<operation id="4112" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="18" op_0_bw="9">
<![CDATA[
:2580  %layer2_matrix_14_V_69 = load i18* %layer2_matrix_14_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_69"/></StgValue>
</operation>

<operation id="4113" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="18" op_0_bw="9">
<![CDATA[
:2581  %layer2_matrix_15_V_69 = load i18* %layer2_matrix_15_V_33, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_69"/></StgValue>
</operation>

<operation id="4114" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2582  %tmp_34 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_33, i18 %layer2_matrix_1_V_l_33, i18 %layer2_matrix_2_V_l_33, i18 %layer2_matrix_3_V_l_33, i18 %layer2_matrix_4_V_l_33, i18 %layer2_matrix_5_V_l_33, i18 %layer2_matrix_6_V_l_33, i18 %layer2_matrix_7_V_l_33, i18 %layer2_matrix_8_V_l_33, i18 %layer2_matrix_9_V_l_33, i18 %layer2_matrix_10_V_69, i18 %layer2_matrix_11_V_69, i18 %layer2_matrix_12_V_69, i18 %layer2_matrix_13_V_69, i18 %layer2_matrix_14_V_69, i18 %layer2_matrix_15_V_69, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="4115" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="18" op_0_bw="12">
<![CDATA[
:2584  %layer2_kernel_V_0_lo_34 = load i18* %layer2_kernel_V_0_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_34"/></StgValue>
</operation>

<operation id="4116" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="18" op_0_bw="12">
<![CDATA[
:2585  %layer2_kernel_V_1_lo_34 = load i18* %layer2_kernel_V_1_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_34"/></StgValue>
</operation>

<operation id="4117" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="18" op_0_bw="12">
<![CDATA[
:2586  %layer2_kernel_V_2_lo_34 = load i18* %layer2_kernel_V_2_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_34"/></StgValue>
</operation>

<operation id="4118" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="18" op_0_bw="12">
<![CDATA[
:2587  %layer2_kernel_V_3_lo_34 = load i18* %layer2_kernel_V_3_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_34"/></StgValue>
</operation>

<operation id="4119" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="18" op_0_bw="12">
<![CDATA[
:2588  %layer2_kernel_V_4_lo_34 = load i18* %layer2_kernel_V_4_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_34"/></StgValue>
</operation>

<operation id="4120" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="18" op_0_bw="12">
<![CDATA[
:2589  %layer2_kernel_V_5_lo_34 = load i18* %layer2_kernel_V_5_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_34"/></StgValue>
</operation>

<operation id="4121" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="18" op_0_bw="12">
<![CDATA[
:2590  %layer2_kernel_V_6_lo_34 = load i18* %layer2_kernel_V_6_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_34"/></StgValue>
</operation>

<operation id="4122" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="18" op_0_bw="12">
<![CDATA[
:2591  %layer2_kernel_V_7_lo_34 = load i18* %layer2_kernel_V_7_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_34"/></StgValue>
</operation>

<operation id="4123" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="18" op_0_bw="12">
<![CDATA[
:2592  %layer2_kernel_V_8_lo_34 = load i18* %layer2_kernel_V_8_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_34"/></StgValue>
</operation>

<operation id="4124" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="18" op_0_bw="12">
<![CDATA[
:2593  %layer2_kernel_V_9_lo_34 = load i18* %layer2_kernel_V_9_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_34"/></StgValue>
</operation>

<operation id="4125" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="18" op_0_bw="12">
<![CDATA[
:2594  %layer2_kernel_V_10_l_34 = load i18* %layer2_kernel_V_10_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_34"/></StgValue>
</operation>

<operation id="4126" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="18" op_0_bw="12">
<![CDATA[
:2595  %layer2_kernel_V_11_l_34 = load i18* %layer2_kernel_V_11_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_34"/></StgValue>
</operation>

<operation id="4127" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="18" op_0_bw="12">
<![CDATA[
:2596  %layer2_kernel_V_12_l_34 = load i18* %layer2_kernel_V_12_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_34"/></StgValue>
</operation>

<operation id="4128" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="18" op_0_bw="12">
<![CDATA[
:2597  %layer2_kernel_V_13_l_34 = load i18* %layer2_kernel_V_13_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_34"/></StgValue>
</operation>

<operation id="4129" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="18" op_0_bw="12">
<![CDATA[
:2598  %layer2_kernel_V_14_l_34 = load i18* %layer2_kernel_V_14_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_34"/></StgValue>
</operation>

<operation id="4130" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="18" op_0_bw="12">
<![CDATA[
:2599  %layer2_kernel_V_15_l_34 = load i18* %layer2_kernel_V_15_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_34"/></StgValue>
</operation>

<operation id="4131" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="18" op_0_bw="9">
<![CDATA[
:2604  %layer2_matrix_0_V_l_34 = load i18* %layer2_matrix_0_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_34"/></StgValue>
</operation>

<operation id="4132" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="18" op_0_bw="9">
<![CDATA[
:2605  %layer2_matrix_1_V_l_34 = load i18* %layer2_matrix_1_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_34"/></StgValue>
</operation>

<operation id="4133" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="18" op_0_bw="9">
<![CDATA[
:2606  %layer2_matrix_2_V_l_34 = load i18* %layer2_matrix_2_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_34"/></StgValue>
</operation>

<operation id="4134" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="18" op_0_bw="9">
<![CDATA[
:2607  %layer2_matrix_3_V_l_34 = load i18* %layer2_matrix_3_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_34"/></StgValue>
</operation>

<operation id="4135" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="18" op_0_bw="9">
<![CDATA[
:2608  %layer2_matrix_4_V_l_34 = load i18* %layer2_matrix_4_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_34"/></StgValue>
</operation>

<operation id="4136" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="18" op_0_bw="9">
<![CDATA[
:2609  %layer2_matrix_5_V_l_34 = load i18* %layer2_matrix_5_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_34"/></StgValue>
</operation>

<operation id="4137" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="18" op_0_bw="9">
<![CDATA[
:2610  %layer2_matrix_6_V_l_34 = load i18* %layer2_matrix_6_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_34"/></StgValue>
</operation>

<operation id="4138" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="18" op_0_bw="9">
<![CDATA[
:2611  %layer2_matrix_7_V_l_34 = load i18* %layer2_matrix_7_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_34"/></StgValue>
</operation>

<operation id="4139" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="18" op_0_bw="9">
<![CDATA[
:2612  %layer2_matrix_8_V_l_34 = load i18* %layer2_matrix_8_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_34"/></StgValue>
</operation>

<operation id="4140" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="18" op_0_bw="9">
<![CDATA[
:2613  %layer2_matrix_9_V_l_34 = load i18* %layer2_matrix_9_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_34"/></StgValue>
</operation>

<operation id="4141" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="18" op_0_bw="9">
<![CDATA[
:2614  %layer2_matrix_10_V_70 = load i18* %layer2_matrix_10_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_70"/></StgValue>
</operation>

<operation id="4142" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="18" op_0_bw="9">
<![CDATA[
:2615  %layer2_matrix_11_V_70 = load i18* %layer2_matrix_11_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_70"/></StgValue>
</operation>

<operation id="4143" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="18" op_0_bw="9">
<![CDATA[
:2616  %layer2_matrix_12_V_70 = load i18* %layer2_matrix_12_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_70"/></StgValue>
</operation>

<operation id="4144" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="18" op_0_bw="9">
<![CDATA[
:2617  %layer2_matrix_13_V_70 = load i18* %layer2_matrix_13_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_70"/></StgValue>
</operation>

<operation id="4145" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="18" op_0_bw="9">
<![CDATA[
:2618  %layer2_matrix_14_V_70 = load i18* %layer2_matrix_14_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_70"/></StgValue>
</operation>

<operation id="4146" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="18" op_0_bw="9">
<![CDATA[
:2619  %layer2_matrix_15_V_70 = load i18* %layer2_matrix_15_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_70"/></StgValue>
</operation>

<operation id="4147" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="18" op_0_bw="12">
<![CDATA[
:2622  %layer2_kernel_V_0_lo_35 = load i18* %layer2_kernel_V_0_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_35"/></StgValue>
</operation>

<operation id="4148" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="18" op_0_bw="12">
<![CDATA[
:2623  %layer2_kernel_V_1_lo_35 = load i18* %layer2_kernel_V_1_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_35"/></StgValue>
</operation>

<operation id="4149" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="18" op_0_bw="12">
<![CDATA[
:2624  %layer2_kernel_V_2_lo_35 = load i18* %layer2_kernel_V_2_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_35"/></StgValue>
</operation>

<operation id="4150" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="18" op_0_bw="12">
<![CDATA[
:2625  %layer2_kernel_V_3_lo_35 = load i18* %layer2_kernel_V_3_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_35"/></StgValue>
</operation>

<operation id="4151" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="18" op_0_bw="12">
<![CDATA[
:2626  %layer2_kernel_V_4_lo_35 = load i18* %layer2_kernel_V_4_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_35"/></StgValue>
</operation>

<operation id="4152" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="18" op_0_bw="12">
<![CDATA[
:2627  %layer2_kernel_V_5_lo_35 = load i18* %layer2_kernel_V_5_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_35"/></StgValue>
</operation>

<operation id="4153" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="18" op_0_bw="12">
<![CDATA[
:2628  %layer2_kernel_V_6_lo_35 = load i18* %layer2_kernel_V_6_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_35"/></StgValue>
</operation>

<operation id="4154" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="18" op_0_bw="12">
<![CDATA[
:2629  %layer2_kernel_V_7_lo_35 = load i18* %layer2_kernel_V_7_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_35"/></StgValue>
</operation>

<operation id="4155" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="18" op_0_bw="12">
<![CDATA[
:2630  %layer2_kernel_V_8_lo_35 = load i18* %layer2_kernel_V_8_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_35"/></StgValue>
</operation>

<operation id="4156" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="18" op_0_bw="12">
<![CDATA[
:2631  %layer2_kernel_V_9_lo_35 = load i18* %layer2_kernel_V_9_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_35"/></StgValue>
</operation>

<operation id="4157" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="18" op_0_bw="12">
<![CDATA[
:2632  %layer2_kernel_V_10_l_35 = load i18* %layer2_kernel_V_10_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_35"/></StgValue>
</operation>

<operation id="4158" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="18" op_0_bw="12">
<![CDATA[
:2633  %layer2_kernel_V_11_l_35 = load i18* %layer2_kernel_V_11_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_35"/></StgValue>
</operation>

<operation id="4159" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="18" op_0_bw="12">
<![CDATA[
:2634  %layer2_kernel_V_12_l_35 = load i18* %layer2_kernel_V_12_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_35"/></StgValue>
</operation>

<operation id="4160" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="18" op_0_bw="12">
<![CDATA[
:2635  %layer2_kernel_V_13_l_35 = load i18* %layer2_kernel_V_13_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_35"/></StgValue>
</operation>

<operation id="4161" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="18" op_0_bw="12">
<![CDATA[
:2636  %layer2_kernel_V_14_l_35 = load i18* %layer2_kernel_V_14_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_35"/></StgValue>
</operation>

<operation id="4162" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="18" op_0_bw="12">
<![CDATA[
:2637  %layer2_kernel_V_15_l_35 = load i18* %layer2_kernel_V_15_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_35"/></StgValue>
</operation>

<operation id="4163" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="18" op_0_bw="9">
<![CDATA[
:2642  %layer2_matrix_0_V_l_35 = load i18* %layer2_matrix_0_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_35"/></StgValue>
</operation>

<operation id="4164" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="18" op_0_bw="9">
<![CDATA[
:2643  %layer2_matrix_1_V_l_35 = load i18* %layer2_matrix_1_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_35"/></StgValue>
</operation>

<operation id="4165" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="18" op_0_bw="9">
<![CDATA[
:2644  %layer2_matrix_2_V_l_35 = load i18* %layer2_matrix_2_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_35"/></StgValue>
</operation>

<operation id="4166" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="18" op_0_bw="9">
<![CDATA[
:2645  %layer2_matrix_3_V_l_35 = load i18* %layer2_matrix_3_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_35"/></StgValue>
</operation>

<operation id="4167" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="18" op_0_bw="9">
<![CDATA[
:2646  %layer2_matrix_4_V_l_35 = load i18* %layer2_matrix_4_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_35"/></StgValue>
</operation>

<operation id="4168" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="18" op_0_bw="9">
<![CDATA[
:2647  %layer2_matrix_5_V_l_35 = load i18* %layer2_matrix_5_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_35"/></StgValue>
</operation>

<operation id="4169" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="18" op_0_bw="9">
<![CDATA[
:2648  %layer2_matrix_6_V_l_35 = load i18* %layer2_matrix_6_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_35"/></StgValue>
</operation>

<operation id="4170" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="18" op_0_bw="9">
<![CDATA[
:2649  %layer2_matrix_7_V_l_35 = load i18* %layer2_matrix_7_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_35"/></StgValue>
</operation>

<operation id="4171" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="18" op_0_bw="9">
<![CDATA[
:2650  %layer2_matrix_8_V_l_35 = load i18* %layer2_matrix_8_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_35"/></StgValue>
</operation>

<operation id="4172" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="18" op_0_bw="9">
<![CDATA[
:2651  %layer2_matrix_9_V_l_35 = load i18* %layer2_matrix_9_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_35"/></StgValue>
</operation>

<operation id="4173" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="18" op_0_bw="9">
<![CDATA[
:2652  %layer2_matrix_10_V_71 = load i18* %layer2_matrix_10_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_71"/></StgValue>
</operation>

<operation id="4174" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="18" op_0_bw="9">
<![CDATA[
:2653  %layer2_matrix_11_V_71 = load i18* %layer2_matrix_11_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_71"/></StgValue>
</operation>

<operation id="4175" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="18" op_0_bw="9">
<![CDATA[
:2654  %layer2_matrix_12_V_71 = load i18* %layer2_matrix_12_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_71"/></StgValue>
</operation>

<operation id="4176" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="18" op_0_bw="9">
<![CDATA[
:2655  %layer2_matrix_13_V_71 = load i18* %layer2_matrix_13_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_71"/></StgValue>
</operation>

<operation id="4177" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="18" op_0_bw="9">
<![CDATA[
:2656  %layer2_matrix_14_V_71 = load i18* %layer2_matrix_14_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_71"/></StgValue>
</operation>

<operation id="4178" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="18" op_0_bw="9">
<![CDATA[
:2657  %layer2_matrix_15_V_71 = load i18* %layer2_matrix_15_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_71"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="4179" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2469  %tmp_17_5_0_30_i = add i18 %agg_result_V_i30, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_17_5_0_30_i"/></StgValue>
</operation>

<operation id="4180" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2507  %tmp_17_5_1_30_i = add i18 %agg_result_V_i31, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_17_5_1_30_i"/></StgValue>
</operation>

<operation id="4181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="30" op_0_bw="18">
<![CDATA[
:2525  %tmp_cast_i32 = sext i18 %op_V_read_assign_32 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i32"/></StgValue>
</operation>

<operation id="4182" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2526  %c_V_63 = mul i30 %tmp_cast_i32, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_63"/></StgValue>
</operation>

<operation id="4183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2527  %agg_result_V_i32 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_63, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i32"/></StgValue>
</operation>

<operation id="4184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="30" op_0_bw="18">
<![CDATA[
:2563  %tmp_cast_i33 = sext i18 %op_V_read_assign_33 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i33"/></StgValue>
</operation>

<operation id="4185" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2564  %c_V_64 = mul i30 %tmp_cast_i33, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_64"/></StgValue>
</operation>

<operation id="4186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2565  %agg_result_V_i33 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_64, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i33"/></StgValue>
</operation>

<operation id="4187" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="18" op_0_bw="12">
<![CDATA[
:2584  %layer2_kernel_V_0_lo_34 = load i18* %layer2_kernel_V_0_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_34"/></StgValue>
</operation>

<operation id="4188" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="18" op_0_bw="12">
<![CDATA[
:2585  %layer2_kernel_V_1_lo_34 = load i18* %layer2_kernel_V_1_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_34"/></StgValue>
</operation>

<operation id="4189" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="18" op_0_bw="12">
<![CDATA[
:2586  %layer2_kernel_V_2_lo_34 = load i18* %layer2_kernel_V_2_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_34"/></StgValue>
</operation>

<operation id="4190" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="18" op_0_bw="12">
<![CDATA[
:2587  %layer2_kernel_V_3_lo_34 = load i18* %layer2_kernel_V_3_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_34"/></StgValue>
</operation>

<operation id="4191" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="18" op_0_bw="12">
<![CDATA[
:2588  %layer2_kernel_V_4_lo_34 = load i18* %layer2_kernel_V_4_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_34"/></StgValue>
</operation>

<operation id="4192" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="18" op_0_bw="12">
<![CDATA[
:2589  %layer2_kernel_V_5_lo_34 = load i18* %layer2_kernel_V_5_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_34"/></StgValue>
</operation>

<operation id="4193" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="18" op_0_bw="12">
<![CDATA[
:2590  %layer2_kernel_V_6_lo_34 = load i18* %layer2_kernel_V_6_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_34"/></StgValue>
</operation>

<operation id="4194" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="18" op_0_bw="12">
<![CDATA[
:2591  %layer2_kernel_V_7_lo_34 = load i18* %layer2_kernel_V_7_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_34"/></StgValue>
</operation>

<operation id="4195" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="18" op_0_bw="12">
<![CDATA[
:2592  %layer2_kernel_V_8_lo_34 = load i18* %layer2_kernel_V_8_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_34"/></StgValue>
</operation>

<operation id="4196" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="18" op_0_bw="12">
<![CDATA[
:2593  %layer2_kernel_V_9_lo_34 = load i18* %layer2_kernel_V_9_ad_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_34"/></StgValue>
</operation>

<operation id="4197" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="18" op_0_bw="12">
<![CDATA[
:2594  %layer2_kernel_V_10_l_34 = load i18* %layer2_kernel_V_10_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_34"/></StgValue>
</operation>

<operation id="4198" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="18" op_0_bw="12">
<![CDATA[
:2595  %layer2_kernel_V_11_l_34 = load i18* %layer2_kernel_V_11_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_34"/></StgValue>
</operation>

<operation id="4199" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="18" op_0_bw="12">
<![CDATA[
:2596  %layer2_kernel_V_12_l_34 = load i18* %layer2_kernel_V_12_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_34"/></StgValue>
</operation>

<operation id="4200" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="18" op_0_bw="12">
<![CDATA[
:2597  %layer2_kernel_V_13_l_34 = load i18* %layer2_kernel_V_13_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_34"/></StgValue>
</operation>

<operation id="4201" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="18" op_0_bw="12">
<![CDATA[
:2598  %layer2_kernel_V_14_l_34 = load i18* %layer2_kernel_V_14_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_34"/></StgValue>
</operation>

<operation id="4202" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="18" op_0_bw="12">
<![CDATA[
:2599  %layer2_kernel_V_15_l_34 = load i18* %layer2_kernel_V_15_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_34"/></StgValue>
</operation>

<operation id="4203" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2600  %op_V_read_assign_34 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_34, i18 %layer2_kernel_V_1_lo_34, i18 %layer2_kernel_V_2_lo_34, i18 %layer2_kernel_V_3_lo_34, i18 %layer2_kernel_V_4_lo_34, i18 %layer2_kernel_V_5_lo_34, i18 %layer2_kernel_V_6_lo_34, i18 %layer2_kernel_V_7_lo_34, i18 %layer2_kernel_V_8_lo_34, i18 %layer2_kernel_V_9_lo_34, i18 %layer2_kernel_V_10_l_34, i18 %layer2_kernel_V_11_l_34, i18 %layer2_kernel_V_12_l_34, i18 %layer2_kernel_V_13_l_34, i18 %layer2_kernel_V_14_l_34, i18 %layer2_kernel_V_15_l_34, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_34"/></StgValue>
</operation>

<operation id="4204" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="18" op_0_bw="9">
<![CDATA[
:2604  %layer2_matrix_0_V_l_34 = load i18* %layer2_matrix_0_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_34"/></StgValue>
</operation>

<operation id="4205" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="18" op_0_bw="9">
<![CDATA[
:2605  %layer2_matrix_1_V_l_34 = load i18* %layer2_matrix_1_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_34"/></StgValue>
</operation>

<operation id="4206" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="18" op_0_bw="9">
<![CDATA[
:2606  %layer2_matrix_2_V_l_34 = load i18* %layer2_matrix_2_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_34"/></StgValue>
</operation>

<operation id="4207" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="18" op_0_bw="9">
<![CDATA[
:2607  %layer2_matrix_3_V_l_34 = load i18* %layer2_matrix_3_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_34"/></StgValue>
</operation>

<operation id="4208" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="18" op_0_bw="9">
<![CDATA[
:2608  %layer2_matrix_4_V_l_34 = load i18* %layer2_matrix_4_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_34"/></StgValue>
</operation>

<operation id="4209" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="18" op_0_bw="9">
<![CDATA[
:2609  %layer2_matrix_5_V_l_34 = load i18* %layer2_matrix_5_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_34"/></StgValue>
</operation>

<operation id="4210" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="18" op_0_bw="9">
<![CDATA[
:2610  %layer2_matrix_6_V_l_34 = load i18* %layer2_matrix_6_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_34"/></StgValue>
</operation>

<operation id="4211" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="18" op_0_bw="9">
<![CDATA[
:2611  %layer2_matrix_7_V_l_34 = load i18* %layer2_matrix_7_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_34"/></StgValue>
</operation>

<operation id="4212" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="18" op_0_bw="9">
<![CDATA[
:2612  %layer2_matrix_8_V_l_34 = load i18* %layer2_matrix_8_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_34"/></StgValue>
</operation>

<operation id="4213" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="18" op_0_bw="9">
<![CDATA[
:2613  %layer2_matrix_9_V_l_34 = load i18* %layer2_matrix_9_V_a_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_34"/></StgValue>
</operation>

<operation id="4214" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="18" op_0_bw="9">
<![CDATA[
:2614  %layer2_matrix_10_V_70 = load i18* %layer2_matrix_10_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_70"/></StgValue>
</operation>

<operation id="4215" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="18" op_0_bw="9">
<![CDATA[
:2615  %layer2_matrix_11_V_70 = load i18* %layer2_matrix_11_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_70"/></StgValue>
</operation>

<operation id="4216" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="18" op_0_bw="9">
<![CDATA[
:2616  %layer2_matrix_12_V_70 = load i18* %layer2_matrix_12_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_70"/></StgValue>
</operation>

<operation id="4217" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="18" op_0_bw="9">
<![CDATA[
:2617  %layer2_matrix_13_V_70 = load i18* %layer2_matrix_13_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_70"/></StgValue>
</operation>

<operation id="4218" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="18" op_0_bw="9">
<![CDATA[
:2618  %layer2_matrix_14_V_70 = load i18* %layer2_matrix_14_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_70"/></StgValue>
</operation>

<operation id="4219" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="18" op_0_bw="9">
<![CDATA[
:2619  %layer2_matrix_15_V_70 = load i18* %layer2_matrix_15_V_34, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_70"/></StgValue>
</operation>

<operation id="4220" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2620  %tmp_36 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_34, i18 %layer2_matrix_1_V_l_34, i18 %layer2_matrix_2_V_l_34, i18 %layer2_matrix_3_V_l_34, i18 %layer2_matrix_4_V_l_34, i18 %layer2_matrix_5_V_l_34, i18 %layer2_matrix_6_V_l_34, i18 %layer2_matrix_7_V_l_34, i18 %layer2_matrix_8_V_l_34, i18 %layer2_matrix_9_V_l_34, i18 %layer2_matrix_10_V_70, i18 %layer2_matrix_11_V_70, i18 %layer2_matrix_12_V_70, i18 %layer2_matrix_13_V_70, i18 %layer2_matrix_14_V_70, i18 %layer2_matrix_15_V_70, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="4221" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="18" op_0_bw="12">
<![CDATA[
:2622  %layer2_kernel_V_0_lo_35 = load i18* %layer2_kernel_V_0_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_lo_35"/></StgValue>
</operation>

<operation id="4222" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="18" op_0_bw="12">
<![CDATA[
:2623  %layer2_kernel_V_1_lo_35 = load i18* %layer2_kernel_V_1_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_lo_35"/></StgValue>
</operation>

<operation id="4223" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="18" op_0_bw="12">
<![CDATA[
:2624  %layer2_kernel_V_2_lo_35 = load i18* %layer2_kernel_V_2_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_lo_35"/></StgValue>
</operation>

<operation id="4224" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="18" op_0_bw="12">
<![CDATA[
:2625  %layer2_kernel_V_3_lo_35 = load i18* %layer2_kernel_V_3_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_lo_35"/></StgValue>
</operation>

<operation id="4225" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="18" op_0_bw="12">
<![CDATA[
:2626  %layer2_kernel_V_4_lo_35 = load i18* %layer2_kernel_V_4_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_lo_35"/></StgValue>
</operation>

<operation id="4226" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="18" op_0_bw="12">
<![CDATA[
:2627  %layer2_kernel_V_5_lo_35 = load i18* %layer2_kernel_V_5_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_lo_35"/></StgValue>
</operation>

<operation id="4227" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="18" op_0_bw="12">
<![CDATA[
:2628  %layer2_kernel_V_6_lo_35 = load i18* %layer2_kernel_V_6_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_lo_35"/></StgValue>
</operation>

<operation id="4228" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="18" op_0_bw="12">
<![CDATA[
:2629  %layer2_kernel_V_7_lo_35 = load i18* %layer2_kernel_V_7_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_lo_35"/></StgValue>
</operation>

<operation id="4229" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="18" op_0_bw="12">
<![CDATA[
:2630  %layer2_kernel_V_8_lo_35 = load i18* %layer2_kernel_V_8_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_lo_35"/></StgValue>
</operation>

<operation id="4230" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="18" op_0_bw="12">
<![CDATA[
:2631  %layer2_kernel_V_9_lo_35 = load i18* %layer2_kernel_V_9_ad_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_lo_35"/></StgValue>
</operation>

<operation id="4231" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="18" op_0_bw="12">
<![CDATA[
:2632  %layer2_kernel_V_10_l_35 = load i18* %layer2_kernel_V_10_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_l_35"/></StgValue>
</operation>

<operation id="4232" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="18" op_0_bw="12">
<![CDATA[
:2633  %layer2_kernel_V_11_l_35 = load i18* %layer2_kernel_V_11_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_l_35"/></StgValue>
</operation>

<operation id="4233" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="18" op_0_bw="12">
<![CDATA[
:2634  %layer2_kernel_V_12_l_35 = load i18* %layer2_kernel_V_12_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_l_35"/></StgValue>
</operation>

<operation id="4234" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="18" op_0_bw="12">
<![CDATA[
:2635  %layer2_kernel_V_13_l_35 = load i18* %layer2_kernel_V_13_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_l_35"/></StgValue>
</operation>

<operation id="4235" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="18" op_0_bw="12">
<![CDATA[
:2636  %layer2_kernel_V_14_l_35 = load i18* %layer2_kernel_V_14_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_l_35"/></StgValue>
</operation>

<operation id="4236" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="18" op_0_bw="12">
<![CDATA[
:2637  %layer2_kernel_V_15_l_35 = load i18* %layer2_kernel_V_15_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_l_35"/></StgValue>
</operation>

<operation id="4237" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2638  %op_V_read_assign_35 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_kernel_V_0_lo_35, i18 %layer2_kernel_V_1_lo_35, i18 %layer2_kernel_V_2_lo_35, i18 %layer2_kernel_V_3_lo_35, i18 %layer2_kernel_V_4_lo_35, i18 %layer2_kernel_V_5_lo_35, i18 %layer2_kernel_V_6_lo_35, i18 %layer2_kernel_V_7_lo_35, i18 %layer2_kernel_V_8_lo_35, i18 %layer2_kernel_V_9_lo_35, i18 %layer2_kernel_V_10_l_35, i18 %layer2_kernel_V_11_l_35, i18 %layer2_kernel_V_12_l_35, i18 %layer2_kernel_V_13_l_35, i18 %layer2_kernel_V_14_l_35, i18 %layer2_kernel_V_15_l_35, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="op_V_read_assign_35"/></StgValue>
</operation>

<operation id="4238" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="18" op_0_bw="9">
<![CDATA[
:2642  %layer2_matrix_0_V_l_35 = load i18* %layer2_matrix_0_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_35"/></StgValue>
</operation>

<operation id="4239" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="18" op_0_bw="9">
<![CDATA[
:2643  %layer2_matrix_1_V_l_35 = load i18* %layer2_matrix_1_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_35"/></StgValue>
</operation>

<operation id="4240" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="18" op_0_bw="9">
<![CDATA[
:2644  %layer2_matrix_2_V_l_35 = load i18* %layer2_matrix_2_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_35"/></StgValue>
</operation>

<operation id="4241" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="18" op_0_bw="9">
<![CDATA[
:2645  %layer2_matrix_3_V_l_35 = load i18* %layer2_matrix_3_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_35"/></StgValue>
</operation>

<operation id="4242" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="18" op_0_bw="9">
<![CDATA[
:2646  %layer2_matrix_4_V_l_35 = load i18* %layer2_matrix_4_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_35"/></StgValue>
</operation>

<operation id="4243" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="18" op_0_bw="9">
<![CDATA[
:2647  %layer2_matrix_5_V_l_35 = load i18* %layer2_matrix_5_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_35"/></StgValue>
</operation>

<operation id="4244" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="18" op_0_bw="9">
<![CDATA[
:2648  %layer2_matrix_6_V_l_35 = load i18* %layer2_matrix_6_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_35"/></StgValue>
</operation>

<operation id="4245" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="18" op_0_bw="9">
<![CDATA[
:2649  %layer2_matrix_7_V_l_35 = load i18* %layer2_matrix_7_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_35"/></StgValue>
</operation>

<operation id="4246" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="18" op_0_bw="9">
<![CDATA[
:2650  %layer2_matrix_8_V_l_35 = load i18* %layer2_matrix_8_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_35"/></StgValue>
</operation>

<operation id="4247" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="18" op_0_bw="9">
<![CDATA[
:2651  %layer2_matrix_9_V_l_35 = load i18* %layer2_matrix_9_V_a_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_35"/></StgValue>
</operation>

<operation id="4248" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="18" op_0_bw="9">
<![CDATA[
:2652  %layer2_matrix_10_V_71 = load i18* %layer2_matrix_10_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_71"/></StgValue>
</operation>

<operation id="4249" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="18" op_0_bw="9">
<![CDATA[
:2653  %layer2_matrix_11_V_71 = load i18* %layer2_matrix_11_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_71"/></StgValue>
</operation>

<operation id="4250" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="18" op_0_bw="9">
<![CDATA[
:2654  %layer2_matrix_12_V_71 = load i18* %layer2_matrix_12_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_71"/></StgValue>
</operation>

<operation id="4251" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="18" op_0_bw="9">
<![CDATA[
:2655  %layer2_matrix_13_V_71 = load i18* %layer2_matrix_13_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_71"/></StgValue>
</operation>

<operation id="4252" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="18" op_0_bw="9">
<![CDATA[
:2656  %layer2_matrix_14_V_71 = load i18* %layer2_matrix_14_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_71"/></StgValue>
</operation>

<operation id="4253" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="18" op_0_bw="9">
<![CDATA[
:2657  %layer2_matrix_15_V_71 = load i18* %layer2_matrix_15_V_35, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_71"/></StgValue>
</operation>

<operation id="4254" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:2658  %tmp_38 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_35, i18 %layer2_matrix_1_V_l_35, i18 %layer2_matrix_2_V_l_35, i18 %layer2_matrix_3_V_l_35, i18 %layer2_matrix_4_V_l_35, i18 %layer2_matrix_5_V_l_35, i18 %layer2_matrix_6_V_l_35, i18 %layer2_matrix_7_V_l_35, i18 %layer2_matrix_8_V_l_35, i18 %layer2_matrix_9_V_l_35, i18 %layer2_matrix_10_V_71, i18 %layer2_matrix_11_V_71, i18 %layer2_matrix_12_V_71, i18 %layer2_matrix_13_V_71, i18 %layer2_matrix_14_V_71, i18 %layer2_matrix_15_V_71, i4 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="4255" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_14_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4256" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_14_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4257" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_13_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4258" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_13_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4259" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_12_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4260" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_12_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4261" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_11_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4262" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_11_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4263" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_10_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4264" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_10_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4265" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_9_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4266" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_9_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4267" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_8_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4268" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_8_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4269" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_7_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4270" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_7_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4271" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_6_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4272" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_6_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4273" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_5_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4274" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_5_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4275" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_4_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4276" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_4_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4277" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_3_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4278" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_3_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4279" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_2_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4280" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_2_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4281" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_1_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4282" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_1_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4283" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_0_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4284" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_0_V_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4285" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:0  store i18 %tmp_17_0_0_30_i, i18* %layer2_matrix_15_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4286" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:1  store i18 %tmp_17_0_1_30_i, i18* %layer2_matrix_15_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="4287" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2545  %tmp_17_5_2_30_i = add i18 %agg_result_V_i32, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_17_5_2_30_i"/></StgValue>
</operation>

<operation id="4288" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2583  %tmp_17_5_3_30_i = add i18 %agg_result_V_i33, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_17_5_3_30_i"/></StgValue>
</operation>

<operation id="4289" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="30" op_0_bw="18">
<![CDATA[
:2601  %tmp_cast_i34 = sext i18 %op_V_read_assign_34 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i34"/></StgValue>
</operation>

<operation id="4290" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2602  %c_V_65 = mul i30 %tmp_cast_i34, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_65"/></StgValue>
</operation>

<operation id="4291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2603  %agg_result_V_i34 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_65, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i34"/></StgValue>
</operation>

<operation id="4292" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="30" op_0_bw="18">
<![CDATA[
:2639  %tmp_cast_i35 = sext i18 %op_V_read_assign_35 to i30

]]></Node>
<StgValue><ssdm name="tmp_cast_i35"/></StgValue>
</operation>

<operation id="4293" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2640  %c_V_66 = mul i30 %tmp_cast_i35, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="c_V_66"/></StgValue>
</operation>

<operation id="4294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2641  %agg_result_V_i35 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_66, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i35"/></StgValue>
</operation>

<operation id="4295" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_14_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4296" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_14_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4297" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_13_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4298" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_13_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4299" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_12_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4300" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_12_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4301" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_11_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4302" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_11_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4303" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_10_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4304" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_10_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4305" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_9_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4306" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_9_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4307" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_8_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4308" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_8_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4309" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_7_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4310" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_7_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4311" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_6_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4312" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_6_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4313" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_5_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4314" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_5_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4315" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_4_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4316" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_4_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4317" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_3_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4318" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_3_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4319" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_2_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4320" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_2_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4321" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_1_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4322" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_1_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4323" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_0_V_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4324" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_0_V_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4325" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:2  store i18 %tmp_17_0_2_30_i, i18* %layer2_matrix_15_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4326" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:3  store i18 %tmp_17_0_3_30_i, i18* %layer2_matrix_15_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="4327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="4328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4330" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2621  %tmp_17_5_4_30_i = add i18 %agg_result_V_i34, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_17_5_4_30_i"/></StgValue>
</operation>

<operation id="4331" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2659  %tmp_17_5_5_30_i = add i18 %agg_result_V_i35, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_17_5_5_30_i"/></StgValue>
</operation>

<operation id="4332" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:2660  switch i4 %tmp_132, label %branch18431.i [
    i4 0, label %branch18416.i
    i4 1, label %branch18417.i
    i4 2, label %branch18418.i
    i4 3, label %branch18419.i
    i4 4, label %branch18420.i
    i4 5, label %branch18421.i
    i4 6, label %branch18422.i
    i4 7, label %branch18423.i
    i4 -8, label %branch18424.i
    i4 -7, label %branch18425.i
    i4 -6, label %branch18426.i
    i4 -5, label %branch18427.i
    i4 -4, label %branch18428.i
    i4 -3, label %branch18429.i
    i4 -2, label %branch18430.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4333" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_14_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4334" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_14_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4335" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_13_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4336" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_13_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4337" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_12_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4338" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_12_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4339" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_11_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4340" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_11_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4341" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_10_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4342" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_10_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4343" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_9_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4344" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_9_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4345" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_8_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4346" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_8_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4347" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_7_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4348" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_7_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4349" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_6_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4350" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_6_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4351" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_5_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4352" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_5_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4353" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_4_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4354" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_4_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4355" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_3_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4356" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_3_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4357" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_2_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4358" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_2_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4359" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_1_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4360" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_1_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4361" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_0_V_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4362" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_0_V_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4363" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:4  store i18 %tmp_17_0_4_30_i, i18* %layer2_matrix_15_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4364" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:5  store i18 %tmp_17_0_5_30_i, i18* %layer2_matrix_15_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="4365" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_14_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4366" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_14_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4367" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_13_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4368" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_13_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4369" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_12_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4370" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_12_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4371" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_11_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4372" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_11_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4373" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_10_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4374" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_10_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4375" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_9_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4376" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_9_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4377" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_8_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4378" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_8_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4379" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_7_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4380" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_7_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4381" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_6_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4382" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_6_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4383" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_5_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_5_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4385" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_4_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4386" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_4_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4387" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_3_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4388" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_3_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4389" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_2_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4390" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_2_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4391" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_1_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4392" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_1_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4393" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_0_V_a_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4394" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_0_V_a_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4395" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:6  store i18 %tmp_17_1_0_30_i, i18* %layer2_matrix_15_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4396" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:7  store i18 %tmp_17_1_1_30_i, i18* %layer2_matrix_15_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="4397" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_14_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4398" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_14_V_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4399" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_13_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4400" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_13_V_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4401" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_12_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4402" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_12_V_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4403" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_11_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4404" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_11_V_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4405" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_10_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4406" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_10_V_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4407" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_9_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4408" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_9_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4409" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_8_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4410" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_8_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4411" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_7_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4412" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_7_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4413" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_6_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4414" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_6_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4415" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_5_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4416" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_5_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4417" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_4_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4418" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_4_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4419" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_3_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4420" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_3_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4421" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_2_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4422" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_2_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4423" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_1_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4424" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_1_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4425" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_0_V_a_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4426" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_0_V_a_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4427" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:8  store i18 %tmp_17_1_2_30_i, i18* %layer2_matrix_15_V_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4428" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:9  store i18 %tmp_17_1_3_30_i, i18* %layer2_matrix_15_V_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="4429" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_14_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4430" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_14_V_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4431" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_13_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4432" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_13_V_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4433" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_12_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4434" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_12_V_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4435" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_11_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4436" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_11_V_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4437" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_10_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4438" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_10_V_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4439" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_9_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4440" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_9_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4441" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_8_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4442" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_8_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4443" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_7_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4444" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_7_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4445" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_6_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4446" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_6_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4447" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_5_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4448" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_5_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4449" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_4_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4450" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_4_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4451" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_3_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4452" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_3_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4453" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_2_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4454" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_2_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4455" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_1_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4456" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_1_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4457" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_0_V_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4458" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_0_V_a_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4459" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:10  store i18 %tmp_17_1_4_30_i, i18* %layer2_matrix_15_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4460" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:11  store i18 %tmp_17_1_5_30_i, i18* %layer2_matrix_15_V_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="4461" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_14_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4462" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_14_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4463" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_13_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4464" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_13_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4465" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_12_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4466" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_12_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4467" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_11_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4468" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_11_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4469" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_10_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4470" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_10_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4471" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_9_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4472" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_9_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4473" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_8_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4474" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_8_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4475" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_7_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4476" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_7_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4477" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_6_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4478" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_6_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4479" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_5_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4480" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_5_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4481" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_4_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4482" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_4_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4483" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_3_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4484" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_3_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4485" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_2_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4486" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_2_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4487" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_1_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4488" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_1_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4489" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_0_V_a_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4490" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_0_V_a_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4491" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:12  store i18 %tmp_17_2_0_30_i, i18* %layer2_matrix_15_V_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4492" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:13  store i18 %tmp_17_2_1_30_i, i18* %layer2_matrix_15_V_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="4493" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_14_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4494" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_14_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4495" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_13_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4496" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_13_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4497" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_12_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4498" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_12_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4499" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_11_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4500" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_11_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4501" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_10_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4502" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_10_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4503" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_9_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4504" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_9_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4505" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_8_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4506" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_8_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4507" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_7_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4508" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_7_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4509" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_6_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4510" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_6_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4511" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_5_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4512" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_5_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4513" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_4_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4514" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_4_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4515" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_3_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4516" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_3_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4517" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_2_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4518" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_2_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4519" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_1_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4520" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_1_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4521" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_0_V_a_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4522" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_0_V_a_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4523" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:14  store i18 %tmp_17_2_2_30_i, i18* %layer2_matrix_15_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4524" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:15  store i18 %tmp_17_2_3_30_i, i18* %layer2_matrix_15_V_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="4525" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_14_V_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4526" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_14_V_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4527" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_13_V_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4528" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_13_V_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4529" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_12_V_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4530" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_12_V_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4531" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_11_V_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4532" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_11_V_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4533" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_10_V_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4534" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_10_V_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4535" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_9_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4536" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_9_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4537" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_8_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4538" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_8_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4539" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_7_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4540" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_7_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4541" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_6_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4542" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_6_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4543" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_5_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4544" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_5_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4545" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_4_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4546" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_4_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4547" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_3_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4548" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_3_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4549" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_2_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4550" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_2_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4551" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_1_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4552" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_1_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4553" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_0_V_a_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4554" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_0_V_a_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4555" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:16  store i18 %tmp_17_2_4_30_i, i18* %layer2_matrix_15_V_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4556" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:17  store i18 %tmp_17_2_5_30_i, i18* %layer2_matrix_15_V_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="4557" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_14_V_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4558" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_14_V_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4559" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_13_V_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4560" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_13_V_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4561" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_12_V_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4562" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_12_V_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4563" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_11_V_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4564" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_11_V_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4565" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_10_V_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4566" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_10_V_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4567" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_9_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4568" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_9_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4569" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_8_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4570" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_8_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4571" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_7_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4572" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_7_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4573" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_6_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4574" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_6_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4575" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_5_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4576" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_5_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4577" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_4_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4578" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_4_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4579" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_3_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4580" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_3_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4581" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_2_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4582" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_2_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4583" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_1_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4584" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_1_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4585" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_0_V_a_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4586" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_0_V_a_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4587" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:18  store i18 %tmp_17_3_0_30_i, i18* %layer2_matrix_15_V_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4588" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:19  store i18 %tmp_17_3_1_30_i, i18* %layer2_matrix_15_V_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="4589" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_14_V_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4590" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_14_V_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4591" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_13_V_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4592" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_13_V_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4593" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_12_V_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4594" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_12_V_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4595" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_11_V_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4596" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_11_V_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4597" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_10_V_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4598" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_10_V_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4599" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_9_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4600" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_9_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4601" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_8_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4602" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_8_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4603" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_7_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4604" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_7_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4605" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_6_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4606" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_6_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4607" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_5_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4608" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_5_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4609" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_4_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4610" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_4_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4611" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_3_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4612" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_3_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4613" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_2_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4614" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_2_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4615" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_1_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4616" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_1_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4617" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_0_V_a_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4618" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_0_V_a_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4619" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:20  store i18 %tmp_17_3_2_30_i, i18* %layer2_matrix_15_V_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4620" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:21  store i18 %tmp_17_3_3_30_i, i18* %layer2_matrix_15_V_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="4621" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_14_V_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4622" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_14_V_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4623" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_13_V_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4624" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_13_V_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4625" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_12_V_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4626" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_12_V_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4627" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_11_V_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4628" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_11_V_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4629" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_10_V_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4630" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_10_V_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4631" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_9_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4632" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_9_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4633" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_8_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4634" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_8_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4635" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_7_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4636" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_7_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4637" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_6_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4638" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_6_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4639" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_5_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4640" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_5_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4641" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_4_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4642" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_4_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4643" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_3_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4644" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_3_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4645" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_2_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4646" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_2_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4647" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_1_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4648" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_1_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4649" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_0_V_a_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4650" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_0_V_a_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4651" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:22  store i18 %tmp_17_3_4_30_i, i18* %layer2_matrix_15_V_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4652" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:23  store i18 %tmp_17_3_5_30_i, i18* %layer2_matrix_15_V_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="4653" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_14_V_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4654" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_14_V_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4655" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_13_V_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4656" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_13_V_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4657" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_12_V_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4658" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_12_V_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4659" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_11_V_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4660" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_11_V_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4661" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_10_V_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4662" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_10_V_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4663" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_9_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4664" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_9_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4665" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_8_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4666" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_8_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4667" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_7_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4668" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_7_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4669" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_6_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4670" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_6_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4671" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_5_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4672" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_5_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4673" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_4_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4674" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_4_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4675" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_3_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4676" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_3_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4677" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_2_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4678" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_2_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4679" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_1_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4680" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_1_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4681" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_0_V_a_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4682" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_0_V_a_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4683" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:24  store i18 %tmp_17_4_0_30_i, i18* %layer2_matrix_15_V_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4684" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:25  store i18 %tmp_17_4_1_30_i, i18* %layer2_matrix_15_V_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="4685" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_14_V_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4686" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_14_V_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4687" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_13_V_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4688" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_13_V_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4689" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_12_V_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4690" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_12_V_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4691" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_11_V_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4692" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_11_V_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4693" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_10_V_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4694" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_10_V_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4695" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_9_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4696" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_9_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4697" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_8_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4698" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_8_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4699" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_7_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4700" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_7_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4701" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_6_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4702" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_6_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4703" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_5_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4704" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_5_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4705" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_4_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4706" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_4_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4707" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_3_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4708" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_3_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4709" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_2_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4710" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_2_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4711" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_1_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4712" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_1_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4713" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_0_V_a_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4714" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_0_V_a_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4715" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:26  store i18 %tmp_17_4_2_30_i, i18* %layer2_matrix_15_V_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4716" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:27  store i18 %tmp_17_4_3_30_i, i18* %layer2_matrix_15_V_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="4717" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_14_V_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4718" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_14_V_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4719" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_13_V_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4720" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_13_V_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4721" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_12_V_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4722" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_12_V_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4723" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_11_V_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4724" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_11_V_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4725" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_10_V_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4726" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_10_V_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4727" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_9_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4728" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_9_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4729" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_8_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4730" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_8_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4731" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_7_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4732" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_7_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4733" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_6_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4734" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_6_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4735" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_5_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4736" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_5_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4737" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_4_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4738" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_4_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4739" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_3_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4740" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_3_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4741" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_2_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4742" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_2_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4743" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_1_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4744" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_1_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4745" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_0_V_a_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4746" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_0_V_a_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4747" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:28  store i18 %tmp_17_4_4_30_i, i18* %layer2_matrix_15_V_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4748" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:29  store i18 %tmp_17_4_5_30_i, i18* %layer2_matrix_15_V_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="4749" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_14_V_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4750" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_14_V_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4751" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_13_V_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4752" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_13_V_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4753" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_12_V_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4754" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_12_V_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4755" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_11_V_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4756" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_11_V_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4757" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_10_V_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4758" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_10_V_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4759" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_9_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4760" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_9_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4761" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_8_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4762" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_8_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4763" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_7_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4764" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_7_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4765" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_6_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4766" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_6_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4767" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_5_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4768" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_5_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4769" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_4_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4770" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_4_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4771" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_3_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4772" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_3_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4773" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_2_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4774" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_2_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4775" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_1_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4776" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_1_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4777" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_0_V_a_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4778" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_0_V_a_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4779" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:30  store i18 %tmp_17_5_0_30_i, i18* %layer2_matrix_15_V_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4780" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:31  store i18 %tmp_17_5_1_30_i, i18* %layer2_matrix_15_V_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="4781" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_14_V_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4782" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_14_V_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4783" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_13_V_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4784" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_13_V_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4785" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_12_V_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4786" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_12_V_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4787" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_11_V_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4788" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_11_V_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4789" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_10_V_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4790" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_10_V_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4791" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_9_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4792" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_9_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4793" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_8_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4794" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_8_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4795" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_7_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4796" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_7_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4797" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_6_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4798" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_6_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4799" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_5_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4800" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_5_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4801" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_4_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4802" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_4_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4803" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_3_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4804" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_3_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4805" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_2_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4806" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_2_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4807" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_1_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4808" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_1_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4809" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_0_V_a_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4810" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_0_V_a_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4811" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:32  store i18 %tmp_17_5_2_30_i, i18* %layer2_matrix_15_V_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4812" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:33  store i18 %tmp_17_5_3_30_i, i18* %layer2_matrix_15_V_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="4813" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_14_V_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4814" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18430.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_14_V_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4815" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="0" op_0_bw="0">
<![CDATA[
branch18430.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4816" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_13_V_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4817" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18429.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_13_V_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4818" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0">
<![CDATA[
branch18429.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4819" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_12_V_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4820" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18428.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_12_V_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4821" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0">
<![CDATA[
branch18428.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4822" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_11_V_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4823" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18427.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_11_V_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4824" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="0">
<![CDATA[
branch18427.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4825" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_10_V_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4826" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18426.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_10_V_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4827" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="0">
<![CDATA[
branch18426.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4828" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_9_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4829" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18425.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_9_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4830" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0">
<![CDATA[
branch18425.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4831" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_8_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4832" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18424.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_8_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4833" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="0" op_0_bw="0">
<![CDATA[
branch18424.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4834" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_7_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4835" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18423.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_7_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4836" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="0">
<![CDATA[
branch18423.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4837" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_6_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4838" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18422.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_6_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4839" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0">
<![CDATA[
branch18422.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4840" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_5_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4841" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18421.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_5_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="0">
<![CDATA[
branch18421.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4843" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_4_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4844" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18420.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_4_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4845" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="0">
<![CDATA[
branch18420.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4846" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_3_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4847" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18419.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_3_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4848" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="0">
<![CDATA[
branch18419.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4849" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_2_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4850" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18418.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_2_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4851" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="0">
<![CDATA[
branch18418.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4852" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_1_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4853" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18417.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_1_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4854" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="0">
<![CDATA[
branch18417.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4855" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_0_V_a_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4856" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18416.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_0_V_a_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4857" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="0">
<![CDATA[
branch18416.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4858" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:34  store i18 %tmp_17_5_4_30_i, i18* %layer2_matrix_15_V_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4859" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="18" op_1_bw="9">
<![CDATA[
branch18431.i:35  store i18 %tmp_17_5_5_30_i, i18* %layer2_matrix_15_V_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4860" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0">
<![CDATA[
branch18431.i:36  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4861" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_17_i)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="4862" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1111.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="4863" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str16, i32 %tmp_13_i)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="4864" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="4865" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1110.i:0  %p_9_i = phi i5 [ %ow_V, %10 ], [ 0, %.preheader1110.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_9_i"/></StgValue>
</operation>

<operation id="4866" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1110.i:1  %exitcond1_i = icmp eq i5 %p_9_i, -7

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="4867" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1110.i:2  %ow_V = add i5 %p_9_i, 1

]]></Node>
<StgValue><ssdm name="ow_V"/></StgValue>
</operation>

<operation id="4868" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1110.i:3  br i1 %exitcond1_i, label %.preheader1109.i.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="4869" st_id="48" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="4870" st_id="49" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="4871" st_id="50" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="4872" st_id="51" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="4873" st_id="52" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4874" st_id="53" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4875" st_id="54" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4876" st_id="55" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4877" st_id="56" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4878" st_id="57" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4879" st_id="58" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4880" st_id="59" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="4881" st_id="60" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="4882" st_id="61" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="4883" st_id="62" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4884" st_id="63" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4885" st_id="64" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4886" st_id="65" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="4887" st_id="66" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="4888" st_id="67" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:22  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="4889" st_id="68" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="4890" st_id="69" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4891" st_id="70" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4892" st_id="71" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:26  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4893" st_id="72" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:27  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4894" st_id="73" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:28  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4895" st_id="74" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4896" st_id="75" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4897" st_id="76" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4898" st_id="77" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:32  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4899" st_id="78" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:33  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4900" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="4901" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="4902" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4903" st_id="79" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:34  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4904" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_12_i)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="4905" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %.preheader1110.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4906" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="0">
<![CDATA[
.preheader1109.i.preheader:0  br label %.preheader1109.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4907" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1109.i:0  %p_1_i = phi i4 [ %oh_V, %16 ], [ 1, %.preheader1109.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="4908" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1109.i:1  %exitcond3_i = icmp eq i4 %p_1_i, -3

]]></Node>
<StgValue><ssdm name="exitcond3_i"/></StgValue>
</operation>

<operation id="4909" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1109.i:2  br i1 %exitcond3_i, label %stream_deconv_286.exit, label %.preheader1108.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1108.i.preheader:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="4911" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="0">
<![CDATA[
.preheader1108.i.preheader:1  br label %.preheader1108.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4912" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="0">
<![CDATA[
stream_deconv_286.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="4913" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1108.i:0  %p_3_i = phi i6 [ %oc_V_1, %11 ], [ 0, %.preheader1108.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_3_i"/></StgValue>
</operation>

<operation id="4914" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1108.i:1  %exitcond6_i = icmp eq i6 %p_3_i, -32

]]></Node>
<StgValue><ssdm name="exitcond6_i"/></StgValue>
</operation>

<operation id="4915" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1108.i:2  %oc_V_1 = add i6 %p_3_i, 1

]]></Node>
<StgValue><ssdm name="oc_V_1"/></StgValue>
</operation>

<operation id="4916" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1108.i:3  br i1 %exitcond6_i, label %.preheader1107.preheader.i, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="4917" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="4918" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="4919" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4920" st_id="83" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4921" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_14_i)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="4922" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader1108.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="4923" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1107.preheader.i:0  %tmp_129 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_1_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="4924" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="9" op_0_bw="8">
<![CDATA[
.preheader1107.preheader.i:1  %p_shl12_cast = zext i8 %tmp_129 to i9

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="4925" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader1107.preheader.i:2  %tmp_130 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4926" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="9" op_0_bw="5">
<![CDATA[
.preheader1107.preheader.i:3  %p_shl13_cast = zext i5 %tmp_130 to i9

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="4927" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1107.preheader.i:4  %tmp_131 = sub i9 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="4928" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="10" op_0_bw="9">
<![CDATA[
.preheader1107.preheader.i:5  %tmp_196_cast = zext i9 %tmp_131 to i10

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="4929" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="0">
<![CDATA[
.preheader1107.preheader.i:6  br label %.preheader1107.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="4930" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1107.i:0  %p_5_i = phi i4 [ %ow_V_2, %14 ], [ 1, %.preheader1107.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_5_i"/></StgValue>
</operation>

<operation id="4931" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1107.i:1  %exitcond_i = icmp eq i4 %p_5_i, -3

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="4932" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1107.i:2  br i1 %exitcond_i, label %.preheader.i.preheader, label %.preheader1106.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4933" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1106.preheader.i:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="4934" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="10" op_0_bw="4">
<![CDATA[
.preheader1106.preheader.i:1  %tmp_9_i_cast = zext i4 %p_5_i to i10

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast"/></StgValue>
</operation>

<operation id="4935" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1106.preheader.i:2  %tmp_203 = add i10 %tmp_196_cast, %tmp_9_i_cast

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="4936" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1106.preheader.i:3  %tmp_204 = shl i10 %tmp_203, 1

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="4937" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0">
<![CDATA[
.preheader1106.preheader.i:4  br label %.preheader1106.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4938" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="4939" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1106.i:0  %p_10_i = phi i6 [ %oc_V_3, %12 ], [ 0, %.preheader1106.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_10_i"/></StgValue>
</operation>

<operation id="4940" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1106.i:1  %exitcond10_i = icmp eq i6 %p_10_i, -32

]]></Node>
<StgValue><ssdm name="exitcond10_i"/></StgValue>
</operation>

<operation id="4941" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1106.i:2  %oc_V_3 = add i6 %p_10_i, 1

]]></Node>
<StgValue><ssdm name="oc_V_3"/></StgValue>
</operation>

<operation id="4942" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1106.i:3  br i1 %exitcond10_i, label %.preheader1105.i.preheader, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4943" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="4" op_0_bw="6">
<![CDATA[
:35  %tmp_205 = trunc i6 %p_10_i to i4

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="4944" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_206 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_10_i, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4945" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="10" op_0_bw="2">
<![CDATA[
:37  %newIndex3_i_cast = zext i2 %tmp_206 to i10

]]></Node>
<StgValue><ssdm name="newIndex3_i_cast"/></StgValue>
</operation>

<operation id="4946" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38  %tmp_207 = add i10 %tmp_204, %newIndex3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="4947" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="10">
<![CDATA[
:39  %tmp_292_cast = zext i10 %tmp_207 to i32

]]></Node>
<StgValue><ssdm name="tmp_292_cast"/></StgValue>
</operation>

<operation id="4948" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %layer2_matrix_0_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_0_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_a_36"/></StgValue>
</operation>

<operation id="4949" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %layer2_matrix_1_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_1_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_a_36"/></StgValue>
</operation>

<operation id="4950" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %layer2_matrix_2_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_2_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_a_36"/></StgValue>
</operation>

<operation id="4951" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %layer2_matrix_3_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_3_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_a_36"/></StgValue>
</operation>

<operation id="4952" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %layer2_matrix_4_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_4_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_a_36"/></StgValue>
</operation>

<operation id="4953" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %layer2_matrix_5_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_5_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_a_36"/></StgValue>
</operation>

<operation id="4954" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %layer2_matrix_6_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_6_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_a_36"/></StgValue>
</operation>

<operation id="4955" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %layer2_matrix_7_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_7_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_a_36"/></StgValue>
</operation>

<operation id="4956" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %layer2_matrix_8_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_8_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_a_36"/></StgValue>
</operation>

<operation id="4957" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %layer2_matrix_9_V_a_36 = getelementptr [392 x i18]* %layer2_matrix_9_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_a_36"/></StgValue>
</operation>

<operation id="4958" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %layer2_matrix_10_V_72 = getelementptr [392 x i18]* %layer2_matrix_10_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_72"/></StgValue>
</operation>

<operation id="4959" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %layer2_matrix_11_V_72 = getelementptr [392 x i18]* %layer2_matrix_11_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_72"/></StgValue>
</operation>

<operation id="4960" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %layer2_matrix_12_V_72 = getelementptr [392 x i18]* %layer2_matrix_12_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_72"/></StgValue>
</operation>

<operation id="4961" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %layer2_matrix_13_V_72 = getelementptr [392 x i18]* %layer2_matrix_13_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_72"/></StgValue>
</operation>

<operation id="4962" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %layer2_matrix_14_V_72 = getelementptr [392 x i18]* %layer2_matrix_14_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_72"/></StgValue>
</operation>

<operation id="4963" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="9" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %layer2_matrix_15_V_72 = getelementptr [392 x i18]* %layer2_matrix_15_V, i32 0, i32 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_72"/></StgValue>
</operation>

<operation id="4964" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="18" op_0_bw="9">
<![CDATA[
:56  %layer2_matrix_0_V_l_36 = load i18* %layer2_matrix_0_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_36"/></StgValue>
</operation>

<operation id="4965" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="18" op_0_bw="9">
<![CDATA[
:57  %layer2_matrix_1_V_l_36 = load i18* %layer2_matrix_1_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_36"/></StgValue>
</operation>

<operation id="4966" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="18" op_0_bw="9">
<![CDATA[
:58  %layer2_matrix_2_V_l_36 = load i18* %layer2_matrix_2_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_36"/></StgValue>
</operation>

<operation id="4967" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="18" op_0_bw="9">
<![CDATA[
:59  %layer2_matrix_3_V_l_36 = load i18* %layer2_matrix_3_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_36"/></StgValue>
</operation>

<operation id="4968" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="18" op_0_bw="9">
<![CDATA[
:60  %layer2_matrix_4_V_l_36 = load i18* %layer2_matrix_4_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_36"/></StgValue>
</operation>

<operation id="4969" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="18" op_0_bw="9">
<![CDATA[
:61  %layer2_matrix_5_V_l_36 = load i18* %layer2_matrix_5_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_36"/></StgValue>
</operation>

<operation id="4970" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="18" op_0_bw="9">
<![CDATA[
:62  %layer2_matrix_6_V_l_36 = load i18* %layer2_matrix_6_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_36"/></StgValue>
</operation>

<operation id="4971" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="18" op_0_bw="9">
<![CDATA[
:63  %layer2_matrix_7_V_l_36 = load i18* %layer2_matrix_7_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_36"/></StgValue>
</operation>

<operation id="4972" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="18" op_0_bw="9">
<![CDATA[
:64  %layer2_matrix_8_V_l_36 = load i18* %layer2_matrix_8_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_36"/></StgValue>
</operation>

<operation id="4973" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="18" op_0_bw="9">
<![CDATA[
:65  %layer2_matrix_9_V_l_36 = load i18* %layer2_matrix_9_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_36"/></StgValue>
</operation>

<operation id="4974" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="18" op_0_bw="9">
<![CDATA[
:66  %layer2_matrix_10_V_73 = load i18* %layer2_matrix_10_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_73"/></StgValue>
</operation>

<operation id="4975" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="18" op_0_bw="9">
<![CDATA[
:67  %layer2_matrix_11_V_73 = load i18* %layer2_matrix_11_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_73"/></StgValue>
</operation>

<operation id="4976" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="18" op_0_bw="9">
<![CDATA[
:68  %layer2_matrix_12_V_73 = load i18* %layer2_matrix_12_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_73"/></StgValue>
</operation>

<operation id="4977" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="18" op_0_bw="9">
<![CDATA[
:69  %layer2_matrix_13_V_73 = load i18* %layer2_matrix_13_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_73"/></StgValue>
</operation>

<operation id="4978" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="18" op_0_bw="9">
<![CDATA[
:70  %layer2_matrix_14_V_73 = load i18* %layer2_matrix_14_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_73"/></StgValue>
</operation>

<operation id="4979" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="18" op_0_bw="9">
<![CDATA[
:71  %layer2_matrix_15_V_73 = load i18* %layer2_matrix_15_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_73"/></StgValue>
</operation>

<operation id="4980" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="5" op_0_bw="6">
<![CDATA[
:73  %tmp_208 = trunc i6 %p_10_i to i5

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="4981" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="18" op_0_bw="18">
<![CDATA[
:0  %tmp_V_load = load i18* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="4982" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="18" op_0_bw="18">
<![CDATA[
:1  %tmp_V_3_load = load i18* %tmp_V_3

]]></Node>
<StgValue><ssdm name="tmp_V_3_load"/></StgValue>
</operation>

<operation id="4983" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="18" op_0_bw="18">
<![CDATA[
:2  %tmp_V_4_load = load i18* %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_4_load"/></StgValue>
</operation>

<operation id="4984" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="18" op_0_bw="18">
<![CDATA[
:3  %tmp_V_5_load = load i18* %tmp_V_5

]]></Node>
<StgValue><ssdm name="tmp_V_5_load"/></StgValue>
</operation>

<operation id="4985" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="18" op_0_bw="18">
<![CDATA[
:4  %tmp_V_6_load = load i18* %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_V_6_load"/></StgValue>
</operation>

<operation id="4986" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="18" op_0_bw="18">
<![CDATA[
:5  %tmp_V_7_load = load i18* %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_V_7_load"/></StgValue>
</operation>

<operation id="4987" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="18" op_0_bw="18">
<![CDATA[
:6  %tmp_V_8_load = load i18* %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_8_load"/></StgValue>
</operation>

<operation id="4988" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="18" op_0_bw="18">
<![CDATA[
:7  %tmp_V_9_load = load i18* %tmp_V_9

]]></Node>
<StgValue><ssdm name="tmp_V_9_load"/></StgValue>
</operation>

<operation id="4989" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="18" op_0_bw="18">
<![CDATA[
:8  %tmp_V_11_load = load i18* %tmp_V_11

]]></Node>
<StgValue><ssdm name="tmp_V_11_load"/></StgValue>
</operation>

<operation id="4990" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="18" op_0_bw="18">
<![CDATA[
:9  %tmp_V_12_load = load i18* %tmp_V_12

]]></Node>
<StgValue><ssdm name="tmp_V_12_load"/></StgValue>
</operation>

<operation id="4991" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="18" op_0_bw="18">
<![CDATA[
:10  %tmp_V_13_load = load i18* %tmp_V_13

]]></Node>
<StgValue><ssdm name="tmp_V_13_load"/></StgValue>
</operation>

<operation id="4992" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="18" op_0_bw="18">
<![CDATA[
:11  %tmp_V_14_load = load i18* %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_V_14_load"/></StgValue>
</operation>

<operation id="4993" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="18" op_0_bw="18">
<![CDATA[
:12  %tmp_V_15_load = load i18* %tmp_V_15

]]></Node>
<StgValue><ssdm name="tmp_V_15_load"/></StgValue>
</operation>

<operation id="4994" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="18" op_0_bw="18">
<![CDATA[
:13  %tmp_V_16_load = load i18* %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V_16_load"/></StgValue>
</operation>

<operation id="4995" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="18" op_0_bw="18">
<![CDATA[
:14  %tmp_V_17_load = load i18* %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V_17_load"/></StgValue>
</operation>

<operation id="4996" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="18" op_0_bw="18">
<![CDATA[
:15  %tmp_V_18_load = load i18* %tmp_V_18

]]></Node>
<StgValue><ssdm name="tmp_V_18_load"/></StgValue>
</operation>

<operation id="4997" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="18" op_0_bw="18">
<![CDATA[
:16  %tmp_V_19_load = load i18* %tmp_V_19

]]></Node>
<StgValue><ssdm name="tmp_V_19_load"/></StgValue>
</operation>

<operation id="4998" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="18" op_0_bw="18">
<![CDATA[
:17  %tmp_V_20_load = load i18* %tmp_V_20

]]></Node>
<StgValue><ssdm name="tmp_V_20_load"/></StgValue>
</operation>

<operation id="4999" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="18" op_0_bw="18">
<![CDATA[
:18  %tmp_V_21_load = load i18* %tmp_V_21

]]></Node>
<StgValue><ssdm name="tmp_V_21_load"/></StgValue>
</operation>

<operation id="5000" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="18" op_0_bw="18">
<![CDATA[
:19  %tmp_V_22_load = load i18* %tmp_V_22

]]></Node>
<StgValue><ssdm name="tmp_V_22_load"/></StgValue>
</operation>

<operation id="5001" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="18" op_0_bw="18">
<![CDATA[
:20  %tmp_V_23_load = load i18* %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V_23_load"/></StgValue>
</operation>

<operation id="5002" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="18" op_0_bw="18">
<![CDATA[
:21  %tmp_V_24_load = load i18* %tmp_V_24

]]></Node>
<StgValue><ssdm name="tmp_V_24_load"/></StgValue>
</operation>

<operation id="5003" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="18" op_0_bw="18">
<![CDATA[
:22  %tmp_V_25_load = load i18* %tmp_V_25

]]></Node>
<StgValue><ssdm name="tmp_V_25_load"/></StgValue>
</operation>

<operation id="5004" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="18" op_0_bw="18">
<![CDATA[
:23  %tmp_V_26_load = load i18* %tmp_V_26

]]></Node>
<StgValue><ssdm name="tmp_V_26_load"/></StgValue>
</operation>

<operation id="5005" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="18" op_0_bw="18">
<![CDATA[
:24  %tmp_V_27_load = load i18* %tmp_V_27

]]></Node>
<StgValue><ssdm name="tmp_V_27_load"/></StgValue>
</operation>

<operation id="5006" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="18" op_0_bw="18">
<![CDATA[
:25  %tmp_V_28_load = load i18* %tmp_V_28

]]></Node>
<StgValue><ssdm name="tmp_V_28_load"/></StgValue>
</operation>

<operation id="5007" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="18" op_0_bw="18">
<![CDATA[
:26  %tmp_V_29_load = load i18* %tmp_V_29

]]></Node>
<StgValue><ssdm name="tmp_V_29_load"/></StgValue>
</operation>

<operation id="5008" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="18" op_0_bw="18">
<![CDATA[
:27  %tmp_V_30_load = load i18* %tmp_V_30

]]></Node>
<StgValue><ssdm name="tmp_V_30_load"/></StgValue>
</operation>

<operation id="5009" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="18" op_0_bw="18">
<![CDATA[
:28  %tmp_V_31_load = load i18* %tmp_V_31

]]></Node>
<StgValue><ssdm name="tmp_V_31_load"/></StgValue>
</operation>

<operation id="5010" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="18" op_0_bw="18">
<![CDATA[
:29  %tmp_V_32_load = load i18* %tmp_V_32

]]></Node>
<StgValue><ssdm name="tmp_V_32_load"/></StgValue>
</operation>

<operation id="5011" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="18" op_0_bw="18">
<![CDATA[
:30  %tmp_V_33_load = load i18* %tmp_V_33

]]></Node>
<StgValue><ssdm name="tmp_V_33_load"/></StgValue>
</operation>

<operation id="5012" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="18" op_0_bw="18">
<![CDATA[
:31  %tmp_V_34_load = load i18* %tmp_V_34

]]></Node>
<StgValue><ssdm name="tmp_V_34_load"/></StgValue>
</operation>

<operation id="5013" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="18" op_0_bw="9">
<![CDATA[
:56  %layer2_matrix_0_V_l_36 = load i18* %layer2_matrix_0_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_0_V_l_36"/></StgValue>
</operation>

<operation id="5014" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="18" op_0_bw="9">
<![CDATA[
:57  %layer2_matrix_1_V_l_36 = load i18* %layer2_matrix_1_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_1_V_l_36"/></StgValue>
</operation>

<operation id="5015" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="18" op_0_bw="9">
<![CDATA[
:58  %layer2_matrix_2_V_l_36 = load i18* %layer2_matrix_2_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_2_V_l_36"/></StgValue>
</operation>

<operation id="5016" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="18" op_0_bw="9">
<![CDATA[
:59  %layer2_matrix_3_V_l_36 = load i18* %layer2_matrix_3_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_3_V_l_36"/></StgValue>
</operation>

<operation id="5017" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="18" op_0_bw="9">
<![CDATA[
:60  %layer2_matrix_4_V_l_36 = load i18* %layer2_matrix_4_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_4_V_l_36"/></StgValue>
</operation>

<operation id="5018" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="18" op_0_bw="9">
<![CDATA[
:61  %layer2_matrix_5_V_l_36 = load i18* %layer2_matrix_5_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_5_V_l_36"/></StgValue>
</operation>

<operation id="5019" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="18" op_0_bw="9">
<![CDATA[
:62  %layer2_matrix_6_V_l_36 = load i18* %layer2_matrix_6_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_6_V_l_36"/></StgValue>
</operation>

<operation id="5020" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="18" op_0_bw="9">
<![CDATA[
:63  %layer2_matrix_7_V_l_36 = load i18* %layer2_matrix_7_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_7_V_l_36"/></StgValue>
</operation>

<operation id="5021" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="18" op_0_bw="9">
<![CDATA[
:64  %layer2_matrix_8_V_l_36 = load i18* %layer2_matrix_8_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_8_V_l_36"/></StgValue>
</operation>

<operation id="5022" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="18" op_0_bw="9">
<![CDATA[
:65  %layer2_matrix_9_V_l_36 = load i18* %layer2_matrix_9_V_a_36, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_9_V_l_36"/></StgValue>
</operation>

<operation id="5023" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="18" op_0_bw="9">
<![CDATA[
:66  %layer2_matrix_10_V_73 = load i18* %layer2_matrix_10_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_10_V_73"/></StgValue>
</operation>

<operation id="5024" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="18" op_0_bw="9">
<![CDATA[
:67  %layer2_matrix_11_V_73 = load i18* %layer2_matrix_11_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_11_V_73"/></StgValue>
</operation>

<operation id="5025" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="18" op_0_bw="9">
<![CDATA[
:68  %layer2_matrix_12_V_73 = load i18* %layer2_matrix_12_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_12_V_73"/></StgValue>
</operation>

<operation id="5026" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="18" op_0_bw="9">
<![CDATA[
:69  %layer2_matrix_13_V_73 = load i18* %layer2_matrix_13_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_13_V_73"/></StgValue>
</operation>

<operation id="5027" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="18" op_0_bw="9">
<![CDATA[
:70  %layer2_matrix_14_V_73 = load i18* %layer2_matrix_14_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_14_V_73"/></StgValue>
</operation>

<operation id="5028" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="18" op_0_bw="9">
<![CDATA[
:71  %layer2_matrix_15_V_73 = load i18* %layer2_matrix_15_V_72, align 4

]]></Node>
<StgValue><ssdm name="layer2_matrix_15_V_73"/></StgValue>
</operation>

<operation id="5029" st_id="87" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="4">
<![CDATA[
:72  %tmp_40 = call i18 @_ssdm_op_Mux.ap_auto.16i18.i4(i18 %layer2_matrix_0_V_l_36, i18 %layer2_matrix_1_V_l_36, i18 %layer2_matrix_2_V_l_36, i18 %layer2_matrix_3_V_l_36, i18 %layer2_matrix_4_V_l_36, i18 %layer2_matrix_5_V_l_36, i18 %layer2_matrix_6_V_l_36, i18 %layer2_matrix_7_V_l_36, i18 %layer2_matrix_8_V_l_36, i18 %layer2_matrix_9_V_l_36, i18 %layer2_matrix_10_V_73, i18 %layer2_matrix_11_V_73, i18 %layer2_matrix_12_V_73, i18 %layer2_matrix_13_V_73, i18 %layer2_matrix_14_V_73, i18 %layer2_matrix_15_V_73, i4 %tmp_205)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="5030" st_id="87" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="18" op_30_bw="18" op_31_bw="18" op_32_bw="18" op_33_bw="5">
<![CDATA[
:74  %tmp_42 = call i18 @_ssdm_op_Mux.ap_auto.32i18.i5(i18 %tmp_V_load, i18 %tmp_V_3_load, i18 %tmp_V_4_load, i18 %tmp_V_5_load, i18 %tmp_V_6_load, i18 %tmp_V_7_load, i18 %tmp_V_8_load, i18 %tmp_V_9_load, i18 %tmp_V_11_load, i18 %tmp_V_12_load, i18 %tmp_V_13_load, i18 %tmp_V_14_load, i18 %tmp_V_15_load, i18 %tmp_V_16_load, i18 %tmp_V_17_load, i18 %tmp_V_18_load, i18 %tmp_V_19_load, i18 %tmp_V_20_load, i18 %tmp_V_21_load, i18 %tmp_V_22_load, i18 %tmp_V_23_load, i18 %tmp_V_24_load, i18 %tmp_V_25_load, i18 %tmp_V_26_load, i18 %tmp_V_27_load, i18 %tmp_V_28_load, i18 %tmp_V_29_load, i18 %tmp_V_30_load, i18 %tmp_V_31_load, i18 %tmp_V_32_load, i18 %tmp_V_33_load, i18 %tmp_V_34_load, i5 %tmp_208)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="5031" st_id="88" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:75  %tmp_V_37 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %mean_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="5032" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:76  %val_V_i = add i18 %tmp_42, %tmp_40

]]></Node>
<StgValue><ssdm name="val_V_i"/></StgValue>
</operation>

<operation id="5033" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:77  %op_V_read_assign = sub i18 %val_V_i, %tmp_V_37

]]></Node>
<StgValue><ssdm name="op_V_read_assign"/></StgValue>
</operation>

<operation id="5034" st_id="88" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:78  %tmp_V_38 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %std_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="5035" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="30" op_0_bw="30" op_1_bw="18" op_2_bw="12">
<![CDATA[
:79  %r_V_i_i = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %op_V_read_assign, i12 0)

]]></Node>
<StgValue><ssdm name="r_V_i_i"/></StgValue>
</operation>

<operation id="5036" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="30" op_0_bw="18">
<![CDATA[
:80  %tmp_tr_i_cast_i = sext i18 %tmp_V_38 to i30

]]></Node>
<StgValue><ssdm name="tmp_tr_i_cast_i"/></StgValue>
</operation>

<operation id="5037" st_id="88" stage="34" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="5038" st_id="89" stage="33" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="5039" st_id="90" stage="32" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="5040" st_id="91" stage="31" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="5041" st_id="92" stage="30" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="5042" st_id="93" stage="29" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="5043" st_id="94" stage="28" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="5044" st_id="95" stage="27" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="5045" st_id="96" stage="26" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="5046" st_id="97" stage="25" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="5047" st_id="98" stage="24" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="5048" st_id="99" stage="23" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="5049" st_id="100" stage="22" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="5050" st_id="101" stage="21" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="5051" st_id="102" stage="20" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="5052" st_id="103" stage="19" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="5053" st_id="104" stage="18" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="5054" st_id="105" stage="17" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="5055" st_id="106" stage="16" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="5056" st_id="107" stage="15" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="5057" st_id="108" stage="14" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="5058" st_id="109" stage="13" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="5059" st_id="110" stage="12" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="5060" st_id="111" stage="11" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="5061" st_id="112" stage="10" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="5062" st_id="113" stage="9" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="5063" st_id="114" stage="8" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="5064" st_id="115" stage="7" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="5065" st_id="116" stage="6" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="5066" st_id="117" stage="5" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="5067" st_id="118" stage="4" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="5068" st_id="119" stage="3" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="5069" st_id="120" stage="2" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="5070" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:32  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="5071" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:33  %tmp_2322_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_2322_i"/></StgValue>
</operation>

<operation id="5072" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5073" st_id="121" stage="1" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:81  %tmp_2340_i_i = sdiv i30 %r_V_i_i, %tmp_tr_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_2340_i_i"/></StgValue>
</operation>

<operation id="5074" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="17" op_0_bw="30">
<![CDATA[
:82  %tmp_209 = trunc i30 %tmp_2340_i_i to i17

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="5075" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
:83  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %tmp_2340_i_i, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="5076" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:84  %tmp_V_39 = select i1 %tmp_210, i17 0, i17 %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="5077" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="18" op_0_bw="17">
<![CDATA[
:85  %tmp_V_1 = zext i17 %tmp_V_39 to i18

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="5078" st_id="121" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:86  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5079" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:87  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_2322_i)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="5080" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
:88  br label %.preheader1106.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="5081" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="0">
<![CDATA[
.preheader1105.i.preheader:0  br label %.preheader1105.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="5082" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1105.i:0  %p_11_i = phi i6 [ %oc_V_4, %13 ], [ 0, %.preheader1105.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_11_i"/></StgValue>
</operation>

<operation id="5083" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1105.i:1  %exitcond11_i = icmp eq i6 %p_11_i, -32

]]></Node>
<StgValue><ssdm name="exitcond11_i"/></StgValue>
</operation>

<operation id="5084" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1105.i:2  %oc_V_4 = add i6 %p_11_i, 1

]]></Node>
<StgValue><ssdm name="oc_V_4"/></StgValue>
</operation>

<operation id="5085" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1105.i:3  br i1 %exitcond11_i, label %14, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="5086" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="5087" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2325_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_2325_i"/></StgValue>
</operation>

<operation id="5088" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5089" st_id="124" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5090" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_2325_i)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="5091" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond11_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader1105.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="5092" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %ow_V_2 = add i4 %p_5_i, 1

]]></Node>
<StgValue><ssdm name="ow_V_2"/></StgValue>
</operation>

<operation id="5093" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1107.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="5094" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p_6_i = phi i5 [ %ow_V_1, %15 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_6_i"/></StgValue>
</operation>

<operation id="5095" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %exitcond4_i = icmp eq i5 %p_6_i, -7

]]></Node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="5096" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:2  %ow_V_1 = add i5 %p_6_i, 1

]]></Node>
<StgValue><ssdm name="ow_V_1"/></StgValue>
</operation>

<operation id="5097" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %exitcond4_i, label %16, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="5098" st_id="127" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="5099" st_id="128" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="5100" st_id="129" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="5101" st_id="130" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="5102" st_id="131" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="5103" st_id="132" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="5104" st_id="133" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="5105" st_id="134" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="5106" st_id="135" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="5107" st_id="136" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="5108" st_id="137" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="5109" st_id="138" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="5110" st_id="139" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="5111" st_id="140" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="5112" st_id="141" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="5113" st_id="142" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="5114" st_id="143" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="5115" st_id="144" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="5116" st_id="145" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="5117" st_id="146" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:22  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="5118" st_id="147" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="5119" st_id="148" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="5120" st_id="149" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="5121" st_id="150" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:26  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="5122" st_id="151" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:27  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="5123" st_id="152" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:28  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="5124" st_id="153" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="5125" st_id="154" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="5126" st_id="155" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="5127" st_id="156" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:32  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="5128" st_id="157" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:33  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="5129" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="5130" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="5131" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5132" st_id="158" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:34  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V4, i18 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5133" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_16_i)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="5134" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="5135" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %oh_V = add i4 %p_1_i, 1

]]></Node>
<StgValue><ssdm name="oh_V"/></StgValue>
</operation>

<operation id="5136" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1109.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
