// Seed: 345711028
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  always @(1 or id_15) id_3 = id_18 == (1);
  wire id_20;
  id_21(
      .id_0({id_7, 1, 1, id_18, id_7}),
      .id_1(1'h0 * 1 - 1'b0),
      .id_2(),
      .id_3(id_20),
      .id_4(1 + id_7),
      .id_5(1 == id_15),
      .id_6(id_15),
      .id_7(id_18),
      .id_8(1),
      .id_9(id_8),
      .id_10(id_2),
      .id_11(1'b0)
  );
  assign id_18 = 1 || 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_9,
      id_9,
      id_9,
      id_14,
      id_14,
      id_12,
      id_2,
      id_14,
      id_3,
      id_9,
      id_14,
      id_12,
      id_13,
      id_12,
      id_3
  );
endmodule
