{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638726288194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638726288195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 11:44:48 2021 " "Processing started: Sun Dec 05 11:44:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638726288195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726288195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726288195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638726288978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638726288978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/my_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/architecture/datapath/src/my_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pkg (SystemVerilog) " "Found design unit 1: my_pkg (SystemVerilog)" {  } { { "../src/my_pkg.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/my_pkg.sv" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302514 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(55) " "Verilog HDL warning at ALU.sv(55): extended using \"x\" or \"z\"" {  } { { "../src/ALU.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/ALU.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638726302516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/ALU.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mux2t1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mux2t1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2t1 " "Found entity 1: MUX2t1" {  } { { "../src/MUX2t1.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MUX2t1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mux4t1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mux4t1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4t1 " "Found entity 1: MUX4t1" {  } { { "../src/MUX4t1.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MUX4t1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../src/DataPath.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mux2t1_5b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mux2t1_5b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2t1_5B " "Found entity 1: MUX2t1_5B" {  } { { "../src/MUX2t1_5B.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MUX2t1_5B.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../src/SignExtend.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/SignExtend.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/shff2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/shff2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHFF2 " "Found entity 1: SHFF2" {  } { { "../src/SHFF2.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/SHFF2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/pc.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mu_memorysystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mu_memorysystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MU_MemorySystem " "Found entity 1: MU_MemorySystem" {  } { { "../src/MU_MemorySystem.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemorySystem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mu_memoryunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mu_memoryunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MU_MemoryUnit " "Found entity 1: MU_MemoryUnit" {  } { { "../src/MU_MemoryUnit.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemoryUnit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mu_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mu_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MU_MUX " "Found entity 1: MU_MUX" {  } { { "../src/MU_MUX.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MUX.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mu_my_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/architecture/datapath/src/mu_my_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MU_my_pkg (SystemVerilog) " "Found design unit 1: MU_my_pkg (SystemVerilog)" {  } { { "../src/MU_my_pkg.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_my_pkg.sv" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MU_RAM " "Found entity 1: MU_RAM" {  } { { "../src/MU_RAM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_RAM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/mu_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/mu_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MU_ROM " "Found entity 1: MU_ROM" {  } { { "../src/MU_ROM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/rf_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_bcd " "Found entity 1: RF_bcd" {  } { { "../src/RF_bcd.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_bcd.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_ffd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/rf_ffd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_FFD " "Found entity 1: RF_FFD" {  } { { "../src/RF_FFD.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_FFD.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_ffd32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/rf_ffd32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_FFD32 " "Found entity 1: RF_FFD32" {  } { { "../src/RF_FFD32.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_FFD32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/rf_mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_mux32 " "Found entity 1: RF_mux32" {  } { { "../src/RF_mux32.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_mux32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_my_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/architecture/datapath/src/rf_my_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_my_pkg (SystemVerilog) " "Found design unit 1: RF_my_pkg (SystemVerilog)" {  } { { "../src/RF_my_pkg.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_my_pkg.sv" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/rf_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_RegFile " "Found entity 1: RF_RegFile" {  } { { "../src/RF_RegFile.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_RegFile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/rf_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/rf_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_TOP " "Found entity 1: RF_TOP" {  } { { "../src/RF_TOP.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_TOP.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/architecture/datapath/src/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/architecture/datapath/src/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Found entity 1: DATA_PATH" {  } { { "../src/DATA_PATH.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/DATA_PATH.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638726302563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726302563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATA_PATH " "Elaborating entity \"DATA_PATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638726302635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DUV " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DUV\"" {  } { { "../src/DATA_PATH.sv" "DUV" { Text "C:/PROJECTS/Architecture/DataPath/src/DATA_PATH.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc DataPath:DUV\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"DataPath:DUV\|pc:PC\"" {  } { { "../src/DataPath.sv" "PC" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2t1 DataPath:DUV\|MUX2t1:muxAddr " "Elaborating entity \"MUX2t1\" for hierarchy \"DataPath:DUV\|MUX2t1:muxAddr\"" {  } { { "../src/DataPath.sv" "muxAddr" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MU_MemoryUnit DataPath:DUV\|MU_MemoryUnit:MU " "Elaborating entity \"MU_MemoryUnit\" for hierarchy \"DataPath:DUV\|MU_MemoryUnit:MU\"" {  } { { "../src/DataPath.sv" "MU" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MU_MemorySystem DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV " "Elaborating entity \"MU_MemorySystem\" for hierarchy \"DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\"" {  } { { "../src/MU_MemoryUnit.sv" "DUV" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemoryUnit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MU_MemorySystem.sv(20) " "Verilog HDL assignment warning at MU_MemorySystem.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "../src/MU_MemorySystem.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemorySystem.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638726302652 "|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MU_ROM DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_ROM:my_rom " "Elaborating entity \"MU_ROM\" for hierarchy \"DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_ROM:my_rom\"" {  } { { "../src/MU_MemorySystem.sv" "my_rom" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemorySystem.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302653 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 MU_ROM.sv(21) " "Verilog HDL warning at MU_ROM.sv(21): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/MU_ROM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638726302655 "|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_ROM:my_rom"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i MU_ROM.sv(24) " "Verilog HDL Always Construct warning at MU_ROM.sv(24): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/MU_ROM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638726302656 "|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_ROM:my_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "myrom.data_a 0 MU_ROM.sv(12) " "Net \"myrom.data_a\" at MU_ROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "../src/MU_ROM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638726302657 "|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_ROM:my_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "myrom.waddr_a 0 MU_ROM.sv(12) " "Net \"myrom.waddr_a\" at MU_ROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "../src/MU_ROM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638726302657 "|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_ROM:my_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "myrom.we_a 0 MU_ROM.sv(12) " "Net \"myrom.we_a\" at MU_ROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "../src/MU_ROM.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638726302657 "|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_ROM:my_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MU_RAM DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_RAM:my_ram " "Elaborating entity \"MU_RAM\" for hierarchy \"DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_RAM:my_ram\"" {  } { { "../src/MU_MemorySystem.sv" "my_ram" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemorySystem.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MU_MUX DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_MUX:my_mux " "Elaborating entity \"MU_MUX\" for hierarchy \"DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_MUX:my_mux\"" {  } { { "../src/MU_MemorySystem.sv" "my_mux" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_MemorySystem.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_FFD DataPath:DUV\|RF_FFD:Instr " "Elaborating entity \"RF_FFD\" for hierarchy \"DataPath:DUV\|RF_FFD:Instr\"" {  } { { "../src/DataPath.sv" "Instr" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2t1_5B DataPath:DUV\|MUX2t1_5B:WRegmux " "Elaborating entity \"MUX2t1_5B\" for hierarchy \"DataPath:DUV\|MUX2t1_5B:WRegmux\"" {  } { { "../src/DataPath.sv" "WRegmux" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_TOP DataPath:DUV\|RF_TOP:RegFile " "Elaborating entity \"RF_TOP\" for hierarchy \"DataPath:DUV\|RF_TOP:RegFile\"" {  } { { "../src/DataPath.sv" "RegFile" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_RegFile DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT " "Elaborating entity \"RF_RegFile\" for hierarchy \"DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\"" {  } { { "../src/RF_TOP.sv" "UUT" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_TOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_bcd DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_bcd:mybcd " "Elaborating entity \"RF_bcd\" for hierarchy \"DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_bcd:mybcd\"" {  } { { "../src/RF_RegFile.sv" "mybcd" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_RegFile.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_FFD32 DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_FFD32:FFD32 " "Elaborating entity \"RF_FFD32\" for hierarchy \"DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_FFD32:FFD32\"" {  } { { "../src/RF_RegFile.sv" "FFD32" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_RegFile.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_mux32 DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_mux32:mux32_data1 " "Elaborating entity \"RF_mux32\" for hierarchy \"DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_mux32:mux32_data1\"" {  } { { "../src/RF_RegFile.sv" "mux32_data1" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_RegFile.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend DataPath:DUV\|SignExtend:signExt " "Elaborating entity \"SignExtend\" for hierarchy \"DataPath:DUV\|SignExtend:signExt\"" {  } { { "../src/DataPath.sv" "signExt" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:DUV\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"DataPath:DUV\|ALU:alu\"" {  } { { "../src/DataPath.sv" "alu" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4t1 DataPath:DUV\|MUX4t1:MUX4 " "Elaborating entity \"MUX4t1\" for hierarchy \"DataPath:DUV\|MUX4t1:MUX4\"" {  } { { "../src/DataPath.sv" "MUX4" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHFF2 DataPath:DUV\|SHFF2:SHFL2 " "Elaborating entity \"SHFF2\" for hierarchy \"DataPath:DUV\|SHFF2:SHFL2\"" {  } { { "../src/DataPath.sv" "SHFL2" { Text "C:/PROJECTS/Architecture/DataPath/src/DataPath.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726302898 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/PROJECTS/Architecture/DataPath/proj_quartus/db/DataPath.ram0_MU_ROM_abf0f1c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/PROJECTS/Architecture/DataPath/proj_quartus/db/DataPath.ram0_MU_ROM_abf0f1c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638726303949 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_RAM:my_ram\|myram " "RAM logic \"DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_RAM:my_ram\|myram\" is uninferred due to asynchronous read logic" {  } { { "../src/MU_RAM.sv" "myram" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_RAM.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1638726303994 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_ROM:my_rom\|myrom " "RAM logic \"DataPath:DUV\|MU_MemoryUnit:MU\|MU_MemorySystem:DUV\|MU_ROM:my_rom\|myrom\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/MU_ROM.sv" "myrom" { Text "C:/PROJECTS/Architecture/DataPath/src/MU_ROM.sv" 12 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638726303994 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_bcd:mybcd\|Ram0 " "RAM logic \"DataPath:DUV\|RF_TOP:RegFile\|RF_RegFile:UUT\|RF_bcd:mybcd\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/RF_bcd.sv" "Ram0" { Text "C:/PROJECTS/Architecture/DataPath/src/RF_bcd.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638726303994 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638726303994 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/PROJECTS/Architecture/DataPath/proj_quartus/db/DataPath.ram0_MU_ROM_abf0f1c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/PROJECTS/Architecture/DataPath/proj_quartus/db/DataPath.ram0_MU_ROM_abf0f1c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638726303996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638726306062 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/pc.sv" "" { Text "C:/PROJECTS/Architecture/DataPath/src/pc.sv" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638726306182 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638726306182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638726309226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PROJECTS/Architecture/DataPath/proj_quartus/output_files/DataPath.map.smsg " "Generated suppressed messages file C:/PROJECTS/Architecture/DataPath/proj_quartus/output_files/DataPath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726316729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638726317074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638726317074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6874 " "Implemented 6874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638726317705 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638726317705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6749 " "Implemented 6749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638726317705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638726317705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638726317747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 11:45:17 2021 " "Processing ended: Sun Dec 05 11:45:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638726317747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638726317747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638726317747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638726317747 ""}
