static inline struct V_1 * F_1 (\r\nconst struct V_2 * V_3 )\r\n{\r\nreturn ( void * ) V_3 + F_2 ( V_3 -> V_4 ) ;\r\n}\r\nstatic inline void * F_3 ( const struct V_2 * V_3 )\r\n{\r\nreturn ( void * ) V_3 -> V_5 ;\r\n}\r\nstatic inline void * F_4 ( const struct V_1 * V_6 )\r\n{\r\nreturn ( void * ) V_6 + F_2 ( V_6 -> V_7 ) ;\r\n}\r\nstatic T_1 F_5 ( T_1 V_8 )\r\n{\r\nint V_9 ;\r\nregister T_1 T_2 V_10 ( L_1 ) = 1 ;\r\nregister T_1 T_3 V_10 ( L_2 ) = ( T_1 ) & V_9 ;\r\nregister T_1 T_4 V_10 ( L_3 ) = V_8 ;\r\ndo {\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r0")\r\n__asmeq("%2", "r1")\r\n__asmeq("%3", "r2")\r\n#ifdef F_6\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0)\r\n: "r" (r0), "r" (r1), "r" (r2)\r\n: "r3");\r\n} while ( T_2 == V_11 );\r\nreturn T_2 ;\r\n}\r\nstatic int F_7 ( struct V_12 * V_13 , T_1 V_14 , T_1 V_15 ,\r\nconst void * V_16 , T_5 V_17 , void * V_18 ,\r\nT_5 V_19 )\r\n{\r\nint V_20 ;\r\nstruct V_2 * V_3 ;\r\nstruct V_1 * V_6 ;\r\nT_5 V_21 = sizeof( * V_3 ) + V_17 + sizeof( * V_6 ) + V_19 ;\r\nT_6 V_22 ;\r\nV_3 = F_8 ( F_9 ( V_21 ) , V_23 ) ;\r\nif ( ! V_3 )\r\nreturn - V_24 ;\r\nV_3 -> V_25 = F_10 ( V_21 ) ;\r\nV_3 -> V_7 = F_10 ( sizeof( * V_3 ) ) ;\r\nV_3 -> V_4 = F_10 ( sizeof( * V_3 ) + V_17 ) ;\r\nV_3 -> V_26 = F_10 ( ( V_14 << 10 ) | V_15 ) ;\r\nif ( V_16 )\r\nmemcpy ( F_3 ( V_3 ) , V_16 , V_17 ) ;\r\nV_6 = F_1 ( V_3 ) ;\r\nV_22 = F_11 ( V_13 , V_3 , V_21 , V_27 ) ;\r\nif ( F_12 ( V_13 , V_22 ) ) {\r\nF_13 ( V_3 ) ;\r\nreturn - V_24 ;\r\n}\r\nF_14 ( & V_28 ) ;\r\nV_20 = F_5 ( V_22 ) ;\r\nif ( V_20 < 0 )\r\nV_20 = F_15 ( V_20 ) ;\r\nF_16 ( & V_28 ) ;\r\nif ( V_20 )\r\ngoto V_29;\r\ndo {\r\nF_17 ( V_13 , V_22 + sizeof( * V_3 ) + V_17 ,\r\nsizeof( * V_6 ) , V_30 ) ;\r\n} while ( ! V_6 -> V_31 );\r\nif ( V_18 ) {\r\nF_17 ( V_13 , V_22 + sizeof( * V_3 ) + V_17 +\r\nF_2 ( V_6 -> V_7 ) ,\r\nV_19 , V_30 ) ;\r\nmemcpy ( V_18 , F_4 ( V_6 ) ,\r\nV_19 ) ;\r\n}\r\nV_29:\r\nF_18 ( V_13 , V_22 , V_21 , V_27 ) ;\r\nF_13 ( V_3 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic T_7 F_19 ( T_1 V_32 , T_1 V_3 , T_1 V_33 )\r\n{\r\nint V_9 ;\r\nregister T_1 T_2 V_10 ( L_1 ) = F_20 ( V_32 , V_3 , 1 ) ;\r\nregister T_1 T_3 V_10 ( L_2 ) = ( T_1 ) & V_9 ;\r\nregister T_1 T_4 V_10 ( L_3 ) = V_33 ;\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r0")\r\n__asmeq("%2", "r1")\r\n__asmeq("%3", "r2")\r\n#ifdef F_6\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0)\r\n: "r" (r0), "r" (r1), "r" (r2)\r\n: "r3");\r\nreturn T_2 ;\r\n}\r\nstatic T_7 F_21 ( T_1 V_32 , T_1 V_3 , T_1 V_33 , T_1 V_34 )\r\n{\r\nint V_9 ;\r\nregister T_1 T_2 V_10 ( L_1 ) = F_20 ( V_32 , V_3 , 2 ) ;\r\nregister T_1 T_3 V_10 ( L_2 ) = ( T_1 ) & V_9 ;\r\nregister T_1 T_4 V_10 ( L_3 ) = V_33 ;\r\nregister T_1 T_8 V_10 ( L_4 ) = V_34 ;\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r0")\r\n__asmeq("%2", "r1")\r\n__asmeq("%3", "r2")\r\n__asmeq("%4", "r3")\r\n#ifdef F_6\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0)\r\n: "r" (r0), "r" (r1), "r" (r2), "r" (r3)\r\n);\r\nreturn T_2 ;\r\n}\r\nT_1 F_22 ( void )\r\n{\r\nint V_9 ;\r\nstatic T_1 V_35 = - 1 ;\r\nregister T_1 T_2 V_10 ( L_1 ) ;\r\nregister T_1 T_3 V_10 ( L_2 ) ;\r\nif ( V_35 != - 1 )\r\nreturn V_35 ;\r\nF_14 ( & V_28 ) ;\r\nT_2 = 0x1 << 8 ;\r\nT_3 = ( T_1 ) & V_9 ;\r\ndo {\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r1")\r\n__asmeq("%2", "r0")\r\n__asmeq("%3", "r1")\r\n#ifdef F_6\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0), "=r" (r1)\r\n: "r" (r0), "r" (r1)\r\n: "r2", "r3");\r\n} while ( T_2 == V_11 );\r\nV_35 = T_3 ;\r\nF_16 ( & V_28 ) ;\r\nreturn V_35 ;\r\n}\r\nint F_23 ( void * V_36 , const T_9 * V_37 )\r\n{\r\nint V_38 = 0 ;\r\nint V_39 ;\r\nint V_40 [] = {\r\nV_41 ,\r\nV_42 ,\r\nV_43 ,\r\nV_44 ,\r\n} ;\r\nif ( ! V_37 || ( V_37 && F_24 ( V_37 ) ) )\r\nreturn - V_45 ;\r\nF_25 (cpu, cpus) {\r\nif ( V_39 < F_26 ( V_40 ) )\r\nV_38 |= V_40 [ V_39 ] ;\r\nelse\r\nF_27 ( V_39 , false ) ;\r\n}\r\nreturn F_21 ( V_46 , V_47 ,\r\nV_38 , F_28 ( V_36 ) ) ;\r\n}\r\nint F_29 ( struct V_12 * V_13 , void * V_36 ,\r\nconst T_9 * V_37 )\r\n{\r\nint V_20 ;\r\nint V_38 = 0 ;\r\nint V_39 ;\r\nstruct {\r\nT_10 V_38 ;\r\nT_10 V_48 ;\r\n} V_3 ;\r\nF_25 (cpu, cpus) {\r\nif ( V_36 == V_49 [ V_39 ] . V_36 )\r\ncontinue;\r\nV_38 |= V_49 [ V_39 ] . V_50 ;\r\n}\r\nif ( ! V_38 )\r\nreturn 0 ;\r\nV_3 . V_48 = F_10 ( F_28 ( V_36 ) ) ;\r\nV_3 . V_38 = F_10 ( V_38 ) ;\r\nV_20 = F_7 ( V_13 , V_46 , V_47 ,\r\n& V_3 , sizeof( V_3 ) , NULL , 0 ) ;\r\nif ( ! V_20 ) {\r\nF_25 (cpu, cpus)\r\nV_49 [ V_39 ] . V_36 = V_36 ;\r\n}\r\nreturn V_20 ;\r\n}\r\nvoid F_30 ( T_1 V_38 )\r\n{\r\nF_19 ( V_46 , V_51 ,\r\nV_38 & V_52 ) ;\r\n}\r\nint F_31 ( struct V_12 * V_13 , T_1 V_14 , T_1 V_15 )\r\n{\r\nint V_20 ;\r\nT_10 V_53 = F_10 ( ( V_14 << 10 ) | V_15 ) ;\r\nT_10 V_54 = 0 ;\r\nV_20 = F_7 ( V_13 , V_55 , V_56 ,\r\n& V_53 , sizeof( V_53 ) , & V_54 ,\r\nsizeof( V_54 ) ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nreturn F_2 ( V_54 ) ;\r\n}\r\nint F_32 ( struct V_12 * V_13 , struct V_57 * V_58 ,\r\nT_1 V_59 , T_1 * V_60 )\r\n{\r\nif ( V_59 > V_61 )\r\nreturn - V_62 ;\r\nreturn F_7 ( V_13 , V_63 , V_64 ,\r\nV_58 , V_59 * sizeof( * V_58 ) , V_60 , sizeof( * V_60 ) ) ;\r\n}\r\nvoid F_33 ( void )\r\n{\r\n}\r\nbool F_34 ( struct V_12 * V_13 , T_1 V_65 )\r\n{\r\nT_10 V_29 ;\r\nT_10 V_66 ;\r\nint V_20 ;\r\nV_66 = F_10 ( V_65 ) ;\r\nV_20 = F_7 ( V_13 , V_67 ,\r\nV_68 ,\r\n& V_66 , sizeof( V_66 ) ,\r\n& V_29 , sizeof( V_29 ) ) ;\r\nreturn V_20 ? false : ! ! V_29 ;\r\n}\r\nint F_35 ( struct V_12 * V_13 , T_1 V_65 ,\r\nT_6 V_69 )\r\n{\r\nT_10 V_70 ;\r\nint V_20 ;\r\nstruct {\r\nT_10 V_71 ;\r\nT_10 V_72 ;\r\n} V_73 ;\r\nV_73 . V_71 = F_10 ( V_65 ) ;\r\nV_73 . V_72 = F_10 ( V_69 ) ;\r\nV_20 = F_7 ( V_13 , V_67 ,\r\nV_74 ,\r\n& V_73 , sizeof( V_73 ) ,\r\n& V_70 , sizeof( V_70 ) ) ;\r\nreturn V_20 ? : F_2 ( V_70 ) ;\r\n}\r\nint F_36 ( struct V_12 * V_13 , T_1 V_65 ,\r\nT_11 V_48 , T_11 V_75 )\r\n{\r\nT_10 V_70 ;\r\nint V_20 ;\r\nstruct {\r\nT_10 V_71 ;\r\nT_10 V_48 ;\r\nT_10 V_25 ;\r\n} V_73 ;\r\nV_73 . V_71 = F_10 ( V_65 ) ;\r\nV_73 . V_48 = F_10 ( V_48 ) ;\r\nV_73 . V_25 = F_10 ( V_75 ) ;\r\nV_20 = F_7 ( V_13 , V_67 ,\r\nV_76 ,\r\n& V_73 , sizeof( V_73 ) ,\r\n& V_70 , sizeof( V_70 ) ) ;\r\nreturn V_20 ? : F_2 ( V_70 ) ;\r\n}\r\nint F_37 ( struct V_12 * V_13 , T_1 V_65 )\r\n{\r\nT_10 V_29 ;\r\nT_10 V_66 ;\r\nint V_20 ;\r\nV_66 = F_10 ( V_65 ) ;\r\nV_20 = F_7 ( V_13 , V_67 ,\r\nV_77 ,\r\n& V_66 , sizeof( V_66 ) ,\r\n& V_29 , sizeof( V_29 ) ) ;\r\nreturn V_20 ? : F_2 ( V_29 ) ;\r\n}\r\nint F_38 ( struct V_12 * V_13 , T_1 V_65 )\r\n{\r\nT_10 V_29 ;\r\nT_10 V_66 ;\r\nint V_20 ;\r\nV_66 = F_10 ( V_65 ) ;\r\nV_20 = F_7 ( V_13 , V_67 ,\r\nV_78 ,\r\n& V_66 , sizeof( V_66 ) ,\r\n& V_29 , sizeof( V_29 ) ) ;\r\nreturn V_20 ? : F_2 ( V_29 ) ;\r\n}\r\nint F_39 ( struct V_12 * V_13 , bool V_79 )\r\n{\r\nT_10 V_29 ;\r\nT_10 V_66 = F_10 ( V_79 ) ;\r\nint V_20 ;\r\nV_20 = F_7 ( V_13 , V_67 , V_80 ,\r\n& V_66 , sizeof( V_66 ) ,\r\n& V_29 , sizeof( V_29 ) ) ;\r\nreturn V_20 ? : F_2 ( V_29 ) ;\r\n}\r\nint F_40 ( struct V_12 * V_13 , T_1 V_81 , T_1 V_26 )\r\n{\r\nstruct {\r\nT_10 V_81 ;\r\nT_10 V_26 ;\r\n} V_58 ;\r\nT_10 V_70 = 0 ;\r\nint V_20 ;\r\nV_58 . V_81 = F_10 ( V_81 ) ;\r\nV_58 . V_26 = F_10 ( V_26 ) ;\r\nV_20 = F_7 ( V_13 , V_46 , V_82 ,\r\n& V_58 , sizeof( V_58 ) , & V_70 , sizeof( V_70 ) ) ;\r\nreturn V_20 ? : F_2 ( V_70 ) ;\r\n}\r\nint F_41 ( struct V_12 * V_13 , T_1 V_83 ,\r\nT_1 V_84 )\r\n{\r\nreturn - V_85 ;\r\n}\r\nint F_42 ( struct V_12 * V_13 , T_1 V_84 ,\r\nT_5 * V_75 )\r\n{\r\nreturn - V_85 ;\r\n}\r\nint F_43 ( struct V_12 * V_13 , T_12 V_48 , T_1 V_75 ,\r\nT_1 V_84 )\r\n{\r\nreturn - V_85 ;\r\n}
