timestamp 1731957982
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "gnd!" 28 142.422 1526 62 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 220 118 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 113.014 1480 60 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 184 100 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 148.957 1442 60 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 228 122 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 158.76 1398 60 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 240 128 0 0 0 0 0 0 0 0 0 0
node "gnd!" 28 122.816 1360 60 ndc 100 50 0 0 0 0 0 0 0 0 0 0 0 0 196 106 0 0 0 0 0 0 0 0 0 0
node "clock_in" 88 63.2592 1533 62 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c4" 88 63.2592 1487 60 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c3" 88 63.2592 1449 60 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c2" 88 63.2592 1405 60 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "c1" 88 63.2592 1367 60 ndif 100 50 200 90 0 0 0 0 0 0 0 0 0 0 312 164 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 127.822 1114 34 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr4" 136 134.357 1107 34 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 127.822 1078 34 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr3" 136 134.357 1071 34 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "pdr3" 136 127.822 1051 34 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr4" 136 134.357 1044 34 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 127.822 1023 34 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr2" 136 134.357 1016 34 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "pdr2" 136 127.822 983 33 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr3" 136 134.357 976 33 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 127.822 956 33 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr1" 136 134.357 949 33 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "pdr1" 136 127.822 928 33 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr2" 136 134.357 921 33 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "gnd!" 136 127.822 889 33 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 134.357 882 33 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "clock_car0" 136 127.822 862 33 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "prop1_car0" 136 134.357 855 33 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "prop1_car0" 136 127.822 834 33 ndif 500 210 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0 0 0 0 0 0 0 0 0
node "pdr1" 136 134.357 827 33 ndc 500 210 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "gen_4" 434 283.383 1107 22 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "gen_3" 434 283.383 1071 22 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "prop_4" 434 283.383 1044 22 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "gen_2" 434 283.383 1016 22 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "prop_3" 434 283.383 976 21 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "gen_1" 434 283.383 949 21 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "prop_2" 434 283.383 921 21 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "clock_in" 434 283.383 882 21 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "carry_0" 434 283.383 855 21 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "prop_1" 434 283.383 827 21 pm12c 0 0 0 0 0 0 0 0 0 0 255 244 0 0 25 20 45 28 0 0 0 0 0 0 0 0
node "clk_org" 319 273.823 1526 85 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr4" 319 273.823 1480 83 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr3" 319 273.823 1442 83 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr2" 319 273.823 1398 83 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr1" 319 273.823 1360 83 pm12c 0 0 0 0 0 0 0 0 0 0 195 184 0 0 25 20 40 26 0 0 0 0 0 0 0 0
node "pdr4" 76 30.1488 1045 320 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "pdr3" 76 30.1488 998 320 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "pdr2" 76 30.1488 948 320 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "pdr1" 76 30.1488 898 319 pdif 0 0 250 110 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 1037 297 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 990 297 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 940 297 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "clock_in" 274 383.22 890 296 pm12c 0 0 0 0 0 0 0 0 0 0 188 168 0 0 36 24 96 44 0 0 0 0 0 0 0 0
node "vdd!" 2081 1386.94 1520 94 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 356 186 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1357.53 1474 92 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 320 168 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1380.4 1436 92 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 348 182 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1390.21 1392 92 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 360 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2081 1354.26 1354 92 nw 16 16 200 90 1248 152 0 0 0 0 0 0 0 0 316 166 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 1032 314 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 985 314 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 935 314 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
node "vdd!" 2485 1589.61 885 313 nw 20 18 250 110 1488 172 0 0 0 0 0 0 0 0 380 188 0 0 0 0 0 0 0 0 0 0
cap "gnd!" "c3" 206.19
cap "vdd!" "clock_in" 476.074
cap "c4" "vdd!" 476.074
cap "vdd!" "c1" 476.074
cap "clock_in" "vdd!" 64.77
cap "prop_1" "pdr1" 23.5646
cap "clock_in" "vdd!" 64.77
cap "pdr1" "gnd!" 54.984
cap "c2" "vdd!" 476.074
cap "pdr4" "vdd!" 616.681
cap "pdr3" "prop_3" 23.5646
cap "c4" "pdr4" 68.73
cap "clk_org" "gnd!" 54.984
cap "gnd!" "c4" 206.19
cap "vdd!" "clock_in" 64.77
cap "gnd!" "clock_car0" 1030.95
cap "clock_in" "clock_car0" 23.5646
cap "vdd!" "c3" 476.074
cap "pdr2" "vdd!" 64.77
cap "prop_4" "pdr4" 23.5646
cap "clock_car0" "pdr2" 1030.95
cap "pdr1" "c1" 68.73
cap "c1" "gnd!" 206.19
cap "gnd!" "pdr3" 54.984
cap "clock_in" "gnd!" 206.19
cap "clock_car0" "pdr4" 1030.95
cap "prop_2" "pdr2" 23.5646
cap "pdr1" "pdr2" 1030.95
cap "pdr3" "pdr4" 1030.95
cap "pdr1" "vdd!" 616.681
cap "gen_1" "pdr1" 23.5646
cap "pdr1" "prop1_car0" 1030.95
cap "prop1_car0" "clock_car0" 1030.95
cap "pdr3" "vdd!" 616.681
cap "vdd!" "pdr3" 64.77
cap "pdr3" "clock_car0" 1030.95
cap "vdd!" "pdr2" 616.681
cap "c2" "gnd!" 206.19
cap "c3" "pdr3" 68.73
cap "pdr2" "gen_2" 23.5646
cap "pdr3" "gen_3" 23.5646
cap "gen_4" "pdr4" 23.5646
cap "clock_car0" "pdr1" 1030.95
cap "pdr2" "pdr3" 1030.95
cap "pdr4" "vdd!" 64.77
cap "gnd!" "pdr2" 54.984
cap "clock_in" "clk_org" 68.73
cap "vdd!" "clk_org" 64.77
cap "vdd!" "pdr1" 64.77
cap "c2" "pdr2" 68.73
cap "vdd!" "clock_in" 64.77
cap "gnd!" "pdr4" 54.984
cap "carry_0" "prop1_car0" 23.5646
fet nfet 1531 62 1532 63 40 44 "Gnd!" "clk_org" 4 0 "gnd!" 20 0 "clock_in" 20 0
fet nfet 1485 60 1486 61 40 44 "Gnd!" "pdr4" 4 0 "gnd!" 20 0 "c4" 20 0
fet nfet 1447 60 1448 61 40 44 "Gnd!" "pdr3" 4 0 "gnd!" 20 0 "c3" 20 0
fet nfet 1403 60 1404 61 40 44 "Gnd!" "pdr2" 4 0 "gnd!" 20 0 "c2" 20 0
fet nfet 1365 60 1366 61 40 44 "Gnd!" "pdr1" 4 0 "gnd!" 20 0 "c1" 20 0
fet pfet 1531 100 1532 101 80 84 "vdd!" "clk_org" 4 0 "vdd!" 40 0 "clock_in" 40 0
fet pfet 1485 98 1486 99 80 84 "vdd!" "pdr4" 4 0 "vdd!" 40 0 "c4" 40 0
fet pfet 1447 98 1448 99 80 84 "vdd!" "pdr3" 4 0 "vdd!" 40 0 "c3" 40 0
fet pfet 1403 98 1404 99 80 84 "vdd!" "pdr2" 4 0 "vdd!" 40 0 "c2" 40 0
fet pfet 1365 98 1366 99 80 84 "vdd!" "pdr1" 4 0 "vdd!" 40 0 "c1" 40 0
fet nfet 1112 34 1113 35 200 204 "Gnd!" "gen_4" 4 0 "pdr4" 100 0 "clock_car0" 100 0
fet nfet 1076 34 1077 35 200 204 "Gnd!" "gen_3" 4 0 "pdr3" 100 0 "clock_car0" 100 0
fet nfet 1049 34 1050 35 200 204 "Gnd!" "prop_4" 4 0 "pdr4" 100 0 "pdr3" 100 0
fet nfet 1021 34 1022 35 200 204 "Gnd!" "gen_2" 4 0 "pdr2" 100 0 "clock_car0" 100 0
fet nfet 981 33 982 34 200 204 "Gnd!" "prop_3" 4 0 "pdr3" 100 0 "pdr2" 100 0
fet nfet 954 33 955 34 200 204 "Gnd!" "gen_1" 4 0 "pdr1" 100 0 "clock_car0" 100 0
fet nfet 926 33 927 34 200 204 "Gnd!" "prop_2" 4 0 "pdr2" 100 0 "pdr1" 100 0
fet nfet 887 33 888 34 200 204 "Gnd!" "clock_in" 4 0 "clock_car0" 100 0 "gnd!" 100 0
fet nfet 860 33 861 34 200 204 "Gnd!" "carry_0" 4 0 "prop1_car0" 100 0 "clock_car0" 100 0
fet nfet 832 33 833 34 200 204 "Gnd!" "prop_1" 4 0 "pdr1" 100 0 "prop1_car0" 100 0
fet pfet 1043 320 1044 321 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr4" 50 0
fet pfet 996 320 997 321 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr3" 50 0
fet pfet 946 320 947 321 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr2" 50 0
fet pfet 896 319 897 320 100 104 "vdd!" "clock_in" 4 0 "vdd!" 50 0 "pdr1" 50 0
subcap "clock_in" -31.56
subcap "carry_0" -31.56
subcap "prop_1" -31.56
subcap "prop_3" -31.56
subcap "gen_1" -31.56
subcap "gen_4" -31.56
subcap "gen_3" -31.56
subcap "prop_4" -31.56
subcap "gnd!" -29.4084
subcap "c2" -9.0624
subcap "c1" -9.0624
subcap "pdr2" -19.08
subcap "pdr1" -19.08
subcap "gnd!" -16.338
subcap "c4" -2.5272
subcap "c3" -2.5272
subcap "pdr4" -7.46
subcap "pdr3" -7.46
subcap "gnd!" -45.7464
subcap "clock_in" -9.0624
subcap "clk_org" -19.08
subcap "clock_in" -13.27
subcap "clock_in" -19.08
subcap "clock_in" -19.08
subcap "clock_in" -19.08
