<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3394" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3394{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3394{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3394{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3394{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_3394{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t6_3394{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t7_3394{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3394{left:69px;bottom:979px;letter-spacing:0.13px;}
#t9_3394{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_3394{left:69px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.74px;}
#tb_3394{left:69px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3394{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3394{left:69px;bottom:864px;letter-spacing:-0.09px;}
#te_3394{left:154px;bottom:864px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tf_3394{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_3394{left:69px;bottom:813px;}
#th_3394{left:95px;bottom:817px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#ti_3394{left:121px;bottom:790px;}
#tj_3394{left:147px;bottom:792px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3394{left:121px;bottom:766px;}
#tl_3394{left:147px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3394{left:121px;bottom:741px;}
#tn_3394{left:147px;bottom:743px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#to_3394{left:69px;bottom:717px;}
#tp_3394{left:95px;bottom:720px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_3394{left:69px;bottom:694px;}
#tr_3394{left:95px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3394{left:69px;bottom:671px;}
#tt_3394{left:95px;bottom:674px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tu_3394{left:69px;bottom:648px;}
#tv_3394{left:95px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3394{left:95px;bottom:635px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tx_3394{left:69px;bottom:608px;}
#ty_3394{left:95px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3394{left:95px;bottom:595px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t10_3394{left:69px;bottom:569px;}
#t11_3394{left:95px;bottom:572px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_3394{left:95px;bottom:555px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3394{left:95px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3394{left:95px;bottom:522px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t15_3394{left:95px;bottom:505px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_3394{left:69px;bottom:455px;letter-spacing:-0.1px;}
#t17_3394{left:154px;bottom:455px;letter-spacing:-0.1px;word-spacing:0.04px;}
#t18_3394{left:69px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t19_3394{left:69px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3394{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1b_3394{left:69px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_3394{left:69px;bottom:354px;}
#t1d_3394{left:95px;bottom:357px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1e_3394{left:69px;bottom:331px;}
#t1f_3394{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_3394{left:69px;bottom:308px;}
#t1h_3394{left:95px;bottom:312px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t1i_3394{left:95px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3394{left:69px;bottom:268px;}
#t1k_3394{left:95px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3394{left:95px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3394{left:69px;bottom:229px;}
#t1n_3394{left:95px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_3394{left:69px;bottom:206px;}
#t1p_3394{left:95px;bottom:209px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1q_3394{left:95px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_3394{left:69px;bottom:142px;letter-spacing:-0.09px;}
#t1s_3394{left:154px;bottom:142px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1t_3394{left:69px;bottom:118px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_3394{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3394{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3394{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3394{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3394{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3394{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3394{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3394" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3394Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3394" style="-webkit-user-select: none;"><object width="935" height="1210" data="3394/3394.svg" type="image/svg+xml" id="pdf3394" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3394" class="t s1_3394">11-10 </span><span id="t2_3394" class="t s1_3394">Vol. 3A </span>
<span id="t3_3394" class="t s2_3394">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3394" class="t s3_3394">For the P6 family and Pentium processors, the local APIC ID field in the local APIC ID register is 4 bits. Encodings </span>
<span id="t5_3394" class="t s3_3394">0H through EH can be used to uniquely identify 15 different processors connected to the APIC bus. For the Pentium </span>
<span id="t6_3394" class="t s3_3394">4 and Intel Xeon processors, the xAPIC specification extends the local APIC ID field to 8 bits. These can be used to </span>
<span id="t7_3394" class="t s3_3394">identify up to 255 processors in the system. </span>
<span id="t8_3394" class="t s4_3394">11.4.7 </span><span id="t9_3394" class="t s4_3394">Local APIC State </span>
<span id="ta_3394" class="t s3_3394">The following sections describe the state of the local APIC and its registers following a power-up or reset, after the </span>
<span id="tb_3394" class="t s3_3394">local APIC has been software disabled, following an INIT reset, and following an INIT-deassert message. </span>
<span id="tc_3394" class="t s3_3394">x2APIC will introduce 32-bit ID; see Section 11.12. </span>
<span id="td_3394" class="t s5_3394">11.4.7.1 </span><span id="te_3394" class="t s5_3394">Local APIC State After Power-Up or Reset </span>
<span id="tf_3394" class="t s3_3394">Following a power-up or reset of the processor, the state of local APIC and its registers are as follows: </span>
<span id="tg_3394" class="t s6_3394">• </span><span id="th_3394" class="t s3_3394">The following registers are reset to all 0s. </span>
<span id="ti_3394" class="t s7_3394">• </span><span id="tj_3394" class="t s3_3394">IRR, ISR, TMR, ICR, LDR, and TPR. </span>
<span id="tk_3394" class="t s7_3394">• </span><span id="tl_3394" class="t s3_3394">Timer initial count and timer current count registers. </span>
<span id="tm_3394" class="t s7_3394">• </span><span id="tn_3394" class="t s3_3394">Divide configuration register. </span>
<span id="to_3394" class="t s6_3394">• </span><span id="tp_3394" class="t s3_3394">The DFR register is reset to all 1s. </span>
<span id="tq_3394" class="t s6_3394">• </span><span id="tr_3394" class="t s3_3394">The LVT register is reset to 0s except for the mask bits; these are set to 1s. </span>
<span id="ts_3394" class="t s6_3394">• </span><span id="tt_3394" class="t s3_3394">The local APIC version register is not affected. </span>
<span id="tu_3394" class="t s6_3394">• </span><span id="tv_3394" class="t s3_3394">The local APIC ID register is set to a unique APIC ID. (Pentium and P6 family processors only). The Arb ID </span>
<span id="tw_3394" class="t s3_3394">register is set to the value in the APIC ID register. </span>
<span id="tx_3394" class="t s6_3394">• </span><span id="ty_3394" class="t s3_3394">The spurious-interrupt vector register is initialized to 000000FFH. By setting bit 8 to 0, software disables the </span>
<span id="tz_3394" class="t s3_3394">local APIC. </span>
<span id="t10_3394" class="t s6_3394">• </span><span id="t11_3394" class="t s3_3394">If the processor is the only processor in the system or it is the BSP in an MP system (see Section 9.4.1, “BSP </span>
<span id="t12_3394" class="t s3_3394">and AP Processors”); the local APIC will respond normally to INIT and NMI messages, to INIT# signals and to </span>
<span id="t13_3394" class="t s3_3394">STPCLK# signals. If the processor is in an MP system and has been designated as an AP; the local APIC will </span>
<span id="t14_3394" class="t s3_3394">respond the same as for the BSP. In addition, it will respond to SIPI messages. For P6 family processors only, </span>
<span id="t15_3394" class="t s3_3394">an AP will not respond to a STPCLK# signal. </span>
<span id="t16_3394" class="t s5_3394">11.4.7.2 </span><span id="t17_3394" class="t s5_3394">Local APIC State After It Has Been Software Disabled </span>
<span id="t18_3394" class="t s3_3394">When the APIC software enable/disable flag in the spurious interrupt vector register has been explicitly cleared (as </span>
<span id="t19_3394" class="t s3_3394">opposed to being cleared during a power up or reset), the local APIC is temporarily disabled (see Section 11.4.3, </span>
<span id="t1a_3394" class="t s3_3394">“Enabling or Disabling the Local APIC”). The operation and response of a local APIC while in this software-disabled </span>
<span id="t1b_3394" class="t s3_3394">state is as follows: </span>
<span id="t1c_3394" class="t s6_3394">• </span><span id="t1d_3394" class="t s3_3394">The local APIC will respond normally to INIT, NMI, SMI, and SIPI messages. </span>
<span id="t1e_3394" class="t s6_3394">• </span><span id="t1f_3394" class="t s3_3394">Pending interrupts in the IRR and ISR registers are held and require masking or handling by the CPU. </span>
<span id="t1g_3394" class="t s6_3394">• </span><span id="t1h_3394" class="t s3_3394">The local APIC can still issue IPIs. It is software’s responsibility to avoid issuing IPIs through the IPI mechanism </span>
<span id="t1i_3394" class="t s3_3394">and the ICR register if sending interrupts through this mechanism is not desired. </span>
<span id="t1j_3394" class="t s6_3394">• </span><span id="t1k_3394" class="t s3_3394">The reception of any interrupt or transmission of any IPIs that are in progress when the local APIC is disabled </span>
<span id="t1l_3394" class="t s3_3394">are completed before the local APIC enters the software-disabled state. </span>
<span id="t1m_3394" class="t s6_3394">• </span><span id="t1n_3394" class="t s3_3394">The mask bits for all the LVT entries are set. Attempts to reset these bits will be ignored. </span>
<span id="t1o_3394" class="t s6_3394">• </span><span id="t1p_3394" class="t s3_3394">(For Pentium and P6 family processors) The local APIC continues to listen to all bus messages in order to keep </span>
<span id="t1q_3394" class="t s3_3394">its arbitration ID synchronized with the rest of the system. </span>
<span id="t1r_3394" class="t s5_3394">11.4.7.3 </span><span id="t1s_3394" class="t s5_3394">Local APIC State After an INIT Reset (“Wait-for-SIPI” State) </span>
<span id="t1t_3394" class="t s3_3394">An INIT reset of the processor can be initiated in either of two ways: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
