#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001117390 .scope module, "Clock_gen" "Clock_gen" 2 3;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0000000000fc2fc0 .param/l "PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v00000000011177e0_0 .var "clk", 0 0;
S_0000000001117510 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 10, 2 10 0, S_0000000001117390;
 .timescale -4 -4;
    .scope S_0000000001117390;
T_0 ;
    %fork t_1, S_0000000001117510;
    %jmp t_0;
    .scope S_0000000001117510;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011177e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011177e0_0, 0;
    %delay 5, 0;
    %end;
    .scope S_0000000001117390;
t_0 %join;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\Clock_gen.v";
