/*
 * File Name:         hdl_prj\ipcore\UZ_D_GaN_ip_v1_0\include\UZ_D_GaN_ip_addr.h
 * Description:       C Header File
 * Created:           2021-04-29 17:24:50
*/

#ifndef UZ_D_GAN_IP_H_
#define UZ_D_GAN_IP_H_

#define  IPCore_Reset_UZ_D_GaN_ip                   0x0  //write 0x1 to bit 0 to reset IP core
#define  IPCore_Enable_UZ_D_GaN_ip                  0x4  //enabled (by default) when bit 0 is 0x1
#define  IPCore_Timestamp_UZ_D_GaN_ip               0x8  //contains unique IP timestamp (yymmddHHMM): 2104291724
#define  AXI_Gan_Temp_1_freq_Data_UZ_D_GaN_ip       0x100  //data register for Outport AXI_Gan_Temp_1_freq
#define  AXI_Gan_Temp_1_hightime_Data_UZ_D_GaN_ip   0x104  //data register for Outport AXI_Gan_Temp_1_hightime
#define  AXI_Gan_Temp_1_lowtime_Data_UZ_D_GaN_ip    0x108  //data register for Outport AXI_Gan_Temp_1_lowtime
#define  AXI_Gan_Temp_1_dutycyc_Data_UZ_D_GaN_ip    0x10C  //data register for Outport AXI_Gan_Temp_1_dutycyc
#define  AXI_Gan_Temp_2_freq_Data_UZ_D_GaN_ip       0x110  //data register for Outport AXI_Gan_Temp_2_freq
#define  AXI_Gan_Temp_2_hightime_Data_UZ_D_GaN_ip   0x114  //data register for Outport AXI_Gan_Temp_2_hightime
#define  AXI_Gan_Temp_2_lowtime_Data_UZ_D_GaN_ip    0x118  //data register for Outport AXI_Gan_Temp_2_lowtime
#define  AXI_Gan_Temp_2_dutycyc_Data_UZ_D_GaN_ip    0x11C  //data register for Outport AXI_Gan_Temp_2_dutycyc
#define  AXI_Gan_Temp_3_freq_Data_UZ_D_GaN_ip       0x120  //data register for Outport AXI_Gan_Temp_3_freq
#define  AXI_Gan_Temp_3_hightime_Data_UZ_D_GaN_ip   0x124  //data register for Outport AXI_Gan_Temp_3_hightime
#define  AXI_Gan_Temp_3_lowtime_Data_UZ_D_GaN_ip    0x128  //data register for Outport AXI_Gan_Temp_3_lowtime
#define  AXI_Gan_Temp_3_dutycyc_Data_UZ_D_GaN_ip    0x12C  //data register for Outport AXI_Gan_Temp_3_dutycyc
#define  AXI_Gan_Temp_4_freq_Data_UZ_D_GaN_ip       0x130  //data register for Outport AXI_Gan_Temp_4_freq
#define  AXI_Gan_Temp_4_hightime_Data_UZ_D_GaN_ip   0x134  //data register for Outport AXI_Gan_Temp_4_hightime
#define  AXI_Gan_Temp_4_lowtime_Data_UZ_D_GaN_ip    0x138  //data register for Outport AXI_Gan_Temp_4_lowtime
#define  AXI_Gan_Temp_4_dutycyc_Data_UZ_D_GaN_ip    0x13C  //data register for Outport AXI_Gan_Temp_4_dutycyc
#define  AXI_Gan_Temp_5_freq_Data_UZ_D_GaN_ip       0x140  //data register for Outport AXI_Gan_Temp_5_freq
#define  AXI_Gan_Temp_5_hightime_Data_UZ_D_GaN_ip   0x144  //data register for Outport AXI_Gan_Temp_5_hightime
#define  AXI_Gan_Temp_5_lowtime_Data_UZ_D_GaN_ip    0x148  //data register for Outport AXI_Gan_Temp_5_lowtime
#define  AXI_Gan_Temp_5_dutycyc_Data_UZ_D_GaN_ip    0x14C  //data register for Outport AXI_Gan_Temp_5_dutycyc
#define  AXI_Gan_Temp_6_freq_Data_UZ_D_GaN_ip       0x150  //data register for Outport AXI_Gan_Temp_6_freq
#define  AXI_Gan_Temp_6_hightime_Data_UZ_D_GaN_ip   0x154  //data register for Outport AXI_Gan_Temp_6_hightime
#define  AXI_Gan_Temp_6_lowtime_Data_UZ_D_GaN_ip    0x158  //data register for Outport AXI_Gan_Temp_6_lowtime
#define  AXI_Gan_Temp_6_dutycyc_Data_UZ_D_GaN_ip    0x15C  //data register for Outport AXI_Gan_Temp_6_dutycyc

#endif /* UZ_D_GAN_IP_H_ */
