#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 15 13:46:26 2025
# Process ID         : 8608
# Current directory  : C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.runs/synth_1
# Command line       : vivado.exe -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file           : C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.runs/synth_1/alchitry_top.vds
# Journal file       : C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.runs/synth_1\vivado.jou
# Running On         : zacy-2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 PRO 7840U w/ Radeon 780M Graphics  
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32980 MB
# Swap memory        : 2080 MB
# Total Virtual      : 35060 MB
# Available Virtual  : 14762 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 985.273 ; gain = 467.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b110 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b101 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:7]
	Parameter DIGITS bound to: 2'b10 
	Parameter MODE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/decimal_counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/decimal_counter.sv:7]
WARNING: [Synth 8-689] width (1) of port connection 'start' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:31]
WARNING: [Synth 8-689] width (1) of port connection 'limit' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:32]
WARNING: [Synth 8-689] width (1) of port connection 'start' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:31]
WARNING: [Synth 8-689] width (1) of port connection 'limit' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'multi_decimal_counter' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_decimal_counter__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:7]
	Parameter DIGITS bound to: 2'b10 
	Parameter MODE bound to: 1'b0 
WARNING: [Synth 8-689] width (1) of port connection 'start' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:31]
WARNING: [Synth 8-689] width (1) of port connection 'limit' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:32]
WARNING: [Synth 8-689] width (1) of port connection 'start' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:31]
WARNING: [Synth 8-689] width (1) of port connection 'limit' does not match port width (4) of module 'decimal_counter' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'multi_decimal_counter__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/multi_decimal_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'input_controller' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/input_controller.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 11'b11111010000 
	Parameter MIN_DELAY bound to: 1'b1 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'input_controller' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/input_controller.sv:7]
INFO: [Synth 8-6157] synthesizing module 'number_generator' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/number_generator.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'random_number_generator' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/random_number_generator.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'pn_gen' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/pn_gen.sv:7]
	Parameter SEED bound to: 33'b110010100001100001111010000011000 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/pn_gen.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'random_number_generator' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/random_number_generator.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/bin_to_dec.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/bin_to_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alu.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'adder_rca' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder_rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'adder_fa' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder_fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_fa' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder_fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_rca' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder_rca.sv:7]
INFO: [Synth 8-6157] synthesizing module 'twos_complement' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/twos_complement.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'twos_complement' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/twos_complement.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/divider.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'compare_mux_4' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare_mux_4.sv:7]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare_mux_4.sv:21]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare_mux_4.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare_mux_4.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'compare_mux_4' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare_mux_4.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'number_generator' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/number_generator.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alu.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'adder_rca__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder_rca.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'adder_rca__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder_rca.sv:7]
INFO: [Synth 8-6157] synthesizing module 'twos_complement__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/twos_complement.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'twos_complement__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/twos_complement.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/divider.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare__parameterized0' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare.sv:7]
	Parameter SIZE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'compare__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu__parameterized0' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'toggle_mode' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/toggle_mode.sv:7]
	Parameter COLUMN_DIMENSION bound to: 3'b100 
	Parameter ROW_DIMENSION bound to: 1'b1 
	Parameter PIXEL_COUNT bound to: 3'b100 
	Parameter BUFFER_SIZE bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'ws2812b_driver' [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/ws2812b_driver.sv:7]
	Parameter PIXEL_COUNT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/ws2812b_driver.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_driver' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/ws2812b_driver.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'toggle_mode' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/toggle_mode.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alchitry_top.sv:254]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-7129] Port in[2] in module compare_mux_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in[1] in module compare_mux_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][1] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][0] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][1] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][0] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][1] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][0] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][1] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][0] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][2] in module multi_decimal_counter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.906 ; gain = 589.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.906 ; gain = 589.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.906 ; gain = 589.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1106.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1198.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1198.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1198.438 ; gain = 680.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1198.438 ; gain = 680.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1198.438 ; gain = 680.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'ws2812b_driver'
INFO: [Synth 8-802] inferred FSM for state register 'D_states_q_reg' in module 'alchitry_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               01
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'ws2812b_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE1 |                            00010 |                              100
                 iSTATE3 |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_states_q_reg' using encoding 'one-hot' in module 'alchitry_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.438 ; gain = 680.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2338  
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 70    
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 21    
	   5 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1156  
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 57    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst_n in module input_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][1] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][0] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][1] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][0] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][3] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][2] in module multi_decimal_counter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][1] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[1][0] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port start[0][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][1] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[1][0] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][3] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port limit[0][2] in module multi_decimal_counter is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_D_states_q_reg[2]) is unused and will be removed from module alchitry_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1198.438 ; gain = 680.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1304.203 ; gain = 786.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1333.598 ; gain = 815.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_D_states_q_reg[4]) is unused and will be removed from module alchitry_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1346.910 ; gain = 829.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     5|
|4     |LUT2   |    23|
|5     |LUT3   |    10|
|6     |LUT4   |    11|
|7     |LUT5   |    11|
|8     |LUT6   |    18|
|9     |FDPE   |     8|
|10    |FDRE   |    54|
|11    |FDSE   |     2|
|12    |IBUF   |    32|
|13    |OBUF   |    46|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1532.777 ; gain = 923.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.777 ; gain = 1014.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1532.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1532.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 28c32449
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1532.777 ; gain = 1207.406
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1532.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Alchitry/ProgramFiles/1D/02_device_FSM/build/vivado/02_device_FSM.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 13:47:22 2025...
