<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › powertv › asic › irq_asic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>irq_asic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Portions copyright (C) 2005-2009 Scientific Atlanta</span>
<span class="cm"> * Portions copyright (C) 2009 Cisco Systems, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Modified from arch/mips/kernel/irq-rm7000.c:</span>
<span class="cm"> * Copyright (C) 2003 Ralf Baechle</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>

<span class="cp">#include &lt;asm/mach-powertv/asic_regs.h&gt;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">unmask_asic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">enable_bit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">enable_bit</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_0</span><span class="p">)</span> <span class="o">|</span> <span class="n">enable_bit</span><span class="p">,</span> <span class="n">ien_int_0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_1</span><span class="p">)</span> <span class="o">|</span> <span class="n">enable_bit</span><span class="p">,</span> <span class="n">ien_int_1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_2</span><span class="p">)</span> <span class="o">|</span> <span class="n">enable_bit</span><span class="p">,</span> <span class="n">ien_int_2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_3</span><span class="p">)</span> <span class="o">|</span> <span class="n">enable_bit</span><span class="p">,</span> <span class="n">ien_int_3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mask_asic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">disable_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">disable_mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">disable_mask</span><span class="p">,</span> <span class="n">ien_int_0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">disable_mask</span><span class="p">,</span> <span class="n">ien_int_1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">disable_mask</span><span class="p">,</span> <span class="n">ien_int_2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">asic_write</span><span class="p">(</span><span class="n">asic_read</span><span class="p">(</span><span class="n">ien_int_3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">disable_mask</span><span class="p">,</span> <span class="n">ien_int_3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">asic_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ASIC Level&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">mask_asic_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">unmask_asic_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">asic_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* set priority to 0 */</span>
	<span class="n">write_c0_status</span><span class="p">(</span><span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x0000fc00</span><span class="p">));</span>

	<span class="n">asic_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ien_int_0</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ien_int_1</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ien_int_2</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ien_int_3</span><span class="p">);</span>

	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0x0fffffff</span><span class="p">,</span> <span class="n">int_level_3_3</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_3_2</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_3_1</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_3_0</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_2_3</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_2_2</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_2_1</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_2_0</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_1_3</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_1_2</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_1_1</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_1_0</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_0_3</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_0_2</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_0_1</span><span class="p">);</span>
	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">int_level_0_0</span><span class="p">);</span>

	<span class="n">asic_write</span><span class="p">(</span><span class="mh">0xf</span><span class="p">,</span> <span class="n">int_int_scan</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize interrupt handlers.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
