blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
bm_sprite_br.v,verilog,xil_defaultlib,../../../../FPGA_Bomberman.gen/sources_1/ip/bm_sprite_br/sim/bm_sprite_br.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
