<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="connected" />
<meta name="abstract" content="Checks for connectivity between connected shapes when there is a source netlist present. When no source netlist is present, it checks for matching text strings on connected shapes." />
<meta name="description" content="Checks for connectivity between connected shapes when there is a source netlist present. When no source netlist is present, it checks for matching text strings on connected shapes." />
<meta name="prodname" content="Calibre 3DSTACK User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-23" />
<meta name="Topline" content="Siemens EDA" />
<meta name="GenerateOnlyChangedTopics" content="no" />
<meta name="IncludeDraftCommentsInChangeLog" content="all;show" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="HighlightChanges" content="yes" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_3dstack_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® 3DSTACK User’s Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P11716,product.id.P10089,product.id.P10099" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id47e302ea-c2c1-4540-8417-4fff64b43adc" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>connected</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="connected" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P11716,product.id.P10089,product.id.P10099" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id47e302ea-c2c1-4540-8417-4fff64b43adc">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">connected</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><span class="shortdesc">Checks for connectivity between
connected shapes when there is a source netlist present. When no
source netlist is present, it checks for matching text strings on
connected shapes. </span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">connected</span><br />
<span class="keyword ParameterName Required">-check_name</span> <span class="keyword ParameterName RequiredReplaceable">check_name</span> <br />
{<span class="keyword ParameterName Optional">[‑layer_type1</span> <span class="keyword ParameterName OptionalReplaceable">placed_layer_type1</span> [<span class="keyword ParameterName Optional">‑layer_type2</span> <span class="keyword ParameterName OptionalReplaceable">placed_layer_type2</span>]] <br />
   | <span class="keyword ParameterName Optional">[-die1</span> <span class="keyword ParameterName OptionalReplaceable">die_name</span> {[-standalone [-short_only | -open_only]] | <span class="keyword ParameterName Optional">[-die2</span> <span class="keyword ParameterName OptionalReplaceable">die_name</span>]}]}<br />
[<span class="keyword ParameterName Optional">-stack</span> ‘{’ <span class="keyword ParameterName OptionalReplaceable">stack_name_list</span> ‘}’] <br />
[<span class="keyword ParameterName OptionalDefault">-detailed</span>]<br />
[-black_box]<br />
[-white_box]<br />
[-isolate_path]<br />
[<span class="keyword ParameterName Optional">‑net_mismatch</span> {ALL | {[MULTI_NAME] [<span class="keyword ParameterName OptionalDefault">MISMATCH</span>] [<span class="keyword ParameterName OptionalDefault">MISSING_NAME</span>]}}]<br />
[<span class="keyword ParameterName Optional">‑nothrutier</span>]<br />
[<span class="keyword ParameterName Optional">‑no_dangling_ports</span>]<br />
[<span class="keyword ParameterName Optional">-no_extra_ports</span>]<br />
[<span class="keyword ParameterName Optional">-no_missing_ports</span>] <br />
<span class="ph">[<span class="keyword ParameterName Optional">-pin_list</span> <span class="keyword ParameterName OptionalReplaceable">list_of_pins</span>] </span><br />
[<span class="keyword ParameterName Optional">-text_checks</span> ‘{’<span class="keyword ParameterName OptionalDefault">ALL</span><span class="keyword ParameterName Optional"> | NONE | [</span><span class="keyword ParameterName OptionalReplaceable">type</span> …]‘}’] <br />
[<span class="keyword ParameterName Optional">-comment</span><span class="keyword ParameterName RequiredReplaceable"> </span>“<span class="keyword ParameterName OptionalReplaceable">comment</span>”] <br />
[<span class="keyword ParameterName OptionalReplaceable">rve_option …</span>]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idbaed25e8-3dc7-44d2-b02a-7c9b8499ca59"><span class="keyword ParameterName Required">-check_name</span> <span class="keyword ParameterName RequiredReplaceable">check_name</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Required
argument and value set that specifies a check name, which is used
when writing out results. If this command is specified multiple
times, each <span class="keyword ParameterName RequiredReplaceable">check_name</span> must
be unique.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id2638f251-43a8-488e-b964-7452248d12a9"><span class="keyword ParameterName Optional">‑layer_type1</span> <span class="keyword ParameterName OptionalReplaceable">placed_layer_type1</span> <span class="keyword ParameterName Optional">[‑layer_type2</span> <span class="keyword ParameterName OptionalReplaceable">placed_layer_type2</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">Argument and value set
that specifies the type(s) of the layer for which the check is applied.</p>
<p class="p">If you do not specify a second
layer type with the ‑layer_type2 option, Calibre 3DSTACK performs
connectivity checks on <span class="keyword ParameterName OptionalReplaceable">placed_layer_type1</span> layer
inside the die. See “<a class="xref fm:HeadingAndPage" href="#id47e302ea-c2c1-4540-8417-4fff64b43adc__id855a3891-c8a6-409b-96d6-e1e75966d522">Internal Connectivity Checking</a>” for details.</p>
<p class="p">If you do not specify a layer type or a die, the tool performs
a connectivity check on the entire assembly.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id8e8c71bd-7683-47fa-91f9-4d780b17744d"><span class="keyword ParameterName Optional">-die1</span> <span class="keyword ParameterName OptionalReplaceable">die_name</span> {[-standalone [-short_only | -open_only]] | [<span class="keyword ParameterName Optional">-die2</span> <span class="keyword ParameterName OptionalReplaceable">die_name</span>]}</dt>
<dd class="dd ArgumentDescription"><p class="p">Argument and value set that checks connectivity
for one or more dies. This argument cannot be specified with the
‑layer_type1 or ‑layer_type2 arguments.</p>
<p class="p">The benefit of this die-name to die-name connectivity checking
is that pin text layers can be attached to any one (or multiple)
layers in the die and Calibre 3DSTACK automatically constructs the
pins for this die. If you perform layer-type to layer-type connectivity checking,
pin text layers must be attached to the layer type that represent
the pins. This argument set has the following two modes:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id3cb12773-af65-4e7b-97a9-eaf34e29d30d"><p class="p">-die1 <span class="keyword ParameterName OptionalReplaceable">die_name</span> ‑standalone
— Checks the internal connectivity of the specified die. This option
checks the internal connectivity of the die in isolation, ignoring
any external connections from the assembly operations. If you use
this option and your assembly only contains one die, then you do
not need to include any stack definitions because the tool generates
the stack internally.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Dangling port checks are automatically disabled for standalone
connectivity checking.</p>
</div>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id5b756ab6-df6c-4efe-9049-75b9159d5590"><p class="p">-short_only
— Optional argument that specifies to exclusively reports connectivity errors
due to shorted nets. This option can only be used on a standalone
die using the “connected -die1 <span class="keyword ParameterName OptionalReplaceable">die</span> ‑standalone”
argument set.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__ide953c914-0257-4afb-8dbf-945e6bda4b4f"><p class="p">-open_only
— Optional argument that specifies to exclusively reports connectivity errors
due to open nets. This option can only be used on a standalone die
using the “connected -die1 <span class="keyword ParameterName OptionalReplaceable">die</span> ‑standalone”
argument set.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idd3caf997-2ed3-4aad-85f4-5360ae53b32e"><p class="p">-die1 <span class="keyword ParameterName OptionalReplaceable">die_name</span> -die2 <span class="keyword ParameterName OptionalReplaceable">die_name2</span> —
Checks the connectivity between the two specified dies.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id5db70519-44da-45e2-962d-180eb6a60203"><span class="keyword ParameterName Optional">-stack</span> ‘{’ <span class="keyword ParameterName OptionalReplaceable">stack_name_list</span> ‘}’ </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument and
value set that specifies the stack(s) for which the rule check is applied.
If this argument set is not specified, the check is applied to all
stacks. The stack with the given name should be specified. If the
-stack argument is specified, the checks are applied only to specified
stack(s).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id89065cea-2e4e-477d-82a6-0bc92a0b04bc"><span class="keyword ParameterName OptionalDefault">-detailed</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Argument that enables detailed
reporting of connectivity errors. This option is always enabled.
Additional properties are reported for each result:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id16f1209b-1bab-4d52-8b65-ed5b9508816b"><p class="p">LNC
(Layout Net Components) — the names of the ports connected to the
layout net.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__ida094552a-44df-4a77-95cc-f6eb54f34954"><p class="p">SNC
(Source Net Components) — the names of the ports connected to the
source net.</p>
</li>
</ul>
<p class="p">This feature has no effect if <a class="xref fm:HeadingOnly" href="Command_SourceNetlist_idc6b6d554.html#idc6b6d554-cb17-4d76-bc2e-599c37720c29__Command_SourceNetlist_idc6b6d554.xml#idc6b6d554-cb17-4d76-bc2e-599c37720c29" title="Imports a source netlist file used for connectivity comparison. It is highly recommended that you use a source netlist during the verification of your assembly.">source_netlist</a> is not present in the chip stack
rule file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id66582c44-fe63-4508-8dca-5d153a7c6c22">-isolate_path</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that enables path isolation
for connected results that involve shorts. This feature enables
you to highlight paths between shorted pins or pads in your design
that can help debug the cause of connectivity errors. </p>
<p class="p">When you enable this option, the shorts in connectivity results
are filtered under a <var class="keyword varname">connect_check_name</var>_isolated
result to display only the ports that are physically involved in
the short. This option has no effect on open circuit results. See “<a class="xref fm:HeadingAndPage" href="TaskTop_UsingPathIsolationToDebugShorts_id09824455.html#id09824455-7c5a-4218-9500-b7359697c377__TaskTop_UsingPathIsolationToDebugShorts_id09824455.xml#id09824455-7c5a-4218-9500-b7359697c377" title="Shorts can often be difficult to debug in the context of the whole design. Calibre 3DSTACK includes optional features that can help identify only the physical objects that are involved in a connectivity short.">Using Path Isolation to Debug Shorts</a>” for an example.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id1e223ba6-c8f4-4901-9402-227434964741"><span class="keyword ParameterName Optional">‑net_mismatch</span> {ALL | {[MULTI_NAME] [<span class="keyword ParameterName OptionalDefault">MISMATCH</span>] [<span class="keyword ParameterName OptionalDefault">MISSING_NAME</span>]}}</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies to check
for net text issues on the specified layer. You must specify either <a class="xref fm:HeadingOnly" href="Command_AttachText_idc49fc72f.html#idc49fc72f-c36c-4f32-b839-a6fda6c1731f__Command_AttachText_idc49fc72f.xml#idc49fc72f-c36c-4f32-b839-a6fda6c1731f" title="Attaches text to a placed layer for connectivity extraction and checking.">attach_text</a> ‑net_text
or <a class="xref fm:HeadingOnly" href="Command_Die_id26689578.html#id26689578-2ecc-4874-b178-e06e0beb9afc__Command_Die_id26689578.xml#id26689578-2ecc-4874-b178-e06e0beb9afc" title="Defines a single die in the assembly. This statement includes a number of arguments that define the name, layout path, and layers.">die</a> -layer_info
‑net_text on the layer, depending on your rule file syntax. The
tool issues a warning and skips net text checks if these options are
not specified for the layer. MISMATCH and MISSING_NAME errors are
reported by default.</p>
<p class="p">See “<a class="xref fm:HeadingAndPage" href="#id47e302ea-c2c1-4540-8417-4fff64b43adc__id8a1562de-5d84-4931-a258-3d0beedaf75c">Net Text Mismatch Checking</a>” for details.</p>
<p class="p">The options behave as follows:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id9a12f5c6-8575-4bd1-bda7-1079b5115aaa"><p class="p Opt">ALL</p>
<p class="p">Report all net mismatch problems. </p>
</li>
<li class="li ArgOption" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id904c7c5e-9d5a-4b41-9662-4d653edf49ae"><p class="p Opt">MULTI_NAME</p>
<p class="p">Report multiple net names in the layout that belong to a single
net name in the source. </p>
</li>
<li class="li ArgOption" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id6037e0e7-41d4-4694-a472-8b6aa4649a72"><p class="p Opt"><span class="keyword ParameterName OptionalDefault">MISMATCH</span></p>
<p class="p">Report net names in the layout that are different than net names
in the source. The tool performs this check by default.</p>
</li>
<li class="li ArgOption" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idefe1ee15-d662-4923-9d86-2893ecccea6f"><p class="p Opt"><span class="keyword ParameterName OptionalDefault">MISSING_NAME</span></p>
<p class="p">Report missing net names in the layout for net names found in
the source. The tool performs this check by default.</p>
</li>
</ul>
<p class="p">The following is an example:</p>
<pre class="pre codeblock"><code>connected … -net_mismatch {MULTI_NAME MISMATCH}</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idbf16fb3c-c846-4da3-a411-fe3b99463fa2"><span class="keyword ParameterName Optional">‑no_dangling_ports</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies to exclude
DanglingPort errors from the verification results. DanglingPort
errors are reported when port placements have no physical connectivity
with connectivity layers. To check for this type of error without
performing a full connectivity check, use the <a class="xref fm:HeadingOnly" href="Command_DanglingPorts_idaf6bcacd.html#idaf6bcacd-a628-4ae4-b52c-53a9ad8dbf3a__Command_DanglingPorts_idaf6bcacd.xml#idaf6bcacd-a628-4ae4-b52c-53a9ad8dbf3a" title="Checks for placed ports that do not have physical connectivity on a specified placement or layer type.">dangling_ports</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idac46f433-3eed-4d99-8f32-e8626b37c3ce"><span class="keyword ParameterName Optional">-no_extra_ports</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies to exclude
ExtraPort errors from the verification results. If you want this
option to apply to an entire layer, then it must be specified for
each connected check in which the layer is specified. To check for
this type of error without performing a full connectivity check,
use the <a class="xref fm:HeadingOnly" href="Command_Extraports_idf28b85ff.html#idf28b85ff-2f34-47e9-b477-a86ec505c71b__Command_Extraports_idf28b85ff.xml#idf28b85ff-2f34-47e9-b477-a86ec505c71b" title="Checks for missing ports in the source (or extra ports in the layout) on a specified chip, placement, die or layer.">extra_ports</a> command.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If you apply this option, extra port errors are listed
in the report within the context of each connected command.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id4213373e-e44f-4f0f-a8f4-f7b1ffcb43f1"><span class="keyword ParameterName Optional">-pin_list</span> <span class="keyword ParameterName OptionalReplaceable">list_of_pins</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument set that specifies a list
of pins for which to report shorts or opens. This argument set can
only be applied when you are checking a single layer type with the <span class="keyword ParameterName Required">‑layer_type1</span> argument
set. If this option is not specified, shorts and opens are reported
for all pins. See Example 3 later in this section.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id2ef9996a-2dce-40aa-bc06-e9723032eacf"><span class="keyword ParameterName Optional">-no_missing_ports</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies to exclude
MissingPort errors from the verification results. If you want this
option to apply to an entire layer, then it must be specified for
each connected check in which the layer is specified. To check for
this type of error without performing a full connectivity check,
use the <a class="xref fm:HeadingOnly" href="Command_Missingports_id21962453.html#id21962453-4977-40bb-bed7-4a9044ce5088__Command_Missingports_id21962453.xml#id21962453-4977-40bb-bed7-4a9044ce5088" title="Checks for ports in the source netlist that have no corresponding layout pad on a specified chip, placement, die or layer.">missing_ports</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__ided946a41-8293-4a68-8d63-d7726733d16f"><span class="keyword ParameterName Optional">-text_checks</span> ‘{’<span class="keyword ParameterName OptionalDefault">ALL</span> <span class="keyword ParameterName Optional">| NONE | [</span><span class="keyword ParameterName OptionalReplaceable">type</span> …]‘}’]</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument and keyword
list that specifies the types of text checks that you want to execute.
The results of these checks are reported for each specified connected
command. You can specify either of the following options to enable
or disable all text checks: </p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idae2120a8-9d8f-449a-8af0-aedd57f56213"><p class="p">ALL — All text checks are performed.
This is the default.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id33d7a96b-8415-4e21-a64d-788e112f5428"><p class="p">NONE — No text checks are performed.</p>
</li>
</ul>
<p class="p">Otherwise, you can specify one
or more of the following text <span class="keyword ParameterName OptionalReplaceable">type</span> options:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id0ca5f634-f0c9-47ed-8449-9162824ec2ea"><p class="p">NO_TEXTS — Missing text is checked.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id2f22406d-a73a-4562-b33d-7f8a7eb3a831"><p class="p">FLOATING_TEXTS — Floating text
is checked.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id22266746-2b4e-44d4-80df-7d8bd6a5f466"><p class="p">MULTI_TEXTS — Multiple text labels
on one object are checked. </p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">To check for these types of errors without performing a
full connectivity check, use the <a class="xref fm:HeadingOnly" href="Command_FloatingTexts_id48da3c79.html#id48da3c79-2c42-4da7-a8af-62c1c56e514b__Command_FloatingTexts_id48da3c79.xml#id48da3c79-2c42-4da7-a8af-62c1c56e514b" title="Checks for text labels that are not attached to any geometry on a specified chip, placement, die or layer.">floating_texts</a>, <a class="xref fm:HeadingOnly" href="Command_MultiTexts_id00a8e722.html#id00a8e722-a9d8-4761-9149-1c6a34c59021__Command_MultiTexts_id00a8e722.xml#id00a8e722-a9d8-4761-9149-1c6a34c59021" title="Checks for multiple text labels attached to the same pad on a specified chip, placement, die or layer. In the case where multiple text labels overlap a pad in the layout, the tool generates a multi-text error and chooses to use one of the text labels attached to the pad for the connectivity analysis. Because the chosen label may not match your design intent, it is important to review and resolve all multi-text errors to ensure that the layout is correct. If you do not resolve the multi-text errors, your connectivity analysis may not be correct.">multi_texts</a>, and <a class="xref fm:HeadingOnly" href="Command_NoTexts_idb3f5a7f2.html#idb3f5a7f2-73ef-4b62-a9a3-00832b2efc3c__Command_NoTexts_idb3f5a7f2.xml#idb3f5a7f2-73ef-4b62-a9a3-00832b2efc3c" title="Checks for missing text labels for pads on a specified chip, placement, die or layer.">no_texts</a> commands.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id0305bcff-d93c-49a8-8999-44a8f8246528"><span class="keyword ParameterName Optional">-comment </span>“<span class="keyword ParameterName OptionalReplaceable">comment</span>”</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument and value
set that specifies a rule check comment. You can specify multi-line
comments using the “\n” escape sequence.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id066ce429-2c12-4304-8e03-41726a71f75c"><span class="keyword ParameterName OptionalReplaceable">rve_option …</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument and value
set that controls how Calibre RVE displays rule check results. Multiple
options are allowed. The permitted values for <span class="keyword ParameterName OptionalReplaceable">rve_option</span> are
described in detail under “<a class="xref fm:HeadingAndPage" href="Command_CheckTextOverrideCommentsCalibre3dstack_id9fa56eaa.html#id9fa56eaa-7486-4e34-b1db-314928f75be8__Command_CheckTextOverrideCommentsCalibre3dstack_id9fa56eaa.xml#id9fa56eaa-7486-4e34-b1db-314928f75be8" title="Check text override comments allow additional control over how results are displayed in Calibre RVE. Check text override comments can be specified as options to certain rule check commands.">Check Text Override Comments for Calibre 3DSTACK</a>”.</p>
</dd>
</dl>
</div>
<div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idaf998577-ff6f-42e1-b296-2d46f85174be">‑black_box </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument to specify
black box connection checking. As an example, even if internal routing
layers for the interposer are defined in the assembly file, block
box checking is performed. If tiers are defined with the stack command,
connectivity checks are applied between the interposer and the dies
of the interacting tier but not between dies within a tier. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idbfbad1e5-5718-4907-8b8b-f18462473f7c">‑white_box </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument to specify
white box connection checking. As an example, routing layers are
checked through the interposer. If tiers are defined with the stack
command, connectivity checking is applied between dies within the
tier that interact with the interposer. A compiler error occurs
if the internal routing layers of the interposer are not defined
in the assembly file and ‑white_box only is specified.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Both ‑black_box and ‑white_box may be specified. If neither
is specified, both are used. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idd478f321-aa27-45e8-bb86-2b4b046ba701"><span class="keyword ParameterName Optional">‑nothrutier</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies not to
perform through-tier connectivity checking in the connected check.
This option ignores internal layers that pass through dies from
the connected check.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">The connected check is applied in the
following manner in a 3DSTACK+ rule file:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idb4f8f829-45ec-4457-b4f8-1d27b4f52c2f"><p class="p">Checks
between interfacing placement layers defined by the stack(s).</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id89fef846-57d2-426d-bbb6-0bc845d3fc77"><p class="p">Checks between
placement layers within the same tier that directly interface with
the interposer die placement.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idc106cee2-64a6-4f8a-a914-3744ccca54ae"><p class="p">Checks between
dies by specifying two die names.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idc938ee79-b263-4210-a63f-ef3070b94b72"><p class="p">Both ‑black_box
and ‑white_box may be specified. If neither is specified, both are
used. </p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If you specify multiple layer types in different connected
checks for the same dies, then the tool ignores the duplicated connected
rule checks and only executes one of the checks. In this case, the
tool issues the following warning:</p>
<pre class="pre codeblock"><code>3DSTACK_WARNING_1311: Connectivity check conn_check is a duplicate of conn2 . Ignoring...</code></pre></div>
<p class="p">This command has two modes, depending
on the presence of a source netlist in the rule file:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idea61f9d5-baa2-4b51-a066-34bb09012897"><p class="p"><span class="keyword ParameterName Required">Mode 1</span> —
Verifies that connected shapes on the specified placed layers form
valid connections, and outputs results to a check named <span class="keyword ParameterName RequiredReplaceable">check_name</span>.
This mode is enabled when config ‑source_netlist is present in the
chip stack rule file. (See “<a class="xref fm:HeadingAndPage" href="TaskTop_CreatingACalibre3DSTACKRuleFile_id34f79edd.html#id34f79edd-f191-46ea-ad3d-a964d8ff4152__TaskTop_CreatingACalibre3DSTACKRuleFile_id34f79edd.xml#id34f79edd-f191-46ea-ad3d-a964d8ff4152" title="Calibre 3DSTACK supports two rule file syntaxes: standard and extended (3DSTACK+). The extended syntax offers a more general approach to the assembly and verification of your stacked IC and is recommended for all rule files.">Creating a Calibre 3DSTACK Rule File</a>” for more
information.)</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idb241a711-407f-40b1-b8da-05dc395947ed"><p class="p"><span class="keyword ParameterName Required">Mode 2</span> —
Verifies that connected shapes on the specified placed layers contain identical
text strings, and outputs results in a check named <span class="keyword ParameterName RequiredReplaceable">check_name</span>.
This mode is enabled when config ‑source_netlist is not present
in the chip stack rule file. (See “<a class="xref fm:HeadingAndPage" href="TaskTop_CreatingACalibre3DSTACKRuleFile_id34f79edd.html#id34f79edd-f191-46ea-ad3d-a964d8ff4152__TaskTop_CreatingACalibre3DSTACKRuleFile_id34f79edd.xml#id34f79edd-f191-46ea-ad3d-a964d8ff4152" title="Calibre 3DSTACK supports two rule file syntaxes: standard and extended (3DSTACK+). The extended syntax offers a more general approach to the assembly and verification of your stacked IC and is recommended for all rule files.">Creating a Calibre 3DSTACK Rule File</a>” for more
information.)</p>
</li>
</ul>
<p class="p">More information on each mode is given later in the section.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If you do not specify a second layer or layer type (depending
on the syntax), Calibre 3DSTACK performs connectivity checks on
the first specified layer inside the die. See “<a class="xref fm:HeadingAndPage" href="#id47e302ea-c2c1-4540-8417-4fff64b43adc__id855a3891-c8a6-409b-96d6-e1e75966d522">Internal Connectivity Checking</a>” for details.</p>
</div>
<p class="p">Typically, this command appears
more than once in the chip stack rule file. </p>
<div class="note caution"><span class="cautiontitle">CAUTION:</span> <p class="p">Calibre
3DSTACK issues an error message if placements involved in a <a class="xref fm:HeadingOnly" href="#id47e302ea-c2c1-4540-8417-4fff64b43adc" title="Checks for connectivity between connected shapes when there is a source netlist present. When no source netlist is present, it checks for matching text strings on connected shapes.">connected</a> check are not part of a connectivity stack. A connectivity stack
is defined by explicitly issuing the die ‑wb_connect command in
the rule file or through implicit interactions generated by Calibre 3DSTACK.
To avoid this error, the connectivity should be properly defined.</p>
</div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idf81c8f1e-371a-491a-b304-9f517a8d7480"><h2 class="title Subheading sectiontitle">Mode 1</h2><p class="p">If the config -source_netlist
command is present in the chip stack rule file, this command verifies
that connected shapes on the specified placed layers form valid
connections, and outputs results to a check named <span class="keyword ParameterName RequiredReplaceable">check_name</span>. </p>
<p class="p">Connectivity data is extracted
from the chip stack based on placement layer connections (either defined
explicitly using a die ‑wb_connect statement, or implicitly if there
are no connect statements) and text layers. You can also define
implicit connectivity between die layers using the <a class="xref fm:HeadingOnly" href="Command_Connect3stack_idda0e3bef.html#idda0e3bef-31ea-4a64-a2e6-f787707accbc__Command_Connect3stack_idda0e3bef.xml#idda0e3bef-31ea-4a64-a2e6-f787707accbc" title="Defines explicit connectivity between die layers in a stack. This enables you to manually define connectivity between layers instead of using only the implicit connectivity provided by the physical assembly.">connect</a> command.
This connectivity data is compared with the connectivity data defined
in the source netlist. All mismatches are considered invalid connections
and are reported as errors. Connected shapes that do not contain
text are output in a separate text checks.</p>
<p class="p">By default, three properties
are reported for each result:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idf3a53949-7c32-4cd0-a9a9-7b33c5d66829"><p class="p"><span class="ph FontProperty HeadingLabel">Net </span>—
The 3D assembly node number that the pin is connected to.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__ide49f3e55-0c3a-4ed1-93ab-a3227413c239"><p class="p"><span class="keyword ParameterName Required">Port</span> —
The 3D assembly port name in the form <span class="keyword ParameterName OptionalReplaceable">placement_name</span>:<span class="keyword ParameterName OptionalReplaceable">net_name.</span></p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id3619a0dc-6f62-4c53-94f5-428e4b345b8a"><p class="p"><span class="keyword ParameterName Required">SourceNet</span> —
The netlist node number that the pin is connected to. If the netlist
node number cannot be determined, “UNKNOWN” is used for the value.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idcc20e3d8-62cb-4361-ac5f-c7cd14edc990"><h2 class="title Subheading sectiontitle">Mode 2</h2><p class="p">If the config ‑source_netlist
command is not present in the chip stack rule file, this rule check verifies
that connected shapes on the specified layers contain identical
text strings, and outputs results in a check named <span class="keyword ParameterName RequiredReplaceable">check_name</span>.
Connected shapes that do not contain text are output in a separate
text checks. If there are no connect statements in the rule file,
a connections are executed implicitly for the specified layers.</p>
</div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id855a3891-c8a6-409b-96d6-e1e75966d522"><h2 class="title Subheading sectiontitle">Internal
Connectivity Checking</h2><p class="p">If you do not specify a second
placed layer or layer type with the <span class="keyword ParameterName Optional">‑layer_type2</span> option, Calibre 3DSTACK
performs connectivity checks inside the die using only the first
layer type. No source netlist is required for these checks. In this
mode, the following checks are performed:</p>
<dl class="dl"><dt class="dt dlterm">Shorts</dt>
<dd class="dd"><p class="p">Checks that all pins connected to the same net have the same
name. If the names are different, Calibre 3DSTACK reports a short
for the associated geometry.</p>
</dd>
<dt class="dt dlterm">Opens</dt>
<dd class="dd"><p class="p">Checks that one or more pins that share the same name are
physically connected. If they are not connected, Calibre 3DSTACK
reports an open for the associated geometry.</p>
</dd>
</dl>
<p class="p">The shorts and opens are reported in sections of the Calibre
3DSTACK report file:</p>
<pre class="pre codeblock"><code>RuleCheck: CONNECT_1
-------------------------------------------------------------------------
----------------------
OPENS
----------------------
1
Port: pRAM_stack1:vdd
Net: 68
LNC: pRAM_stack1:vdd
...
----------------------
SHORTS
----------------------
200
Port: pRAM_stack1:vdd
Net: 68
SNC: pRAM_stack1:vdd
...</code></pre></div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id9b3f17ca-0bc7-4583-9174-1978149c9558"><h2 class="title Subheading sectiontitle">Text Checks</h2><p class="p">All text-related verification checks
are reported by the type of text result and the chip it belongs to
(if the placement is part of a connectivity check). The text results
are organized into the following categories:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id6e38e736-8cb8-4e22-8060-b7478cc1bfa6"><p class="p"><span class="ph FontProperty HeadingLabel">Floating text </span>—
Text labels that do not overlap with a pad. Apply the <a class="xref fm:HeadingOnly" href="Command_FloatingTexts_id48da3c79.html#id48da3c79-2c42-4da7-a8af-62c1c56e514b__Command_FloatingTexts_id48da3c79.xml#id48da3c79-2c42-4da7-a8af-62c1c56e514b" title="Checks for text labels that are not attached to any geometry on a specified chip, placement, die or layer.">floating_texts</a> command
outside of connected statements.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idc30af16c-d381-477e-8e34-7552fcd9feda"><p class="p"><span class="ph FontProperty HeadingLabel">No text </span>—
Pads that are missing text labels. Apply the <a class="xref fm:HeadingOnly" href="Command_NoTexts_idb3f5a7f2.html#idb3f5a7f2-73ef-4b62-a9a3-00832b2efc3c__Command_NoTexts_idb3f5a7f2.xml#idb3f5a7f2-73ef-4b62-a9a3-00832b2efc3c" title="Checks for missing text labels for pads on a specified chip, placement, die or layer.">no_texts</a> command
outside of connected statements.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id4346e91c-5079-4eb7-8ec0-c7eadb92b451"><p class="p"><span class="ph FontProperty HeadingLabel">Multi text</span> —
Pads that have more than one text label (overlapping labels). In
certain cases, pads can overlap and create overlapping text labels.
In these cases, the following warning message is issued:</p>
<pre class="pre codeblock leveled"><code>WARNING: there are multiple text-labels overlapping with the pads on 	layer <span class="keyword ParameterName OptionalReplaceable">layer</span>.  
"connected" check may produce incorrect results! </code></pre><p class="p">Multi text warnings are not issued
if the overlapping text labels are identical. Apply the <a class="xref fm:HeadingOnly" href="Command_MultiTexts_id00a8e722.html#id00a8e722-a9d8-4761-9149-1c6a34c59021__Command_MultiTexts_id00a8e722.xml#id00a8e722-a9d8-4761-9149-1c6a34c59021" title="Checks for multiple text labels attached to the same pad on a specified chip, placement, die or layer. In the case where multiple text labels overlap a pad in the layout, the tool generates a multi-text error and chooses to use one of the text labels attached to the pad for the connectivity analysis. Because the chosen label may not match your design intent, it is important to review and resolve all multi-text errors to ensure that the layout is correct. If you do not resolve the multi-text errors, your connectivity analysis may not be correct.">multi_texts</a> command
outside of connected statements.</p>
<p class="p">In the case where multiple text
labels overlap a pad in the layout, the tool generates a multi-text
error and chooses to use one of the text labels attached to the
pad for the connectivity analysis. Because the chosen label may
not match your design intent, it is important to review and resolve
all multi-text errors to ensure that the layout is correct. If you
do not resolve the multi-text errors, your connectivity analysis
may not be correct.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If there
are multiple placements for one chip and the placements do not use <a class="xref fm:HeadingOnly" href="Command_RenameText_id06062213.html#id06062213-4e01-4adb-82ea-917a68b6cd47__Command_RenameText_id06062213.xml#id06062213-4e01-4adb-82ea-917a68b6cd47" title="Edits existing layout text in the assembly.">rename_text</a> operations, the text results are
reported for the first placement only (the other affected placements
are mentioned in the generated Calibre RVE check comments).</p>
</div>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idd2904c37-ea5b-45c1-b9b5-4ce28986bc5f"><p class="p"><span class="ph FontProperty HeadingLabel">Extra Port </span>—
Missing ports in the source (or extra ports in the layout). The source_netlist
command must be included in order for these results to be produced. Calibre
RVE allows you to highlight and cross-reference LNC and SNC ports
from the details pane. This result can occur if one or more of the
following conditions are true:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id91398a79-d2ab-463b-9c15-4e79a17935d2"><p class="p">The subcircuit for a placement
is missing a pin definition in the source netlist.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idea04e1cd-ca11-4770-890a-001b8d6dc1eb"><p class="p">When multiple text labels
are found on one pad, Calibre 3DSTACK chooses one of the labels
and associates it with that pad during connectivity extraction.
As a result, an Extra Port result can occur because the placement
port may not be found in the source netlist.</p>
</li>
</ul>
<p class="p">You can disable this check by specifying the <span class="keyword ParameterName Optional">-no_extra_ports</span> option.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id665aafdf-3208-411b-8fdc-df6fd411279c"><p class="p"><span class="ph FontProperty HeadingLabel">Missing Ports</span> —
A port in the source netlist has no corresponding layout pad. The source_netlist
command must be included in order for these results to be produced. When
the result is highlighted, there is no layout object to highlight,
so the result properties are displayed in the bottom left corner
of the top cell in the assembly.</p>
<p class="p">The result includes the properties SourceNet and MissingPort
and these properties are displayed as links in the Result Data Pane—click
the links to highlight the source net and port. The Calibre 3DSTACK
DFM Database and the source netlist must be open in Calibre RVE;
see “<a class="xref fm:HeadingAndPage" href="TaskTop_DebuggingConnectivityErrorsInCalibre3dstack_id0a7a5953.html#id0a7a5953-390d-45e9-856c-b4cca7ba98ff__TaskTop_DebuggingConnectivityErrorsInCalibre3dstack_id0a7a5953.xml#id0a7a5953-390d-45e9-856c-b4cca7ba98ff" title="Use the advanced debugging capability in Calibre RVE to view error results in Calibre 3DSTACK DFM databases.">Debugging Connectivity Errors in Calibre 3DSTACK</a>”.</p>
<p class="p">You can disable this check by specifying the <span class="keyword ParameterName Optional">-no_missing_ports</span> option.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id8a1562de-5d84-4931-a258-3d0beedaf75c"><h2 class="title Subheading sectiontitle">Net
Text Mismatch Checking</h2><p class="p">To set up checking of layout net text and source nets, you must
specify <a class="xref fm:HeadingOnly" href="Command_Die_id26689578.html#id26689578-2ecc-4874-b178-e06e0beb9afc__Command_Die_id26689578.xml#id26689578-2ecc-4874-b178-e06e0beb9afc" title="Defines a single die in the assembly. This statement includes a number of arguments that define the name, layout path, and layers.">die</a> -layer_info
‑net_text on the layer, depending on your rule file syntax. </p>
<p class="p">To perform net text checking, you must specify the connected
‑net_mismatch option on the given layers.</p>
<p class="p">A net is considered matching (no issues) when there is only one
net text label in a given path and that net text label matches the
source net name in the source netlist. If this is not the case,
all layout pin instance geometries on the path are marked with a
net mismatch error.</p>
<p class="p">The <span class="ph filepath">&lt;check_name&gt;_net_mismatch</span> result
reports the following issues:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id29e9cc6f-988d-46f0-8b2b-e8f9b39a5c61"><p class="p"><span class="ph uicontrol">Missing
Name</span> — There is no name associated with the current
layout net. All pads of the net are reported.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id84a07e91-db16-4ce5-88e7-c264156734e7"><p class="p"><span class="ph uicontrol">Mismatch</span> —
The source net name is not among the associated net names. </p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id945cacff-5aba-41e4-88b2-c126fcf17089"><p class="p"><span class="ph uicontrol">Multi
Nam</span>e — Multiple net names are attached to the same layout
net. All text pads are reported.</p>
</li>
</ul>
<p class="p">The result also contains the following formation:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id2bab2920-0aa8-49b6-921c-0d0228cd3e4e"><p class="p"><span class="ph uicontrol">Net</span> —
All associated net names.</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__ide7d0f0b4-9d67-45b8-a81c-0a7eafa263ee"><p class="p"><span class="ph uicontrol">SourceNet</span> —
The source net name.</p>
</li>
</ul>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__ideea3fc28-da22-4357-8c3f-4d4d1a94445e"><h2 class="title Subheading sectiontitle">Example 1</h2><p class="p">This example defines two dies, INT and MEM,
and a stack of two placements, where the MEM die is placed on top
of one INT die. </p>
<p class="p">Based on the defined stack, the connectivity
check conn1 derives three separate connectivity checks:</p>
<ul class="ul"><li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id0d07d51d-8cbc-41ba-b842-1cc95e6b334b"><p class="p">Between the bump type of placement layers
of the INT die placement and the first placement of the MEM die</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id929c0dd3-7712-4e9f-9d35-946d355f3429"><p class="p">Between the bump type of placement layers
of the INT die placement and the second placement of the MEM die</p>
</li>
<li class="li" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id7c63f0c6-68bd-425a-b54f-6d935c69baab"><p class="p">A separate check between the bump type
of placement layers of two MEM die placements, since they are defined
within the same tier.</p>
<pre class="pre codeblock leveled"><code>die -die_name INT -interposer -layout {-path ./INT.gds} \
	-anchor {-name mem1 -placement 0 0} \
	-anchor {-name mem2 ‑placement 1000 0} \
	-layer_info {-type bump -bottom -layer 43 -text 44} 
die -die_name MEM -layout {-path ./MEM.gds} \
	-anchor {-name int -placement 0 0} \
	-layer_info {-type bump -bottom -layer 40 -text 40} 
stack -stack_name w_tier \
	-die {-name INT -invert -rotate 90} \
	-tier { \
		-die {-name MEM -anchor INT mem1 anchor_INT} \
		-die {-name MEM -anchor INT mem2 anchor_INT} \
	} 
connected -check_name conn1 -layer_type1 bump -layer_type2 bump </code></pre></li>
</ul>
<p class="p">Both white box and black box checking is performed (the default). </p>
</div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__idcbc2cdf9-dc29-4735-8aaf-c85646cd6b1b"><h2 class="title Subheading sectiontitle">Example
2</h2><p class="p">The following example performs black box connectivity checks
on a 2.5D design. This can be performed even if the internal routing
layers of the interposer are defined in the assembly file.</p>
<pre class="pre codeblock"><code>connected -check_name  connect_bb -layer_type1 pad -layer_type2 pad \
	-black_box \
	-comment "BB CONNECT between interposer and interacting dies" </code></pre><p class="p">The following check performs white box checking. It checks the
physical connection of the pad layers through the interposer. </p>
<pre class="pre codeblock"><code>connected -check_name  connect_wb -layer_type1 pad -layer_type2 pad \
	-white_box \
	-comment "WB CONNECT between interposer and interacting dies" </code></pre></div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id6163a8b2-4a67-4322-b9e8-63d0565d46fd"><h2 class="title Subheading sectiontitle">Example
3</h2><p class="p">If you specify only one layer type, Calibre 3DSTACK checks the
connectivity of that layer inside the die. For example, the following
rule checks for opens and shorts on geometry connected to the bump
layer type.</p>
<pre class="pre codeblock"><code>connected -check_name internal_open_short \
	-stack assembly \
	-layer_type1 bump -isolate_path \
	-comment "Opens or Shorts detected on dies" </code></pre><p class="p">For this same example, you can specify a list of pins to check
on the layer type as follows:</p>
<pre class="pre codeblock"><code>connected -check_name internal_open_short \
	-stack assembly \
	-layer_type1 bump \
	<span class="ph CodeHighlight Bold">-pin_list {VDD VSS}</span> \
	-comment "Opens or Shorts detected on dies for VSS/VDD" </code></pre><p class="p">In this case, the tool only reports shorts or opens on the VDD
and VSS pins.</p>
</div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id1f1205d6-dc0b-4ee6-acae-75716d7cb561"><h2 class="title Subheading sectiontitle">Example
4</h2><p class="p">The following example checks the connectivity between two dies:</p>
<pre class="pre codeblock"><code>connected -check_name cont_to_ram \
	-die1 controller -die2 ram -isolate_path \
	-comment "CONT_CHECK: Die to Controller" </code></pre></div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id382a0369-c400-4138-9505-a9405ee57d71"><h2 class="title Subheading sectiontitle">Example
5</h2><p class="p">The following example checks the internal connectivity of a single
die:</p>
<pre class="pre codeblock"><code>connected -check_name interp_conn_internal \
	-die1 interposer -standalone \
	-comment "CONT_CHECK: INTERNAL CONNECTIVITY CHECK" </code></pre></div>
<div class="section Subsection" id="id47e302ea-c2c1-4540-8417-4fff64b43adc__id430febc1-442c-4811-9806-526400dce0a7"><h2 class="title Subheading sectiontitle">Example
6</h2><p class="p">The following example verifies the connectivity between all dies
in the assembly using a single check:</p>
<pre class="pre codeblock"><code>connected -check_name CONNECT_ALL -comment "FULL CHECK" </code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_RuleCheckCommands_ida491cdb9.html" title="Rule check commands perform specific checks on your design during a verification run.">Rule Check Commands</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_SystemMiscellaneousCommands_id04ed0e98.html#id04ed0e98-5a4a-4d38-b991-69a0ea874242__" title="System and miscellaneous commands specify the verification inputs, outputs, and run control options.">System and Miscellaneous Commands</a></div>
<div><a class="link" href="../topics/Contain_AssemblyCommands_id80cbded2.html#id80cbded2-620c-4e00-8836-bff1c3bad06f__" title="Assembly commands allow you to build a physical model of your stacked IC.">Assembly Commands</a></div>
<div><a class="link" href="../topics/Contain_RuleCheckCommands_ida491cdb9.html#ida491cdb9-d3df-4946-9fa6-6f7a711c87b2__" title="Rule check commands perform specific checks on your design during a verification run.">Rule Check Commands</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_3dstack_user"
                DocTitle = "Calibre® 3DSTACK User’s Manual"
                PageTitle = "connected"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_Connected_id47e302ea.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® 3DSTACK User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>