{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 13:22:14 2018 " "Info: Processing started: Wed Mar 28 13:22:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Info: Found entity 1: task2" {  } { { "task2.v" "" { Text "C:/intelFPGA_pro/projects/mkr1/task2.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task2 task2:inst " "Info: Elaborating entity \"task2\" for hierarchy \"task2:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 88 120 232 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk task2.v(3) " "Warning (10034): Output port \"clk\" at task2.v(3) has no driver" {  } { { "task2.v" "" { Text "C:/intelFPGA_pro/projects/mkr1/task2.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "clk GND " "Warning (13410): Pin \"clk\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 112 272 448 128 "clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "reset VCC " "Warning (13410): Pin \"reset\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 128 272 448 144 "reset" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[7\] VCC " "Warning (13410): Pin \"a\[7\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[6\] VCC " "Warning (13410): Pin \"a\[6\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[5\] GND " "Warning (13410): Pin \"a\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[4\] VCC " "Warning (13410): Pin \"a\[4\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[3\] VCC " "Warning (13410): Pin \"a\[3\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[2\] VCC " "Warning (13410): Pin \"a\[2\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[1\] VCC " "Warning (13410): Pin \"a\[1\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[0\] GND " "Warning (13410): Pin \"a\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 144 272 448 160 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[7\] GND " "Warning (13410): Pin \"b\[7\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[6\] GND " "Warning (13410): Pin \"b\[6\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[5\] GND " "Warning (13410): Pin \"b\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[4\] GND " "Warning (13410): Pin \"b\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[3\] GND " "Warning (13410): Pin \"b\[3\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[2\] VCC " "Warning (13410): Pin \"b\[2\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[1\] GND " "Warning (13410): Pin \"b\[1\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "b\[0\] GND " "Warning (13410): Pin \"b\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_pro/projects/mkr1/test.bdf" { { 160 272 448 176 "b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Info: Implemented 0 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 13:22:15 2018 " "Info: Processing ended: Wed Mar 28 13:22:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
