#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon May 15 12:09:42 2017
# Process ID: 11708
# Current directory: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12820 D:\大学\大二\大二下\计算机组成原理\实验\第8次\reg8file_v2\reg8file_v2.xpr
# Log file: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/vivado.log
# Journal file: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/VivadoProject/reg8file_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/大学/大二/大二下/计算机组成原理/实验/myIP/reg8file_ip'; using path 'D:/Xilinx/myIP/reg8file_ip' instead.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.cache/ip', nor could it be found using path 'D:/Xilinx/VivadoProject/reg8file_v2/reg8file_v2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/myIP/reg8file_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 731.016 ; gain = 117.047
launch_runs synth_1 -jobs 4
Adding cell -- freedom:reg8file_ip:reg8file:1.0 - reg8file_0
Successfully read diagram <reg8file_ip> from BD file <D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/reg8file_ip.bd>
INFO: [BD 41-1662] The design 'reg8file_ip.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip.v
Verilog Output written to : D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block reg8file_0 .
Exporting to file D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hw_handoff/reg8file_ip.hwh
Generated Block Design Tcl file D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hw_handoff/reg8file_ip_bd.tcl
Generated Hardware Definition File D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip_wrapper.v" into library work [D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip.v" into library work [D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip.v:1]
[Mon May 15 12:11:42 2017] Launched reg8file_ip_reg8file_0_0_synth_1...
Run output will be captured here: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/reg8file_ip_reg8file_0_0_synth_1/runme.log
[Mon May 15 12:11:43 2017] Launched synth_1...
Run output will be captured here: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 781.652 ; gain = 7.176
reset_run reg8file_ip_reg8file_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip_wrapper.v" into library work [D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip.v" into library work [D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/hdl/reg8file_ip.v:1]
[Mon May 15 12:12:35 2017] Launched reg8file_ip_reg8file_0_0_synth_1...
Run output will be captured here: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/reg8file_ip_reg8file_0_0_synth_1/runme.log
[Mon May 15 12:12:35 2017] Launched synth_1...
Run output will be captured here: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 12:14:00 2017...
