###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:52:30 2026
#  Design:            counter_16bit
#  Command:           report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
###############################################################
Path 1: VIOLATED (-0.095 ns) Setup Check with Pin count_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.084
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.652
       Launch Clock:=   -0.013
          Data Path:+    0.760
              Slack:=   -0.095
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          5  0.004   0.326    0.313  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.067   0.069    0.382  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.055   0.073    0.455  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.067    0.522  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.050   0.084    0.607  
  inc_ADD_UNS_OP_g2622__5526/Y  -      A->Y   F     NAND2X2         1  0.075   0.058    0.665  
  g31/Y                         -      B->Y   R     NAND2X2         1  0.037   0.046    0.711  
  g2883/Y                       -      B->Y   F     NAND2X2         1  0.043   0.036    0.747  
  count_reg[11]/D               -      D      F     DFFRX4          1  0.023   0.000    0.747  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 2: VIOLATED (-0.092 ns) Setup Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.090
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.646
       Launch Clock:=   -0.013
          Data Path:+    0.751
              Slack:=   -0.092
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  clk              -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q   -      CK->Q  R     DFFRX4          5  0.004   0.326    0.313  
  g77_dup/Y        -      C->Y   F     NAND3X4         1  0.067   0.069    0.382  
  g2825/Y          -      B->Y   R     NOR2X4          1  0.055   0.073    0.455  
  g173/Y           -      A->Y   F     NAND2X4         1  0.065   0.067    0.522  
  g172/Y           -      A->Y   R     CLKINVX8       12  0.050   0.084    0.606  
  g170/Y           -      A->Y   F     NAND2X4         1  0.075   0.047    0.654  
  cts_FE_RC_2_0/Y  -      A->Y   R     INVX2           1  0.030   0.039    0.693  
  cts_FE_RC_4_0/Y  -      A1->Y  F     OAI21X2         1  0.030   0.045    0.738  
  count_reg[15]/D  -      D      F     DFFRX4          1  0.036   0.000    0.738  
#-------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 3: VIOLATED (-0.087 ns) Setup Check with Pin count_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.086
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.651
       Launch Clock:=   -0.013
          Data Path:+    0.751
              Slack:=   -0.087
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          5  0.004   0.326    0.313  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.067   0.069    0.382  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.055   0.073    0.455  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.067    0.522  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.050   0.083    0.605  
  inc_ADD_UNS_OP_g2619__6260/Y  -      A->Y   F     NAND2X2         1  0.075   0.057    0.662  
  inc_ADD_UNS_OP_g2605__5115/Y  -      B->Y   R     NAND2X2         1  0.035   0.039    0.701  
  inc_ADD_UNS_OP_g2603__1881/Y  -      B->Y   F     NAND2X1         1  0.034   0.037    0.738  
  count_reg[14]/D               -      D      F     DFFRX4          1  0.026   0.000    0.738  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 4: VIOLATED (-0.083 ns) Setup Check with Pin count_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.001 (P)    0.002 (P)
            Arrival:=    0.986       -0.013

              Setup:-    0.086
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.651
       Launch Clock:=   -0.013
          Data Path:+    0.747
              Slack:=   -0.083
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q                -      CK->Q  R     DFFRX4          5  0.004   0.326    0.313  
  g77_dup/Y                     -      C->Y   F     NAND3X4         1  0.067   0.069    0.382  
  g2825/Y                       -      B->Y   R     NOR2X4          1  0.055   0.073    0.455  
  g173/Y                        -      A->Y   F     NAND2X4         1  0.065   0.067    0.522  
  g172/Y                        -      A->Y   R     CLKINVX8       12  0.050   0.084    0.606  
  g15/Y                         -      A->Y   F     NAND2X2         1  0.075   0.056    0.662  
  g14/Y                         -      B->Y   R     NAND2X2         1  0.033   0.036    0.698  
  inc_ADD_UNS_OP_g2599__5122/Y  -      B->Y   F     NAND2X1         1  0.032   0.036    0.734  
  count_reg[13]/D               -      D      F     DFFRX4          1  0.026   0.000    0.734  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001    0.986  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.986  
#------------------------------------------------------------------------------
Path 5: VIOLATED (-0.081 ns) Setup Check with Pin count_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.001 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.085
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.651
       Launch Clock:=   -0.013
          Data Path:+    0.746
              Slack:=   -0.081
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  clk               -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q    -      CK->Q  R     DFFRX4          5  0.004   0.326    0.313  
  g77_dup/Y         -      C->Y   F     NAND3X4         1  0.067   0.069    0.382  
  g2825/Y           -      B->Y   R     NOR2X4          1  0.055   0.073    0.455  
  g173/Y            -      A->Y   F     NAND2X4         1  0.065   0.067    0.522  
  g172/Y            -      A->Y   R     CLKINVX8       12  0.050   0.083    0.606  
  cts_FE_RC_31_0/Y  -      A->Y   F     NAND2X4         1  0.075   0.049    0.655  
  cts_FE_RC_30_0/Y  -      B->Y   R     NAND2X2         1  0.027   0.041    0.695  
  cts_FE_RC_29_0/Y  -      B->Y   F     NAND2X2         1  0.039   0.038    0.733  
  count_reg[12]/D   -      D      F     DFFRX4          1  0.025   0.000    0.733  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001    0.987  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 6: VIOLATED (-0.073 ns) Setup Check with Pin count_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.001 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.099
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.638
       Launch Clock:=   -0.013
          Data Path:+    0.723
              Slack:=   -0.073
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q       -      CK->Q  R     DFFRX4          5  0.004   0.326    0.313  
  g77_dup/Y            -      C->Y   F     NAND3X4         1  0.067   0.069    0.382  
  g2825/Y              -      B->Y   R     NOR2X4          1  0.055   0.073    0.455  
  g173/Y               -      A->Y   F     NAND2X4         1  0.065   0.067    0.522  
  g172/Y               -      A->Y   R     CLKINVX8       12  0.050   0.084    0.606  
  prects_FE_RC_45_0/Y  -      A->Y   F     NAND2X1         1  0.075   0.058    0.664  
  cts_FE_RC_9_0/Y      -      B0->Y  R     OAI21X1         1  0.036   0.046    0.710  
  count_reg[8]/D       -      D      R     DFFRX4          1  0.084   0.000    0.710  
#-----------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.001    0.987  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 7: VIOLATED (-0.071 ns) Setup Check with Pin count_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.100
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.638
       Launch Clock:=   -0.013
          Data Path:+    0.721
              Slack:=   -0.071
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  clk                      -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/Q           -      CK->Q  R     DFFRX4          4  0.004   0.328    0.314  
  g2931/Y                  -      A->Y   F     NAND2X4         2  0.069   0.072    0.386  
  prects_FE_DBTC0_n_527/Y  -      A->Y   R     INVX4           1  0.063   0.054    0.440  
  prects_FE_RC_16_0/Y      -      C->Y   F     NAND3X4         2  0.038   0.061    0.501  
  g9/Y                     -      A->Y   R     INVX4           2  0.056   0.068    0.569  
  g8/Y                     -      B->Y   F     NAND2X4         2  0.054   0.051    0.620  
  prects_FE_RC_0_0/Y       -      A1->Y  R     OAI21X2         1  0.035   0.089    0.708  
  count_reg[6]/D           -      D      R     DFFRX4          1  0.086   0.000    0.708  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 8: VIOLATED (-0.067 ns) Setup Check with Pin count_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.088
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.649
       Launch Clock:=   -0.013
          Data Path:+    0.729
              Slack:=   -0.067
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/Q                -      CK->Q  R     DFFRX4          4  0.004   0.328    0.314  
  g2931/Y                       -      A->Y   F     NAND2X4         2  0.069   0.072    0.386  
  prects_FE_DBTC0_n_527/Y       -      A->Y   R     INVX4           1  0.063   0.054    0.440  
  prects_FE_RC_16_0/Y           -      C->Y   F     NAND3X4         2  0.038   0.061    0.501  
  g9/Y                          -      A->Y   R     INVX4           2  0.056   0.068    0.569  
  inc_ADD_UNS_OP_g2593__6783/Y  -      B->Y   F     NAND2X4         2  0.054   0.055    0.623  
  prects_FE_RC_6_0/Y            -      B->Y   R     NAND2X2         1  0.039   0.045    0.669  
  prects_FE_RC_15_0/Y           -      B0->Y  F     OAI21X2         1  0.038   0.047    0.716  
  count_reg[5]/D                -      D      F     DFFRX4          1  0.032   0.000    0.716  
#--------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 9: VIOLATED (-0.066 ns) Setup Check with Pin count_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.104
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.633
       Launch Clock:=   -0.013
          Data Path:+    0.711
              Slack:=   -0.066
     Timing Path:

#------------------------------------------------------------------------------
# Timing Point    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk             -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[3]/Q  -      CK->Q  R     DFFRX4          3  0.004   0.313    0.300  
  g11/Y           -      A->Y   R     CLKAND2X2       2  0.054   0.118    0.418  
  g54/Y           -      B->Y   R     CLKAND2X2       2  0.067   0.114    0.532  
  g425/Y          -      A->Y   F     CLKINVX2        1  0.058   0.039    0.571  
  g2980/Y         -      B->Y   R     NAND2X2         1  0.026   0.039    0.610  
  g416/Y          -      B->Y   F     NAND4X2         1  0.040   0.089    0.699  
  count_reg[7]/D  -      D      F     DFFRX4          1  0.070   0.000    0.699  
#------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 10: VIOLATED (-0.063 ns) Setup Check with Pin count_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[8]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.088
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.649
       Launch Clock:=   -0.013
          Data Path:+    0.725
              Slack:=   -0.063
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[8]/Q                -      CK->Q  R     DFFRX4          4  0.004   0.327    0.314  
  cts_FE_OCPC11_count_8/Y       -      A->Y   R     BUFX8           1  0.068   0.097    0.411  
  inc_ADD_UNS_OP_g2646__2894/Y  -      A->Y   F     NAND2X2         2  0.025   0.057    0.467  
  cts_FE_RC_8_0/Y               -      A->Y   R     NOR2X2          1  0.050   0.075    0.542  
  cts_FE_RC_12_0/Y              -      C->Y   F     NAND3X1         1  0.052   0.067    0.609  
  cts_FE_RC_10_0/Y              -      B->Y   R     NAND2X1         1  0.056   0.058    0.667  
  g38/Y                         -      A->Y   F     NAND2X1         1  0.045   0.045    0.712  
  count_reg[9]/D                -      D      F     DFFRX4          1  0.031   0.000    0.712  
#--------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 11: VIOLATED (-0.050 ns) Setup Check with Pin count_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.087
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.650
       Launch Clock:=   -0.013
          Data Path:+    0.713
              Slack:=   -0.050
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clk                              -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/Q                   -      CK->Q  R     DFFRX4          4  0.004   0.328    0.314  
  g2931/Y                          -      A->Y   F     NAND2X4         2  0.069   0.072    0.386  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y   R     INVX4           4  0.063   0.075    0.461  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y   F     NAND2X4         3  0.059   0.062    0.522  
  inc_ADD_UNS_OP_g2604/Y           -      A->Y   R     INVX4           2  0.043   0.041    0.564  
  prects_FE_RC_29_0/Y              -      C->Y   F     NAND3X1         1  0.028   0.068    0.631  
  g95/Y                            -      A->Y   R     NAND2X2         1  0.069   0.068    0.699  
  count_reg[3]/D                   -      D      R     DFFRX4          1  0.047   0.000    0.699  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 12: VIOLATED (-0.041 ns) Setup Check with Pin count_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.093
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.644
       Launch Clock:=   -0.013
          Data Path:+    0.697
              Slack:=   -0.041
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[3]/Q       -      CK->Q  F     DFFRX4          3  0.004   0.278    0.265  
  g11/Y                -      A->Y   F     CLKAND2X2       2  0.035   0.150    0.415  
  prects_FE_RC_16_0/Y  -      B->Y   R     NAND3X4         2  0.048   0.063    0.478  
  cts_FE_RC_28_0/Y     -      A->Y   F     XNOR2X1         1  0.050   0.206    0.684  
  count_reg[4]/D       -      D      F     DFFRX4          1  0.043   0.000    0.684  
#-----------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 13: VIOLATED (-0.022 ns) Setup Check with Pin count_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.087
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.650
       Launch Clock:=   -0.013
          Data Path:+    0.684
              Slack:=   -0.022
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  clk               -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/Q    -      CK->Q  F     DFFRX4          5  0.004   0.287    0.274  
  cts_FE_RC_34_0/Y  -      A->Y   F     CLKAND2X2       1  0.043   0.122    0.396  
  cts_FE_RC_33_0/Y  -      A->Y   F     CLKAND2X2       2  0.023   0.127    0.524  
  cts_FE_RC_20_0/Y  -      D->Y   R     NAND4X1         1  0.034   0.049    0.573  
  cts_FE_RC_22_0/Y  -      A->Y   F     NAND2X1         1  0.056   0.053    0.625  
  cts_FE_RC_21_0/Y  -      B->Y   R     NAND2X1         1  0.033   0.046    0.671  
  count_reg[10]/D   -      D      R     DFFRX4          1  0.045   0.000    0.671  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 14: VIOLATED (-0.006 ns) Setup Check with Pin count_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.093
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.644
       Launch Clock:=   -0.013
          Data Path:+    0.663
              Slack:=   -0.006
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clk                              -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/Q                   -      CK->Q  R     DFFRX4          4  0.004   0.328    0.314  
  g2931/Y                          -      A->Y   F     NAND2X4         2  0.069   0.072    0.386  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y   R     INVX4           4  0.063   0.074    0.460  
  inc_ADD_UNS_OP_g2623__6783/Y     -      B->Y   F     CLKXOR2X1       1  0.059   0.189    0.650  
  count_reg[1]/D                   -      D      F     DFFRX4          1  0.042   0.000    0.650  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 15: MET (0.006 ns) Setup Check with Pin count_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (R) count_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.105
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.632
       Launch Clock:=   -0.013
          Data Path:+    0.639
              Slack:=    0.006
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clk                              -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/Q                   -      CK->Q  R     DFFRX4          4  0.004   0.328    0.314  
  g2931/Y                          -      A->Y   F     NAND2X4         2  0.069   0.072    0.386  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y   R     INVX4           4  0.063   0.075    0.461  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y   F     NAND2X4         3  0.059   0.062    0.522  
  prects_FE_RC_38_0/Y              -      A1->Y  R     OAI21X1         1  0.043   0.104    0.626  
  count_reg[2]/D                   -      D      R     DFFRX4          1  0.103   0.000    0.626  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 16: MET (0.071 ns) Setup Check with Pin count_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=    0.987       -0.013

              Setup:-    0.094
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.643
       Launch Clock:=   -0.013
          Data Path:+    0.585
              Slack:=    0.071
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clk                             -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/Q                  -      CK->Q  R     DFFRX4          4  0.004   0.328    0.314  
  cts_FE_OCPC0_count_0/Y          -      A->Y   R     BUFX2           3  0.069   0.121    0.435  
  prects_FE_DBTC9_count_0__102/Y  -      A->Y   F     INVX2           1  0.057   0.029    0.464  
  g4/Y                            -      A->Y   R     NAND2X1         1  0.019   0.046    0.511  
  g5/Y                            -      B->Y   F     NAND2X1         1  0.083   0.062    0.572  
  count_reg[0]/D                  -      D      F     DFFRX4          1  0.045   0.000    0.572  
#----------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 17: MET (0.221 ns) Recovery Check with Pin count_reg[6]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[6]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.564
              Slack:=    0.221
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.371    0.564  
  count_reg[6]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.564  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 18: MET (0.221 ns) Recovery Check with Pin count_reg[5]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[5]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.564
              Slack:=    0.221
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.371    0.564  
  count_reg[5]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.564  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 19: MET (0.221 ns) Recovery Check with Pin count_reg[2]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[2]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.564
              Slack:=    0.221
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.371    0.564  
  count_reg[2]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.564  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 20: MET (0.222 ns) Recovery Check with Pin count_reg[1]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[1]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.564
              Slack:=    0.222
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.370    0.564  
  count_reg[1]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.564  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 21: MET (0.222 ns) Recovery Check with Pin count_reg[3]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[3]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.564
              Slack:=    0.222
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.370    0.564  
  count_reg[3]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.564  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 22: MET (0.222 ns) Recovery Check with Pin count_reg[4]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[4]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.563
              Slack:=    0.222
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.370    0.563  
  count_reg[4]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.563  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 23: MET (0.222 ns) Recovery Check with Pin count_reg[7]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[7]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.563
              Slack:=    0.222
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.370    0.563  
  count_reg[7]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.563  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 24: MET (0.222 ns) Recovery Check with Pin count_reg[9]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[9]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.563
              Slack:=    0.222
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.370    0.563  
  count_reg[9]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.563  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 25: MET (0.222 ns) Recovery Check with Pin count_reg[0]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[0]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.563
              Slack:=    0.222
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.369    0.563  
  count_reg[0]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.563  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 26: MET (0.223 ns) Recovery Check with Pin count_reg[14]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[14]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.562
              Slack:=    0.223
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.369    0.562  
  count_reg[14]/RN         -      RN     R     DFFRX4         16  0.443   0.000    0.562  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 27: MET (0.223 ns) Recovery Check with Pin count_reg[13]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[13]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=    0.986        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.562
              Slack:=    0.223
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.368    0.562  
  count_reg[13]/RN         -      RN     R     DFFRX4         16  0.443   0.000    0.562  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001    0.986  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.986  
#------------------------------------------------------------------------------
Path 28: MET (0.223 ns) Recovery Check with Pin count_reg[12]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[12]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.561
              Slack:=    0.223
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.368    0.561  
  count_reg[12]/RN         -      RN     R     DFFRX4         16  0.443   0.000    0.561  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001    0.987  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 29: MET (0.225 ns) Recovery Check with Pin count_reg[10]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[10]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.560
              Slack:=    0.225
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.366    0.560  
  count_reg[10]/RN         -      RN     R     DFFRX4         16  0.443   0.000    0.560  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 30: MET (0.225 ns) Recovery Check with Pin count_reg[15]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[15]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.559
              Slack:=    0.225
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.366    0.559  
  count_reg[15]/RN         -      RN     R     DFFRX4         16  0.443   0.000    0.559  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------
Path 31: MET (0.226 ns) Recovery Check with Pin count_reg[8]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[8]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.559
              Slack:=    0.226
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.366    0.559  
  count_reg[8]/RN          -      RN     R     DFFRX4         16  0.443   0.000    0.559  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.001    0.987  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#-----------------------------------------------------------------------------
Path 32: MET (0.226 ns) Recovery Check with Pin count_reg[11]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[11]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=    0.987        0.000

           Recovery:-   -0.048
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.785
       Launch Clock:=    0.000
          Data Path:+    0.559
              Slack:=    0.226
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.001    0.001  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.193    0.193  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.037   0.365    0.559  
  count_reg[11]/RN         -      RN     R     DFFRX4         16  0.443   0.000    0.559  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002    0.987  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000    0.987  
#------------------------------------------------------------------------------

