<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="A7_ddr3_mig_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/A7_ddr3_mig_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cmd_fifo_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/cmd_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_ddr3_rd_p6_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/fifo_ddr3_rd_p6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_in128_o32_2048_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/fifo_in128_o32_2048_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_in32_o128_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/fifo_in32_o128_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mult_gen_0_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/mult_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="wr_data_synth_1" LaunchDir="F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/wr_data_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

