
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Nov 12 00:50:58 2024
| Design       : video_stitching
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                  
*********************************************************************************************************************************************************************************
                                                                              Clock   Non-clock                                                                                  
 Clock                      Period       Waveform       Type                  Loads       Loads  Sources                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                    20.000       {0 10}         Declared                856           5  {sys_clk}                                                                       
   ddrphy_clkin             10.000       {0 5}          Generated (sys_clk)    4311           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV}           
   ioclk0                   2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT}         
   ioclk1                   2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT}         
   ioclk2                   2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate/OUT}         
   ioclk_gate_clk           10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg/CLKOUT}        
 cam_pclk                   41.667       {0 20.834}     Declared                725           0  {cam_pclk}                                                                      
 hdmi_rx_pix_clk            6.734        {0 3.367}      Declared                318           1  {hdmi_rx_pix_clk}                                                               
 eth_rxc                    8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                       
   gmii_rx_clk              8.000        {0 4}          Generated (eth_rxc)     510           1  {u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0} 
 video_stitching|cam2_pclk  20.000       {0 10}         Declared                527           0  {cam2_pclk}                                                                     
 DebugCore_JCLK             50.000       {0 25}         Declared                117           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                                 
 DebugCore_CAPTURE          100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                                    
=================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
 eth_rxc                       asynchronous               eth_rxc                                   
 gmii_rx_clk                   asynchronous               gmii_rx_clk                               
 Inferred_clock_group_0        asynchronous               video_stitching|cam2_pclk                 
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     167.616 MHz         20.000          5.966         14.034
 cam_pclk                    24.000 MHz     147.536 MHz         41.667          6.778         34.889
 hdmi_rx_pix_clk            148.500 MHz     205.804 MHz          6.734          4.859          1.875
 ddrphy_clkin               100.000 MHz     124.471 MHz         10.000          8.034          1.966
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 gmii_rx_clk                125.000 MHz     187.336 MHz          8.000          5.338          2.662
 video_stitching|cam2_pclk
                             50.000 MHz     154.416 MHz         20.000          6.476         13.524
 DebugCore_JCLK              20.000 MHz     141.523 MHz         50.000          7.066         42.934
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.034       0.000              0           3197
 cam_pclk               cam_pclk                    34.889       0.000              0           2562
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.875       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                 1.966       0.000              0          15351
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  2.662       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                    13.524       0.000              0           1346
 DebugCore_JCLK         DebugCore_JCLK              23.830       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              20.727       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE           47.735       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.242       0.000              0           3197
 cam_pclk               cam_pclk                     0.403       0.000              0           2562
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.330       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                 0.307       0.000              0          15351
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.330       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                     0.252       0.000              0           1346
 DebugCore_JCLK         DebugCore_JCLK               0.343       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              24.698       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE            0.358       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.373       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              3.490       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 1.245       0.000              0           2545
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.323       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.831       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 0.453       0.000              0           2545
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            856
 cam_pclk                                           19.695       0.000              0            725
 hdmi_rx_pix_clk                                     2.469       0.000              0            318
 ddrphy_clkin                                        3.100       0.000              0           4311
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 gmii_rx_clk                                         2.483       0.000              0            510
 video_stitching|cam2_pclk                           9.102       0.000              0            527
 DebugCore_JCLK                                     24.102       0.000              0            117
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.725       0.000              0           3197
 cam_pclk               cam_pclk                    36.765       0.000              0           2562
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              3.339       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                 2.967       0.000              0          15351
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  4.128       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                    15.495       0.000              0           1346
 DebugCore_JCLK         DebugCore_JCLK              24.153       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              22.016       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE           48.270       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.251       0.000              0           3197
 cam_pclk               cam_pclk                     0.254       0.000              0           2562
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.263       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                 0.187       0.000              0          15351
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.256       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                     0.195       0.000              0           1346
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              24.939       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE            0.505       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.475       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.423       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 2.234       0.000              0           2545
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.324       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.640       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 0.292       0.000              0           2545
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            856
 cam_pclk                                           19.923       0.000              0            725
 hdmi_rx_pix_clk                                     2.649       0.000              0            318
 ddrphy_clkin                                        3.480       0.000              0           4311
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 gmii_rx_clk                                         2.787       0.000              0            510
 video_stitching|cam2_pclk                           9.282       0.000              0            527
 DebugCore_JCLK                                     24.282       0.000              0            117
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_34_200/Q3                    tco                   0.288       5.715 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.968       7.683         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.288       7.971 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.950       9.921         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_38_197/Y3                    td                    0.210      10.131 r       _N13450_inv/gateop_perm/Z
                                   net (fanout=8)        0.551      10.682         _N13450          
                                   td                    0.458      11.140 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.140         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11196
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.140         Logic Levels: 2  
                                                                                   Logic: 1.244ns(21.775%), Route: 4.469ns(78.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.893
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.439       3.893         nt_sys_clk       
 CLMS_242_109/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK

 CLMS_242_109/Y0                   tco                   0.375       4.268 r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/Q
                                   net (fanout=1)        0.400       4.668         u_HDMI_top/u_ms72xx_init/data_out_rx [4]
 CLMS_242_113/Y2                   td                    0.286       4.954 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.606       5.560         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N86618
 CLMS_242_113/Y1                   td                    0.288       5.848 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_8/gateop_perm/Z
                                   net (fanout=1)        0.486       6.334         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N86620
 CLMS_226_113/Y0                   td                    0.341       6.675 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.381       7.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_230_112/Y0                   td                    0.210       7.266 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.607       7.873         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
 CLMS_226_121/Y2                   td                    0.341       8.214 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/gateop_perm/Z
                                   net (fanout=3)        0.248       8.462         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
 CLMA_226_116/CE                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   8.462         Logic Levels: 5  
                                                                                   Logic: 1.841ns(40.293%), Route: 2.728ns(59.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.756      22.959         nt_sys_clk       
 CLMA_226_116/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.251      23.210                          
 clock uncertainty                                      -0.050      23.160                          

 Setup time                                             -0.617      22.543                          

 Data required time                                                 22.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.543                          
 Data arrival time                                                   8.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.893
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.439       3.893         nt_sys_clk       
 CLMS_242_109/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK

 CLMS_242_109/Y0                   tco                   0.375       4.268 r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/Q
                                   net (fanout=1)        0.400       4.668         u_HDMI_top/u_ms72xx_init/data_out_rx [4]
 CLMS_242_113/Y2                   td                    0.286       4.954 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.606       5.560         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N86618
 CLMS_242_113/Y1                   td                    0.288       5.848 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_8/gateop_perm/Z
                                   net (fanout=1)        0.486       6.334         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N86620
 CLMS_226_113/Y0                   td                    0.341       6.675 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.381       7.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_230_112/Y0                   td                    0.210       7.266 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.607       7.873         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
 CLMS_226_121/Y2                   td                    0.341       8.214 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/gateop_perm/Z
                                   net (fanout=3)        0.248       8.462         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
 CLMA_226_116/CE                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   8.462         Logic Levels: 5  
                                                                                   Logic: 1.841ns(40.293%), Route: 2.728ns(59.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.756      22.959         nt_sys_clk       
 CLMA_226_116/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.251      23.210                          
 clock uncertainty                                      -0.050      23.160                          

 Setup time                                             -0.617      22.543                          

 Data required time                                                 22.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.543                          
 Data arrival time                                                   8.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_6/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_tx/twr_en/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  2.800
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.597       2.800         nt_sys_clk       
 CLMA_230_137/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_6/opit_0_inv_MUX4TO1Q/CLK

 CLMA_230_137/Q0                   tco                   0.222       3.022 f       u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_6/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.365       3.387         u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_6
 CLMS_242_141/A1                                                           f       u_HDMI_top/u_ms72xx_init/iic_dri_tx/twr_en/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.387         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.819%), Route: 0.365ns(62.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.131       3.585         nt_sys_clk       
 CLMS_242_141/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/twr_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.319       3.266                          
 clock uncertainty                                       0.000       3.266                          

 Hold time                                              -0.121       3.145                          

 Data required time                                                  3.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.145                          
 Data arrival time                                                   3.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  2.899
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.696       2.899         nt_sys_clk       
 CLMA_242_116/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_116/Q3                   tco                   0.221       3.120 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.216       3.336         u_HDMI_top/u_ms72xx_init/addr_rx [8]
 CLMA_242_112/B2                                                           f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.336         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.572%), Route: 0.216ns(49.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.273       3.727         nt_sys_clk       
 CLMA_242_112/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.420       3.307                          
 clock uncertainty                                       0.000       3.307                          

 Hold time                                              -0.221       3.086                          

 Data required time                                                  3.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.086                          
 Data arrival time                                                   3.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[5]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.550
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.195       3.398         nt_sys_clk       
 CLMS_170_305/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_305/Q0                   tco                   0.222       3.620 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.346       3.966         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [0]
                                   td                    0.236       4.202 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       4.202         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N12551
 CLMS_166_309/COUT                 td                    0.049       4.251 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.251         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N12553
 CLMS_166_317/CIN                                                          f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.251         Logic Levels: 1  
                                                                                   Logic: 0.507ns(59.437%), Route: 0.346ns(40.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.096       4.550         nt_sys_clk       
 CLMS_166_317/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.467       4.083                          
 clock uncertainty                                       0.000       4.083                          

 Hold time                                              -0.082       4.001                          

 Data required time                                                  4.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.001                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/X[1]
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMA_138_129/CLK                                                          r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_129/Q0                   tco                   0.289       6.489 r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.606       7.095         key_ctl_top/rgb_ctrl_plus10 [0]
 CLMA_138_140/Y2                   td                    0.478       7.573 r       key_ctl_top/lighter_and_color/N7_sum4/gateop_perm/Z
                                   net (fanout=6)        0.555       8.128         key_ctl_top/lighter_and_color/N116 [4]
                                   td                    0.477       8.605 f       key_ctl_top/lighter_and_color/N106_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.605         key_ctl_top/lighter_and_color/_N9212
 CLMS_130_141/Y2                   td                    0.271       8.876 r       key_ctl_top/lighter_and_color/N106_1_7/gateop/Y
                                   net (fanout=2)        0.563       9.439         key_ctl_top/lighter_and_color/N106 [7]
 CLMA_126_136/COUT                 td                    0.348       9.787 r       key_ctl_top/lighter_and_color/N89_1_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.787         key_ctl_top/lighter_and_color/_N9186
 CLMA_126_140/Y0                   td                    0.269      10.056 r       key_ctl_top/lighter_and_color/N89_1_8/gateop/Y
                                   net (fanout=6)        0.588      10.644         key_ctl_top/lighter_and_color/N89 [8]
 CLMA_126_129/Y2                   td                    0.210      10.854 r       key_ctl_top/lighter_and_color/gg_data_out[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.794      11.648         key_ctl_top/lighter_and_color/N83 [7]
 APM_106_140/X[1]                                                          r       u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/X[1]

 Data arrival time                                                  11.648         Logic Levels: 5  
                                                                                   Logic: 2.342ns(42.988%), Route: 3.106ns(57.012%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      45.684         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      45.684 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.531      47.215         ntclkbufg_1      
 APM_106_140/CLK                                                           r       u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/CLK
 clock pessimism                                         0.616      47.831                          
 clock uncertainty                                      -0.250      47.581                          

 Setup time                                             -1.044      46.537                          

 Data required time                                                 46.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.537                          
 Data arrival time                                                  11.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.889                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[4]
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMA_138_129/CLK                                                          r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_129/Q0                   tco                   0.289       6.489 r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.606       7.095         key_ctl_top/rgb_ctrl_plus10 [0]
 CLMA_138_140/Y2                   td                    0.478       7.573 r       key_ctl_top/lighter_and_color/N7_sum4/gateop_perm/Z
                                   net (fanout=6)        0.555       8.128         key_ctl_top/lighter_and_color/N116 [4]
                                   td                    0.477       8.605 f       key_ctl_top/lighter_and_color/N106_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.605         key_ctl_top/lighter_and_color/_N9212
 CLMS_130_141/Y2                   td                    0.271       8.876 r       key_ctl_top/lighter_and_color/N106_1_7/gateop/Y
                                   net (fanout=2)        0.563       9.439         key_ctl_top/lighter_and_color/N106 [7]
 CLMA_126_136/COUT                 td                    0.348       9.787 r       key_ctl_top/lighter_and_color/N89_1_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.787         key_ctl_top/lighter_and_color/_N9186
 CLMA_126_140/Y0                   td                    0.269      10.056 r       key_ctl_top/lighter_and_color/N89_1_8/gateop/Y
                                   net (fanout=6)        0.460      10.516         key_ctl_top/lighter_and_color/N89 [8]
 CLMA_126_129/Y1                   td                    0.288      10.804 r       key_ctl_top/lighter_and_color/gg_data_out[4]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.824      11.628         key_ctl_top/lighter_and_color/N83 [4]
 APM_106_140/X[13]                                                         r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[4]

 Data arrival time                                                  11.628         Logic Levels: 5  
                                                                                   Logic: 2.420ns(44.584%), Route: 3.008ns(55.416%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      45.684         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      45.684 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.531      47.215         ntclkbufg_1      
 APM_106_140/CLK                                                           r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 clock pessimism                                         0.616      47.831                          
 clock uncertainty                                      -0.250      47.581                          

 Setup time                                             -1.044      46.537                          

 Data required time                                                 46.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.537                          
 Data arrival time                                                  11.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.909                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[1]
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMA_138_129/CLK                                                          r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_129/Q0                   tco                   0.289       6.489 r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.606       7.095         key_ctl_top/rgb_ctrl_plus10 [0]
 CLMA_138_140/Y2                   td                    0.478       7.573 r       key_ctl_top/lighter_and_color/N7_sum4/gateop_perm/Z
                                   net (fanout=6)        0.555       8.128         key_ctl_top/lighter_and_color/N116 [4]
                                   td                    0.477       8.605 f       key_ctl_top/lighter_and_color/N106_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.605         key_ctl_top/lighter_and_color/_N9212
 CLMS_130_141/Y2                   td                    0.271       8.876 r       key_ctl_top/lighter_and_color/N106_1_7/gateop/Y
                                   net (fanout=2)        0.563       9.439         key_ctl_top/lighter_and_color/N106 [7]
 CLMA_126_136/COUT                 td                    0.348       9.787 r       key_ctl_top/lighter_and_color/N89_1_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.787         key_ctl_top/lighter_and_color/_N9186
 CLMA_126_140/Y0                   td                    0.269      10.056 r       key_ctl_top/lighter_and_color/N89_1_8/gateop/Y
                                   net (fanout=6)        0.588      10.644         key_ctl_top/lighter_and_color/N89 [8]
 CLMA_126_129/Y2                   td                    0.210      10.854 r       key_ctl_top/lighter_and_color/gg_data_out[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.771      11.625         key_ctl_top/lighter_and_color/N83 [7]
 APM_106_140/X[10]                                                         r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[1]

 Data arrival time                                                  11.625         Logic Levels: 5  
                                                                                   Logic: 2.342ns(43.171%), Route: 3.083ns(56.829%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      45.684         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      45.684 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.531      47.215         ntclkbufg_1      
 APM_106_140/CLK                                                           r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 clock pessimism                                         0.616      47.831                          
 clock uncertainty                                      -0.250      47.581                          

 Setup time                                             -1.044      46.537                          

 Data required time                                                 46.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.537                          
 Data arrival time                                                  11.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.912                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Dectect_Rectangular/x_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Human_top/u_Dectect_Rectangular/left_reg[1]/opit_0_inv_L5Q_perm/L2
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.017 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.531       5.548         ntclkbufg_1      
 CLMA_134_104/CLK                                                          r       u_Human_top/u_Dectect_Rectangular/x_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_134_104/Q0                   tco                   0.222       5.770 f       u_Human_top/u_Dectect_Rectangular/x_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.189       5.959         u_Human_top/u_Dectect_Rectangular/x_cnt [1]
 CLMS_134_105/D2                                                           f       u_Human_top/u_Dectect_Rectangular/left_reg[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.959         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.015%), Route: 0.189ns(45.985%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMS_134_105/CLK                                                          r       u_Human_top/u_Dectect_Rectangular/left_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.577                          
 clock uncertainty                                       0.200       5.777                          

 Hold time                                              -0.221       5.556                          

 Data required time                                                  5.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.556                          
 Data arrival time                                                   5.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[2]/opit_0_inv_A2Q21/I00
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.017 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.531       5.548         ntclkbufg_1      
 CLMS_174_133/CLK                                                          r       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_133/Q2                   tco                   0.224       5.772 f       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.342       6.114         u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr [0]
 CLMS_174_125/A0                                                           f       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   6.114         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.576%), Route: 0.342ns(60.424%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMS_174_125/CLK                                                          r       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.598       5.602                          
 clock uncertainty                                       0.200       5.802                          

 Hold time                                              -0.094       5.708                          

 Data required time                                                  5.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.708                          
 Data arrival time                                                   6.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p22[7]/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.017 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.531       5.548         ntclkbufg_1      
 CLMA_182_125/CLK                                                          r       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_125/Q0                   tco                   0.222       5.770 f       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p23[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.386       6.156         u_Human_top/u_Dilation/matrix_p23 [7]
 CLMA_170_124/B4                                                           f       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p22[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.513%), Route: 0.386ns(63.487%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMA_170_124/CLK                                                          r       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p22[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.616       5.584                          
 clock uncertainty                                       0.200       5.784                          

 Hold time                                              -0.035       5.749                          

 Data required time                                                  5.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.749                          
 Data arrival time                                                   6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK

 CLMA_58_212/Q3                    tco                   0.288       5.811 r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.458       6.269         u_HDMI_top/u_video_driver/cnt_v [7]
 CLMA_58_224/Y2                    td                    0.341       6.610 f       u_HDMI_top/u_video_driver/N27_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.605       7.215         u_HDMI_top/u_video_driver/_N79904
 CLMA_50_208/Y3                    td                    0.210       7.425 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.253       7.678         u_HDMI_top/u_video_driver/_N3069
 CLMA_50_208/Y0                    td                    0.210       7.888 r       u_HDMI_top/u_video_driver/N29_5/gateop/Z
                                   net (fanout=2)        0.399       8.287         u_HDMI_top/u_video_driver/N29
 CLMS_50_205/Y0                    td                    0.210       8.497 r       u_HDMI_top/u_video_driver/N64_3/gateop_perm/Z
                                   net (fanout=41)       0.445       8.942         pix_req          
 CLMS_50_221/Y2                    td                    0.210       9.152 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=1)        0.404       9.556         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_50_216/COUT                  td                    0.515      10.071 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.071         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [6]
                                   td                    0.058      10.129 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.129         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [10]
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  10.129         Logic Levels: 6  
                                                                                   Logic: 2.042ns(44.333%), Route: 2.564ns(55.667%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N367            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531      11.924         ntclkbufg_4      
 CLMA_50_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.167      12.004                          

 Data required time                                                 12.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.004                          
 Data arrival time                                                  10.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_tx_data[16]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK

 CLMA_58_212/Q3                    tco                   0.288       5.811 r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.458       6.269         u_HDMI_top/u_video_driver/cnt_v [7]
 CLMA_58_224/Y2                    td                    0.341       6.610 f       u_HDMI_top/u_video_driver/N27_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.605       7.215         u_HDMI_top/u_video_driver/_N79904
 CLMA_50_208/Y3                    td                    0.210       7.425 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.253       7.678         u_HDMI_top/u_video_driver/_N3069
 CLMA_50_208/Y0                    td                    0.210       7.888 r       u_HDMI_top/u_video_driver/N29_5/gateop/Z
                                   net (fanout=2)        0.414       8.302         u_HDMI_top/u_video_driver/N29
 CLMA_46_200/Y3                    td                    0.210       8.512 r       hdmi_tx_de/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.398       8.910         hdmi_tx_de_temp  
 CLMA_46_204/Y1                    td                    0.212       9.122 r       N162_0_inv/gateop_perm/Z
                                   net (fanout=24)       0.719       9.841         N162_0           
 CLMS_38_229/RS                                                            r       hdmi_tx_data[16]/opit_0/RS

 Data arrival time                                                   9.841         Logic Levels: 5  
                                                                                   Logic: 1.471ns(34.067%), Route: 2.847ns(65.933%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N367            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531      11.924         ntclkbufg_4      
 CLMS_38_229/CLK                                                           r       hdmi_tx_data[16]/opit_0/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.376      11.795                          

 Data required time                                                 11.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.795                          
 Data arrival time                                                   9.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_tx_data[17]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK

 CLMA_58_212/Q3                    tco                   0.288       5.811 r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.458       6.269         u_HDMI_top/u_video_driver/cnt_v [7]
 CLMA_58_224/Y2                    td                    0.341       6.610 f       u_HDMI_top/u_video_driver/N27_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.605       7.215         u_HDMI_top/u_video_driver/_N79904
 CLMA_50_208/Y3                    td                    0.210       7.425 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.253       7.678         u_HDMI_top/u_video_driver/_N3069
 CLMA_50_208/Y0                    td                    0.210       7.888 r       u_HDMI_top/u_video_driver/N29_5/gateop/Z
                                   net (fanout=2)        0.414       8.302         u_HDMI_top/u_video_driver/N29
 CLMA_46_200/Y3                    td                    0.210       8.512 r       hdmi_tx_de/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.398       8.910         hdmi_tx_de_temp  
 CLMA_46_204/Y1                    td                    0.212       9.122 r       N162_0_inv/gateop_perm/Z
                                   net (fanout=24)       0.719       9.841         N162_0           
 CLMS_38_229/RS                                                            r       hdmi_tx_data[17]/opit_0/RS

 Data arrival time                                                   9.841         Logic Levels: 5  
                                                                                   Logic: 1.471ns(34.067%), Route: 2.847ns(65.933%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N367            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531      11.924         ntclkbufg_4      
 CLMS_38_229/CLK                                                           r       hdmi_tx_data[17]/opit_0/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.376      11.795                          

 Data required time                                                 11.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.795                          
 Data arrival time                                                   9.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/S1
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_50_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK

 CLMA_50_220/Q2                    tco                   0.224       5.414 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Q
                                   net (fanout=29)       0.100       5.514         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rempty
 CLMS_50_221/A4                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   5.514         Logic Levels: 0  
                                                                                   Logic: 0.224ns(69.136%), Route: 0.100ns(30.864%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMS_50_221/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_62_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMA_62_216/Q2                    tco                   0.224       5.414 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.215       5.629         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMA_62_220/CD                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   5.629         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_62_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_98_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK

 CLMA_98_216/Q2                    tco                   0.224       5.414 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                   net (fanout=1)        0.186       5.600         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr1 [2]
 CLMA_98_216/AD                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/D

 Data arrival time                                                   5.600         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.634%), Route: 0.186ns(45.366%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_98_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_34_156/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_156/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270      11.514         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y1                    td                    0.468      11.982 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.842      12.824         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_30_196/Y1                    td                    0.468      13.292 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.538      13.830         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_34_196/Y2                    td                    0.210      14.040 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.745      14.785         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      15.262 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.262         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N11212
 CLMA_30_233/Y3                    td                    0.501      15.763 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.425      16.188         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [3]
 CLMA_34_240/Y2                    td                    0.487      16.675 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.729      17.404         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N18984
 CLMA_34_248/Y3                    td                    0.210      17.614 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.801      18.415         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19111
 CLMS_34_249/A0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.415         Logic Levels: 6  
                                                                                   Logic: 3.111ns(41.697%), Route: 4.350ns(58.303%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      20.386         ntclkbufg_0      
 CLMS_34_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.194      20.381                          

 Data required time                                                 20.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.381                          
 Data arrival time                                                  18.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_34_156/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_156/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270      11.514         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y1                    td                    0.468      11.982 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.842      12.824         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_30_196/Y1                    td                    0.468      13.292 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.538      13.830         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_34_196/Y2                    td                    0.210      14.040 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.745      14.785         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      15.262 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.262         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N11212
 CLMA_30_233/Y3                    td                    0.501      15.763 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.425      16.188         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [3]
 CLMA_34_240/Y2                    td                    0.487      16.675 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.577      17.252         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N18984
 CLMS_34_233/Y2                    td                    0.210      17.462 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/gateop_perm/Z
                                   net (fanout=1)        0.549      18.011         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19055
 CLMS_34_233/A2                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.011         Logic Levels: 6  
                                                                                   Logic: 3.111ns(44.084%), Route: 3.946ns(55.916%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      20.386         ntclkbufg_0      
 CLMS_34_233/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.388      20.187                          

 Data required time                                                 20.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.187                          
 Data arrival time                                                  18.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_34_156/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_156/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.270      11.514         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y1                    td                    0.468      11.982 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.842      12.824         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_30_196/Y1                    td                    0.468      13.292 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.538      13.830         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMA_34_196/Y2                    td                    0.210      14.040 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.745      14.785         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      15.262 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.262         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N11212
 CLMA_30_233/Y3                    td                    0.501      15.763 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.425      16.188         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [3]
 CLMA_34_240/Y2                    td                    0.487      16.675 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.711      17.386         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N18984
 CLMS_34_233/Y1                    td                    0.212      17.598 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[1]/gateop/F
                                   net (fanout=2)        0.564      18.162         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19103
 CLMA_30_240/AD                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.162         Logic Levels: 6  
                                                                                   Logic: 3.113ns(43.188%), Route: 4.095ns(56.812%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      20.386         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.196      20.372                          

 Data required time                                                 20.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.372                          
 Data arrival time                                                  18.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_30_216/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_216/Q2                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.190      10.800         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt [0]
 CLMA_30_216/C0                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.800         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_30_216/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.093      10.493                          

 Data required time                                                 10.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.493                          
 Data arrival time                                                  10.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_165/Q3                    tco                   0.221      10.607 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.091      10.698         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [2]
 CLMS_70_165/D2                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.698         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.833%), Route: 0.091ns(29.167%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.221      10.365                          

 Data required time                                                 10.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.365                          
 Data arrival time                                                  10.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_240/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.088      10.698         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/gate_adj_done_tmp [2]
 CLMA_30_240/B3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.698         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][5]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.994
  Launch Clock Delay      :  7.536
  Clock Pessimism Removal :  0.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N369            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.828 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_3      
 CLMA_182_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK

 CLMA_182_272/Y0                   tco                   0.375       7.911 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/Q
                                   net (fanout=3)        0.440       8.351         u_Ethernet_top/u_arp/des_mac [20]
 CLMA_182_264/Y3                   td                    0.459       8.810 r       u_Ethernet_top/u_arp/u_arp_tx/N483_20/gateop_perm/Z
                                   net (fanout=1)        0.547       9.357         u_Ethernet_top/u_arp/u_arp_tx/_N89840
 CLMA_182_257/Y3                   td                    0.459       9.816 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.121       9.937         u_Ethernet_top/u_arp/u_arp_tx/_N89864
 CLMA_182_257/Y2                   td                    0.341      10.278 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.534      10.812         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_190_248/Y2                   td                    0.322      11.134 r       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=37)       0.500      11.634         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_182_241/CECO                 td                    0.184      11.818 r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000      11.818         ntR1743          
 CLMA_182_245/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][5]/opit_0_inv/CE

 Data arrival time                                                  11.818         Logic Levels: 5  
                                                                                   Logic: 2.140ns(49.977%), Route: 2.142ns(50.023%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N369            
 PLL_158_303/CLK_OUT0              td                    0.100      11.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      13.463         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      13.463 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531      14.994         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][5]/opit_0_inv/CLK
 clock pessimism                                         0.365      15.359                          
 clock uncertainty                                      -0.150      15.209                          

 Setup time                                             -0.729      14.480                          

 Data required time                                                 14.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.480                          
 Data arrival time                                                  11.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][1]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.994
  Launch Clock Delay      :  7.536
  Clock Pessimism Removal :  0.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N369            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.828 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_3      
 CLMA_182_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK

 CLMA_182_272/Y0                   tco                   0.375       7.911 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/Q
                                   net (fanout=3)        0.440       8.351         u_Ethernet_top/u_arp/des_mac [20]
 CLMA_182_264/Y3                   td                    0.459       8.810 r       u_Ethernet_top/u_arp/u_arp_tx/N483_20/gateop_perm/Z
                                   net (fanout=1)        0.547       9.357         u_Ethernet_top/u_arp/u_arp_tx/_N89840
 CLMA_182_257/Y3                   td                    0.459       9.816 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.121       9.937         u_Ethernet_top/u_arp/u_arp_tx/_N89864
 CLMA_182_257/Y2                   td                    0.341      10.278 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.534      10.812         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_190_248/Y2                   td                    0.322      11.134 r       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=37)       0.500      11.634         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_182_241/CECO                 td                    0.184      11.818 r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000      11.818         ntR1743          
 CLMA_182_245/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][1]/opit_0_inv/CE

 Data arrival time                                                  11.818         Logic Levels: 5  
                                                                                   Logic: 2.140ns(49.977%), Route: 2.142ns(50.023%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N369            
 PLL_158_303/CLK_OUT0              td                    0.100      11.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      13.463         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      13.463 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531      14.994         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][1]/opit_0_inv/CLK
 clock pessimism                                         0.365      15.359                          
 clock uncertainty                                      -0.150      15.209                          

 Setup time                                             -0.729      14.480                          

 Data required time                                                 14.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.480                          
 Data arrival time                                                  11.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][5]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.994
  Launch Clock Delay      :  7.536
  Clock Pessimism Removal :  0.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N369            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.828 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_3      
 CLMA_182_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK

 CLMA_182_272/Y0                   tco                   0.375       7.911 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/Q
                                   net (fanout=3)        0.440       8.351         u_Ethernet_top/u_arp/des_mac [20]
 CLMA_182_264/Y3                   td                    0.459       8.810 r       u_Ethernet_top/u_arp/u_arp_tx/N483_20/gateop_perm/Z
                                   net (fanout=1)        0.547       9.357         u_Ethernet_top/u_arp/u_arp_tx/_N89840
 CLMA_182_257/Y3                   td                    0.459       9.816 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.121       9.937         u_Ethernet_top/u_arp/u_arp_tx/_N89864
 CLMA_182_257/Y2                   td                    0.341      10.278 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.534      10.812         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_190_248/Y2                   td                    0.322      11.134 r       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=37)       0.500      11.634         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_182_241/CECO                 td                    0.184      11.818 r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000      11.818         ntR1743          
 CLMA_182_245/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][5]/opit_0_inv/CE

 Data arrival time                                                  11.818         Logic Levels: 5  
                                                                                   Logic: 2.140ns(49.977%), Route: 2.142ns(50.023%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N369            
 PLL_158_303/CLK_OUT0              td                    0.100      11.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      13.463         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      13.463 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531      14.994         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][5]/opit_0_inv/CLK
 clock pessimism                                         0.365      15.359                          
 clock uncertainty                                      -0.150      15.209                          

 Setup time                                             -0.729      14.480                          

 Data required time                                                 14.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.480                          
 Data arrival time                                                  11.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[43]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][3]/opit_0_inv/D
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.413
  Launch Clock Delay      :  6.994
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N369            
 PLL_158_303/CLK_OUT0              td                    0.100       3.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       5.463         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.463 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531       6.994         ntclkbufg_3      
 CLMA_182_240/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[43]/opit_0_inv/CLK

 CLMA_182_240/Q1                   tco                   0.224       7.218 f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[43]/opit_0_inv/Q
                                   net (fanout=3)        0.188       7.406         u_Ethernet_top/u_arp/des_mac [43]
 CLMA_182_241/CD                                                           f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][3]/opit_0_inv/D

 Data arrival time                                                   7.406         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.369%), Route: 0.188ns(45.631%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N369            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.828 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.585       7.413         ntclkbufg_3      
 CLMA_182_241/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][3]/opit_0_inv/CLK
 clock pessimism                                        -0.390       7.023                          
 clock uncertainty                                       0.000       7.023                          

 Hold time                                               0.053       7.076                          

 Data required time                                                  7.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.076                          
 Data arrival time                                                   7.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[33]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.536
  Launch Clock Delay      :  7.115
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N369            
 PLL_158_303/CLK_OUT0              td                    0.100       3.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       5.463         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.463 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       7.115         ntclkbufg_3      
 CLMA_158_252/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_252/Q0                   tco                   0.222       7.337 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       7.422         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [25]
 CLMA_158_252/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.422         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N369            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.828 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_3      
 CLMA_158_252/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.421       7.115                          
 clock uncertainty                                       0.000       7.115                          

 Hold time                                              -0.035       7.080                          

 Data required time                                                  7.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.080                          
 Data arrival time                                                   7.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[18]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.536
  Launch Clock Delay      :  7.115
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N369            
 PLL_158_303/CLK_OUT0              td                    0.100       3.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       5.463         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.463 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       7.115         ntclkbufg_3      
 CLMA_174_252/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q2                   tco                   0.224       7.339 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       7.424         u_Ethernet_top/u_arp/u_arp_rx/r_src_ip [10]
 CLMA_174_252/A4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.424         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N369            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       5.828 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_3      
 CLMA_174_252/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.421       7.115                          
 clock uncertainty                                       0.000       7.115                          

 Hold time                                              -0.035       7.080                          

 Data required time                                                  7.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.080                          
 Data arrival time                                                   7.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Add_rectangular/post_img_green[0]/opit_0_inv_L5Q_perm/L1
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  6.433
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.848 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.585       6.433         ntclkbufg_2      
 CLMA_146_168/CLK                                                          r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK

 CLMA_146_168/Q3                   tco                   0.288       6.721 r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/Q
                                   net (fanout=4)        1.132       7.853         u_Human2_top/rectangular_down1 [4]
 CLMA_138_173/COUT                 td                    0.348       8.201 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.201         u_Human2_top/u_Add_rectangular/N97_1.co [4]
                                   td                    0.058       8.259 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.259         u_Human2_top/u_Add_rectangular/N97_1.co [6]
 CLMA_138_177/COUT                 td                    0.058       8.317 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.317         u_Human2_top/u_Add_rectangular/N97_1.co [8]
 CLMA_138_181/Y1                   td                    0.498       8.815 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.717       9.532         u_Human2_top/u_Add_rectangular/N97 [10]
 CLMA_146_172/Y1                   td                    0.409       9.941 r       u_Human2_top/u_Add_rectangular/N98.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.780      10.721         _N333            
 CLMA_138_161/Y1                   td                    0.212      10.933 r       u_Human2_top/u_Add_rectangular/N219_9_3/gateop_perm/Z
                                   net (fanout=1)        0.253      11.186         u_Human2_top/u_Add_rectangular/_N68926
 CLMA_138_161/Y0                   td                    0.196      11.382 f       u_Human2_top/u_Add_rectangular/N219_1/gateop_perm/Z
                                   net (fanout=16)       1.193      12.575         u_Human2_top/u_Add_rectangular/N219
 CLMA_110_128/A1                                                           f       u_Human2_top/u_Add_rectangular/post_img_green[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  12.575         Logic Levels: 6  
                                                                                   Logic: 2.067ns(33.654%), Route: 4.075ns(66.346%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808      21.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      21.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      24.418         _N366            
 USCM_84_108/CLK_USCM              td                    0.000      24.418 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.531      25.949         ntclkbufg_2      
 CLMA_110_128/CLK                                                          r       u_Human2_top/u_Add_rectangular/post_img_green[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.448      26.397                          
 clock uncertainty                                      -0.050      26.347                          

 Setup time                                             -0.248      26.099                          

 Data required time                                                 26.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.099                          
 Data arrival time                                                  12.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Add_rectangular/post_img_green[4]/opit_0_inv_L5Q_perm/L4
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  6.433
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.848 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.585       6.433         ntclkbufg_2      
 CLMA_146_168/CLK                                                          r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK

 CLMA_146_168/Q3                   tco                   0.288       6.721 r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/Q
                                   net (fanout=4)        1.132       7.853         u_Human2_top/rectangular_down1 [4]
 CLMA_138_173/COUT                 td                    0.348       8.201 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.201         u_Human2_top/u_Add_rectangular/N97_1.co [4]
                                   td                    0.058       8.259 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.259         u_Human2_top/u_Add_rectangular/N97_1.co [6]
 CLMA_138_177/COUT                 td                    0.058       8.317 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.317         u_Human2_top/u_Add_rectangular/N97_1.co [8]
 CLMA_138_181/Y1                   td                    0.498       8.815 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.717       9.532         u_Human2_top/u_Add_rectangular/N97 [10]
 CLMA_146_172/Y1                   td                    0.409       9.941 r       u_Human2_top/u_Add_rectangular/N98.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.780      10.721         _N333            
 CLMA_138_161/Y1                   td                    0.212      10.933 r       u_Human2_top/u_Add_rectangular/N219_9_3/gateop_perm/Z
                                   net (fanout=1)        0.253      11.186         u_Human2_top/u_Add_rectangular/_N68926
 CLMA_138_161/Y0                   td                    0.210      11.396 r       u_Human2_top/u_Add_rectangular/N219_1/gateop_perm/Z
                                   net (fanout=16)       1.201      12.597         u_Human2_top/u_Add_rectangular/N219
 CLMA_110_133/C4                                                           r       u_Human2_top/u_Add_rectangular/post_img_green[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.597         Logic Levels: 6  
                                                                                   Logic: 2.081ns(33.761%), Route: 4.083ns(66.239%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808      21.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      21.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      24.418         _N366            
 USCM_84_108/CLK_USCM              td                    0.000      24.418 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.531      25.949         ntclkbufg_2      
 CLMA_110_133/CLK                                                          r       u_Human2_top/u_Add_rectangular/post_img_green[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.448      26.397                          
 clock uncertainty                                      -0.050      26.347                          

 Setup time                                             -0.123      26.224                          

 Data required time                                                 26.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.224                          
 Data arrival time                                                  12.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Add_rectangular/post_img_green[3]/opit_0_inv_L5Q_perm/L4
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  6.433
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.848 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.585       6.433         ntclkbufg_2      
 CLMA_146_168/CLK                                                          r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK

 CLMA_146_168/Q3                   tco                   0.288       6.721 r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/Q
                                   net (fanout=4)        1.132       7.853         u_Human2_top/rectangular_down1 [4]
 CLMA_138_173/COUT                 td                    0.348       8.201 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.201         u_Human2_top/u_Add_rectangular/N97_1.co [4]
                                   td                    0.058       8.259 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.259         u_Human2_top/u_Add_rectangular/N97_1.co [6]
 CLMA_138_177/COUT                 td                    0.058       8.317 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.317         u_Human2_top/u_Add_rectangular/N97_1.co [8]
 CLMA_138_181/Y1                   td                    0.498       8.815 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.717       9.532         u_Human2_top/u_Add_rectangular/N97 [10]
 CLMA_146_172/Y1                   td                    0.409       9.941 r       u_Human2_top/u_Add_rectangular/N98.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.780      10.721         _N333            
 CLMA_138_161/Y1                   td                    0.212      10.933 r       u_Human2_top/u_Add_rectangular/N219_9_3/gateop_perm/Z
                                   net (fanout=1)        0.253      11.186         u_Human2_top/u_Add_rectangular/_N68926
 CLMA_138_161/Y0                   td                    0.210      11.396 r       u_Human2_top/u_Add_rectangular/N219_1/gateop_perm/Z
                                   net (fanout=16)       1.201      12.597         u_Human2_top/u_Add_rectangular/N219
 CLMA_110_133/A4                                                           r       u_Human2_top/u_Add_rectangular/post_img_green[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.597         Logic Levels: 6  
                                                                                   Logic: 2.081ns(33.761%), Route: 4.083ns(66.239%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808      21.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      21.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      24.418         _N366            
 USCM_84_108/CLK_USCM              td                    0.000      24.418 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.531      25.949         ntclkbufg_2      
 CLMA_110_133/CLK                                                          r       u_Human2_top/u_Add_rectangular/post_img_green[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.448      26.397                          
 clock uncertainty                                      -0.050      26.347                          

 Setup time                                             -0.121      26.226                          

 Data required time                                                 26.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.226                          
 Data arrival time                                                  12.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[7]/opit_0/CLK
Endpoint    : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.433
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808       1.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.418         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.418 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.531       5.949         ntclkbufg_2      
 CLMA_182_169/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[7]/opit_0/CLK

 CLMA_182_169/Q3                   tco                   0.221       6.170 f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[7]/opit_0/Q
                                   net (fanout=1)        0.084       6.254         u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0 [7]
 CLMA_182_169/AD                                                           f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/D

 Data arrival time                                                   6.254         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.848 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.585       6.433         ntclkbufg_2      
 CLMA_182_169/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK
 clock pessimism                                        -0.484       5.949                          
 clock uncertainty                                       0.000       5.949                          

 Hold time                                               0.053       6.002                          

 Data required time                                                  6.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.002                          
 Data arrival time                                                   6.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[5]/opit_0/CLK
Endpoint    : u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.433
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808       1.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.418         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.418 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.531       5.949         ntclkbufg_2      
 CLMA_182_212/CLK                                                          r       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[5]/opit_0/CLK

 CLMA_182_212/Q2                   tco                   0.224       6.173 f       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[5]/opit_0/Q
                                   net (fanout=1)        0.084       6.257         u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0 [5]
 CLMA_182_212/CD                                                           f       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/D

 Data arrival time                                                   6.257         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.848 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.585       6.433         ntclkbufg_2      
 CLMA_182_212/CLK                                                          r       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/CLK
 clock pessimism                                        -0.484       5.949                          
 clock uncertainty                                       0.000       5.949                          

 Hold time                                               0.053       6.002                          

 Data required time                                                  6.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.002                          
 Data arrival time                                                   6.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Erosion/pre_frame_href_r[0]/opit_0_inv/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.433
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808       1.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.418         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.418 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.531       5.949         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[4]/opit_0_inv/CLK

 CLMS_174_193/Q2                   tco                   0.224       6.173 f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[4]/opit_0_inv/Q
                                   net (fanout=1)        0.084       6.257         u_Human2_top/u_Erosion/matrix_frame_href
 CLMS_174_193/CD                                                           f       u_Human2_top/u_Erosion/pre_frame_href_r[0]/opit_0_inv/D

 Data arrival time                                                   6.257         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       4.848 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      1.585       6.433         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       u_Human2_top/u_Erosion/pre_frame_href_r[0]/opit_0_inv/CLK
 clock pessimism                                        -0.484       5.949                          
 clock uncertainty                                       0.000       5.949                          

 Hold time                                               0.053       6.002                          

 Data required time                                                  6.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.002                          
 Data arrival time                                                   6.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_190_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_37/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.598       6.211         u_CORES/u_jtag_hub/data_ctrl
 CLMA_186_60/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.211         Logic Levels: 0  
                                                                                   Logic: 0.287ns(32.429%), Route: 0.598ns(67.571%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.012         ntclkbufg_6      
 CLMA_186_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.222      30.041                          

 Data required time                                                 30.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.041                          
 Data arrival time                                                   6.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_190_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_37/Q0                    tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.711       6.326         u_CORES/u_jtag_hub/data_ctrl
 CLMA_186_56/A4                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.326         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.900%), Route: 0.711ns(71.100%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.012         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.082      30.181                          

 Data required time                                                 30.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.181                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_190_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_37/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.568       6.181         u_CORES/u_jtag_hub/data_ctrl
 CLMA_186_56/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.181         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.567%), Route: 0.568ns(66.433%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.012         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.193      30.070                          

 Data required time                                                 30.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.070                          
 Data arrival time                                                   6.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       4.833         ntclkbufg_6      
 CLMA_202_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_76/Q0                    tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.086       5.141         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]
 CLMA_202_76/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_202_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       4.833         ntclkbufg_6      
 CLMA_186_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_88/Q3                    tco                   0.221       5.054 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.142         u_CORES/u_debug_core_0/ram_radr [0]
 CLMA_186_88/D4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_186_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.034       4.799                          

 Data required time                                                  4.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.799                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       4.833         ntclkbufg_6      
 CLMA_186_52/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK

 CLMA_186_52/Q1                    tco                   0.224       5.057 f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.142         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_186_52/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_186_52/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.034       4.799                          

 Data required time                                                  4.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.799                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.495 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.291      30.371 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.640      31.011         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_182_61/Y0                    td                    0.487      31.498 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm/Z
                                   net (fanout=16)       0.756      32.254         u_CORES/u_debug_core_0/_N1883
 CLMA_182_88/Y2                    td                    0.286      32.540 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=4)        0.603      33.143         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N297
 CLMA_182_89/CECO                  td                    0.184      33.327 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      33.327         ntR1584          
 CLMA_182_93/CECI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.327         Logic Levels: 3  
                                                                                   Logic: 1.248ns(38.435%), Route: 1.999ns(61.565%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      54.833         ntclkbufg_6      
 CLMA_182_93/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  33.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.495 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.291      30.371 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.641      31.012         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_182_60/Y0                    td                    0.478      31.490 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.474      31.964         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_182_73/Y2                    td                    0.210      32.174 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.458      32.632         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_186_84/Y0                    td                    0.196      32.828 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.598      33.426         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_77/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.426         Logic Levels: 3  
                                                                                   Logic: 1.175ns(35.117%), Route: 2.171ns(64.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      54.833         ntclkbufg_6      
 CLMS_174_77/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.495 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.291      30.371 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.641      31.012         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_182_60/Y0                    td                    0.478      31.490 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.474      31.964         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_182_73/Y2                    td                    0.210      32.174 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.458      32.632         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_186_84/Y0                    td                    0.196      32.828 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.598      33.426         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_77/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.426         Logic Levels: 3  
                                                                                   Logic: 1.175ns(35.117%), Route: 2.171ns(64.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      54.833         ntclkbufg_6      
 CLMS_174_77/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.136 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_7      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_186_69/Y0                    tco                   0.284      29.951 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.088      30.039         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_186_68/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.039         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.344%), Route: 0.088ns(23.656%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_186_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.035       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                  30.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.136 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_7      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_186_69/Q2                    tco                   0.224      29.891 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.086      29.977         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_186_68/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.977         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_186_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.106       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                  29.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.136 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_182_69/Y0                    tco                   0.284      29.951 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.091      30.042         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]
 CLMA_182_68/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.042         Logic Levels: 0  
                                                                                   Logic: 0.284ns(75.733%), Route: 0.091ns(24.267%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_182_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.094       5.282                          

 Data required time                                                  5.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.282                          
 Data arrival time                                                  30.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.829 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.439         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.539      81.265         u_CORES/conf_sel [0]
 CLMA_182_69/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.265         Logic Levels: 0  
                                                                                   Logic: 0.287ns(34.746%), Route: 0.539ns(65.254%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.136 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.829 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.439         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.539      81.265         u_CORES/conf_sel [0]
 CLMA_182_69/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.265         Logic Levels: 0  
                                                                                   Logic: 0.287ns(34.746%), Route: 0.539ns(65.254%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.136 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.829 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.439         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.539      81.265         u_CORES/conf_sel [0]
 CLMA_182_69/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.265         Logic Levels: 0  
                                                                                   Logic: 0.287ns(34.746%), Route: 0.539ns(65.254%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.136 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.012         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.249     130.261 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.213     130.474         u_CORES/conf_sel [0]
 CLMA_182_61/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 130.474         Logic Levels: 0  
                                                                                   Logic: 0.249ns(53.896%), Route: 0.213ns(46.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.495 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_7      
 CLMA_182_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                              -0.014     130.116                          

 Data required time                                                130.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.116                          
 Data arrival time                                                 130.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.012         ntclkbufg_6      
 CLMA_186_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_60/Q1                    tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.330     130.566         u_CORES/id_o [0] 
 CLMA_182_69/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.566         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.433%), Route: 0.330ns(59.567%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.495 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                               0.053     130.183                          

 Data required time                                                130.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.183                          
 Data arrival time                                                 130.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.012         ntclkbufg_6      
 CLMA_186_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_60/Q1                    tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.332     130.568         u_CORES/id_o [0] 
 CLMS_186_69/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.568         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.288%), Route: 0.332ns(59.712%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.495 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_7      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                               0.053     130.183                          

 Data required time                                                130.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.183                          
 Data arrival time                                                 130.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.325
  Launch Clock Delay      :  4.146
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.692       4.146         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_186_317/Q3                   tco                   0.288       4.434 r       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.544       4.978         u_HDMI_top/rst_1ms [12]
 CLMA_186_316/Y0                   td                    0.285       5.263 r       u_HDMI_top/N36_8/gateop_perm/Z
                                   net (fanout=1)        0.424       5.687         u_HDMI_top/_N86592
 CLMA_186_308/Y3                   td                    0.288       5.975 f       u_HDMI_top/N36_16/gateop_perm/Z
                                   net (fanout=28)       0.727       6.702         nt_hdmi_rst_n    
 CLMS_186_281/RS                                                           f       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS

 Data arrival time                                                   6.702         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.685%), Route: 1.695ns(66.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.122      23.325         nt_sys_clk       
 CLMS_186_281/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/CLK
 clock pessimism                                         0.417      23.742                          
 clock uncertainty                                      -0.050      23.692                          

 Recovery time                                          -0.617      23.075                          

 Data required time                                                 23.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.075                          
 Data arrival time                                                   6.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.382
  Launch Clock Delay      :  4.146
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.692       4.146         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_186_317/Q3                   tco                   0.288       4.434 r       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.544       4.978         u_HDMI_top/rst_1ms [12]
 CLMA_186_316/Y0                   td                    0.285       5.263 r       u_HDMI_top/N36_8/gateop_perm/Z
                                   net (fanout=1)        0.424       5.687         u_HDMI_top/_N86592
 CLMA_186_308/Y3                   td                    0.288       5.975 f       u_HDMI_top/N36_16/gateop_perm/Z
                                   net (fanout=28)       0.570       6.545         nt_hdmi_rst_n    
 CLMS_174_305/RS                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/RS

 Data arrival time                                                   6.545         Logic Levels: 2  
                                                                                   Logic: 0.861ns(35.890%), Route: 1.538ns(64.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.179      23.382         nt_sys_clk       
 CLMS_174_305/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
 clock pessimism                                         0.251      23.633                          
 clock uncertainty                                      -0.050      23.583                          

 Recovery time                                          -0.617      22.966                          

 Data required time                                                 22.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.966                          
 Data arrival time                                                   6.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.388
  Launch Clock Delay      :  4.666
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.212       4.666         nt_sys_clk       
 CLMA_158_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_158_332/Q1                   tco                   0.289       4.955 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.148       6.103         u_hsst_core/P_LANE_RST_3
 CLMA_166_280/RS                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/RS

 Data arrival time                                                   6.103         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.111%), Route: 1.148ns(79.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.185      23.388         nt_sys_clk       
 CLMA_166_280/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.251      23.639                          
 clock uncertainty                                      -0.050      23.589                          

 Recovery time                                          -0.617      22.972                          

 Data required time                                                 22.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.972                          
 Data arrival time                                                   6.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.735  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.721
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.384       3.587         nt_sys_clk       
 CLMA_174_96/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_96/Q3                    tco                   0.226       3.813 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=73)       0.606       4.419         u_CORES/u_debug_core_0/resetn
 CLMS_170_85/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.163%), Route: 0.606ns(72.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.267       4.721         nt_sys_clk       
 CLMS_170_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.399       4.322                          
 clock uncertainty                                       0.000       4.322                          

 Removal time                                           -0.226       4.096                          

 Data required time                                                  4.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.096                          
 Data arrival time                                                   4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.735  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.721
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.384       3.587         nt_sys_clk       
 CLMA_174_96/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_96/Q3                    tco                   0.226       3.813 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=73)       0.606       4.419         u_CORES/u_debug_core_0/resetn
 CLMS_170_85/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.163%), Route: 0.606ns(72.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.267       4.721         nt_sys_clk       
 CLMS_170_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.399       4.322                          
 clock uncertainty                                       0.000       4.322                          

 Removal time                                           -0.226       4.096                          

 Data required time                                                  4.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.096                          
 Data arrival time                                                   4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.735  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.721
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.384       3.587         nt_sys_clk       
 CLMA_174_96/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_96/Q3                    tco                   0.226       3.813 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=73)       0.606       4.419         u_CORES/u_debug_core_0/resetn
 CLMS_170_85/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.163%), Route: 0.606ns(72.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.267       4.721         nt_sys_clk       
 CLMS_170_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.399       4.322                          
 clock uncertainty                                       0.000       4.322                          

 Removal time                                           -0.226       4.096                          

 Data required time                                                  4.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.096                          
 Data arrival time                                                   4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_174_236/Q0                   tco                   0.289       5.812 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.265       6.077         video_packet_send_m0/vs_pclk_d1
 CLMS_174_241/Y2                   td                    0.492       6.569 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       1.598       8.167         video_packet_send_m0/N5
 CLMS_198_289/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.167         Logic Levels: 1  
                                                                                   Logic: 0.781ns(29.539%), Route: 1.863ns(70.461%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N367            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMS_198_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Recovery time                                          -0.617      11.657                          

 Data required time                                                 11.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.657                          
 Data arrival time                                                   8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.490                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_174_236/Q0                   tco                   0.289       5.812 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.265       6.077         video_packet_send_m0/vs_pclk_d1
 CLMS_174_241/Y2                   td                    0.492       6.569 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       1.598       8.167         video_packet_send_m0/N5
 CLMS_198_289/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.167         Logic Levels: 1  
                                                                                   Logic: 0.781ns(29.539%), Route: 1.863ns(70.461%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N367            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMS_198_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Recovery time                                          -0.617      11.657                          

 Data required time                                                 11.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.657                          
 Data arrival time                                                   8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.490                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_174_236/Q0                   tco                   0.289       5.812 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.265       6.077         video_packet_send_m0/vs_pclk_d1
 CLMS_174_241/Y2                   td                    0.492       6.569 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       1.598       8.167         video_packet_send_m0/N5
 CLMS_198_289/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   8.167         Logic Levels: 1  
                                                                                   Logic: 0.781ns(29.539%), Route: 1.863ns(70.461%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N367            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMS_198_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Recovery time                                          -0.617      11.657                          

 Data required time                                                 11.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.657                          
 Data arrival time                                                   8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_138_88/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMA_138_88/Q0                    tco                   0.222       5.412 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.088       5.500         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_89/Y0                    td                    0.232       5.732 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.303       6.035         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTB[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.454ns(53.728%), Route: 0.391ns(46.272%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 DRM_142_88/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.022       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                   6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_138_88/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMA_138_88/Q0                    tco                   0.222       5.412 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.088       5.500         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_89/Y0                    td                    0.232       5.732 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.303       6.035         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTA[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.454ns(53.728%), Route: 0.391ns(46.272%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 DRM_142_88/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.855                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_174_236/Q1                   tco                   0.229       5.419 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.315       5.734         video_packet_send_m0/vs_pclk_d2
 CLMS_174_241/Y2                   td                    0.155       5.889 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       0.370       6.259         video_packet_send_m0/N5
 DRM_178_252/RSTA[0]                                                       f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.259         Logic Levels: 1  
                                                                                   Logic: 0.384ns(35.921%), Route: 0.685ns(64.079%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.708       5.646         ntclkbufg_4      
 DRM_178_252/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.279       5.367                          
 clock uncertainty                                       0.000       5.367                          

 Removal time                                           -0.046       5.321                          

 Data required time                                                  5.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.321                          
 Data arrival time                                                   6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.406      11.649         nt_led2          
 CLMA_70_228/Y0                    td                    0.341      11.990 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=97)       1.739      13.729         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_148/RS                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.729         Logic Levels: 1  
                                                                                   Logic: 0.630ns(22.703%), Route: 2.145ns(77.297%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMA_102_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  13.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.406      11.649         nt_led2          
 CLMA_70_228/Y0                    td                    0.341      11.990 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=97)       1.559      13.549         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.549         Logic Levels: 1  
                                                                                   Logic: 0.630ns(24.277%), Route: 1.965ns(75.723%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  13.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.406      11.649         nt_led2          
 CLMA_70_228/Y0                    td                    0.341      11.990 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=97)       1.559      13.549         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.549         Logic Levels: 1  
                                                                                   Logic: 0.630ns(24.277%), Route: 1.965ns(75.723%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  13.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMS_34_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_197/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=507)      0.353      10.963         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_204/RSCO                  td                    0.105      11.068 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.068         ntR777           
 CLMA_34_208/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/RS

 Data arrival time                                                  11.068         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.240%), Route: 0.353ns(51.760%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMS_34_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_197/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=507)      0.353      10.963         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_204/RSCO                  td                    0.105      11.068 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.068         ntR777           
 CLMA_34_208/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.068         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.240%), Route: 0.353ns(51.760%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMS_34_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_197/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=507)      0.353      10.963         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_204/RSCO                  td                    0.105      11.068 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.068         ntR777           
 CLMA_34_208/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[2]/opit_0_inv/RS

 Data arrival time                                                  11.068         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.240%), Route: 0.353ns(51.760%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[2]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.287      11.241 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       2.089      13.330         nt_led2          
 IOL_19_373/DO                     td                    0.139      13.469 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.469         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                   10.009      23.478 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      23.585         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  23.585         Logic Levels: 2  
                                                                                   Logic: 10.435ns(82.614%), Route: 2.196ns(17.386%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led6 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      1.585       6.200         ntclkbufg_1      
 CLMS_98_209/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMS_98_209/Q0                    tco                   0.287       6.487 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       2.383       8.870         nt_led6          
 IOL_67_373/DO                     td                    0.139       9.009 f       led6_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.009         led6_obuf/ntO    
 IOBR_TB_65_376/PAD                td                   10.009      19.018 f       led6_obuf/opit_0/O
                                   net (fanout=1)        0.097      19.115         led6             
 A5                                                                        f       led6 (port)      

 Data arrival time                                                  19.115         Logic Levels: 2  
                                                                                   Logic: 10.435ns(80.798%), Route: 2.480ns(19.202%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_34_173/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_34_173/Q3                    tco                   0.286      11.240 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      1.583      12.823         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMS_42_257/Y3                    td                    0.197      13.020 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.863      14.883         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.022 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.022         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.925 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.021         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.021         Logic Levels: 3  
                                                                                   Logic: 4.525ns(56.093%), Route: 3.542ns(43.907%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M7                                                      0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[6]     
 IOBS_LR_0_136/DIN                 td                    0.552       0.632 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_137/RX_DATA_DD              td                    0.461       1.093 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.414       1.507         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_132/Y3                    td                    0.343       1.850 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.185       2.035         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N88767
 CLMA_10_132/A3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.035         Logic Levels: 3  
                                                                                   Logic: 1.356ns(66.634%), Route: 0.679ns(33.366%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.552       0.632 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.461       1.093 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.415       1.508         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_237/Y0                    td                    0.204       1.712 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.337       2.049         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N89449
 CLMA_14_228/A0                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.049         Logic Levels: 3  
                                                                                   Logic: 1.217ns(59.395%), Route: 0.832ns(40.605%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.552       0.659 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.659         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.461       1.120 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.403       1.523         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_204/Y1                    td                    0.221       1.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.362       2.106         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N88374
 CLMA_10_192/A1                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.106         Logic Levels: 3  
                                                                                   Logic: 1.234ns(58.594%), Route: 0.872ns(41.406%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_178_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_178_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_178_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.695      20.833          1.138           Low Pulse Width   APM_106_140/CLK         u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/CLK
 19.695      20.833          1.138           Low Pulse Width   APM_106_140/CLK         u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 19.695      20.833          1.138           Low Pulse Width   APM_106_176/CLK         u_Human_top/u_rgb2ycbcr_human/N39/gopapm/CLK
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_26_148/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_26_148/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.469       3.367           0.898           High Pulse Width  DRM_26_168/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_129/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_129/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_125/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

{video_stitching|cam2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_54_148/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.102       10.000          0.898           High Pulse Width  DRM_54_148/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.102       10.000          0.898           Low Pulse Width   DRM_54_148/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_178_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_186_69/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_186_69/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_186_69/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_34_200/Q3                    tco                   0.220       3.587 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.401       4.988         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.222       5.210 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.364       6.574         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_38_197/Y3                    td                    0.151       6.725 f       _N13450_inv/gateop_perm/Z
                                   net (fanout=8)        0.264       6.989         _N13450          
                                   td                    0.368       7.357 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11192
 CLMA_38_200/COUT                  td                    0.044       7.401 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.401         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11194
                                   td                    0.044       7.445 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.445         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11196
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.445         Logic Levels: 3  
                                                                                   Logic: 1.049ns(25.723%), Route: 3.029ns(74.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_34_200/Q3                    tco                   0.220       3.587 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.401       4.988         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.222       5.210 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.364       6.574         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_38_197/Y3                    td                    0.151       6.725 f       _N13450_inv/gateop_perm/Z
                                   net (fanout=8)        0.264       6.989         _N13450          
                                   td                    0.368       7.357 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11192
 CLMA_38_200/COUT                  td                    0.044       7.401 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.401         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11194
 CLMA_38_204/CIN                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.401         Logic Levels: 3  
                                                                                   Logic: 1.005ns(24.913%), Route: 3.029ns(75.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_38_204/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_34_200/Q3                    tco                   0.220       3.587 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.401       4.988         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.222       5.210 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.364       6.574         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_38_197/Y3                    td                    0.151       6.725 f       _N13450_inv/gateop_perm/Z
                                   net (fanout=8)        0.264       6.989         _N13450          
                                   td                    0.368       7.357 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N11192
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.357         Logic Levels: 2  
                                                                                   Logic: 0.961ns(24.085%), Route: 3.029ns(75.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_38_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.115      23.183                          

 Data required time                                                 23.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.183                          
 Data arrival time                                                   7.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.999
  Launch Clock Delay      :  2.658
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.783       2.658         nt_sys_clk       
 CLMA_158_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3/opit_0_L5Q_perm/CLK

 CLMA_158_320/Q0                   tco                   0.179       2.837 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.896         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3
 CLMS_158_321/B4                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.968       2.999         nt_sys_clk       
 CLMS_158_321/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.325       2.674                          
 clock uncertainty                                       0.000       2.674                          

 Hold time                                              -0.029       2.645                          

 Data required time                                                  2.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.645                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.829
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.464       2.339         nt_sys_clk       
 CLMS_170_305/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_305/Q0                   tco                   0.182       2.521 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218       2.739         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [0]
 CLMS_166_309/A1                                                           r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_A2Q1/I01

 Data arrival time                                                   2.739         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.798       2.829         nt_sys_clk       
 CLMS_166_309/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.251       2.578                          
 clock uncertainty                                       0.000       2.578                          

 Hold time                                              -0.093       2.485                          

 Data required time                                                  2.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.485                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.964
  Launch Clock Delay      :  2.511
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.636       2.511         nt_sys_clk       
 CLMA_194_81/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK

 CLMA_194_81/Q3                    tco                   0.182       2.693 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/Q
                                   net (fanout=2)        0.224       2.917         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win
 CLMA_194_72/CD                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   2.917         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.828%), Route: 0.224ns(55.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.933       2.964         nt_sys_clk       
 CLMA_194_72/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.225       2.739                          
 clock uncertainty                                       0.000       2.739                          

 Hold time                                              -0.080       2.659                          

 Data required time                                                  2.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.659                          
 Data arrival time                                                   2.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[4]
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMA_138_129/CLK                                                          r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_129/Q0                   tco                   0.221       4.081 f       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.385       4.466         key_ctl_top/rgb_ctrl_plus10 [0]
 CLMA_138_140/Y2                   td                    0.379       4.845 f       key_ctl_top/lighter_and_color/N7_sum4/gateop_perm/Z
                                   net (fanout=6)        0.358       5.203         key_ctl_top/lighter_and_color/N116 [4]
                                   td                    0.368       5.571 f       key_ctl_top/lighter_and_color/N106_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.571         key_ctl_top/lighter_and_color/_N9212
 CLMS_130_141/Y2                   td                    0.202       5.773 f       key_ctl_top/lighter_and_color/N106_1_7/gateop/Y
                                   net (fanout=2)        0.370       6.143         key_ctl_top/lighter_and_color/N106 [7]
 CLMA_126_136/COUT                 td                    0.268       6.411 r       key_ctl_top/lighter_and_color/N89_1_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.411         key_ctl_top/lighter_and_color/_N9186
 CLMA_126_140/Y0                   td                    0.206       6.617 f       key_ctl_top/lighter_and_color/N89_1_8/gateop/Y
                                   net (fanout=6)        0.286       6.903         key_ctl_top/lighter_and_color/N89 [8]
 CLMA_126_129/Y1                   td                    0.224       7.127 f       key_ctl_top/lighter_and_color/gg_data_out[4]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.561       7.688         key_ctl_top/lighter_and_color/N83 [4]
 APM_106_140/X[13]                                                         f       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[4]

 Data arrival time                                                   7.688         Logic Levels: 5  
                                                                                   Logic: 1.868ns(48.798%), Route: 1.960ns(51.202%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      44.283 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.895      45.178         ntclkbufg_1      
 APM_106_140/CLK                                                           r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 clock pessimism                                         0.330      45.508                          
 clock uncertainty                                      -0.250      45.258                          

 Setup time                                             -0.805      44.453                          

 Data required time                                                 44.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.453                          
 Data arrival time                                                   7.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.765                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[1]
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMA_138_129/CLK                                                          r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_129/Q0                   tco                   0.221       4.081 f       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.385       4.466         key_ctl_top/rgb_ctrl_plus10 [0]
 CLMA_138_140/Y2                   td                    0.379       4.845 f       key_ctl_top/lighter_and_color/N7_sum4/gateop_perm/Z
                                   net (fanout=6)        0.358       5.203         key_ctl_top/lighter_and_color/N116 [4]
                                   td                    0.368       5.571 f       key_ctl_top/lighter_and_color/N106_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.571         key_ctl_top/lighter_and_color/_N9212
 CLMS_130_141/Y2                   td                    0.202       5.773 f       key_ctl_top/lighter_and_color/N106_1_7/gateop/Y
                                   net (fanout=2)        0.370       6.143         key_ctl_top/lighter_and_color/N106 [7]
 CLMA_126_136/COUT                 td                    0.268       6.411 r       key_ctl_top/lighter_and_color/N89_1_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.411         key_ctl_top/lighter_and_color/_N9186
 CLMA_126_140/Y0                   td                    0.206       6.617 f       key_ctl_top/lighter_and_color/N89_1_8/gateop/Y
                                   net (fanout=6)        0.366       6.983         key_ctl_top/lighter_and_color/N89 [8]
 CLMA_126_129/Y2                   td                    0.150       7.133 f       key_ctl_top/lighter_and_color/gg_data_out[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.540       7.673         key_ctl_top/lighter_and_color/N83 [7]
 APM_106_140/X[10]                                                         f       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[1]

 Data arrival time                                                   7.673         Logic Levels: 5  
                                                                                   Logic: 1.794ns(47.050%), Route: 2.019ns(52.950%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      44.283 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.895      45.178         ntclkbufg_1      
 APM_106_140/CLK                                                           r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 clock pessimism                                         0.330      45.508                          
 clock uncertainty                                      -0.250      45.258                          

 Setup time                                             -0.805      44.453                          

 Data required time                                                 44.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.453                          
 Data arrival time                                                   7.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.780                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[7]
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMA_138_129/CLK                                                          r       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_129/Q0                   tco                   0.221       4.081 f       key_ctl_top/rgb_ctrl_plus10[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.385       4.466         key_ctl_top/rgb_ctrl_plus10 [0]
 CLMA_138_140/Y2                   td                    0.379       4.845 f       key_ctl_top/lighter_and_color/N7_sum4/gateop_perm/Z
                                   net (fanout=6)        0.358       5.203         key_ctl_top/lighter_and_color/N116 [4]
                                   td                    0.368       5.571 f       key_ctl_top/lighter_and_color/N106_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.571         key_ctl_top/lighter_and_color/_N9212
 CLMS_130_141/Y2                   td                    0.202       5.773 f       key_ctl_top/lighter_and_color/N106_1_7/gateop/Y
                                   net (fanout=2)        0.370       6.143         key_ctl_top/lighter_and_color/N106 [7]
 CLMA_126_136/COUT                 td                    0.268       6.411 r       key_ctl_top/lighter_and_color/N89_1_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.411         key_ctl_top/lighter_and_color/_N9186
 CLMA_126_140/Y0                   td                    0.206       6.617 f       key_ctl_top/lighter_and_color/N89_1_8/gateop/Y
                                   net (fanout=6)        0.366       6.983         key_ctl_top/lighter_and_color/N89 [8]
 CLMA_126_129/Y2                   td                    0.150       7.133 f       key_ctl_top/lighter_and_color/gg_data_out[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.533       7.666         key_ctl_top/lighter_and_color/N83 [7]
 APM_106_140/X[16]                                                         f       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/X[7]

 Data arrival time                                                   7.666         Logic Levels: 5  
                                                                                   Logic: 1.794ns(47.136%), Route: 2.012ns(52.864%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      44.283 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.895      45.178         ntclkbufg_1      
 APM_106_140/CLK                                                           r       u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 clock pessimism                                         0.330      45.508                          
 clock uncertainty                                      -0.250      45.258                          

 Setup time                                             -0.805      44.453                          

 Data required time                                                 44.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.453                          
 Data arrival time                                                   7.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.895       3.511         ntclkbufg_1      
 CLMA_110_112/CLK                                                          r       u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_110_112/Q0                   tco                   0.182       3.693 r       u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.210       3.903         u_Camera_top/u_cam_data_converter/cam_cnt [2]
 CLMA_110_116/A0                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.903         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.429%), Route: 0.210ns(53.571%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMA_110_116/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       3.526                          
 clock uncertainty                                       0.200       3.726                          

 Hold time                                              -0.077       3.649                          

 Data required time                                                  3.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.649                          
 Data arrival time                                                   3.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Dectect_Rectangular/down_reg[1]/opit_0_inv_L5Q/CLK
Endpoint    : u_Human_top/u_Dectect_Rectangular/rectangular_down[1]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.895       3.511         ntclkbufg_1      
 CLMA_126_100/CLK                                                          r       u_Human_top/u_Dectect_Rectangular/down_reg[1]/opit_0_inv_L5Q/CLK

 CLMA_126_100/Q0                   tco                   0.182       3.693 r       u_Human_top/u_Dectect_Rectangular/down_reg[1]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.280       3.973         u_Human_top/u_Dectect_Rectangular/down_reg [1]
 CLMS_122_105/M2                                                           r       u_Human_top/u_Dectect_Rectangular/rectangular_down[1]/opit_0_inv/D

 Data arrival time                                                   3.973         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.394%), Route: 0.280ns(60.606%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMS_122_105/CLK                                                          r       u_Human_top/u_Dectect_Rectangular/rectangular_down[1]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.530                          
 clock uncertainty                                       0.200       3.730                          

 Hold time                                              -0.011       3.719                          

 Data required time                                                  3.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.719                          
 Data arrival time                                                   3.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p22[7]/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.895       3.511         ntclkbufg_1      
 CLMA_182_125/CLK                                                          r       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_125/Q0                   tco                   0.179       3.690 f       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p23[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.265       3.955         u_Human_top/u_Dilation/matrix_p23 [7]
 CLMA_170_124/B4                                                           f       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p22[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.955         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.315%), Route: 0.265ns(59.685%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMA_170_124/CLK                                                          r       u_Human_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/matrix_p22[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       3.530                          
 clock uncertainty                                       0.200       3.730                          

 Hold time                                              -0.029       3.701                          

 Data required time                                                  3.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.701                          
 Data arrival time                                                   3.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK

 CLMA_58_212/Q3                    tco                   0.220       3.597 f       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.284       3.881         u_HDMI_top/u_video_driver/cnt_v [7]
 CLMA_58_224/Y2                    td                    0.264       4.145 f       u_HDMI_top/u_video_driver/N27_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.415       4.560         u_HDMI_top/u_video_driver/_N79904
 CLMA_50_208/Y3                    td                    0.162       4.722 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.148       4.870         u_HDMI_top/u_video_driver/_N3069
 CLMA_50_208/Y0                    td                    0.150       5.020 f       u_HDMI_top/u_video_driver/N29_5/gateop/Z
                                   net (fanout=2)        0.252       5.272         u_HDMI_top/u_video_driver/N29
 CLMS_50_205/Y0                    td                    0.150       5.422 f       u_HDMI_top/u_video_driver/N64_3/gateop_perm/Z
                                   net (fanout=41)       0.304       5.726         pix_req          
 CLMS_50_221/Y2                    td                    0.150       5.876 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=1)        0.258       6.134         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_50_216/COUT                  td                    0.397       6.531 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.531         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [6]
                                   td                    0.044       6.575 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.575         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [10]
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                   6.575         Logic Levels: 6  
                                                                                   Logic: 1.537ns(48.061%), Route: 1.661ns(51.939%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       9.908         ntclkbufg_4      
 CLMA_50_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.128       9.914                          

 Data required time                                                  9.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.914                          
 Data arrival time                                                   6.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_tx_data[16]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK

 CLMA_58_212/Q3                    tco                   0.220       3.597 f       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.284       3.881         u_HDMI_top/u_video_driver/cnt_v [7]
 CLMA_58_224/Y2                    td                    0.264       4.145 f       u_HDMI_top/u_video_driver/N27_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.415       4.560         u_HDMI_top/u_video_driver/_N79904
 CLMA_50_208/Y3                    td                    0.162       4.722 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.148       4.870         u_HDMI_top/u_video_driver/_N3069
 CLMA_50_208/Y0                    td                    0.150       5.020 f       u_HDMI_top/u_video_driver/N29_5/gateop/Z
                                   net (fanout=2)        0.266       5.286         u_HDMI_top/u_video_driver/N29
 CLMA_46_200/Y3                    td                    0.151       5.437 f       hdmi_tx_de/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.254       5.691         hdmi_tx_de_temp  
 CLMA_46_204/Y1                    td                    0.151       5.842 f       N162_0_inv/gateop_perm/Z
                                   net (fanout=24)       0.485       6.327         N162_0           
 CLMS_38_229/RS                                                            f       hdmi_tx_data[16]/opit_0/RS

 Data arrival time                                                   6.327         Logic Levels: 5  
                                                                                   Logic: 1.098ns(37.220%), Route: 1.852ns(62.780%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       9.908         ntclkbufg_4      
 CLMS_38_229/CLK                                                           r       hdmi_tx_data[16]/opit_0/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.270       9.772                          

 Data required time                                                  9.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.772                          
 Data arrival time                                                   6.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_tx_data[17]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/CLK

 CLMA_58_212/Q3                    tco                   0.220       3.597 f       u_HDMI_top/u_video_driver/cnt_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.284       3.881         u_HDMI_top/u_video_driver/cnt_v [7]
 CLMA_58_224/Y2                    td                    0.264       4.145 f       u_HDMI_top/u_video_driver/N27_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.415       4.560         u_HDMI_top/u_video_driver/_N79904
 CLMA_50_208/Y3                    td                    0.162       4.722 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.148       4.870         u_HDMI_top/u_video_driver/_N3069
 CLMA_50_208/Y0                    td                    0.150       5.020 f       u_HDMI_top/u_video_driver/N29_5/gateop/Z
                                   net (fanout=2)        0.266       5.286         u_HDMI_top/u_video_driver/N29
 CLMA_46_200/Y3                    td                    0.151       5.437 f       hdmi_tx_de/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.254       5.691         hdmi_tx_de_temp  
 CLMA_46_204/Y1                    td                    0.151       5.842 f       N162_0_inv/gateop_perm/Z
                                   net (fanout=24)       0.485       6.327         N162_0           
 CLMS_38_229/RS                                                            f       hdmi_tx_data[17]/opit_0/RS

 Data arrival time                                                   6.327         Logic Levels: 5  
                                                                                   Logic: 1.098ns(37.220%), Route: 1.852ns(62.780%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       9.908         ntclkbufg_4      
 CLMS_38_229/CLK                                                           r       hdmi_tx_data[17]/opit_0/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.270       9.772                          

 Data required time                                                  9.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.772                          
 Data arrival time                                                   6.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/S1
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_50_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK

 CLMA_50_220/Q2                    tco                   0.180       3.354 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Q
                                   net (fanout=29)       0.069       3.423         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rempty
 CLMS_50_221/A4                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   3.423         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.289%), Route: 0.069ns(27.711%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMS_50_221/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.029       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   3.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_98_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK

 CLMA_98_216/Q2                    tco                   0.180       3.354 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                   net (fanout=1)        0.131       3.485         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr1 [2]
 CLMA_98_216/AD                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/D

 Data arrival time                                                   3.485         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_98_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_1[3]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_0[3]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMS_134_57/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_1[3]/opit_0_inv/CLK

 CLMS_134_57/Q2                    tco                   0.180       3.354 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_1[3]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.485         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_1 [3]
 CLMS_134_57/CD                                                            f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_0[3]/opit_0_inv/D

 Data arrival time                                                   3.485         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMS_134_57/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_0[3]/opit_0_inv/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_94_197/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.220       6.956 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.301       7.257         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMS_94_177/Y0                    td                    0.380       7.637 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/gateop_perm/Z
                                   net (fanout=43)       0.609       8.246         u_DDR3_interface_top/u_simplified_AXI/_N80800
 CLMA_102_148/A1                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.246         Logic Levels: 1  
                                                                                   Logic: 0.600ns(39.735%), Route: 0.910ns(60.265%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_102_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.176      11.213                          

 Data required time                                                 11.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.213                          
 Data arrival time                                                   8.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[14]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_94_197/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.220       6.956 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.301       7.257         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMS_94_177/Y0                    td                    0.380       7.637 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/gateop_perm/Z
                                   net (fanout=43)       0.585       8.222         u_DDR3_interface_top/u_simplified_AXI/_N80800
 CLMA_94_172/A1                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[14]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.222         Logic Levels: 1  
                                                                                   Logic: 0.600ns(40.377%), Route: 0.886ns(59.623%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_94_172/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[14]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.297      11.750                          
 clock uncertainty                                      -0.350      11.400                          

 Setup time                                             -0.176      11.224                          

 Data required time                                                 11.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.224                          
 Data arrival time                                                   8.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_98_184/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMA_98_184/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.277       7.234         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_94_177/Y2                    td                    0.379       7.613 f       u_DDR3_interface_top/u_simplified_AXI/N734_6/gateop_perm/Z
                                   net (fanout=43)       0.597       8.210         u_DDR3_interface_top/u_simplified_AXI/_N80801
 CLMA_102_148/AD                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   8.210         Logic Levels: 1  
                                                                                   Logic: 0.600ns(40.706%), Route: 0.874ns(59.294%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_102_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.162      11.227                          

 Data required time                                                 11.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.227                          
 Data arrival time                                                   8.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMA_30_216/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_216/Q2                    tco                   0.183       6.570 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.126       6.696         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt [0]
 CLMA_30_216/C0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.696         Logic Levels: 0  
                                                                                   Logic: 0.183ns(59.223%), Route: 0.126ns(40.777%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_30_216/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.078       6.509                          

 Data required time                                                  6.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.509                          
 Data arrival time                                                   6.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_165/Q3                    tco                   0.178       6.565 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.065       6.630         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [2]
 CLMS_70_165/D2                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.251%), Route: 0.065ns(26.749%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.182       6.405                          

 Data required time                                                  6.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.405                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_240/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.062       6.629         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/gate_adj_done_tmp [2]
 CLMA_30_240/B3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][5]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  5.433
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N369            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.396 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_3      
 CLMA_182_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK

 CLMA_182_272/Y0                   tco                   0.289       5.722 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/Q
                                   net (fanout=3)        0.262       5.984         u_Ethernet_top/u_arp/des_mac [20]
 CLMA_182_264/Y3                   td                    0.358       6.342 f       u_Ethernet_top/u_arp/u_arp_tx/N483_20/gateop_perm/Z
                                   net (fanout=1)        0.352       6.694         u_Ethernet_top/u_arp/u_arp_tx/_N89840
 CLMA_182_257/Y3                   td                    0.354       7.048 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.073       7.121         u_Ethernet_top/u_arp/u_arp_tx/_N89864
 CLMA_182_257/Y2                   td                    0.264       7.385 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.359       7.744         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_190_248/Y2                   td                    0.264       8.008 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=37)       0.297       8.305         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_182_241/CECO                 td                    0.132       8.437 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       8.437         ntR1743          
 CLMA_182_245/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][5]/opit_0_inv/CE

 Data arrival time                                                   8.437         Logic Levels: 5  
                                                                                   Logic: 1.661ns(55.293%), Route: 1.343ns(44.707%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N369            
 PLL_158_303/CLK_OUT0              td                    0.078      11.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      12.078         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      12.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895      12.973         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][5]/opit_0_inv/CLK
 clock pessimism                                         0.318      13.291                          
 clock uncertainty                                      -0.150      13.141                          

 Setup time                                             -0.576      12.565                          

 Data required time                                                 12.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.565                          
 Data arrival time                                                   8.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][1]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  5.433
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N369            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.396 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_3      
 CLMA_182_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK

 CLMA_182_272/Y0                   tco                   0.289       5.722 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/Q
                                   net (fanout=3)        0.262       5.984         u_Ethernet_top/u_arp/des_mac [20]
 CLMA_182_264/Y3                   td                    0.358       6.342 f       u_Ethernet_top/u_arp/u_arp_tx/N483_20/gateop_perm/Z
                                   net (fanout=1)        0.352       6.694         u_Ethernet_top/u_arp/u_arp_tx/_N89840
 CLMA_182_257/Y3                   td                    0.354       7.048 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.073       7.121         u_Ethernet_top/u_arp/u_arp_tx/_N89864
 CLMA_182_257/Y2                   td                    0.264       7.385 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.359       7.744         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_190_248/Y2                   td                    0.264       8.008 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=37)       0.297       8.305         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_182_241/CECO                 td                    0.132       8.437 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       8.437         ntR1743          
 CLMA_182_245/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][1]/opit_0_inv/CE

 Data arrival time                                                   8.437         Logic Levels: 5  
                                                                                   Logic: 1.661ns(55.293%), Route: 1.343ns(44.707%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N369            
 PLL_158_303/CLK_OUT0              td                    0.078      11.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      12.078         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      12.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895      12.973         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][1]/opit_0_inv/CLK
 clock pessimism                                         0.318      13.291                          
 clock uncertainty                                      -0.150      13.141                          

 Setup time                                             -0.576      12.565                          

 Data required time                                                 12.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.565                          
 Data arrival time                                                   8.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][5]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  5.433
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N369            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.396 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_3      
 CLMA_182_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/CLK

 CLMA_182_272/Y0                   tco                   0.289       5.722 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[20]/opit_0_inv/Q
                                   net (fanout=3)        0.262       5.984         u_Ethernet_top/u_arp/des_mac [20]
 CLMA_182_264/Y3                   td                    0.358       6.342 f       u_Ethernet_top/u_arp/u_arp_tx/N483_20/gateop_perm/Z
                                   net (fanout=1)        0.352       6.694         u_Ethernet_top/u_arp/u_arp_tx/_N89840
 CLMA_182_257/Y3                   td                    0.354       7.048 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.073       7.121         u_Ethernet_top/u_arp/u_arp_tx/_N89864
 CLMA_182_257/Y2                   td                    0.264       7.385 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.359       7.744         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_190_248/Y2                   td                    0.264       8.008 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=37)       0.297       8.305         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_182_241/CECO                 td                    0.132       8.437 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       8.437         ntR1743          
 CLMA_182_245/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][5]/opit_0_inv/CE

 Data arrival time                                                   8.437         Logic Levels: 5  
                                                                                   Logic: 1.661ns(55.293%), Route: 1.343ns(44.707%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N369            
 PLL_158_303/CLK_OUT0              td                    0.078      11.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      12.078         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      12.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895      12.973         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][5]/opit_0_inv/CLK
 clock pessimism                                         0.318      13.291                          
 clock uncertainty                                      -0.150      13.141                          

 Setup time                                             -0.576      12.565                          

 Data required time                                                 12.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.565                          
 Data arrival time                                                   8.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[43]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][3]/opit_0_inv/D
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.321
  Launch Clock Delay      :  4.973
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N369            
 PLL_158_303/CLK_OUT0              td                    0.078       3.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.078         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895       4.973         ntclkbufg_3      
 CLMA_182_240/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[43]/opit_0_inv/CLK

 CLMA_182_240/Q1                   tco                   0.180       5.153 f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[43]/opit_0_inv/Q
                                   net (fanout=3)        0.131       5.284         u_Ethernet_top/u_arp/des_mac [43]
 CLMA_182_241/CD                                                           f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][3]/opit_0_inv/D

 Data arrival time                                                   5.284         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N369            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.396 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.925       5.321         ntclkbufg_3      
 CLMA_182_241/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][3]/opit_0_inv/CLK
 clock pessimism                                        -0.333       4.988                          
 clock uncertainty                                       0.000       4.988                          

 Hold time                                               0.040       5.028                          

 Data required time                                                  5.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.028                          
 Data arrival time                                                   5.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_tx/r_tx_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/crc_clr/opit_0_inv/D
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.433
  Launch Clock Delay      :  4.973
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N369            
 PLL_158_303/CLK_OUT0              td                    0.078       3.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.078         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895       4.973         ntclkbufg_3      
 CLMA_198_248/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/r_tx_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_198_248/Q0                   tco                   0.182       5.155 r       u_Ethernet_top/u_arp/u_arp_tx/r_tx_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.211       5.366         u_Ethernet_top/u_arp/u_arp_tx/r_tx_done
 CLMA_198_256/M2                                                           r       u_Ethernet_top/u_arp/u_arp_tx/crc_clr/opit_0_inv/D

 Data arrival time                                                   5.366         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N369            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.396 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_3      
 CLMA_198_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/crc_clr/opit_0_inv/CLK
 clock pessimism                                        -0.318       5.115                          
 clock uncertainty                                       0.000       5.115                          

 Hold time                                              -0.011       5.104                          

 Data required time                                                  5.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.104                          
 Data arrival time                                                   5.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[33]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.433
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N369            
 PLL_158_303/CLK_OUT0              td                    0.078       3.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.078         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       5.083         ntclkbufg_3      
 CLMA_158_252/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_252/Q0                   tco                   0.179       5.262 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       5.321         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [25]
 CLMA_158_252/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.321         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N369            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.396 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_3      
 CLMA_158_252/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       5.084                          
 clock uncertainty                                       0.000       5.084                          

 Hold time                                              -0.029       5.055                          

 Data required time                                                  5.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.055                          
 Data arrival time                                                   5.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Add_rectangular/post_img_green[0]/opit_0_inv_L5Q_perm/L1
Path Group  : video_stitching|cam2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMA_146_168/CLK                                                          r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK

 CLMA_146_168/Q3                   tco                   0.220       4.238 f       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/Q
                                   net (fanout=4)        0.722       4.960         u_Human2_top/rectangular_down1 [4]
 CLMA_138_173/COUT                 td                    0.268       5.228 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.228         u_Human2_top/u_Add_rectangular/N97_1.co [4]
                                   td                    0.044       5.272 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.272         u_Human2_top/u_Add_rectangular/N97_1.co [6]
 CLMA_138_177/COUT                 td                    0.044       5.316 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.316         u_Human2_top/u_Add_rectangular/N97_1.co [8]
 CLMA_138_181/Y1                   td                    0.366       5.682 f       u_Human2_top/u_Add_rectangular/N97_1.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.462       6.144         u_Human2_top/u_Add_rectangular/N97 [10]
 CLMA_146_172/Y1                   td                    0.325       6.469 f       u_Human2_top/u_Add_rectangular/N98.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.493       6.962         _N333            
 CLMA_138_161/Y1                   td                    0.162       7.124 r       u_Human2_top/u_Add_rectangular/N219_9_3/gateop_perm/Z
                                   net (fanout=1)        0.148       7.272         u_Human2_top/u_Add_rectangular/_N68926
 CLMA_138_161/Y0                   td                    0.150       7.422 f       u_Human2_top/u_Add_rectangular/N219_1/gateop_perm/Z
                                   net (fanout=16)       0.841       8.263         u_Human2_top/u_Add_rectangular/N219
 CLMA_110_128/A1                                                           f       u_Human2_top/u_Add_rectangular/post_img_green[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.263         Logic Levels: 6  
                                                                                   Logic: 1.579ns(37.197%), Route: 2.666ns(62.803%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285      21.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      21.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.827         _N366            
 USCM_84_108/CLK_USCM              td                    0.000      22.827 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.895      23.722         ntclkbufg_2      
 CLMA_110_128/CLK                                                          r       u_Human2_top/u_Add_rectangular/post_img_green[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.277      23.999                          
 clock uncertainty                                      -0.050      23.949                          

 Setup time                                             -0.191      23.758                          

 Data required time                                                 23.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.758                          
 Data arrival time                                                   8.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : video_stitching|cam2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMA_150_152/CLK                                                          r       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_150_152/Q0                   tco                   0.221       4.239 f       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.213       5.452         u_Camera2_top/u_cam_data_converter/frame_val_flag
                                   td                    0.365       5.817 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.817         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10999
 CLMA_110_224/COUT                 td                    0.044       5.861 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.861         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N11001
 CLMA_110_228/Y1                   td                    0.366       6.227 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.377       6.604         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMA_102_220/Y2                   td                    0.150       6.754 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.606       7.360         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_102_224/COUT                 td                    0.387       7.747 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.747         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_102_228/Y1                   td                    0.383       8.130 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.158       8.288         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMS_102_233/B4                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.288         Logic Levels: 5  
                                                                                   Logic: 1.916ns(44.871%), Route: 2.354ns(55.129%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285      21.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      21.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.827         _N366            
 USCM_84_108/CLK_USCM              td                    0.000      22.827 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.895      23.722         ntclkbufg_2      
 CLMS_102_233/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      23.999                          
 clock uncertainty                                      -0.050      23.949                          

 Setup time                                             -0.092      23.857                          

 Data required time                                                 23.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.857                          
 Data arrival time                                                   8.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Add_rectangular/post_img_green[3]/opit_0_inv_L5Q_perm/L4
Path Group  : video_stitching|cam2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMA_146_168/CLK                                                          r       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/CLK

 CLMA_146_168/Q3                   tco                   0.220       4.238 f       u_Human2_top/u_Dectect_Rectangular/rectangular_down[4]/opit_0_inv/Q
                                   net (fanout=4)        0.722       4.960         u_Human2_top/rectangular_down1 [4]
 CLMA_138_173/COUT                 td                    0.268       5.228 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.228         u_Human2_top/u_Add_rectangular/N97_1.co [4]
                                   td                    0.044       5.272 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.272         u_Human2_top/u_Add_rectangular/N97_1.co [6]
 CLMA_138_177/COUT                 td                    0.044       5.316 r       u_Human2_top/u_Add_rectangular/N97_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.316         u_Human2_top/u_Add_rectangular/N97_1.co [8]
 CLMA_138_181/Y1                   td                    0.366       5.682 f       u_Human2_top/u_Add_rectangular/N97_1.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.462       6.144         u_Human2_top/u_Add_rectangular/N97 [10]
 CLMA_146_172/Y1                   td                    0.325       6.469 f       u_Human2_top/u_Add_rectangular/N98.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.493       6.962         _N333            
 CLMA_138_161/Y1                   td                    0.162       7.124 r       u_Human2_top/u_Add_rectangular/N219_9_3/gateop_perm/Z
                                   net (fanout=1)        0.148       7.272         u_Human2_top/u_Add_rectangular/_N68926
 CLMA_138_161/Y0                   td                    0.150       7.422 f       u_Human2_top/u_Add_rectangular/N219_1/gateop_perm/Z
                                   net (fanout=16)       0.823       8.245         u_Human2_top/u_Add_rectangular/N219
 CLMA_110_133/A4                                                           f       u_Human2_top/u_Add_rectangular/post_img_green[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.245         Logic Levels: 6  
                                                                                   Logic: 1.579ns(37.355%), Route: 2.648ns(62.645%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285      21.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      21.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.827         _N366            
 USCM_84_108/CLK_USCM              td                    0.000      22.827 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.895      23.722         ntclkbufg_2      
 CLMA_110_133/CLK                                                          r       u_Human2_top/u_Add_rectangular/post_img_green[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.277      23.999                          
 clock uncertainty                                      -0.050      23.949                          

 Setup time                                             -0.079      23.870                          

 Data required time                                                 23.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.870                          
 Data arrival time                                                   8.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[7]/opit_0/CLK
Endpoint    : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.018
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285       1.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       1.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.827         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       2.827 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.895       3.722         ntclkbufg_2      
 CLMA_182_169/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[7]/opit_0/CLK

 CLMA_182_169/Q3                   tco                   0.178       3.900 f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[7]/opit_0/Q
                                   net (fanout=1)        0.058       3.958         u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0 [7]
 CLMA_182_169/AD                                                           f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/D

 Data arrival time                                                   3.958         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMA_182_169/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK
 clock pessimism                                        -0.295       3.723                          
 clock uncertainty                                       0.000       3.723                          

 Hold time                                               0.040       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   3.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[5]/opit_0/CLK
Endpoint    : u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.018
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285       1.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       1.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.827         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       2.827 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.895       3.722         ntclkbufg_2      
 CLMA_182_212/CLK                                                          r       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[5]/opit_0/CLK

 CLMA_182_212/Q2                   tco                   0.180       3.902 f       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0[5]/opit_0/Q
                                   net (fanout=1)        0.058       3.960         u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0 [5]
 CLMA_182_212/CD                                                           f       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/D

 Data arrival time                                                   3.960         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMA_182_212/CLK                                                          r       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/CLK
 clock pessimism                                        -0.295       3.723                          
 clock uncertainty                                       0.000       3.723                          

 Hold time                                               0.040       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   3.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[4]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Erosion/pre_frame_href_r[0]/opit_0_inv/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.018
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285       1.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       1.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.827         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       2.827 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.895       3.722         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[4]/opit_0_inv/CLK

 CLMS_174_193/Q2                   tco                   0.180       3.902 f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[4]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.960         u_Human2_top/u_Erosion/matrix_frame_href
 CLMS_174_193/CD                                                           f       u_Human2_top/u_Erosion/pre_frame_href_r[0]/opit_0_inv/D

 Data arrival time                                                   3.960         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMS_174_193/CLK                                                          r       u_Human2_top/u_Erosion/pre_frame_href_r[0]/opit_0_inv/CLK
 clock pessimism                                        -0.295       3.723                          
 clock uncertainty                                       0.000       3.723                          

 Hold time                                               0.040       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   3.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMS_190_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_37/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.408       3.834         u_CORES/u_jtag_hub/data_ctrl
 CLMA_186_60/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.834         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.135%), Route: 0.408ns(64.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.357 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.275         ntclkbufg_6      
 CLMA_186_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.171      27.987                          

 Data required time                                                 27.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.987                          
 Data arrival time                                                   3.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_182_57/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_182_57/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.679         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_186_56/A3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.624%), Route: 0.253ns(53.376%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.357 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.275         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.288      27.870                          

 Data required time                                                 27.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.870                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMS_190_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_37/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.389       3.815         u_CORES/u_jtag_hub/data_ctrl
 CLMA_186_56/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.815         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.230%), Route: 0.389ns(63.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.357 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.275         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.149      28.009                          

 Data required time                                                 28.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.009                          
 Data arrival time                                                   3.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.070 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       2.965         ntclkbufg_6      
 CLMA_182_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_97/Q1                    tco                   0.180       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14]
 CLMA_182_97/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_182_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.966                          
 clock uncertainty                                       0.000       2.966                          

 Hold time                                              -0.028       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.070 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       2.965         ntclkbufg_6      
 CLMA_202_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_76/Q0                    tco                   0.179       3.144 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.059       3.203         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]
 CLMA_202_76/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_202_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.966                          
 clock uncertainty                                       0.000       2.966                          

 Hold time                                              -0.029       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.070 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       2.965         ntclkbufg_6      
 CLMA_186_52/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK

 CLMA_186_52/Q1                    tco                   0.180       3.145 f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.204         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_186_52/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_186_52/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.966                          
 clock uncertainty                                       0.000       2.966                          

 Hold time                                              -0.028       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.143 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.223      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.403      28.694         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_182_61/Y0                    td                    0.380      29.074 f       u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm/Z
                                   net (fanout=16)       0.512      29.586         u_CORES/u_debug_core_0/_N1883
 CLMA_182_88/Y2                    td                    0.227      29.813 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N297_inv/gateop_perm/Z
                                   net (fanout=4)        0.378      30.191         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N297
 CLMA_182_89/CECO                  td                    0.132      30.323 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      30.323         ntR1584          
 CLMA_182_93/CECI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.323         Logic Levels: 3  
                                                                                   Logic: 0.962ns(42.661%), Route: 1.293ns(57.339%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.070 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      52.965         ntclkbufg_6      
 CLMA_182_93/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.576      52.339                          

 Data required time                                                 52.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.339                          
 Data arrival time                                                  30.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.143 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.223      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.405      28.696         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_182_60/Y0                    td                    0.378      29.074 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.285      29.359         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_182_73/Y2                    td                    0.162      29.521 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.276      29.797         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_186_84/Y0                    td                    0.150      29.947 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.399      30.346         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_166_85/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.346         Logic Levels: 3  
                                                                                   Logic: 0.913ns(40.079%), Route: 1.365ns(59.921%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.070 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      52.965         ntclkbufg_6      
 CLMS_166_85/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.476      52.439                          

 Data required time                                                 52.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.439                          
 Data arrival time                                                  30.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.143 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.223      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.405      28.696         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_182_60/Y0                    td                    0.378      29.074 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.285      29.359         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_182_73/Y2                    td                    0.162      29.521 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.276      29.797         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_186_84/Y0                    td                    0.150      29.947 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.399      30.346         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_166_85/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.346         Logic Levels: 3  
                                                                                   Logic: 0.913ns(40.079%), Route: 1.365ns(59.921%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.070 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      52.965         ntclkbufg_6      
 CLMS_166_85/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.476      52.439                          

 Data required time                                                 52.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.439                          
 Data arrival time                                                  30.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      26.980 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_7      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_186_69/Y0                    tco                   0.228      28.103 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.062      28.165         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_186_68/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.165         Logic Levels: 0  
                                                                                   Logic: 0.228ns(78.621%), Route: 0.062ns(21.379%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_186_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.029       3.226                          

 Data required time                                                  3.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.226                          
 Data arrival time                                                  28.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      26.980 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_7      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_186_69/Q2                    tco                   0.180      28.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.061      28.116         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_186_68/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.116         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_186_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.087       3.168                          

 Data required time                                                  3.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.168                          
 Data arrival time                                                  28.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      26.980 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_69/Q1                    tco                   0.184      28.059 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.204      28.263         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_186_72/AD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.263         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.205         ntclkbufg_6      
 CLMA_186_72/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                               0.034       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                  28.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.619  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.544 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.494         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.364      79.079         u_CORES/conf_sel [0]
 CLMA_182_69/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.079         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.778%), Route: 0.364ns(62.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     126.980 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.619  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.544 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.494         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.364      79.079         u_CORES/conf_sel [0]
 CLMA_182_69/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.079         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.778%), Route: 0.364ns(62.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     126.980 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.619  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.544 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.494         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.221      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.364      79.079         u_CORES/conf_sel [0]
 CLMA_182_69/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.079         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.778%), Route: 0.364ns(62.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     126.980 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.357 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.275         ntclkbufg_6      
 CLMA_186_56/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_56/Q0                    tco                   0.200     128.475 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.137     128.612         u_CORES/conf_sel [0]
 CLMA_182_61/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.612         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.347%), Route: 0.137ns(40.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.143 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_7      
 CLMA_182_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.357 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.275         ntclkbufg_6      
 CLMA_186_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_60/Q1                    tco                   0.180     128.455 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.233     128.688         u_CORES/id_o [0] 
 CLMA_182_69/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.688         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.584%), Route: 0.233ns(56.416%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.143 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_7      
 CLMA_182_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.357 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.275         ntclkbufg_6      
 CLMA_186_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_60/Q1                    tco                   0.180     128.455 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235     128.690         u_CORES/id_o [0] 
 CLMS_186_69/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.690         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.373%), Route: 0.235ns(56.627%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.143 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_7      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.684       2.715         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_186_317/Q3                   tco                   0.220       2.935 f       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.352       3.287         u_HDMI_top/rst_1ms [12]
 CLMA_186_316/Y0                   td                    0.226       3.513 f       u_HDMI_top/N36_8/gateop_perm/Z
                                   net (fanout=1)        0.265       3.778         u_HDMI_top/_N86592
 CLMA_186_308/Y3                   td                    0.222       4.000 f       u_HDMI_top/N36_16/gateop_perm/Z
                                   net (fanout=28)       0.489       4.489         nt_hdmi_rst_n    
 CLMS_186_281/RS                                                           f       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS

 Data arrival time                                                   4.489         Logic Levels: 2  
                                                                                   Logic: 0.668ns(37.655%), Route: 1.106ns(62.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.386      22.261         nt_sys_clk       
 CLMS_186_281/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/CLK
 clock pessimism                                         0.229      22.490                          
 clock uncertainty                                      -0.050      22.440                          

 Recovery time                                          -0.476      21.964                          

 Data required time                                                 21.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.964                          
 Data arrival time                                                   4.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.684       2.715         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_186_317/Q3                   tco                   0.220       2.935 f       u_HDMI_top/rst_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.352       3.287         u_HDMI_top/rst_1ms [12]
 CLMA_186_316/Y0                   td                    0.226       3.513 f       u_HDMI_top/N36_8/gateop_perm/Z
                                   net (fanout=1)        0.265       3.778         u_HDMI_top/_N86592
 CLMA_186_308/Y3                   td                    0.222       4.000 f       u_HDMI_top/N36_16/gateop_perm/Z
                                   net (fanout=28)       0.372       4.372         nt_hdmi_rst_n    
 CLMS_174_305/RS                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/RS

 Data arrival time                                                   4.372         Logic Levels: 2  
                                                                                   Logic: 0.668ns(40.314%), Route: 0.989ns(59.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.453      22.328         nt_sys_clk       
 CLMS_174_305/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
 clock pessimism                                         0.156      22.484                          
 clock uncertainty                                      -0.050      22.434                          

 Recovery time                                          -0.476      21.958                          

 Data required time                                                 21.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.958                          
 Data arrival time                                                   4.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.507
  Launch Clock Delay      :  3.082
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.051       3.082         nt_sys_clk       
 CLMA_158_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_158_332/Q1                   tco                   0.223       3.305 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.773       4.078         u_hsst_core/P_LANE_RST_3
 CLMA_150_276/RSCO                 td                    0.113       4.191 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.191         ntR1470          
 CLMA_150_280/RSCO                 td                    0.113       4.304 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.304         ntR1469          
 CLMA_150_284/RSCO                 td                    0.113       4.417 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.417         ntR1468          
 CLMA_150_288/RSCO                 td                    0.113       4.530 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.530         ntR1467          
 CLMA_150_292/RSCO                 td                    0.113       4.643 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.643         ntR1466          
 CLMA_150_296/RSCO                 td                    0.113       4.756 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.756         ntR1465          
 CLMA_150_300/RSCI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/RS

 Data arrival time                                                   4.756         Logic Levels: 6  
                                                                                   Logic: 0.901ns(53.823%), Route: 0.773ns(46.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.632      22.507         nt_sys_clk       
 CLMA_150_300/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.156      22.663                          
 clock uncertainty                                      -0.050      22.613                          

 Recovery time                                           0.000      22.613                          

 Data required time                                                 22.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.613                          
 Data arrival time                                                   4.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.982
  Launch Clock Delay      :  2.472
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.597       2.472         nt_sys_clk       
 CLMA_174_96/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_96/Q3                    tco                   0.182       2.654 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=73)       0.308       2.962         u_CORES/u_debug_core_0/resetn
 CLMA_182_88/RSCO                  td                    0.092       3.054 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.054         ntR361           
 CLMA_182_92/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.054         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.079%), Route: 0.308ns(52.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.951       2.982         nt_sys_clk       
 CLMA_182_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.252       2.730                          
 clock uncertainty                                       0.000       2.730                          

 Removal time                                            0.000       2.730                          

 Data required time                                                  2.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.730                          
 Data arrival time                                                   3.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.982
  Launch Clock Delay      :  2.472
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.597       2.472         nt_sys_clk       
 CLMA_174_96/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_96/Q3                    tco                   0.182       2.654 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=73)       0.308       2.962         u_CORES/u_debug_core_0/resetn
 CLMA_182_88/RSCO                  td                    0.092       3.054 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.054         ntR361           
 CLMA_182_92/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.054         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.079%), Route: 0.308ns(52.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.951       2.982         nt_sys_clk       
 CLMA_182_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.252       2.730                          
 clock uncertainty                                       0.000       2.730                          

 Removal time                                            0.000       2.730                          

 Data required time                                                  2.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.730                          
 Data arrival time                                                   3.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.982
  Launch Clock Delay      :  2.472
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.597       2.472         nt_sys_clk       
 CLMA_174_96/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_96/Q3                    tco                   0.182       2.654 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=73)       0.308       2.962         u_CORES/u_debug_core_0/resetn
 CLMA_182_88/RSCO                  td                    0.092       3.054 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.054         ntR361           
 CLMA_182_92/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q/RS

 Data arrival time                                                   3.054         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.079%), Route: 0.308ns(52.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.951       2.982         nt_sys_clk       
 CLMA_182_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.252       2.730                          
 clock uncertainty                                       0.000       2.730                          

 Removal time                                            0.000       2.730                          

 Data required time                                                  2.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.730                          
 Data arrival time                                                   3.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_174_236/Q0                   tco                   0.221       3.598 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.168       3.766         video_packet_send_m0/vs_pclk_d1
 CLMS_174_241/Y2                   td                    0.379       4.145 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       1.097       5.242         video_packet_send_m0/N5
 CLMS_198_289/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.242         Logic Levels: 1  
                                                                                   Logic: 0.600ns(32.172%), Route: 1.265ns(67.828%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMS_198_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.191                          
 clock uncertainty                                      -0.050      10.141                          

 Recovery time                                          -0.476       9.665                          

 Data required time                                                  9.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.665                          
 Data arrival time                                                   5.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.423                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_174_236/Q0                   tco                   0.221       3.598 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.168       3.766         video_packet_send_m0/vs_pclk_d1
 CLMS_174_241/Y2                   td                    0.379       4.145 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       1.097       5.242         video_packet_send_m0/N5
 CLMS_198_289/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.242         Logic Levels: 1  
                                                                                   Logic: 0.600ns(32.172%), Route: 1.265ns(67.828%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMS_198_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.191                          
 clock uncertainty                                      -0.050      10.141                          

 Recovery time                                          -0.476       9.665                          

 Data required time                                                  9.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.665                          
 Data arrival time                                                   5.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.423                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_174_236/Q0                   tco                   0.221       3.598 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.168       3.766         video_packet_send_m0/vs_pclk_d1
 CLMS_174_241/Y2                   td                    0.379       4.145 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       1.097       5.242         video_packet_send_m0/N5
 CLMS_198_289/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.242         Logic Levels: 1  
                                                                                   Logic: 0.600ns(32.172%), Route: 1.265ns(67.828%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMS_198_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.173      10.191                          
 clock uncertainty                                      -0.050      10.141                          

 Recovery time                                          -0.476       9.665                          

 Data required time                                                  9.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.665                          
 Data arrival time                                                   5.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_138_88/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMA_138_88/Q0                    tco                   0.179       3.353 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.062       3.415         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_89/Y0                    td                    0.187       3.602 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.213       3.815         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTB[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.815         Logic Levels: 1  
                                                                                   Logic: 0.366ns(57.098%), Route: 0.275ns(42.902%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 DRM_142_88/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.018       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                   3.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_174_236/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_174_236/Q1                   tco                   0.184       3.358 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.196       3.554         video_packet_send_m0/vs_pclk_d2
 CLMS_174_241/Y2                   td                    0.130       3.684 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=45)       0.225       3.909         video_packet_send_m0/N5
 DRM_178_252/RSTA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.909         Logic Levels: 1  
                                                                                   Logic: 0.314ns(42.721%), Route: 0.421ns(57.279%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 DRM_178_252/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.173       3.316                          
 clock uncertainty                                       0.000       3.316                          

 Removal time                                           -0.060       3.256                          

 Data required time                                                  3.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.256                          
 Data arrival time                                                   3.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_138_88/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMA_138_88/Q0                    tco                   0.179       3.353 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.062       3.415         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_89/Y0                    td                    0.187       3.602 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.213       3.815         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTA[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.815         Logic Levels: 1  
                                                                                   Logic: 0.366ns(57.098%), Route: 0.275ns(42.902%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N367            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 DRM_142_88/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.038       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.253       7.210         nt_led2          
 CLMA_70_228/Y0                    td                    0.264       7.474 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=97)       1.205       8.679         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_148/RS                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.679         Logic Levels: 1  
                                                                                   Logic: 0.485ns(24.961%), Route: 1.458ns(75.039%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_102_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                          -0.476      10.913                          

 Data required time                                                 10.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.913                          
 Data arrival time                                                   8.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.253       7.210         nt_led2          
 CLMA_70_228/Y0                    td                    0.264       7.474 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=97)       1.079       8.553         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.553         Logic Levels: 1  
                                                                                   Logic: 0.485ns(26.692%), Route: 1.332ns(73.308%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                          -0.476      10.913                          

 Data required time                                                 10.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.913                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.253       7.210         nt_led2          
 CLMA_70_228/Y0                    td                    0.264       7.474 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=97)       1.079       8.553         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.553         Logic Levels: 1  
                                                                                   Logic: 0.485ns(26.692%), Route: 1.332ns(73.308%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                          -0.476      10.913                          

 Data required time                                                 10.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.913                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMS_34_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_197/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=507)      0.242       6.809         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_204/RSCO                  td                    0.085       6.894 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.894         ntR777           
 CLMA_34_208/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/RS

 Data arrival time                                                   6.894         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.268%), Route: 0.242ns(47.732%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[2]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMS_34_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_197/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=507)      0.242       6.809         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_204/RSCO                  td                    0.085       6.894 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.894         ntR777           
 CLMA_34_208/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.894         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.268%), Route: 0.242ns(47.732%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMS_34_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_197/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=507)      0.242       6.809         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_204/RSCO                  td                    0.085       6.894 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.894         ntR777           
 CLMA_34_208/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[2]/opit_0_inv/RS

 Data arrival time                                                   6.894         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.268%), Route: 0.242ns(47.732%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[2]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N368            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_225/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       1.471       8.428         nt_led2          
 IOL_19_373/DO                     td                    0.106       8.534 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.534         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    7.323      15.857 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      15.964         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  15.964         Logic Levels: 2  
                                                                                   Logic: 7.650ns(82.900%), Route: 1.578ns(17.100%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led6 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.935 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=725)      0.925       3.860         ntclkbufg_1      
 CLMS_98_209/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMS_98_209/Q0                    tco                   0.221       4.081 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       1.697       5.778         nt_led6          
 IOL_67_373/DO                     td                    0.106       5.884 f       led6_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.884         led6_obuf/ntO    
 IOBR_TB_65_376/PAD                td                    7.323      13.207 f       led6_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.304         led6             
 A5                                                                        f       led6 (port)      

 Data arrival time                                                  13.304         Logic Levels: 2  
                                                                                   Logic: 7.650ns(81.004%), Route: 1.794ns(18.996%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led5 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N366            
 USCM_84_108/CLK_USCM              td                    0.000       3.093 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=527)      0.925       4.018         ntclkbufg_2      
 CLMS_102_233/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMS_102_233/Q1                   tco                   0.223       4.241 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       1.449       5.690         nt_led5          
 IOL_67_374/DO                     td                    0.106       5.796 f       led5_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.796         led5_obuf/ntO    
 IOBD_64_376/PAD                   td                    7.323      13.119 f       led5_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.216         led5             
 C5                                                                        f       led5 (port)      

 Data arrival time                                                  13.216         Logic Levels: 2  
                                                                                   Logic: 7.652ns(83.192%), Route: 1.546ns(16.808%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.372       0.452 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.452         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.371       0.823 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.275       1.098         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_237/Y0                    td                    0.167       1.265 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.210       1.475         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N89449
 CLMA_14_228/A0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.475         Logic Levels: 3  
                                                                                   Logic: 0.910ns(61.695%), Route: 0.565ns(38.305%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M7                                                      0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[6]     
 IOBS_LR_0_136/DIN                 td                    0.372       0.452 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.452         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_137/RX_DATA_DD              td                    0.371       0.823 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.274       1.097         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_132/Y3                    td                    0.271       1.368 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.125       1.493         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N88767
 CLMA_10_132/A3                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.493         Logic Levels: 3  
                                                                                   Logic: 1.014ns(67.917%), Route: 0.479ns(32.083%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.372       0.435 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.435         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.371       0.806 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.303       1.109         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_14_256/Y2                    td                    0.184       1.293 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.240       1.533         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N89514
 CLMA_10_248/A3                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.533         Logic Levels: 3  
                                                                                   Logic: 0.927ns(60.470%), Route: 0.606ns(39.530%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_178_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_178_68/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_178_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.923      20.833          0.910           Low Pulse Width   APM_106_140/CLK         u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/CLK
 19.923      20.833          0.910           Low Pulse Width   APM_106_140/CLK         u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 19.923      20.833          0.910           Low Pulse Width   APM_106_176/CLK         u_Human_top/u_rgb2ycbcr_human/N39/gopapm/CLK
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_26_148/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_26_148/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.649       3.367           0.718           High Pulse Width  DRM_26_168/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_129/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_129/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_125/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

{video_stitching|cam2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_54_148/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.282       10.000          0.718           High Pulse Width  DRM_54_148/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.282       10.000          0.718           Low Pulse Width   DRM_54_148/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_178_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_186_69/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_186_69/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_186_69/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | W:/FinalFantasy/video_stitching/pango_project/place_route/video_stitching_pnr.adf       
| Output     | W:/FinalFantasy/video_stitching/pango_project/report_timing/video_stitching_rtp.adf     
|            | W:/FinalFantasy/video_stitching/pango_project/report_timing/video_stitching.rtr         
|            | W:/FinalFantasy/video_stitching/pango_project/report_timing/rtr.db                      
+-------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 994 MB
Total CPU  time to report_timing completion : 0h:0m:2s
Process Total CPU  time to report_timing completion : 0h:0m:2s
Total real time to report_timing completion : 0h:0m:14s
