#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jul 11 14:51:18 2018
# Process ID: 4480
# Current directory: /home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1
# Command line: vivado -log rocketchip_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rocketchip_wrapper.tcl
# Log file: /home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/rocketchip_wrapper.vds
# Journal file: /home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rocketchip_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1429.309 ; gain = 331.961 ; free physical = 2990 ; free virtual = 24533
Command: synth_design -top rocketchip_wrapper -part xczu9eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4491 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1487.781 ; gain = 0.000 ; free physical = 2859 ; free virtual = 24403
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rocketchip_wrapper' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:4]
INFO: [Synth 8-638] synthesizing module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:585]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:1251]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y9JEWS' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:298]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y9JEWS' (1#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:298]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (2#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:1251]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_1_0' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:1671]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8CNLH6' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8CNLH6' (3#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_1_0' (4#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:1671]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/realtime/system_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0_0' (5#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/realtime/system_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:1158]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (6#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 83 connections, but only 82 given [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:1166]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.srcs/sources_1/bd/system/hdl/system.v:585]
WARNING: [Synth 8-689] width (32) of port connection 'M_AXI_araddr' does not match port width (40) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:100]
WARNING: [Synth 8-689] width (12) of port connection 'M_AXI_arid' does not match port width (16) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:103]
WARNING: [Synth 8-689] width (32) of port connection 'M_AXI_awaddr' does not match port width (40) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:113]
WARNING: [Synth 8-689] width (12) of port connection 'M_AXI_awid' does not match port width (16) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:116]
WARNING: [Synth 8-689] width (12) of port connection 'M_AXI_bid' does not match port width (16) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:126]
WARNING: [Synth 8-689] width (12) of port connection 'M_AXI_rid' does not match port width (16) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:132]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_araddr' does not match port width (49) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:146]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_awaddr' does not match port width (49) of module 'system' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:159]
WARNING: [Synth 8-350] instance 'system_i' of module 'system' requires 80 connections, but only 76 given [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:96]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:186516]
INFO: [Synth 8-638] synthesizing module 'FPGAZynqTop' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:175498]
INFO: [Synth 8-638] synthesizing module 'TLXbar_socBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:14]
WARNING: [Synth 8-6014] Unused sequential element _T_5436_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:522]
WARNING: [Synth 8-6014] Unused sequential element _T_5498_0_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:538]
WARNING: [Synth 8-6014] Unused sequential element _T_5521_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:539]
WARNING: [Synth 8-6014] Unused sequential element _T_5583_0_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:555]
WARNING: [Synth 8-3848] Net _GEN_2 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:293]
WARNING: [Synth 8-3848] Net _GEN_3 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:295]
WARNING: [Synth 8-3848] Net _GEN_4 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:297]
WARNING: [Synth 8-3848] Net _GEN_5 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:299]
WARNING: [Synth 8-3848] Net _GEN_6 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:301]
WARNING: [Synth 8-3848] Net _GEN_7 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:303]
WARNING: [Synth 8-3848] Net _GEN_8 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:305]
WARNING: [Synth 8-3848] Net _GEN_18 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:325]
WARNING: [Synth 8-3848] Net _GEN_19 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:327]
WARNING: [Synth 8-3848] Net _GEN_17 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:323]
WARNING: [Synth 8-3848] Net _GEN_9 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:307]
WARNING: [Synth 8-3848] Net _GEN_10 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:309]
WARNING: [Synth 8-3848] Net _GEN_11 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:311]
WARNING: [Synth 8-3848] Net _GEN_12 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:313]
WARNING: [Synth 8-3848] Net _GEN_13 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:315]
WARNING: [Synth 8-3848] Net _GEN_14 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:317]
WARNING: [Synth 8-3848] Net _GEN_15 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:319]
WARNING: [Synth 8-3848] Net _GEN_16 in module/entity TLXbar_socBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:321]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_socBus' (8#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:14]
INFO: [Synth 8-638] synthesizing module 'TLXbar_peripheryBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:783]
WARNING: [Synth 8-6014] Unused sequential element _T_6870_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1725]
WARNING: [Synth 8-6014] Unused sequential element _T_6932_0_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1741]
WARNING: [Synth 8-6014] Unused sequential element _T_6954_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1742]
WARNING: [Synth 8-6014] Unused sequential element _T_7016_0_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1758]
WARNING: [Synth 8-3848] Net _GEN_3 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1322]
WARNING: [Synth 8-3848] Net _GEN_4 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1324]
WARNING: [Synth 8-3848] Net _GEN_5 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1326]
WARNING: [Synth 8-3848] Net _GEN_6 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1328]
WARNING: [Synth 8-3848] Net _GEN_7 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1330]
WARNING: [Synth 8-3848] Net _GEN_8 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1332]
WARNING: [Synth 8-3848] Net _GEN_9 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1334]
WARNING: [Synth 8-3848] Net _GEN_28 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1372]
WARNING: [Synth 8-3848] Net _GEN_29 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1374]
WARNING: [Synth 8-3848] Net _GEN_30 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1376]
WARNING: [Synth 8-3848] Net _GEN_31 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1378]
WARNING: [Synth 8-3848] Net _GEN_26 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1368]
WARNING: [Synth 8-3848] Net _GEN_10 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1336]
WARNING: [Synth 8-3848] Net _GEN_11 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1338]
WARNING: [Synth 8-3848] Net _GEN_12 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1340]
WARNING: [Synth 8-3848] Net _GEN_13 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1342]
WARNING: [Synth 8-3848] Net _GEN_14 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1344]
WARNING: [Synth 8-3848] Net _GEN_15 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1346]
WARNING: [Synth 8-3848] Net _GEN_16 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1348]
WARNING: [Synth 8-3848] Net _GEN_27 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1370]
WARNING: [Synth 8-3848] Net _GEN_18 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1352]
WARNING: [Synth 8-3848] Net _GEN_19 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1354]
WARNING: [Synth 8-3848] Net _GEN_20 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1356]
WARNING: [Synth 8-3848] Net _GEN_21 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1358]
WARNING: [Synth 8-3848] Net _GEN_22 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1360]
WARNING: [Synth 8-3848] Net _GEN_23 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1362]
WARNING: [Synth 8-3848] Net _GEN_24 in module/entity TLXbar_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:1364]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_peripheryBus' (9#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:783]
INFO: [Synth 8-638] synthesizing module 'TLLegacy_legacy' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2191]
WARNING: [Synth 8-3848] Net _GEN_10 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2695]
WARNING: [Synth 8-3848] Net _GEN_17 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2709]
WARNING: [Synth 8-3848] Net _GEN_11 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2697]
WARNING: [Synth 8-3848] Net _GEN_18 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2711]
WARNING: [Synth 8-3848] Net _GEN_12 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2699]
WARNING: [Synth 8-3848] Net _GEN_19 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2713]
WARNING: [Synth 8-3848] Net _GEN_14 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2703]
WARNING: [Synth 8-3848] Net _GEN_21 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2717]
WARNING: [Synth 8-3848] Net _GEN_15 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2705]
WARNING: [Synth 8-3848] Net _GEN_22 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2719]
WARNING: [Synth 8-3848] Net _GEN_2 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2679]
WARNING: [Synth 8-3848] Net _GEN_3 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2681]
WARNING: [Synth 8-3848] Net _GEN_4 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2683]
WARNING: [Synth 8-3848] Net _GEN_5 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2685]
WARNING: [Synth 8-3848] Net _GEN_6 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2687]
WARNING: [Synth 8-3848] Net _GEN_7 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2689]
WARNING: [Synth 8-3848] Net _GEN_8 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2691]
WARNING: [Synth 8-3848] Net _GEN_9 in module/entity TLLegacy_legacy does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2693]
INFO: [Synth 8-256] done synthesizing module 'TLLegacy_legacy' (10#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:2191]
INFO: [Synth 8-638] synthesizing module 'TLAtomicAutomata_peripheryBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:3308]
WARNING: [Synth 8-3848] Net _GEN_40 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4213]
WARNING: [Synth 8-3848] Net _GEN_41 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4215]
WARNING: [Synth 8-3848] Net _GEN_42 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4217]
WARNING: [Synth 8-3848] Net _GEN_43 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4219]
WARNING: [Synth 8-3848] Net _GEN_44 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4221]
WARNING: [Synth 8-3848] Net _GEN_45 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4223]
WARNING: [Synth 8-3848] Net _GEN_46 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4225]
WARNING: [Synth 8-3848] Net _GEN_47 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4227]
WARNING: [Synth 8-3848] Net _GEN_48 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4229]
WARNING: [Synth 8-3848] Net _GEN_49 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4231]
WARNING: [Synth 8-3848] Net _GEN_50 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4233]
WARNING: [Synth 8-3848] Net _GEN_51 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4235]
WARNING: [Synth 8-3848] Net _GEN_52 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4237]
WARNING: [Synth 8-3848] Net _GEN_53 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4239]
WARNING: [Synth 8-3848] Net _GEN_54 in module/entity TLAtomicAutomata_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4241]
INFO: [Synth 8-256] done synthesizing module 'TLAtomicAutomata_peripheryBus' (11#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:3308]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:178812]
INFO: [Synth 8-638] synthesizing module 'TLMonitor' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:5393]
WARNING: [Synth 8-6014] Unused sequential element _T_1412_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6436]
WARNING: [Synth 8-6014] Unused sequential element _T_1428_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6444]
WARNING: [Synth 8-6014] Unused sequential element _T_1430_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6447]
WARNING: [Synth 8-6014] Unused sequential element _T_1432_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6450]
WARNING: [Synth 8-6014] Unused sequential element _T_1434_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6453]
WARNING: [Synth 8-6014] Unused sequential element _T_1436_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6456]
WARNING: [Synth 8-6014] Unused sequential element _T_1476_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6466]
WARNING: [Synth 8-6014] Unused sequential element _T_1492_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6473]
WARNING: [Synth 8-6014] Unused sequential element _T_1494_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6476]
WARNING: [Synth 8-6014] Unused sequential element _T_1496_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6479]
WARNING: [Synth 8-6014] Unused sequential element _T_1498_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6482]
WARNING: [Synth 8-6014] Unused sequential element _T_1500_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6485]
WARNING: [Synth 8-6014] Unused sequential element _T_1538_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6495]
WARNING: [Synth 8-6014] Unused sequential element _T_1554_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6502]
WARNING: [Synth 8-6014] Unused sequential element _T_1556_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6505]
WARNING: [Synth 8-6014] Unused sequential element _T_1558_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6508]
WARNING: [Synth 8-6014] Unused sequential element _T_1560_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6511]
WARNING: [Synth 8-6014] Unused sequential element _T_1562_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6514]
WARNING: [Synth 8-6014] Unused sequential element _T_1599_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6527]
WARNING: [Synth 8-6014] Unused sequential element _T_1615_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6535]
WARNING: [Synth 8-6014] Unused sequential element _T_1617_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6538]
WARNING: [Synth 8-6014] Unused sequential element _T_1619_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6541]
WARNING: [Synth 8-6014] Unused sequential element _T_1621_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6544]
WARNING: [Synth 8-6014] Unused sequential element _T_1623_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6547]
WARNING: [Synth 8-6014] Unused sequential element _T_1625_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6550]
WARNING: [Synth 8-6014] Unused sequential element _T_1656_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6584]
WARNING: [Synth 8-6014] Unused sequential element _T_1670_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6560]
WARNING: [Synth 8-6014] Unused sequential element _T_1696_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:6567]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor' (12#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:5393]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_peripheryBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11121]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:10534]
INFO: [Synth 8-256] done synthesizing module 'Queue' (13#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:10534]
INFO: [Synth 8-638] synthesizing module 'Queue_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:10815]
INFO: [Synth 8-256] done synthesizing module 'Queue_1' (14#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:10815]
WARNING: [Synth 8-3848] Net _GEN_0 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11249]
WARNING: [Synth 8-3848] Net _GEN_1 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11251]
WARNING: [Synth 8-3848] Net _GEN_2 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11253]
WARNING: [Synth 8-3848] Net _GEN_3 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11255]
WARNING: [Synth 8-3848] Net _GEN_4 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11257]
WARNING: [Synth 8-3848] Net _GEN_5 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11259]
WARNING: [Synth 8-3848] Net _GEN_6 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11261]
WARNING: [Synth 8-3848] Net _GEN_7 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11263]
WARNING: [Synth 8-3848] Net _GEN_8 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11265]
WARNING: [Synth 8-3848] Net _GEN_9 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11267]
WARNING: [Synth 8-3848] Net _GEN_10 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11269]
WARNING: [Synth 8-3848] Net _GEN_11 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11271]
WARNING: [Synth 8-3848] Net _GEN_12 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11273]
WARNING: [Synth 8-3848] Net _GEN_13 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11275]
WARNING: [Synth 8-3848] Net _GEN_14 in module/entity TLBuffer_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11277]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_peripheryBus' (15#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11121]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:178940]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11459]
WARNING: [Synth 8-6014] Unused sequential element _T_1376_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12484]
WARNING: [Synth 8-6014] Unused sequential element _T_1392_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12492]
WARNING: [Synth 8-6014] Unused sequential element _T_1394_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12495]
WARNING: [Synth 8-6014] Unused sequential element _T_1396_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12498]
WARNING: [Synth 8-6014] Unused sequential element _T_1398_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12501]
WARNING: [Synth 8-6014] Unused sequential element _T_1400_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12504]
WARNING: [Synth 8-6014] Unused sequential element _T_1440_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12514]
WARNING: [Synth 8-6014] Unused sequential element _T_1456_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12521]
WARNING: [Synth 8-6014] Unused sequential element _T_1458_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12524]
WARNING: [Synth 8-6014] Unused sequential element _T_1460_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12527]
WARNING: [Synth 8-6014] Unused sequential element _T_1462_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12530]
WARNING: [Synth 8-6014] Unused sequential element _T_1464_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12533]
WARNING: [Synth 8-6014] Unused sequential element _T_1502_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12543]
WARNING: [Synth 8-6014] Unused sequential element _T_1518_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12550]
WARNING: [Synth 8-6014] Unused sequential element _T_1520_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12553]
WARNING: [Synth 8-6014] Unused sequential element _T_1522_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12556]
WARNING: [Synth 8-6014] Unused sequential element _T_1524_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12559]
WARNING: [Synth 8-6014] Unused sequential element _T_1526_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12562]
WARNING: [Synth 8-6014] Unused sequential element _T_1563_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12575]
WARNING: [Synth 8-6014] Unused sequential element _T_1579_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12583]
WARNING: [Synth 8-6014] Unused sequential element _T_1581_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12586]
WARNING: [Synth 8-6014] Unused sequential element _T_1583_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12589]
WARNING: [Synth 8-6014] Unused sequential element _T_1585_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12592]
WARNING: [Synth 8-6014] Unused sequential element _T_1587_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12595]
WARNING: [Synth 8-6014] Unused sequential element _T_1589_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12598]
WARNING: [Synth 8-6014] Unused sequential element _T_1620_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12632]
WARNING: [Synth 8-6014] Unused sequential element _T_1634_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12608]
WARNING: [Synth 8-6014] Unused sequential element _T_1660_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:12615]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_1' (16#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:11459]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_peripheryBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16755]
INFO: [Synth 8-638] synthesizing module 'Repeater' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16582]
INFO: [Synth 8-256] done synthesizing module 'Repeater' (17#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16582]
WARNING: [Synth 8-6014] Unused sequential element _T_1843_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:17165]
WARNING: [Synth 8-3848] Net _GEN_15 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16987]
WARNING: [Synth 8-3848] Net _GEN_16 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16989]
WARNING: [Synth 8-3848] Net _GEN_17 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16991]
WARNING: [Synth 8-3848] Net _GEN_18 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16993]
WARNING: [Synth 8-3848] Net _GEN_19 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16995]
WARNING: [Synth 8-3848] Net _GEN_20 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16997]
WARNING: [Synth 8-3848] Net _GEN_21 in module/entity TLWidthWidget_peripheryBus does not have driver. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16999]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_peripheryBus' (18#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:16755]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179068]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:17320]
WARNING: [Synth 8-6014] Unused sequential element _T_1376_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18338]
WARNING: [Synth 8-6014] Unused sequential element _T_1392_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18346]
WARNING: [Synth 8-6014] Unused sequential element _T_1394_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18349]
WARNING: [Synth 8-6014] Unused sequential element _T_1396_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18352]
WARNING: [Synth 8-6014] Unused sequential element _T_1398_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18355]
WARNING: [Synth 8-6014] Unused sequential element _T_1400_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18358]
WARNING: [Synth 8-6014] Unused sequential element _T_1440_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18368]
WARNING: [Synth 8-6014] Unused sequential element _T_1456_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18375]
WARNING: [Synth 8-6014] Unused sequential element _T_1458_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18378]
WARNING: [Synth 8-6014] Unused sequential element _T_1460_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18381]
WARNING: [Synth 8-6014] Unused sequential element _T_1462_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18384]
WARNING: [Synth 8-6014] Unused sequential element _T_1464_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18387]
WARNING: [Synth 8-6014] Unused sequential element _T_1502_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18397]
WARNING: [Synth 8-6014] Unused sequential element _T_1518_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18404]
WARNING: [Synth 8-6014] Unused sequential element _T_1520_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18407]
WARNING: [Synth 8-6014] Unused sequential element _T_1522_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18410]
WARNING: [Synth 8-6014] Unused sequential element _T_1524_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18413]
WARNING: [Synth 8-6014] Unused sequential element _T_1526_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18416]
WARNING: [Synth 8-6014] Unused sequential element _T_1563_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18429]
WARNING: [Synth 8-6014] Unused sequential element _T_1579_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18437]
WARNING: [Synth 8-6014] Unused sequential element _T_1581_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18440]
WARNING: [Synth 8-6014] Unused sequential element _T_1583_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18443]
WARNING: [Synth 8-6014] Unused sequential element _T_1585_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18446]
WARNING: [Synth 8-6014] Unused sequential element _T_1587_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18449]
WARNING: [Synth 8-6014] Unused sequential element _T_1589_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18452]
WARNING: [Synth 8-6014] Unused sequential element _T_1620_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18479]
WARNING: [Synth 8-6014] Unused sequential element _T_1634_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18462]
WARNING: [Synth 8-6014] Unused sequential element _T_1660_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:18469]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_2' (19#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:17320]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179112]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_3' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:22407]
WARNING: [Synth 8-6014] Unused sequential element _T_1312_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23297]
WARNING: [Synth 8-6014] Unused sequential element _T_1328_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23305]
WARNING: [Synth 8-6014] Unused sequential element _T_1330_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23308]
WARNING: [Synth 8-6014] Unused sequential element _T_1332_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23311]
WARNING: [Synth 8-6014] Unused sequential element _T_1334_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23314]
WARNING: [Synth 8-6014] Unused sequential element _T_1336_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23317]
WARNING: [Synth 8-6014] Unused sequential element _T_1376_reg was removed.  [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:23327]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_3' (20#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:22407]
INFO: [Synth 8-638] synthesizing module 'TLHintHandler_peripheryBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:27366]
INFO: [Synth 8-256] done synthesizing module 'TLHintHandler_peripheryBus' (21#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:27366]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179240]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_4' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:27928]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_4' (22#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:27928]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_peripheryBus_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:33041]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_peripheryBus_1' (23#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:33041]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179368]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_5' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:33264]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_5' (24#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:33264]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179412]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_6' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:38405]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_6' (25#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:38405]
INFO: [Synth 8-638] synthesizing module 'TLROM_bootrom' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:43546]
INFO: [Synth 8-256] done synthesizing module 'TLROM_bootrom' (26#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:43546]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_bootrom' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:47950]
INFO: [Synth 8-638] synthesizing module 'Repeater_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:47777]
INFO: [Synth 8-256] done synthesizing module 'Repeater_1' (27#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:47777]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_bootrom' (28#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:47950]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179584]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_7' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:48489]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_7' (29#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:48489]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179628]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_8' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:53330]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_8' (30#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:53330]
INFO: [Synth 8-638] synthesizing module 'CoreplexLocalInterrupter_clint' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:58159]
INFO: [Synth 8-256] done synthesizing module 'CoreplexLocalInterrupter_clint' (31#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:58159]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_clint' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:59003]
INFO: [Synth 8-638] synthesizing module 'Repeater_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:58814]
INFO: [Synth 8-256] done synthesizing module 'Repeater_2' (32#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:58814]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_clint' (33#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:59003]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179803]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_9' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:59775]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_9' (34#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:59775]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_clint' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:64664]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_clint' (35#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:64664]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179931]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_10' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:65245]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_10' (36#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:65245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:179975]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_11' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:70262]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_11' (37#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:70262]
INFO: [Synth 8-638] synthesizing module 'DefaultCoreplex' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168888]
INFO: [Synth 8-638] synthesizing module 'RocketTile' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:128125]
INFO: [Synth 8-638] synthesizing module 'Rocket' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:85283]
INFO: [Synth 8-638] synthesizing module 'IBuf' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:76441]
INFO: [Synth 8-638] synthesizing module 'RVCExpander' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:75219]
INFO: [Synth 8-256] done synthesizing module 'RVCExpander' (38#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:75219]
INFO: [Synth 8-256] done synthesizing module 'IBuf' (39#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:76441]
INFO: [Synth 8-638] synthesizing module 'CSRFile' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:77093]
INFO: [Synth 8-4471] merging register 'reg_bp_0_control_chain_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79778]
INFO: [Synth 8-4471] merging register 'reg_bp_0_control_h_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79782]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_dmode_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80303]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_reserved_reg[39:0]' into 'reg_bp_0_control_reserved_reg[39:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80305]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_action_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80306]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_chain_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80307]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_zero_reg[1:0]' into 'reg_bp_0_control_zero_reg[1:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80308]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_tmatch_reg[1:0]' into 'reg_bp_0_control_zero_reg[1:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80309]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_m_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80310]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_h_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80311]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_s_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80312]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_u_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80313]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_x_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80314]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_w_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80315]
INFO: [Synth 8-4471] merging register 'reg_bp_1_control_r_reg' into 'reg_tselect_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80316]
INFO: [Synth 8-256] done synthesizing module 'CSRFile' (40#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:77093]
INFO: [Synth 8-638] synthesizing module 'BreakpointUnit' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:83503]
INFO: [Synth 8-256] done synthesizing module 'BreakpointUnit' (41#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:83503]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:83663]
INFO: [Synth 8-256] done synthesizing module 'ALU' (42#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:83663]
INFO: [Synth 8-638] synthesizing module 'MulDiv' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:84014]
INFO: [Synth 8-256] done synthesizing module 'MulDiv' (43#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:84014]
INFO: [Synth 8-256] done synthesizing module 'Rocket' (44#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:85283]
INFO: [Synth 8-638] synthesizing module 'Frontend' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:99294]
INFO: [Synth 8-638] synthesizing module 'ICache' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91250]
INFO: [Synth 8-638] synthesizing module 'FlowThroughSerializer' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91217]
INFO: [Synth 8-256] done synthesizing module 'FlowThroughSerializer' (45#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91217]
INFO: [Synth 8-256] done synthesizing module 'ICache' (46#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91250]
INFO: [Synth 8-638] synthesizing module 'TLB' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:92323]
INFO: [Synth 8-256] done synthesizing module 'TLB' (47#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:92323]
INFO: [Synth 8-638] synthesizing module 'BTB' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:93534]
INFO: [Synth 8-256] done synthesizing module 'BTB' (48#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:93534]
INFO: [Synth 8-256] done synthesizing module 'Frontend' (49#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:99294]
INFO: [Synth 8-638] synthesizing module 'HellaCache' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:107046]
INFO: [Synth 8-638] synthesizing module 'WritebackUnit' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100236]
INFO: [Synth 8-256] done synthesizing module 'WritebackUnit' (50#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100236]
INFO: [Synth 8-638] synthesizing module 'ProbeUnit' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100565]
INFO: [Synth 8-256] done synthesizing module 'ProbeUnit' (51#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100565]
INFO: [Synth 8-638] synthesizing module 'MSHRFile' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:104241]
INFO: [Synth 8-638] synthesizing module 'Arbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100905]
INFO: [Synth 8-256] done synthesizing module 'Arbiter' (52#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100905]
INFO: [Synth 8-638] synthesizing module 'Arbiter_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100949]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_1' (53#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100949]
INFO: [Synth 8-638] synthesizing module 'LockingArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100999]
INFO: [Synth 8-256] done synthesizing module 'LockingArbiter' (54#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:100999]
INFO: [Synth 8-638] synthesizing module 'Arbiter_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101319]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_2' (55#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101319]
INFO: [Synth 8-638] synthesizing module 'Arbiter_3' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101374]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_3' (56#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101374]
INFO: [Synth 8-638] synthesizing module 'Arbiter_4' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101442]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_4' (57#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101442]
INFO: [Synth 8-638] synthesizing module 'Arbiter_5' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101504]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_5' (58#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101504]
INFO: [Synth 8-638] synthesizing module 'MSHR' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101900]
INFO: [Synth 8-638] synthesizing module 'Queue_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101536]
INFO: [Synth 8-256] done synthesizing module 'Queue_2' (59#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101536]
INFO: [Synth 8-638] synthesizing module 'FinishQueue' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101792]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_manager_xact_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_manager_xact_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_manager_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_manager_id_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FinishQueue' (60#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101792]
INFO: [Synth 8-256] done synthesizing module 'MSHR' (61#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:101900]
INFO: [Synth 8-638] synthesizing module 'MSHR_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:102780]
INFO: [Synth 8-256] done synthesizing module 'MSHR_1' (62#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:102780]
INFO: [Synth 8-638] synthesizing module 'Arbiter_6' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103660]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_6' (63#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103660]
INFO: [Synth 8-638] synthesizing module 'Arbiter_7' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103676]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_7' (64#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103676]
INFO: [Synth 8-638] synthesizing module 'IOMSHR' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103716]
INFO: [Synth 8-256] done synthesizing module 'IOMSHR' (65#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103716]
INFO: [Synth 8-256] done synthesizing module 'MSHRFile' (66#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:104241]
INFO: [Synth 8-638] synthesizing module 'MetadataArray' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105742]
INFO: [Synth 8-256] done synthesizing module 'MetadataArray' (67#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105742]
INFO: [Synth 8-638] synthesizing module 'Arbiter_8' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106032]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_8' (68#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106032]
INFO: [Synth 8-638] synthesizing module 'DataArray' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106121]
INFO: [Synth 8-256] done synthesizing module 'DataArray' (69#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106121]
INFO: [Synth 8-638] synthesizing module 'Arbiter_10' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106408]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_10' (70#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106408]
INFO: [Synth 8-638] synthesizing module 'Arbiter_11' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106480]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_11' (71#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106480]
INFO: [Synth 8-638] synthesizing module 'AMOALU' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106530]
INFO: [Synth 8-256] done synthesizing module 'AMOALU' (72#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106530]
INFO: [Synth 8-638] synthesizing module 'LockingArbiter_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106768]
INFO: [Synth 8-256] done synthesizing module 'LockingArbiter_1' (73#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:106768]
INFO: [Synth 8-638] synthesizing module 'FlowThroughSerializer_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:107010]
INFO: [Synth 8-256] done synthesizing module 'FlowThroughSerializer_1' (74#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:107010]
INFO: [Synth 8-256] done synthesizing module 'HellaCache' (75#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:107046]
INFO: [Synth 8-638] synthesizing module 'FPU' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122621]
INFO: [Synth 8-638] synthesizing module 'FPUDecoder' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:109986]
INFO: [Synth 8-256] done synthesizing module 'FPUDecoder' (76#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:109986]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:111874]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFN' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:111726]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFN_preMul' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:110198]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFN_preMul' (77#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:110198]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFN_postMul' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:110546]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFN_postMul' (78#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:110546]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFN' (79#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:111726]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe' (80#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:111874]
INFO: [Synth 8-638] synthesizing module 'FPToInt' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112918]
INFO: [Synth 8-638] synthesizing module 'CompareRecFN' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112306]
INFO: [Synth 8-256] done synthesizing module 'CompareRecFN' (81#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112306]
INFO: [Synth 8-638] synthesizing module 'RecFNToIN' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112502]
INFO: [Synth 8-256] done synthesizing module 'RecFNToIN' (82#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112502]
INFO: [Synth 8-638] synthesizing module 'RecFNToIN_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112710]
INFO: [Synth 8-256] done synthesizing module 'RecFNToIN_1' (83#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112710]
INFO: [Synth 8-256] done synthesizing module 'FPToInt' (84#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112918]
INFO: [Synth 8-638] synthesizing module 'IntToFP' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:114634]
INFO: [Synth 8-638] synthesizing module 'INToRecFN' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:113786]
INFO: [Synth 8-256] done synthesizing module 'INToRecFN' (85#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:113786]
INFO: [Synth 8-638] synthesizing module 'INToRecFN_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:114210]
INFO: [Synth 8-256] done synthesizing module 'INToRecFN_1' (86#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:114210]
INFO: [Synth 8-256] done synthesizing module 'IntToFP' (87#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:114634]
INFO: [Synth 8-638] synthesizing module 'FPToFP' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116349]
INFO: [Synth 8-638] synthesizing module 'RecFNToRecFN' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116094]
INFO: [Synth 8-638] synthesizing module 'RoundRawFNToRecFN' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:115718]
INFO: [Synth 8-256] done synthesizing module 'RoundRawFNToRecFN' (88#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:115718]
INFO: [Synth 8-256] done synthesizing module 'RecFNToRecFN' (89#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116094]
INFO: [Synth 8-638] synthesizing module 'RecFNToRecFN_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116230]
INFO: [Synth 8-256] done synthesizing module 'RecFNToRecFN_1' (90#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116230]
INFO: [Synth 8-256] done synthesizing module 'FPToFP' (91#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116349]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:119118]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFN_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:118970]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFN_preMul_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116908]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFN_preMul_1' (92#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116908]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFN_postMul_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:117298]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFN_postMul_1' (93#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:117298]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFN_1' (94#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:118970]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe_1' (95#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:119118]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecF64' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122519]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecF64_mulAddZ31' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:119583]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecF64_mulAddZ31' (96#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:119583]
INFO: [Synth 8-638] synthesizing module 'Mul54' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122411]
INFO: [Synth 8-256] done synthesizing module 'Mul54' (97#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122411]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecF64' (98#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122519]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPU' (99#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122621]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIOArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:125656]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIOArbiter' (100#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:125656]
INFO: [Synth 8-638] synthesizing module 'PTW' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:125925]
INFO: [Synth 8-638] synthesizing module 'RRArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:125712]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter' (101#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:125712]
INFO: [Synth 8-256] done synthesizing module 'PTW' (102#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:125925]
INFO: [Synth 8-638] synthesizing module 'HellaCacheArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:127910]
INFO: [Synth 8-256] done synthesizing module 'HellaCacheArbiter' (103#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:127910]
INFO: [Synth 8-256] done synthesizing module 'RocketTile' (104#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:128125]
INFO: [Synth 8-638] synthesizing module 'PortedTileLinkCrossbar' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:136514]
INFO: [Synth 8-638] synthesizing module 'TileLinkEnqueuer' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:130758]
INFO: [Synth 8-256] done synthesizing module 'TileLinkEnqueuer' (105#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:130758]
INFO: [Synth 8-638] synthesizing module 'ClientTileLinkNetworkPort' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:130889]
INFO: [Synth 8-256] done synthesizing module 'ClientTileLinkNetworkPort' (106#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:130889]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkNetworkPort' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131418]
INFO: [Synth 8-638] synthesizing module 'FinishUnit' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131267]
INFO: [Synth 8-638] synthesizing module 'FinishQueue_3' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131111]
INFO: [Synth 8-256] done synthesizing module 'FinishQueue_3' (107#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131111]
INFO: [Synth 8-256] done synthesizing module 'FinishUnit' (108#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131267]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkNetworkPort' (109#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131418]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkNetworkPort_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131827]
INFO: [Synth 8-638] synthesizing module 'FinishUnit_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131676]
INFO: [Synth 8-256] done synthesizing module 'FinishUnit_1' (110#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131676]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkNetworkPort_1' (111#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:131827]
INFO: [Synth 8-638] synthesizing module 'ManagerTileLinkNetworkPort' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:132085]
INFO: [Synth 8-256] done synthesizing module 'ManagerTileLinkNetworkPort' (112#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:132085]
INFO: [Synth 8-638] synthesizing module 'ManagerTileLinkNetworkPort_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:132282]
INFO: [Synth 8-256] done synthesizing module 'ManagerTileLinkNetworkPort_1' (113#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:132282]
INFO: [Synth 8-638] synthesizing module 'BasicBus' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:133050]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:132479]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter' (114#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:132479]
INFO: [Synth 8-256] done synthesizing module 'BasicBus' (115#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:133050]
INFO: [Synth 8-638] synthesizing module 'BasicBus_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:134061]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:133543]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_1' (116#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:133543]
INFO: [Synth 8-256] done synthesizing module 'BasicBus_1' (117#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:134061]
INFO: [Synth 8-638] synthesizing module 'BasicBus_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:134784]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:134512]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_2' (118#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:134512]
INFO: [Synth 8-256] done synthesizing module 'BasicBus_2' (119#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:134784]
INFO: [Synth 8-638] synthesizing module 'BasicBus_3' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:135585]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_3' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:135067]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_3' (120#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:135067]
INFO: [Synth 8-256] done synthesizing module 'BasicBus_3' (121#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:135585]
INFO: [Synth 8-638] synthesizing module 'BasicBus_4' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:136273]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_4' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:136036]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_4' (122#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:136036]
INFO: [Synth 8-256] done synthesizing module 'BasicBus_4' (123#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:136273]
INFO: [Synth 8-256] done synthesizing module 'PortedTileLinkCrossbar' (124#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:136514]
INFO: [Synth 8-638] synthesizing module 'L2BroadcastHub' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:158908]
INFO: [Synth 8-638] synthesizing module 'BufferedBroadcastVoluntaryReleaseTracker' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:140804]
INFO: [Synth 8-256] done synthesizing module 'BufferedBroadcastVoluntaryReleaseTracker' (125#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:140804]
INFO: [Synth 8-638] synthesizing module 'BufferedBroadcastAcquireTracker' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:142134]
INFO: [Synth 8-638] synthesizing module 'Queue_4' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:141903]
INFO: [Synth 8-256] done synthesizing module 'Queue_4' (126#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:141903]
INFO: [Synth 8-256] done synthesizing module 'BufferedBroadcastAcquireTracker' (127#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:142134]
INFO: [Synth 8-638] synthesizing module 'BufferedBroadcastAcquireTracker_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:145742]
INFO: [Synth 8-256] done synthesizing module 'BufferedBroadcastAcquireTracker_1' (128#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:145742]
INFO: [Synth 8-638] synthesizing module 'BufferedBroadcastAcquireTracker_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:149350]
INFO: [Synth 8-256] done synthesizing module 'BufferedBroadcastAcquireTracker_2' (129#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:149350]
INFO: [Synth 8-638] synthesizing module 'BufferedBroadcastAcquireTracker_3' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:152958]
INFO: [Synth 8-256] done synthesizing module 'BufferedBroadcastAcquireTracker_3' (130#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:152958]
INFO: [Synth 8-638] synthesizing module 'ClientTileLinkIOArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:157451]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_5' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:156566]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_5' (131#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:156566]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_6' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:157031]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_6' (132#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:157031]
INFO: [Synth 8-256] done synthesizing module 'ClientTileLinkIOArbiter' (133#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:157451]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_7' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:158165]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_7' (134#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:158165]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_8' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:158441]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_8' (135#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:158441]
INFO: [Synth 8-256] done synthesizing module 'L2BroadcastHub' (136#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:158908]
INFO: [Synth 8-638] synthesizing module 'MMIOTileLinkManager' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161130]
INFO: [Synth 8-256] done synthesizing module 'MMIOTileLinkManager' (137#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161130]
INFO: [Synth 8-638] synthesizing module 'TileLinkMemoryInterconnect' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161710]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIOArbiter_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161654]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIOArbiter_1' (138#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161654]
INFO: [Synth 8-256] done synthesizing module 'TileLinkMemoryInterconnect' (139#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161710]
INFO: [Synth 8-638] synthesizing module 'ClientTileLinkEnqueuer' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161861]
INFO: [Synth 8-256] done synthesizing module 'ClientTileLinkEnqueuer' (140#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161861]
INFO: [Synth 8-638] synthesizing module 'ClientTileLinkIOUnwrapper' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:162653]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_9' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161968]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_9' (141#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:161968]
INFO: [Synth 8-638] synthesizing module 'ReorderQueue' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:162269]
INFO: [Synth 8-256] done synthesizing module 'ReorderQueue' (142#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:162269]
INFO: [Synth 8-256] done synthesizing module 'ClientTileLinkIOUnwrapper' (143#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:162653]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkEnqueuer' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163550]
INFO: [Synth 8-638] synthesizing module 'Queue_8' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163109]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_block_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_block_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_client_xact_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_client_xact_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_beat_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_beat_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_is_builtin_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_is_builtin_type_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_a_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_a_type_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_union_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_union_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_8' (144#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163109]
INFO: [Synth 8-638] synthesizing module 'Queue_9' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163342]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_beat_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_beat_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_client_xact_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_client_xact_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_manager_xact_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_manager_xact_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_is_builtin_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_is_builtin_type_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_g_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_g_type_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_9' (145#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163342]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkEnqueuer' (146#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163550]
INFO: [Synth 8-638] synthesizing module 'TileLinkRecursiveInterconnect' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165105]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIOCrossbar' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164223]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIORouter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163976]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_10' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163711]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_10' (147#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163711]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIORouter' (148#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:163976]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIOCrossbar' (149#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164223]
INFO: [Synth 8-638] synthesizing module 'TileLinkRecursiveInterconnect_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164888]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIOCrossbar_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164671]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIORouter_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164440]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIORouter_1' (150#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164440]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIOCrossbar_1' (151#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164671]
INFO: [Synth 8-256] done synthesizing module 'TileLinkRecursiveInterconnect_1' (152#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:164888]
INFO: [Synth 8-256] done synthesizing module 'TileLinkRecursiveInterconnect' (153#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165105]
INFO: [Synth 8-638] synthesizing module 'PLIC' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165483]
INFO: [Synth 8-4471] merging register '_T_597_reg[1:0]' into '_T_589_reg[1:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165647]
INFO: [Synth 8-256] done synthesizing module 'PLIC' (154#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165483]
INFO: [Synth 8-638] synthesizing module 'DebugModule' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165779]
INFO: [Synth 8-256] done synthesizing module 'DebugModule' (155#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:165779]
INFO: [Synth 8-638] synthesizing module 'ClientTileLinkEnqueuer_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168174]
INFO: [Synth 8-638] synthesizing module 'Queue_11' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167296]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_block_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_block_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_client_xact_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_client_xact_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_beat_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_beat_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_is_builtin_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_is_builtin_type_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_a_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_a_type_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_union_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_union_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_11' (156#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167296]
INFO: [Synth 8-638] synthesizing module 'Queue_12' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167529]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_block_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_block_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_p_type_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_p_type_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_12' (157#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167529]
INFO: [Synth 8-638] synthesizing module 'Queue_13' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167637]
INFO: [Synth 8-256] done synthesizing module 'Queue_13' (158#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167637]
INFO: [Synth 8-638] synthesizing module 'Queue_14' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167893]
INFO: [Synth 8-256] done synthesizing module 'Queue_14' (159#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:167893]
INFO: [Synth 8-256] done synthesizing module 'ClientTileLinkEnqueuer_1' (160#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168174]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkEnqueuer_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168727]
INFO: [Synth 8-638] synthesizing module 'Queue_16' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168471]
INFO: [Synth 8-256] done synthesizing module 'Queue_16' (161#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168471]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkEnqueuer_1' (162#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168727]
INFO: [Synth 8-256] done synthesizing module 'DefaultCoreplex' (163#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:168888]
INFO: [Synth 8-638] synthesizing module 'TileLinkRecursiveInterconnect_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171477]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIOCrossbar_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171328]
INFO: [Synth 8-638] synthesizing module 'ClientUncachedTileLinkIORouter_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171152]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_12' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171044]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_12' (164#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171044]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIORouter_2' (165#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171152]
INFO: [Synth 8-256] done synthesizing module 'ClientUncachedTileLinkIOCrossbar_2' (166#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171328]
INFO: [Synth 8-256] done synthesizing module 'TileLinkRecursiveInterconnect_2' (167#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171477]
INFO: [Synth 8-638] synthesizing module 'NastiIOTileLinkIOConverter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:172332]
INFO: [Synth 8-638] synthesizing module 'ReorderQueue_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171626]
INFO: [Synth 8-256] done synthesizing module 'ReorderQueue_2' (168#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:171626]
INFO: [Synth 8-638] synthesizing module 'IdMapper' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:172035]
INFO: [Synth 8-256] done synthesizing module 'IdMapper' (169#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:172035]
INFO: [Synth 8-638] synthesizing module 'LockingArbiter_2' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:172052]
INFO: [Synth 8-256] done synthesizing module 'LockingArbiter_2' (170#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:172052]
INFO: [Synth 8-256] done synthesizing module 'NastiIOTileLinkIOConverter' (171#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:172332]
INFO: [Synth 8-638] synthesizing module 'Queue_17' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:173285]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_region_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_region_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_17' (172#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:173285]
INFO: [Synth 8-638] synthesizing module 'Queue_19' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:173618]
INFO: [Synth 8-256] done synthesizing module 'Queue_19' (173#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:173618]
INFO: [Synth 8-638] synthesizing module 'Queue_20' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:173849]
INFO: [Synth 8-256] done synthesizing module 'Queue_20' (174#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:173849]
INFO: [Synth 8-638] synthesizing module 'Queue_21' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:174080]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_21' (175#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:174080]
INFO: [Synth 8-638] synthesizing module 'SerialAdapter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:174213]
INFO: [Synth 8-256] done synthesizing module 'SerialAdapter' (176#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:174213]
INFO: [Synth 8-638] synthesizing module 'Queue_22' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:175367]
INFO: [Synth 8-256] done synthesizing module 'Queue_22' (177#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:175367]
INFO: [Synth 8-256] done synthesizing module 'FPGAZynqTop' (178#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:175498]
INFO: [Synth 8-638] synthesizing module 'ZynqAXISlave' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:185829]
INFO: [Synth 8-638] synthesizing module 'NastiCrossbar' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:184440]
INFO: [Synth 8-638] synthesizing module 'NastiRouter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183815]
INFO: [Synth 8-638] synthesizing module 'NastiErrorSlave' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183092]
INFO: [Synth 8-638] synthesizing module 'Queue_24' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:182676]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_region_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_region_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_24' (179#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:182676]
INFO: [Synth 8-638] synthesizing module 'Queue_25' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183009]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_25' (180#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183009]
INFO: [Synth 8-256] done synthesizing module 'NastiErrorSlave' (181#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183092]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_1' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183416]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_1' (182#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183416]
INFO: [Synth 8-638] synthesizing module 'HellaPeekingArbiter' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183577]
INFO: [Synth 8-256] done synthesizing module 'HellaPeekingArbiter' (183#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183577]
INFO: [Synth 8-256] done synthesizing module 'NastiRouter' (184#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:183815]
INFO: [Synth 8-256] done synthesizing module 'NastiCrossbar' (185#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:184440]
INFO: [Synth 8-638] synthesizing module 'NastiFIFO' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:185124]
INFO: [Synth 8-638] synthesizing module 'Queue_26' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:184993]
INFO: [Synth 8-256] done synthesizing module 'Queue_26' (186#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:184993]
INFO: [Synth 8-256] done synthesizing module 'NastiFIFO' (187#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:185124]
INFO: [Synth 8-638] synthesizing module 'ResetController' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:185602]
INFO: [Synth 8-256] done synthesizing module 'ResetController' (188#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:185602]
INFO: [Synth 8-256] done synthesizing module 'ZynqAXISlave' (189#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:185829]
INFO: [Synth 8-256] done synthesizing module 'Top' (190#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:186516]
WARNING: [Synth 8-689] width (1) of port connection 'io_ps_axi_slave_r_bits_resp' does not match port width (2) of module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:238]
WARNING: [Synth 8-689] width (1) of port connection 'io_ps_axi_slave_b_bits_resp' does not match port width (2) of module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:245]
WARNING: [Synth 8-689] width (6) of port connection 'io_mem_axi_ar_bits_id' does not match port width (5) of module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:250]
WARNING: [Synth 8-689] width (6) of port connection 'io_mem_axi_aw_bits_id' does not match port width (5) of module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:262]
WARNING: [Synth 8-689] width (6) of port connection 'io_mem_axi_b_bits_id' does not match port width (5) of module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:279]
WARNING: [Synth 8-689] width (6) of port connection 'io_mem_axi_r_bits_id' does not match port width (5) of module 'Top' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:283]
WARNING: [Synth 8-350] instance 'top' of module 'Top' requires 92 connections, but only 78 given [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:201]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14485]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (191#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (192#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20879]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (193#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20879]
INFO: [Synth 8-256] done synthesizing module 'rocketchip_wrapper' (194#1) [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/rocketchip_wrapper.v:4]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[31]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[30]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[29]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[28]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[27]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[26]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[25]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[24]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[23]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[22]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[21]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[20]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[19]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[18]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[17]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[16]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[15]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[14]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[13]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[12]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[11]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[10]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[9]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[8]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[7]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[6]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[5]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[4]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[3]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_addr[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[7]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[6]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[5]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[4]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[3]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_len[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_size[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_size[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_size[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_burst[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_burst[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_lock
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_cache[3]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_cache[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_cache[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_cache[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_prot[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_prot[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_prot[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_qos[3]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_qos[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_qos[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_qos[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_region[3]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_region[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_region[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_region[0]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_aw_bits_user
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[31]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[30]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[29]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[28]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[27]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[26]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[25]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[24]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[23]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[22]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[21]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[20]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[19]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[18]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[17]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[16]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[15]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[14]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[13]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[12]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[11]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[10]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[9]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[8]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[7]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[6]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[5]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[4]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[3]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[2]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_data[1]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_last
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_id[11]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_id[10]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_id[9]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_id[8]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_id[7]
WARNING: [Synth 8-3331] design ResetController has unconnected port io_nasti_w_bits_id[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.020 ; gain = 173.238 ; free physical = 2608 ; free virtual = 24160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin alloc_arb:io_in_0_bits to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105041]
WARNING: [Synth 8-3295] tying undriven pin alloc_arb:io_in_1_bits to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105041]
WARNING: [Synth 8-3295] tying undriven pin mmio_alloc_arb:io_in_0_bits to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105199]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_0_bits_way_en[3] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_0_bits_way_en[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_0_bits_way_en[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_0_bits_way_en[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_4_bits_way_en[3] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_4_bits_way_en[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_4_bits_way_en[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin metaReadArb:io_in_4_bits_way_en[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:108431]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_cmd_ready to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:129176]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_interrupt to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:129176]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_header_src[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_header_src[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_header_src[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_header_dst[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_header_dst[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_header_dst[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[25] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[24] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[23] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[22] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[21] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[20] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[19] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[18] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[17] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[16] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[15] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[14] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[13] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[12] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[11] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[10] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[9] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[8] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[7] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[6] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[5] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[4] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[3] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_block[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_client_xact_id[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_client_xact_id[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_beat[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_beat[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_addr_beat[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_is_builtin_type to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_a_type[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_a_type[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_a_type[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[10] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[9] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[8] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[7] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[6] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[5] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[4] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[3] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[2] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[1] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_union[0] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[63] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[62] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[61] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[60] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[59] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[58] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[57] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[56] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[55] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[54] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[53] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[52] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[51] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[50] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[49] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[48] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[47] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[46] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[45] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[44] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[43] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[42] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[41] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[40] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[39] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[38] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[37] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[36] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[35] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[34] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[33] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[32] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[31] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[30] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
WARNING: [Synth 8-3295] tying undriven pin acqNet:io_in_0_bits_payload_data[29] to constant 0 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:139100]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1661.020 ; gain = 173.238 ; free physical = 2682 ; free virtual = 24233
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/dcp5/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/dcp5/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/dcp7/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Finished Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/.Xil/Vivado-4480-tuol-skylake/dcp7/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/constrs/base.xdc]
Finished Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/constrs/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/constrs/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCME2_BASE => MMCME4_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2443.949 ; gain = 0.000 ; free physical = 1837 ; free virtual = 23389
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2443.949 ; gain = 956.168 ; free physical = 2066 ; free virtual = 23618
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2447.867 ; gain = 960.086 ; free physical = 2066 ; free virtual = 23618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2447.867 ; gain = 960.086 ; free physical = 2067 ; free virtual = 23619
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "_T_3030" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1034" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1053" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1083" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1102" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register '_T_1825_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:4833]
INFO: [Synth 8-5544] ROM "_T_1776_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1825_0_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_548" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'reg_mstatus_zero2_reg[1:0]' into 'reg_mstatus_xs_reg[1:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79678]
INFO: [Synth 8-4471] merging register 'reg_mstatus_hpp_reg[1:0]' into 'reg_mstatus_xs_reg[1:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79687]
INFO: [Synth 8-4471] merging register 'reg_mstatus_hpie_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79690]
INFO: [Synth 8-4471] merging register 'reg_mstatus_upie_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79692]
INFO: [Synth 8-4471] merging register 'reg_mstatus_hie_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79694]
INFO: [Synth 8-4471] merging register 'reg_mstatus_uie_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:79696]
INFO: [Synth 8-4471] merging register 'reg_dcsr_ndreset_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80608]
INFO: [Synth 8-4471] merging register 'reg_dcsr_fullreset_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80609]
INFO: [Synth 8-4471] merging register 'reg_dcsr_ebreakh_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80605]
INFO: [Synth 8-4471] merging register 'reg_dcsr_zero2_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80604]
INFO: [Synth 8-4471] merging register 'reg_dcsr_stopcycle_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80601]
INFO: [Synth 8-4471] merging register 'reg_dcsr_stoptime_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80601]
INFO: [Synth 8-4471] merging register 'reg_dcsr_zero1_reg' into 'reg_mstatus_sd_rv32_reg' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:80598]
INFO: [Synth 8-5544] ROM "debugTVec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_5921" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_mstatus_vm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_6008" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_dcsr_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sptbr_ppn" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_7486" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_7923" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_7224" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_sel_alu2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_mem_cmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tag_array_1_tag_rdata_addr_pipe_0_reg[5:0]' into 'tag_array_0_tag_rdata_addr_pipe_0_reg[5:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91726]
INFO: [Synth 8-4471] merging register 'tag_array_2_tag_rdata_addr_pipe_0_reg[5:0]' into 'tag_array_0_tag_rdata_addr_pipe_0_reg[5:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91732]
INFO: [Synth 8-4471] merging register 'tag_array_3_tag_rdata_addr_pipe_0_reg[5:0]' into 'tag_array_0_tag_rdata_addr_pipe_0_reg[5:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91738]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_vaddr_reg' and it is trimmed from '39' to '12' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:91668]
INFO: [Synth 8-5544] ROM "ppns_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppns_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_271" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_279" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_287" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idxs_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_36" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idxs_39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_T_1124" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2536" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2184" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "meta_hazard" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "meta_hazard" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2536" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2184" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "meta_hazard" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "meta_hazard" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1611_a_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register '_T_2352_1__T_2391_addr_pipe_0_reg[5:0]' into '_T_2352_0__T_2391_addr_pipe_0_reg[5:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105894]
INFO: [Synth 8-4471] merging register '_T_2352_2__T_2391_addr_pipe_0_reg[5:0]' into '_T_2352_0__T_2391_addr_pipe_0_reg[5:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105900]
INFO: [Synth 8-4471] merging register '_T_2352_3__T_2391_addr_pipe_0_reg[5:0]' into '_T_2352_0__T_2391_addr_pipe_0_reg[5:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:105906]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:111868]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_rm_reg' and it is trimmed from '3' to '2' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112060]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112062]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:112064]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_161_in1_reg' and it is trimmed from '65' to '64' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:115150]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_161_rm_reg' and it is trimmed from '3' to '2' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:115148]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_163_rm_reg' and it is trimmed from '3' to '2' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116600]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_rm_reg' and it is trimmed from '3' to '2' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:119312]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:124012]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '22' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:124007]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_req_prv_reg' and it is trimmed from '2' to '1' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:126838]
INFO: [Synth 8-5544] ROM "_T_2431_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2431_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2693" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'CONTROLReg_serial_reg[2:0]' into 'CONTROLReg_buserror_reg[2:0]' [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:166406]
WARNING: [Synth 8-3936] Found unconnected internal register 'sbAcqReg_addr_block_reg' and it is trimmed from '26' to '6' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:166804]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:174745]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:174708]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2447.867 ; gain = 960.086 ; free physical = 170 ; free virtual = 20696
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sdq_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_744_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_811_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_878_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_945_0_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FPU__GB0                |           1|     31744|
|2     |FPU__GB1                |           1|      7571|
|3     |FPU__GB2                |           1|     34349|
|4     |RocketTile__GCB0        |           1|     28673|
|5     |HellaCache              |           1|     17042|
|6     |RocketTile__GCB2        |           1|     13996|
|7     |L2BroadcastHub__GB0     |           1|     30546|
|8     |L2BroadcastHub__GB1     |           1|     18417|
|9     |L2BroadcastHub__GB2     |           1|     17346|
|10    |DefaultCoreplex__GC0    |           1|      7987|
|11    |FPGAZynqTop__GC0        |           1|     20489|
|12    |ZynqAXISlave            |           1|      1629|
|13    |rocketchip_wrapper__GC0 |           1|       332|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
	   2 Input    105 Bit       Adders := 1     
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 8     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 2     
	   2 Input     54 Bit       Adders := 3     
	   2 Input     49 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 9     
	  14 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	  16 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 18    
	   3 Input      4 Bit       Adders := 6     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 94    
	   3 Input      3 Bit       Adders := 3     
	   4 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 11    
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 3     
	   4 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 81    
+---XORs : 
	   2 Input    108 Bit         XORs := 1     
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 3     
	   2 Input     50 Bit         XORs := 1     
	   2 Input     26 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              105 Bit    Registers := 1     
	               65 Bit    Registers := 50    
	               64 Bit    Registers := 86    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 4     
	               54 Bit    Registers := 4     
	               53 Bit    Registers := 1     
	               51 Bit    Registers := 4     
	               40 Bit    Registers := 19    
	               39 Bit    Registers := 11    
	               38 Bit    Registers := 2     
	               34 Bit    Registers := 20    
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 35    
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 7     
	               26 Bit    Registers := 15    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 30    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 85    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 78    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 237   
	                2 Bit    Registers := 108   
	                1 Bit    Registers := 463   
+---Multipliers : 
	                53x53  Multipliers := 1     
	                54x54  Multipliers := 1     
	                 9x65  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 8     
	               1K Bit         RAMs := 10    
	              640 Bit         RAMs := 2     
	              512 Bit         RAMs := 3     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 7     
	              112 Bit         RAMs := 2     
	               80 Bit         RAMs := 4     
	               64 Bit         RAMs := 2     
	               52 Bit         RAMs := 2     
	               48 Bit         RAMs := 2     
	               24 Bit         RAMs := 1     
	               16 Bit         RAMs := 4     
	               10 Bit         RAMs := 2     
	                8 Bit         RAMs := 5     
	                6 Bit         RAMs := 22    
	                4 Bit         RAMs := 15    
	                2 Bit         RAMs := 16    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 2     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     88 Bit        Muxes := 6     
	   2 Input     87 Bit        Muxes := 9     
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 39    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 277   
	   4 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 8     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 9     
	   2 Input     53 Bit        Muxes := 10    
	   2 Input     52 Bit        Muxes := 7     
	   3 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 8     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 5     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 5     
	   2 Input     42 Bit        Muxes := 8     
	   2 Input     40 Bit        Muxes := 43    
	   2 Input     39 Bit        Muxes := 8     
	   3 Input     38 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 7     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 56    
	1019 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 7     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 9     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 26    
	  10 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 14    
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 7     
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 36    
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 19    
	   3 Input     12 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 74    
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 29    
	   2 Input      8 Bit        Muxes := 224   
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 59    
	  64 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 95    
	  16 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 129   
	   8 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 256   
	   3 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 537   
	   3 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1007  
	   3 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WritebackUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ProbeUnit 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Arbiter_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module LockingArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Arbiter_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Arbiter_3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
	               48 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module FinishQueue 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MSHR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
Module Queue_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
	               48 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module FinishQueue__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MSHR_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
Module FinishQueue__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module IOMSHR 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
Module MSHRFile 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLB__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 9     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module MetadataArray 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Arbiter_8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module DataArray 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 4     
Module Arbiter_10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
Module Arbiter_11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module LockingArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Arbiter_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HellaCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
Module RoundRawFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module RecFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module DivSqrtRecF64_mulAddZ31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               58 Bit    Registers := 2     
	               53 Bit    Registers := 1     
	               51 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input    105 Bit        Muxes := 2     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 5     
	   2 Input     53 Bit        Muxes := 8     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 24    
Module Mul54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    105 Bit       Adders := 1     
+---Registers : 
	              105 Bit    Registers := 1     
	               54 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                54x54  Multipliers := 1     
Module MulAddRecFN_preMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MulAddRecFN_postMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input    108 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 6     
	   2 Input     87 Bit        Muxes := 9     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 3     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 67    
	   2 Input      1 Bit        Muxes := 8     
Module MulAddRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
+---Multipliers : 
	                53x53  Multipliers := 1     
Module FPUFMAPipe_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
Module RoundRawFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module RecFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module RecFNToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module INToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 40    
Module INToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 40    
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 62    
Module RecFNToIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RecFNToIN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module MulAddRecFN_preMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module MulAddRecFN_postMul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     50 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 5     
	   2 Input     42 Bit        Muxes := 8     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 7     
Module MulAddRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
Module FPUFMAPipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 33    
	               64 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 24    
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 67    
	   2 Input      1 Bit        Muxes := 36    
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 7     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 3     
	   4 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               58 Bit    Registers := 2     
	               40 Bit    Registers := 6     
	               39 Bit    Registers := 3     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 37    
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 8     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 25    
	   2 Input     39 Bit        Muxes := 2     
	   3 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	  64 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 76    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 26    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 82    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 58    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RRArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     38 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              32K Bit         RAMs := 4     
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module TLB 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 9     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 4     
	               27 Bit    Registers := 6     
	               11 Bit    Registers := 80    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 81    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 40    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 42    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Queue_4__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module BufferedBroadcastAcquireTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 34    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   6 Input      1 Bit        Muxes := 1     
Module Queue_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module BufferedBroadcastAcquireTracker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 34    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   6 Input      1 Bit        Muxes := 1     
Module LockingRRArbiter_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module Queue_4__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module BufferedBroadcastAcquireTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 34    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   6 Input      1 Bit        Muxes := 1     
Module LockingRRArbiter_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module LockingRRArbiter_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module BufferedBroadcastAcquireTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 34    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 39    
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   6 Input      1 Bit        Muxes := 1     
Module LockingRRArbiter_7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module BufferedBroadcastVoluntaryReleaseTracker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module L2BroadcastHub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module FinishQueue_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module FinishUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FinishQueue_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module FinishUnit_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module LockingRRArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module LockingRRArbiter_2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module LockingRRArbiter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module LockingRRArbiter_4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module PortedTileLinkCrossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 25    
Module MMIOTileLinkManager 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module LockingRRArbiter_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module ReorderQueue__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 25    
Module ReorderQueue 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 25    
Module ClientTileLinkIOUnwrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module LockingRRArbiter_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ClientUncachedTileLinkIORouter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LockingRRArbiter_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ClientUncachedTileLinkIORouter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_8__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PLIC 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module DebugModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module Queue_11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_12 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               52 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Queue_11__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module TLXbar_peripheryBus 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     26 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module TLLegacy_legacy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  10 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 9     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
Module TLAtomicAutomata_peripheryBus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               52 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLWidthWidget_peripheryBus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLHintHandler_peripheryBus 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module TLROM_bootrom 
Detailed RTL Component Info : 
+---Muxes : 
	1019 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_bootrom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CoreplexLocalInterrupter_clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module TLWidthWidget_clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_clint 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ClientUncachedTileLinkIORouter_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ReorderQueue_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---RAMs : 
	               24 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 27    
Module LockingArbiter_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module NastiIOTileLinkIOConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Queue_17__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Queue_17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Queue_19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Queue_20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Queue_21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module SerialAdapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	  14 Input      7 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     66 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 18    
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 28    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module Queue_22__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module FPGAZynqTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Queue_25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NastiErrorSlave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module RRArbiter_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module HellaPeekingArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NastiRouter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Queue_26__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module NastiFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ResetController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_access_reg[0]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DefaultCoreplexi_8/DebugModule/\CONTROLReg_access_reg[1] )
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_access_reg[2]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_autoincrement_reg' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[0]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[1]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[1]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[2]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_buserror_reg[2]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[0]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[1]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[2]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[3]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[4]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[5]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[6]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[7]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[8]' (FDRE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_reserved0_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DefaultCoreplexi_8/DebugModule/\CONTROLReg_reserved0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DefaultCoreplexi_8/PLIC/\_T_589_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DefaultCoreplexi_8/PLIC/\_T_589_reg[1] )
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/PortedTileLinkCrossbar/prbNet/arb/lastGrant_reg[0]' (FDE) to 'DefaultCoreplexi_8/PortedTileLinkCrossbar/prbNet/arb/lastGrant_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DefaultCoreplexi_8/PortedTileLinkCrossbar/\prbNet/arb/lastGrant_reg[1] )
WARNING: [Synth 8-3332] Sequential element (relNet/arb/lastGrant_reg[0]) is unused and will be removed from module PortedTileLinkCrossbar.
WARNING: [Synth 8-3332] Sequential element (prbNet/arb/lastGrant_reg[2]) is unused and will be removed from module PortedTileLinkCrossbar.
WARNING: [Synth 8-3332] Sequential element (prbNet/arb/lastGrant_reg[1]) is unused and will be removed from module PortedTileLinkCrossbar.
WARNING: [Synth 8-3332] Sequential element (xact_pending_reg[5]) is unused and will be removed from module MMIOTileLinkManager.
WARNING: [Synth 8-3332] Sequential element (xact_pending_reg[4]) is unused and will be removed from module MMIOTileLinkManager.
WARNING: [Synth 8-3332] Sequential element (_T_589_reg[1]) is unused and will be removed from module PLIC.
WARNING: [Synth 8-3332] Sequential element (_T_589_reg[0]) is unused and will be removed from module PLIC.
WARNING: [Synth 8-3332] Sequential element (sbAcqReg_union_reg[10]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (sbAcqReg_union_reg[9]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (sbAcqReg_union_reg[0]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (CONTROLReg_access_reg[1]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (CONTROLReg_reserved0_reg[9]) is unused and will be removed from module DebugModule.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/ram_id_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/r_queue/maybe_full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/ram_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/b_queue/maybe_full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/slave /\xbar/NastiRouter/err_slave/draining_reg )
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/maybe_full_reg) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/maybe_full_reg) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/draining_reg) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[7]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[6]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[5]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[4]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[3]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[2]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[1]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_len_reg[0]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[7]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[6]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[5]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[4]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[3]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[2]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[1]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/beats_left_reg[0]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/responding_reg) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[11]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[10]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[9]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[8]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[7]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[6]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[5]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[4]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[3]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[2]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[1]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/b_queue/ram_reg[0]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[11]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[10]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[9]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[8]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[7]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[6]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[5]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[4]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[3]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[2]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[1]) is unused and will be removed from module ZynqAXISlave.
WARNING: [Synth 8-3332] Sequential element (xbar/NastiRouter/err_slave/r_queue/ram_id_reg[0]) is unused and will be removed from module ZynqAXISlave.
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[9]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[8]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[7]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[5]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[6]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[0]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[0]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[1]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[1]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[2]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[2]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[3]'
INFO: [Synth 8-3886] merging instance 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[3]' (FDE) to 'DefaultCoreplexi_8/DebugModule/CONTROLReg_hartid_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DefaultCoreplexi_8/DebugModule/\CONTROLReg_hartid_reg[4] )
WARNING: [Synth 8-3332] Sequential element (dbStateReg_reg) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (CONTROLReg_hartid_reg[4]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (CONTROLReg_fullreset_reg) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (ndresetCtrReg_reg) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (haltnotRegs_0_reg) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (interruptRegs_0_reg) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[33]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[32]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[31]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[30]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[29]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[28]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[27]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[26]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[25]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[24]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[23]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[22]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[21]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[20]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[19]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[18]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[17]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[16]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[15]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[14]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[13]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[12]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[11]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[10]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[9]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[8]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[7]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[6]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[5]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[4]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[3]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[2]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[1]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_data_reg[0]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (dbRespReg_resp_reg[0]) is unused and will be removed from module DebugModule.
WARNING: [Synth 8-3332] Sequential element (relNet/arb/lastGrant_reg[2]) is unused and will be removed from module PortedTileLinkCrossbar.
WARNING: [Synth 8-3332] Sequential element (relNet/arb/lastGrant_reg[1]) is unused and will be removed from module PortedTileLinkCrossbar.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:122454]
DSP Report: Generating DSP mul/_T_23, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: Generating DSP mul/_T_23, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register B is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: register A is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
DSP Report: operator mul/_T_23 is absorbed into DSP mul/_T_23.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:119112]
DSP Report: Generating DSP fma/_T_16, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
WARNING: [Synth 8-3936] Found unconnected internal register '_T_163_cmd_reg' and it is trimmed from '5' to '4' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:116583]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_161_cmd_reg' and it is trimmed from '5' to '3' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:115131]
DSP Report: Generating DSP fma/_T_16, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: Generating DSP fma/_T_16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
DSP Report: operator fma/_T_16 is absorbed into DSP fma/_T_16.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPUFMAPipe/\_T_205_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sfma/\_T_205_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[33]' (FDE) to 'sfma/_T_205_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[34]' (FDE) to 'sfma/_T_205_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[35]' (FDE) to 'sfma/_T_205_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[36]' (FDE) to 'sfma/_T_205_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[37]' (FDE) to 'sfma/_T_205_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[38]' (FDE) to 'sfma/_T_205_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[39]' (FDE) to 'sfma/_T_205_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[40]' (FDE) to 'sfma/_T_205_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[41]' (FDE) to 'sfma/_T_205_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[42]' (FDE) to 'sfma/_T_205_data_reg[43]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[43]' (FDE) to 'sfma/_T_205_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[44]' (FDE) to 'sfma/_T_205_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[45]' (FDE) to 'sfma/_T_205_data_reg[46]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[46]' (FDE) to 'sfma/_T_205_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[47]' (FDE) to 'sfma/_T_205_data_reg[48]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[48]' (FDE) to 'sfma/_T_205_data_reg[49]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[49]' (FDE) to 'sfma/_T_205_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[50]' (FDE) to 'sfma/_T_205_data_reg[51]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[51]' (FDE) to 'sfma/_T_205_data_reg[52]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[52]' (FDE) to 'sfma/_T_205_data_reg[53]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[53]' (FDE) to 'sfma/_T_205_data_reg[54]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[54]' (FDE) to 'sfma/_T_205_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[55]' (FDE) to 'sfma/_T_205_data_reg[56]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[56]' (FDE) to 'sfma/_T_205_data_reg[57]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[57]' (FDE) to 'sfma/_T_205_data_reg[58]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[58]' (FDE) to 'sfma/_T_205_data_reg[59]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[59]' (FDE) to 'sfma/_T_205_data_reg[60]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[60]' (FDE) to 'sfma/_T_205_data_reg[61]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[61]' (FDE) to 'sfma/_T_205_data_reg[62]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[62]' (FDE) to 'sfma/_T_205_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_205_data_reg[63]' (FDE) to 'sfma/_T_205_data_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sfma/\_T_205_data_reg[64] )
INFO: [Synth 8-3886] merging instance 'ifpu/_T_735_exc_reg[1]' (FDE) to 'ifpu/_T_735_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[1]' (FDE) to 'wb_toint_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_735_exc_reg[2]' (FDE) to 'ifpu/_T_735_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[2]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_735_exc_reg[3]' (FDE) to 'ifpu/_T_735_exc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\_T_386_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\_T_735_exc_reg[4] )
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[33]' (FDE) to 'sfma/_T_214_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[34]' (FDE) to 'sfma/_T_214_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[35]' (FDE) to 'sfma/_T_214_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[36]' (FDE) to 'sfma/_T_214_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[37]' (FDE) to 'sfma/_T_214_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[38]' (FDE) to 'sfma/_T_214_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[39]' (FDE) to 'sfma/_T_214_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[40]' (FDE) to 'sfma/_T_214_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[41]' (FDE) to 'sfma/_T_214_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[42]' (FDE) to 'sfma/_T_214_data_reg[43]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[43]' (FDE) to 'sfma/_T_214_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[44]' (FDE) to 'sfma/_T_214_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[45]' (FDE) to 'sfma/_T_214_data_reg[46]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[46]' (FDE) to 'sfma/_T_214_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[47]' (FDE) to 'sfma/_T_214_data_reg[48]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[48]' (FDE) to 'sfma/_T_214_data_reg[49]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[49]' (FDE) to 'sfma/_T_214_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[50]' (FDE) to 'sfma/_T_214_data_reg[51]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[51]' (FDE) to 'sfma/_T_214_data_reg[52]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[52]' (FDE) to 'sfma/_T_214_data_reg[53]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[53]' (FDE) to 'sfma/_T_214_data_reg[54]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[54]' (FDE) to 'sfma/_T_214_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[55]' (FDE) to 'sfma/_T_214_data_reg[56]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[56]' (FDE) to 'sfma/_T_214_data_reg[57]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[57]' (FDE) to 'sfma/_T_214_data_reg[58]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[58]' (FDE) to 'sfma/_T_214_data_reg[59]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[59]' (FDE) to 'sfma/_T_214_data_reg[60]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[60]' (FDE) to 'sfma/_T_214_data_reg[61]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[61]' (FDE) to 'sfma/_T_214_data_reg[62]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[62]' (FDE) to 'sfma/_T_214_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'sfma/_T_214_data_reg[63]' (FDE) to 'sfma/_T_214_data_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPUFMAPipe/\_T_214_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sfma/\_T_214_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sfma/\_T_214_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPUFMAPipe/\_T_223_exc_reg[3] )
WARNING: [Synth 8-3332] Sequential element (mul/reg_b_s1_reg[33]) is unused and will be removed from module DivSqrtRecF64.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:84618]
DSP Report: Generating DSP _T_159, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_159.
DSP Report: register A is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: Generating DSP _T_159, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_159.
DSP Report: register A is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: Generating DSP _T_159, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_159.
DSP Report: register A is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: Generating DSP _T_159, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_159.
DSP Report: register A is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
DSP Report: operator _T_159 is absorbed into DSP _T_159.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[6]' (FDE) to 'core/ex_reg_cause_reg[7]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[7]' (FDE) to 'core/ex_reg_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[9]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[12]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[13]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[62] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PTW/_T_2431_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_maskmax_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_maskmax_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_maskmax_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_maskmax_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_maskmax_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_bp_0_control_maskmax_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_maskmax_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_maskmax_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_maskmax_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_maskmax_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_maskmax_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_maskmax_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_ttype_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_ttype_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_ttype_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_bp_0_control_ttype_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_ttype_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_ttype_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_control_ttype_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_ttype_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_0_control_reserved_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_bp_1_address_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'req_addr_reg' and it is trimmed from '40' to '32' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:102299]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_addr_reg' and it is trimmed from '40' to '32' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:103179]
RAM Pipeline Warning: Read Address Register Found For RAM sdq_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_2352_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_744_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_811_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_878_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM _T_945_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register '_T_1036_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/src/verilog/Top.ZynqConfig.v:95780]
RAM Pipeline Warning: Read Address Register Found For RAM icache/icache/tag_array_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/icache/tag_array_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/icache/tag_array_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/icache/tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O27[2] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O27[1] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O27[0] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O29[2] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O29[1] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O29[0] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port irelTrackerList_0_io_inner_grant_bits_is_builtin_type driven by constant 1
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O30[3] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O30[2] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O30[1] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O30[0] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[63] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[62] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[61] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[60] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[59] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[58] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[57] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[56] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[55] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[54] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[53] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[52] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[51] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[50] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[49] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[48] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[47] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[46] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[45] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[44] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[43] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[42] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[41] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[40] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[39] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[38] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[37] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[36] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[35] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[34] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[33] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[32] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[31] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[30] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[29] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[28] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[27] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[26] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[25] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[24] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[23] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[22] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[21] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[20] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[19] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[18] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[17] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[16] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[15] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[14] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[13] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[12] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[11] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[10] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[9] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[8] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[7] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[6] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[5] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[4] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[3] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[2] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[1] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O31[0] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port irelTrackerList_0_io_outer_acquire_valid driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port irelTrackerList_0_io_outer_probe_ready driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O35[2] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O35[1] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O35[0] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port irelTrackerList_0_io_outer_release_bits_voluntary driven by constant 1
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O36[2] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O36[1] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port O36[0] driven by constant 0
WARNING: [Synth 8-3917] design L2BroadcastHub__GB2 has port irelTrackerList_0_io_outer_finish_valid driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Bailed out _reduceHeapAndChangeOrderBailed out _reduceHeapAndChangeOrder---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:35 . Memory (MB): peak = 2982.949 ; gain = 1495.168 ; free physical = 280 ; free virtual = 19484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MSHRFile:      | sdq_reg         | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|MetadataArray: | _T_2352_0_reg   | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MetadataArray: | _T_2352_1_reg   | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MetadataArray: | _T_2352_2_reg   | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MetadataArray: | _T_2352_3_reg   | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataArray:     | _T_744_0_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|DataArray:     | _T_811_0_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|DataArray:     | _T_878_0_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|DataArray:     | _T_945_0_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ICache:        | tag_array_1_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:        | tag_array_2_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:        | tag_array_3_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:        | tag_array_0_reg | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:        | _T_1178_reg     | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ICache:        | _T_1197_reg     | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ICache:        | _T_1216_reg     | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ICache:        | _T_1159_reg     | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                  | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|mshrs/MSHR                                   | rpq/ram_addr_reg                                                                 | Implied   | 16 x 6               |                 | 
|mshrs/MSHR                                   | rpq/ram_tag_reg                                                                  | Implied   | 16 x 7               |                 | 
|mshrs/MSHR                                   | rpq/ram_cmd_reg                                                                  | Implied   | 16 x 5               |                 | 
|mshrs/MSHR                                   | rpq/ram_typ_reg                                                                  | Implied   | 16 x 3               |                 | 
|mshrs/MSHR                                   | rpq/ram_sdq_id_reg                                                               | Implied   | 16 x 5               |                 | 
|mshrs/MSHR_1                                 | rpq/ram_addr_reg                                                                 | Implied   | 16 x 6               |                 | 
|mshrs/MSHR_1                                 | rpq/ram_tag_reg                                                                  | Implied   | 16 x 7               |                 | 
|mshrs/MSHR_1                                 | rpq/ram_cmd_reg                                                                  | Implied   | 16 x 5               |                 | 
|mshrs/MSHR_1                                 | rpq/ram_typ_reg                                                                  | Implied   | 16 x 3               |                 | 
|mshrs/MSHR_1                                 | rpq/ram_sdq_id_reg                                                               | Implied   | 16 x 5               |                 | 
|core                                         | _T_6759_reg                                                                      | Implied   | 32 x 64              |                 | 
|\icache/BTB                                  | _T_2795_reg                                                                      | Implied   | 128 x 2              | RAM128X1D x 2   | 
|iacqTrackerList_1                            | ignt_q/ram_client_xact_id_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_1                            | ignt_q/ram_addr_beat_reg                                                         | Implied   | 2 x 3                |                 | 
|iacqTrackerList_1                            | ignt_q/ram_client_id_reg                                                         | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_1                            | ignt_q/ram_is_builtin_type_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1    | 
|iacqTrackerList_1                            | ignt_q/ram_a_type_reg                                                            | Implied   | 2 x 3                |                 | 
|iacqTrackerList_0                            | ignt_q/ram_client_xact_id_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_0                            | ignt_q/ram_addr_beat_reg                                                         | Implied   | 2 x 3                |                 | 
|iacqTrackerList_0                            | ignt_q/ram_client_id_reg                                                         | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_0                            | ignt_q/ram_is_builtin_type_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1    | 
|iacqTrackerList_0                            | ignt_q/ram_a_type_reg                                                            | Implied   | 2 x 3                |                 | 
|iacqTrackerList_2                            | ignt_q/ram_client_xact_id_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_2                            | ignt_q/ram_addr_beat_reg                                                         | Implied   | 2 x 3                |                 | 
|iacqTrackerList_2                            | ignt_q/ram_client_id_reg                                                         | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_2                            | ignt_q/ram_is_builtin_type_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1    | 
|iacqTrackerList_2                            | ignt_q/ram_a_type_reg                                                            | Implied   | 2 x 3                |                 | 
|iacqTrackerList_3                            | ignt_q/ram_client_xact_id_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_3                            | ignt_q/ram_addr_beat_reg                                                         | Implied   | 2 x 3                |                 | 
|iacqTrackerList_3                            | ignt_q/ram_client_id_reg                                                         | Implied   | 2 x 2                | RAM16X1D x 2    | 
|iacqTrackerList_3                            | ignt_q/ram_is_builtin_type_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1    | 
|iacqTrackerList_3                            | ignt_q/ram_a_type_reg                                                            | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/PortedTileLinkCrossbar    | ClientUncachedTileLinkNetworkPort/finisher/FinishQueue/ram_manager_xact_id_reg   | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/PortedTileLinkCrossbar    | ClientUncachedTileLinkNetworkPort/finisher/FinishQueue/ram_manager_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1    | 
|DefaultCoreplexi_8/PortedTileLinkCrossbar    | ClientUncachedTileLinkNetworkPort_1/finisher/FinishQueue/ram_manager_xact_id_reg | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/PortedTileLinkCrossbar    | ClientUncachedTileLinkNetworkPort_1/finisher/FinishQueue/ram_manager_id_reg      | Implied   | 2 x 1                | RAM16X1D x 1    | 
|DefaultCoreplexi_8/ClientTileLinkIOUnwrapper | acqRoq/_T_40_reg                                                                 | Implied   | 8 x 1                | RAM16X1D x 1    | 
|DefaultCoreplexi_8/DebugModule               | ramMem_reg                                                                       | Implied   | 8 x 64               | RAM16X1S x 64   | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_2/ram_addr_beat_reg                                                        | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_2/ram_addr_block_reg                                                       | Implied   | 2 x 26               |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_2/ram_client_xact_id_reg                                                   | Implied   | 2 x 2                | RAM16X1D x 2    | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_2/ram_voluntary_reg                                                        | Implied   | 2 x 1                | RAM16X1D x 1    | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_2/ram_r_type_reg                                                           | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_2/ram_data_reg                                                             | Implied   | 2 x 64               |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_addr_beat_reg                                                        | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_client_xact_id_reg                                                   | Implied   | 2 x 2                | RAM16X1D x 2    | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_manager_xact_id_reg                                                  | Implied   | 2 x 3                |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_is_builtin_type_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1    | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_g_type_reg                                                           | Implied   | 2 x 4                |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_data_reg                                                             | Implied   | 2 x 64               |                 | 
|DefaultCoreplexi_8/ClientTileLinkEnqueuer_1  | Queue_3/ram_manager_id_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1    | 
|rocketchip_wrapper                           | ClientUncachedTileLinkEnqueuer_1/Queue_1/ram_addr_beat_reg                       | Implied   | 2 x 3                |                 | 
|rocketchip_wrapper                           | ClientUncachedTileLinkEnqueuer_1/Queue_1/ram_client_xact_id_reg                  | Implied   | 2 x 2                | RAM16X1D x 2    | 
|rocketchip_wrapper                           | ClientUncachedTileLinkEnqueuer_1/Queue_1/ram_manager_xact_id_reg                 | Implied   | 2 x 3                |                 | 
|rocketchip_wrapper                           | ClientUncachedTileLinkEnqueuer_1/Queue_1/ram_is_builtin_type_reg                 | Implied   | 2 x 1                | RAM16X1D x 1    | 
|rocketchip_wrapper                           | ClientUncachedTileLinkEnqueuer_1/Queue_1/ram_g_type_reg                          | Implied   | 2 x 4                |                 | 
|rocketchip_wrapper                           | ClientUncachedTileLinkEnqueuer_1/Queue_1/ram_data_reg                            | Implied   | 2 x 64               |                 | 
|peripheryBus_TLBuffer                        | Queue/ram_opcode_reg                                                             | Implied   | 2 x 3                |                 | 
|peripheryBus_TLBuffer                        | Queue/ram_size_reg                                                               | Implied   | 2 x 3                |                 | 
|peripheryBus_TLBuffer                        | Queue/ram_source_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2    | 
|peripheryBus_TLBuffer                        | Queue/ram_address_reg                                                            | Implied   | 2 x 26               |                 | 
|peripheryBus_TLBuffer                        | Queue/ram_mask_reg                                                               | Implied   | 2 x 8                |                 | 
|peripheryBus_TLBuffer                        | Queue/ram_data_reg                                                               | Implied   | 2 x 64               |                 | 
|peripheryBus_TLBuffer                        | Queue_1/ram_opcode_reg                                                           | Implied   | 2 x 3                |                 | 
|peripheryBus_TLBuffer                        | Queue_1/ram_size_reg                                                             | Implied   | 2 x 3                |                 | 
|peripheryBus_TLBuffer                        | Queue_1/ram_source_reg                                                           | Implied   | 2 x 2                | RAM16X1D x 2    | 
|peripheryBus_TLBuffer                        | Queue_1/ram_sink_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1    | 
|peripheryBus_TLBuffer                        | Queue_1/ram_data_reg                                                             | Implied   | 2 x 64               |                 | 
|NastiIOTileLinkIOConverter                   | roq/_T_238_addr_beat_reg                                                         | Implied   | 8 x 3                |                 | 
|NastiIOTileLinkIOConverter                   | roq/_T_238_subblock_reg                                                          | Implied   | 8 x 1                | RAM16X1D x 1    | 
|FPGAZynqTop__GC0                             | Queue_2/ram_data_reg                                                             | Implied   | 2 x 64               |                 | 
|FPGAZynqTop__GC0                             | Queue_2/ram_last_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1    | 
|FPGAZynqTop__GC0                             | Queue_2/ram_id_reg                                                               | Implied   | 2 x 5                |                 | 
|FPGAZynqTop__GC0                             | Queue_2/ram_strb_reg                                                             | Implied   | 2 x 8                |                 | 
|FPGAZynqTop__GC0                             | Queue_2/ram_user_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1    | 
|FPGAZynqTop__GC0                             | Queue_3/ram_data_reg                                                             | Implied   | 2 x 64               |                 | 
|FPGAZynqTop__GC0                             | Queue_3/ram_id_reg                                                               | Implied   | 2 x 5                |                 | 
|FPGAZynqTop__GC0                             | Queue_5/ram_reg                                                                  | Implied   | 2 x 32               |                 | 
|FPGAZynqTop__GC0                             | Queue_6/ram_reg                                                                  | Implied   | 2 x 32               |                 | 
|\top/slave                                   | fifo/outq/ram_reg                                                                | Implied   | 16 x 32              |                 | 
|\top/slave                                   | fifo/inq/ram_reg                                                                 | Implied   | 16 x 32              |                 | 
+---------------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DivSqrtRecF64 | A''*B''            | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | PCIN+A''*B''       | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | (PCIN>>17)+A''*B'' | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | A''*B''            | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | PCIN+A''*B''       | 21     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|DivSqrtRecF64 | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | A*B2               | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | PCIN+A*B           | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | (PCIN>>17)+A*B2    | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | A*B2               | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | PCIN+A2*B          | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | PCIN+A*B           | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | A2*B               | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | (PCIN>>17)+A2*B    | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1  | PCIN+A2*B          | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe    | A*B2               | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFN   | (PCIN>>17)+A*B     | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv        | A2*B2              | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv        | (PCIN>>17)+A2*B2   | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv        | A2*B2              | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv        | (PCIN>>17)+A2*B2   | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FPU__GB0                |           1|     13498|
|2     |FPU__GB1                |           1|      7453|
|3     |FPU__GB2                |           1|     27755|
|4     |RocketTile__GCB0        |           1|     16816|
|5     |HellaCache              |           1|     10580|
|6     |RocketTile__GCB2        |           1|     12159|
|7     |L2BroadcastHub__GB0     |           1|     13040|
|8     |L2BroadcastHub__GB1     |           1|      8669|
|9     |L2BroadcastHub__GB2     |           1|      8105|
|10    |DefaultCoreplex__GC0    |           1|      3262|
|11    |FPGAZynqTop__GC0        |           1|      8228|
|12    |ZynqAXISlave            |           1|       486|
|13    |rocketchip_wrapper__GC0 |           1|       332|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/processing_system7_0/pl_clk0' to pin 'system_i/processing_system7_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:48 . Memory (MB): peak = 3755.895 ; gain = 2268.113 ; free physical = 154 ; free virtual = 18784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:04:03 . Memory (MB): peak = 4156.910 ; gain = 2669.129 ; free physical = 694 ; free virtual = 18954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FPU__GB0                |           1|     13498|
|2     |FPU__GB1                |           1|      7421|
|3     |FPU__GB2                |           1|     27365|
|4     |RocketTile__GCB0        |           1|     16474|
|5     |HellaCache              |           1|     10324|
|6     |RocketTile__GCB2        |           1|     11805|
|7     |ZynqAXISlave            |           1|       486|
|8     |rocketchip_wrapper__GC0 |           1|       332|
|9     |rocketchip_wrapper_GT0  |           1|     40482|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs/sdq_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1178_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1197_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1216_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tiles_0i_4/top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1159_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:37 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 311 ; free virtual = 16388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |FPU__GB0               |           1|      5361|
|2     |FPU__GB2               |           1|     11171|
|3     |RocketTile__GCB0       |           1|      8304|
|4     |HellaCache             |           1|      4183|
|5     |RocketTile__GCB2       |           1|      5348|
|6     |rocketchip_wrapper_GT0 |           1|     17599|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs/sdq_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1178_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1197_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1216_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_1159_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:11 ; elapsed = 00:04:45 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 822 ; free virtual = 16904
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:12 ; elapsed = 00:04:45 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 823 ; free virtual = 16905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:20 ; elapsed = 00:04:54 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 811 ; free virtual = 16900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:21 ; elapsed = 00:04:55 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 811 ; free virtual = 16900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:22 ; elapsed = 00:04:56 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 810 ; free virtual = 16900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:22 ; elapsed = 00:04:56 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 810 ; free virtual = 16900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rocketchip_wrapper | top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/_T_3653_reg[5]   | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rocketchip_wrapper | top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[5] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |system_proc_sys_reset_0_0     |         1|
|2     |system_processing_system7_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |system_proc_sys_reset_0_0     |     1|
|2     |system_processing_system7_0_0 |     1|
|3     |BUFG                          |     1|
|4     |CARRY8                        |   494|
|5     |DSP_ALU                       |    24|
|6     |DSP_A_B_DATA                  |     9|
|7     |DSP_A_B_DATA_1                |     6|
|8     |DSP_A_B_DATA_2                |     1|
|9     |DSP_A_B_DATA_4                |     8|
|10    |DSP_C_DATA                    |    24|
|11    |DSP_MULTIPLIER                |    24|
|12    |DSP_M_DATA                    |    24|
|13    |DSP_OUTPUT                    |    24|
|14    |DSP_PREADD                    |    24|
|15    |DSP_PREADD_DATA               |    24|
|16    |LUT1                          |   798|
|17    |LUT2                          |  1988|
|18    |LUT3                          |  2972|
|19    |LUT4                          |  3916|
|20    |LUT5                          |  9241|
|21    |LUT6                          | 18669|
|22    |MMCME2_BASE                   |     1|
|23    |MUXF7                         |  1713|
|24    |MUXF8                         |    57|
|25    |RAM128X1D                     |     2|
|26    |RAM16X1D                      |    36|
|27    |RAM16X1S                      |    64|
|28    |RAM32M16                      |    93|
|29    |RAMB18E2                      |     8|
|30    |RAMB36E2                      |     5|
|31    |RAMB36E2_1                    |     4|
|32    |SRL16E                        |     2|
|33    |XORCY                         |     1|
|34    |FDRE                          | 15077|
|35    |FDSE                          |   193|
|36    |IBUFDS                        |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-----------------------------------------------------------------------------------+------+
|      |Instance                                      |Module                                                                             |Cells |
+------+----------------------------------------------+-----------------------------------------------------------------------------------+------+
|1     |top                                           |                                                                                   | 55857|
|2     |  system_i                                    |system                                                                             |   329|
|3     |    axi_interconnect_0                        |system_axi_interconnect_0_0                                                        |     0|
|4     |    axi_interconnect_1                        |system_axi_interconnect_1_0                                                        |     0|
|5     |  top                                         |Top                                                                                | 55338|
|6     |    FPGAZynqTop                               |FPGAZynqTop                                                                        | 55060|
|7     |      DefaultCoreplex                         |DefaultCoreplex                                                                    | 51940|
|8     |        ClientTileLinkEnqueuer_1              |ClientTileLinkEnqueuer_1                                                           |   496|
|9     |          Queue                               |Queue_11_17                                                                        |   110|
|10    |          Queue_1                             |Queue_12                                                                           |    29|
|11    |          Queue_2                             |Queue_13                                                                           |   320|
|12    |          Queue_3                             |Queue_14                                                                           |    37|
|13    |        ClientTileLinkIOUnwrapper             |ClientTileLinkIOUnwrapper                                                          |    48|
|14    |          acqArb                              |LockingRRArbiter_9                                                                 |    11|
|15    |          acqRoq                              |ReorderQueue                                                                       |    32|
|16    |          relRoq                              |ReorderQueue_16                                                                    |     5|
|17    |        ClientUncachedTileLinkEnqueuer        |ClientUncachedTileLinkEnqueuer                                                     |   293|
|18    |          Queue                               |Queue_8_15                                                                         |   218|
|19    |          Queue_1                             |Queue_9                                                                            |    75|
|20    |        ClientUncachedTileLinkEnqueuer_1      |ClientUncachedTileLinkEnqueuer_1                                                   |    43|
|21    |          Queue                               |Queue_11                                                                           |    28|
|22    |          Queue_1                             |Queue_16                                                                           |    15|
|23    |        DebugModule                           |DebugModule                                                                        |   354|
|24    |        L2BroadcastHub                        |L2BroadcastHub                                                                     | 10118|
|25    |          LockingRRArbiter                    |LockingRRArbiter_7                                                                 |    70|
|26    |          LockingRRArbiter_1                  |LockingRRArbiter_8                                                                 |   191|
|27    |          iacqTrackerList_0                   |BufferedBroadcastAcquireTracker                                                    |  2134|
|28    |            ignt_q                            |Queue_4_14                                                                         |   600|
|29    |          iacqTrackerList_1                   |BufferedBroadcastAcquireTracker_1                                                  |  2084|
|30    |            ignt_q                            |Queue_4_13                                                                         |   555|
|31    |          iacqTrackerList_2                   |BufferedBroadcastAcquireTracker_2                                                  |  2090|
|32    |            ignt_q                            |Queue_4_12                                                                         |   555|
|33    |          iacqTrackerList_3                   |BufferedBroadcastAcquireTracker_3                                                  |  2155|
|34    |            ignt_q                            |Queue_4                                                                            |   516|
|35    |          irelTrackerList_0                   |BufferedBroadcastVoluntaryReleaseTracker                                           |   805|
|36    |          outer_arb                           |ClientTileLinkIOArbiter                                                            |   557|
|37    |            LockingRRArbiter                  |LockingRRArbiter_5                                                                 |   296|
|38    |            LockingRRArbiter_1                |LockingRRArbiter_6                                                                 |   261|
|39    |        MMIOTileLinkManager                   |MMIOTileLinkManager                                                                |    46|
|40    |        PLIC                                  |PLIC                                                                               |    11|
|41    |          acq                                 |Queue_8                                                                            |    11|
|42    |        PortedTileLinkCrossbar                |PortedTileLinkCrossbar                                                             |  2865|
|43    |          ClientUncachedTileLinkNetworkPort   |ClientUncachedTileLinkNetworkPort                                                  |    18|
|44    |            finisher                          |FinishUnit                                                                         |    18|
|45    |              FinishQueue                     |FinishQueue_3_11                                                                   |    12|
|46    |          ClientUncachedTileLinkNetworkPort_1 |ClientUncachedTileLinkNetworkPort_1                                                |    20|
|47    |            finisher                          |FinishUnit_1                                                                       |    20|
|48    |              FinishQueue                     |FinishQueue_3                                                                      |    14|
|49    |          ackNet                              |BasicBus_4                                                                         |    19|
|50    |            arb                               |LockingRRArbiter_4                                                                 |    19|
|51    |          acqNet                              |BasicBus                                                                           |  2745|
|52    |            arb                               |LockingRRArbiter                                                                   |  2745|
|53    |          gntNet                              |BasicBus_3                                                                         |    48|
|54    |            arb                               |LockingRRArbiter_3                                                                 |    48|
|55    |          relNet                              |BasicBus_1                                                                         |    15|
|56    |            arb                               |LockingRRArbiter_1                                                                 |    15|
|57    |        TileLinkRecursiveInterconnect         |TileLinkRecursiveInterconnect                                                      |    79|
|58    |          TileLinkRecursiveInterconnect       |TileLinkRecursiveInterconnect_1                                                    |    14|
|59    |            xbar                              |ClientUncachedTileLinkIOCrossbar_1                                                 |    14|
|60    |              ClientUncachedTileLinkIORouter  |ClientUncachedTileLinkIORouter_1                                                   |    14|
|61    |                gnt_arb                       |LockingRRArbiter_10_10                                                             |    14|
|62    |          xbar                                |ClientUncachedTileLinkIOCrossbar                                                   |    65|
|63    |            ClientUncachedTileLinkIORouter    |ClientUncachedTileLinkIORouter                                                     |    65|
|64    |              gnt_arb                         |LockingRRArbiter_10                                                                |    65|
|65    |        tiles_0                               |RocketTile                                                                         | 37561|
|66    |          HellaCache                          |HellaCache                                                                         |  4105|
|67    |            data                              |DataArray                                                                          |   726|
|68    |            dtlb                              |TLB_6                                                                              |   784|
|69    |            meta                              |MetadataArray                                                                      |    52|
|70    |            mshrs                             |MSHRFile                                                                           |  1154|
|71    |              IOMSHR                          |IOMSHR                                                                             |   479|
|72    |                fq                            |FinishQueue_9                                                                      |    10|
|73    |              MSHR                            |MSHR                                                                               |   386|
|74    |                fq                            |FinishQueue_7                                                                      |    16|
|75    |                rpq                           |Queue_2_8                                                                          |   139|
|76    |              MSHR_1                          |MSHR_1                                                                             |   260|
|77    |                fq                            |FinishQueue                                                                        |    17|
|78    |                rpq                           |Queue_2                                                                            |    78|
|79    |            prober                            |ProbeUnit                                                                          |    97|
|80    |            releaseArb                        |LockingArbiter_1                                                                   |    10|
|81    |            wb                                |WritebackUnit                                                                      |   138|
|82    |          PTW                                 |PTW                                                                                |   870|
|83    |            arb                               |RRArbiter                                                                          |     4|
|84    |          core                                |Rocket                                                                             |  6848|
|85    |            csr                               |CSRFile                                                                            |  2434|
|86    |            div                               |MulDiv                                                                             |  2131|
|87    |              _T_159                          |_T_159_funnel                                                                      |     8|
|88    |              _T_159__0                       |_T_159_funnel__1                                                                   |     8|
|89    |              _T_159__1                       |_T_159_funnel__2                                                                   |     8|
|90    |              _T_159__2                       |_T_159_funnel__3                                                                   |     8|
|91    |            ibuf                              |IBuf                                                                               |   299|
|92    |          dcArb                               |HellaCacheArbiter                                                                  |     2|
|93    |          fpuOpt                              |FPU                                                                                | 19835|
|94    |            DivSqrtRecF64                     |DivSqrtRecF64                                                                      |  2460|
|95    |              ds                              |DivSqrtRecF64_mulAddZ31                                                            |  1921|
|96    |              mul                             |Mul54                                                                              |   539|
|97    |                _T_23                         |\mul/_T_23_funnel                                                                  |     8|
|98    |                _T_23__0                      |\mul/_T_23_funnel__1                                                               |     8|
|99    |                _T_23__1                      |\mul/_T_23_funnel__2                                                               |     8|
|100   |                _T_23__2                      |\mul/_T_23_funnel__3                                                               |     8|
|101   |                _T_23__3                      |\mul/_T_23_funnel__4                                                               |     8|
|102   |                _T_23__4                      |\mul/_T_23_funnel__5                                                               |     8|
|103   |                _T_23__5                      |\mul/_T_23_funnel__6                                                               |     8|
|104   |                _T_23__6                      |\mul/_T_23_funnel__7                                                               |     8|
|105   |                _T_23__7                      |\mul/_T_23_funnel__8                                                               |     8|
|106   |            FPUFMAPipe                        |FPUFMAPipe_1                                                                       |  7015|
|107   |              fma                             |MulAddRecFN_1                                                                      |  4041|
|108   |                _T_16                         |\fma/_T_16_funnel                                                                  |     8|
|109   |                _T_16__0                      |\top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_funnel__1  |     8|
|110   |                _T_16__1                      |\fma/_T_16_funnel__1                                                               |     8|
|111   |                _T_16__2                      |\fma/_T_16_funnel__2                                                               |     8|
|112   |                _T_16__3                      |\top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__7_funnel__3  |     8|
|113   |                _T_16__4                      |\top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_funnel     |     8|
|114   |                _T_16__5                      |\top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__7_funnel__2  |     8|
|115   |                _T_16__6                      |\top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__7_funnel__1  |     8|
|116   |                _T_16__7                      |\top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__7_funnel     |     8|
|117   |                mulAddRecFN_postMul           |MulAddRecFN_postMul_1                                                              |   200|
|118   |                mulAddRecFN_preMul            |MulAddRecFN_preMul_1                                                               |  2576|
|119   |            RecFNToRecFN                      |RecFNToRecFN                                                                       |   298|
|120   |              RoundRawFNToRecFN               |RoundRawFNToRecFN_5                                                                |   298|
|121   |            fp_decoder                        |FPUDecoder                                                                         |    16|
|122   |            fpiu                              |FPToInt                                                                            |  2209|
|123   |              dcmp                            |CompareRecFN                                                                       |    67|
|124   |            fpmu                              |FPToFP                                                                             |   525|
|125   |              RecFNToRecFN                    |RecFNToRecFN_4                                                                     |     3|
|126   |                RoundRawFNToRecFN             |RoundRawFNToRecFN                                                                  |     3|
|127   |            ifpu                              |IntToFP                                                                            |  1557|
|128   |              INToRecFN_1                     |INToRecFN_1                                                                        |     1|
|129   |            sfma                              |FPUFMAPipe                                                                         |  1650|
|130   |              fma                             |MulAddRecFN                                                                        |   967|
|131   |                _T_16                         |\fma/_T_16_funnel__3                                                               |     8|
|132   |                _T_16__0                      |\fma/_T_16__0_funnel__2                                                            |     8|
|133   |                mulAddRecFN_postMul           |MulAddRecFN_postMul                                                                |   207|
|134   |                mulAddRecFN_preMul            |MulAddRecFN_preMul                                                                 |   739|
|135   |          icache                              |Frontend                                                                           |  5901|
|136   |            BTB                               |BTB                                                                                |  3390|
|137   |            icache                            |ICache                                                                             |  1685|
|138   |            tlb                               |TLB                                                                                |   691|
|139   |      NastiIOTileLinkIOConverter              |NastiIOTileLinkIOConverter                                                         |   112|
|140   |        gnt_arb                               |LockingArbiter_2                                                                   |    34|
|141   |        roq                                   |ReorderQueue_2                                                                     |    57|
|142   |      Queue                                   |Queue_17                                                                           |    36|
|143   |      Queue_1                                 |Queue_17_1                                                                         |    35|
|144   |      Queue_2                                 |Queue_19                                                                           |    16|
|145   |      Queue_3                                 |Queue_20                                                                           |    21|
|146   |      Queue_4                                 |Queue_21                                                                           |     6|
|147   |      Queue_5                                 |Queue_22                                                                           |    13|
|148   |      Queue_6                                 |Queue_22_2                                                                         |    43|
|149   |      adapter                                 |SerialAdapter                                                                      |   860|
|150   |      bootrom                                 |TLROM_bootrom                                                                      |   150|
|151   |      bootrom_TLFragmenter                    |TLFragmenter_bootrom                                                               |    95|
|152   |        repeater                              |Repeater_1                                                                         |    82|
|153   |      clint                                   |CoreplexLocalInterrupter_clint                                                     |   334|
|154   |      clint_TLFragmenter                      |TLFragmenter_clint                                                                 |    60|
|155   |        repeater                              |Repeater_3                                                                         |    50|
|156   |      clint_TLWidthWidget                     |TLWidthWidget_clint                                                                |   226|
|157   |        Repeater                              |Repeater_2                                                                         |   187|
|158   |      peripheryBus                            |TLXbar_peripheryBus                                                                |    28|
|159   |      peripheryBus_TLAtomicAutomata           |TLAtomicAutomata_peripheryBus                                                      |   600|
|160   |      peripheryBus_TLBuffer                   |TLBuffer_peripheryBus                                                              |    79|
|161   |        Queue                                 |Queue                                                                              |    29|
|162   |        Queue_1                               |Queue_1                                                                            |    50|
|163   |      peripheryBus_TLHintHandler              |TLHintHandler_peripheryBus                                                         |    17|
|164   |      peripheryBus_TLWidthWidget              |TLWidthWidget_peripheryBus                                                         |   356|
|165   |        Repeater                              |Repeater                                                                           |   321|
|166   |    slave                                     |ZynqAXISlave                                                                       |   278|
|167   |      fifo                                    |NastiFIFO                                                                          |   165|
|168   |        inq                                   |Queue_26                                                                           |    40|
|169   |        outq                                  |Queue_26_0                                                                         |    67|
|170   |      resetter                                |ResetController                                                                    |    86|
|171   |      xbar                                    |NastiCrossbar                                                                      |    27|
|172   |        NastiRouter                           |NastiRouter                                                                        |    27|
|173   |          b_arb                               |RRArbiter_1                                                                        |     2|
|174   |          r_arb                               |HellaPeekingArbiter                                                                |    23|
+------+----------------------------------------------+-----------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:22 ; elapsed = 00:04:56 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 810 ; free virtual = 16900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1302 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:09 ; elapsed = 00:04:57 . Memory (MB): peak = 4168.836 ; gain = 1898.125 ; free physical = 7482 ; free virtual = 23698
Synthesis Optimization Complete : Time (s): cpu = 00:04:23 ; elapsed = 00:05:09 . Memory (MB): peak = 4168.836 ; gain = 2681.055 ; free physical = 7484 ; free virtual = 23698
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance MMCME2_BASE_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 223 instances were transformed.
  (CARRY4) => CARRY8: 1 instances
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 24 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCME2_BASE => MMCME4_ADV: 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 36 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 93 instances

834 Infos, 684 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:34 ; elapsed = 00:05:25 . Memory (MB): peak = 4180.922 ; gain = 2751.613 ; free physical = 7470 ; free virtual = 23725
INFO: [Common 17-1381] The checkpoint '/home/lituo/workspace/riscv/riscv-zcu102/fpga-zynq/zcu102/zcu102_rocketchip_ZynqConfig/zcu102_rocketchip_ZynqConfig.runs/synth_1/rocketchip_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4204.934 ; gain = 24.012 ; free physical = 7459 ; free virtual = 23725
report_utilization: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:03 . Memory (MB): peak = 4204.934 ; gain = 0.000 ; free physical = 7441 ; free virtual = 23723
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 14:57:08 2018...
