5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (display1.vcd) 2 -o (display1.cdd) 2 -v (display1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 display1.v 8 28 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 display1.v 12 17 1 
2 2 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 3 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 4 14 14 14 10001 0 1 1410 0 0 1 1 a
2 5 14 14 14 10008 1 37 16 3 4
2 6 15 15 15 20002 1 0 1008 0 0 32 48 5 0
2 7 15 15 15 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 16 16 16 50008 1 0 21008 0 0 1 16 1 0
2 9 16 16 16 10001 0 1 1410 0 0 1 1 a
2 10 16 16 16 10008 1 37 1a 8 9
4 2 11 5 5 2
4 5 0 7 7 2
4 7 0 10 0 2
4 10 0 0 0 2
3 1 main.u$1 "main.u$1" 0 display1.v 19 26 1 
