// Seed: 682573342
module module_0 #(
    parameter id_86 = 32'd28
) (
    input  tri0 id_0,
    output wand id_1,
    output wire id_2
);
  assign id_1 = -1;
  parameter id_4 = 1;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_70,
      id_71,
      id_72,
      id_73,
      id_74,
      id_75,
      id_76,
      id_77,
      id_78,
      id_79,
      id_80,
      id_81,
      id_82,
      id_83,
      id_84,
      id_85,
      _id_86,
      id_87,
      id_88,
      id_89;
  wire id_90;
  wire id_91;
  assign id_53[id_86==1] = -1'b0;
  assign id_41 = id_53;
endmodule
module module_1 #(
    parameter id_9 = 32'd62
) (
    inout wire id_0,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 _id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input tri id_18,
    input tri0 id_19,
    output supply0 id_20,
    input wand id_21,
    input uwire id_22,
    input tri1 id_23
);
  wire [-1 'b0 ==  -1 : id_9] id_25 = id_9;
  logic id_26 = -1;
  wire id_27 = id_4;
  parameter id_28 = 1'h0;
  wire id_29 = id_27;
  assign id_16 = -1'b0;
  module_0 modCall_1 (
      id_7,
      id_20,
      id_16
  );
endmodule
