

================================================================
== Vitis HLS Report for 'torgb_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jul 23 18:36:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.239 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1361|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     849|    262|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|    2479|    736|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3328|   2449|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_17s_32_2_1_U4   |mul_32s_17s_32_2_1   |        0|   2|  165|  50|    0|
    |mul_32s_17s_32_2_1_U5   |mul_32s_17s_32_2_1   |        0|   2|  165|  50|    0|
    |mul_32s_34ns_65_2_1_U1  |mul_32s_34ns_65_2_1  |        0|   4|  173|  54|    0|
    |mul_32s_34ns_65_2_1_U2  |mul_32s_34ns_65_2_1  |        0|   4|  173|  54|    0|
    |mul_32s_34ns_65_2_1_U3  |mul_32s_34ns_65_2_1  |        0|   4|  173|  54|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|  16|  849| 262|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_374_p2                      |         +|   0|  0|  38|          31|           1|
    |add_ln36_1_fu_490_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_2_fu_577_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_3_fu_587_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_4_fu_598_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_5_fu_608_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_fu_639_p2                      |         +|   0|  0|  32|          32|          32|
    |add_ln37_1_fu_681_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln37_fu_677_p2                      |         +|   0|  0|  32|          32|          32|
    |add_ln38_1_fu_555_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln38_2_fu_619_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln38_3_fu_657_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln38_fu_698_p2                      |         +|   0|  0|  32|          32|          32|
    |sub_ln36_1_fu_764_p2                    |         -|   0|  0|  23|           1|          16|
    |sub_ln36_2_fu_479_p2                    |         -|   0|  0|  39|          32|          32|
    |sub_ln36_3_fu_501_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_4_fu_517_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_5_fu_528_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_6_fu_635_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_fu_729_p2                      |         -|   0|  0|  72|           1|          65|
    |sub_ln37_1_fu_835_p2                    |         -|   0|  0|  23|           1|          16|
    |sub_ln37_fu_800_p2                      |         -|   0|  0|  72|           1|          65|
    |sub_ln38_1_fu_886_p2                    |         -|   0|  0|  23|           1|          16|
    |sub_ln38_2_fu_544_p2                    |         -|   0|  0|  39|          32|          32|
    |sub_ln38_3_fu_566_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_4_fu_629_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_5_fu_667_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_6_fu_694_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_fu_851_p2                      |         -|   0|  0|  72|           1|          65|
    |icmp_ln24_fu_368_p2                     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln40_1_fu_928_p2                   |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln40_fu_902_p2                     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln41_1_fu_972_p2                   |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln41_fu_946_p2                     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln42_1_fu_1017_p2                  |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln42_fu_991_p2                     |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001_grp1          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1   |        or|   0|  0|   2|           1|           1|
    |b_1_fu_1023_p3                          |    select|   0|  0|   8|           1|           2|
    |b_fu_892_p3                             |    select|   0|  0|  16|           1|          16|
    |g_1_fu_978_p3                           |    select|   0|  0|   8|           1|           2|
    |g_fu_841_p3                             |    select|   0|  0|  16|           1|          16|
    |p_a_1_fu_907_p3                         |    select|   0|  0|  15|           1|          15|
    |p_a_3_fu_951_p3                         |    select|   0|  0|  15|           1|          15|
    |p_a_5_fu_996_p3                         |    select|   0|  0|  15|           1|          15|
    |r_1_fu_934_p3                           |    select|   0|  0|   8|           1|           2|
    |r_fu_770_p3                             |    select|   0|  0|  16|           1|          16|
    |select_ln36_fu_753_p3                   |    select|   0|  0|  15|           1|          15|
    |select_ln37_fu_824_p3                   |    select|   0|  0|  15|           1|          15|
    |select_ln38_fu_875_p3                   |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|1361|         858|        1135|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |ch_b_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_g_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_r_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_u_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_v_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_y_TDATA_blk_n         |   9|          2|    1|          2|
    |i_fu_192                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln36_3_reg_1187                |  32|   0|   32|          0|
    |add_ln36_3_reg_1187_pp0_iter4_reg  |  32|   0|   32|          0|
    |add_ln36_5_reg_1194                |  32|   0|   32|          0|
    |add_ln36_reg_1204                  |  32|   0|   32|          0|
    |add_ln37_1_reg_1235                |  32|   0|   32|          0|
    |add_ln38_reg_1246                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |b_reg_1320                         |  16|   0|   16|          0|
    |g_reg_1310                         |  16|   0|   16|          0|
    |i_fu_192                           |  31|   0|   31|          0|
    |mul_ln36_reg_1257                  |  65|   0|   65|          0|
    |mul_ln37_1_reg_1220                |  32|   0|   32|          0|
    |mul_ln37_2_reg_1288                |  65|   0|   65|          0|
    |mul_ln37_reg_1215                  |  32|   0|   32|          0|
    |mul_ln38_reg_1299                  |  65|   0|   65|          0|
    |p_u_data_1_reg_1087                |  32|   0|   32|          0|
    |p_u_dest_reg_1126                  |   6|   0|    6|          0|
    |p_u_id_reg_1121                    |   5|   0|    5|          0|
    |p_u_keep_reg_1101                  |   4|   0|    4|          0|
    |p_u_last_reg_1116                  |   1|   0|    1|          0|
    |p_u_strb_reg_1106                  |   4|   0|    4|          0|
    |p_u_user_reg_1111                  |   2|   0|    2|          0|
    |p_v_data_1_reg_1131                |  32|   0|   32|          0|
    |p_v_dest_reg_1167                  |   6|   0|    6|          0|
    |p_v_id_reg_1162                    |   5|   0|    5|          0|
    |p_v_keep_reg_1142                  |   4|   0|    4|          0|
    |p_v_last_reg_1157                  |   1|   0|    1|          0|
    |p_v_strb_reg_1147                  |   4|   0|    4|          0|
    |p_v_user_reg_1152                  |   2|   0|    2|          0|
    |p_y_data_1_reg_1047                |  32|   0|   32|          0|
    |p_y_data_1_reg_1047_pp0_iter2_reg  |  32|   0|   32|          0|
    |p_y_dest_reg_1082                  |   6|   0|    6|          0|
    |p_y_id_reg_1077                    |   5|   0|    5|          0|
    |p_y_keep_reg_1057                  |   4|   0|    4|          0|
    |p_y_last_reg_1072                  |   1|   0|    1|          0|
    |p_y_strb_reg_1062                  |   4|   0|    4|          0|
    |p_y_user_reg_1067                  |   2|   0|    2|          0|
    |r_1_reg_1330                       |   8|   0|    8|          0|
    |r_reg_1278                         |  16|   0|   16|          0|
    |sub_ln36_3_reg_1172                |  32|   0|   32|          0|
    |sub_ln36_5_reg_1177                |  32|   0|   32|          0|
    |sub_ln38_3_reg_1182                |  32|   0|   32|          0|
    |sub_ln38_4_reg_1199                |  32|   0|   32|          0|
    |sub_ln38_5_reg_1225                |  32|   0|   32|          0|
    |tmp_1_cast1_reg_1263               |  16|   0|   16|          0|
    |tmp_1_reg_1240                     |   1|   0|    1|          0|
    |tmp_2_reg_1251                     |   1|   0|    1|          0|
    |tmp_3_cast2_reg_1294               |  16|   0|   16|          0|
    |tmp_5_cast3_reg_1305               |  16|   0|   16|          0|
    |tmp_reg_1209                       |   1|   0|    1|          0|
    |trunc_ln26_1_reg_1315              |  15|   0|   15|          0|
    |trunc_ln26_2_reg_1325              |  15|   0|   15|          0|
    |trunc_ln26_reg_1283                |  15|   0|   15|          0|
    |p_u_data_1_reg_1087                |  64|  32|   32|          0|
    |p_u_dest_reg_1126                  |  64|  32|    6|          0|
    |p_u_id_reg_1121                    |  64|  32|    5|          0|
    |p_u_keep_reg_1101                  |  64|  32|    4|          0|
    |p_u_last_reg_1116                  |  64|  32|    1|          0|
    |p_u_strb_reg_1106                  |  64|  32|    4|          0|
    |p_u_user_reg_1111                  |  64|  32|    2|          0|
    |p_v_data_1_reg_1131                |  64|  32|   32|          0|
    |p_v_dest_reg_1167                  |  64|  32|    6|          0|
    |p_v_id_reg_1162                    |  64|  32|    5|          0|
    |p_v_keep_reg_1142                  |  64|  32|    4|          0|
    |p_v_last_reg_1157                  |  64|  32|    1|          0|
    |p_v_strb_reg_1147                  |  64|  32|    4|          0|
    |p_v_user_reg_1152                  |  64|  32|    2|          0|
    |p_y_dest_reg_1082                  |  64|  32|    6|          0|
    |p_y_id_reg_1077                    |  64|  32|    5|          0|
    |p_y_keep_reg_1057                  |  64|  32|    4|          0|
    |p_y_last_reg_1072                  |  64|  32|    1|          0|
    |p_y_strb_reg_1062                  |  64|  32|    4|          0|
    |p_y_user_reg_1067                  |  64|  32|    2|          0|
    |tmp_1_reg_1240                     |  64|  32|    1|          0|
    |tmp_2_reg_1251                     |  64|  32|    1|          0|
    |tmp_reg_1209                       |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2479| 736| 1140|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ch_y_TVALID  |   in|    1|        axis|                   ch_y_V_data_V|       pointer|
|ch_y_TDATA   |   in|   32|        axis|                   ch_y_V_data_V|       pointer|
|ch_u_TVALID  |   in|    1|        axis|                   ch_u_V_data_V|       pointer|
|ch_u_TDATA   |   in|   32|        axis|                   ch_u_V_data_V|       pointer|
|ch_v_TVALID  |   in|    1|        axis|                   ch_v_V_data_V|       pointer|
|ch_v_TDATA   |   in|   32|        axis|                   ch_v_V_data_V|       pointer|
|ch_r_TREADY  |   in|    1|        axis|                   ch_r_V_data_V|       pointer|
|ch_r_TDATA   |  out|   32|        axis|                   ch_r_V_data_V|       pointer|
|ch_g_TREADY  |   in|    1|        axis|                   ch_g_V_data_V|       pointer|
|ch_g_TDATA   |  out|   32|        axis|                   ch_g_V_data_V|       pointer|
|ch_b_TREADY  |   in|    1|        axis|                   ch_b_V_data_V|       pointer|
|ch_b_TDATA   |  out|   32|        axis|                   ch_b_V_data_V|       pointer|
|total        |   in|   32|     ap_none|                           total|        scalar|
|ch_y_TREADY  |  out|    1|        axis|                   ch_y_V_dest_V|       pointer|
|ch_y_TDEST   |   in|    6|        axis|                   ch_y_V_dest_V|       pointer|
|ch_y_TKEEP   |   in|    4|        axis|                   ch_y_V_keep_V|       pointer|
|ch_y_TSTRB   |   in|    4|        axis|                   ch_y_V_strb_V|       pointer|
|ch_y_TUSER   |   in|    2|        axis|                   ch_y_V_user_V|       pointer|
|ch_y_TLAST   |   in|    1|        axis|                   ch_y_V_last_V|       pointer|
|ch_y_TID     |   in|    5|        axis|                     ch_y_V_id_V|       pointer|
|ch_u_TREADY  |  out|    1|        axis|                   ch_u_V_dest_V|       pointer|
|ch_u_TDEST   |   in|    6|        axis|                   ch_u_V_dest_V|       pointer|
|ch_u_TKEEP   |   in|    4|        axis|                   ch_u_V_keep_V|       pointer|
|ch_u_TSTRB   |   in|    4|        axis|                   ch_u_V_strb_V|       pointer|
|ch_u_TUSER   |   in|    2|        axis|                   ch_u_V_user_V|       pointer|
|ch_u_TLAST   |   in|    1|        axis|                   ch_u_V_last_V|       pointer|
|ch_u_TID     |   in|    5|        axis|                     ch_u_V_id_V|       pointer|
|ch_v_TREADY  |  out|    1|        axis|                   ch_v_V_dest_V|       pointer|
|ch_v_TDEST   |   in|    6|        axis|                   ch_v_V_dest_V|       pointer|
|ch_v_TKEEP   |   in|    4|        axis|                   ch_v_V_keep_V|       pointer|
|ch_v_TSTRB   |   in|    4|        axis|                   ch_v_V_strb_V|       pointer|
|ch_v_TUSER   |   in|    2|        axis|                   ch_v_V_user_V|       pointer|
|ch_v_TLAST   |   in|    1|        axis|                   ch_v_V_last_V|       pointer|
|ch_v_TID     |   in|    5|        axis|                     ch_v_V_id_V|       pointer|
|ch_r_TVALID  |  out|    1|        axis|                   ch_r_V_dest_V|       pointer|
|ch_r_TDEST   |  out|    6|        axis|                   ch_r_V_dest_V|       pointer|
|ch_r_TKEEP   |  out|    4|        axis|                   ch_r_V_keep_V|       pointer|
|ch_r_TSTRB   |  out|    4|        axis|                   ch_r_V_strb_V|       pointer|
|ch_r_TUSER   |  out|    2|        axis|                   ch_r_V_user_V|       pointer|
|ch_r_TLAST   |  out|    1|        axis|                   ch_r_V_last_V|       pointer|
|ch_r_TID     |  out|    5|        axis|                     ch_r_V_id_V|       pointer|
|ch_g_TVALID  |  out|    1|        axis|                   ch_g_V_dest_V|       pointer|
|ch_g_TDEST   |  out|    6|        axis|                   ch_g_V_dest_V|       pointer|
|ch_g_TKEEP   |  out|    4|        axis|                   ch_g_V_keep_V|       pointer|
|ch_g_TSTRB   |  out|    4|        axis|                   ch_g_V_strb_V|       pointer|
|ch_g_TUSER   |  out|    2|        axis|                   ch_g_V_user_V|       pointer|
|ch_g_TLAST   |  out|    1|        axis|                   ch_g_V_last_V|       pointer|
|ch_g_TID     |  out|    5|        axis|                     ch_g_V_id_V|       pointer|
|ch_b_TVALID  |  out|    1|        axis|                   ch_b_V_dest_V|       pointer|
|ch_b_TDEST   |  out|    6|        axis|                   ch_b_V_dest_V|       pointer|
|ch_b_TKEEP   |  out|    4|        axis|                   ch_b_V_keep_V|       pointer|
|ch_b_TSTRB   |  out|    4|        axis|                   ch_b_V_strb_V|       pointer|
|ch_b_TUSER   |  out|    2|        axis|                   ch_b_V_user_V|       pointer|
|ch_b_TLAST   |  out|    1|        axis|                   ch_b_V_last_V|       pointer|
|ch_b_TID     |  out|    5|        axis|                     ch_b_V_id_V|       pointer|
+-------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, void @empty_12"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, void @empty_13"   --->   Operation 15 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, void @empty_14"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, void @empty_15"   --->   Operation 17 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, void @empty_7"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, void @empty_9"   --->   Operation 19 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_b_V_dest_V, i5 %ch_b_V_id_V, i1 %ch_b_V_last_V, i2 %ch_b_V_user_V, i4 %ch_b_V_strb_V, i4 %ch_b_V_keep_V, i32 %ch_b_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_g_V_dest_V, i5 %ch_g_V_id_V, i1 %ch_g_V_last_V, i2 %ch_g_V_user_V, i4 %ch_g_V_strb_V, i4 %ch_g_V_keep_V, i32 %ch_g_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_r_V_dest_V, i5 %ch_r_V_id_V, i1 %ch_r_V_last_V, i2 %ch_r_V_user_V, i4 %ch_r_V_strb_V, i4 %ch_r_V_keep_V, i32 %ch_r_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_v_V_dest_V, i5 %ch_v_V_id_V, i1 %ch_v_V_last_V, i2 %ch_v_V_user_V, i4 %ch_v_V_strb_V, i4 %ch_v_V_keep_V, i32 %ch_v_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_u_V_dest_V, i5 %ch_u_V_id_V, i1 %ch_u_V_last_V, i2 %ch_u_V_user_V, i4 %ch_u_V_strb_V, i4 %ch_u_V_keep_V, i32 %ch_u_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_y_V_dest_V, i5 %ch_y_V_id_V, i1 %ch_y_V_last_V, i2 %ch_y_V_user_V, i4 %ch_y_V_strb_V, i4 %ch_y_V_keep_V, i32 %ch_y_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%total_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total"   --->   Operation 26 'read' 'total_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 29 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 30 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln24 = icmp_slt  i32 %i_cast, i32 %total_read" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.end.loopexit.exitStub, void %for.body.split" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 32 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.52ns)   --->   "%add_ln24 = add i31 %i_load, i31 1" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 33 'add' 'add_ln24' <Predicate = (icmp_ln24)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln24 = store i31 %add_ln24, i31 %i" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 34 'store' 'store_ln24' <Predicate = (icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 35 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 35 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_y_data_1 = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 36 'extractvalue' 'p_y_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_y_keep = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 37 'extractvalue' 'p_y_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_y_strb = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 38 'extractvalue' 'p_y_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_y_user = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 39 'extractvalue' 'p_y_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_y_last = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 40 'extractvalue' 'p_y_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_y_id = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 41 'extractvalue' 'p_y_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_y_dest = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 42 'extractvalue' 'p_y_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.51ns)   --->   "%empty_22 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 43 'read' 'empty_22' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_u_data_1 = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 44 'extractvalue' 'p_u_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_u_keep = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 45 'extractvalue' 'p_u_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_u_strb = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 46 'extractvalue' 'p_u_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_u_user = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 47 'extractvalue' 'p_u_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_u_last = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 48 'extractvalue' 'p_u_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_u_id = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 49 'extractvalue' 'p_u_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_u_dest = extractvalue i54 %empty_22" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 50 'extractvalue' 'p_u_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.51ns)   --->   "%empty_23 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 51 'read' 'empty_23' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_v_data_1 = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 52 'extractvalue' 'p_v_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_v_keep = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 53 'extractvalue' 'p_v_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_v_strb = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 54 'extractvalue' 'p_v_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_v_user = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 55 'extractvalue' 'p_v_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_v_last = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 56 'extractvalue' 'p_v_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_v_id = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 57 'extractvalue' 'p_v_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_v_dest = extractvalue i54 %empty_23" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 58 'extractvalue' 'p_v_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_2)   --->   "%shl_ln36 = shl i32 %p_y_data_1, i32 17" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 59 'shl' 'shl_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_2)   --->   "%shl_ln36_1 = shl i32 %p_y_data_1, i32 15" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 60 'shl' 'shl_ln36_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln36_2 = sub i32 %shl_ln36, i32 %shl_ln36_1" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 61 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln36_2 = shl i32 %p_y_data_1, i32 11" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 62 'shl' 'shl_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i32 %sub_ln36_2, i32 %shl_ln36_2" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 63 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln36_3 = shl i32 %p_y_data_1, i32 9" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 64 'shl' 'shl_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln36_3 = sub i32 %add_ln36_1, i32 %shl_ln36_3" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 65 'sub' 'sub_ln36_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln36_6 = shl i32 %p_v_data_1, i32 17" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 66 'shl' 'shl_ln36_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln36_7 = shl i32 %p_v_data_1, i32 14" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 67 'shl' 'shl_ln36_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_4 = sub i32 %shl_ln36_6, i32 %shl_ln36_7" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 68 'sub' 'sub_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln36_8 = shl i32 %p_v_data_1, i32 10" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 69 'shl' 'shl_ln36_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln36_5 = sub i32 %sub_ln36_4, i32 %shl_ln36_8" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 70 'sub' 'sub_ln36_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_2)   --->   "%shl_ln38 = shl i32 %p_u_data_1, i32 18" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 71 'shl' 'shl_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_2)   --->   "%shl_ln38_1 = shl i32 %p_u_data_1, i32 16" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 72 'shl' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln38_2 = sub i32 %shl_ln38, i32 %shl_ln38_1" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 73 'sub' 'sub_ln38_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln38_2 = shl i32 %p_u_data_1, i32 13" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 74 'shl' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_1 = add i32 %sub_ln38_2, i32 %shl_ln38_2" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 75 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln38_3 = shl i32 %p_u_data_1, i32 11" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 76 'shl' 'shl_ln38_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln38_3 = sub i32 %add_ln38_1, i32 %shl_ln38_3" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 77 'sub' 'sub_ln38_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln36_4 = shl i32 %p_y_data_1, i32 7" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 78 'shl' 'shl_ln36_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_2 = add i32 %sub_ln36_3, i32 %shl_ln36_4" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 79 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln36_5 = shl i32 %p_y_data_1, i32 5" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 80 'shl' 'shl_ln36_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln36_3 = add i32 %add_ln36_2, i32 %shl_ln36_5" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 81 'add' 'add_ln36_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln36_9 = shl i32 %p_v_data_1, i32 8" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 82 'shl' 'shl_ln36_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_4 = add i32 %sub_ln36_5, i32 %shl_ln36_9" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 83 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln36_10 = shl i32 %p_v_data_1, i32 6" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 84 'shl' 'shl_ln36_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln36_5 = add i32 %add_ln36_4, i32 %shl_ln36_10" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 85 'add' 'add_ln36_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %p_u_data_1, i32 4294927831" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 86 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln37_1 = mul i32 %p_v_data_1, i32 4294909236" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 87 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln38_4 = shl i32 %p_u_data_1, i32 9" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 88 'shl' 'shl_ln38_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add i32 %sub_ln38_3, i32 %shl_ln38_4" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 89 'add' 'add_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln38_5 = shl i32 %p_u_data_1, i32 6" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 90 'shl' 'shl_ln38_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln38_4 = sub i32 %add_ln38_2, i32 %shl_ln38_5" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 91 'sub' 'sub_ln38_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_6 = sub i32 %add_ln36_5, i32 %p_v_data_1" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 92 'sub' 'sub_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln36 = add i32 %sub_ln36_6, i32 %add_ln36_3" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 93 'add' 'add_ln36' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln36, i32 31" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 94 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %p_u_data_1, i32 4294927831" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 95 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln37_1 = mul i32 %p_v_data_1, i32 4294909236" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 96 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln38_6 = shl i32 %p_u_data_1, i32 4" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 97 'shl' 'shl_ln38_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_3 = add i32 %sub_ln38_4, i32 %shl_ln38_6" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 98 'add' 'add_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln38_7 = shl i32 %p_u_data_1, i32 2" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 99 'shl' 'shl_ln38_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln38_5 = sub i32 %add_ln38_3, i32 %shl_ln38_7" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 100 'sub' 'sub_ln38_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %add_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 101 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (6.91ns)   --->   "%mul_ln36 = mul i65 %sext_ln36, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 102 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37 = add i32 %add_ln36_3, i32 %mul_ln37_1" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 103 'add' 'add_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37_1 = add i32 %add_ln37, i32 %mul_ln37" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 104 'add' 'add_ln37_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln37_1, i32 31" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 105 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln38_6 = sub i32 %sub_ln38_5, i32 %p_u_data_1" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 106 'sub' 'sub_ln38_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln38 = add i32 %sub_ln38_6, i32 %add_ln36_3" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 107 'add' 'add_ln38' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln38, i32 31" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 108 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 109 [1/2] (6.91ns)   --->   "%mul_ln36 = mul i65 %sext_ln36, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 109 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln36, i32 49, i32 64" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 110 'partselect' 'tmp_1_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %add_ln37_1" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 111 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (6.91ns)   --->   "%mul_ln37_2 = mul i65 %sext_ln37, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 112 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %add_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 113 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 114 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 115 [1/1] (3.54ns)   --->   "%sub_ln36 = sub i65 0, i65 %mul_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 115 'sub' 'sub_ln36' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%tmp_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %sub_ln36, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 116 'partselect' 'tmp_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%tmp_1_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %mul_ln36, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 117 'partselect' 'tmp_1_cast' <Predicate = false> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%select_ln36 = select i1 %tmp, i15 %tmp_cast, i15 %tmp_1_cast" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 118 'select' 'select_ln36' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%zext_ln36 = zext i15 %select_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 119 'zext' 'zext_ln36' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln36_1 = sub i16 0, i16 %zext_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 120 'sub' 'sub_ln36_1' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.80ns)   --->   "%r = select i1 %tmp, i16 %sub_ln36_1, i16 %tmp_1_cast1" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 121 'select' 'r' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i16 %r" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 122 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/2] (6.91ns)   --->   "%mul_ln37_2 = mul i65 %sext_ln37, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 123 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3_cast2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln37_2, i32 49, i32 64" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 124 'partselect' 'tmp_3_cast2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 125 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 125 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5_cast3 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln38, i32 49, i32 64" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 126 'partselect' 'tmp_5_cast3' <Predicate = (!tmp_2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.29>
ST_9 : Operation 127 [1/1] (3.54ns)   --->   "%sub_ln37 = sub i65 0, i65 %mul_ln37_2" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 127 'sub' 'sub_ln37' <Predicate = (tmp_1)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%tmp_2_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %sub_ln37, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 128 'partselect' 'tmp_2_cast' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%tmp_3_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %mul_ln37_2, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 129 'partselect' 'tmp_3_cast' <Predicate = false> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%select_ln37 = select i1 %tmp_1, i15 %tmp_2_cast, i15 %tmp_3_cast" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 130 'select' 'select_ln37' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%zext_ln37 = zext i15 %select_ln37" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 131 'zext' 'zext_ln37' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln37_1 = sub i16 0, i16 %zext_ln37" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 132 'sub' 'sub_ln37_1' <Predicate = (tmp_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.80ns)   --->   "%g = select i1 %tmp_1, i16 %sub_ln37_1, i16 %tmp_3_cast2" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 133 'select' 'g' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i16 %g" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 134 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (3.54ns)   --->   "%sub_ln38 = sub i65 0, i65 %mul_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 135 'sub' 'sub_ln38' <Predicate = (tmp_2)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_4_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %sub_ln38, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 136 'partselect' 'tmp_4_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_5_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %mul_ln38, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 137 'partselect' 'tmp_5_cast' <Predicate = false> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38 = select i1 %tmp_2, i15 %tmp_4_cast, i15 %tmp_5_cast" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 138 'select' 'select_ln38' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%zext_ln38 = zext i15 %select_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 139 'zext' 'zext_ln38' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i16 0, i16 %zext_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 140 'sub' 'sub_ln38_1' <Predicate = (tmp_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.80ns)   --->   "%b = select i1 %tmp_2, i16 %sub_ln38_1, i16 %tmp_5_cast3" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 141 'select' 'b' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i16 %b" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 142 'trunc' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (2.07ns)   --->   "%icmp_ln40 = icmp_sgt  i16 %r, i16 0" [/home/jeanleo2/yuv_tp/torgb.cpp:40]   --->   Operation 143 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.75ns)   --->   "%p_a_1 = select i1 %icmp_ln40, i15 %trunc_ln26, i15 0" [/home/jeanleo2/yuv_tp/torgb.cpp:40]   --->   Operation 144 'select' 'p_a_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i15 %p_a_1" [/home/jeanleo2/yuv_tp/torgb.cpp:40]   --->   Operation 145 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %p_a_1, i32 8, i32 14" [/home/jeanleo2/yuv_tp/torgb.cpp:40]   --->   Operation 146 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.87ns)   --->   "%icmp_ln40_1 = icmp_ne  i7 %tmp_3, i7 0" [/home/jeanleo2/yuv_tp/torgb.cpp:40]   --->   Operation 147 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (1.24ns)   --->   "%r_1 = select i1 %icmp_ln40_1, i8 255, i8 %trunc_ln40" [/home/jeanleo2/yuv_tp/torgb.cpp:40]   --->   Operation 148 'select' 'r_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (!icmp_ln24)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 149 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 150 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %r_1" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 151 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (2.07ns)   --->   "%icmp_ln41 = icmp_sgt  i16 %g, i16 0" [/home/jeanleo2/yuv_tp/torgb.cpp:41]   --->   Operation 152 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.75ns)   --->   "%p_a_3 = select i1 %icmp_ln41, i15 %trunc_ln26_1, i15 0" [/home/jeanleo2/yuv_tp/torgb.cpp:41]   --->   Operation 153 'select' 'p_a_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i15 %p_a_3" [/home/jeanleo2/yuv_tp/torgb.cpp:41]   --->   Operation 154 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %p_a_3, i32 8, i32 14" [/home/jeanleo2/yuv_tp/torgb.cpp:41]   --->   Operation 155 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.87ns)   --->   "%icmp_ln41_1 = icmp_ne  i7 %tmp_4, i7 0" [/home/jeanleo2/yuv_tp/torgb.cpp:41]   --->   Operation 156 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (1.24ns)   --->   "%g_1 = select i1 %icmp_ln41_1, i8 255, i8 %trunc_ln41" [/home/jeanleo2/yuv_tp/torgb.cpp:41]   --->   Operation 157 'select' 'g_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %g_1" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 158 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (2.07ns)   --->   "%icmp_ln42 = icmp_sgt  i16 %b, i16 0" [/home/jeanleo2/yuv_tp/torgb.cpp:42]   --->   Operation 159 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.75ns)   --->   "%p_a_5 = select i1 %icmp_ln42, i15 %trunc_ln26_2, i15 0" [/home/jeanleo2/yuv_tp/torgb.cpp:42]   --->   Operation 160 'select' 'p_a_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i15 %p_a_5" [/home/jeanleo2/yuv_tp/torgb.cpp:42]   --->   Operation 161 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %p_a_5, i32 8, i32 14" [/home/jeanleo2/yuv_tp/torgb.cpp:42]   --->   Operation 162 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (1.87ns)   --->   "%icmp_ln42_1 = icmp_ne  i7 %tmp_5, i7 0" [/home/jeanleo2/yuv_tp/torgb.cpp:42]   --->   Operation 163 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (1.24ns)   --->   "%b_1 = select i1 %icmp_ln42_1, i8 255, i8 %trunc_ln42" [/home/jeanleo2/yuv_tp/torgb.cpp:42]   --->   Operation 164 'select' 'b_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i8 %b_1" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 165 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (1.29ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, i32 %zext_ln26, i4 %p_y_keep, i4 %p_y_strb, i2 %p_y_user, i1 %p_y_last, i5 %p_y_id, i6 %p_y_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:48]   --->   Operation 166 'write' 'write_ln48' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 167 [1/1] (1.29ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, i32 %zext_ln26_1, i4 %p_u_keep, i4 %p_u_strb, i2 %p_u_user, i1 %p_u_last, i5 %p_u_id, i6 %p_u_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:49]   --->   Operation 167 'write' 'write_ln49' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 168 [1/1] (1.29ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, i32 %zext_ln26_2, i4 %p_v_keep, i4 %p_v_strb, i2 %p_v_user, i1 %p_v_last, i5 %p_v_id, i6 %p_v_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:50]   --->   Operation 168 'write' 'write_ln50' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 169 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ total]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_u_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_v_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_g_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
total_read              (read               ) [ 00000000000]
store_ln0               (store              ) [ 00000000000]
br_ln24                 (br                 ) [ 00000000000]
i_load                  (load               ) [ 00000000000]
i_cast                  (zext               ) [ 00000000000]
icmp_ln24               (icmp               ) [ 01111111110]
br_ln24                 (br                 ) [ 00000000000]
add_ln24                (add                ) [ 00000000000]
store_ln24              (store              ) [ 00000000000]
empty                   (read               ) [ 00000000000]
p_y_data_1              (extractvalue       ) [ 01011000000]
p_y_keep                (extractvalue       ) [ 01011111111]
p_y_strb                (extractvalue       ) [ 01011111111]
p_y_user                (extractvalue       ) [ 01011111111]
p_y_last                (extractvalue       ) [ 01011111111]
p_y_id                  (extractvalue       ) [ 01011111111]
p_y_dest                (extractvalue       ) [ 01011111111]
empty_22                (read               ) [ 00000000000]
p_u_data_1              (extractvalue       ) [ 01011110000]
p_u_keep                (extractvalue       ) [ 01011111111]
p_u_strb                (extractvalue       ) [ 01011111111]
p_u_user                (extractvalue       ) [ 01011111111]
p_u_last                (extractvalue       ) [ 01011111111]
p_u_id                  (extractvalue       ) [ 01011111111]
p_u_dest                (extractvalue       ) [ 01011111111]
empty_23                (read               ) [ 00000000000]
p_v_data_1              (extractvalue       ) [ 01011100000]
p_v_keep                (extractvalue       ) [ 01011111111]
p_v_strb                (extractvalue       ) [ 01011111111]
p_v_user                (extractvalue       ) [ 01011111111]
p_v_last                (extractvalue       ) [ 01011111111]
p_v_id                  (extractvalue       ) [ 01011111111]
p_v_dest                (extractvalue       ) [ 01011111111]
shl_ln36                (shl                ) [ 00000000000]
shl_ln36_1              (shl                ) [ 00000000000]
sub_ln36_2              (sub                ) [ 00000000000]
shl_ln36_2              (shl                ) [ 00000000000]
add_ln36_1              (add                ) [ 00000000000]
shl_ln36_3              (shl                ) [ 00000000000]
sub_ln36_3              (sub                ) [ 01001000000]
shl_ln36_6              (shl                ) [ 00000000000]
shl_ln36_7              (shl                ) [ 00000000000]
sub_ln36_4              (sub                ) [ 00000000000]
shl_ln36_8              (shl                ) [ 00000000000]
sub_ln36_5              (sub                ) [ 01001000000]
shl_ln38                (shl                ) [ 00000000000]
shl_ln38_1              (shl                ) [ 00000000000]
sub_ln38_2              (sub                ) [ 00000000000]
shl_ln38_2              (shl                ) [ 00000000000]
add_ln38_1              (add                ) [ 00000000000]
shl_ln38_3              (shl                ) [ 00000000000]
sub_ln38_3              (sub                ) [ 01001000000]
shl_ln36_4              (shl                ) [ 00000000000]
add_ln36_2              (add                ) [ 00000000000]
shl_ln36_5              (shl                ) [ 00000000000]
add_ln36_3              (add                ) [ 01000110000]
shl_ln36_9              (shl                ) [ 00000000000]
add_ln36_4              (add                ) [ 00000000000]
shl_ln36_10             (shl                ) [ 00000000000]
add_ln36_5              (add                ) [ 01000100000]
shl_ln38_4              (shl                ) [ 00000000000]
add_ln38_2              (add                ) [ 00000000000]
shl_ln38_5              (shl                ) [ 00000000000]
sub_ln38_4              (sub                ) [ 01000100000]
sub_ln36_6              (sub                ) [ 00000000000]
add_ln36                (add                ) [ 01000010000]
tmp                     (bitselect          ) [ 01000011100]
mul_ln37                (mul                ) [ 01000010000]
mul_ln37_1              (mul                ) [ 01000010000]
shl_ln38_6              (shl                ) [ 00000000000]
add_ln38_3              (add                ) [ 00000000000]
shl_ln38_7              (shl                ) [ 00000000000]
sub_ln38_5              (sub                ) [ 01000010000]
sext_ln36               (sext               ) [ 01000001000]
add_ln37                (add                ) [ 00000000000]
add_ln37_1              (add                ) [ 01000001000]
tmp_1                   (bitselect          ) [ 01000001110]
sub_ln38_6              (sub                ) [ 00000000000]
add_ln38                (add                ) [ 01000001000]
tmp_2                   (bitselect          ) [ 01000001110]
mul_ln36                (mul                ) [ 01000000100]
tmp_1_cast1             (partselect         ) [ 01000000100]
sext_ln37               (sext               ) [ 01000000100]
sext_ln38               (sext               ) [ 01000000100]
sub_ln36                (sub                ) [ 00000000000]
tmp_cast                (partselect         ) [ 00000000000]
tmp_1_cast              (partselect         ) [ 00000000000]
select_ln36             (select             ) [ 00000000000]
zext_ln36               (zext               ) [ 00000000000]
sub_ln36_1              (sub                ) [ 00000000000]
r                       (select             ) [ 01000000010]
trunc_ln26              (trunc              ) [ 01000000010]
mul_ln37_2              (mul                ) [ 01000000010]
tmp_3_cast2             (partselect         ) [ 01000000010]
mul_ln38                (mul                ) [ 01000000010]
tmp_5_cast3             (partselect         ) [ 01000000010]
sub_ln37                (sub                ) [ 00000000000]
tmp_2_cast              (partselect         ) [ 00000000000]
tmp_3_cast              (partselect         ) [ 00000000000]
select_ln37             (select             ) [ 00000000000]
zext_ln37               (zext               ) [ 00000000000]
sub_ln37_1              (sub                ) [ 00000000000]
g                       (select             ) [ 01000000001]
trunc_ln26_1            (trunc              ) [ 01000000001]
sub_ln38                (sub                ) [ 00000000000]
tmp_4_cast              (partselect         ) [ 00000000000]
tmp_5_cast              (partselect         ) [ 00000000000]
select_ln38             (select             ) [ 00000000000]
zext_ln38               (zext               ) [ 00000000000]
sub_ln38_1              (sub                ) [ 00000000000]
b                       (select             ) [ 01000000001]
trunc_ln26_2            (trunc              ) [ 01000000001]
icmp_ln40               (icmp               ) [ 00000000000]
p_a_1                   (select             ) [ 00000000000]
trunc_ln40              (trunc              ) [ 00000000000]
tmp_3                   (partselect         ) [ 00000000000]
icmp_ln40_1             (icmp               ) [ 00000000000]
r_1                     (select             ) [ 01000000001]
specpipeline_ln24       (specpipeline       ) [ 00000000000]
specloopname_ln24       (specloopname       ) [ 00000000000]
zext_ln26               (zext               ) [ 00000000000]
icmp_ln41               (icmp               ) [ 00000000000]
p_a_3                   (select             ) [ 00000000000]
trunc_ln41              (trunc              ) [ 00000000000]
tmp_4                   (partselect         ) [ 00000000000]
icmp_ln41_1             (icmp               ) [ 00000000000]
g_1                     (select             ) [ 00000000000]
zext_ln26_1             (zext               ) [ 00000000000]
icmp_ln42               (icmp               ) [ 00000000000]
p_a_5                   (select             ) [ 00000000000]
trunc_ln42              (trunc              ) [ 00000000000]
tmp_5                   (partselect         ) [ 00000000000]
icmp_ln42_1             (icmp               ) [ 00000000000]
b_1                     (select             ) [ 00000000000]
zext_ln26_2             (zext               ) [ 00000000000]
write_ln48              (write              ) [ 00000000000]
write_ln49              (write              ) [ 00000000000]
write_ln50              (write              ) [ 00000000000]
br_ln24                 (br                 ) [ 00000000000]
ret_ln0                 (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="total">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch_y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch_y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch_y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ch_y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ch_y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ch_u_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ch_u_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ch_u_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ch_u_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ch_u_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ch_u_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_u_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_u_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ch_v_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ch_v_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ch_v_V_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ch_v_V_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ch_v_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ch_v_V_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ch_v_V_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_v_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ch_r_V_data_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ch_r_V_keep_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ch_r_V_strb_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ch_r_V_user_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ch_r_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ch_r_V_id_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ch_r_V_dest_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ch_g_V_data_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ch_g_V_keep_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ch_g_V_strb_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="ch_g_V_user_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="ch_g_V_last_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ch_g_V_id_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="ch_g_V_dest_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_g_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="ch_b_V_data_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="ch_b_V_keep_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ch_b_V_strb_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="ch_b_V_user_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="ch_b_V_last_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ch_b_V_id_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="ch_b_V_dest_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="total_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="54" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="6" slack="0"/>
<pin id="211" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_22_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="54" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="4" slack="0"/>
<pin id="225" dir="0" index="4" bw="2" slack="0"/>
<pin id="226" dir="0" index="5" bw="1" slack="0"/>
<pin id="227" dir="0" index="6" bw="5" slack="0"/>
<pin id="228" dir="0" index="7" bw="6" slack="0"/>
<pin id="229" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="empty_23_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="54" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="4" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="0"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="5" slack="0"/>
<pin id="246" dir="0" index="7" bw="6" slack="0"/>
<pin id="247" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln48_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="4" slack="0"/>
<pin id="261" dir="0" index="4" bw="2" slack="0"/>
<pin id="262" dir="0" index="5" bw="1" slack="0"/>
<pin id="263" dir="0" index="6" bw="5" slack="0"/>
<pin id="264" dir="0" index="7" bw="6" slack="0"/>
<pin id="265" dir="0" index="8" bw="8" slack="0"/>
<pin id="266" dir="0" index="9" bw="4" slack="8"/>
<pin id="267" dir="0" index="10" bw="4" slack="8"/>
<pin id="268" dir="0" index="11" bw="2" slack="8"/>
<pin id="269" dir="0" index="12" bw="1" slack="8"/>
<pin id="270" dir="0" index="13" bw="5" slack="8"/>
<pin id="271" dir="0" index="14" bw="6" slack="8"/>
<pin id="272" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln49_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="4" slack="0"/>
<pin id="286" dir="0" index="4" bw="2" slack="0"/>
<pin id="287" dir="0" index="5" bw="1" slack="0"/>
<pin id="288" dir="0" index="6" bw="5" slack="0"/>
<pin id="289" dir="0" index="7" bw="6" slack="0"/>
<pin id="290" dir="0" index="8" bw="8" slack="0"/>
<pin id="291" dir="0" index="9" bw="4" slack="8"/>
<pin id="292" dir="0" index="10" bw="4" slack="8"/>
<pin id="293" dir="0" index="11" bw="2" slack="8"/>
<pin id="294" dir="0" index="12" bw="1" slack="8"/>
<pin id="295" dir="0" index="13" bw="5" slack="8"/>
<pin id="296" dir="0" index="14" bw="6" slack="8"/>
<pin id="297" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln50_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="4" slack="0"/>
<pin id="311" dir="0" index="4" bw="2" slack="0"/>
<pin id="312" dir="0" index="5" bw="1" slack="0"/>
<pin id="313" dir="0" index="6" bw="5" slack="0"/>
<pin id="314" dir="0" index="7" bw="6" slack="0"/>
<pin id="315" dir="0" index="8" bw="8" slack="0"/>
<pin id="316" dir="0" index="9" bw="4" slack="8"/>
<pin id="317" dir="0" index="10" bw="4" slack="8"/>
<pin id="318" dir="0" index="11" bw="2" slack="8"/>
<pin id="319" dir="0" index="12" bw="1" slack="8"/>
<pin id="320" dir="0" index="13" bw="5" slack="8"/>
<pin id="321" dir="0" index="14" bw="6" slack="8"/>
<pin id="322" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="34" slack="0"/>
<pin id="334" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="34" slack="0"/>
<pin id="339" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_2/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="34" slack="0"/>
<pin id="344" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="0" index="1" bw="17" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="0" index="1" bw="17" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln0_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="31" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln24_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln24_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln24_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="0" index="1" bw="31" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_y_data_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="54" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_data_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_y_keep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="54" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_keep/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_y_strb_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="54" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_strb/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_y_user_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="54" slack="0"/>
<pin id="399" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_user/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_y_last_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="54" slack="0"/>
<pin id="403" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_last/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_y_id_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="54" slack="0"/>
<pin id="407" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_id/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_y_dest_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="54" slack="0"/>
<pin id="411" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_y_dest/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_u_data_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="54" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_data_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_u_keep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="54" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_keep/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_u_strb_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="54" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_strb/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_u_user_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="54" slack="0"/>
<pin id="427" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_user/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_u_last_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="54" slack="0"/>
<pin id="431" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_last/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_u_id_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="54" slack="0"/>
<pin id="435" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_id/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_u_dest_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="54" slack="0"/>
<pin id="439" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_u_dest/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_v_data_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="54" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_data_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_v_keep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="54" slack="0"/>
<pin id="447" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_keep/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_v_strb_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="54" slack="0"/>
<pin id="451" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_strb/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_v_user_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="54" slack="0"/>
<pin id="455" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_user/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_v_last_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="54" slack="0"/>
<pin id="459" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_last/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_v_id_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="54" slack="0"/>
<pin id="463" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_id/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_v_dest_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="54" slack="0"/>
<pin id="467" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_v_dest/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln36_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="shl_ln36_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln36_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln36_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_2/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln36_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln36_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_3/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sub_ln36_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_3/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln36_6_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="6" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_6/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln36_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_7/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln36_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_4/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="shl_ln36_8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_8/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln36_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_5/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="shl_ln38_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="shl_ln38_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="6" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_1/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln38_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_2/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln38_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_2/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln38_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="shl_ln38_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="5" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_3/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln38_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_3/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="shl_ln36_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="2"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_4/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln36_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln36_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="0" index="1" bw="4" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_5/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln36_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln36_9_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_9/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln36_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln36_10_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_10/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln36_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln38_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="0" index="1" bw="5" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_4/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln38_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln38_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_5/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln38_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_4/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sub_ln36_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="3"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_6/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln36_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="1"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="shl_ln38_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="3"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_6/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln38_3_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_3/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="shl_ln38_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="3"/>
<pin id="664" dir="0" index="1" bw="3" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_7/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sub_ln38_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_5/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln36_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln37_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="2"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln37_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="1"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sub_ln38_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="4"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_6/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln38_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="2"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_1_cast1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="65" slack="0"/>
<pin id="714" dir="0" index="2" bw="7" slack="0"/>
<pin id="715" dir="0" index="3" bw="8" slack="0"/>
<pin id="716" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_cast1/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sext_ln37_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln38_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sub_ln36_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="65" slack="1"/>
<pin id="732" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="15" slack="0"/>
<pin id="736" dir="0" index="1" bw="65" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="0" index="3" bw="7" slack="0"/>
<pin id="739" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_1_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="15" slack="0"/>
<pin id="746" dir="0" index="1" bw="65" slack="1"/>
<pin id="747" dir="0" index="2" bw="7" slack="0"/>
<pin id="748" dir="0" index="3" bw="7" slack="0"/>
<pin id="749" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_cast/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln36_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="3"/>
<pin id="755" dir="0" index="1" bw="15" slack="0"/>
<pin id="756" dir="0" index="2" bw="15" slack="0"/>
<pin id="757" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln36_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="15" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sub_ln36_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="15" slack="0"/>
<pin id="767" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_1/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="r_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="3"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="0" index="2" bw="16" slack="1"/>
<pin id="774" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln26_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_3_cast2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="65" slack="0"/>
<pin id="783" dir="0" index="2" bw="7" slack="0"/>
<pin id="784" dir="0" index="3" bw="8" slack="0"/>
<pin id="785" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast2/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_5_cast3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="65" slack="0"/>
<pin id="793" dir="0" index="2" bw="7" slack="0"/>
<pin id="794" dir="0" index="3" bw="8" slack="0"/>
<pin id="795" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_cast3/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sub_ln37_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="65" slack="1"/>
<pin id="803" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_2_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="15" slack="0"/>
<pin id="807" dir="0" index="1" bw="65" slack="0"/>
<pin id="808" dir="0" index="2" bw="7" slack="0"/>
<pin id="809" dir="0" index="3" bw="7" slack="0"/>
<pin id="810" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_cast/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_3_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="15" slack="0"/>
<pin id="817" dir="0" index="1" bw="65" slack="1"/>
<pin id="818" dir="0" index="2" bw="7" slack="0"/>
<pin id="819" dir="0" index="3" bw="7" slack="0"/>
<pin id="820" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln37_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="3"/>
<pin id="826" dir="0" index="1" bw="15" slack="0"/>
<pin id="827" dir="0" index="2" bw="15" slack="0"/>
<pin id="828" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln37_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="15" slack="0"/>
<pin id="833" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sub_ln37_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="15" slack="0"/>
<pin id="838" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_1/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="g_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="3"/>
<pin id="843" dir="0" index="1" bw="16" slack="0"/>
<pin id="844" dir="0" index="2" bw="16" slack="1"/>
<pin id="845" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln26_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sub_ln38_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="65" slack="1"/>
<pin id="854" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_4_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="0"/>
<pin id="858" dir="0" index="1" bw="65" slack="0"/>
<pin id="859" dir="0" index="2" bw="7" slack="0"/>
<pin id="860" dir="0" index="3" bw="7" slack="0"/>
<pin id="861" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_cast/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_5_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="15" slack="0"/>
<pin id="868" dir="0" index="1" bw="65" slack="1"/>
<pin id="869" dir="0" index="2" bw="7" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln38_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="3"/>
<pin id="877" dir="0" index="1" bw="15" slack="0"/>
<pin id="878" dir="0" index="2" bw="15" slack="0"/>
<pin id="879" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln38_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="15" slack="0"/>
<pin id="884" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sub_ln38_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="15" slack="0"/>
<pin id="889" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_1/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="b_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="3"/>
<pin id="894" dir="0" index="1" bw="16" slack="0"/>
<pin id="895" dir="0" index="2" bw="16" slack="1"/>
<pin id="896" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b/9 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln26_2_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="0"/>
<pin id="900" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="icmp_ln40_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="0" index="1" bw="16" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_a_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="15" slack="1"/>
<pin id="910" dir="0" index="2" bw="15" slack="0"/>
<pin id="911" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_a_1/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln40_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="15" slack="0"/>
<pin id="916" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/9 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_3_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="7" slack="0"/>
<pin id="920" dir="0" index="1" bw="15" slack="0"/>
<pin id="921" dir="0" index="2" bw="5" slack="0"/>
<pin id="922" dir="0" index="3" bw="5" slack="0"/>
<pin id="923" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln40_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="7" slack="0"/>
<pin id="930" dir="0" index="1" bw="7" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="r_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="0" index="2" bw="8" slack="0"/>
<pin id="938" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_1/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln26_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln41_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="0" index="1" bw="16" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_a_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="15" slack="1"/>
<pin id="954" dir="0" index="2" bw="15" slack="0"/>
<pin id="955" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_a_3/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="trunc_ln41_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="15" slack="0"/>
<pin id="960" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/10 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_4_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="0"/>
<pin id="964" dir="0" index="1" bw="15" slack="0"/>
<pin id="965" dir="0" index="2" bw="5" slack="0"/>
<pin id="966" dir="0" index="3" bw="5" slack="0"/>
<pin id="967" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="icmp_ln41_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="7" slack="0"/>
<pin id="974" dir="0" index="1" bw="7" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="g_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="0" index="2" bw="8" slack="0"/>
<pin id="982" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_1/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln26_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln42_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="1"/>
<pin id="993" dir="0" index="1" bw="16" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_a_5_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="15" slack="1"/>
<pin id="999" dir="0" index="2" bw="15" slack="0"/>
<pin id="1000" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_a_5/10 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="trunc_ln42_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="15" slack="0"/>
<pin id="1005" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/10 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_5_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="7" slack="0"/>
<pin id="1009" dir="0" index="1" bw="15" slack="0"/>
<pin id="1010" dir="0" index="2" bw="5" slack="0"/>
<pin id="1011" dir="0" index="3" bw="5" slack="0"/>
<pin id="1012" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln42_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="0"/>
<pin id="1019" dir="0" index="1" bw="7" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/10 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="b_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="8" slack="0"/>
<pin id="1026" dir="0" index="2" bw="8" slack="0"/>
<pin id="1027" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_1/10 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln26_2_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/10 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="i_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="31" slack="0"/>
<pin id="1038" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1043" class="1005" name="icmp_ln24_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="8"/>
<pin id="1045" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="p_y_data_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_y_data_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="p_y_keep_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="8"/>
<pin id="1059" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="p_y_keep "/>
</bind>
</comp>

<comp id="1062" class="1005" name="p_y_strb_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="8"/>
<pin id="1064" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="p_y_strb "/>
</bind>
</comp>

<comp id="1067" class="1005" name="p_y_user_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="2" slack="8"/>
<pin id="1069" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="p_y_user "/>
</bind>
</comp>

<comp id="1072" class="1005" name="p_y_last_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="8"/>
<pin id="1074" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_y_last "/>
</bind>
</comp>

<comp id="1077" class="1005" name="p_y_id_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="5" slack="8"/>
<pin id="1079" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="p_y_id "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_y_dest_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="8"/>
<pin id="1084" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="p_y_dest "/>
</bind>
</comp>

<comp id="1087" class="1005" name="p_u_data_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_u_data_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="p_u_keep_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="8"/>
<pin id="1103" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="p_u_keep "/>
</bind>
</comp>

<comp id="1106" class="1005" name="p_u_strb_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="4" slack="8"/>
<pin id="1108" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="p_u_strb "/>
</bind>
</comp>

<comp id="1111" class="1005" name="p_u_user_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="2" slack="8"/>
<pin id="1113" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="p_u_user "/>
</bind>
</comp>

<comp id="1116" class="1005" name="p_u_last_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="8"/>
<pin id="1118" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_u_last "/>
</bind>
</comp>

<comp id="1121" class="1005" name="p_u_id_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="8"/>
<pin id="1123" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="p_u_id "/>
</bind>
</comp>

<comp id="1126" class="1005" name="p_u_dest_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="8"/>
<pin id="1128" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="p_u_dest "/>
</bind>
</comp>

<comp id="1131" class="1005" name="p_v_data_1_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_data_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="p_v_keep_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="4" slack="8"/>
<pin id="1144" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="p_v_keep "/>
</bind>
</comp>

<comp id="1147" class="1005" name="p_v_strb_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="4" slack="8"/>
<pin id="1149" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="p_v_strb "/>
</bind>
</comp>

<comp id="1152" class="1005" name="p_v_user_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="2" slack="8"/>
<pin id="1154" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="p_v_user "/>
</bind>
</comp>

<comp id="1157" class="1005" name="p_v_last_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="8"/>
<pin id="1159" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_v_last "/>
</bind>
</comp>

<comp id="1162" class="1005" name="p_v_id_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="8"/>
<pin id="1164" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="p_v_id "/>
</bind>
</comp>

<comp id="1167" class="1005" name="p_v_dest_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="8"/>
<pin id="1169" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="p_v_dest "/>
</bind>
</comp>

<comp id="1172" class="1005" name="sub_ln36_3_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36_3 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="sub_ln36_5_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36_5 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sub_ln38_3_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38_3 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="add_ln36_3_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_3 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="add_ln36_5_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_5 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="sub_ln38_4_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38_4 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="add_ln36_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="tmp_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="2"/>
<pin id="1211" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1215" class="1005" name="mul_ln37_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="mul_ln37_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="sub_ln38_5_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38_5 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="sext_ln36_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="65" slack="1"/>
<pin id="1232" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="add_ln37_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="2"/>
<pin id="1242" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="add_ln38_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="2"/>
<pin id="1253" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="mul_ln36_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="65" slack="1"/>
<pin id="1259" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_1_cast1_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="16" slack="1"/>
<pin id="1265" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="sext_ln37_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="65" slack="1"/>
<pin id="1270" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="sext_ln38_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="65" slack="1"/>
<pin id="1275" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="r_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="1"/>
<pin id="1280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1283" class="1005" name="trunc_ln26_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="15" slack="1"/>
<pin id="1285" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="mul_ln37_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="65" slack="1"/>
<pin id="1290" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_3_cast2_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="1"/>
<pin id="1296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast2 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="mul_ln38_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="65" slack="1"/>
<pin id="1301" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_5_cast3_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="16" slack="1"/>
<pin id="1307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast3 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="g_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="1"/>
<pin id="1312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="1315" class="1005" name="trunc_ln26_1_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="15" slack="1"/>
<pin id="1317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="b_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="16" slack="1"/>
<pin id="1322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="1325" class="1005" name="trunc_ln26_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="15" slack="1"/>
<pin id="1327" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="r_1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="1"/>
<pin id="1332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="86" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="114" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="120" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="230"><net_src comp="120" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="248"><net_src comp="120" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="273"><net_src comp="190" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="256" pin=5"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="256" pin=6"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="256" pin=7"/></net>

<net id="298"><net_src comp="190" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="281" pin=4"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="281" pin=5"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="281" pin=6"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="281" pin=7"/></net>

<net id="323"><net_src comp="190" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="325"><net_src comp="74" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="327"><net_src comp="78" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="330"><net_src comp="84" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="335"><net_src comp="160" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="160" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="160" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="148" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="150" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="116" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="196" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="361" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="118" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="202" pin="8"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="202" pin="8"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="202" pin="8"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="202" pin="8"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="202" pin="8"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="202" pin="8"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="202" pin="8"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="220" pin="8"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="220" pin="8"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="220" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="220" pin="8"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="220" pin="8"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="220" pin="8"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="220" pin="8"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="238" pin="8"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="238" pin="8"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="238" pin="8"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="238" pin="8"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="238" pin="8"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="238" pin="8"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="238" pin="8"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="122" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="124" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="126" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="479" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="128" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="490" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="122" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="130" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="507" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="132" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="517" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="134" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="136" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="534" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="138" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="544" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="126" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="555" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="140" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="142" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="577" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="144" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="146" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="598" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="128" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="146" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="619" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="152" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="154" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="156" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="158" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="657" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="673" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="152" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="154" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="152" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="154" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="717"><net_src comp="162" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="331" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="164" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="166" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="733"><net_src comp="168" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="170" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="729" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="164" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="172" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="750"><net_src comp="170" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="164" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="752"><net_src comp="172" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="758"><net_src comp="734" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="744" pin="4"/><net_sink comp="753" pin=2"/></net>

<net id="763"><net_src comp="753" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="174" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="162" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="336" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="164" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="166" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="796"><net_src comp="162" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="341" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="164" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="166" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="804"><net_src comp="168" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="811"><net_src comp="170" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="800" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="164" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="172" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="821"><net_src comp="170" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="164" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="172" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="829"><net_src comp="805" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="815" pin="4"/><net_sink comp="824" pin=2"/></net>

<net id="834"><net_src comp="824" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="174" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="831" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="841" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="168" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="862"><net_src comp="170" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="851" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="164" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="172" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="170" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="164" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="874"><net_src comp="172" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="880"><net_src comp="856" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="881"><net_src comp="866" pin="4"/><net_sink comp="875" pin=2"/></net>

<net id="885"><net_src comp="875" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="174" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="882" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="886" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="892" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="174" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="176" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="917"><net_src comp="907" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="178" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="907" pin="3"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="144" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="130" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="932"><net_src comp="918" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="180" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="939"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="182" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="914" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="942" pin="1"/><net_sink comp="256" pin=8"/></net>

<net id="950"><net_src comp="174" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="176" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="951" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="968"><net_src comp="178" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="951" pin="3"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="144" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="130" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="976"><net_src comp="962" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="180" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="972" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="182" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="958" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="995"><net_src comp="174" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="176" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1006"><net_src comp="996" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1013"><net_src comp="178" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="996" pin="3"/><net_sink comp="1007" pin=1"/></net>

<net id="1015"><net_src comp="144" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1016"><net_src comp="130" pin="0"/><net_sink comp="1007" pin=3"/></net>

<net id="1021"><net_src comp="1007" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="180" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="182" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="1003" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1023" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="306" pin=8"/></net>

<net id="1039"><net_src comp="192" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1046"><net_src comp="368" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="385" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1053"><net_src comp="1047" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1054"><net_src comp="1047" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1060"><net_src comp="389" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="256" pin=9"/></net>

<net id="1065"><net_src comp="393" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="256" pin=10"/></net>

<net id="1070"><net_src comp="397" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="256" pin=11"/></net>

<net id="1075"><net_src comp="401" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="256" pin=12"/></net>

<net id="1080"><net_src comp="405" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="256" pin=13"/></net>

<net id="1085"><net_src comp="409" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="256" pin=14"/></net>

<net id="1090"><net_src comp="413" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1096"><net_src comp="1087" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1098"><net_src comp="1087" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1099"><net_src comp="1087" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1100"><net_src comp="1087" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1104"><net_src comp="417" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="281" pin=9"/></net>

<net id="1109"><net_src comp="421" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="281" pin=10"/></net>

<net id="1114"><net_src comp="425" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="281" pin=11"/></net>

<net id="1119"><net_src comp="429" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="281" pin=12"/></net>

<net id="1124"><net_src comp="433" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="281" pin=13"/></net>

<net id="1129"><net_src comp="437" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="281" pin=14"/></net>

<net id="1134"><net_src comp="441" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1137"><net_src comp="1131" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1138"><net_src comp="1131" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1139"><net_src comp="1131" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1140"><net_src comp="1131" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1141"><net_src comp="1131" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1145"><net_src comp="445" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="306" pin=9"/></net>

<net id="1150"><net_src comp="449" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="306" pin=10"/></net>

<net id="1155"><net_src comp="453" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="306" pin=11"/></net>

<net id="1160"><net_src comp="457" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="306" pin=12"/></net>

<net id="1165"><net_src comp="461" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="306" pin=13"/></net>

<net id="1170"><net_src comp="465" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="306" pin=14"/></net>

<net id="1175"><net_src comp="501" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1180"><net_src comp="528" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1185"><net_src comp="566" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1190"><net_src comp="587" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1193"><net_src comp="1187" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1197"><net_src comp="608" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1202"><net_src comp="629" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1207"><net_src comp="639" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1212"><net_src comp="644" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1218"><net_src comp="346" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1223"><net_src comp="351" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1228"><net_src comp="667" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1233"><net_src comp="673" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1238"><net_src comp="681" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1243"><net_src comp="686" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1249"><net_src comp="698" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1254"><net_src comp="703" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1260"><net_src comp="331" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1266"><net_src comp="711" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="1271"><net_src comp="721" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1276"><net_src comp="725" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1281"><net_src comp="770" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1286"><net_src comp="776" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1291"><net_src comp="336" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1297"><net_src comp="780" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="1302"><net_src comp="341" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1308"><net_src comp="790" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="892" pin=2"/></net>

<net id="1313"><net_src comp="841" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1318"><net_src comp="847" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1323"><net_src comp="892" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1328"><net_src comp="898" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1333"><net_src comp="934" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="942" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch_y_V_data_V | {}
	Port: ch_y_V_keep_V | {}
	Port: ch_y_V_strb_V | {}
	Port: ch_y_V_user_V | {}
	Port: ch_y_V_last_V | {}
	Port: ch_y_V_id_V | {}
	Port: ch_y_V_dest_V | {}
	Port: ch_u_V_data_V | {}
	Port: ch_u_V_keep_V | {}
	Port: ch_u_V_strb_V | {}
	Port: ch_u_V_user_V | {}
	Port: ch_u_V_last_V | {}
	Port: ch_u_V_id_V | {}
	Port: ch_u_V_dest_V | {}
	Port: ch_v_V_data_V | {}
	Port: ch_v_V_keep_V | {}
	Port: ch_v_V_strb_V | {}
	Port: ch_v_V_user_V | {}
	Port: ch_v_V_last_V | {}
	Port: ch_v_V_id_V | {}
	Port: ch_v_V_dest_V | {}
	Port: ch_r_V_data_V | {10 }
	Port: ch_r_V_keep_V | {10 }
	Port: ch_r_V_strb_V | {10 }
	Port: ch_r_V_user_V | {10 }
	Port: ch_r_V_last_V | {10 }
	Port: ch_r_V_id_V | {10 }
	Port: ch_r_V_dest_V | {10 }
	Port: ch_g_V_data_V | {10 }
	Port: ch_g_V_keep_V | {10 }
	Port: ch_g_V_strb_V | {10 }
	Port: ch_g_V_user_V | {10 }
	Port: ch_g_V_last_V | {10 }
	Port: ch_g_V_id_V | {10 }
	Port: ch_g_V_dest_V | {10 }
	Port: ch_b_V_data_V | {10 }
	Port: ch_b_V_keep_V | {10 }
	Port: ch_b_V_strb_V | {10 }
	Port: ch_b_V_user_V | {10 }
	Port: ch_b_V_last_V | {10 }
	Port: ch_b_V_id_V | {10 }
	Port: ch_b_V_dest_V | {10 }
 - Input state : 
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : total | {1 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_data_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_keep_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_strb_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_user_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_last_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_id_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_y_V_dest_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_data_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_keep_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_strb_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_user_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_last_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_id_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_u_V_dest_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_data_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_keep_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_strb_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_user_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_last_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_id_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_v_V_dest_V | {2 }
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_data_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_keep_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_strb_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_user_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_last_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_id_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_r_V_dest_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_data_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_keep_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_strb_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_user_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_last_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_id_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_g_V_dest_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_data_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_keep_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_strb_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_user_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_last_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_id_V | {}
	Port: torgb_Pipeline_VITIS_LOOP_24_1 : ch_b_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		i_cast : 2
		icmp_ln24 : 3
		br_ln24 : 4
		add_ln24 : 2
		store_ln24 : 3
	State 2
	State 3
		add_ln36_1 : 1
		sub_ln36_3 : 2
		sub_ln36_5 : 1
		add_ln38_1 : 1
		sub_ln38_3 : 2
	State 4
		add_ln36_3 : 1
		add_ln36_5 : 1
		sub_ln38_4 : 1
	State 5
		add_ln36 : 1
		tmp : 2
		sub_ln38_5 : 1
	State 6
		mul_ln36 : 1
		add_ln37_1 : 1
		tmp_1 : 2
		add_ln38 : 1
		tmp_2 : 2
	State 7
		tmp_1_cast1 : 1
		mul_ln37_2 : 1
		mul_ln38 : 1
	State 8
		tmp_cast : 1
		select_ln36 : 2
		zext_ln36 : 3
		sub_ln36_1 : 4
		r : 5
		trunc_ln26 : 6
		tmp_3_cast2 : 1
		tmp_5_cast3 : 1
	State 9
		tmp_2_cast : 1
		select_ln37 : 2
		zext_ln37 : 3
		sub_ln37_1 : 4
		g : 5
		trunc_ln26_1 : 6
		tmp_4_cast : 1
		select_ln38 : 2
		zext_ln38 : 3
		sub_ln38_1 : 4
		b : 5
		trunc_ln26_2 : 6
		p_a_1 : 1
		trunc_ln40 : 2
		tmp_3 : 2
		icmp_ln40_1 : 3
		r_1 : 4
	State 10
		p_a_3 : 1
		trunc_ln41 : 2
		tmp_4 : 2
		icmp_ln41_1 : 3
		g_1 : 4
		zext_ln26_1 : 5
		p_a_5 : 1
		trunc_ln42 : 2
		tmp_5 : 2
		icmp_ln42_1 : 3
		b_1 : 4
		zext_ln26_2 : 5
		write_ln48 : 1
		write_ln49 : 6
		write_ln50 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_331       |    4    |   173   |    54   |
|          |        grp_fu_336       |    4    |   173   |    54   |
|    mul   |        grp_fu_341       |    4    |   173   |    54   |
|          |        grp_fu_346       |    2    |   165   |    50   |
|          |        grp_fu_351       |    2    |   165   |    50   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln36_2_fu_479    |    0    |    0    |    39   |
|          |    sub_ln36_3_fu_501    |    0    |    0    |    32   |
|          |    sub_ln36_4_fu_517    |    0    |    0    |    32   |
|          |    sub_ln36_5_fu_528    |    0    |    0    |    32   |
|          |    sub_ln38_2_fu_544    |    0    |    0    |    39   |
|          |    sub_ln38_3_fu_566    |    0    |    0    |    32   |
|          |    sub_ln38_4_fu_629    |    0    |    0    |    32   |
|    sub   |    sub_ln36_6_fu_635    |    0    |    0    |    32   |
|          |    sub_ln38_5_fu_667    |    0    |    0    |    32   |
|          |    sub_ln38_6_fu_694    |    0    |    0    |    32   |
|          |     sub_ln36_fu_729     |    0    |    0    |    72   |
|          |    sub_ln36_1_fu_764    |    0    |    0    |    20   |
|          |     sub_ln37_fu_800     |    0    |    0    |    72   |
|          |    sub_ln37_1_fu_835    |    0    |    0    |    20   |
|          |     sub_ln38_fu_851     |    0    |    0    |    72   |
|          |    sub_ln38_1_fu_886    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln24_fu_374     |    0    |    0    |    38   |
|          |    add_ln36_1_fu_490    |    0    |    0    |    32   |
|          |    add_ln38_1_fu_555    |    0    |    0    |    32   |
|          |    add_ln36_2_fu_577    |    0    |    0    |    32   |
|          |    add_ln36_3_fu_587    |    0    |    0    |    32   |
|          |    add_ln36_4_fu_598    |    0    |    0    |    32   |
|    add   |    add_ln36_5_fu_608    |    0    |    0    |    32   |
|          |    add_ln38_2_fu_619    |    0    |    0    |    32   |
|          |     add_ln36_fu_639     |    0    |    0    |    32   |
|          |    add_ln38_3_fu_657    |    0    |    0    |    32   |
|          |     add_ln37_fu_677     |    0    |    0    |    32   |
|          |    add_ln37_1_fu_681    |    0    |    0    |    32   |
|          |     add_ln38_fu_698     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln36_fu_753   |    0    |    0    |    15   |
|          |         r_fu_770        |    0    |    0    |    16   |
|          |    select_ln37_fu_824   |    0    |    0    |    15   |
|          |         g_fu_841        |    0    |    0    |    16   |
|          |    select_ln38_fu_875   |    0    |    0    |    15   |
|  select  |         b_fu_892        |    0    |    0    |    16   |
|          |       p_a_1_fu_907      |    0    |    0    |    15   |
|          |        r_1_fu_934       |    0    |    0    |    8    |
|          |       p_a_3_fu_951      |    0    |    0    |    15   |
|          |        g_1_fu_978       |    0    |    0    |    8    |
|          |       p_a_5_fu_996      |    0    |    0    |    15   |
|          |       b_1_fu_1023       |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln24_fu_368    |    0    |    0    |    39   |
|          |     icmp_ln40_fu_902    |    0    |    0    |    23   |
|          |    icmp_ln40_1_fu_928   |    0    |    0    |    14   |
|   icmp   |     icmp_ln41_fu_946    |    0    |    0    |    23   |
|          |    icmp_ln41_1_fu_972   |    0    |    0    |    14   |
|          |     icmp_ln42_fu_991    |    0    |    0    |    23   |
|          |   icmp_ln42_1_fu_1017   |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |  total_read_read_fu_196 |    0    |    0    |    0    |
|   read   |    empty_read_fu_202    |    0    |    0    |    0    |
|          |   empty_22_read_fu_220  |    0    |    0    |    0    |
|          |   empty_23_read_fu_238  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln48_write_fu_256 |    0    |    0    |    0    |
|   write  | write_ln49_write_fu_281 |    0    |    0    |    0    |
|          | write_ln50_write_fu_306 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      i_cast_fu_364      |    0    |    0    |    0    |
|          |     zext_ln36_fu_760    |    0    |    0    |    0    |
|          |     zext_ln37_fu_831    |    0    |    0    |    0    |
|   zext   |     zext_ln38_fu_882    |    0    |    0    |    0    |
|          |     zext_ln26_fu_942    |    0    |    0    |    0    |
|          |    zext_ln26_1_fu_986   |    0    |    0    |    0    |
|          |   zext_ln26_2_fu_1031   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_y_data_1_fu_385    |    0    |    0    |    0    |
|          |     p_y_keep_fu_389     |    0    |    0    |    0    |
|          |     p_y_strb_fu_393     |    0    |    0    |    0    |
|          |     p_y_user_fu_397     |    0    |    0    |    0    |
|          |     p_y_last_fu_401     |    0    |    0    |    0    |
|          |      p_y_id_fu_405      |    0    |    0    |    0    |
|          |     p_y_dest_fu_409     |    0    |    0    |    0    |
|          |    p_u_data_1_fu_413    |    0    |    0    |    0    |
|          |     p_u_keep_fu_417     |    0    |    0    |    0    |
|          |     p_u_strb_fu_421     |    0    |    0    |    0    |
|extractvalue|     p_u_user_fu_425     |    0    |    0    |    0    |
|          |     p_u_last_fu_429     |    0    |    0    |    0    |
|          |      p_u_id_fu_433      |    0    |    0    |    0    |
|          |     p_u_dest_fu_437     |    0    |    0    |    0    |
|          |    p_v_data_1_fu_441    |    0    |    0    |    0    |
|          |     p_v_keep_fu_445     |    0    |    0    |    0    |
|          |     p_v_strb_fu_449     |    0    |    0    |    0    |
|          |     p_v_user_fu_453     |    0    |    0    |    0    |
|          |     p_v_last_fu_457     |    0    |    0    |    0    |
|          |      p_v_id_fu_461      |    0    |    0    |    0    |
|          |     p_v_dest_fu_465     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln36_fu_469     |    0    |    0    |    0    |
|          |    shl_ln36_1_fu_474    |    0    |    0    |    0    |
|          |    shl_ln36_2_fu_485    |    0    |    0    |    0    |
|          |    shl_ln36_3_fu_496    |    0    |    0    |    0    |
|          |    shl_ln36_6_fu_507    |    0    |    0    |    0    |
|          |    shl_ln36_7_fu_512    |    0    |    0    |    0    |
|          |    shl_ln36_8_fu_523    |    0    |    0    |    0    |
|          |     shl_ln38_fu_534     |    0    |    0    |    0    |
|          |    shl_ln38_1_fu_539    |    0    |    0    |    0    |
|    shl   |    shl_ln38_2_fu_550    |    0    |    0    |    0    |
|          |    shl_ln38_3_fu_561    |    0    |    0    |    0    |
|          |    shl_ln36_4_fu_572    |    0    |    0    |    0    |
|          |    shl_ln36_5_fu_582    |    0    |    0    |    0    |
|          |    shl_ln36_9_fu_593    |    0    |    0    |    0    |
|          |    shl_ln36_10_fu_603   |    0    |    0    |    0    |
|          |    shl_ln38_4_fu_614    |    0    |    0    |    0    |
|          |    shl_ln38_5_fu_624    |    0    |    0    |    0    |
|          |    shl_ln38_6_fu_652    |    0    |    0    |    0    |
|          |    shl_ln38_7_fu_662    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_644       |    0    |    0    |    0    |
| bitselect|       tmp_1_fu_686      |    0    |    0    |    0    |
|          |       tmp_2_fu_703      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln36_fu_673    |    0    |    0    |    0    |
|   sext   |     sext_ln37_fu_721    |    0    |    0    |    0    |
|          |     sext_ln38_fu_725    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    tmp_1_cast1_fu_711   |    0    |    0    |    0    |
|          |     tmp_cast_fu_734     |    0    |    0    |    0    |
|          |    tmp_1_cast_fu_744    |    0    |    0    |    0    |
|          |    tmp_3_cast2_fu_780   |    0    |    0    |    0    |
|          |    tmp_5_cast3_fu_790   |    0    |    0    |    0    |
|partselect|    tmp_2_cast_fu_805    |    0    |    0    |    0    |
|          |    tmp_3_cast_fu_815    |    0    |    0    |    0    |
|          |    tmp_4_cast_fu_856    |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_866    |    0    |    0    |    0    |
|          |       tmp_3_fu_918      |    0    |    0    |    0    |
|          |       tmp_4_fu_962      |    0    |    0    |    0    |
|          |      tmp_5_fu_1007      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln26_fu_776    |    0    |    0    |    0    |
|          |   trunc_ln26_1_fu_847   |    0    |    0    |    0    |
|   trunc  |   trunc_ln26_2_fu_898   |    0    |    0    |    0    |
|          |    trunc_ln40_fu_914    |    0    |    0    |    0    |
|          |    trunc_ln41_fu_958    |    0    |    0    |    0    |
|          |    trunc_ln42_fu_1003   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    16   |   849   |   1606  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln36_3_reg_1187 |   32   |
| add_ln36_5_reg_1194 |   32   |
|  add_ln36_reg_1204  |   32   |
| add_ln37_1_reg_1235 |   32   |
|  add_ln38_reg_1246  |   32   |
|      b_reg_1320     |   16   |
|      g_reg_1310     |   16   |
|      i_reg_1036     |   31   |
|  icmp_ln24_reg_1043 |    1   |
|  mul_ln36_reg_1257  |   65   |
| mul_ln37_1_reg_1220 |   32   |
| mul_ln37_2_reg_1288 |   65   |
|  mul_ln37_reg_1215  |   32   |
|  mul_ln38_reg_1299  |   65   |
| p_u_data_1_reg_1087 |   32   |
|  p_u_dest_reg_1126  |    6   |
|   p_u_id_reg_1121   |    5   |
|  p_u_keep_reg_1101  |    4   |
|  p_u_last_reg_1116  |    1   |
|  p_u_strb_reg_1106  |    4   |
|  p_u_user_reg_1111  |    2   |
| p_v_data_1_reg_1131 |   32   |
|  p_v_dest_reg_1167  |    6   |
|   p_v_id_reg_1162   |    5   |
|  p_v_keep_reg_1142  |    4   |
|  p_v_last_reg_1157  |    1   |
|  p_v_strb_reg_1147  |    4   |
|  p_v_user_reg_1152  |    2   |
| p_y_data_1_reg_1047 |   32   |
|  p_y_dest_reg_1082  |    6   |
|   p_y_id_reg_1077   |    5   |
|  p_y_keep_reg_1057  |    4   |
|  p_y_last_reg_1072  |    1   |
|  p_y_strb_reg_1062  |    4   |
|  p_y_user_reg_1067  |    2   |
|     r_1_reg_1330    |    8   |
|      r_reg_1278     |   16   |
|  sext_ln36_reg_1230 |   65   |
|  sext_ln37_reg_1268 |   65   |
|  sext_ln38_reg_1273 |   65   |
| sub_ln36_3_reg_1172 |   32   |
| sub_ln36_5_reg_1177 |   32   |
| sub_ln38_3_reg_1182 |   32   |
| sub_ln38_4_reg_1199 |   32   |
| sub_ln38_5_reg_1225 |   32   |
| tmp_1_cast1_reg_1263|   16   |
|    tmp_1_reg_1240   |    1   |
|    tmp_2_reg_1251   |    1   |
| tmp_3_cast2_reg_1294|   16   |
| tmp_5_cast3_reg_1305|   16   |
|     tmp_reg_1209    |    1   |
|trunc_ln26_1_reg_1315|   15   |
|trunc_ln26_2_reg_1325|   15   |
| trunc_ln26_reg_1283 |   15   |
+---------------------+--------+
|        Total        |  1120  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_331 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_336 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_341 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    0    ||    27   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   849  |  1606  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |  1120  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    4   |  1969  |  1633  |
+-----------+--------+--------+--------+--------+
