
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017f14  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  080180f8  080180f8  000190f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018684  08018684  0001a200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08018684  08018684  00019684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801868c  0801868c  0001a200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801868c  0801868c  0001968c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018690  08018690  00019690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08018694  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000782c  20000200  08018894  0001a200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007a2c  08018894  0001aa2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00034608  00000000  00000000  0001a230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000727e  00000000  00000000  0004e838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002758  00000000  00000000  00055ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e18  00000000  00000000  00058210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fb89  00000000  00000000  0005a028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030dd6  00000000  00000000  00089bb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012598d  00000000  00000000  000ba987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e0314  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2c0  00000000  00000000  001e0358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001eb618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	080180dc 	.word	0x080180dc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	080180dc 	.word	0x080180dc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <Board1_enter_internal_Normal>:
static void Board1_Normal(void);
static void Board1_Init_Data(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 8000f28:	4b2e      	ldr	r3, [pc, #184]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8000f30:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f32:	220e      	movs	r2, #14
 8000f34:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Global_state_compute = 1U;
 8000f38:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Moving_obstacle = 1U;
 8000f40:	4b28      	ldr	r3, [pc, #160]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_active_No_obstacle = 1U;
 8000f48:	4b26      	ldr	r3, [pc, #152]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 8000f50:	4b24      	ldr	r3, [pc, #144]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.moving_from_left = false;
 8000f58:	4b22      	ldr	r3, [pc, #136]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
  Board1_DW.moving_from_right = false;
 8000f60:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
  Board1_DW.is_active_Obstacle_from_left = 1U;
 8000f68:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8000f70:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f72:	2203      	movs	r2, #3
 8000f74:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Obstacle_from_right = 1U;
 8000f78:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8000f80:	4b18      	ldr	r3, [pc, #96]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f82:	2203      	movs	r2, #3
 8000f84:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Battery_temperature_m = 1U;
 8000f88:	4b16      	ldr	r3, [pc, #88]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_active_Normal_velocity = 1U;
 8000f90:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 8000f98:	4b12      	ldr	r3, [pc, #72]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.limit_velocity = false;
 8000fa0:	4b10      	ldr	r3, [pc, #64]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
  Board1_DW.is_active_Battery_manager = 1U;
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Temperature_manager = 1U;
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 8000fc0:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_active_Combo = 1U;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	2000021c 	.word	0x2000021c

08000fe8 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  return IO_Read_Session();
 8000fec:	f005 ff9e 	bl	8006f2c <IO_Read_Session>
 8000ff0:	4603      	mov	r3, r0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <Board1_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 8001000:	6839      	ldr	r1, [r7, #0]
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f005 fff2 	bl	8006fec <Time_Check_Elapsed_us>
 8001008:	4603      	mov	r3, r0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <Board1_Abort_Communication>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Abort_Communication(void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 8001016:	f005 fdef 	bl	8006bf8 <UART_Stop_DMA>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}

0800101e <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	af00      	add	r7, sp, #0
  IO_Set_SlaveTalk();
 8001022:	f005 ff95 	bl	8006f50 <IO_Set_SlaveTalk>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}

0800102a <Board1_Send_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Ping(void)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 800102e:	f005 fe7d 	bl	8006d2c <UART_Send_Ping>
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}

08001036 <Board1_Get_Timestamp>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_Get_Timestamp(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 800103a:	f005 ffcb 	bl	8006fd4 <Time_Get_Tick>
 800103e:	4603      	mov	r3, r0
}
 8001040:	4618      	mov	r0, r3
 8001042:	bd80      	pop	{r7, pc}

08001044 <Board1_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rx_Finished(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001048:	f005 fdc2 	bl	8006bd0 <UART_Is_Rx_Complete>
 800104c:	4603      	mov	r3, r0
}
 800104e:	4618      	mov	r0, r3
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <Board1_Verify_Ping>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Ping(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board1_DW.receivedPing);
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <Board1_Verify_Ping+0x18>)
 800105a:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 800105e:	4618      	mov	r0, r3
 8001060:	f005 febc 	bl	8006ddc <UART_Check_Ping>
 8001064:	4603      	mov	r3, r0
}
 8001066:	4618      	mov	r0, r3
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000021c 	.word	0x2000021c

08001070 <Board1_Wait_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Ping(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <Board1_Wait_Ping+0x10>)
 8001076:	f005 fe9f 	bl	8006db8 <UART_Wait_Ping>
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000312 	.word	0x20000312

08001084 <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  IO_Reset_SlaveTalk();
 8001088:	f005 ff6e 	bl	8006f68 <IO_Reset_SlaveTalk>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}

08001090 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  return IO_Read_MasterTalk();
 8001094:	f005 ff74 	bl	8006f80 <IO_Read_MasterTalk>
 8001098:	4603      	mov	r3, r0
}
 800109a:	4618      	mov	r0, r3
 800109c:	bd80      	pop	{r7, pc}

0800109e <Board1_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Tx_Finished(void)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 80010a2:	f005 fd81 	bl	8006ba8 <UART_Is_Tx_Complete>
 80010a6:	4603      	mov	r3, r0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	bd80      	pop	{r7, pc}

080010ac <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(boolean_T degraded)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  OS_Enter_Critical();
 80010b6:	f005 ffd3 	bl	8007060 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  /* Inport: '<Root>/battery_voltage' */
  Board1_Y.output.rif_FA = 0.0F;
 80010ba:	4b32      	ldr	r3, [pc, #200]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 80010c2:	4b30      	ldr	r3, [pc, #192]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 80010ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 80010d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010dc:	2202      	movs	r2, #2
 80010de:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 80010e0:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.mux = false;
 80010e6:	4b27      	ldr	r3, [pc, #156]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	75da      	strb	r2, [r3, #23]
  if (Board1_DW.working_status == MOTOR_ERROR_WORKING) {
 80010ec:	4b26      	ldr	r3, [pc, #152]	@ (8001188 <Board1_stop_motors+0xdc>)
 80010ee:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d10c      	bne.n	8001110 <Board1_stop_motors+0x64>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = BLINKING_RED_SLOW;
 80010f6:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010f8:	2205      	movs	r2, #5
 80010fa:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = BLINKING_RED_SLOW;
 80010fc:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010fe:	2205      	movs	r2, #5
 8001100:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_led = EMERGENCY_LIGHTS;
 8001102:	4b20      	ldr	r3, [pc, #128]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001104:	2207      	movs	r2, #7
 8001106:	74da      	strb	r2, [r3, #19]
    Board1_Y.output.rear_sign = SIGN_RED;
 8001108:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <Board1_stop_motors+0xd8>)
 800110a:	2204      	movs	r2, #4
 800110c:	751a      	strb	r2, [r3, #20]
 800110e:	e032      	b.n	8001176 <Board1_stop_motors+0xca>
  } else if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 8001110:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <Board1_stop_motors+0xe0>)
 8001112:	edd3 7a01 	vldr	s15, [r3, #4]
 8001116:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 800111a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	d50c      	bpl.n	800113e <Board1_stop_motors+0x92>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001126:	2200      	movs	r2, #0
 8001128:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 800112a:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <Board1_stop_motors+0xd8>)
 800112c:	2200      	movs	r2, #0
 800112e:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = SIGN_OFF;
 8001130:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001132:	2200      	movs	r2, #0
 8001134:	751a      	strb	r2, [r3, #20]
    Board1_Y.output.rear_led = IDLE;
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001138:	2200      	movs	r2, #0
 800113a:	74da      	strb	r2, [r3, #19]
 800113c:	e01b      	b.n	8001176 <Board1_stop_motors+0xca>
  } else if (degraded) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00c      	beq.n	800115e <Board1_stop_motors+0xb2>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001144:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001146:	2200      	movs	r2, #0
 8001148:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 800114a:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <Board1_stop_motors+0xd8>)
 800114c:	2200      	movs	r2, #0
 800114e:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_led = DEGRADED_LIGHTS;
 8001150:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001152:	2208      	movs	r2, #8
 8001154:	74da      	strb	r2, [r3, #19]
    Board1_Y.output.rear_sign = SIGN_YELLOW;
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001158:	2205      	movs	r2, #5
 800115a:	751a      	strb	r2, [r3, #20]
 800115c:	e00b      	b.n	8001176 <Board1_stop_motors+0xca>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001160:	2202      	movs	r2, #2
 8001162:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 8001164:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001166:	2202      	movs	r2, #2
 8001168:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_led = BRAKING_LIGHTS;
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <Board1_stop_motors+0xd8>)
 800116c:	2202      	movs	r2, #2
 800116e:	74da      	strb	r2, [r3, #19]
    Board1_Y.output.rear_sign = SIGN_RED;
 8001170:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001172:	2204      	movs	r2, #4
 8001174:	751a      	strb	r2, [r3, #20]
  }

  OS_Exit_Critical();
 8001176:	f005 ff79 	bl	800706c <OS_Exit_Critical>

  /* End of Inport: '<Root>/battery_voltage' */
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000370 	.word	0x20000370
 8001188:	2000021c 	.word	0x2000021c
 800118c:	2000035c 	.word	0x2000035c

08001190 <Board1_Send_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Decision(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 8001194:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <Board1_Send_Decision+0x10>)
 8001196:	f005 fd99 	bl	8006ccc <UART_Send_Decision>
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200002a4 	.word	0x200002a4

080011a4 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  Board1_DW.is_Combo = Board1_IN_NO_ACTIVE_CHILD;
 80011a8:	4b28      	ldr	r3, [pc, #160]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_active_Combo = 0U;
 80011b0:	4b26      	ldr	r3, [pc, #152]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 80011b8:	4b24      	ldr	r3, [pc, #144]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_active_Temperature_manager = 0U;
 80011c0:	4b22      	ldr	r3, [pc, #136]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 80011c8:	4b20      	ldr	r3, [pc, #128]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Battery_manager = 0U;
 80011d0:	4b1e      	ldr	r3, [pc, #120]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 80011d8:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011da:	2200      	movs	r2, #0
 80011dc:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Normal_velocity = 0U;
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Battery_temperature_m = 0U;
 80011e8:	4b18      	ldr	r3, [pc, #96]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 80011f0:	4b16      	ldr	r3, [pc, #88]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Obstacle_from_right = 0U;
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Obstacle_from_left = 0U;
 8001208:	4b10      	ldr	r3, [pc, #64]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 8001210:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_active_No_obstacle = 0U;
 8001218:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800121a:	2200      	movs	r2, #0
 800121c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Moving_obstacle = 0U;
 8001220:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001222:	2200      	movs	r2, #0
 8001224:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_active_Global_state_compute = 0U;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Supervisor = 0U;
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	2000021c 	.word	0x2000021c

08001250 <Board1_Write_Output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Write_Output(void)
{
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001254:	f005 ff04 	bl	8007060 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 8001258:	4a07      	ldr	r2, [pc, #28]	@ (8001278 <Board1_Write_Output+0x28>)
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <Board1_Write_Output+0x2c>)
 800125c:	4615      	mov	r5, r2
 800125e:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001262:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001264:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001266:	e894 0003 	ldmia.w	r4, {r0, r1}
 800126a:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 800126e:	f005 fefd 	bl	800706c <OS_Exit_Critical>
}
 8001272:	bf00      	nop
 8001274:	bdb0      	pop	{r4, r5, r7, pc}
 8001276:	bf00      	nop
 8001278:	20000370 	.word	0x20000370
 800127c:	2000021c 	.word	0x2000021c

08001280 <Board1_Decision_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_transmitted(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 8001286:	f7ff feaf 	bl	8000fe8 <Board1_isSessionhigh>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	bf0c      	ite	eq
 8001290:	2301      	moveq	r3, #1
 8001292:	2300      	movne	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 80de 	beq.w	800145c <Board1_Decision_transmitted+0x1dc>
    b = false;
 80012a0:	2300      	movs	r3, #0
 80012a2:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.mux == Board1_DW.receivedDecisionPacket.decision.mux)
 80012a4:	4b89      	ldr	r3, [pc, #548]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012a6:	f893 209f 	ldrb.w	r2, [r3, #159]	@ 0x9f
 80012aa:	4b88      	ldr	r3, [pc, #544]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012ac:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 80012b0:	429a      	cmp	r2, r3
 80012b2:	f040 80b0 	bne.w	8001416 <Board1_Decision_transmitted+0x196>
    {
      if (Board1_DW.decision.relay ==
 80012b6:	4b85      	ldr	r3, [pc, #532]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012b8:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
          Board1_DW.receivedDecisionPacket.decision.relay) {
 80012bc:	4b83      	ldr	r3, [pc, #524]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012be:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
      if (Board1_DW.decision.relay ==
 80012c2:	429a      	cmp	r2, r3
 80012c4:	f040 80a4 	bne.w	8001410 <Board1_Decision_transmitted+0x190>
        d_p = false;
 80012c8:	2300      	movs	r3, #0
 80012ca:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.mode == (int32_T)
 80012cc:	4b7f      	ldr	r3, [pc, #508]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012ce:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.receivedDecisionPacket.decision.mode) {
 80012d2:	4b7e      	ldr	r3, [pc, #504]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012d4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        if ((int32_T)Board1_DW.decision.mode == (int32_T)
 80012d8:	429a      	cmp	r2, r3
 80012da:	d101      	bne.n	80012e0 <Board1_Decision_transmitted+0x60>
          d_p = true;
 80012dc:	2301      	movs	r3, #1
 80012de:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 80012e0:	79bb      	ldrb	r3, [r7, #6]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f000 8091 	beq.w	800140a <Board1_Decision_transmitted+0x18a>
          d_p = false;
 80012e8:	2300      	movs	r3, #0
 80012ea:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80012ec:	4b77      	ldr	r3, [pc, #476]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012ee:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
              Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 80012f2:	4b76      	ldr	r3, [pc, #472]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012f4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
          if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d101      	bne.n	8001300 <Board1_Decision_transmitted+0x80>
            d_p = true;
 80012fc:	2301      	movs	r3, #1
 80012fe:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 8001300:	79bb      	ldrb	r3, [r7, #6]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d07e      	beq.n	8001404 <Board1_Decision_transmitted+0x184>
            d_p = false;
 8001306:	2300      	movs	r3, #0
 8001308:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 800130a:	4b70      	ldr	r3, [pc, #448]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800130c:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
                Board1_DW.receivedDecisionPacket.decision.rear_led) {
 8001310:	4b6e      	ldr	r3, [pc, #440]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001312:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
            if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 8001316:	429a      	cmp	r2, r3
 8001318:	d101      	bne.n	800131e <Board1_Decision_transmitted+0x9e>
              d_p = true;
 800131a:	2301      	movs	r3, #1
 800131c:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 800131e:	79bb      	ldrb	r3, [r7, #6]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d06c      	beq.n	80013fe <Board1_Decision_transmitted+0x17e>
              d_p = false;
 8001324:	2300      	movs	r3, #0
 8001326:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 8001328:	4b68      	ldr	r3, [pc, #416]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800132a:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                  Board1_DW.receivedDecisionPacket.decision.led_B) {
 800132e:	4b67      	ldr	r3, [pc, #412]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001330:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
              if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 8001334:	429a      	cmp	r2, r3
 8001336:	d101      	bne.n	800133c <Board1_Decision_transmitted+0xbc>
                d_p = true;
 8001338:	2301      	movs	r3, #1
 800133a:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 800133c:	79bb      	ldrb	r3, [r7, #6]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d05a      	beq.n	80013f8 <Board1_Decision_transmitted+0x178>
                d_p = false;
 8001342:	2300      	movs	r3, #0
 8001344:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001346:	4b61      	ldr	r3, [pc, #388]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001348:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                    Board1_DW.receivedDecisionPacket.decision.led_A) {
 800134c:	4b5f      	ldr	r3, [pc, #380]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800134e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001352:	429a      	cmp	r2, r3
 8001354:	d101      	bne.n	800135a <Board1_Decision_transmitted+0xda>
                  d_p = true;
 8001356:	2301      	movs	r3, #1
 8001358:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d048      	beq.n	80013f2 <Board1_Decision_transmitted+0x172>
                  d_p = false;
 8001360:	2300      	movs	r3, #0
 8001362:	71bb      	strb	r3, [r7, #6]
                  if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001364:	4b59      	ldr	r3, [pc, #356]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001366:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                      Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 800136a:	4b58      	ldr	r3, [pc, #352]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800136c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                  if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001370:	429a      	cmp	r2, r3
 8001372:	d101      	bne.n	8001378 <Board1_Decision_transmitted+0xf8>
                    d_p = true;
 8001374:	2301      	movs	r3, #1
 8001376:	71bb      	strb	r3, [r7, #6]
                  }

                  if (d_p) {
 8001378:	79bb      	ldrb	r3, [r7, #6]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d036      	beq.n	80013ec <Board1_Decision_transmitted+0x16c>
                    if (Board1_DW.decision.rif_BB ==
 800137e:	4b53      	ldr	r3, [pc, #332]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001380:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                        Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 8001384:	4b51      	ldr	r3, [pc, #324]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001386:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                    if (Board1_DW.decision.rif_BB ==
 800138a:	eeb4 7a67 	vcmp.f32	s14, s15
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	d128      	bne.n	80013e6 <Board1_Decision_transmitted+0x166>
                      if (Board1_DW.decision.rif_BA ==
 8001394:	4b4d      	ldr	r3, [pc, #308]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001396:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                          Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 800139a:	4b4c      	ldr	r3, [pc, #304]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800139c:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                      if (Board1_DW.decision.rif_BA ==
 80013a0:	eeb4 7a67 	vcmp.f32	s14, s15
 80013a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a8:	d11a      	bne.n	80013e0 <Board1_Decision_transmitted+0x160>
                        d_p = ((Board1_DW.decision.rif_FB ==
 80013aa:	4b48      	ldr	r3, [pc, #288]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013ac:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                                Board1_DW.receivedDecisionPacket.decision.rif_FB)
 80013b0:	4b46      	ldr	r3, [pc, #280]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013b2:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
                               && (Board1_DW.decision.rif_FA ==
 80013b6:	eeb4 7a67 	vcmp.f32	s14, s15
 80013ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013be:	d10c      	bne.n	80013da <Board1_Decision_transmitted+0x15a>
 80013c0:	4b42      	ldr	r3, [pc, #264]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013c2:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                                   Board1_DW.receivedDecisionPacket.decision.rif_FA));
 80013c6:	4b41      	ldr	r3, [pc, #260]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013c8:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                               && (Board1_DW.decision.rif_FA ==
 80013cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	d101      	bne.n	80013da <Board1_Decision_transmitted+0x15a>
 80013d6:	2301      	movs	r3, #1
 80013d8:	e000      	b.n	80013dc <Board1_Decision_transmitted+0x15c>
 80013da:	2300      	movs	r3, #0
                        d_p = ((Board1_DW.decision.rif_FB ==
 80013dc:	71bb      	strb	r3, [r7, #6]
 80013de:	e01c      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                      } else {
                        d_p = false;
 80013e0:	2300      	movs	r3, #0
 80013e2:	71bb      	strb	r3, [r7, #6]
 80013e4:	e019      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                      }
                    } else {
                      d_p = false;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71bb      	strb	r3, [r7, #6]
 80013ea:	e016      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                    }
                  } else {
                    d_p = false;
 80013ec:	2300      	movs	r3, #0
 80013ee:	71bb      	strb	r3, [r7, #6]
 80013f0:	e013      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                  }
                } else {
                  d_p = false;
 80013f2:	2300      	movs	r3, #0
 80013f4:	71bb      	strb	r3, [r7, #6]
 80013f6:	e010      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                }
              } else {
                d_p = false;
 80013f8:	2300      	movs	r3, #0
 80013fa:	71bb      	strb	r3, [r7, #6]
 80013fc:	e00d      	b.n	800141a <Board1_Decision_transmitted+0x19a>
              }
            } else {
              d_p = false;
 80013fe:	2300      	movs	r3, #0
 8001400:	71bb      	strb	r3, [r7, #6]
 8001402:	e00a      	b.n	800141a <Board1_Decision_transmitted+0x19a>
            }
          } else {
            d_p = false;
 8001404:	2300      	movs	r3, #0
 8001406:	71bb      	strb	r3, [r7, #6]
 8001408:	e007      	b.n	800141a <Board1_Decision_transmitted+0x19a>
          }
        } else {
          d_p = false;
 800140a:	2300      	movs	r3, #0
 800140c:	71bb      	strb	r3, [r7, #6]
 800140e:	e004      	b.n	800141a <Board1_Decision_transmitted+0x19a>
        }
      } else {
        d_p = false;
 8001410:	2300      	movs	r3, #0
 8001412:	71bb      	strb	r3, [r7, #6]
 8001414:	e001      	b.n	800141a <Board1_Decision_transmitted+0x19a>
      }
    } else {
      d_p = false;
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <Board1_Decision_transmitted+0x1a4>
      b = true;
 8001420:	2301      	movs	r3, #1
 8001422:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <Board1_Decision_transmitted+0x1b8>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 800142a:	4b28      	ldr	r3, [pc, #160]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800142c:	220a      	movs	r2, #10
 800142e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Write_Output();
 8001432:	f7ff ff0d 	bl	8001250 <Board1_Write_Output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 8001436:	e045      	b.n	80014c4 <Board1_Decision_transmitted+0x244>
      Board1_exit_internal_Normal();
 8001438:	f7ff feb4 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800143c:	f7ff fde9 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 8001440:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001442:	2203      	movs	r2, #3
 8001444:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_resetSTalk();
 8001448:	f7ff fe1c 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 800144c:	4b1f      	ldr	r3, [pc, #124]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board1_stop_motors(false);
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff fe29 	bl	80010ac <Board1_stop_motors>
}
 800145a:	e033      	b.n	80014c4 <Board1_Decision_transmitted+0x244>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800145e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001462:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff fdc5 	bl	8000ff6 <Board1_Check_Timeout_Us>
 800146c:	4603      	mov	r3, r0
 800146e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d026      	beq.n	80014c4 <Board1_Decision_transmitted+0x244>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001478:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800147c:	2b00      	cmp	r3, #0
 800147e:	d110      	bne.n	80014a2 <Board1_Decision_transmitted+0x222>
        Board1_DW.retransmitted = 1U;
 8001480:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001482:	2201      	movs	r2, #1
 8001484:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 8001488:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800148a:	220b      	movs	r2, #11
 800148c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Send_Decision();
 8001490:	f7ff fe7e 	bl	8001190 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001494:	f7ff fdcf 	bl	8001036 <Board1_Get_Timestamp>
 8001498:	4603      	mov	r3, r0
 800149a:	4a0c      	ldr	r2, [pc, #48]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800149c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 80014a0:	e010      	b.n	80014c4 <Board1_Decision_transmitted+0x244>
        Board1_stop_motors(true);
 80014a2:	2001      	movs	r0, #1
 80014a4:	f7ff fe02 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80014a8:	f7ff fe7c 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80014ac:	f7ff fdb1 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 80014b8:	f7ff fdb1 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80014bc:	4b03      	ldr	r3, [pc, #12]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80014be:	2202      	movs	r2, #2
 80014c0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000021c 	.word	0x2000021c

080014d0 <Board1_Send_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Global_State(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 80014d4:	4802      	ldr	r0, [pc, #8]	@ (80014e0 <Board1_Send_Global_State+0x10>)
 80014d6:	f005 fbc9 	bl	8006c6c <UART_Send_GlobalState>
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000254 	.word	0x20000254

080014e4 <Board1_isequal_o>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_o(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	460a      	mov	r2, r1
 80014ee:	71fb      	strb	r3, [r7, #7]
 80014f0:	4613      	mov	r3, r2
 80014f2:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 80014f4:	2300      	movs	r3, #0
 80014f6:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 80014f8:	79fa      	ldrb	r2, [r7, #7]
 80014fa:	79bb      	ldrb	r3, [r7, #6]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d101      	bne.n	8001504 <Board1_isequal_o+0x20>
    p = true;
 8001500:	2301      	movs	r3, #1
 8001502:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 8001504:	7bfb      	ldrb	r3, [r7, #15]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <Board1_isequal>:
  boolean_T varargin_1_limit_vel, int8_T varargin_1_change_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, int8_T
  varargin_2_change_vel, boolean_T varargin_2_obs_detection)
{
 8001512:	b590      	push	{r4, r7, lr}
 8001514:	b087      	sub	sp, #28
 8001516:	af00      	add	r7, sp, #0
 8001518:	ed87 0a03 	vstr	s0, [r7, #12]
 800151c:	edc7 0a02 	vstr	s1, [r7, #8]
 8001520:	4604      	mov	r4, r0
 8001522:	4608      	mov	r0, r1
 8001524:	4611      	mov	r1, r2
 8001526:	461a      	mov	r2, r3
 8001528:	4623      	mov	r3, r4
 800152a:	80fb      	strh	r3, [r7, #6]
 800152c:	4603      	mov	r3, r0
 800152e:	80bb      	strh	r3, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	807b      	strh	r3, [r7, #2]
 8001534:	4613      	mov	r3, r2
 8001536:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 8001538:	2300      	movs	r3, #0
 800153a:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 800153c:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8001540:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 8001544:	429a      	cmp	r2, r3
 8001546:	f040 8118 	bne.w	800177a <Board1_isequal+0x268>
    if (varargin_1_change_vel == varargin_2_change_vel) {
 800154a:	f997 205c 	ldrsb.w	r2, [r7, #92]	@ 0x5c
 800154e:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 8001552:	429a      	cmp	r2, r3
 8001554:	f040 810e 	bne.w	8001774 <Board1_isequal+0x262>
      if (varargin_1_limit_vel == varargin_2_limit_vel) {
 8001558:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800155c:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8001560:	429a      	cmp	r2, r3
 8001562:	f040 8104 	bne.w	800176e <Board1_isequal+0x25c>
        if (varargin_1_spc_retro == varargin_2_spc_retro) {
 8001566:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800156a:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800156e:	429a      	cmp	r2, r3
 8001570:	f040 80fa 	bne.w	8001768 <Board1_isequal+0x256>
          if (Board1_isequal_o(varargin_1_mov_obs, varargin_2_mov_obs)) {
 8001574:	f897 2090 	ldrb.w	r2, [r7, #144]	@ 0x90
 8001578:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800157c:	4611      	mov	r1, r2
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff ffb0 	bl	80014e4 <Board1_isequal_o>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 80eb 	beq.w	8001762 <Board1_isequal+0x250>
            if (varargin_1_stateB2.gyroError == varargin_2_stateB2.gyroError) {
 800158c:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8001590:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8001594:	429a      	cmp	r2, r3
 8001596:	d17d      	bne.n	8001694 <Board1_isequal+0x182>
              if (varargin_1_stateB2.controllerError ==
 8001598:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
                  varargin_2_stateB2.controllerError) {
 800159c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
              if (varargin_1_stateB2.controllerError ==
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d174      	bne.n	800168e <Board1_isequal+0x17c>
                if (varargin_1_stateB2.controller_battery ==
 80015a4:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
                    varargin_2_stateB2.controller_battery) {
 80015a8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
                if (varargin_1_stateB2.controller_battery ==
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d16b      	bne.n	8001688 <Board1_isequal+0x176>
                  if (varargin_1_stateB2.l_stick_button ==
 80015b0:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
                      varargin_2_stateB2.l_stick_button) {
 80015b4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
                  if (varargin_1_stateB2.l_stick_button ==
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d162      	bne.n	8001682 <Board1_isequal+0x170>
                    if (varargin_1_stateB2.r_stick_button ==
 80015bc:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
                        varargin_2_stateB2.r_stick_button) {
 80015c0:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
                    if (varargin_1_stateB2.r_stick_button ==
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d159      	bne.n	800167c <Board1_isequal+0x16a>
                      if (varargin_1_stateB2.button4 ==
 80015c8:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
                          varargin_2_stateB2.button4) {
 80015cc:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
                      if (varargin_1_stateB2.button4 ==
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d150      	bne.n	8001676 <Board1_isequal+0x164>
                        if (varargin_1_stateB2.button3 ==
 80015d4:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
                            varargin_2_stateB2.button3) {
 80015d8:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
                        if (varargin_1_stateB2.button3 ==
 80015dc:	429a      	cmp	r2, r3
 80015de:	d147      	bne.n	8001670 <Board1_isequal+0x15e>
                          if (varargin_1_stateB2.button2 ==
 80015e0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
                              varargin_2_stateB2.button2) {
 80015e4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
                          if (varargin_1_stateB2.button2 ==
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d13e      	bne.n	800166a <Board1_isequal+0x158>
                            if (varargin_1_stateB2.button1 ==
 80015ec:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
                                varargin_2_stateB2.button1) {
 80015f0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
                            if (varargin_1_stateB2.button1 ==
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d135      	bne.n	8001664 <Board1_isequal+0x152>
                              if (varargin_1_stateB2.controller_x ==
 80015f8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
                                  varargin_2_stateB2.controller_x) {
 80015fc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
                              if (varargin_1_stateB2.controller_x ==
 8001600:	429a      	cmp	r2, r3
 8001602:	d12c      	bne.n	800165e <Board1_isequal+0x14c>
                                if (varargin_1_stateB2.controller_y ==
 8001604:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
                                    varargin_2_stateB2.controller_y) {
 8001608:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
                                if (varargin_1_stateB2.controller_y ==
 800160c:	429a      	cmp	r2, r3
 800160e:	d123      	bne.n	8001658 <Board1_isequal+0x146>
                                  if (varargin_1_stateB2.sonar3 ==
 8001610:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
                                      varargin_2_stateB2.sonar3) {
 8001614:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
                                  if (varargin_1_stateB2.sonar3 ==
 8001618:	429a      	cmp	r2, r3
 800161a:	d11a      	bne.n	8001652 <Board1_isequal+0x140>
                                    if (varargin_1_stateB2.sonar2 ==
 800161c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
                                        varargin_2_stateB2.sonar2) {
 800161e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
                                    if (varargin_1_stateB2.sonar2 ==
 8001622:	429a      	cmp	r2, r3
 8001624:	d112      	bne.n	800164c <Board1_isequal+0x13a>
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 8001626:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                                              varargin_2_stateB2.sonar1) &&
 8001628:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800162c:	429a      	cmp	r2, r3
 800162e:	d10a      	bne.n	8001646 <Board1_isequal+0x134>
                                             (varargin_1_stateB2.gyroYaw ==
 8001630:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
                                              varargin_2_stateB2.gyroYaw));
 8001634:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
                                              varargin_2_stateB2.sonar1) &&
 8001638:	eeb4 7a67 	vcmp.f32	s14, s15
 800163c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001640:	d101      	bne.n	8001646 <Board1_isequal+0x134>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <Board1_isequal+0x136>
 8001646:	2300      	movs	r3, #0
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 8001648:	75fb      	strb	r3, [r7, #23]
 800164a:	e025      	b.n	8001698 <Board1_isequal+0x186>
                                    } else {
                                      e_p = false;
 800164c:	2300      	movs	r3, #0
 800164e:	75fb      	strb	r3, [r7, #23]
 8001650:	e022      	b.n	8001698 <Board1_isequal+0x186>
                                    }
                                  } else {
                                    e_p = false;
 8001652:	2300      	movs	r3, #0
 8001654:	75fb      	strb	r3, [r7, #23]
 8001656:	e01f      	b.n	8001698 <Board1_isequal+0x186>
                                  }
                                } else {
                                  e_p = false;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
 800165c:	e01c      	b.n	8001698 <Board1_isequal+0x186>
                                }
                              } else {
                                e_p = false;
 800165e:	2300      	movs	r3, #0
 8001660:	75fb      	strb	r3, [r7, #23]
 8001662:	e019      	b.n	8001698 <Board1_isequal+0x186>
                              }
                            } else {
                              e_p = false;
 8001664:	2300      	movs	r3, #0
 8001666:	75fb      	strb	r3, [r7, #23]
 8001668:	e016      	b.n	8001698 <Board1_isequal+0x186>
                            }
                          } else {
                            e_p = false;
 800166a:	2300      	movs	r3, #0
 800166c:	75fb      	strb	r3, [r7, #23]
 800166e:	e013      	b.n	8001698 <Board1_isequal+0x186>
                          }
                        } else {
                          e_p = false;
 8001670:	2300      	movs	r3, #0
 8001672:	75fb      	strb	r3, [r7, #23]
 8001674:	e010      	b.n	8001698 <Board1_isequal+0x186>
                        }
                      } else {
                        e_p = false;
 8001676:	2300      	movs	r3, #0
 8001678:	75fb      	strb	r3, [r7, #23]
 800167a:	e00d      	b.n	8001698 <Board1_isequal+0x186>
                      }
                    } else {
                      e_p = false;
 800167c:	2300      	movs	r3, #0
 800167e:	75fb      	strb	r3, [r7, #23]
 8001680:	e00a      	b.n	8001698 <Board1_isequal+0x186>
                    }
                  } else {
                    e_p = false;
 8001682:	2300      	movs	r3, #0
 8001684:	75fb      	strb	r3, [r7, #23]
 8001686:	e007      	b.n	8001698 <Board1_isequal+0x186>
                  }
                } else {
                  e_p = false;
 8001688:	2300      	movs	r3, #0
 800168a:	75fb      	strb	r3, [r7, #23]
 800168c:	e004      	b.n	8001698 <Board1_isequal+0x186>
                }
              } else {
                e_p = false;
 800168e:	2300      	movs	r3, #0
 8001690:	75fb      	strb	r3, [r7, #23]
 8001692:	e001      	b.n	8001698 <Board1_isequal+0x186>
              }
            } else {
              e_p = false;
 8001694:	2300      	movs	r3, #0
 8001696:	75fb      	strb	r3, [r7, #23]
            }

            if (e_p) {
 8001698:	7dfb      	ldrb	r3, [r7, #23]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d05e      	beq.n	800175c <Board1_isequal+0x24a>
              if (varargin_1_stateB1_motorError_1 ==
                  varargin_2_stateB1.motorError_BB) {
 800169e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
              if (varargin_1_stateB1_motorError_1 ==
 80016a2:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d155      	bne.n	8001756 <Board1_isequal+0x244>
                if (varargin_1_stateB1_motorError_B ==
                    varargin_2_stateB1.motorError_BA) {
 80016aa:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
                if (varargin_1_stateB1_motorError_B ==
 80016ae:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d14c      	bne.n	8001750 <Board1_isequal+0x23e>
                  if (varargin_1_stateB1_motorError_0 ==
                      varargin_2_stateB1.motorError_FB) {
 80016b6:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
                  if (varargin_1_stateB1_motorError_0 ==
 80016ba:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80016be:	429a      	cmp	r2, r3
 80016c0:	d143      	bne.n	800174a <Board1_isequal+0x238>
                    if (varargin_1_stateB1_motorError_F ==
                        varargin_2_stateB1.motorError_FA) {
 80016c2:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
                    if (varargin_1_stateB1_motorError_F ==
 80016c6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d13a      	bne.n	8001744 <Board1_isequal+0x232>
                      if (varargin_1_stateB1_velocity_BB ==
                          varargin_2_stateB1.velocity_BB) {
 80016ce:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
                      if (varargin_1_stateB1_velocity_BB ==
 80016d2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d131      	bne.n	800173e <Board1_isequal+0x22c>
                        if (varargin_1_stateB1_velocity_BA ==
                            varargin_2_stateB1.velocity_BA) {
 80016da:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
                        if (varargin_1_stateB1_velocity_BA ==
 80016de:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d128      	bne.n	8001738 <Board1_isequal+0x226>
                          if (varargin_1_stateB1_velocity_FB ==
                              varargin_2_stateB1.velocity_FB) {
 80016e6:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
                          if (varargin_1_stateB1_velocity_FB ==
 80016ea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d11f      	bne.n	8001732 <Board1_isequal+0x220>
                            if (varargin_1_stateB1_velocity_FA ==
                                varargin_2_stateB1.velocity_FA) {
 80016f2:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
                            if (varargin_1_stateB1_velocity_FA ==
 80016f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d116      	bne.n	800172c <Board1_isequal+0x21a>
                              e_p = ((varargin_1_stateB1_temperature ==
                                      varargin_2_stateB1.temperature) &&
 80016fe:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001702:	ed97 7a02 	vldr	s14, [r7, #8]
 8001706:	eeb4 7a67 	vcmp.f32	s14, s15
 800170a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170e:	d10a      	bne.n	8001726 <Board1_isequal+0x214>
                                     (varargin_1_stateB1_battery_volt ==
                                      varargin_2_stateB1.battery_voltage));
 8001710:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
                                      varargin_2_stateB1.temperature) &&
 8001714:	ed97 7a03 	vldr	s14, [r7, #12]
 8001718:	eeb4 7a67 	vcmp.f32	s14, s15
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001720:	d101      	bne.n	8001726 <Board1_isequal+0x214>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <Board1_isequal+0x216>
 8001726:	2300      	movs	r3, #0
                              e_p = ((varargin_1_stateB1_temperature ==
 8001728:	75fb      	strb	r3, [r7, #23]
 800172a:	e028      	b.n	800177e <Board1_isequal+0x26c>
                            } else {
                              e_p = false;
 800172c:	2300      	movs	r3, #0
 800172e:	75fb      	strb	r3, [r7, #23]
 8001730:	e025      	b.n	800177e <Board1_isequal+0x26c>
                            }
                          } else {
                            e_p = false;
 8001732:	2300      	movs	r3, #0
 8001734:	75fb      	strb	r3, [r7, #23]
 8001736:	e022      	b.n	800177e <Board1_isequal+0x26c>
                          }
                        } else {
                          e_p = false;
 8001738:	2300      	movs	r3, #0
 800173a:	75fb      	strb	r3, [r7, #23]
 800173c:	e01f      	b.n	800177e <Board1_isequal+0x26c>
                        }
                      } else {
                        e_p = false;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]
 8001742:	e01c      	b.n	800177e <Board1_isequal+0x26c>
                      }
                    } else {
                      e_p = false;
 8001744:	2300      	movs	r3, #0
 8001746:	75fb      	strb	r3, [r7, #23]
 8001748:	e019      	b.n	800177e <Board1_isequal+0x26c>
                    }
                  } else {
                    e_p = false;
 800174a:	2300      	movs	r3, #0
 800174c:	75fb      	strb	r3, [r7, #23]
 800174e:	e016      	b.n	800177e <Board1_isequal+0x26c>
                  }
                } else {
                  e_p = false;
 8001750:	2300      	movs	r3, #0
 8001752:	75fb      	strb	r3, [r7, #23]
 8001754:	e013      	b.n	800177e <Board1_isequal+0x26c>
                }
              } else {
                e_p = false;
 8001756:	2300      	movs	r3, #0
 8001758:	75fb      	strb	r3, [r7, #23]
 800175a:	e010      	b.n	800177e <Board1_isequal+0x26c>
              }
            } else {
              e_p = false;
 800175c:	2300      	movs	r3, #0
 800175e:	75fb      	strb	r3, [r7, #23]
 8001760:	e00d      	b.n	800177e <Board1_isequal+0x26c>
            }
          } else {
            e_p = false;
 8001762:	2300      	movs	r3, #0
 8001764:	75fb      	strb	r3, [r7, #23]
 8001766:	e00a      	b.n	800177e <Board1_isequal+0x26c>
          }
        } else {
          e_p = false;
 8001768:	2300      	movs	r3, #0
 800176a:	75fb      	strb	r3, [r7, #23]
 800176c:	e007      	b.n	800177e <Board1_isequal+0x26c>
        }
      } else {
        e_p = false;
 800176e:	2300      	movs	r3, #0
 8001770:	75fb      	strb	r3, [r7, #23]
 8001772:	e004      	b.n	800177e <Board1_isequal+0x26c>
      }
    } else {
      e_p = false;
 8001774:	2300      	movs	r3, #0
 8001776:	75fb      	strb	r3, [r7, #23]
 8001778:	e001      	b.n	800177e <Board1_isequal+0x26c>
    }
  } else {
    e_p = false;
 800177a:	2300      	movs	r3, #0
 800177c:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 800177e:	7dfb      	ldrb	r3, [r7, #23]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <Board1_isequal+0x276>
    p = true;
 8001784:	2301      	movs	r3, #1
 8001786:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 8001788:	7dbb      	ldrb	r3, [r7, #22]
}
 800178a:	4618      	mov	r0, r3
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}
	...

08001794 <Board1_Wait_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Decision(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <Board1_Wait_Decision+0x10>)
 800179a:	f005 fafb 	bl	8006d94 <UART_Wait_Decision>
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000288 	.word	0x20000288

080017a8 <Global_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Global_Local_state_transmitted(void)
{
 80017a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017ac:	b0ab      	sub	sp, #172	@ 0xac
 80017ae:	af20      	add	r7, sp, #128	@ 0x80
  boolean_T b;
  b = Board1_isMTalkhigh();
 80017b0:	f7ff fc6e 	bl	8001090 <Board1_isMTalkhigh>
 80017b4:	4603      	mov	r3, r0
 80017b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (b) {
 80017ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 80a3 	beq.w	800190a <Global_Local_state_transmitted+0x162>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 80017c4:	4b6e      	ldr	r3, [pc, #440]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017c6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80017ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017cc:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80017d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017d2:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 80017d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017d8:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 80017dc:	4b68      	ldr	r3, [pc, #416]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017de:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 80017e2:	4b67      	ldr	r3, [pc, #412]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017e4:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 80017e8:	4b65      	ldr	r3, [pc, #404]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017ea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	4b63      	ldr	r3, [pc, #396]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017f2:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 80017f6:	61ba      	str	r2, [r7, #24]
 80017f8:	4b61      	ldr	r3, [pc, #388]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017fa:	f893 104a 	ldrb.w	r1, [r3, #74]	@ 0x4a
 80017fe:	6179      	str	r1, [r7, #20]
 8001800:	4b5f      	ldr	r3, [pc, #380]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001802:	f893 004b 	ldrb.w	r0, [r3, #75]	@ 0x4b
 8001806:	6138      	str	r0, [r7, #16]
 8001808:	4b5d      	ldr	r3, [pc, #372]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800180a:	f893 6064 	ldrb.w	r6, [r3, #100]	@ 0x64
 800180e:	4b5c      	ldr	r3, [pc, #368]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001810:	f893 4065 	ldrb.w	r4, [r3, #101]	@ 0x65
 8001814:	60fc      	str	r4, [r7, #12]
 8001816:	4b5a      	ldr	r3, [pc, #360]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001818:	f893 5066 	ldrb.w	r5, [r3, #102]	@ 0x66
 800181c:	60bd      	str	r5, [r7, #8]
 800181e:	4b58      	ldr	r3, [pc, #352]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001820:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	4b56      	ldr	r3, [pc, #344]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001828:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 800182c:	603a      	str	r2, [r7, #0]
 800182e:	4b54      	ldr	r3, [pc, #336]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001830:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
 8001834:	4b52      	ldr	r3, [pc, #328]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001836:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
 800183a:	4b51      	ldr	r3, [pc, #324]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800183c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8001840:	4b4f      	ldr	r3, [pc, #316]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001842:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 8001846:	4b4e      	ldr	r3, [pc, #312]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001848:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800184c:	931e      	str	r3, [sp, #120]	@ 0x78
 800184e:	921d      	str	r2, [sp, #116]	@ 0x74
 8001850:	911c      	str	r1, [sp, #112]	@ 0x70
 8001852:	901b      	str	r0, [sp, #108]	@ 0x6c
 8001854:	941a      	str	r4, [sp, #104]	@ 0x68
 8001856:	4b4a      	ldr	r3, [pc, #296]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001858:	ad14      	add	r5, sp, #80	@ 0x50
 800185a:	f103 0414 	add.w	r4, r3, #20
 800185e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001860:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001862:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001866:	e885 0003 	stmia.w	r5, {r0, r1}
 800186a:	4b45      	ldr	r3, [pc, #276]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800186c:	ad0f      	add	r5, sp, #60	@ 0x3c
 800186e:	461c      	mov	r4, r3
 8001870:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001872:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	602b      	str	r3, [r5, #0]
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	920e      	str	r2, [sp, #56]	@ 0x38
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	930d      	str	r3, [sp, #52]	@ 0x34
 8001880:	68bd      	ldr	r5, [r7, #8]
 8001882:	950c      	str	r5, [sp, #48]	@ 0x30
 8001884:	68fc      	ldr	r4, [r7, #12]
 8001886:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001888:	960a      	str	r6, [sp, #40]	@ 0x28
 800188a:	4b3d      	ldr	r3, [pc, #244]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800188c:	ad04      	add	r5, sp, #16
 800188e:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8001892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001894:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001896:	e894 0003 	ldmia.w	r4, {r0, r1}
 800189a:	e885 0003 	stmia.w	r5, {r0, r1}
 800189e:	6938      	ldr	r0, [r7, #16]
 80018a0:	9003      	str	r0, [sp, #12]
 80018a2:	6979      	ldr	r1, [r7, #20]
 80018a4:	9102      	str	r1, [sp, #8]
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	9201      	str	r2, [sp, #4]
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	464b      	mov	r3, r9
 80018b0:	4642      	mov	r2, r8
 80018b2:	4671      	mov	r1, lr
 80018b4:	4660      	mov	r0, ip
 80018b6:	eef0 0a47 	vmov.f32	s1, s14
 80018ba:	eeb0 0a67 	vmov.f32	s0, s15
 80018be:	f7ff fe28 	bl	8001512 <Board1_isequal>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d00e      	beq.n	80018e6 <Global_Local_state_transmitted+0x13e>
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.limit_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.change_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80018c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018ca:	2206      	movs	r2, #6
 80018cc:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Wait_Decision();
 80018d0:	f7ff ff60 	bl	8001794 <Board1_Wait_Decision>
      Board1_resetSTalk();
 80018d4:	f7ff fbd6 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80018d8:	f7ff fbad 	bl	8001036 <Board1_Get_Timestamp>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a28      	ldr	r2, [pc, #160]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80018e4:	e047      	b.n	8001976 <Global_Local_state_transmitted+0x1ce>
      Board1_exit_internal_Normal();
 80018e6:	f7ff fc5d 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80018ea:	f7ff fb92 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 80018ee:	4b24      	ldr	r3, [pc, #144]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018f0:	2203      	movs	r2, #3
 80018f2:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_resetSTalk();
 80018f6:	f7ff fbc5 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board1_stop_motors(false);
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fbd2 	bl	80010ac <Board1_stop_motors>
}
 8001908:	e035      	b.n	8001976 <Global_Local_state_transmitted+0x1ce>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800190a:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800190c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001910:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fb6e 	bl	8000ff6 <Board1_Check_Timeout_Us>
 800191a:	4603      	mov	r3, r0
 800191c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (b) {
 8001920:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001924:	2b00      	cmp	r3, #0
 8001926:	d026      	beq.n	8001976 <Global_Local_state_transmitted+0x1ce>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800192a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800192e:	2b00      	cmp	r3, #0
 8001930:	d110      	bne.n	8001954 <Global_Local_state_transmitted+0x1ac>
        Board1_DW.retransmitted = 1U;
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001934:	2201      	movs	r2, #1
 8001936:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800193c:	220c      	movs	r2, #12
 800193e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Send_Global_State();
 8001942:	f7ff fdc5 	bl	80014d0 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001946:	f7ff fb76 	bl	8001036 <Board1_Get_Timestamp>
 800194a:	4603      	mov	r3, r0
 800194c:	4a0c      	ldr	r2, [pc, #48]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800194e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 8001952:	e010      	b.n	8001976 <Global_Local_state_transmitted+0x1ce>
        Board1_stop_motors(true);
 8001954:	2001      	movs	r0, #1
 8001956:	f7ff fba9 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800195a:	f7ff fc23 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 800195e:	f7ff fb58 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8001962:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001964:	2201      	movs	r2, #1
 8001966:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 800196a:	f7ff fb58 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 800196e:	4b04      	ldr	r3, [pc, #16]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001970:	2202      	movs	r2, #2
 8001972:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 8001976:	bf00      	nop
 8001978:	372c      	adds	r7, #44	@ 0x2c
 800197a:	46bd      	mov	sp, r7
 800197c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001980:	2000021c 	.word	0x2000021c

08001984 <Board1_Send_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Local_State(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board1_DW.state);
 8001988:	4802      	ldr	r0, [pc, #8]	@ (8001994 <Board1_Send_Local_State+0x10>)
 800198a:	f005 f93f 	bl	8006c0c <UART_Send_Local_State>
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200002d8 	.word	0x200002d8

08001998 <Board1_Wait_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Global_State(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 800199c:	4802      	ldr	r0, [pc, #8]	@ (80019a8 <Board1_Wait_Global_State+0x10>)
 800199e:	f005 f9e7 	bl	8006d70 <UART_Wait_GlobalState>
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000021c 	.word	0x2000021c

080019ac <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board1_DW.receivedDecisionPacket);
 80019b0:	4802      	ldr	r0, [pc, #8]	@ (80019bc <Board_Verify_Decision_Integrity+0x10>)
 80019b2:	f005 fa89 	bl	8006ec8 <CRC_Check_Decision>
 80019b6:	4603      	mov	r3, r0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000288 	.word	0x20000288

080019c0 <Board1_Critical_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <Board1_Critical_Voltage+0x28>)
 80019c6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80019ca:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80019ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	bf94      	ite	ls
 80019d8:	2301      	movls	r3, #1
 80019da:	2300      	movhi	r3, #0
 80019dc:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 80019de:	4618      	mov	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	2000021c 	.word	0x2000021c

080019ec <Board1_Motor_Error>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Motor_Error(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.motorError_FA ||
 80019f0:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <Board1_Motor_Error+0x68>)
 80019f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
    Board1_DW.global_state.stateB1.motorError_FB ||
    Board1_DW.global_state.stateB1.motorError_BA ||
    Board1_DW.global_state.stateB1.motorError_BB ||
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d122      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    Board1_DW.global_state.stateB1.motorError_FB ||
 80019fa:	4b16      	ldr	r3, [pc, #88]	@ (8001a54 <Board1_Motor_Error+0x68>)
 80019fc:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
  return Board1_DW.global_state.stateB1.motorError_FA ||
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d11d      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    Board1_DW.global_state.stateB1.motorError_BA ||
 8001a04:	4b13      	ldr	r3, [pc, #76]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a06:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
    Board1_DW.global_state.stateB1.motorError_FB ||
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d118      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    Board1_DW.global_state.stateB1.motorError_BB ||
 8001a0e:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a10:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
    Board1_DW.global_state.stateB1.motorError_BA ||
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d113      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    (Board1_DW.global_state.stateB2.button1 &&
 8001a18:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a1a:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
    Board1_DW.global_state.stateB1.motorError_BB ||
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d010      	beq.n	8001a44 <Board1_Motor_Error+0x58>
     Board1_DW.global_state.stateB2.button2 &&
 8001a22:	4b0c      	ldr	r3, [pc, #48]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a24:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
    (Board1_DW.global_state.stateB2.button1 &&
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00b      	beq.n	8001a44 <Board1_Motor_Error+0x58>
     Board1_DW.global_state.stateB2.button3 &&
 8001a2c:	4b09      	ldr	r3, [pc, #36]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a2e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
     Board1_DW.global_state.stateB2.button2 &&
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d006      	beq.n	8001a44 <Board1_Motor_Error+0x58>
     Board1_DW.global_state.stateB2.button4);
 8001a36:	4b07      	ldr	r3, [pc, #28]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
     Board1_DW.global_state.stateB2.button3 &&
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <Board1_Motor_Error+0x58>
    Board1_DW.global_state.stateB1.motorError_BB ||
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <Board1_Motor_Error+0x5a>
 8001a44:	2300      	movs	r3, #0
 8001a46:	b2db      	uxtb	r3, r3
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	2000021c 	.word	0x2000021c

08001a58 <Board1_Critical_Voltage_Occured>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage_Occured(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return Board1_DW.working_status == CRITICAL_VOLTAGE_WORKING;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <Board1_Critical_Voltage_Occured+0x20>)
 8001a5e:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	bf0c      	ite	eq
 8001a66:	2301      	moveq	r3, #1
 8001a68:	2300      	movne	r3, #0
 8001a6a:	b2db      	uxtb	r3, r3
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	2000021c 	.word	0x2000021c

08001a7c <Board1_Motor_Error_Occured>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Motor_Error_Occured(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return Board1_DW.working_status == MOTOR_ERROR_WORKING;
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <Board1_Motor_Error_Occured+0x20>)
 8001a82:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	bf0c      	ite	eq
 8001a8a:	2301      	moveq	r3, #1
 8001a8c:	2300      	movne	r3, #0
 8001a8e:	b2db      	uxtb	r3, r3
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	2000021c 	.word	0x2000021c

08001aa0 <Board1_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Stationary(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
  int32_T b_k;
  int16_T b_y;
  boolean_T b_x[4];
  boolean_T exitg1;
  boolean_T y;
  if (Board1_DW.global_state.stateB1.velocity_FA < 0) {
 8001aa6:	4b55      	ldr	r3, [pc, #340]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001aa8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	da10      	bge.n	8001ad2 <Board1_Is_Rover_Stationary+0x32>
    b_k = -Board1_DW.global_state.stateB1.velocity_FA;
 8001ab0:	4b52      	ldr	r3, [pc, #328]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001ab2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001ab6:	425b      	negs	r3, r3
 8001ab8:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FA > 32767) {
 8001aba:	4b50      	ldr	r3, [pc, #320]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001abc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001ac0:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ac4:	d102      	bne.n	8001acc <Board1_Is_Rover_Stationary+0x2c>
      b_k = 32767;
 8001ac6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001aca:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	817b      	strh	r3, [r7, #10]
 8001ad0:	e003      	b.n	8001ada <Board1_Is_Rover_Stationary+0x3a>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FA;
 8001ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001ad4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ad8:	817b      	strh	r3, [r7, #10]
  }

  b_x[0] = (b_y <= Board1_STOP_THRESHOLD);
 8001ada:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	bfd4      	ite	le
 8001ae2:	2301      	movle	r3, #1
 8001ae4:	2300      	movgt	r3, #0
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	713b      	strb	r3, [r7, #4]
  if (Board1_DW.global_state.stateB1.velocity_FB < 0) {
 8001aea:	4b44      	ldr	r3, [pc, #272]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001aec:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	da10      	bge.n	8001b16 <Board1_Is_Rover_Stationary+0x76>
    b_k = -Board1_DW.global_state.stateB1.velocity_FB;
 8001af4:	4b41      	ldr	r3, [pc, #260]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001af6:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001afa:	425b      	negs	r3, r3
 8001afc:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FB > 32767) {
 8001afe:	4b3f      	ldr	r3, [pc, #252]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b00:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001b04:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b08:	d102      	bne.n	8001b10 <Board1_Is_Rover_Stationary+0x70>
      b_k = 32767;
 8001b0a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b0e:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	817b      	strh	r3, [r7, #10]
 8001b14:	e003      	b.n	8001b1e <Board1_Is_Rover_Stationary+0x7e>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FB;
 8001b16:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b18:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001b1c:	817b      	strh	r3, [r7, #10]
  }

  b_x[1] = (b_y <= Board1_STOP_THRESHOLD);
 8001b1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	bfd4      	ite	le
 8001b26:	2301      	movle	r3, #1
 8001b28:	2300      	movgt	r3, #0
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	717b      	strb	r3, [r7, #5]
  if (Board1_DW.global_state.stateB1.velocity_BA < 0) {
 8001b2e:	4b33      	ldr	r3, [pc, #204]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b30:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	da10      	bge.n	8001b5a <Board1_Is_Rover_Stationary+0xba>
    b_k = -Board1_DW.global_state.stateB1.velocity_BA;
 8001b38:	4b30      	ldr	r3, [pc, #192]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b3a:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b3e:	425b      	negs	r3, r3
 8001b40:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BA > 32767) {
 8001b42:	4b2e      	ldr	r3, [pc, #184]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b44:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b48:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b4c:	d102      	bne.n	8001b54 <Board1_Is_Rover_Stationary+0xb4>
      b_k = 32767;
 8001b4e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b52:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	817b      	strh	r3, [r7, #10]
 8001b58:	e003      	b.n	8001b62 <Board1_Is_Rover_Stationary+0xc2>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BA;
 8001b5a:	4b28      	ldr	r3, [pc, #160]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b60:	817b      	strh	r3, [r7, #10]
  }

  b_x[2] = (b_y <= Board1_STOP_THRESHOLD);
 8001b62:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	bfd4      	ite	le
 8001b6a:	2301      	movle	r3, #1
 8001b6c:	2300      	movgt	r3, #0
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	71bb      	strb	r3, [r7, #6]
  if (Board1_DW.global_state.stateB1.velocity_BB < 0) {
 8001b72:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b74:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	da10      	bge.n	8001b9e <Board1_Is_Rover_Stationary+0xfe>
    b_k = -Board1_DW.global_state.stateB1.velocity_BB;
 8001b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b7e:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b82:	425b      	negs	r3, r3
 8001b84:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BB > 32767) {
 8001b86:	4b1d      	ldr	r3, [pc, #116]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b88:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b8c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b90:	d102      	bne.n	8001b98 <Board1_Is_Rover_Stationary+0xf8>
      b_k = 32767;
 8001b92:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b96:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	817b      	strh	r3, [r7, #10]
 8001b9c:	e003      	b.n	8001ba6 <Board1_Is_Rover_Stationary+0x106>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BB;
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001ba4:	817b      	strh	r3, [r7, #10]
  }

  b_x[3] = (b_y <= Board1_STOP_THRESHOLD);
 8001ba6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	bfd4      	ite	le
 8001bae:	2301      	movle	r3, #1
 8001bb0:	2300      	movgt	r3, #0
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	723b      	strb	r3, [r7, #8]
  b_k = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	727b      	strb	r3, [r7, #9]
  while ((!exitg1) && (b_k < 4)) {
 8001bc2:	e00d      	b.n	8001be0 <Board1_Is_Rover_Stationary+0x140>
    if (!b_x[b_k]) {
 8001bc4:	1d3a      	adds	r2, r7, #4
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	4413      	add	r3, r2
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d104      	bne.n	8001bda <Board1_Is_Rover_Stationary+0x13a>
      y = false;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	723b      	strb	r3, [r7, #8]
      exitg1 = true;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	727b      	strb	r3, [r7, #9]
 8001bd8:	e002      	b.n	8001be0 <Board1_Is_Rover_Stationary+0x140>
    } else {
      b_k++;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (b_k < 4)) {
 8001be0:	7a7b      	ldrb	r3, [r7, #9]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d102      	bne.n	8001bec <Board1_Is_Rover_Stationary+0x14c>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	ddeb      	ble.n	8001bc4 <Board1_Is_Rover_Stationary+0x124>
    }
  }

  return y;
 8001bec:	7a3b      	ldrb	r3, [r7, #8]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	2000021c 	.word	0x2000021c

08001c00 <Board1_Pid_Reset>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Pid_Reset(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  PID_Reset();
 8001c04:	f005 f9ce 	bl	8006fa4 <PID_Reset>
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <Board1_Detect_Limit_Activation>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Detect_Limit_Activation(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8001c12:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c18:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d002      	beq.n	8001c26 <Board1_Detect_Limit_Activation+0x1a>
    y = false;
 8001c20:	2300      	movs	r3, #0
 8001c22:	71fb      	strb	r3, [r7, #7]
 8001c24:	e023      	b.n	8001c6e <Board1_Detect_Limit_Activation+0x62>
  } else {
    y = (Board1_DW.global_state.limit_vel && (!Board1_DW.prev_limit_state));
 8001c26:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c28:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d006      	beq.n	8001c3e <Board1_Detect_Limit_Activation+0x32>
 8001c30:	4b12      	ldr	r3, [pc, #72]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c32:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <Board1_Detect_Limit_Activation+0x32>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <Board1_Detect_Limit_Activation+0x34>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	71fb      	strb	r3, [r7, #7]
    if (y && (Board1_DW.max_velocity > Board1_LIMITED_RPM)) {
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d008      	beq.n	8001c5a <Board1_Detect_Limit_Activation+0x4e>
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c4a:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001c4e:	2b50      	cmp	r3, #80	@ 0x50
 8001c50:	d903      	bls.n	8001c5a <Board1_Detect_Limit_Activation+0x4e>
      Board1_DW.max_velocity = Board1_LIMITED_RPM;
 8001c52:	4b0a      	ldr	r3, [pc, #40]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c54:	2250      	movs	r2, #80	@ 0x50
 8001c56:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    }

    Board1_DW.prev_limit_state = Board1_DW.global_state.limit_vel;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c5c:	f893 2066 	ldrb.w	r2, [r3, #102]	@ 0x66
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c62:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    Board1_DW.change_velocity = 0;
 8001c66:	4b05      	ldr	r3, [pc, #20]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
  }

  return y;
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	2000021c 	.word	0x2000021c

08001c80 <Board1_Decrease_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decrease_Max_Vel(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
  uint32_T qY;
  qY = (uint32_T)Board1_DW.max_velocity -
 8001c86:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001c88:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001c8c:	3b0a      	subs	r3, #10
 8001c8e:	607b      	str	r3, [r7, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ Board1_VEL_CHANGE;
  if (qY > Board1_DW.max_velocity) {
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001c92:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001c96:	461a      	mov	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <Board1_Decrease_Max_Vel+0x22>
    qY = 0U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)qY < Board1_DW.MIN_RPM) {
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001ca4:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8001ca8:	461a      	mov	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	dd06      	ble.n	8001cbe <Board1_Decrease_Max_Vel+0x3e>
    Board1_DW.max_velocity = Board1_DW.MIN_RPM;
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cb2:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cb8:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
 8001cbc:	e004      	b.n	8001cc8 <Board1_Decrease_Max_Vel+0x48>
  } else {
    Board1_DW.max_velocity = (uint8_T)qY;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cc4:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  }

  Board1_DW.change_velocity = 0;
 8001cc8:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	2000021c 	.word	0x2000021c

08001ce0 <Board1_Increase_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Increase_Max_Vel(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
  uint32_T tmp;
  uint8_T current_limit;
  if (Board1_DW.global_state.limit_vel) {
 8001ce6:	4b16      	ldr	r3, [pc, #88]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001ce8:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d002      	beq.n	8001cf6 <Board1_Increase_Max_Vel+0x16>
    current_limit = Board1_LIMITED_RPM;
 8001cf0:	2350      	movs	r3, #80	@ 0x50
 8001cf2:	70fb      	strb	r3, [r7, #3]
 8001cf4:	e001      	b.n	8001cfa <Board1_Increase_Max_Vel+0x1a>
  } else {
    current_limit = Board1_MAX_RPM;
 8001cf6:	2396      	movs	r3, #150	@ 0x96
 8001cf8:	70fb      	strb	r3, [r7, #3]
  }

  tmp = (uint32_T)Board1_DW.max_velocity + Board1_VEL_CHANGE;
 8001cfa:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001cfc:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001d00:	330a      	adds	r3, #10
 8001d02:	607b      	str	r3, [r7, #4]
  if (tmp > 255U) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2bff      	cmp	r3, #255	@ 0xff
 8001d08:	d901      	bls.n	8001d0e <Board1_Increase_Max_Vel+0x2e>
    tmp = 255U;
 8001d0a:	23ff      	movs	r3, #255	@ 0xff
 8001d0c:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)tmp > current_limit) {
 8001d0e:	78fa      	ldrb	r2, [r7, #3]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	da04      	bge.n	8001d20 <Board1_Increase_Max_Vel+0x40>
    Board1_DW.max_velocity = current_limit;
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	f882 30f8 	strb.w	r3, [r2, #248]	@ 0xf8
 8001d1e:	e004      	b.n	8001d2a <Board1_Increase_Max_Vel+0x4a>
  } else {
    Board1_DW.max_velocity = (uint8_T)tmp;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001d26:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  }

  Board1_DW.change_velocity = 0;
 8001d2a:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	2000021c 	.word	0x2000021c

08001d44 <Board1_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_B_Pressed(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <Board1_Emergency_B_Pressed+0x38>)
 8001d4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    Board1_DW.global_state.stateB2.button4 &&
 8001d4e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d10b      	bne.n	8001d6e <Board1_Emergency_B_Pressed+0x2a>
 8001d56:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <Board1_Emergency_B_Pressed+0x38>)
 8001d58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <Board1_Emergency_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <Board1_Emergency_B_Pressed+0x38>)
 8001d62:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board1_DW.global_state.stateB2.button4 &&
 8001d66:	2b05      	cmp	r3, #5
 8001d68:	d901      	bls.n	8001d6e <Board1_Emergency_B_Pressed+0x2a>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <Board1_Emergency_B_Pressed+0x2c>
 8001d6e:	2300      	movs	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	2000021c 	.word	0x2000021c

08001d80 <Board1_Turn_Left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Left(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001d84:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d86:	4a0b      	ldr	r2, [pc, #44]	@ (8001db4 <Board1_Turn_Left+0x34>)
 8001d88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001db8 <Board1_Turn_Left+0x38>)
 8001d90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d96:	4a07      	ldr	r2, [pc, #28]	@ (8001db4 <Board1_Turn_Left+0x34>)
 8001d98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d9e:	4a06      	ldr	r2, [pc, #24]	@ (8001db8 <Board1_Turn_Left+0x38>)
 8001da0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	2000021c 	.word	0x2000021c
 8001db4:	c1a00000 	.word	0xc1a00000
 8001db8:	41a00000 	.word	0x41a00000

08001dbc <Board1_Turn_Right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Right(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8001df0 <Board1_Turn_Right+0x34>)
 8001dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dca:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <Board1_Turn_Right+0x38>)
 8001dcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dd2:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <Board1_Turn_Right+0x34>)
 8001dd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001dd8:	4b04      	ldr	r3, [pc, #16]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dda:	4a06      	ldr	r2, [pc, #24]	@ (8001df4 <Board1_Turn_Right+0x38>)
 8001ddc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	2000021c 	.word	0x2000021c
 8001df0:	41a00000 	.word	0x41a00000
 8001df4:	c1a00000 	.word	0xc1a00000

08001df8 <Board1_Update_Angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Angle(real32_T yaw)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e04:	ed93 7a34 	vldr	s14, [r3, #208]	@ 0xd0
 8001e08:	4b0e      	ldr	r3, [pc, #56]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e0a:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 8001e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e16:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001e1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e1e:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001e48 <Board1_Update_Angle+0x50>
 8001e22:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e2c:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
  Board1_DW.prevYaw = yaw;
 8001e30:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	2000021c 	.word	0x2000021c
 8001e48:	3d75c28f 	.word	0x3d75c28f

08001e4c <Board1_Stop_Motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_Motors(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001e50:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e52:	f04f 0200 	mov.w	r2, #0
 8001e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001e64:	4b07      	ldr	r3, [pc, #28]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001e6e:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	2000021c 	.word	0x2000021c

08001e88 <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001e8e:	f7ff ff59 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8001e92:	4603      	mov	r3, r0
 8001e94:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8001e96:	78fb      	ldrb	r3, [r7, #3]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d012      	beq.n	8001ec2 <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001e9c:	4ba4      	ldr	r3, [pc, #656]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8001ea4:	4ba2      	ldr	r3, [pc, #648]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001eac:	4ba0      	ldr	r3, [pc, #640]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8001eb4:	f7ff ffca 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001eb8:	4b9d      	ldr	r3, [pc, #628]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001eba:	2202      	movs	r2, #2
 8001ebc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001ec0:	e1d1      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001ec2:	4b9b      	ldr	r3, [pc, #620]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ec4:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	2b06      	cmp	r3, #6
 8001ecc:	f200 81cb 	bhi.w	8002266 <Board1_Emergency_sonar_routine+0x3de>
 8001ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed8 <Board1_Emergency_sonar_routine+0x50>)
 8001ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed6:	bf00      	nop
 8001ed8:	08001ef5 	.word	0x08001ef5
 8001edc:	08001fef 	.word	0x08001fef
 8001ee0:	08002001 	.word	0x08002001
 8001ee4:	08002013 	.word	0x08002013
 8001ee8:	080020bf 	.word	0x080020bf
 8001eec:	08002139 	.word	0x08002139
 8001ef0:	080021e5 	.word	0x080021e5
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001ef4:	4b8e      	ldr	r3, [pc, #568]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ef6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001efa:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d104      	bne.n	8001f0c <Board1_Emergency_sonar_routine+0x84>
        b = Board1_Is_Rover_Stationary();
 8001f02:	f7ff fdcd 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8001f06:	4603      	mov	r3, r0
 8001f08:	70fb      	strb	r3, [r7, #3]
 8001f0a:	e001      	b.n	8001f10 <Board1_Emergency_sonar_routine+0x88>
        b = false;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8001f10:	78fb      	ldrb	r3, [r7, #3]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 819e 	beq.w	8002254 <Board1_Emergency_sonar_routine+0x3cc>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_DW.distance_threshold)
 8001f18:	4b85      	ldr	r3, [pc, #532]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f1a:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001f1e:	4b84      	ldr	r3, [pc, #528]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f20:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d928      	bls.n	8001f7a <Board1_Emergency_sonar_routine+0xf2>
          Board1_DW.turn_counter = 0U;
 8001f28:	4b81      	ldr	r3, [pc, #516]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if (!Board1_DW.global_state.stateB2.gyroError) {
 8001f30:	4b7f      	ldr	r3, [pc, #508]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f32:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d114      	bne.n	8001f64 <Board1_Emergency_sonar_routine+0xdc>
            Board1_DW.angle = 0.0F;
 8001f3a:	4b7d      	ldr	r3, [pc, #500]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f3c:	f04f 0200 	mov.w	r2, #0
 8001f40:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board1_DW.prevYaw = 0.0F;
 8001f44:	4b7a      	ldr	r3, [pc, #488]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_gyro;
 8001f4e:	4b78      	ldr	r3, [pc, #480]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f50:	2206      	movs	r2, #6
 8001f52:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Right();
 8001f56:	f7ff ff31 	bl	8001dbc <Board1_Turn_Right>
            Board1_DW.decision.brk_mode = NONE;
 8001f5a:	4b75      	ldr	r3, [pc, #468]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f62:	e177      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_no_gyro;
 8001f64:	4b72      	ldr	r3, [pc, #456]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f66:	2207      	movs	r2, #7
 8001f68:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Right();
 8001f6c:	f7ff ff26 	bl	8001dbc <Board1_Turn_Right>
            Board1_DW.decision.brk_mode = NONE;
 8001f70:	4b6f      	ldr	r3, [pc, #444]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f78:	e16c      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001f7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f7c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
                   Board1_DW.distance_threshold) {
 8001f80:	4b6b      	ldr	r3, [pc, #428]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f82:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d928      	bls.n	8001fdc <Board1_Emergency_sonar_routine+0x154>
          Board1_DW.turn_counter = 0U;
 8001f8a:	4b69      	ldr	r3, [pc, #420]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if (!Board1_DW.global_state.stateB2.gyroError) {
 8001f92:	4b67      	ldr	r3, [pc, #412]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f94:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d114      	bne.n	8001fc6 <Board1_Emergency_sonar_routine+0x13e>
            Board1_DW.angle = 0.0F;
 8001f9c:	4b64      	ldr	r3, [pc, #400]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f9e:	f04f 0200 	mov.w	r2, #0
 8001fa2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board1_DW.prevYaw = 0.0F;
 8001fa6:	4b62      	ldr	r3, [pc, #392]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001fb0:	4b5f      	ldr	r3, [pc, #380]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Left();
 8001fb8:	f7ff fee2 	bl	8001d80 <Board1_Turn_Left>
            Board1_DW.decision.brk_mode = NONE;
 8001fbc:	4b5c      	ldr	r3, [pc, #368]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001fc4:	e146      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left_no_gyro;
 8001fc6:	4b5a      	ldr	r3, [pc, #360]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fc8:	2205      	movs	r2, #5
 8001fca:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Left();
 8001fce:	f7ff fed7 	bl	8001d80 <Board1_Turn_Left>
            Board1_DW.decision.brk_mode = NONE;
 8001fd2:	4b57      	ldr	r3, [pc, #348]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001fda:	e13b      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001fdc:	4b54      	ldr	r3, [pc, #336]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8001fe4:	4b52      	ldr	r3, [pc, #328]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fe6:	2208      	movs	r2, #8
 8001fe8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 8001fec:	e132      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001fee:	4b50      	ldr	r3, [pc, #320]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8001ff6:	4b4e      	ldr	r3, [pc, #312]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ff8:	2208      	movs	r2, #8
 8001ffa:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 8001ffe:	e132      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002000:	4b4b      	ldr	r3, [pc, #300]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8002008:	4b49      	ldr	r3, [pc, #292]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800200a:	2208      	movs	r2, #8
 800200c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 8002010:	e129      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002012:	4b47      	ldr	r3, [pc, #284]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002014:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002018:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800201c:	4293      	cmp	r3, r2
 800201e:	f040 811b 	bne.w	8002258 <Board1_Emergency_sonar_routine+0x3d0>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002022:	4b43      	ldr	r3, [pc, #268]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002024:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002028:	eeb0 0a67 	vmov.f32	s0, s15
 800202c:	f7ff fee4 	bl	8001df8 <Board1_Update_Angle>
        tmp = Board1_DW.turn_counter + 1U;
 8002030:	4b3f      	ldr	r3, [pc, #252]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002032:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002036:	3301      	adds	r3, #1
 8002038:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 800203a:	4b3d      	ldr	r3, [pc, #244]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800203c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002040:	3301      	adds	r3, #1
 8002042:	2bff      	cmp	r3, #255	@ 0xff
 8002044:	d901      	bls.n	800204a <Board1_Emergency_sonar_routine+0x1c2>
          tmp = 255U;
 8002046:	23ff      	movs	r3, #255	@ 0xff
 8002048:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	b2da      	uxtb	r2, r3
 800204e:	4b38      	ldr	r3, [pc, #224]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002050:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002054:	4b36      	ldr	r3, [pc, #216]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002056:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 800205a:	eef0 7ae7 	vabs.f32	s15, s15
 800205e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002134 <Board1_Emergency_sonar_routine+0x2ac>
 8002062:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206a:	da04      	bge.n	8002076 <Board1_Emergency_sonar_routine+0x1ee>
            (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT)) {
 800206c:	4b30      	ldr	r3, [pc, #192]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800206e:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002072:	2b1d      	cmp	r3, #29
 8002074:	d918      	bls.n	80020a8 <Board1_Emergency_sonar_routine+0x220>
          Board1_DW.angle = 0.0F;
 8002076:	4b2e      	ldr	r3, [pc, #184]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board1_DW.prevYaw = 0.0F;
 8002080:	4b2b      	ldr	r3, [pc, #172]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.turn_counter = 0U;
 800208a:	4b29      	ldr	r3, [pc, #164]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800208c:	2200      	movs	r2, #0
 800208e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8002092:	4b27      	ldr	r3, [pc, #156]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002094:	2202      	movs	r2, #2
 8002096:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 800209a:	f7ff fed7 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 800209e:	4b24      	ldr	r3, [pc, #144]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80020a6:	e0d7      	b.n	8002258 <Board1_Emergency_sonar_routine+0x3d0>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 80020a8:	4b21      	ldr	r3, [pc, #132]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020aa:	2204      	movs	r2, #4
 80020ac:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Left();
 80020b0:	f7ff fe66 	bl	8001d80 <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 80020b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80020bc:	e0cc      	b.n	8002258 <Board1_Emergency_sonar_routine+0x3d0>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80020be:	4b1c      	ldr	r3, [pc, #112]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80020c4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80020c8:	4293      	cmp	r3, r2
 80020ca:	f040 80c7 	bne.w	800225c <Board1_Emergency_sonar_routine+0x3d4>
        tmp = Board1_DW.turn_counter + 1U;
 80020ce:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020d0:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80020d4:	3301      	adds	r3, #1
 80020d6:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 80020d8:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020da:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80020de:	3301      	adds	r3, #1
 80020e0:	2bff      	cmp	r3, #255	@ 0xff
 80020e2:	d901      	bls.n	80020e8 <Board1_Emergency_sonar_routine+0x260>
          tmp = 255U;
 80020e4:	23ff      	movs	r3, #255	@ 0xff
 80020e6:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020ee:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020f4:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80020f8:	2b13      	cmp	r3, #19
 80020fa:	d90e      	bls.n	800211a <Board1_Emergency_sonar_routine+0x292>
          Board1_DW.turn_counter = 0U;
 80020fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8002104:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002106:	2202      	movs	r2, #2
 8002108:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 800210c:	f7ff fe9e 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8002110:	4b07      	ldr	r3, [pc, #28]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002118:	e0a0      	b.n	800225c <Board1_Emergency_sonar_routine+0x3d4>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left_no_gyro;
 800211a:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800211c:	2205      	movs	r2, #5
 800211e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Left();
 8002122:	f7ff fe2d 	bl	8001d80 <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8002126:	4b02      	ldr	r3, [pc, #8]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800212e:	e095      	b.n	800225c <Board1_Emergency_sonar_routine+0x3d4>
 8002130:	2000021c 	.word	0x2000021c
 8002134:	42340000 	.word	0x42340000
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002138:	4b4d      	ldr	r3, [pc, #308]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800213a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800213e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002142:	4293      	cmp	r3, r2
 8002144:	f040 808c 	bne.w	8002260 <Board1_Emergency_sonar_routine+0x3d8>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002148:	4b49      	ldr	r3, [pc, #292]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800214a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800214e:	eeb0 0a67 	vmov.f32	s0, s15
 8002152:	f7ff fe51 	bl	8001df8 <Board1_Update_Angle>
        tmp = Board1_DW.turn_counter + 1U;
 8002156:	4b46      	ldr	r3, [pc, #280]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002158:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800215c:	3301      	adds	r3, #1
 800215e:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 8002160:	4b43      	ldr	r3, [pc, #268]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002162:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002166:	3301      	adds	r3, #1
 8002168:	2bff      	cmp	r3, #255	@ 0xff
 800216a:	d901      	bls.n	8002170 <Board1_Emergency_sonar_routine+0x2e8>
          tmp = 255U;
 800216c:	23ff      	movs	r3, #255	@ 0xff
 800216e:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	b2da      	uxtb	r2, r3
 8002174:	4b3e      	ldr	r3, [pc, #248]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002176:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 800217a:	4b3d      	ldr	r3, [pc, #244]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800217c:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002180:	eef0 7ae7 	vabs.f32	s15, s15
 8002184:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002274 <Board1_Emergency_sonar_routine+0x3ec>
 8002188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800218c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002190:	da04      	bge.n	800219c <Board1_Emergency_sonar_routine+0x314>
            (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT)) {
 8002192:	4b37      	ldr	r3, [pc, #220]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002194:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002198:	2b1d      	cmp	r3, #29
 800219a:	d918      	bls.n	80021ce <Board1_Emergency_sonar_routine+0x346>
          Board1_DW.angle = 0.0F;
 800219c:	4b34      	ldr	r3, [pc, #208]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board1_DW.prevYaw = 0.0F;
 80021a6:	4b32      	ldr	r3, [pc, #200]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.turn_counter = 0U;
 80021b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 80021b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021ba:	2203      	movs	r2, #3
 80021bc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 80021c0:	f7ff fe44 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 80021c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80021cc:	e048      	b.n	8002260 <Board1_Emergency_sonar_routine+0x3d8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_gyro;
 80021ce:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021d0:	2206      	movs	r2, #6
 80021d2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Right();
 80021d6:	f7ff fdf1 	bl	8001dbc <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 80021da:	4b25      	ldr	r3, [pc, #148]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80021e2:	e03d      	b.n	8002260 <Board1_Emergency_sonar_routine+0x3d8>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80021e4:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021ea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d138      	bne.n	8002264 <Board1_Emergency_sonar_routine+0x3dc>
        tmp = Board1_DW.turn_counter + 1U;
 80021f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021f4:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80021f8:	3301      	adds	r3, #1
 80021fa:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 80021fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021fe:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002202:	3301      	adds	r3, #1
 8002204:	2bff      	cmp	r3, #255	@ 0xff
 8002206:	d901      	bls.n	800220c <Board1_Emergency_sonar_routine+0x384>
          tmp = 255U;
 8002208:	23ff      	movs	r3, #255	@ 0xff
 800220a:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002212:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 8002216:	4b16      	ldr	r3, [pc, #88]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002218:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800221c:	2b13      	cmp	r3, #19
 800221e:	d90e      	bls.n	800223e <Board1_Emergency_sonar_routine+0x3b6>
          Board1_DW.turn_counter = 0U;
 8002220:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002222:	2200      	movs	r2, #0
 8002224:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8002228:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800222a:	2203      	movs	r2, #3
 800222c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 8002230:	f7ff fe0c 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8002234:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002236:	2200      	movs	r2, #0
 8002238:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800223c:	e012      	b.n	8002264 <Board1_Emergency_sonar_routine+0x3dc>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_no_gyro;
 800223e:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002240:	2207      	movs	r2, #7
 8002242:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Right();
 8002246:	f7ff fdb9 	bl	8001dbc <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 800224a:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002252:	e007      	b.n	8002264 <Board1_Emergency_sonar_routine+0x3dc>
      break;
 8002254:	bf00      	nop
 8002256:	e006      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 8002258:	bf00      	nop
 800225a:	e004      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 800225c:	bf00      	nop
 800225e:	e002      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 8002260:	bf00      	nop
 8002262:	e000      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 8002264:	bf00      	nop
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	2000021c 	.word	0x2000021c
 8002274:	42340000 	.word	0x42340000

08002278 <Board1_Near_Obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Near_Obstacle(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  if (Board1_DW.global_state.obs_detection) {
 800227c:	4b1a      	ldr	r3, [pc, #104]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 800227e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <Board1_Near_Obstacle+0x18>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 8002286:	4b18      	ldr	r3, [pc, #96]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 8002288:	2246      	movs	r2, #70	@ 0x46
 800228a:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
 800228e:	e003      	b.n	8002298 <Board1_Near_Obstacle+0x20>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 8002290:	4b15      	ldr	r3, [pc, #84]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 8002292:	2228      	movs	r2, #40	@ 0x28
 8002294:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
  }

  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 800229a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800229e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d119      	bne.n	80022da <Board1_Near_Obstacle+0x62>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022a8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80022ac:	4b0e      	ldr	r3, [pc, #56]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022ae:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d90f      	bls.n	80022d6 <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80022b6:	4b0c      	ldr	r3, [pc, #48]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022b8:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80022bc:	4b0a      	ldr	r3, [pc, #40]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022be:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d907      	bls.n	80022d6 <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold));
 80022c6:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022c8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022ce:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d801      	bhi.n	80022da <Board1_Near_Obstacle+0x62>
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <Board1_Near_Obstacle+0x64>
 80022da:	2300      	movs	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	2000021c 	.word	0x2000021c

080022ec <Board1_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_B_Pressed(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80022f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <Board1_Stop_B_Pressed+0x38>)
 80022f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    Board1_DW.global_state.stateB2.button3 &&
 80022f6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d10b      	bne.n	8002316 <Board1_Stop_B_Pressed+0x2a>
 80022fe:	4b09      	ldr	r3, [pc, #36]	@ (8002324 <Board1_Stop_B_Pressed+0x38>)
 8002300:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <Board1_Stop_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <Board1_Stop_B_Pressed+0x38>)
 800230a:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board1_DW.global_state.stateB2.button3 &&
 800230e:	2b05      	cmp	r3, #5
 8002310:	d901      	bls.n	8002316 <Board1_Stop_B_Pressed+0x2a>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <Board1_Stop_B_Pressed+0x2c>
 8002316:	2300      	movs	r3, #0
 8002318:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 800231a:	4618      	mov	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	2000021c 	.word	0x2000021c

08002328 <Board1_Process_Evasive_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_Evasive_Commands(boolean_T turn_right, boolean_T
  opn_loop)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	460a      	mov	r2, r1
 8002332:	71fb      	strb	r3, [r7, #7]
 8002334:	4613      	mov	r3, r2
 8002336:	71bb      	strb	r3, [r7, #6]
  int32_T MAX_SPEED;
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 8002338:	79bb      	ldrb	r3, [r7, #6]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <Board1_Process_Evasive_Commands+0x1c>
    MAX_SPEED = 80;
 800233e:	2350      	movs	r3, #80	@ 0x50
 8002340:	61fb      	str	r3, [r7, #28]
 8002342:	e003      	b.n	800234c <Board1_Process_Evasive_Commands+0x24>
  } else {
    MAX_SPEED = Board1_DW.max_velocity;
 8002344:	4b6f      	ldr	r3, [pc, #444]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 8002346:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800234a:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 800234c:	4b6d      	ldr	r3, [pc, #436]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 800234e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002352:	ee07 3a90 	vmov	s15, r3
 8002356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800235a:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8002508 <Board1_Process_Evasive_Commands+0x1e0>
 800235e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002362:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002508 <Board1_Process_Evasive_Commands+0x1e0>
 8002366:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800236a:	edc7 7a04 	vstr	s15, [r7, #16]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	ee07 3a90 	vmov	s15, r3
 8002374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002378:	ed97 7a04 	vldr	s14, [r7, #16]
 800237c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002380:	edc7 7a05 	vstr	s15, [r7, #20]
  throttle = fabsf(throttle);
 8002384:	edd7 7a04 	vldr	s15, [r7, #16]
 8002388:	eef0 7ae7 	vabs.f32	s15, s15
 800238c:	edc7 7a04 	vstr	s15, [r7, #16]
  if (turn_right) {
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <Board1_Process_Evasive_Commands+0x74>
    tmp = 1;
 8002396:	2301      	movs	r3, #1
 8002398:	61bb      	str	r3, [r7, #24]
 800239a:	e002      	b.n	80023a2 <Board1_Process_Evasive_Commands+0x7a>
  } else {
    tmp = -1;
 800239c:	f04f 33ff 	mov.w	r3, #4294967295
 80023a0:	61bb      	str	r3, [r7, #24]
  }

  turn = (0.3F * throttle + Board1_MIN_TURN_SCALE_EVASIVE) * (real32_T)(tmp *
 80023a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80023a6:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800250c <Board1_Process_Evasive_Commands+0x1e4>
 80023aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ae:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002510 <Board1_Process_Evasive_Commands+0x1e8>
 80023b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	69fa      	ldr	r2, [r7, #28]
 80023ba:	fb02 f303 	mul.w	r3, r2, r3
 80023be:	ee07 3a90 	vmov	s15, r3
 80023c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ca:	edc7 7a03 	vstr	s15, [r7, #12]
    MAX_SPEED);
  if (throttle >= Board1_PURE_TURN_EPS) {
 80023ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80023d2:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002514 <Board1_Process_Evasive_Commands+0x1ec>
 80023d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023de:	db35      	blt.n	800244c <Board1_Process_Evasive_Commands+0x124>
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 80023e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80023e4:	eef0 7ae7 	vabs.f32	s15, s15
 80023e8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002518 <Board1_Process_Evasive_Commands+0x1f0>
 80023ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f0:	edc7 7a04 	vstr	s15, [r7, #16]
    if (fabsf(turn) > throttle) {
 80023f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80023f8:	eef0 7ae7 	vabs.f32	s15, s15
 80023fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002400:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002408:	d520      	bpl.n	800244c <Board1_Process_Evasive_Commands+0x124>
      if (turn < 0.0F) {
 800240a:	edd7 7a03 	vldr	s15, [r7, #12]
 800240e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002416:	d503      	bpl.n	8002420 <Board1_Process_Evasive_Commands+0xf8>
        tmp = -1;
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
 800241c:	61bb      	str	r3, [r7, #24]
 800241e:	e00a      	b.n	8002436 <Board1_Process_Evasive_Commands+0x10e>
      } else {
        tmp = (turn > 0.0F);
 8002420:	edd7 7a03 	vldr	s15, [r7, #12]
 8002424:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242c:	bfcc      	ite	gt
 800242e:	2301      	movgt	r3, #1
 8002430:	2300      	movle	r3, #0
 8002432:	b2db      	uxtb	r3, r3
 8002434:	61bb      	str	r3, [r7, #24]
      }

      turn = (real32_T)tmp * throttle;
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	ee07 3a90 	vmov	s15, r3
 800243c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002440:	ed97 7a04 	vldr	s14, [r7, #16]
 8002444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002448:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  throttle = forward + turn;
 800244c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002450:	edd7 7a03 	vldr	s15, [r7, #12]
 8002454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002458:	edc7 7a04 	vstr	s15, [r7, #16]
  forward -= turn;
 800245c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002460:	edd7 7a03 	vldr	s15, [r7, #12]
 8002464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002468:	edc7 7a05 	vstr	s15, [r7, #20]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 800246c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002470:	eeb0 7ae7 	vabs.f32	s14, s15
 8002474:	edd7 7a05 	vldr	s15, [r7, #20]
 8002478:	eef0 7ae7 	vabs.f32	s15, s15
 800247c:	eef0 0a67 	vmov.f32	s1, s15
 8002480:	eeb0 0a47 	vmov.f32	s0, s14
 8002484:	f015 fd86 	bl	8017f94 <fmaxf>
 8002488:	ed87 0a03 	vstr	s0, [r7, #12]
  if (turn > MAX_SPEED) {
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	ee07 3a90 	vmov	s15, r3
 8002492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002496:	ed97 7a03 	vldr	s14, [r7, #12]
 800249a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	dd1a      	ble.n	80024da <Board1_Process_Evasive_Commands+0x1b2>
    turn = (real32_T)MAX_SPEED / turn;
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	ee07 3a90 	vmov	s15, r3
 80024aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80024ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80024b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024b6:	edc7 7a03 	vstr	s15, [r7, #12]
    throttle *= turn;
 80024ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80024be:	edd7 7a03 	vldr	s15, [r7, #12]
 80024c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024c6:	edc7 7a04 	vstr	s15, [r7, #16]
    forward *= turn;
 80024ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80024ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80024d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d6:	edc7 7a05 	vstr	s15, [r7, #20]
  }

  Board1_DW.decision.rif_FA = throttle;
 80024da:	4a0a      	ldr	r2, [pc, #40]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 80024e2:	4a08      	ldr	r2, [pc, #32]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 80024ea:	4a06      	ldr	r2, [pc, #24]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 80024f2:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80024fa:	bf00      	nop
 80024fc:	3720      	adds	r7, #32
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	2000021c 	.word	0x2000021c
 8002508:	437f0000 	.word	0x437f0000
 800250c:	3e99999a 	.word	0x3e99999a
 8002510:	3e4ccccd 	.word	0x3e4ccccd
 8002514:	3c23d70a 	.word	0x3c23d70a
 8002518:	3eb33333 	.word	0x3eb33333

0800251c <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_right_rout(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002522:	f7ff fc0f 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8002526:	4603      	mov	r3, r0
 8002528:	70fb      	strb	r3, [r7, #3]
  if (b) {
 800252a:	78fb      	ldrb	r3, [r7, #3]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d012      	beq.n	8002556 <Moving_obstacle_from_right_rout+0x3a>
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002530:	4b74      	ldr	r3, [pc, #464]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002538:	4b72      	ldr	r3, [pc, #456]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800253a:	2202      	movs	r2, #2
 800253c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002540:	4b70      	ldr	r3, [pc, #448]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8002548:	f7ff fc80 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 800254c:	4b6d      	ldr	r3, [pc, #436]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800254e:	2202      	movs	r2, #2
 8002550:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
        }
      }
    }
  }
}
 8002554:	e0d2      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
    b = Board1_Near_Obstacle();
 8002556:	f7ff fe8f 	bl	8002278 <Board1_Near_Obstacle>
 800255a:	4603      	mov	r3, r0
 800255c:	70fb      	strb	r3, [r7, #3]
    if (b) {
 800255e:	78fb      	ldrb	r3, [r7, #3]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d012      	beq.n	800258a <Moving_obstacle_from_right_rout+0x6e>
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002564:	4b67      	ldr	r3, [pc, #412]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 800256c:	4b65      	ldr	r3, [pc, #404]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800256e:	2203      	movs	r2, #3
 8002570:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002574:	4b63      	ldr	r3, [pc, #396]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_Stop_Motors();
 800257c:	f7ff fc66 	bl	8001e4c <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002580:	4b60      	ldr	r3, [pc, #384]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002588:	e0b8      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
      b = Board1_Stop_B_Pressed();
 800258a:	f7ff feaf 	bl	80022ec <Board1_Stop_B_Pressed>
 800258e:	4603      	mov	r3, r0
 8002590:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8002592:	78fb      	ldrb	r3, [r7, #3]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d012      	beq.n	80025be <Moving_obstacle_from_right_rout+0xa2>
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002598:	4b5a      	ldr	r3, [pc, #360]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 80025a0:	4b58      	ldr	r3, [pc, #352]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025a2:	220a      	movs	r2, #10
 80025a4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 80025a8:	4b56      	ldr	r3, [pc, #344]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
        Board1_Stop_Motors();
 80025b0:	f7ff fc4c 	bl	8001e4c <Board1_Stop_Motors>
        Board1_DW.decision.brk_mode = NORMAL;
 80025b4:	4b53      	ldr	r3, [pc, #332]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80025bc:	e09e      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
        switch (Board1_DW.is_Moving_obstacle_from_right_r) {
 80025be:	4b51      	ldr	r3, [pc, #324]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025c0:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d002      	beq.n	80025ce <Moving_obstacle_from_right_rout+0xb2>
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d059      	beq.n	8002680 <Moving_obstacle_from_right_rout+0x164>
}
 80025cc:	e096      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 80025ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80025d4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80025d8:	4293      	cmp	r3, r2
 80025da:	f040 808c 	bne.w	80026f6 <Moving_obstacle_from_right_rout+0x1da>
            Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 80025de:	4b49      	ldr	r3, [pc, #292]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025e0:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80025e4:	eeb0 0a67 	vmov.f32	s0, s15
 80025e8:	f7ff fc06 	bl	8001df8 <Board1_Update_Angle>
            tmp = Board1_DW.turn_counter + 1U;
 80025ec:	4b45      	ldr	r3, [pc, #276]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025ee:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80025f2:	3301      	adds	r3, #1
 80025f4:	607b      	str	r3, [r7, #4]
            if (Board1_DW.turn_counter + 1U > 255U) {
 80025f6:	4b43      	ldr	r3, [pc, #268]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025f8:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80025fc:	3301      	adds	r3, #1
 80025fe:	2bff      	cmp	r3, #255	@ 0xff
 8002600:	d901      	bls.n	8002606 <Moving_obstacle_from_right_rout+0xea>
              tmp = 255U;
 8002602:	23ff      	movs	r3, #255	@ 0xff
 8002604:	607b      	str	r3, [r7, #4]
            Board1_DW.turn_counter = (uint8_T)tmp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	b2da      	uxtb	r2, r3
 800260a:	4b3e      	ldr	r3, [pc, #248]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800260c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002610:	4b3c      	ldr	r3, [pc, #240]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002612:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002616:	eef0 7ae7 	vabs.f32	s15, s15
 800261a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002708 <Moving_obstacle_from_right_rout+0x1ec>
 800261e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002626:	da04      	bge.n	8002632 <Moving_obstacle_from_right_rout+0x116>
                (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT)) {
 8002628:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800262a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
            if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 800262e:	2b1d      	cmp	r3, #29
 8002630:	d916      	bls.n	8002660 <Moving_obstacle_from_right_rout+0x144>
              Board1_DW.angle = 0.0F;
 8002632:	4b34      	ldr	r3, [pc, #208]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
              Board1_DW.prevYaw = 0.0F;
 800263c:	4b31      	ldr	r3, [pc, #196]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board1_DW.turn_counter = 0U;
 8002646:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002648:	2200      	movs	r2, #0
 800264a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
              Board1_DW.is_Moving_obstacle_from_right_r =
 800264e:	4b2d      	ldr	r3, [pc, #180]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8002656:	4b2b      	ldr	r3, [pc, #172]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002658:	2208      	movs	r2, #8
 800265a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          break;
 800265e:	e04a      	b.n	80026f6 <Moving_obstacle_from_right_rout+0x1da>
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002660:	4b28      	ldr	r3, [pc, #160]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 8002668:	4b26      	ldr	r3, [pc, #152]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800266a:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800266e:	4619      	mov	r1, r3
 8002670:	2001      	movs	r0, #1
 8002672:	f7ff fe59 	bl	8002328 <Board1_Process_Evasive_Commands>
              Board1_DW.decision.brk_mode = NONE;
 8002676:	4b23      	ldr	r3, [pc, #140]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 800267e:	e03a      	b.n	80026f6 <Moving_obstacle_from_right_rout+0x1da>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002680:	4b20      	ldr	r3, [pc, #128]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002682:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002686:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800268a:	4293      	cmp	r3, r2
 800268c:	d135      	bne.n	80026fa <Moving_obstacle_from_right_rout+0x1de>
            tmp = Board1_DW.turn_counter + 1U;
 800268e:	4b1d      	ldr	r3, [pc, #116]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002690:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002694:	3301      	adds	r3, #1
 8002696:	607b      	str	r3, [r7, #4]
            if (Board1_DW.turn_counter + 1U > 255U) {
 8002698:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800269a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800269e:	3301      	adds	r3, #1
 80026a0:	2bff      	cmp	r3, #255	@ 0xff
 80026a2:	d901      	bls.n	80026a8 <Moving_obstacle_from_right_rout+0x18c>
              tmp = 255U;
 80026a4:	23ff      	movs	r3, #255	@ 0xff
 80026a6:	607b      	str	r3, [r7, #4]
            Board1_DW.turn_counter = (uint8_T)tmp;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	4b15      	ldr	r3, [pc, #84]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026ae:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 80026b2:	4b14      	ldr	r3, [pc, #80]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026b4:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80026b8:	2b13      	cmp	r3, #19
 80026ba:	d90c      	bls.n	80026d6 <Moving_obstacle_from_right_rout+0x1ba>
              Board1_DW.turn_counter = 0U;
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
              Board1_DW.is_Moving_obstacle_from_right_r =
 80026c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 80026cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026ce:	2208      	movs	r2, #8
 80026d0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          break;
 80026d4:	e011      	b.n	80026fa <Moving_obstacle_from_right_rout+0x1de>
              Board1_DW.is_Moving_obstacle_from_right_r =
 80026d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026d8:	2202      	movs	r2, #2
 80026da:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 80026de:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026e0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80026e4:	4619      	mov	r1, r3
 80026e6:	2001      	movs	r0, #1
 80026e8:	f7ff fe1e 	bl	8002328 <Board1_Process_Evasive_Commands>
              Board1_DW.decision.brk_mode = NONE;
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 80026f4:	e001      	b.n	80026fa <Moving_obstacle_from_right_rout+0x1de>
          break;
 80026f6:	bf00      	nop
 80026f8:	e000      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
          break;
 80026fa:	bf00      	nop
}
 80026fc:	bf00      	nop
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	2000021c 	.word	0x2000021c
 8002708:	42340000 	.word	0x42340000

0800270c <Board1_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Moving_Forward(void)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > Board1_STOP_THRESHOLD);
 8002712:	4b23      	ldr	r3, [pc, #140]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 8002714:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002718:	2b01      	cmp	r3, #1
 800271a:	bfcc      	ite	gt
 800271c:	2301      	movgt	r3, #1
 800271e:	2300      	movle	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > Board1_STOP_THRESHOLD);
 8002724:	4b1e      	ldr	r3, [pc, #120]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 8002726:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 800272a:	2b01      	cmp	r3, #1
 800272c:	bfcc      	ite	gt
 800272e:	2301      	movgt	r3, #1
 8002730:	2300      	movle	r3, #0
 8002732:	b2db      	uxtb	r3, r3
 8002734:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > Board1_STOP_THRESHOLD);
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 8002738:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800273c:	2b01      	cmp	r3, #1
 800273e:	bfcc      	ite	gt
 8002740:	2301      	movgt	r3, #1
 8002742:	2300      	movle	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > Board1_STOP_THRESHOLD);
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 800274a:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800274e:	2b01      	cmp	r3, #1
 8002750:	bfcc      	ite	gt
 8002752:	2301      	movgt	r3, #1
 8002754:	2300      	movle	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	71fb      	strb	r3, [r7, #7]
  y = true;
 800275a:	2301      	movs	r3, #1
 800275c:	72bb      	strb	r3, [r7, #10]
  k = 0;
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8002762:	2300      	movs	r3, #0
 8002764:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8002766:	e00d      	b.n	8002784 <Board1_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 8002768:	1d3a      	adds	r2, r7, #4
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4413      	add	r3, r2
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d104      	bne.n	800277e <Board1_Is_Rover_Moving_Forward+0x72>
      y = false;
 8002774:	2300      	movs	r3, #0
 8002776:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8002778:	2301      	movs	r3, #1
 800277a:	72fb      	strb	r3, [r7, #11]
 800277c:	e002      	b.n	8002784 <Board1_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	3301      	adds	r3, #1
 8002782:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8002784:	7afb      	ldrb	r3, [r7, #11]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d102      	bne.n	8002790 <Board1_Is_Rover_Moving_Forward+0x84>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2b03      	cmp	r3, #3
 800278e:	ddeb      	ble.n	8002768 <Board1_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 8002790:	7abb      	ldrb	r3, [r7, #10]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	2000021c 	.word	0x2000021c

080027a4 <Board1_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_S_Routine(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.global_state.obs_detection) {
 80027aa:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027ac:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d004      	beq.n	80027be <Board1_Emergency_S_Routine+0x1a>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 80027b4:	4b19      	ldr	r3, [pc, #100]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027b6:	2246      	movs	r2, #70	@ 0x46
 80027b8:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
 80027bc:	e003      	b.n	80027c6 <Board1_Emergency_S_Routine+0x22>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 80027be:	4b17      	ldr	r3, [pc, #92]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027c0:	2228      	movs	r2, #40	@ 0x28
 80027c2:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
  }

  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80027cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d11c      	bne.n	800280e <Board1_Emergency_S_Routine+0x6a>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80027d4:	4b11      	ldr	r3, [pc, #68]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027d6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80027da:	4b10      	ldr	r3, [pc, #64]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027dc:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d90f      	bls.n	8002804 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80027e4:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027e6:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80027ea:	4b0c      	ldr	r3, [pc, #48]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027ec:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d907      	bls.n	8002804 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold)))
 80027f4:	4b09      	ldr	r3, [pc, #36]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027f6:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80027fa:	4b08      	ldr	r3, [pc, #32]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027fc:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8002800:	429a      	cmp	r2, r3
 8002802:	d804      	bhi.n	800280e <Board1_Emergency_S_Routine+0x6a>
  {
    y = Board1_Is_Rover_Moving_Forward();
 8002804:	f7ff ff82 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 8002808:	4603      	mov	r3, r0
 800280a:	71fb      	strb	r3, [r7, #7]
 800280c:	e001      	b.n	8002812 <Board1_Emergency_S_Routine+0x6e>
  } else {
    y = false;
 800280e:	2300      	movs	r3, #0
 8002810:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002812:	79fb      	ldrb	r3, [r7, #7]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	2000021c 	.word	0x2000021c

08002820 <Board1_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_R_Routine(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <Board1_Mov_Obs_R_Routine+0x4c>)
 8002828:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800282c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002830:	4293      	cmp	r3, r2
 8002832:	d113      	bne.n	800285c <Board1_Mov_Obs_R_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002834:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <Board1_Mov_Obs_R_Routine+0x4c>)
 8002836:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800283a:	2b02      	cmp	r3, #2
 800283c:	d10e      	bne.n	800285c <Board1_Mov_Obs_R_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800283e:	f7ff ff65 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d006      	beq.n	8002856 <Board1_Mov_Obs_R_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002848:	4b08      	ldr	r3, [pc, #32]	@ (800286c <Board1_Mov_Obs_R_Routine+0x4c>)
 800284a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board1_Is_Rover_Moving_Forward() &&
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <Board1_Mov_Obs_R_Routine+0x36>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <Board1_Mov_Obs_R_Routine+0x38>
 8002856:	2300      	movs	r3, #0
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	e001      	b.n	8002860 <Board1_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 800285c:	2300      	movs	r3, #0
 800285e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002860:	79fb      	ldrb	r3, [r7, #7]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000021c 	.word	0x2000021c

08002870 <Board1_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_L_Routine(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002876:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <Board1_Mov_Obs_L_Routine+0x4c>)
 8002878:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800287c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002880:	4293      	cmp	r3, r2
 8002882:	d113      	bne.n	80028ac <Board1_Mov_Obs_L_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 8002884:	4b0d      	ldr	r3, [pc, #52]	@ (80028bc <Board1_Mov_Obs_L_Routine+0x4c>)
 8002886:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800288a:	2b01      	cmp	r3, #1
 800288c:	d10e      	bne.n	80028ac <Board1_Mov_Obs_L_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800288e:	f7ff ff3d 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d006      	beq.n	80028a6 <Board1_Mov_Obs_L_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002898:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <Board1_Mov_Obs_L_Routine+0x4c>)
 800289a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board1_Is_Rover_Moving_Forward() &&
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <Board1_Mov_Obs_L_Routine+0x36>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <Board1_Mov_Obs_L_Routine+0x38>
 80028a6:	2300      	movs	r3, #0
 80028a8:	71fb      	strb	r3, [r7, #7]
 80028aa:	e001      	b.n	80028b0 <Board1_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80028ac:	2300      	movs	r3, #0
 80028ae:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80028b0:	79fb      	ldrb	r3, [r7, #7]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000021c 	.word	0x2000021c

080028c0 <Board1_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_Slow_Routine(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80028c6:	4b1d      	ldr	r3, [pc, #116]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d12b      	bne.n	800292c <Board1_Stop_Slow_Routine+0x6c>
    if (((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) ||
 80028d4:	4b19      	ldr	r3, [pc, #100]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80028da:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80028de:	d904      	bls.n	80028ea <Board1_Stop_Slow_Routine+0x2a>
         (Board1_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 80028e0:	4b16      	ldr	r3, [pc, #88]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028e2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    if (((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) ||
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d10c      	bne.n	8002904 <Board1_Stop_Slow_Routine+0x44>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 80028ea:	f7ff ff0f 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 80028ee:	4603      	mov	r3, r0
         (Board1_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d007      	beq.n	8002904 <Board1_Stop_Slow_Routine+0x44>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 80028f4:	4b11      	ldr	r3, [pc, #68]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028f6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <Board1_Stop_Slow_Routine+0x44>
    {
      y = true;
 80028fe:	2301      	movs	r3, #1
 8002900:	71fb      	strb	r3, [r7, #7]
 8002902:	e015      	b.n	8002930 <Board1_Stop_Slow_Routine+0x70>
    } else {
      y = ((Board1_DW.global_state.stateB2.button3 &&
 8002904:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 8002906:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
            (Board1_DW.global_state.stateB2.controller_battery >
             Board1_LOW_CONTROLLER_BATTERY)) ||
 800290a:	2b00      	cmp	r3, #0
 800290c:	d004      	beq.n	8002918 <Board1_Stop_Slow_Routine+0x58>
            (Board1_DW.global_state.stateB2.controller_battery >
 800290e:	4b0b      	ldr	r3, [pc, #44]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 8002910:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
      y = ((Board1_DW.global_state.stateB2.button3 &&
 8002914:	2b05      	cmp	r3, #5
 8002916:	d804      	bhi.n	8002922 <Board1_Stop_Slow_Routine+0x62>
           Board1_DW.global_state.stateB2.controllerError);
 8002918:	4b08      	ldr	r3, [pc, #32]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 800291a:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
             Board1_LOW_CONTROLLER_BATTERY)) ||
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <Board1_Stop_Slow_Routine+0x66>
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <Board1_Stop_Slow_Routine+0x68>
 8002926:	2300      	movs	r3, #0
      y = ((Board1_DW.global_state.stateB2.button3 &&
 8002928:	71fb      	strb	r3, [r7, #7]
 800292a:	e001      	b.n	8002930 <Board1_Stop_Slow_Routine+0x70>
    }
  } else {
    y = false;
 800292c:	2300      	movs	r3, #0
 800292e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002930:	79fb      	ldrb	r3, [r7, #7]
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	2000021c 	.word	0x2000021c

08002940 <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002944:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <Low_Controller_Battery_Routine+0x30>)
 8002946:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800294a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800294e:	4293      	cmp	r3, r2
 8002950:	d106      	bne.n	8002960 <Low_Controller_Battery_Routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 8002952:	4b07      	ldr	r3, [pc, #28]	@ (8002970 <Low_Controller_Battery_Routine+0x30>)
 8002954:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002958:	2b05      	cmp	r3, #5
 800295a:	d801      	bhi.n	8002960 <Low_Controller_Battery_Routine+0x20>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <Low_Controller_Battery_Routine+0x22>
 8002960:	2300      	movs	r3, #0
 8002962:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	2000021c 	.word	0x2000021c

08002974 <Board1_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Spec_Retro_Routine(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002978:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 800297a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
    Board1_DW.global_state.spc_retro && (!Board1_DW.open_loop);
 800297e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002982:	4293      	cmp	r3, r2
 8002984:	d110      	bne.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 8002988:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800298c:	2bfe      	cmp	r3, #254	@ 0xfe
 800298e:	d80b      	bhi.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
    Board1_DW.global_state.spc_retro && (!Board1_DW.open_loop);
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 8002992:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 8002996:	2b00      	cmp	r3, #0
 8002998:	d006      	beq.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
    Board1_DW.global_state.spc_retro && (!Board1_DW.open_loop);
 800299a:	4b07      	ldr	r3, [pc, #28]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 800299c:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <Board1_Spec_Retro_Routine+0x36>
 80029a8:	2300      	movs	r3, #0
 80029aa:	b2db      	uxtb	r3, r3
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	2000021c 	.word	0x2000021c

080029bc <Board1_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stationary_Obs_Routine(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80029c2:	4b14      	ldr	r3, [pc, #80]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029c8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d119      	bne.n	8002a04 <Board1_Stationary_Obs_Routine+0x48>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80029d0:	f7ff f866 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d011      	beq.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
 80029da:	4b0e      	ldr	r3, [pc, #56]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80029e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80029e4:	d80b      	bhi.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
           <= Board1_MAX_DISTANCE) &&
          (Board1_DW.global_state.stateB2.controller_y > Board1_CONTROLLER_ZERO)
 80029e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
           <= Board1_MAX_DISTANCE) &&
 80029ec:	2bff      	cmp	r3, #255	@ 0xff
 80029ee:	d906      	bls.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
          && Board1_DW.global_state.obs_detection));
 80029f0:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029f2:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <Board1_Stationary_Obs_Routine+0x44>
 80029fe:	2300      	movs	r3, #0
 8002a00:	71fb      	strb	r3, [r7, #7]
 8002a02:	e001      	b.n	8002a08 <Board1_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002a04:	2300      	movs	r3, #0
 8002a06:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002a08:	79fb      	ldrb	r3, [r7, #7]
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	2000021c 	.word	0x2000021c

08002a18 <Board1_Process_User_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_User_Commands(boolean_T opn_loop)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b088      	sub	sp, #32
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	71fb      	strb	r3, [r7, #7]
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <Board1_Process_User_Commands+0x16>
    MAX_SPEED = 80;
 8002a28:	2350      	movs	r3, #80	@ 0x50
 8002a2a:	61fb      	str	r3, [r7, #28]
 8002a2c:	e003      	b.n	8002a36 <Board1_Process_User_Commands+0x1e>
  } else {
    MAX_SPEED = Board1_DW.max_velocity;
 8002a2e:	4b6c      	ldr	r3, [pc, #432]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002a30:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8002a34:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 8002a36:	4b6a      	ldr	r3, [pc, #424]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002a38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a3c:	ee07 3a90 	vmov	s15, r3
 8002a40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a44:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a48:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002a4c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a54:	edc7 7a05 	vstr	s15, [r7, #20]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	ee07 3a90 	vmov	s15, r3
 8002a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a62:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a6a:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002a6e:	4b5c      	ldr	r3, [pc, #368]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002a70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002a74:	ee07 3a90 	vmov	s15, r3
 8002a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a7c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a80:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)MAX_SPEED;
 8002a84:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	ee07 3a90 	vmov	s15, r3
 8002a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a9a:	edc7 7a04 	vstr	s15, [r7, #16]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 8002a9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aa2:	eef0 7ae7 	vabs.f32	s15, s15
 8002aa6:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002be8 <Board1_Process_User_Commands+0x1d0>
 8002aaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab2:	d503      	bpl.n	8002abc <Board1_Process_User_Commands+0xa4>
    forward = 0.0F;
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	61bb      	str	r3, [r7, #24]
 8002aba:	e035      	b.n	8002b28 <Board1_Process_User_Commands+0x110>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8002abc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ac0:	eef0 7ae7 	vabs.f32	s15, s15
 8002ac4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002bec <Board1_Process_User_Commands+0x1d4>
 8002ac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002acc:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabsf(turn) > throttle) {
 8002ad0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ad4:	eef0 7ae7 	vabs.f32	s15, s15
 8002ad8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002adc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae4:	d520      	bpl.n	8002b28 <Board1_Process_User_Commands+0x110>
      int32_T tmp;
      if (turn < 0.0F) {
 8002ae6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002aea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af2:	d503      	bpl.n	8002afc <Board1_Process_User_Commands+0xe4>
        tmp = -1;
 8002af4:	f04f 33ff 	mov.w	r3, #4294967295
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	e00a      	b.n	8002b12 <Board1_Process_User_Commands+0xfa>
      } else {
        tmp = (turn > 0.0F);
 8002afc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b08:	bfcc      	ite	gt
 8002b0a:	2301      	movgt	r3, #1
 8002b0c:	2300      	movle	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	60fb      	str	r3, [r7, #12]
      }

      turn = (real32_T)tmp * throttle;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	ee07 3a90 	vmov	s15, r3
 8002b18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b1c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b24:	edc7 7a04 	vstr	s15, [r7, #16]
    }
  }

  throttle = forward + turn;
 8002b28:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b34:	edc7 7a05 	vstr	s15, [r7, #20]
  forward -= turn;
 8002b38:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b44:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002b48:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b4c:	eeb0 7ae7 	vabs.f32	s14, s15
 8002b50:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b54:	eef0 7ae7 	vabs.f32	s15, s15
 8002b58:	eef0 0a67 	vmov.f32	s1, s15
 8002b5c:	eeb0 0a47 	vmov.f32	s0, s14
 8002b60:	f015 fa18 	bl	8017f94 <fmaxf>
 8002b64:	ed87 0a04 	vstr	s0, [r7, #16]
  if (turn > MAX_SPEED) {
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b72:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7e:	dd1a      	ble.n	8002bb6 <Board1_Process_User_Commands+0x19e>
    turn = (real32_T)MAX_SPEED / turn;
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	ee07 3a90 	vmov	s15, r3
 8002b86:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b8a:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b92:	edc7 7a04 	vstr	s15, [r7, #16]
    throttle *= turn;
 8002b96:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba2:	edc7 7a05 	vstr	s15, [r7, #20]
    forward *= turn;
 8002ba6:	ed97 7a06 	vldr	s14, [r7, #24]
 8002baa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb2:	edc7 7a06 	vstr	s15, [r7, #24]
  }

  Board1_DW.decision.rif_FA = throttle;
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 8002bbe:	4a08      	ldr	r2, [pc, #32]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 8002bc6:	4a06      	ldr	r2, [pc, #24]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 8002bce:	4a04      	ldr	r2, [pc, #16]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002bd6:	bf00      	nop
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2000021c 	.word	0x2000021c
 8002be4:	437f0000 	.word	0x437f0000
 8002be8:	3c23d70a 	.word	0x3c23d70a
 8002bec:	3eb33333 	.word	0x3eb33333

08002bf0 <Board1_Turn_Back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Back(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8002c24 <Board1_Turn_Back+0x34>)
 8002bf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 8002bfc:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002c28 <Board1_Turn_Back+0x38>)
 8002c00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002c06:	4a07      	ldr	r2, [pc, #28]	@ (8002c24 <Board1_Turn_Back+0x34>)
 8002c08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 8002c0c:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002c0e:	4a06      	ldr	r2, [pc, #24]	@ (8002c28 <Board1_Turn_Back+0x38>)
 8002c10:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	2000021c 	.word	0x2000021c
 8002c24:	42200000 	.word	0x42200000
 8002c28:	c2200000 	.word	0xc2200000

08002c2c <enter_internal_Moving_obstacle_>:

/* Function for Chart: '<Root>/Board1' */
static void enter_internal_Moving_obstacle_(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  Board1_DW.turn_counter = 0U;
 8002c30:	4b19      	ldr	r3, [pc, #100]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  if (!Board1_DW.global_state.stateB2.gyroError) {
 8002c38:	4b17      	ldr	r3, [pc, #92]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c3a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d119      	bne.n	8002c76 <enter_internal_Moving_obstacle_+0x4a>
    Board1_DW.angle = 0.0F;
 8002c42:	4b15      	ldr	r3, [pc, #84]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board1_DW.prevYaw = 0.0F;
 8002c4c:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_moving_left_gyro;
 8002c56:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_Process_Evasive_Commands(false, Board1_DW.open_loop);
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c60:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002c64:	4619      	mov	r1, r3
 8002c66:	2000      	movs	r0, #0
 8002c68:	f7ff fb5e 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board1_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
    Board1_Process_Evasive_Commands(false, Board1_DW.open_loop);
    Board1_DW.decision.brk_mode = NONE;
  }
}
 8002c74:	e00e      	b.n	8002c94 <enter_internal_Moving_obstacle_+0x68>
    Board1_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
 8002c76:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c78:	2202      	movs	r2, #2
 8002c7a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_Process_Evasive_Commands(false, Board1_DW.open_loop);
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c80:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002c84:	4619      	mov	r1, r3
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7ff fb4e 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002c8c:	4b02      	ldr	r3, [pc, #8]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002c94:	bf00      	nop
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	2000021c 	.word	0x2000021c

08002c9c <enter_internal_Moving_obstacl_f>:

/* Function for Chart: '<Root>/Board1' */
static void enter_internal_Moving_obstacl_f(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  Board1_DW.turn_counter = 0U;
 8002ca0:	4b19      	ldr	r3, [pc, #100]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  if (!Board1_DW.global_state.stateB2.gyroError) {
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002caa:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d119      	bne.n	8002ce6 <enter_internal_Moving_obstacl_f+0x4a>
    Board1_DW.angle = 0.0F;
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cb4:	f04f 0200 	mov.w	r2, #0
 8002cb8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board1_DW.prevYaw = 0.0F;
 8002cbc:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cbe:	f04f 0200 	mov.w	r2, #0
 8002cc2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board1_DW.is_Moving_obstacle_from_right_r = Board_IN_Turn_moving_right_gyro;
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 8002cce:	4b0e      	ldr	r3, [pc, #56]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cd0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	2001      	movs	r0, #1
 8002cd8:	f7ff fb26 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board1_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
    Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
    Board1_DW.decision.brk_mode = NONE;
  }
}
 8002ce4:	e00e      	b.n	8002d04 <enter_internal_Moving_obstacl_f+0x68>
    Board1_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
 8002ce6:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002ce8:	2202      	movs	r2, #2
 8002cea:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 8002cee:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cf0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	2001      	movs	r0, #1
 8002cf8:	f7ff fb16 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002cfc:	4b02      	ldr	r3, [pc, #8]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	2000021c 	.word	0x2000021c

08002d0c <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002d12:	f7ff f817 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00e      	beq.n	8002d3e <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002d20:	4b6b      	ldr	r3, [pc, #428]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d22:	2202      	movs	r2, #2
 8002d24:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002d28:	4b69      	ldr	r3, [pc, #420]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8002d30:	f7ff f88c 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002d34:	4b66      	ldr	r3, [pc, #408]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d36:	2202      	movs	r2, #2
 8002d38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002d3c:	e0c4      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
    b = Board1_Emergency_S_Routine();
 8002d3e:	f7ff fd31 	bl	80027a4 <Board1_Emergency_S_Routine>
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00e      	beq.n	8002d6a <Board1_Select_routine+0x5e>
      Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 8002d4c:	4b60      	ldr	r3, [pc, #384]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d4e:	2203      	movs	r2, #3
 8002d50:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002d54:	4b5e      	ldr	r3, [pc, #376]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_Stop_Motors();
 8002d5c:	f7ff f876 	bl	8001e4c <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002d60:	4b5b      	ldr	r3, [pc, #364]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d68:	e0ae      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
      b = Board1_Mov_Obs_R_Routine();
 8002d6a:	f7ff fd59 	bl	8002820 <Board1_Mov_Obs_R_Routine>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d006      	beq.n	8002d86 <Board1_Select_routine+0x7a>
        Board1_DW.is_Normal_routine = IN_Moving_obstacle_from_right_r;
 8002d78:	4b55      	ldr	r3, [pc, #340]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d7a:	2206      	movs	r2, #6
 8002d7c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        enter_internal_Moving_obstacl_f();
 8002d80:	f7ff ff8c 	bl	8002c9c <enter_internal_Moving_obstacl_f>
}
 8002d84:	e0a0      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
        b = Board1_Mov_Obs_L_Routine();
 8002d86:	f7ff fd73 	bl	8002870 <Board1_Mov_Obs_L_Routine>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <Board1_Select_routine+0x96>
          Board1_DW.is_Normal_routine = IN_Moving_obstacle_from_left_ro;
 8002d94:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d96:	2205      	movs	r2, #5
 8002d98:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          enter_internal_Moving_obstacle_();
 8002d9c:	f7ff ff46 	bl	8002c2c <enter_internal_Moving_obstacle_>
}
 8002da0:	e092      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
          b = Board1_Stop_Slow_Routine();
 8002da2:	f7ff fd8d 	bl	80028c0 <Board1_Stop_Slow_Routine>
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00e      	beq.n	8002dce <Board1_Select_routine+0xc2>
            Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 8002db0:	4b47      	ldr	r3, [pc, #284]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002db2:	220a      	movs	r2, #10
 8002db4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002db8:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Board1_Stop_Motors();
 8002dc0:	f7ff f844 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002dc4:	4b42      	ldr	r3, [pc, #264]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002dcc:	e07c      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
            b = Low_Controller_Battery_Routine();
 8002dce:	f7ff fdb7 	bl	8002940 <Low_Controller_Battery_Routine>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00e      	beq.n	8002dfa <Board1_Select_routine+0xee>
              Board1_DW.is_Normal_routine = IN_Low_controller_battery_routi;
 8002ddc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002dde:	2204      	movs	r2, #4
 8002de0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              Board1_DW.is_Low_controller_battery_routi =
 8002de4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
              Board1_Stop_Motors();
 8002dec:	f7ff f82e 	bl	8001e4c <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002df0:	4b37      	ldr	r3, [pc, #220]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002df8:	e066      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
              b = Board1_Spec_Retro_Routine();
 8002dfa:	f7ff fdbb 	bl	8002974 <Board1_Spec_Retro_Routine>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d030      	beq.n	8002e6a <Board1_Select_routine+0x15e>
                Board1_DW.is_Normal_routine = Board1_IN_Special_retro_routine;
 8002e08:	4b31      	ldr	r3, [pc, #196]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e0a:	2209      	movs	r2, #9
 8002e0c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                Board1_DW.special_retro_rotating = true;
 8002e10:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                Board1_DW.turn_counter = 0U;
 8002e18:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                if (!Board1_DW.global_state.stateB2.gyroError) {
 8002e20:	4b2b      	ldr	r3, [pc, #172]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e22:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d114      	bne.n	8002e54 <Board1_Select_routine+0x148>
                  Board1_DW.angle = 0.0F;
 8002e2a:	4b29      	ldr	r3, [pc, #164]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e2c:	f04f 0200 	mov.w	r2, #0
 8002e30:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                  Board1_DW.prevYaw = 0.0F;
 8002e34:	4b26      	ldr	r3, [pc, #152]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back_gyro;
 8002e3e:	4b24      	ldr	r3, [pc, #144]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e40:	2202      	movs	r2, #2
 8002e42:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board1_Turn_Back();
 8002e46:	f7ff fed3 	bl	8002bf0 <Board1_Turn_Back>
                  Board1_DW.decision.brk_mode = NONE;
 8002e4a:	4b21      	ldr	r3, [pc, #132]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e52:	e039      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
                  Board1_DW.is_Special_retro_routine =
 8002e54:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e56:	2203      	movs	r2, #3
 8002e58:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board1_Turn_Back();
 8002e5c:	f7ff fec8 	bl	8002bf0 <Board1_Turn_Back>
                  Board1_DW.decision.brk_mode = NONE;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e68:	e02e      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
                b = Board1_Stationary_Obs_Routine();
 8002e6a:	f7ff fda7 	bl	80029bc <Board1_Stationary_Obs_Routine>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00e      	beq.n	8002e96 <Board1_Select_routine+0x18a>
                  Board1_DW.is_Normal_routine = Board1_IN_Not_moving_routine;
 8002e78:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                  Board1_Stop_Motors();
 8002e88:	f7fe ffe0 	bl	8001e4c <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NORMAL;
 8002e8c:	4b10      	ldr	r3, [pc, #64]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e94:	e018      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002e96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e9c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d111      	bne.n	8002ec8 <Board1_Select_routine+0x1bc>
                  Board1_DW.is_Normal_routine = B_IN_Control_controller_routine;
 8002ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Control_controller_routine =
 8002eac:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
                  Board1_Process_User_Commands(Board1_DW.open_loop);
 8002eb4:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002eb6:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fdac 	bl	8002a18 <Board1_Process_User_Commands>
                  Board1_DW.decision.brk_mode = NONE;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000021c 	.word	0x2000021c

08002ed4 <Board1_Special_retro_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Special_retro_routine(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002eda:	f7fe ff33 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d016      	beq.n	8002f16 <Board1_Special_retro_routine+0x42>
    Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ee8:	4b78      	ldr	r3, [pc, #480]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_DW.special_retro_rotating = false;
 8002ef0:	4b76      	ldr	r3, [pc, #472]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002ef8:	4b74      	ldr	r3, [pc, #464]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002efa:	2202      	movs	r2, #2
 8002efc:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002f00:	4b72      	ldr	r3, [pc, #456]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8002f08:	f7fe ffa0 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002f0c:	4b6f      	ldr	r3, [pc, #444]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f0e:	2202      	movs	r2, #2
 8002f10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002f14:	e0d5      	b.n	80030c2 <Board1_Special_retro_routine+0x1ee>
    b = Board1_Stop_B_Pressed();
 8002f16:	f7ff f9e9 	bl	80022ec <Board1_Stop_B_Pressed>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	70fb      	strb	r3, [r7, #3]
    if (b) {
 8002f1e:	78fb      	ldrb	r3, [r7, #3]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d016      	beq.n	8002f52 <Board1_Special_retro_routine+0x7e>
      Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002f24:	4b69      	ldr	r3, [pc, #420]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
      Board1_DW.special_retro_rotating = false;
 8002f2c:	4b67      	ldr	r3, [pc, #412]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
      Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 8002f34:	4b65      	ldr	r3, [pc, #404]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f36:	220a      	movs	r2, #10
 8002f38:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002f3c:	4b63      	ldr	r3, [pc, #396]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_Stop_Motors();
 8002f44:	f7fe ff82 	bl	8001e4c <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002f48:	4b60      	ldr	r3, [pc, #384]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002f50:	e0b7      	b.n	80030c2 <Board1_Special_retro_routine+0x1ee>
      switch (Board1_DW.is_Special_retro_routine) {
 8002f52:	4b5e      	ldr	r3, [pc, #376]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f54:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d075      	beq.n	8003048 <Board1_Special_retro_routine+0x174>
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	f300 80b0 	bgt.w	80030c2 <Board1_Special_retro_routine+0x1ee>
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d002      	beq.n	8002f6c <Board1_Special_retro_routine+0x98>
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d018      	beq.n	8002f9c <Board1_Special_retro_routine+0xc8>
}
 8002f6a:	e0aa      	b.n	80030c2 <Board1_Special_retro_routine+0x1ee>
        if ((Board1_DW.global_state.stateB2.controller_y >=
 8002f6c:	4b57      	ldr	r3, [pc, #348]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f72:	2bfe      	cmp	r3, #254	@ 0xfe
 8002f74:	d805      	bhi.n	8002f82 <Board1_Special_retro_routine+0xae>
            (Board1_DW.global_state.stateB2.controller_x !=
 8002f76:	4b55      	ldr	r3, [pc, #340]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
             Board1_CONTROLLER_ZERO) ||
 8002f7c:	2bff      	cmp	r3, #255	@ 0xff
 8002f7e:	f000 809b 	beq.w	80030b8 <Board1_Special_retro_routine+0x1e4>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002f82:	4b52      	ldr	r3, [pc, #328]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
          Board1_DW.special_retro_rotating = false;
 8002f8a:	4b50      	ldr	r3, [pc, #320]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8002f92:	4b4e      	ldr	r3, [pc, #312]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f94:	2208      	movs	r2, #8
 8002f96:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        break;
 8002f9a:	e08d      	b.n	80030b8 <Board1_Special_retro_routine+0x1e4>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002f9c:	4b4b      	ldr	r3, [pc, #300]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002f9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002fa2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	f040 8088 	bne.w	80030bc <Board1_Special_retro_routine+0x1e8>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002fac:	4b47      	ldr	r3, [pc, #284]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002fae:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8002fb6:	f7fe ff1f 	bl	8001df8 <Board1_Update_Angle>
          tmp = Board1_DW.turn_counter + 1U;
 8002fba:	4b44      	ldr	r3, [pc, #272]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002fbc:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	607b      	str	r3, [r7, #4]
          if (Board1_DW.turn_counter + 1U > 255U) {
 8002fc4:	4b41      	ldr	r3, [pc, #260]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002fc6:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002fca:	3301      	adds	r3, #1
 8002fcc:	2bff      	cmp	r3, #255	@ 0xff
 8002fce:	d901      	bls.n	8002fd4 <Board1_Special_retro_routine+0x100>
            tmp = 255U;
 8002fd0:	23ff      	movs	r3, #255	@ 0xff
 8002fd2:	607b      	str	r3, [r7, #4]
          Board1_DW.turn_counter = (uint8_T)tmp;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	4b3c      	ldr	r3, [pc, #240]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002fda:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if ((fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) ||
 8002fde:	4b3b      	ldr	r3, [pc, #236]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002fe0:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002fe4:	eef0 7ae7 	vabs.f32	s15, s15
 8002fe8:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80030d0 <Board1_Special_retro_routine+0x1fc>
 8002fec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff4:	da04      	bge.n	8003000 <Board1_Special_retro_routine+0x12c>
              (Board1_DW.turn_counter >= Board1_TURN_BACK_LIMIT_COUNT)) {
 8002ff6:	4b35      	ldr	r3, [pc, #212]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8002ff8:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
          if ((fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) ||
 8002ffc:	2b31      	cmp	r3, #49	@ 0x31
 8002ffe:	d918      	bls.n	8003032 <Board1_Special_retro_routine+0x15e>
            Board1_DW.angle = 0.0F;
 8003000:	4b32      	ldr	r3, [pc, #200]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board1_DW.prevYaw = 0.0F;
 800300a:	4b30      	ldr	r3, [pc, #192]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.turn_counter = 0U;
 8003014:	4b2d      	ldr	r3, [pc, #180]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003016:	2200      	movs	r2, #0
 8003018:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board1_DW.is_Special_retro_routine = Board1_IN_Stop_back_rotation;
 800301c:	4b2b      	ldr	r3, [pc, #172]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800301e:	2201      	movs	r2, #1
 8003020:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Stop_Motors();
 8003024:	f7fe ff12 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 8003028:	4b28      	ldr	r3, [pc, #160]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003030:	e044      	b.n	80030bc <Board1_Special_retro_routine+0x1e8>
            Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back_gyro;
 8003032:	4b26      	ldr	r3, [pc, #152]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003034:	2202      	movs	r2, #2
 8003036:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Turn_Back();
 800303a:	f7ff fdd9 	bl	8002bf0 <Board1_Turn_Back>
            Board1_DW.decision.brk_mode = NONE;
 800303e:	4b23      	ldr	r3, [pc, #140]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003046:	e039      	b.n	80030bc <Board1_Special_retro_routine+0x1e8>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003048:	4b20      	ldr	r3, [pc, #128]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800304a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800304e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003052:	4293      	cmp	r3, r2
 8003054:	d134      	bne.n	80030c0 <Board1_Special_retro_routine+0x1ec>
          tmp = Board1_DW.turn_counter + 1U;
 8003056:	4b1d      	ldr	r3, [pc, #116]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003058:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800305c:	3301      	adds	r3, #1
 800305e:	607b      	str	r3, [r7, #4]
          if (Board1_DW.turn_counter + 1U > 255U) {
 8003060:	4b1a      	ldr	r3, [pc, #104]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003062:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003066:	3301      	adds	r3, #1
 8003068:	2bff      	cmp	r3, #255	@ 0xff
 800306a:	d901      	bls.n	8003070 <Board1_Special_retro_routine+0x19c>
            tmp = 255U;
 800306c:	23ff      	movs	r3, #255	@ 0xff
 800306e:	607b      	str	r3, [r7, #4]
          Board1_DW.turn_counter = (uint8_T)tmp;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	b2da      	uxtb	r2, r3
 8003074:	4b15      	ldr	r3, [pc, #84]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003076:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if (Board1_DW.turn_counter >= 40) {
 800307a:	4b14      	ldr	r3, [pc, #80]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800307c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003080:	2b27      	cmp	r3, #39	@ 0x27
 8003082:	d90e      	bls.n	80030a2 <Board1_Special_retro_routine+0x1ce>
            Board1_DW.turn_counter = 0U;
 8003084:	4b11      	ldr	r3, [pc, #68]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 8003086:	2200      	movs	r2, #0
 8003088:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board1_DW.is_Special_retro_routine = Board1_IN_Stop_back_rotation;
 800308c:	4b0f      	ldr	r3, [pc, #60]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800308e:	2201      	movs	r2, #1
 8003090:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Stop_Motors();
 8003094:	f7fe feda 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80030a0:	e00e      	b.n	80030c0 <Board1_Special_retro_routine+0x1ec>
            Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back_no_gyro;
 80030a2:	4b0a      	ldr	r3, [pc, #40]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 80030a4:	2203      	movs	r2, #3
 80030a6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Turn_Back();
 80030aa:	f7ff fda1 	bl	8002bf0 <Board1_Turn_Back>
            Board1_DW.decision.brk_mode = NONE;
 80030ae:	4b07      	ldr	r3, [pc, #28]	@ (80030cc <Board1_Special_retro_routine+0x1f8>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80030b6:	e003      	b.n	80030c0 <Board1_Special_retro_routine+0x1ec>
        break;
 80030b8:	bf00      	nop
 80030ba:	e002      	b.n	80030c2 <Board1_Special_retro_routine+0x1ee>
        break;
 80030bc:	bf00      	nop
 80030be:	e000      	b.n	80030c2 <Board1_Special_retro_routine+0x1ee>
        break;
 80030c0:	bf00      	nop
}
 80030c2:	bf00      	nop
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	2000021c 	.word	0x2000021c
 80030d0:	43340000 	.word	0x43340000

080030d4 <Board1_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Right(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80030d8:	4b0c      	ldr	r3, [pc, #48]	@ (800310c <Board1_Mov_Obs_Right+0x38>)
 80030da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 80030de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d10b      	bne.n	80030fe <Board1_Mov_Obs_Right+0x2a>
 80030e6:	4b09      	ldr	r3, [pc, #36]	@ (800310c <Board1_Mov_Obs_Right+0x38>)
 80030e8:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d106      	bne.n	80030fe <Board1_Mov_Obs_Right+0x2a>
    Board1_DW.global_state.obs_detection;
 80030f0:	4b06      	ldr	r3, [pc, #24]	@ (800310c <Board1_Mov_Obs_Right+0x38>)
 80030f2:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <Board1_Mov_Obs_Right+0x2a>
 80030fa:	2301      	movs	r3, #1
 80030fc:	e000      	b.n	8003100 <Board1_Mov_Obs_Right+0x2c>
 80030fe:	2300      	movs	r3, #0
 8003100:	b2db      	uxtb	r3, r3
}
 8003102:	4618      	mov	r0, r3
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	2000021c 	.word	0x2000021c

08003110 <Board1_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Left(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003114:	4b0c      	ldr	r3, [pc, #48]	@ (8003148 <Board1_Mov_Obs_Left+0x38>)
 8003116:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 800311a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800311e:	4293      	cmp	r3, r2
 8003120:	d10b      	bne.n	800313a <Board1_Mov_Obs_Left+0x2a>
 8003122:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <Board1_Mov_Obs_Left+0x38>)
 8003124:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003128:	2b01      	cmp	r3, #1
 800312a:	d106      	bne.n	800313a <Board1_Mov_Obs_Left+0x2a>
    Board1_DW.global_state.obs_detection;
 800312c:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <Board1_Mov_Obs_Left+0x38>)
 800312e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <Board1_Mov_Obs_Left+0x2a>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <Board1_Mov_Obs_Left+0x2c>
 800313a:	2300      	movs	r3, #0
 800313c:	b2db      	uxtb	r3, r3
}
 800313e:	4618      	mov	r0, r3
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	2000021c 	.word	0x2000021c

0800314c <Bo_exit_internal_Normal_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Bo_exit_internal_Normal_routine(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  if (Board1_DW.is_Normal_routine == Board1_IN_Special_retro_routine) {
 8003150:	4b1d      	ldr	r3, [pc, #116]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 8003152:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8003156:	2b09      	cmp	r3, #9
 8003158:	d10c      	bne.n	8003174 <Bo_exit_internal_Normal_routine+0x28>
    Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 800315a:	4b1b      	ldr	r3, [pc, #108]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 800315c:	2200      	movs	r2, #0
 800315e:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_DW.special_retro_rotating = false;
 8003162:	4b19      	ldr	r3, [pc, #100]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Board1_DW.is_Normal_routine = Board1_IN_NO_ACTIVE_CHILD;
 800316a:	4b17      	ldr	r3, [pc, #92]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
    Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
    Board1_DW.is_Normal_routine = Board1_IN_NO_ACTIVE_CHILD;
  }
}
 8003172:	e023      	b.n	80031bc <Bo_exit_internal_Normal_routine+0x70>
    Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003174:	4b14      	ldr	r3, [pc, #80]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 800317c:	4b12      	ldr	r3, [pc, #72]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003184:	4b10      	ldr	r3, [pc, #64]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 800318c:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8003194:	4b0c      	ldr	r3, [pc, #48]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 8003196:	2200      	movs	r2, #0
 8003198:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 80031a4:	4b08      	ldr	r3, [pc, #32]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80031ac:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_DW.is_Normal_routine = Board1_IN_NO_ACTIVE_CHILD;
 80031b4:	4b04      	ldr	r3, [pc, #16]	@ (80031c8 <Bo_exit_internal_Normal_routine+0x7c>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	2000021c 	.word	0x2000021c

080031cc <Board1_Compute_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Compute_routine(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board1_DW.is_Compute_routine == Board1_IN_Routine_state_normal) {
 80031d2:	4bb7      	ldr	r3, [pc, #732]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80031d4:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80031d8:	2b01      	cmp	r3, #1
 80031da:	f040 824e 	bne.w	800367a <Board1_Compute_routine+0x4ae>
    if (Board1_DW.is_Board_state == Board1_IN_Degraded) {
 80031de:	4bb4      	ldr	r3, [pc, #720]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80031e0:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d10f      	bne.n	8003208 <Board1_Compute_routine+0x3c>
      if (Board1_DW.is_Routine_state_normal == Board1_IN_Normal_routine) {
 80031e8:	4bb1      	ldr	r3, [pc, #708]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80031ea:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d101      	bne.n	80031f6 <Board1_Compute_routine+0x2a>
        Bo_exit_internal_Normal_routine();
 80031f2:	f7ff ffab 	bl	800314c <Bo_exit_internal_Normal_routine>
      }

      Board1_DW.is_Routine_state_normal = Board1_IN_Normal_routine;
 80031f6:	4bae      	ldr	r3, [pc, #696]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80031f8:	2203      	movs	r2, #3
 80031fa:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
      Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 80031fe:	4bac      	ldr	r3, [pc, #688]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003200:	2208      	movs	r2, #8
 8003202:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        }
        break;
      }
    }
  }
}
 8003206:	e238      	b.n	800367a <Board1_Compute_routine+0x4ae>
      switch (Board1_DW.is_Routine_state_normal) {
 8003208:	4ba9      	ldr	r3, [pc, #676]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800320a:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 800320e:	2b03      	cmp	r3, #3
 8003210:	d01c      	beq.n	800324c <Board1_Compute_routine+0x80>
 8003212:	2b03      	cmp	r3, #3
 8003214:	f300 8231 	bgt.w	800367a <Board1_Compute_routine+0x4ae>
 8003218:	2b01      	cmp	r3, #1
 800321a:	d001      	beq.n	8003220 <Board1_Compute_routine+0x54>
 800321c:	2b02      	cmp	r3, #2
        break;
 800321e:	e22c      	b.n	800367a <Board1_Compute_routine+0x4ae>
        b = !Board1_Critical_Voltage_Occured();
 8003220:	f7fe fc1a 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	bf0c      	ite	eq
 800322a:	2301      	moveq	r3, #1
 800322c:	2300      	movne	r3, #0
 800322e:	b2db      	uxtb	r3, r3
 8003230:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003232:	78fb      	ldrb	r3, [r7, #3]
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 821d 	beq.w	8003674 <Board1_Compute_routine+0x4a8>
          Board1_DW.is_Routine_state_normal = Board1_IN_Normal_routine;
 800323a:	4b9d      	ldr	r3, [pc, #628]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800323c:	2203      	movs	r2, #3
 800323e:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003242:	4b9b      	ldr	r3, [pc, #620]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003244:	2208      	movs	r2, #8
 8003246:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        break;
 800324a:	e213      	b.n	8003674 <Board1_Compute_routine+0x4a8>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800324c:	4b98      	ldr	r3, [pc, #608]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800324e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003252:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003256:	4293      	cmp	r3, r2
 8003258:	d104      	bne.n	8003264 <Board1_Compute_routine+0x98>
          b = Board1_Motor_Error_Occured();
 800325a:	f7fe fc0f 	bl	8001a7c <Board1_Motor_Error_Occured>
 800325e:	4603      	mov	r3, r0
 8003260:	70fb      	strb	r3, [r7, #3]
 8003262:	e001      	b.n	8003268 <Board1_Compute_routine+0x9c>
          b = false;
 8003264:	2300      	movs	r3, #0
 8003266:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003268:	78fb      	ldrb	r3, [r7, #3]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00c      	beq.n	8003288 <Board1_Compute_routine+0xbc>
          Bo_exit_internal_Normal_routine();
 800326e:	f7ff ff6d 	bl	800314c <Bo_exit_internal_Normal_routine>
          Board1_DW.is_Routine_state_normal = Board1_IN_Motor_error_routine;
 8003272:	4b8f      	ldr	r3, [pc, #572]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003274:	2202      	movs	r2, #2
 8003276:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
          Board1_Stop_Motors();
 800327a:	f7fe fde7 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 800327e:	4b8c      	ldr	r3, [pc, #560]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003280:	2202      	movs	r2, #2
 8003282:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003286:	e1f7      	b.n	8003678 <Board1_Compute_routine+0x4ac>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003288:	4b89      	ldr	r3, [pc, #548]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800328a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800328e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003292:	4293      	cmp	r3, r2
 8003294:	d104      	bne.n	80032a0 <Board1_Compute_routine+0xd4>
            b = Board1_Critical_Voltage_Occured();
 8003296:	f7fe fbdf 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 800329a:	4603      	mov	r3, r0
 800329c:	70fb      	strb	r3, [r7, #3]
 800329e:	e001      	b.n	80032a4 <Board1_Compute_routine+0xd8>
            b = false;
 80032a0:	2300      	movs	r3, #0
 80032a2:	70fb      	strb	r3, [r7, #3]
          if (b) {
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00c      	beq.n	80032c4 <Board1_Compute_routine+0xf8>
            Bo_exit_internal_Normal_routine();
 80032aa:	f7ff ff4f 	bl	800314c <Bo_exit_internal_Normal_routine>
            Board1_DW.is_Routine_state_normal = Boa_IN_Critical_voltage_routine;
 80032ae:	4b80      	ldr	r3, [pc, #512]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
            Board1_Stop_Motors();
 80032b6:	f7fe fdc9 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 80032ba:	4b7d      	ldr	r3, [pc, #500]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80032bc:	2202      	movs	r2, #2
 80032be:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80032c2:	e1d9      	b.n	8003678 <Board1_Compute_routine+0x4ac>
            switch (Board1_DW.is_Normal_routine) {
 80032c4:	4b7a      	ldr	r3, [pc, #488]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80032c6:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80032ca:	3b01      	subs	r3, #1
 80032cc:	2b09      	cmp	r3, #9
 80032ce:	f200 81d3 	bhi.w	8003678 <Board1_Compute_routine+0x4ac>
 80032d2:	a201      	add	r2, pc, #4	@ (adr r2, 80032d8 <Board1_Compute_routine+0x10c>)
 80032d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d8:	08003301 	.word	0x08003301
 80032dc:	0800331f 	.word	0x0800331f
 80032e0:	0800334d 	.word	0x0800334d
 80032e4:	08003353 	.word	0x08003353
 80032e8:	08003371 	.word	0x08003371
 80032ec:	08003557 	.word	0x08003557
 80032f0:	0800355d 	.word	0x0800355d
 80032f4:	0800357b 	.word	0x0800357b
 80032f8:	08003581 	.word	0x08003581
 80032fc:	08003587 	.word	0x08003587
              if (Board1_DW.is_Control_controller_routine ==
 8003300:	4b6b      	ldr	r3, [pc, #428]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003302:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003306:	2b01      	cmp	r3, #1
 8003308:	f040 81aa 	bne.w	8003660 <Board1_Compute_routine+0x494>
                Board1_DW.is_Control_controller_routine =
 800330c:	4b68      	ldr	r3, [pc, #416]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
                Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003314:	4b66      	ldr	r3, [pc, #408]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003316:	2208      	movs	r2, #8
 8003318:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 800331c:	e1a0      	b.n	8003660 <Board1_Compute_routine+0x494>
              if (Board1_DW.is_Emergency_button_routine ==
 800331e:	4b64      	ldr	r3, [pc, #400]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003320:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8003324:	2b01      	cmp	r3, #1
 8003326:	f040 819d 	bne.w	8003664 <Board1_Compute_routine+0x498>
                b = Board1_Is_Rover_Stationary();
 800332a:	f7fe fbb9 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 800332e:	4603      	mov	r3, r0
 8003330:	70fb      	strb	r3, [r7, #3]
                if (b) {
 8003332:	78fb      	ldrb	r3, [r7, #3]
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 8195 	beq.w	8003664 <Board1_Compute_routine+0x498>
                  Board1_DW.is_Emergency_button_routine =
 800333a:	4b5d      	ldr	r3, [pc, #372]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
                  Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003342:	4b5b      	ldr	r3, [pc, #364]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003344:	2208      	movs	r2, #8
 8003346:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 800334a:	e18b      	b.n	8003664 <Board1_Compute_routine+0x498>
              Board1_Emergency_sonar_routine();
 800334c:	f7fe fd9c 	bl	8001e88 <Board1_Emergency_sonar_routine>
              break;
 8003350:	e18f      	b.n	8003672 <Board1_Compute_routine+0x4a6>
              if (Board1_DW.is_Low_controller_battery_routi ==
 8003352:	4b57      	ldr	r3, [pc, #348]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003354:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8003358:	2b01      	cmp	r3, #1
 800335a:	f040 8185 	bne.w	8003668 <Board1_Compute_routine+0x49c>
                Board1_DW.is_Low_controller_battery_routi =
 800335e:	4b54      	ldr	r3, [pc, #336]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
                Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003366:	4b52      	ldr	r3, [pc, #328]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003368:	2208      	movs	r2, #8
 800336a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 800336e:	e17b      	b.n	8003668 <Board1_Compute_routine+0x49c>
              b = Board1_Emergency_B_Pressed();
 8003370:	f7fe fce8 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8003374:	4603      	mov	r3, r0
 8003376:	70fb      	strb	r3, [r7, #3]
              if (b) {
 8003378:	78fb      	ldrb	r3, [r7, #3]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d012      	beq.n	80033a4 <Board1_Compute_routine+0x1d8>
                Board1_DW.is_Moving_obstacle_from_left_ro =
 800337e:	4b4c      	ldr	r3, [pc, #304]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8003386:	4b4a      	ldr	r3, [pc, #296]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003388:	2202      	movs	r2, #2
 800338a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                Board1_DW.is_Emergency_button_routine =
 800338e:	4b48      	ldr	r3, [pc, #288]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
                Board1_Stop_Motors();
 8003396:	f7fe fd59 	bl	8001e4c <Board1_Stop_Motors>
                Board1_DW.decision.brk_mode = EMERGENCY;
 800339a:	4b45      	ldr	r3, [pc, #276]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800339c:	2202      	movs	r2, #2
 800339e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80033a2:	e166      	b.n	8003672 <Board1_Compute_routine+0x4a6>
                b = Board1_Near_Obstacle();
 80033a4:	f7fe ff68 	bl	8002278 <Board1_Near_Obstacle>
 80033a8:	4603      	mov	r3, r0
 80033aa:	70fb      	strb	r3, [r7, #3]
                if (b) {
 80033ac:	78fb      	ldrb	r3, [r7, #3]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d012      	beq.n	80033d8 <Board1_Compute_routine+0x20c>
                  Board1_DW.is_Moving_obstacle_from_left_ro =
 80033b2:	4b3f      	ldr	r3, [pc, #252]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                  Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80033ba:	4b3d      	ldr	r3, [pc, #244]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033bc:	2203      	movs	r2, #3
 80033be:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Emergency_sonar_routine =
 80033c2:	4b3b      	ldr	r3, [pc, #236]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board1_Stop_Motors();
 80033ca:	f7fe fd3f 	bl	8001e4c <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = EMERGENCY;
 80033ce:	4b38      	ldr	r3, [pc, #224]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033d0:	2202      	movs	r2, #2
 80033d2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80033d6:	e14c      	b.n	8003672 <Board1_Compute_routine+0x4a6>
                  b = Board1_Stop_B_Pressed();
 80033d8:	f7fe ff88 	bl	80022ec <Board1_Stop_B_Pressed>
 80033dc:	4603      	mov	r3, r0
 80033de:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 80033e0:	78fb      	ldrb	r3, [r7, #3]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d012      	beq.n	800340c <Board1_Compute_routine+0x240>
                    Board1_DW.is_Moving_obstacle_from_left_ro =
 80033e6:	4b32      	ldr	r3, [pc, #200]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                    Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 80033ee:	4b30      	ldr	r3, [pc, #192]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033f0:	220a      	movs	r2, #10
 80033f2:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                    Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 80033f6:	4b2e      	ldr	r3, [pc, #184]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                    Board1_Stop_Motors();
 80033fe:	f7fe fd25 	bl	8001e4c <Board1_Stop_Motors>
                    Board1_DW.decision.brk_mode = NORMAL;
 8003402:	4b2b      	ldr	r3, [pc, #172]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 800340a:	e132      	b.n	8003672 <Board1_Compute_routine+0x4a6>
                    switch (Board1_DW.is_Moving_obstacle_from_left_ro) {
 800340c:	4b28      	ldr	r3, [pc, #160]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800340e:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8003412:	2b01      	cmp	r3, #1
 8003414:	d002      	beq.n	800341c <Board1_Compute_routine+0x250>
 8003416:	2b02      	cmp	r3, #2
 8003418:	d05e      	beq.n	80034d8 <Board1_Compute_routine+0x30c>
              break;
 800341a:	e12a      	b.n	8003672 <Board1_Compute_routine+0x4a6>
                      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800341c:	4b24      	ldr	r3, [pc, #144]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800341e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003422:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003426:	4293      	cmp	r3, r2
 8003428:	f040 8091 	bne.w	800354e <Board1_Compute_routine+0x382>
                        Board1_Update_Angle
 800342c:	4b20      	ldr	r3, [pc, #128]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800342e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8003432:	eeb0 0a67 	vmov.f32	s0, s15
 8003436:	f7fe fcdf 	bl	8001df8 <Board1_Update_Angle>
                        tmp = Board1_DW.turn_counter + 1U;
 800343a:	4b1d      	ldr	r3, [pc, #116]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800343c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003440:	3301      	adds	r3, #1
 8003442:	607b      	str	r3, [r7, #4]
                        if (Board1_DW.turn_counter + 1U > 255U) {
 8003444:	4b1a      	ldr	r3, [pc, #104]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003446:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800344a:	3301      	adds	r3, #1
 800344c:	2bff      	cmp	r3, #255	@ 0xff
 800344e:	d901      	bls.n	8003454 <Board1_Compute_routine+0x288>
                          tmp = 255U;
 8003450:	23ff      	movs	r3, #255	@ 0xff
 8003452:	607b      	str	r3, [r7, #4]
                        Board1_DW.turn_counter = (uint8_T)tmp;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	b2da      	uxtb	r2, r3
 8003458:	4b15      	ldr	r3, [pc, #84]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800345a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 800345e:	4b14      	ldr	r3, [pc, #80]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003460:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8003464:	eef0 7ae7 	vabs.f32	s15, s15
 8003468:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80034b4 <Board1_Compute_routine+0x2e8>
 800346c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003474:	da04      	bge.n	8003480 <Board1_Compute_routine+0x2b4>
                            (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT))
 8003476:	4b0e      	ldr	r3, [pc, #56]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003478:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
                        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 800347c:	2b1d      	cmp	r3, #29
 800347e:	d91b      	bls.n	80034b8 <Board1_Compute_routine+0x2ec>
                          Board1_DW.angle = 0.0F;
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003482:	f04f 0200 	mov.w	r2, #0
 8003486:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                          Board1_DW.prevYaw = 0.0F;
 800348a:	4b09      	ldr	r3, [pc, #36]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                          Board1_DW.turn_counter = 0U;
 8003494:	4b06      	ldr	r3, [pc, #24]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 8003496:	2200      	movs	r2, #0
 8003498:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 800349c:	4b04      	ldr	r3, [pc, #16]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 80034a4:	4b02      	ldr	r3, [pc, #8]	@ (80034b0 <Board1_Compute_routine+0x2e4>)
 80034a6:	2208      	movs	r2, #8
 80034a8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                      break;
 80034ac:	e04f      	b.n	800354e <Board1_Compute_routine+0x382>
 80034ae:	bf00      	nop
 80034b0:	2000021c 	.word	0x2000021c
 80034b4:	42340000 	.word	0x42340000
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 80034b8:	4b72      	ldr	r3, [pc, #456]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_Process_Evasive_Commands(false,
 80034c0:	4b70      	ldr	r3, [pc, #448]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80034c2:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80034c6:	4619      	mov	r1, r3
 80034c8:	2000      	movs	r0, #0
 80034ca:	f7fe ff2d 	bl	8002328 <Board1_Process_Evasive_Commands>
                          Board1_DW.decision.brk_mode = NONE;
 80034ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 80034d6:	e03a      	b.n	800354e <Board1_Compute_routine+0x382>
                      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80034d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80034da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80034de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d135      	bne.n	8003552 <Board1_Compute_routine+0x386>
                        tmp = Board1_DW.turn_counter + 1U;
 80034e6:	4b67      	ldr	r3, [pc, #412]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80034e8:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80034ec:	3301      	adds	r3, #1
 80034ee:	607b      	str	r3, [r7, #4]
                        if (Board1_DW.turn_counter + 1U > 255U) {
 80034f0:	4b64      	ldr	r3, [pc, #400]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80034f2:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80034f6:	3301      	adds	r3, #1
 80034f8:	2bff      	cmp	r3, #255	@ 0xff
 80034fa:	d901      	bls.n	8003500 <Board1_Compute_routine+0x334>
                          tmp = 255U;
 80034fc:	23ff      	movs	r3, #255	@ 0xff
 80034fe:	607b      	str	r3, [r7, #4]
                        Board1_DW.turn_counter = (uint8_T)tmp;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	b2da      	uxtb	r2, r3
 8003504:	4b5f      	ldr	r3, [pc, #380]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003506:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                        if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 800350a:	4b5e      	ldr	r3, [pc, #376]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 800350c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003510:	2b13      	cmp	r3, #19
 8003512:	d90c      	bls.n	800352e <Board1_Compute_routine+0x362>
                          Board1_DW.turn_counter = 0U;
 8003514:	4b5b      	ldr	r3, [pc, #364]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003516:	2200      	movs	r2, #0
 8003518:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 800351c:	4b59      	ldr	r3, [pc, #356]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 800351e:	2200      	movs	r2, #0
 8003520:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003524:	4b57      	ldr	r3, [pc, #348]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003526:	2208      	movs	r2, #8
 8003528:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                      break;
 800352c:	e011      	b.n	8003552 <Board1_Compute_routine+0x386>
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 800352e:	4b55      	ldr	r3, [pc, #340]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003530:	2202      	movs	r2, #2
 8003532:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_Process_Evasive_Commands(false,
 8003536:	4b53      	ldr	r3, [pc, #332]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003538:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800353c:	4619      	mov	r1, r3
 800353e:	2000      	movs	r0, #0
 8003540:	f7fe fef2 	bl	8002328 <Board1_Process_Evasive_Commands>
                          Board1_DW.decision.brk_mode = NONE;
 8003544:	4b4f      	ldr	r3, [pc, #316]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003546:	2200      	movs	r2, #0
 8003548:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 800354c:	e001      	b.n	8003552 <Board1_Compute_routine+0x386>
                      break;
 800354e:	bf00      	nop
 8003550:	e08f      	b.n	8003672 <Board1_Compute_routine+0x4a6>
                      break;
 8003552:	bf00      	nop
              break;
 8003554:	e08d      	b.n	8003672 <Board1_Compute_routine+0x4a6>
              Moving_obstacle_from_right_rout();
 8003556:	f7fe ffe1 	bl	800251c <Moving_obstacle_from_right_rout>
              break;
 800355a:	e08a      	b.n	8003672 <Board1_Compute_routine+0x4a6>
              if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 800355c:	4b49      	ldr	r3, [pc, #292]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 800355e:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003562:	2b01      	cmp	r3, #1
 8003564:	f040 8082 	bne.w	800366c <Board1_Compute_routine+0x4a0>
                Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003568:	4b46      	ldr	r3, [pc, #280]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003570:	4b44      	ldr	r3, [pc, #272]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003572:	2208      	movs	r2, #8
 8003574:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 8003578:	e078      	b.n	800366c <Board1_Compute_routine+0x4a0>
              Board1_Select_routine();
 800357a:	f7ff fbc7 	bl	8002d0c <Board1_Select_routine>
              break;
 800357e:	e078      	b.n	8003672 <Board1_Compute_routine+0x4a6>
              Board1_Special_retro_routine();
 8003580:	f7ff fca8 	bl	8002ed4 <Board1_Special_retro_routine>
              break;
 8003584:	e075      	b.n	8003672 <Board1_Compute_routine+0x4a6>
              b = Board1_Emergency_B_Pressed();
 8003586:	f7fe fbdd 	bl	8001d44 <Board1_Emergency_B_Pressed>
 800358a:	4603      	mov	r3, r0
 800358c:	70fb      	strb	r3, [r7, #3]
              if (b) {
 800358e:	78fb      	ldrb	r3, [r7, #3]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d012      	beq.n	80035ba <Board1_Compute_routine+0x3ee>
                Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003594:	4b3b      	ldr	r3, [pc, #236]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003596:	2200      	movs	r2, #0
 8003598:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 800359c:	4b39      	ldr	r3, [pc, #228]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 800359e:	2202      	movs	r2, #2
 80035a0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                Board1_DW.is_Emergency_button_routine =
 80035a4:	4b37      	ldr	r3, [pc, #220]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
                Board1_Stop_Motors();
 80035ac:	f7fe fc4e 	bl	8001e4c <Board1_Stop_Motors>
                Board1_DW.decision.brk_mode = EMERGENCY;
 80035b0:	4b34      	ldr	r3, [pc, #208]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80035b8:	e05a      	b.n	8003670 <Board1_Compute_routine+0x4a4>
                b = Board1_Near_Obstacle();
 80035ba:	f7fe fe5d 	bl	8002278 <Board1_Near_Obstacle>
 80035be:	4603      	mov	r3, r0
 80035c0:	70fb      	strb	r3, [r7, #3]
                if (b) {
 80035c2:	78fb      	ldrb	r3, [r7, #3]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d012      	beq.n	80035ee <Board1_Compute_routine+0x422>
                  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80035c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                  Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80035d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035d2:	2203      	movs	r2, #3
 80035d4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Emergency_sonar_routine =
 80035d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board1_Stop_Motors();
 80035e0:	f7fe fc34 	bl	8001e4c <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = EMERGENCY;
 80035e4:	4b27      	ldr	r3, [pc, #156]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80035ec:	e040      	b.n	8003670 <Board1_Compute_routine+0x4a4>
                  b = Board1_Mov_Obs_Right();
 80035ee:	f7ff fd71 	bl	80030d4 <Board1_Mov_Obs_Right>
 80035f2:	4603      	mov	r3, r0
 80035f4:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 80035f6:	78fb      	ldrb	r3, [r7, #3]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00a      	beq.n	8003612 <Board1_Compute_routine+0x446>
                    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80035fc:	4b21      	ldr	r3, [pc, #132]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                    Board1_DW.is_Normal_routine =
 8003604:	4b1f      	ldr	r3, [pc, #124]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003606:	2206      	movs	r2, #6
 8003608:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                    enter_internal_Moving_obstacl_f();
 800360c:	f7ff fb46 	bl	8002c9c <enter_internal_Moving_obstacl_f>
              break;
 8003610:	e02e      	b.n	8003670 <Board1_Compute_routine+0x4a4>
                    b = Board1_Mov_Obs_Left();
 8003612:	f7ff fd7d 	bl	8003110 <Board1_Mov_Obs_Left>
 8003616:	4603      	mov	r3, r0
 8003618:	70fb      	strb	r3, [r7, #3]
                    if (b) {
 800361a:	78fb      	ldrb	r3, [r7, #3]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00a      	beq.n	8003636 <Board1_Compute_routine+0x46a>
                      Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003620:	4b18      	ldr	r3, [pc, #96]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003622:	2200      	movs	r2, #0
 8003624:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                      Board1_DW.is_Normal_routine =
 8003628:	4b16      	ldr	r3, [pc, #88]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 800362a:	2205      	movs	r2, #5
 800362c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                      enter_internal_Moving_obstacle_();
 8003630:	f7ff fafc 	bl	8002c2c <enter_internal_Moving_obstacle_>
              break;
 8003634:	e01c      	b.n	8003670 <Board1_Compute_routine+0x4a4>
                    } else if (Board1_DW.is_Stop_slow_routine ==
 8003636:	4b13      	ldr	r3, [pc, #76]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003638:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 800363c:	2b01      	cmp	r3, #1
 800363e:	d117      	bne.n	8003670 <Board1_Compute_routine+0x4a4>
                      b = Board1_Is_Rover_Stationary();
 8003640:	f7fe fa2e 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8003644:	4603      	mov	r3, r0
 8003646:	70fb      	strb	r3, [r7, #3]
                      if (b) {
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d010      	beq.n	8003670 <Board1_Compute_routine+0x4a4>
                        Board1_DW.is_Stop_slow_routine =
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003650:	2200      	movs	r2, #0
 8003652:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                        Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003656:	4b0b      	ldr	r3, [pc, #44]	@ (8003684 <Board1_Compute_routine+0x4b8>)
 8003658:	2208      	movs	r2, #8
 800365a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 800365e:	e007      	b.n	8003670 <Board1_Compute_routine+0x4a4>
              break;
 8003660:	bf00      	nop
 8003662:	e009      	b.n	8003678 <Board1_Compute_routine+0x4ac>
              break;
 8003664:	bf00      	nop
 8003666:	e007      	b.n	8003678 <Board1_Compute_routine+0x4ac>
              break;
 8003668:	bf00      	nop
 800366a:	e005      	b.n	8003678 <Board1_Compute_routine+0x4ac>
              break;
 800366c:	bf00      	nop
 800366e:	e003      	b.n	8003678 <Board1_Compute_routine+0x4ac>
              break;
 8003670:	bf00      	nop
        break;
 8003672:	e001      	b.n	8003678 <Board1_Compute_routine+0x4ac>
        break;
 8003674:	bf00      	nop
 8003676:	e000      	b.n	800367a <Board1_Compute_routine+0x4ae>
        break;
 8003678:	bf00      	nop
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	2000021c 	.word	0x2000021c

08003688 <Board1_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mode_B_Pressed(void)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 800368e:	4b12      	ldr	r3, [pc, #72]	@ (80036d8 <Board1_Mode_B_Pressed+0x50>)
 8003690:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003694:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003698:	4293      	cmp	r3, r2
 800369a:	d002      	beq.n	80036a2 <Board1_Mode_B_Pressed+0x1a>
    y = false;
 800369c:	2300      	movs	r3, #0
 800369e:	71fb      	strb	r3, [r7, #7]
 80036a0:	e013      	b.n	80036ca <Board1_Mode_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 80036a2:	4b0d      	ldr	r3, [pc, #52]	@ (80036d8 <Board1_Mode_B_Pressed+0x50>)
 80036a4:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d006      	beq.n	80036ba <Board1_Mode_B_Pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 80036ac:	4b0a      	ldr	r3, [pc, #40]	@ (80036d8 <Board1_Mode_B_Pressed+0x50>)
 80036ae:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <Board1_Mode_B_Pressed+0x32>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <Board1_Mode_B_Pressed+0x34>
 80036ba:	2300      	movs	r3, #0
 80036bc:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 80036be:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <Board1_Mode_B_Pressed+0x50>)
 80036c0:	f893 205f 	ldrb.w	r2, [r3, #95]	@ 0x5f
    Board1_DW.prev_l_stick_button =
 80036c4:	4b04      	ldr	r3, [pc, #16]	@ (80036d8 <Board1_Mode_B_Pressed+0x50>)
 80036c6:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  }

  return y;
 80036ca:	79fb      	ldrb	r3, [r7, #7]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	2000021c 	.word	0x2000021c

080036dc <Board1_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_OFF(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 80036e0:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <Board1_Rover_Lights_OFF+0x30>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 80036e8:	4b08      	ldr	r3, [pc, #32]	@ (800370c <Board1_Rover_Lights_OFF+0x30>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 80036f0:	4b06      	ldr	r3, [pc, #24]	@ (800370c <Board1_Rover_Lights_OFF+0x30>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = SIGN_OFF;
 80036f8:	4b04      	ldr	r3, [pc, #16]	@ (800370c <Board1_Rover_Lights_OFF+0x30>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003700:	bf00      	nop
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	2000021c 	.word	0x2000021c

08003710 <Board1_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Lights_B_Pressed(void)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003716:	4b12      	ldr	r3, [pc, #72]	@ (8003760 <Board1_Lights_B_Pressed+0x50>)
 8003718:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800371c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003720:	4293      	cmp	r3, r2
 8003722:	d002      	beq.n	800372a <Board1_Lights_B_Pressed+0x1a>
    y = false;
 8003724:	2300      	movs	r3, #0
 8003726:	71fb      	strb	r3, [r7, #7]
 8003728:	e013      	b.n	8003752 <Board1_Lights_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 800372a:	4b0d      	ldr	r3, [pc, #52]	@ (8003760 <Board1_Lights_B_Pressed+0x50>)
 800372c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8003730:	2b00      	cmp	r3, #0
 8003732:	d006      	beq.n	8003742 <Board1_Lights_B_Pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8003734:	4b0a      	ldr	r3, [pc, #40]	@ (8003760 <Board1_Lights_B_Pressed+0x50>)
 8003736:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <Board1_Lights_B_Pressed+0x32>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <Board1_Lights_B_Pressed+0x34>
 8003742:	2300      	movs	r3, #0
 8003744:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 8003746:	4b06      	ldr	r3, [pc, #24]	@ (8003760 <Board1_Lights_B_Pressed+0x50>)
 8003748:	f893 205e 	ldrb.w	r2, [r3, #94]	@ 0x5e
    Board1_DW.prev_r_stick_button =
 800374c:	4b04      	ldr	r3, [pc, #16]	@ (8003760 <Board1_Lights_B_Pressed+0x50>)
 800374e:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
  }

  return y;
 8003752:	79fb      	ldrb	r3, [r7, #7]
}
 8003754:	4618      	mov	r0, r3
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	2000021c 	.word	0x2000021c

08003764 <Board1_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8003764:	b480      	push	{r7}
 8003766:	b089      	sub	sp, #36	@ 0x24
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.special_retro_rotating) {
 800376e:	4bb1      	ldr	r3, [pc, #708]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003770:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00c      	beq.n	8003792 <Board1_Update_Rover_Lights+0x2e>
    Board1_DW.decision.led_A = BLINKING_WHITE;
 8003778:	4bae      	ldr	r3, [pc, #696]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800377a:	2203      	movs	r2, #3
 800377c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_WHITE;
 8003780:	4bac      	ldr	r3, [pc, #688]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003782:	2203      	movs	r2, #3
 8003784:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = SPECIAL_LIGHTS;
 8003788:	4baa      	ldr	r3, [pc, #680]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800378a:	2206      	movs	r2, #6
 800378c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003790:	e1ef      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
  } else if (Board1_DW.decision.brk_mode != NONE) {
 8003792:	4ba8      	ldr	r3, [pc, #672]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003794:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00c      	beq.n	80037b6 <Board1_Update_Rover_Lights+0x52>
    Board1_DW.decision.led_A = WHITE;
 800379c:	4ba5      	ldr	r3, [pc, #660]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 80037a4:	4ba3      	ldr	r3, [pc, #652]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHTS;
 80037ac:	4ba1      	ldr	r3, [pc, #644]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80037b4:	e1dd      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 80037b6:	4b9f      	ldr	r3, [pc, #636]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80037b8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80037bc:	4b9d      	ldr	r3, [pc, #628]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80037be:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80037c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037c6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037d6:	d51f      	bpl.n	8003818 <Board1_Update_Rover_Lights+0xb4>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 80037d8:	4b96      	ldr	r3, [pc, #600]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80037da:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80037de:	4b95      	ldr	r3, [pc, #596]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80037e0:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80037e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037e8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037fc:	dd0c      	ble.n	8003818 <Board1_Update_Rover_Lights+0xb4>
                        2.0F > 1.0F)) {
    Board1_DW.decision.led_A = BLINKING_RED;
 80037fe:	4b8d      	ldr	r3, [pc, #564]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003800:	2204      	movs	r2, #4
 8003802:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8003806:	4b8b      	ldr	r3, [pc, #556]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003808:	2201      	movs	r2, #1
 800380a:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 800380e:	4b89      	ldr	r3, [pc, #548]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003810:	2204      	movs	r2, #4
 8003812:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003816:	e1ac      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 8003818:	4b86      	ldr	r3, [pc, #536]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800381a:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800381e:	4b85      	ldr	r3, [pc, #532]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003820:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003824:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003828:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800382c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003830:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383c:	dd1d      	ble.n	800387a <Board1_Update_Rover_Lights+0x116>
              1.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 800383e:	4b7d      	ldr	r3, [pc, #500]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003840:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003844:	4b7b      	ldr	r3, [pc, #492]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003846:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800384a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800384e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003852:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003856:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800385a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385e:	d50c      	bpl.n	800387a <Board1_Update_Rover_Lights+0x116>
                        2.0F < 0.0F)) {
    Board1_DW.decision.led_A = WHITE;
 8003860:	4b74      	ldr	r3, [pc, #464]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 8003868:	4b72      	ldr	r3, [pc, #456]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800386a:	2204      	movs	r2, #4
 800386c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003870:	4b70      	ldr	r3, [pc, #448]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003872:	2205      	movs	r2, #5
 8003874:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003878:	e17b      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
  } else {
    real32_T left_ref;
    real32_T right_ref;
    boolean_T e_y;
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 800387a:	4b6e      	ldr	r3, [pc, #440]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800387c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003880:	4b6c      	ldr	r3, [pc, #432]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003882:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003886:	ee37 7a27 	vadd.f32	s14, s14, s15
 800388a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800388e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003892:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 8003896:	4b67      	ldr	r3, [pc, #412]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003898:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800389c:	4b65      	ldr	r3, [pc, #404]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800389e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80038a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038a6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80038aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038ae:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 1.0F) && (right_ref > 1.0F));
 80038b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80038b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c2:	dd0a      	ble.n	80038da <Board1_Update_Rover_Lights+0x176>
 80038c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80038c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d4:	dd01      	ble.n	80038da <Board1_Update_Rover_Lights+0x176>
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <Board1_Update_Rover_Lights+0x178>
 80038da:	2300      	movs	r3, #0
 80038dc:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 80038de:	7ffb      	ldrb	r3, [r7, #31]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d019      	beq.n	8003918 <Board1_Update_Rover_Lights+0x1b4>
 80038e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80038e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80038ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038f0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80038f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fc:	dd0c      	ble.n	8003918 <Board1_Update_Rover_Lights+0x1b4>
      Board1_DW.decision.led_A = BLINKING_RED;
 80038fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003900:	2204      	movs	r2, #4
 8003902:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 8003906:	4b4b      	ldr	r3, [pc, #300]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003908:	2201      	movs	r2, #1
 800390a:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 800390e:	4b49      	ldr	r3, [pc, #292]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003910:	2204      	movs	r2, #4
 8003912:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003916:	e12c      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8003918:	7ffb      	ldrb	r3, [r7, #31]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d02d      	beq.n	800397a <Board1_Update_Rover_Lights+0x216>
 800391e:	4b45      	ldr	r3, [pc, #276]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003920:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003924:	4b43      	ldr	r3, [pc, #268]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003926:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800392a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800392e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003932:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 8003936:	4b3f      	ldr	r3, [pc, #252]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003938:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 800393c:	4b3d      	ldr	r3, [pc, #244]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800393e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 8003942:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8003946:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800394a:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 800394e:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8003952:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003956:	eef4 7ac7 	vcmpe.f32	s15, s14
 800395a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395e:	dd0c      	ble.n	800397a <Board1_Update_Rover_Lights+0x216>
      Board1_DW.decision.led_A = WHITE;
 8003960:	4b34      	ldr	r3, [pc, #208]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 8003968:	4b32      	ldr	r3, [pc, #200]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800396a:	2204      	movs	r2, #4
 800396c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003970:	4b30      	ldr	r3, [pc, #192]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003972:	2205      	movs	r2, #5
 8003974:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003978:	e0fb      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
    } else {
      int32_T k;
      boolean_T exitg1;
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 800397a:	4b2e      	ldr	r3, [pc, #184]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 800397c:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003980:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003988:	bf4c      	ite	mi
 800398a:	2301      	movmi	r3, #1
 800398c:	2300      	movpl	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 8003992:	4b28      	ldr	r3, [pc, #160]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003994:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800399c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a0:	bf4c      	ite	mi
 80039a2:	2301      	movmi	r3, #1
 80039a4:	2300      	movpl	r3, #0
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 80039aa:	4b22      	ldr	r3, [pc, #136]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80039ac:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80039b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b8:	bf4c      	ite	mi
 80039ba:	2301      	movmi	r3, #1
 80039bc:	2300      	movpl	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 80039c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 80039c4:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80039c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d0:	bf4c      	ite	mi
 80039d2:	2301      	movmi	r3, #1
 80039d4:	2300      	movpl	r3, #0
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 80039da:	2301      	movs	r3, #1
 80039dc:	77fb      	strb	r3, [r7, #31]
      k = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 80039e2:	2300      	movs	r3, #0
 80039e4:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 80039e6:	e00e      	b.n	8003a06 <Board1_Update_Rover_Lights+0x2a2>
        if (!x[k]) {
 80039e8:	f107 0208 	add.w	r2, r7, #8
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	4413      	add	r3, r2
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d104      	bne.n	8003a00 <Board1_Update_Rover_Lights+0x29c>
          e_y = false;
 80039f6:	2300      	movs	r3, #0
 80039f8:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 80039fa:	2301      	movs	r3, #1
 80039fc:	75fb      	strb	r3, [r7, #23]
 80039fe:	e002      	b.n	8003a06 <Board1_Update_Rover_Lights+0x2a2>
        } else {
          k++;
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	3301      	adds	r3, #1
 8003a04:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 8003a06:	7dfb      	ldrb	r3, [r7, #23]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d102      	bne.n	8003a12 <Board1_Update_Rover_Lights+0x2ae>
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	ddea      	ble.n	80039e8 <Board1_Update_Rover_Lights+0x284>
        }
      }

      if (e_y) {
 8003a12:	7ffb      	ldrb	r3, [r7, #31]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00f      	beq.n	8003a38 <Board1_Update_Rover_Lights+0x2d4>
        Board1_DW.decision.led_A = WHITE;
 8003a18:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 8003a28:	4b02      	ldr	r3, [pc, #8]	@ (8003a34 <Board1_Update_Rover_Lights+0x2d0>)
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003a30:	e09f      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
 8003a32:	bf00      	nop
 8003a34:	2000021c 	.word	0x2000021c
      } else {
        x[0] = (Board1_DW.decision.rif_FA > 1.0F);
 8003a38:	4b5c      	ldr	r3, [pc, #368]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003a3a:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003a3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a4a:	bfcc      	ite	gt
 8003a4c:	2301      	movgt	r3, #1
 8003a4e:	2300      	movle	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 1.0F);
 8003a54:	4b55      	ldr	r3, [pc, #340]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003a56:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003a5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a66:	bfcc      	ite	gt
 8003a68:	2301      	movgt	r3, #1
 8003a6a:	2300      	movle	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 1.0F);
 8003a70:	4b4e      	ldr	r3, [pc, #312]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003a72:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003a76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a82:	bfcc      	ite	gt
 8003a84:	2301      	movgt	r3, #1
 8003a86:	2300      	movle	r3, #0
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 1.0F);
 8003a8c:	4b47      	ldr	r3, [pc, #284]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003a8e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003a92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a9e:	bfcc      	ite	gt
 8003aa0:	2301      	movgt	r3, #1
 8003aa2:	2300      	movle	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003ab4:	e00e      	b.n	8003ad4 <Board1_Update_Rover_Lights+0x370>
          if (!x[k]) {
 8003ab6:	f107 0208 	add.w	r2, r7, #8
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	4413      	add	r3, r2
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d104      	bne.n	8003ace <Board1_Update_Rover_Lights+0x36a>
            e_y = false;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	75fb      	strb	r3, [r7, #23]
 8003acc:	e002      	b.n	8003ad4 <Board1_Update_Rover_Lights+0x370>
          } else {
            k++;
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003ad4:	7dfb      	ldrb	r3, [r7, #23]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d102      	bne.n	8003ae0 <Board1_Update_Rover_Lights+0x37c>
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	2b03      	cmp	r3, #3
 8003ade:	ddea      	ble.n	8003ab6 <Board1_Update_Rover_Lights+0x352>
          }
        }

        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003ae0:	7ffb      	ldrb	r3, [r7, #31]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d02d      	beq.n	8003b42 <Board1_Update_Rover_Lights+0x3de>
 8003ae6:	4b31      	ldr	r3, [pc, #196]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003ae8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003aec:	4b2f      	ldr	r3, [pc, #188]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003aee:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003af2:	eeb4 7a67 	vcmp.f32	s14, s15
 8003af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003afa:	d122      	bne.n	8003b42 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 8003afc:	4b2b      	ldr	r3, [pc, #172]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003afe:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003b02:	4b2a      	ldr	r3, [pc, #168]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b04:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003b08:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b10:	d117      	bne.n	8003b42 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 8003b12:	4b26      	ldr	r3, [pc, #152]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b14:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003b18:	4b24      	ldr	r3, [pc, #144]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b1a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 8003b1e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b26:	d10c      	bne.n	8003b42 <Board1_Update_Rover_Lights+0x3de>
          Board1_DW.decision.led_A = WHITE;
 8003b28:	4b20      	ldr	r3, [pc, #128]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 8003b30:	4b1e      	ldr	r3, [pc, #120]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003b38:	4b1c      	ldr	r3, [pc, #112]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003b40:	e017      	b.n	8003b72 <Board1_Update_Rover_Lights+0x40e>
        } else {
          if (white_led_when_stopped) {
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <Board1_Update_Rover_Lights+0x3f6>
            Board1_DW.decision.led_A = WHITE;
 8003b48:	4b18      	ldr	r3, [pc, #96]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 8003b50:	4b16      	ldr	r3, [pc, #88]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003b58:	e007      	b.n	8003b6a <Board1_Update_Rover_Lights+0x406>
          } else {
            Board1_DW.decision.led_A = OFF;
 8003b5a:	4b14      	ldr	r3, [pc, #80]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 8003b62:	4b12      	ldr	r3, [pc, #72]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          }

          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003b6a:	4b10      	ldr	r3, [pc, #64]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        }
      }
    }
  }

  switch (Board1_DW.decision.mode) {
 8003b72:	4b0e      	ldr	r3, [pc, #56]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b74:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d002      	beq.n	8003b82 <Board1_Update_Rover_Lights+0x41e>
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d005      	beq.n	8003b8c <Board1_Update_Rover_Lights+0x428>
 8003b80:	e009      	b.n	8003b96 <Board1_Update_Rover_Lights+0x432>
   case DEFAULT:
    Board1_DW.decision.rear_sign = SIGN_WHITE;
 8003b82:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003b8a:	e009      	b.n	8003ba0 <Board1_Update_Rover_Lights+0x43c>

   case SPORT:
    Board1_DW.decision.rear_sign = SIGN_ORANGE;
 8003b8c:	4b07      	ldr	r3, [pc, #28]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b8e:	2203      	movs	r2, #3
 8003b90:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003b94:	e004      	b.n	8003ba0 <Board1_Update_Rover_Lights+0x43c>

   default:
    Board1_DW.decision.rear_sign = SIGN_GREEN;
 8003b96:	4b05      	ldr	r3, [pc, #20]	@ (8003bac <Board1_Update_Rover_Lights+0x448>)
 8003b98:	2202      	movs	r2, #2
 8003b9a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003b9e:	bf00      	nop
  }
}
 8003ba0:	bf00      	nop
 8003ba2:	3724      	adds	r7, #36	@ 0x24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	2000021c 	.word	0x2000021c

08003bb0 <Board1_Rover_Lights_Motor_Error>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_Motor_Error(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = BLINKING_RED_SLOW;
 8003bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003be0 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bb6:	2205      	movs	r2, #5
 8003bb8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = BLINKING_RED_SLOW;
 8003bbc:	4b08      	ldr	r3, [pc, #32]	@ (8003be0 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bbe:	2205      	movs	r2, #5
 8003bc0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = EMERGENCY_LIGHTS;
 8003bc4:	4b06      	ldr	r3, [pc, #24]	@ (8003be0 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bc6:	2207      	movs	r2, #7
 8003bc8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = SIGN_RED;
 8003bcc:	4b04      	ldr	r3, [pc, #16]	@ (8003be0 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bce:	2204      	movs	r2, #4
 8003bd0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003bd4:	bf00      	nop
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	2000021c 	.word	0x2000021c

08003be4 <Board1_Lights_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Lights_manager(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Lights_manager) {
 8003bea:	4b5f      	ldr	r3, [pc, #380]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003bec:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d01e      	beq.n	8003c32 <Board1_Lights_manager+0x4e>
 8003bf4:	2b03      	cmp	r3, #3
 8003bf6:	f300 80b3 	bgt.w	8003d60 <Board1_Lights_manager+0x17c>
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d001      	beq.n	8003c02 <Board1_Lights_manager+0x1e>
 8003bfe:	2b02      	cmp	r3, #2
      Board1_Rover_Lights_OFF();
    }
    break;

   case Board1_IN_Motor_error_lights:
    break;
 8003c00:	e0ae      	b.n	8003d60 <Board1_Lights_manager+0x17c>
    b = !Board1_Critical_Voltage_Occured();
 8003c02:	f7fd ff29 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf0c      	ite	eq
 8003c0c:	2301      	moveq	r3, #1
 8003c0e:	2300      	movne	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003c14:	79fb      	ldrb	r3, [r7, #7]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f000 809f 	beq.w	8003d5a <Board1_Lights_manager+0x176>
      Board1_DW.is_Lights_manager = Board1_IN_Normal_lights;
 8003c1c:	4b52      	ldr	r3, [pc, #328]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c1e:	2203      	movs	r2, #3
 8003c20:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_DW.is_Normal_lights = Board1_IN_Lights_OFF;
 8003c24:	4b50      	ldr	r3, [pc, #320]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_Rover_Lights_OFF();
 8003c2c:	f7ff fd56 	bl	80036dc <Board1_Rover_Lights_OFF>
    break;
 8003c30:	e093      	b.n	8003d5a <Board1_Lights_manager+0x176>

   case Board1_IN_Normal_lights:
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003c32:	4b4d      	ldr	r3, [pc, #308]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c38:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d104      	bne.n	8003c4a <Board1_Lights_manager+0x66>
      b = Board1_Motor_Error_Occured();
 8003c40:	f7fd ff1c 	bl	8001a7c <Board1_Motor_Error_Occured>
 8003c44:	4603      	mov	r3, r0
 8003c46:	71fb      	strb	r3, [r7, #7]
 8003c48:	e001      	b.n	8003c4e <Board1_Lights_manager+0x6a>
    } else {
      b = false;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <Board1_Lights_manager+0x86>
      Board1_DW.is_Normal_lights = Board1_IN_NO_ACTIVE_CHILD;
 8003c54:	4b44      	ldr	r3, [pc, #272]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_DW.is_Lights_manager = Board1_IN_Motor_error_lights;
 8003c5c:	4b42      	ldr	r3, [pc, #264]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_Rover_Lights_Motor_Error();
 8003c64:	f7ff ffa4 	bl	8003bb0 <Board1_Rover_Lights_Motor_Error>
          }
          break;
        }
      }
    }
    break;
 8003c68:	e079      	b.n	8003d5e <Board1_Lights_manager+0x17a>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c70:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d104      	bne.n	8003c82 <Board1_Lights_manager+0x9e>
        b = Board1_Critical_Voltage_Occured();
 8003c78:	f7fd feee 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	71fb      	strb	r3, [r7, #7]
 8003c80:	e001      	b.n	8003c86 <Board1_Lights_manager+0xa2>
        b = false;
 8003c82:	2300      	movs	r3, #0
 8003c84:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003c86:	79fb      	ldrb	r3, [r7, #7]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00a      	beq.n	8003ca2 <Board1_Lights_manager+0xbe>
        Board1_DW.is_Normal_lights = Board1_IN_NO_ACTIVE_CHILD;
 8003c8c:	4b36      	ldr	r3, [pc, #216]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board1_DW.is_Lights_manager = Boar_IN_Critical_voltage_lights;
 8003c94:	4b34      	ldr	r3, [pc, #208]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        Board1_Rover_Lights_OFF();
 8003c9c:	f7ff fd1e 	bl	80036dc <Board1_Rover_Lights_OFF>
    break;
 8003ca0:	e05d      	b.n	8003d5e <Board1_Lights_manager+0x17a>
        switch (Board1_DW.is_Normal_lights) {
 8003ca2:	4b31      	ldr	r3, [pc, #196]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003ca4:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d032      	beq.n	8003d12 <Board1_Lights_manager+0x12e>
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	dc56      	bgt.n	8003d5e <Board1_Lights_manager+0x17a>
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d002      	beq.n	8003cba <Board1_Lights_manager+0xd6>
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d01d      	beq.n	8003cf4 <Board1_Lights_manager+0x110>
    break;
 8003cb8:	e051      	b.n	8003d5e <Board1_Lights_manager+0x17a>
          b = Board1_Lights_B_Pressed();
 8003cba:	f7ff fd29 	bl	8003710 <Board1_Lights_B_Pressed>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003cc2:	79fb      	ldrb	r3, [r7, #7]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d006      	beq.n	8003cd6 <Board1_Lights_manager+0xf2>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_OFF;
 8003cc8:	4b27      	ldr	r3, [pc, #156]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Rover_Lights_OFF();
 8003cd0:	f7ff fd04 	bl	80036dc <Board1_Rover_Lights_OFF>
          break;
 8003cd4:	e03b      	b.n	8003d4e <Board1_Lights_manager+0x16a>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cd6:	4b24      	ldr	r3, [pc, #144]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003cd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cdc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d134      	bne.n	8003d4e <Board1_Lights_manager+0x16a>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_AUTO;
 8003ce4:	4b20      	ldr	r3, [pc, #128]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(false);
 8003cec:	2000      	movs	r0, #0
 8003cee:	f7ff fd39 	bl	8003764 <Board1_Update_Rover_Lights>
          break;
 8003cf2:	e02c      	b.n	8003d4e <Board1_Lights_manager+0x16a>
          b = Board1_Lights_B_Pressed();
 8003cf4:	f7ff fd0c 	bl	8003710 <Board1_Lights_B_Pressed>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d027      	beq.n	8003d52 <Board1_Lights_manager+0x16e>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_ON;
 8003d02:	4b19      	ldr	r3, [pc, #100]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003d04:	2203      	movs	r2, #3
 8003d06:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(true);
 8003d0a:	2001      	movs	r0, #1
 8003d0c:	f7ff fd2a 	bl	8003764 <Board1_Update_Rover_Lights>
          break;
 8003d10:	e01f      	b.n	8003d52 <Board1_Lights_manager+0x16e>
          b = Board1_Lights_B_Pressed();
 8003d12:	f7ff fcfd 	bl	8003710 <Board1_Lights_B_Pressed>
 8003d16:	4603      	mov	r3, r0
 8003d18:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d007      	beq.n	8003d30 <Board1_Lights_manager+0x14c>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_AUTO;
 8003d20:	4b11      	ldr	r3, [pc, #68]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(false);
 8003d28:	2000      	movs	r0, #0
 8003d2a:	f7ff fd1b 	bl	8003764 <Board1_Update_Rover_Lights>
          break;
 8003d2e:	e012      	b.n	8003d56 <Board1_Lights_manager+0x172>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d30:	4b0d      	ldr	r3, [pc, #52]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003d32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d36:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10b      	bne.n	8003d56 <Board1_Lights_manager+0x172>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_ON;
 8003d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d68 <Board1_Lights_manager+0x184>)
 8003d40:	2203      	movs	r2, #3
 8003d42:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(true);
 8003d46:	2001      	movs	r0, #1
 8003d48:	f7ff fd0c 	bl	8003764 <Board1_Update_Rover_Lights>
          break;
 8003d4c:	e003      	b.n	8003d56 <Board1_Lights_manager+0x172>
          break;
 8003d4e:	bf00      	nop
 8003d50:	e005      	b.n	8003d5e <Board1_Lights_manager+0x17a>
          break;
 8003d52:	bf00      	nop
 8003d54:	e003      	b.n	8003d5e <Board1_Lights_manager+0x17a>
          break;
 8003d56:	bf00      	nop
    break;
 8003d58:	e001      	b.n	8003d5e <Board1_Lights_manager+0x17a>
    break;
 8003d5a:	bf00      	nop
 8003d5c:	e000      	b.n	8003d60 <Board1_Lights_manager+0x17c>
    break;
 8003d5e:	bf00      	nop
  }
}
 8003d60:	bf00      	nop
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	2000021c 	.word	0x2000021c

08003d6c <Board1_Board_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Board_decision(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board1_DW.is_active_Working_status_manage != 0) {
 8003d72:	4bab      	ldr	r3, [pc, #684]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003d74:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 80ae 	beq.w	8003eda <Board1_Board_decision+0x16e>
    switch (Board1_DW.is_Working_status_manager) {
 8003d7e:	4ba8      	ldr	r3, [pc, #672]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003d80:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8003d84:	3b01      	subs	r3, #1
 8003d86:	2b03      	cmp	r3, #3
 8003d88:	f200 80a7 	bhi.w	8003eda <Board1_Board_decision+0x16e>
 8003d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d94 <Board1_Board_decision+0x28>)
 8003d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d92:	bf00      	nop
 8003d94:	08003da5 	.word	0x08003da5
 8003d98:	08003dd1 	.word	0x08003dd1
 8003d9c:	08003edb 	.word	0x08003edb
 8003da0:	08003e69 	.word	0x08003e69
     case Boa_IN_Critical_voltage_working:
      b = !Board1_Critical_Voltage();
 8003da4:	f7fd fe0c 	bl	80019c0 <Board1_Critical_Voltage>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	bf0c      	ite	eq
 8003dae:	2301      	moveq	r3, #1
 8003db0:	2300      	movne	r3, #0
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003db6:	78fb      	ldrb	r3, [r7, #3]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 8089 	beq.w	8003ed0 <Board1_Board_decision+0x164>
        Board1_DW.is_Working_status_manager = Board1_IN_Normal_working;
 8003dbe:	4b98      	ldr	r3, [pc, #608]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003dc0:	2204      	movs	r2, #4
 8003dc2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board1_DW.working_status = NORMAL_WORKING;
 8003dc6:	4b96      	ldr	r3, [pc, #600]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      }
      break;
 8003dce:	e07f      	b.n	8003ed0 <Board1_Board_decision+0x164>

     case Board1_IN_Init_working:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003dd0:	4b93      	ldr	r3, [pc, #588]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003dd2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003dd6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d17a      	bne.n	8003ed4 <Board1_Board_decision+0x168>
        tmp = Board1_DW.init_count + 1U;
 8003dde:	4b90      	ldr	r3, [pc, #576]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003de0:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003de4:	3301      	adds	r3, #1
 8003de6:	607b      	str	r3, [r7, #4]
        if (Board1_DW.init_count + 1U > 255U) {
 8003de8:	4b8d      	ldr	r3, [pc, #564]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003dea:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003dee:	3301      	adds	r3, #1
 8003df0:	2bff      	cmp	r3, #255	@ 0xff
 8003df2:	d901      	bls.n	8003df8 <Board1_Board_decision+0x8c>
          tmp = 255U;
 8003df4:	23ff      	movs	r3, #255	@ 0xff
 8003df6:	607b      	str	r3, [r7, #4]
        }

        Board1_DW.init_count = (uint8_T)tmp;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	4b88      	ldr	r3, [pc, #544]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003dfe:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
        if (Board1_DW.init_count >= Board1_INIT_COUNTER) {
 8003e02:	4b87      	ldr	r3, [pc, #540]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e04:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003e08:	2b22      	cmp	r3, #34	@ 0x22
 8003e0a:	d928      	bls.n	8003e5e <Board1_Board_decision+0xf2>
          b = Board1_Motor_Error();
 8003e0c:	f7fd fdee 	bl	80019ec <Board1_Motor_Error>
 8003e10:	4603      	mov	r3, r0
 8003e12:	70fb      	strb	r3, [r7, #3]
          if (b) {
 8003e14:	78fb      	ldrb	r3, [r7, #3]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d008      	beq.n	8003e2c <Board1_Board_decision+0xc0>
            Board1_DW.is_Working_status_manager = Board1_IN_Motor_error_working;
 8003e1a:	4b81      	ldr	r3, [pc, #516]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e1c:	2203      	movs	r2, #3
 8003e1e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board1_DW.working_status = MOTOR_ERROR_WORKING;
 8003e22:	4b7f      	ldr	r3, [pc, #508]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e24:	2202      	movs	r2, #2
 8003e26:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
          }
        } else {
          Board1_DW.is_Working_status_manager = Board1_IN_Init_working;
        }
      }
      break;
 8003e2a:	e053      	b.n	8003ed4 <Board1_Board_decision+0x168>
            b = Board1_Critical_Voltage();
 8003e2c:	f7fd fdc8 	bl	80019c0 <Board1_Critical_Voltage>
 8003e30:	4603      	mov	r3, r0
 8003e32:	70fb      	strb	r3, [r7, #3]
            if (b) {
 8003e34:	78fb      	ldrb	r3, [r7, #3]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d008      	beq.n	8003e4c <Board1_Board_decision+0xe0>
              Board1_DW.is_Working_status_manager =
 8003e3a:	4b79      	ldr	r3, [pc, #484]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
              Board1_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003e42:	4b77      	ldr	r3, [pc, #476]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 8003e4a:	e043      	b.n	8003ed4 <Board1_Board_decision+0x168>
              Board1_DW.is_Working_status_manager = Board1_IN_Normal_working;
 8003e4c:	4b74      	ldr	r3, [pc, #464]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e4e:	2204      	movs	r2, #4
 8003e50:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
              Board1_DW.working_status = NORMAL_WORKING;
 8003e54:	4b72      	ldr	r3, [pc, #456]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 8003e5c:	e03a      	b.n	8003ed4 <Board1_Board_decision+0x168>
          Board1_DW.is_Working_status_manager = Board1_IN_Init_working;
 8003e5e:	4b70      	ldr	r3, [pc, #448]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e60:	2202      	movs	r2, #2
 8003e62:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      break;
 8003e66:	e035      	b.n	8003ed4 <Board1_Board_decision+0x168>

     case Board1_IN_Motor_error_working:
      break;

     case Board1_IN_Normal_working:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e68:	4b6d      	ldr	r3, [pc, #436]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003e6e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d104      	bne.n	8003e80 <Board1_Board_decision+0x114>
        b = Board1_Motor_Error();
 8003e76:	f7fd fdb9 	bl	80019ec <Board1_Motor_Error>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	70fb      	strb	r3, [r7, #3]
 8003e7e:	e001      	b.n	8003e84 <Board1_Board_decision+0x118>
      } else {
        b = false;
 8003e80:	2300      	movs	r3, #0
 8003e82:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003e84:	78fb      	ldrb	r3, [r7, #3]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <Board1_Board_decision+0x130>
        Board1_DW.is_Working_status_manager = Board1_IN_Motor_error_working;
 8003e8a:	4b65      	ldr	r3, [pc, #404]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board1_DW.working_status = MOTOR_ERROR_WORKING;
 8003e92:	4b63      	ldr	r3, [pc, #396]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e94:	2202      	movs	r2, #2
 8003e96:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        if (b) {
          Board1_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
          Board1_DW.working_status = CRITICAL_VOLTAGE_WORKING;
        }
      }
      break;
 8003e9a:	e01d      	b.n	8003ed8 <Board1_Board_decision+0x16c>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e9c:	4b60      	ldr	r3, [pc, #384]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003e9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ea2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d104      	bne.n	8003eb4 <Board1_Board_decision+0x148>
          b = Board1_Critical_Voltage();
 8003eaa:	f7fd fd89 	bl	80019c0 <Board1_Critical_Voltage>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	70fb      	strb	r3, [r7, #3]
 8003eb2:	e001      	b.n	8003eb8 <Board1_Board_decision+0x14c>
          b = false;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00c      	beq.n	8003ed8 <Board1_Board_decision+0x16c>
          Board1_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
 8003ebe:	4b58      	ldr	r3, [pc, #352]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board1_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003ec6:	4b56      	ldr	r3, [pc, #344]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 8003ece:	e003      	b.n	8003ed8 <Board1_Board_decision+0x16c>
      break;
 8003ed0:	bf00      	nop
 8003ed2:	e002      	b.n	8003eda <Board1_Board_decision+0x16e>
      break;
 8003ed4:	bf00      	nop
 8003ed6:	e000      	b.n	8003eda <Board1_Board_decision+0x16e>
      break;
 8003ed8:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 8003eda:	4b51      	ldr	r3, [pc, #324]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003edc:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d056      	beq.n	8003f92 <Board1_Board_decision+0x226>
    switch (Board1_DW.is_Relay_manager) {
 8003ee4:	4b4e      	ldr	r3, [pc, #312]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003ee6:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8003eea:	2b03      	cmp	r3, #3
 8003eec:	d01a      	beq.n	8003f24 <Board1_Board_decision+0x1b8>
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	dc4f      	bgt.n	8003f92 <Board1_Board_decision+0x226>
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d001      	beq.n	8003efa <Board1_Board_decision+0x18e>
 8003ef6:	2b02      	cmp	r3, #2
        Board1_DW.decision.relay = true;
      }
      break;

     case Board1_IN_Motor_error_relay:
      break;
 8003ef8:	e04b      	b.n	8003f92 <Board1_Board_decision+0x226>
      b = !Board1_Critical_Voltage_Occured();
 8003efa:	f7fd fdad 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	bf0c      	ite	eq
 8003f04:	2301      	moveq	r3, #1
 8003f06:	2300      	movne	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003f0c:	78fb      	ldrb	r3, [r7, #3]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d03c      	beq.n	8003f8c <Board1_Board_decision+0x220>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_relay;
 8003f12:	4b43      	ldr	r3, [pc, #268]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f14:	2203      	movs	r2, #3
 8003f16:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board1_DW.decision.relay = true;
 8003f1a:	4b41      	ldr	r3, [pc, #260]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003f22:	e033      	b.n	8003f8c <Board1_Board_decision+0x220>

     case Board1_IN_Normal_relay:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003f24:	4b3e      	ldr	r3, [pc, #248]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f2a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d104      	bne.n	8003f3c <Board1_Board_decision+0x1d0>
        b = Board1_Motor_Error_Occured();
 8003f32:	f7fd fda3 	bl	8001a7c <Board1_Motor_Error_Occured>
 8003f36:	4603      	mov	r3, r0
 8003f38:	70fb      	strb	r3, [r7, #3]
 8003f3a:	e001      	b.n	8003f40 <Board1_Board_decision+0x1d4>
      } else {
        b = false;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003f40:	78fb      	ldrb	r3, [r7, #3]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d008      	beq.n	8003f58 <Board1_Board_decision+0x1ec>
        Board1_DW.is_Relay_manager = Board1_IN_Motor_error_relay;
 8003f46:	4b36      	ldr	r3, [pc, #216]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f48:	2202      	movs	r2, #2
 8003f4a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board1_DW.decision.relay = false;
 8003f4e:	4b34      	ldr	r3, [pc, #208]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
        if (b) {
          Board1_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
          Board1_DW.decision.relay = false;
        }
      }
      break;
 8003f56:	e01b      	b.n	8003f90 <Board1_Board_decision+0x224>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003f58:	4b31      	ldr	r3, [pc, #196]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f5e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d104      	bne.n	8003f70 <Board1_Board_decision+0x204>
          b = Board1_Critical_Voltage_Occured();
 8003f66:	f7fd fd77 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	70fb      	strb	r3, [r7, #3]
 8003f6e:	e001      	b.n	8003f74 <Board1_Board_decision+0x208>
          b = false;
 8003f70:	2300      	movs	r3, #0
 8003f72:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003f74:	78fb      	ldrb	r3, [r7, #3]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00a      	beq.n	8003f90 <Board1_Board_decision+0x224>
          Board1_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
 8003f7a:	4b29      	ldr	r3, [pc, #164]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board1_DW.decision.relay = false;
 8003f82:	4b27      	ldr	r3, [pc, #156]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003f8a:	e001      	b.n	8003f90 <Board1_Board_decision+0x224>
      break;
 8003f8c:	bf00      	nop
 8003f8e:	e000      	b.n	8003f92 <Board1_Board_decision+0x226>
      break;
 8003f90:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Mux_manager != 0) {
 8003f92:	4b23      	ldr	r3, [pc, #140]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f94:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d044      	beq.n	8004026 <Board1_Board_decision+0x2ba>
    switch (Board1_DW.is_Mux_manager) {
 8003f9c:	4b20      	ldr	r3, [pc, #128]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003f9e:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d002      	beq.n	8003fac <Board1_Board_decision+0x240>
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d025      	beq.n	8003ff6 <Board1_Board_decision+0x28a>
 8003faa:	e03c      	b.n	8004026 <Board1_Board_decision+0x2ba>
     case Board1_IN_Degraded_mux:
      if ((Board1_DW.sfEvent == Board1_event_STEP) && (Board1_DW.is_Board_state ==
 8003fac:	4b1c      	ldr	r3, [pc, #112]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003fae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fb2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d109      	bne.n	8003fce <Board1_Board_decision+0x262>
 8003fba:	4b19      	ldr	r3, [pc, #100]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003fbc:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d104      	bne.n	8003fce <Board1_Board_decision+0x262>
           Board1_IN_Normal)) {
        b = Board1_Is_Rover_Stationary();
 8003fc4:	f7fd fd6c 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	70fb      	strb	r3, [r7, #3]
 8003fcc:	e001      	b.n	8003fd2 <Board1_Board_decision+0x266>
      } else {
        b = false;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003fd2:	78fb      	ldrb	r3, [r7, #3]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d020      	beq.n	800401a <Board1_Board_decision+0x2ae>
        Board1_Pid_Reset();
 8003fd8:	f7fd fe12 	bl	8001c00 <Board1_Pid_Reset>
        Board1_DW.open_loop = false;
 8003fdc:	4b10      	ldr	r3, [pc, #64]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        Board1_DW.is_Mux_manager = Board1_IN_Normal_mux;
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.decision.mux = false;
 8003fec:	4b0c      	ldr	r3, [pc, #48]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
      }
      break;
 8003ff4:	e011      	b.n	800401a <Board1_Board_decision+0x2ae>

     case Board1_IN_Normal_mux:
      if (Board1_DW.is_Board_state == Board1_IN_Degraded) {
 8003ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8003ff8:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d111      	bne.n	8004024 <Board1_Board_decision+0x2b8>
        Board1_DW.is_Mux_manager = Board1_IN_Degraded_mux;
 8004000:	4b07      	ldr	r3, [pc, #28]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8004002:	2201      	movs	r2, #1
 8004004:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.decision.mux = true;
 8004008:	4b05      	ldr	r3, [pc, #20]	@ (8004020 <Board1_Board_decision+0x2b4>)
 800400a:	2201      	movs	r2, #1
 800400c:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
        Board1_DW.open_loop = true;
 8004010:	4b03      	ldr	r3, [pc, #12]	@ (8004020 <Board1_Board_decision+0x2b4>)
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
      }
      break;
 8004018:	e004      	b.n	8004024 <Board1_Board_decision+0x2b8>
      break;
 800401a:	bf00      	nop
 800401c:	e003      	b.n	8004026 <Board1_Board_decision+0x2ba>
 800401e:	bf00      	nop
 8004020:	2000021c 	.word	0x2000021c
      break;
 8004024:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Routine_manager != 0) {
 8004026:	4b79      	ldr	r3, [pc, #484]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004028:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800402c:	2b00      	cmp	r3, #0
 800402e:	d035      	beq.n	800409c <Board1_Board_decision+0x330>
    if ((Board1_DW.is_active_Max_velocity_handler != 0) &&
 8004030:	4b76      	ldr	r3, [pc, #472]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004032:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8004036:	2b00      	cmp	r3, #0
 8004038:	d029      	beq.n	800408e <Board1_Board_decision+0x322>
        (Board1_DW.is_Max_velocity_handler == Board_IN_Waiting_change_max_vel))
 800403a:	4b74      	ldr	r3, [pc, #464]	@ (800420c <Board1_Board_decision+0x4a0>)
 800403c:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
    if ((Board1_DW.is_active_Max_velocity_handler != 0) &&
 8004040:	2b01      	cmp	r3, #1
 8004042:	d124      	bne.n	800408e <Board1_Board_decision+0x322>
    {
      b = Board1_Detect_Limit_Activation();
 8004044:	f7fd fde2 	bl	8001c0c <Board1_Detect_Limit_Activation>
 8004048:	4603      	mov	r3, r0
 800404a:	70fb      	strb	r3, [r7, #3]
      if (!b) {
 800404c:	78fb      	ldrb	r3, [r7, #3]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d11d      	bne.n	800408e <Board1_Board_decision+0x322>
        if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004052:	4b6e      	ldr	r3, [pc, #440]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004054:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004058:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800405c:	4293      	cmp	r3, r2
 800405e:	d107      	bne.n	8004070 <Board1_Board_decision+0x304>
            (Board1_DW.global_state.change_vel == Board1_VEL_CHANGE)) {
 8004060:	4b6a      	ldr	r3, [pc, #424]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004062:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004066:	2b0a      	cmp	r3, #10
 8004068:	d102      	bne.n	8004070 <Board1_Board_decision+0x304>
          Board1_Increase_Max_Vel();
 800406a:	f7fd fe39 	bl	8001ce0 <Board1_Increase_Max_Vel>
 800406e:	e00e      	b.n	800408e <Board1_Board_decision+0x322>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004070:	4b66      	ldr	r3, [pc, #408]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004072:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004076:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800407a:	4293      	cmp	r3, r2
 800407c:	d107      	bne.n	800408e <Board1_Board_decision+0x322>
                   (Board1_DW.global_state.change_vel == -10)) {
 800407e:	4b63      	ldr	r3, [pc, #396]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004080:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004084:	f113 0f0a 	cmn.w	r3, #10
 8004088:	d101      	bne.n	800408e <Board1_Board_decision+0x322>
          Board1_Decrease_Max_Vel();
 800408a:	f7fd fdf9 	bl	8001c80 <Board1_Decrease_Max_Vel>
        }
      }
    }

    if (Board1_DW.is_active_Compute_routine != 0) {
 800408e:	4b5f      	ldr	r3, [pc, #380]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004090:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <Board1_Board_decision+0x330>
      Board1_Compute_routine();
 8004098:	f7ff f898 	bl	80031cc <Board1_Compute_routine>
    }
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 800409c:	4b5b      	ldr	r3, [pc, #364]	@ (800420c <Board1_Board_decision+0x4a0>)
 800409e:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 80a7 	beq.w	80041f6 <Board1_Board_decision+0x48a>
    switch (Board1_DW.is_Mode_manager) {
 80040a8:	4b58      	ldr	r3, [pc, #352]	@ (800420c <Board1_Board_decision+0x4a0>)
 80040aa:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d020      	beq.n	80040f4 <Board1_Board_decision+0x388>
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	f300 809f 	bgt.w	80041f6 <Board1_Board_decision+0x48a>
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d001      	beq.n	80040c0 <Board1_Board_decision+0x354>
 80040bc:	2b02      	cmp	r3, #2
        Board1_DW.decision.mode = DEFAULT;
      }
      break;

     case Board1_IN_Motor_error_driving:
      break;
 80040be:	e09a      	b.n	80041f6 <Board1_Board_decision+0x48a>
      b = !Board1_Critical_Voltage_Occured();
 80040c0:	f7fd fcca 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	bf0c      	ite	eq
 80040ca:	2301      	moveq	r3, #1
 80040cc:	2300      	movne	r3, #0
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	70fb      	strb	r3, [r7, #3]
      if (b) {
 80040d2:	78fb      	ldrb	r3, [r7, #3]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	f000 808b 	beq.w	80041f0 <Board1_Board_decision+0x484>
        Board1_DW.is_Mode_manager = Board1_IN_Normal_driving;
 80040da:	4b4c      	ldr	r3, [pc, #304]	@ (800420c <Board1_Board_decision+0x4a0>)
 80040dc:	2203      	movs	r2, #3
 80040de:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        Board1_DW.is_Normal_driving = Board1_IN_Mode_DEFAULT;
 80040e2:	4b4a      	ldr	r3, [pc, #296]	@ (800420c <Board1_Board_decision+0x4a0>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board1_DW.decision.mode = DEFAULT;
 80040ea:	4b48      	ldr	r3, [pc, #288]	@ (800420c <Board1_Board_decision+0x4a0>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 80040f2:	e07d      	b.n	80041f0 <Board1_Board_decision+0x484>

     case Board1_IN_Normal_driving:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80040f4:	4b45      	ldr	r3, [pc, #276]	@ (800420c <Board1_Board_decision+0x4a0>)
 80040f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80040fa:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80040fe:	4293      	cmp	r3, r2
 8004100:	d104      	bne.n	800410c <Board1_Board_decision+0x3a0>
        b = Board1_Motor_Error_Occured();
 8004102:	f7fd fcbb 	bl	8001a7c <Board1_Motor_Error_Occured>
 8004106:	4603      	mov	r3, r0
 8004108:	70fb      	strb	r3, [r7, #3]
 800410a:	e001      	b.n	8004110 <Board1_Board_decision+0x3a4>
      } else {
        b = false;
 800410c:	2300      	movs	r3, #0
 800410e:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8004110:	78fb      	ldrb	r3, [r7, #3]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00c      	beq.n	8004130 <Board1_Board_decision+0x3c4>
        Board1_DW.is_Normal_driving = Board1_IN_NO_ACTIVE_CHILD;
 8004116:	4b3d      	ldr	r3, [pc, #244]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004118:	2200      	movs	r2, #0
 800411a:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board1_DW.is_Mode_manager = Board1_IN_Motor_error_driving;
 800411e:	4b3b      	ldr	r3, [pc, #236]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004120:	2202      	movs	r2, #2
 8004122:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        Board1_DW.decision.mode = DEFAULT;
 8004126:	4b39      	ldr	r3, [pc, #228]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004128:	2200      	movs	r2, #0
 800412a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            }
            break;
          }
        }
      }
      break;
 800412e:	e061      	b.n	80041f4 <Board1_Board_decision+0x488>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004130:	4b36      	ldr	r3, [pc, #216]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004132:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004136:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800413a:	4293      	cmp	r3, r2
 800413c:	d104      	bne.n	8004148 <Board1_Board_decision+0x3dc>
          b = Board1_Critical_Voltage_Occured();
 800413e:	f7fd fc8b 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8004142:	4603      	mov	r3, r0
 8004144:	70fb      	strb	r3, [r7, #3]
 8004146:	e001      	b.n	800414c <Board1_Board_decision+0x3e0>
          b = false;
 8004148:	2300      	movs	r3, #0
 800414a:	70fb      	strb	r3, [r7, #3]
        if (b) {
 800414c:	78fb      	ldrb	r3, [r7, #3]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00c      	beq.n	800416c <Board1_Board_decision+0x400>
          Board1_DW.is_Normal_driving = Board1_IN_NO_ACTIVE_CHILD;
 8004152:	4b2e      	ldr	r3, [pc, #184]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004154:	2200      	movs	r2, #0
 8004156:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board1_DW.is_Mode_manager = Boa_IN_Critical_voltage_driving;
 800415a:	4b2c      	ldr	r3, [pc, #176]	@ (800420c <Board1_Board_decision+0x4a0>)
 800415c:	2201      	movs	r2, #1
 800415e:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board1_DW.decision.mode = ECO;
 8004162:	4b2a      	ldr	r3, [pc, #168]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004164:	2202      	movs	r2, #2
 8004166:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 800416a:	e043      	b.n	80041f4 <Board1_Board_decision+0x488>
          switch (Board1_DW.is_Normal_driving) {
 800416c:	4b27      	ldr	r3, [pc, #156]	@ (800420c <Board1_Board_decision+0x4a0>)
 800416e:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8004172:	2b03      	cmp	r3, #3
 8004174:	d026      	beq.n	80041c4 <Board1_Board_decision+0x458>
 8004176:	2b03      	cmp	r3, #3
 8004178:	dc3c      	bgt.n	80041f4 <Board1_Board_decision+0x488>
 800417a:	2b01      	cmp	r3, #1
 800417c:	d002      	beq.n	8004184 <Board1_Board_decision+0x418>
 800417e:	2b02      	cmp	r3, #2
 8004180:	d010      	beq.n	80041a4 <Board1_Board_decision+0x438>
      break;
 8004182:	e037      	b.n	80041f4 <Board1_Board_decision+0x488>
            b = Board1_Mode_B_Pressed();
 8004184:	f7ff fa80 	bl	8003688 <Board1_Mode_B_Pressed>
 8004188:	4603      	mov	r3, r0
 800418a:	70fb      	strb	r3, [r7, #3]
            if (b) {
 800418c:	78fb      	ldrb	r3, [r7, #3]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d028      	beq.n	80041e4 <Board1_Board_decision+0x478>
              Board1_DW.is_Normal_driving = Board1_IN_Mode_SPORT;
 8004192:	4b1e      	ldr	r3, [pc, #120]	@ (800420c <Board1_Board_decision+0x4a0>)
 8004194:	2203      	movs	r2, #3
 8004196:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.decision.mode = SPORT;
 800419a:	4b1c      	ldr	r3, [pc, #112]	@ (800420c <Board1_Board_decision+0x4a0>)
 800419c:	2201      	movs	r2, #1
 800419e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80041a2:	e01f      	b.n	80041e4 <Board1_Board_decision+0x478>
            b = Board1_Mode_B_Pressed();
 80041a4:	f7ff fa70 	bl	8003688 <Board1_Mode_B_Pressed>
 80041a8:	4603      	mov	r3, r0
 80041aa:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80041ac:	78fb      	ldrb	r3, [r7, #3]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d01a      	beq.n	80041e8 <Board1_Board_decision+0x47c>
              Board1_DW.is_Normal_driving = Board1_IN_Mode_DEFAULT;
 80041b2:	4b16      	ldr	r3, [pc, #88]	@ (800420c <Board1_Board_decision+0x4a0>)
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.decision.mode = DEFAULT;
 80041ba:	4b14      	ldr	r3, [pc, #80]	@ (800420c <Board1_Board_decision+0x4a0>)
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80041c2:	e011      	b.n	80041e8 <Board1_Board_decision+0x47c>
            b = Board1_Mode_B_Pressed();
 80041c4:	f7ff fa60 	bl	8003688 <Board1_Mode_B_Pressed>
 80041c8:	4603      	mov	r3, r0
 80041ca:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00c      	beq.n	80041ec <Board1_Board_decision+0x480>
              Board1_DW.is_Normal_driving = Board1_IN_Mode_ECO;
 80041d2:	4b0e      	ldr	r3, [pc, #56]	@ (800420c <Board1_Board_decision+0x4a0>)
 80041d4:	2202      	movs	r2, #2
 80041d6:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.decision.mode = ECO;
 80041da:	4b0c      	ldr	r3, [pc, #48]	@ (800420c <Board1_Board_decision+0x4a0>)
 80041dc:	2202      	movs	r2, #2
 80041de:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80041e2:	e003      	b.n	80041ec <Board1_Board_decision+0x480>
            break;
 80041e4:	bf00      	nop
 80041e6:	e005      	b.n	80041f4 <Board1_Board_decision+0x488>
            break;
 80041e8:	bf00      	nop
 80041ea:	e003      	b.n	80041f4 <Board1_Board_decision+0x488>
            break;
 80041ec:	bf00      	nop
      break;
 80041ee:	e001      	b.n	80041f4 <Board1_Board_decision+0x488>
      break;
 80041f0:	bf00      	nop
 80041f2:	e000      	b.n	80041f6 <Board1_Board_decision+0x48a>
      break;
 80041f4:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 80041f6:	4b05      	ldr	r3, [pc, #20]	@ (800420c <Board1_Board_decision+0x4a0>)
 80041f8:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <Board1_Board_decision+0x498>
    Board1_Lights_manager();
 8004200:	f7ff fcf0 	bl	8003be4 <Board1_Lights_manager>
  }
}
 8004204:	bf00      	nop
 8004206:	3708      	adds	r7, #8
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	2000021c 	.word	0x2000021c

08004210 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 8004216:	f7fc ff15 	bl	8001044 <Board1_Is_Rx_Finished>
 800421a:	4603      	mov	r3, r0
 800421c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d036      	beq.n	8004292 <Board1_Receive_decision+0x82>
    b = Board_Verify_Decision_Integrity();
 8004224:	f7fd fbc2 	bl	80019ac <Board_Verify_Decision_Integrity>
 8004228:	4603      	mov	r3, r0
 800422a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800422c:	79fb      	ldrb	r3, [r7, #7]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d020      	beq.n	8004274 <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 8004232:	4b29      	ldr	r3, [pc, #164]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 8004234:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004238:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 800423a:	4b27      	ldr	r3, [pc, #156]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 800423c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004240:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      if (Board1_DW.is_active_Board_decision != 0) {
 8004244:	4b24      	ldr	r3, [pc, #144]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 8004246:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <Board1_Receive_decision+0x42>
        Board1_Board_decision();
 800424e:	f7ff fd8d 	bl	8003d6c <Board1_Board_decision>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8004252:	4a21      	ldr	r2, [pc, #132]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 800425a:	4b1f      	ldr	r3, [pc, #124]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_setSTalk();
 8004262:	f7fc fedc 	bl	800101e <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004266:	f7fc fee6 	bl	8001036 <Board1_Get_Timestamp>
 800426a:	4603      	mov	r3, r0
 800426c:	4a1a      	ldr	r2, [pc, #104]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 800426e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8004272:	e02c      	b.n	80042ce <Board1_Receive_decision+0xbe>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8004274:	4b18      	ldr	r3, [pc, #96]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 8004276:	2206      	movs	r2, #6
 8004278:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Wait_Decision();
 800427c:	f7fd fa8a 	bl	8001794 <Board1_Wait_Decision>
      Board1_resetSTalk();
 8004280:	f7fc ff00 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004284:	f7fc fed7 	bl	8001036 <Board1_Get_Timestamp>
 8004288:	4603      	mov	r3, r0
 800428a:	4a13      	ldr	r2, [pc, #76]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 800428c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 8004290:	e01d      	b.n	80042ce <Board1_Receive_decision+0xbe>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004292:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 8004294:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004298:	f640 5148 	movw	r1, #3400	@ 0xd48
 800429c:	4618      	mov	r0, r3
 800429e:	f7fc feaa 	bl	8000ff6 <Board1_Check_Timeout_Us>
 80042a2:	4603      	mov	r3, r0
 80042a4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d010      	beq.n	80042ce <Board1_Receive_decision+0xbe>
      Board1_stop_motors(true);
 80042ac:	2001      	movs	r0, #1
 80042ae:	f7fc fefd 	bl	80010ac <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80042b2:	f7fc ff77 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80042b6:	f7fc feac 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 80042ba:	4b07      	ldr	r3, [pc, #28]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_setSTalk();
 80042c2:	f7fc feac 	bl	800101e <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80042c6:	4b04      	ldr	r3, [pc, #16]	@ (80042d8 <Board1_Receive_decision+0xc8>)
 80042c8:	2202      	movs	r2, #2
 80042ca:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 80042ce:	bf00      	nop
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	2000021c 	.word	0x2000021c

080042dc <Board1_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Global_Integrity(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 80042e0:	4802      	ldr	r0, [pc, #8]	@ (80042ec <Board1_Verify_Global_Integrity+0x10>)
 80042e2:	f002 fdbf 	bl	8006e64 <CRC_Check_GlobalState>
 80042e6:	4603      	mov	r3, r0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	2000021c 	.word	0x2000021c

080042f0 <Board1_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar2(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80042f4:	4b09      	ldr	r3, [pc, #36]	@ (800431c <Board1_Obs_Sonar2+0x2c>)
 80042f6:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 80042fa:	2b95      	cmp	r3, #149	@ 0x95
 80042fc:	d907      	bls.n	800430e <Board1_Obs_Sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 80042fe:	4b07      	ldr	r3, [pc, #28]	@ (800431c <Board1_Obs_Sonar2+0x2c>)
 8004300:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 8004304:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004308:	d801      	bhi.n	800430e <Board1_Obs_Sonar2+0x1e>
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <Board1_Obs_Sonar2+0x20>
 800430e:	2300      	movs	r3, #0
 8004310:	b2db      	uxtb	r3, r3
}
 8004312:	4618      	mov	r0, r3
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	2000021c 	.word	0x2000021c

08004320 <Board1_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 800432a:	6839      	ldr	r1, [r7, #0]
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f002 fe77 	bl	8007020 <Time_Check_Elapsed_ms>
 8004332:	4603      	mov	r3, r0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <Board1_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar1(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 8004340:	4b09      	ldr	r3, [pc, #36]	@ (8004368 <Board1_Obs_Sonar1+0x2c>)
 8004342:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8004346:	2b95      	cmp	r3, #149	@ 0x95
 8004348:	d907      	bls.n	800435a <Board1_Obs_Sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 800434a:	4b07      	ldr	r3, [pc, #28]	@ (8004368 <Board1_Obs_Sonar1+0x2c>)
 800434c:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 8004350:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004354:	d801      	bhi.n	800435a <Board1_Obs_Sonar1+0x1e>
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <Board1_Obs_Sonar1+0x20>
 800435a:	2300      	movs	r3, #0
 800435c:	b2db      	uxtb	r3, r3
}
 800435e:	4618      	mov	r0, r3
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	2000021c 	.word	0x2000021c

0800436c <Board1_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar3(void)
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8004370:	4b09      	ldr	r3, [pc, #36]	@ (8004398 <Board1_Obs_Sonar3+0x2c>)
 8004372:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8004376:	2b95      	cmp	r3, #149	@ 0x95
 8004378:	d907      	bls.n	800438a <Board1_Obs_Sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 800437a:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <Board1_Obs_Sonar3+0x2c>)
 800437c:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8004380:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004384:	d801      	bhi.n	800438a <Board1_Obs_Sonar3+0x1e>
 8004386:	2301      	movs	r3, #1
 8004388:	e000      	b.n	800438c <Board1_Obs_Sonar3+0x20>
 800438a:	2300      	movs	r3, #0
 800438c:	b2db      	uxtb	r3, r3
}
 800438e:	4618      	mov	r0, r3
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr
 8004398:	2000021c 	.word	0x2000021c

0800439c <Board1_Low_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Low_Voltage(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 80043a0:	4b08      	ldr	r3, [pc, #32]	@ (80043c4 <Board1_Low_Voltage+0x28>)
 80043a2:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 80043a6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80043c8 <Board1_Low_Voltage+0x2c>
 80043aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b2:	bf94      	ite	ls
 80043b4:	2301      	movls	r3, #1
 80043b6:	2300      	movhi	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	2000021c 	.word	0x2000021c
 80043c8:	411d47ae 	.word	0x411d47ae

080043cc <Board1_High_Temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_High_Temp(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_HIGH_TEMPERATURE;
 80043d0:	4b08      	ldr	r3, [pc, #32]	@ (80043f4 <Board1_High_Temp+0x28>)
 80043d2:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80043d6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80043f8 <Board1_High_Temp+0x2c>
 80043da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043e2:	bfac      	ite	ge
 80043e4:	2301      	movge	r3, #1
 80043e6:	2300      	movlt	r3, #0
 80043e8:	b2db      	uxtb	r3, r3
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr
 80043f4:	2000021c 	.word	0x2000021c
 80043f8:	42700000 	.word	0x42700000

080043fc <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Boa_Battery_temperature_manager(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8004402:	4b81      	ldr	r3, [pc, #516]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004404:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00f      	beq.n	800442c <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 800440c:	4b7e      	ldr	r3, [pc, #504]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800440e:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8004412:	2b01      	cmp	r3, #1
 8004414:	d10a      	bne.n	800442c <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.sfEvent == Board1_event_STEP)) {
 8004416:	4b7c      	ldr	r3, [pc, #496]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004418:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 800441c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004420:	4293      	cmp	r3, r2
 8004422:	d103      	bne.n	800442c <Boa_Battery_temperature_manager+0x30>
    Board1_DW.limit_velocity = false;
 8004424:	4b78      	ldr	r3, [pc, #480]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
  }

  if (Board1_DW.is_active_Battery_manager != 0) {
 800442c:	4b76      	ldr	r3, [pc, #472]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800442e:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8004432:	2b00      	cmp	r3, #0
 8004434:	d04f      	beq.n	80044d6 <Boa_Battery_temperature_manager+0xda>
    switch (Board1_DW.is_Battery_manager) {
 8004436:	4b74      	ldr	r3, [pc, #464]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004438:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 800443c:	2b01      	cmp	r3, #1
 800443e:	d002      	beq.n	8004446 <Boa_Battery_temperature_manager+0x4a>
 8004440:	2b02      	cmp	r3, #2
 8004442:	d02b      	beq.n	800449c <Boa_Battery_temperature_manager+0xa0>
 8004444:	e047      	b.n	80044d6 <Boa_Battery_temperature_manager+0xda>
     case Board1_IN_Limited:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004446:	4b70      	ldr	r3, [pc, #448]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004448:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800444c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004450:	4293      	cmp	r3, r2
 8004452:	d109      	bne.n	8004468 <Boa_Battery_temperature_manager+0x6c>
        b = !Board1_Low_Voltage();
 8004454:	f7ff ffa2 	bl	800439c <Board1_Low_Voltage>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	bf0c      	ite	eq
 800445e:	2301      	moveq	r3, #1
 8004460:	2300      	movne	r3, #0
 8004462:	b2db      	uxtb	r3, r3
 8004464:	71fb      	strb	r3, [r7, #7]
 8004466:	e001      	b.n	800446c <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8004468:	2300      	movs	r3, #0
 800446a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d004      	beq.n	800447c <Boa_Battery_temperature_manager+0x80>
        Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8004472:	4b65      	ldr	r3, [pc, #404]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004474:	2202      	movs	r2, #2
 8004476:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
        Board1_DW.limit_velocity = true;
      }
      break;
 800447a:	e029      	b.n	80044d0 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 800447c:	4b62      	ldr	r3, [pc, #392]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800447e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004482:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004486:	4293      	cmp	r3, r2
 8004488:	d122      	bne.n	80044d0 <Boa_Battery_temperature_manager+0xd4>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 800448a:	4b5f      	ldr	r3, [pc, #380]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800448c:	2201      	movs	r2, #1
 800448e:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        Board1_DW.limit_velocity = true;
 8004492:	4b5d      	ldr	r3, [pc, #372]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      break;
 800449a:	e019      	b.n	80044d0 <Boa_Battery_temperature_manager+0xd4>

     case Board1_IN_Normal:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800449c:	4b5a      	ldr	r3, [pc, #360]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800449e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044a2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d104      	bne.n	80044b4 <Boa_Battery_temperature_manager+0xb8>
        b = Board1_Low_Voltage();
 80044aa:	f7ff ff77 	bl	800439c <Board1_Low_Voltage>
 80044ae:	4603      	mov	r3, r0
 80044b0:	71fb      	strb	r3, [r7, #7]
 80044b2:	e001      	b.n	80044b8 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 80044b4:	2300      	movs	r3, #0
 80044b6:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00a      	beq.n	80044d4 <Boa_Battery_temperature_manager+0xd8>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 80044be:	4b52      	ldr	r3, [pc, #328]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        Board1_DW.limit_velocity = true;
 80044c6:	4b50      	ldr	r3, [pc, #320]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      }
      break;
 80044ce:	e001      	b.n	80044d4 <Boa_Battery_temperature_manager+0xd8>
      break;
 80044d0:	bf00      	nop
 80044d2:	e000      	b.n	80044d6 <Boa_Battery_temperature_manager+0xda>
      break;
 80044d4:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Temperature_manager != 0) {
 80044d6:	4b4c      	ldr	r3, [pc, #304]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80044d8:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 808f 	beq.w	8004600 <Boa_Battery_temperature_manager+0x204>
    switch (Board1_DW.is_Temperature_manager) {
 80044e2:	4b49      	ldr	r3, [pc, #292]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80044e4:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d068      	beq.n	80045be <Boa_Battery_temperature_manager+0x1c2>
 80044ec:	2b03      	cmp	r3, #3
 80044ee:	f300 8087 	bgt.w	8004600 <Boa_Battery_temperature_manager+0x204>
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d002      	beq.n	80044fc <Boa_Battery_temperature_manager+0x100>
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d036      	beq.n	8004568 <Boa_Battery_temperature_manager+0x16c>
        Board1_DW.time_temp = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 80044fa:	e081      	b.n	8004600 <Boa_Battery_temperature_manager+0x204>
      if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_Check_Timeout_Ms
 80044fc:	4b42      	ldr	r3, [pc, #264]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80044fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004502:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004506:	4293      	cmp	r3, r2
 8004508:	d113      	bne.n	8004532 <Boa_Battery_temperature_manager+0x136>
 800450a:	4b3f      	ldr	r3, [pc, #252]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800450c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004510:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8004514:	4618      	mov	r0, r3
 8004516:	f7ff ff03 	bl	8004320 <Board1_Check_Timeout_Ms>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d008      	beq.n	8004532 <Boa_Battery_temperature_manager+0x136>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
 8004520:	4b39      	ldr	r3, [pc, #228]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004522:	2202      	movs	r2, #2
 8004524:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
        Board1_DW.limit_velocity = true;
 8004528:	4b37      	ldr	r3, [pc, #220]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      break;
 8004530:	e061      	b.n	80045f6 <Boa_Battery_temperature_manager+0x1fa>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004532:	4b35      	ldr	r3, [pc, #212]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004534:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004538:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800453c:	4293      	cmp	r3, r2
 800453e:	d109      	bne.n	8004554 <Boa_Battery_temperature_manager+0x158>
          b = !Board1_High_Temp();
 8004540:	f7ff ff44 	bl	80043cc <Board1_High_Temp>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	bf0c      	ite	eq
 800454a:	2301      	moveq	r3, #1
 800454c:	2300      	movne	r3, #0
 800454e:	b2db      	uxtb	r3, r3
 8004550:	71fb      	strb	r3, [r7, #7]
 8004552:	e001      	b.n	8004558 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8004554:	2300      	movs	r3, #0
 8004556:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004558:	79fb      	ldrb	r3, [r7, #7]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d04b      	beq.n	80045f6 <Boa_Battery_temperature_manager+0x1fa>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 800455e:	4b2a      	ldr	r3, [pc, #168]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004560:	2203      	movs	r2, #3
 8004562:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
      break;
 8004566:	e046      	b.n	80045f6 <Boa_Battery_temperature_manager+0x1fa>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004568:	4b27      	ldr	r3, [pc, #156]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 800456a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800456e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004572:	4293      	cmp	r3, r2
 8004574:	d109      	bne.n	800458a <Boa_Battery_temperature_manager+0x18e>
        b = !Board1_High_Temp();
 8004576:	f7ff ff29 	bl	80043cc <Board1_High_Temp>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	bf0c      	ite	eq
 8004580:	2301      	moveq	r3, #1
 8004582:	2300      	movne	r3, #0
 8004584:	b2db      	uxtb	r3, r3
 8004586:	71fb      	strb	r3, [r7, #7]
 8004588:	e001      	b.n	800458e <Boa_Battery_temperature_manager+0x192>
        b = false;
 800458a:	2300      	movs	r3, #0
 800458c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d004      	beq.n	800459e <Boa_Battery_temperature_manager+0x1a2>
        Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 8004594:	4b1c      	ldr	r3, [pc, #112]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 8004596:	2203      	movs	r2, #3
 8004598:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
      break;
 800459c:	e02d      	b.n	80045fa <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 800459e:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80045a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045a4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d126      	bne.n	80045fa <Boa_Battery_temperature_manager+0x1fe>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
 80045ac:	4b16      	ldr	r3, [pc, #88]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
        Board1_DW.limit_velocity = true;
 80045b4:	4b14      	ldr	r3, [pc, #80]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      break;
 80045bc:	e01d      	b.n	80045fa <Boa_Battery_temperature_manager+0x1fe>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80045be:	4b12      	ldr	r3, [pc, #72]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80045c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045c4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d104      	bne.n	80045d6 <Boa_Battery_temperature_manager+0x1da>
        b = Board1_High_Temp();
 80045cc:	f7ff fefe 	bl	80043cc <Board1_High_Temp>
 80045d0:	4603      	mov	r3, r0
 80045d2:	71fb      	strb	r3, [r7, #7]
 80045d4:	e001      	b.n	80045da <Boa_Battery_temperature_manager+0x1de>
        b = false;
 80045d6:	2300      	movs	r3, #0
 80045d8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00e      	beq.n	80045fe <Boa_Battery_temperature_manager+0x202>
        Board1_DW.is_Temperature_manager = Board1_IN_High_temperature;
 80045e0:	4b09      	ldr	r3, [pc, #36]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
        Board1_DW.time_temp = Board1_Get_Timestamp();
 80045e8:	f7fc fd25 	bl	8001036 <Board1_Get_Timestamp>
 80045ec:	4603      	mov	r3, r0
 80045ee:	4a06      	ldr	r2, [pc, #24]	@ (8004608 <Boa_Battery_temperature_manager+0x20c>)
 80045f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80045f4:	e003      	b.n	80045fe <Boa_Battery_temperature_manager+0x202>
      break;
 80045f6:	bf00      	nop
 80045f8:	e002      	b.n	8004600 <Boa_Battery_temperature_manager+0x204>
      break;
 80045fa:	bf00      	nop
 80045fc:	e000      	b.n	8004600 <Boa_Battery_temperature_manager+0x204>
      break;
 80045fe:	bf00      	nop
}
 8004600:	bf00      	nop
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	2000021c 	.word	0x2000021c

0800460c <Board1_Button2_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed(void)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8004612:	4b12      	ldr	r3, [pc, #72]	@ (800465c <Board1_Button2_Pressed+0x50>)
 8004614:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004618:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800461c:	4293      	cmp	r3, r2
 800461e:	d002      	beq.n	8004626 <Board1_Button2_Pressed+0x1a>
    y = false;
 8004620:	2300      	movs	r3, #0
 8004622:	71fb      	strb	r3, [r7, #7]
 8004624:	e013      	b.n	800464e <Board1_Button2_Pressed+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 && (!Board1_DW.prev_button2));
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <Board1_Button2_Pressed+0x50>)
 8004628:	f893 30af 	ldrb.w	r3, [r3, #175]	@ 0xaf
 800462c:	2b00      	cmp	r3, #0
 800462e:	d006      	beq.n	800463e <Board1_Button2_Pressed+0x32>
 8004630:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <Board1_Button2_Pressed+0x50>)
 8004632:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <Board1_Button2_Pressed+0x32>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <Board1_Button2_Pressed+0x34>
 800463e:	2300      	movs	r3, #0
 8004640:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2 = Board1_DW.receivedStatePacket.state.button2;
 8004642:	4b06      	ldr	r3, [pc, #24]	@ (800465c <Board1_Button2_Pressed+0x50>)
 8004644:	f893 20af 	ldrb.w	r2, [r3, #175]	@ 0xaf
 8004648:	4b04      	ldr	r3, [pc, #16]	@ (800465c <Board1_Button2_Pressed+0x50>)
 800464a:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  }

  return y;
 800464e:	79fb      	ldrb	r3, [r7, #7]
}
 8004650:	4618      	mov	r0, r3
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	2000021c 	.word	0x2000021c

08004660 <Board1_Button1_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed(void)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8004666:	4b12      	ldr	r3, [pc, #72]	@ (80046b0 <Board1_Button1_Pressed+0x50>)
 8004668:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800466c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004670:	4293      	cmp	r3, r2
 8004672:	d002      	beq.n	800467a <Board1_Button1_Pressed+0x1a>
    y = false;
 8004674:	2300      	movs	r3, #0
 8004676:	71fb      	strb	r3, [r7, #7]
 8004678:	e013      	b.n	80046a2 <Board1_Button1_Pressed+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 && (!Board1_DW.prev_button1));
 800467a:	4b0d      	ldr	r3, [pc, #52]	@ (80046b0 <Board1_Button1_Pressed+0x50>)
 800467c:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 8004680:	2b00      	cmp	r3, #0
 8004682:	d006      	beq.n	8004692 <Board1_Button1_Pressed+0x32>
 8004684:	4b0a      	ldr	r3, [pc, #40]	@ (80046b0 <Board1_Button1_Pressed+0x50>)
 8004686:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <Board1_Button1_Pressed+0x32>
 800468e:	2301      	movs	r3, #1
 8004690:	e000      	b.n	8004694 <Board1_Button1_Pressed+0x34>
 8004692:	2300      	movs	r3, #0
 8004694:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1 = Board1_DW.receivedStatePacket.state.button1;
 8004696:	4b06      	ldr	r3, [pc, #24]	@ (80046b0 <Board1_Button1_Pressed+0x50>)
 8004698:	f893 20ae 	ldrb.w	r2, [r3, #174]	@ 0xae
 800469c:	4b04      	ldr	r3, [pc, #16]	@ (80046b0 <Board1_Button1_Pressed+0x50>)
 800469e:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
  }

  return y;
 80046a2:	79fb      	ldrb	r3, [r7, #7]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr
 80046b0:	2000021c 	.word	0x2000021c

080046b4 <Board1_Global_state_compute>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Global_state_compute(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
  boolean_T j;
  if (Board1_DW.is_active_Moving_obstacle != 0) {
 80046ba:	4ba9      	ldr	r3, [pc, #676]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046bc:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80ff 	beq.w	80048c4 <Board1_Global_state_compute+0x210>
    if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 80046c6:	4ba6      	ldr	r3, [pc, #664]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046c8:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d013      	beq.n	80046f8 <Board1_Global_state_compute+0x44>
 80046d0:	4ba3      	ldr	r3, [pc, #652]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046d2:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d10e      	bne.n	80046f8 <Board1_Global_state_compute+0x44>
         Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 80046da:	4ba1      	ldr	r3, [pc, #644]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046e0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d107      	bne.n	80046f8 <Board1_Global_state_compute+0x44>
      Board1_DW.moving_from_left = false;
 80046e8:	4b9d      	ldr	r3, [pc, #628]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      Board1_DW.moving_from_right = false;
 80046f0:	4b9b      	ldr	r3, [pc, #620]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
    }

    if (Board1_DW.is_active_Obstacle_from_left != 0) {
 80046f8:	4b99      	ldr	r3, [pc, #612]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80046fa:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d06d      	beq.n	80047de <Board1_Global_state_compute+0x12a>
      switch (Board1_DW.is_Obstacle_from_left) {
 8004702:	4b97      	ldr	r3, [pc, #604]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004704:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004708:	2b03      	cmp	r3, #3
 800470a:	d03c      	beq.n	8004786 <Board1_Global_state_compute+0xd2>
 800470c:	2b03      	cmp	r3, #3
 800470e:	dc66      	bgt.n	80047de <Board1_Global_state_compute+0x12a>
 8004710:	2b01      	cmp	r3, #1
 8004712:	d002      	beq.n	800471a <Board1_Global_state_compute+0x66>
 8004714:	2b02      	cmp	r3, #2
 8004716:	d005      	beq.n	8004724 <Board1_Global_state_compute+0x70>
 8004718:	e061      	b.n	80047de <Board1_Global_state_compute+0x12a>
       case Bo_IN_Moving_obstacle_from_left:
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 800471a:	4b91      	ldr	r3, [pc, #580]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800471c:	2203      	movs	r2, #3
 800471e:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
        break;
 8004722:	e05c      	b.n	80047de <Board1_Global_state_compute+0x12a>

       case Board1_IN_Obstacle_left:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004724:	4b8e      	ldr	r3, [pc, #568]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004726:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800472a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800472e:	4293      	cmp	r3, r2
 8004730:	d104      	bne.n	800473c <Board1_Global_state_compute+0x88>
          j = Board1_Obs_Sonar2();
 8004732:	f7ff fddd 	bl	80042f0 <Board1_Obs_Sonar2>
 8004736:	4603      	mov	r3, r0
 8004738:	71fb      	strb	r3, [r7, #7]
 800473a:	e001      	b.n	8004740 <Board1_Global_state_compute+0x8c>
        } else {
          j = false;
 800473c:	2300      	movs	r3, #0
 800473e:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004740:	79fb      	ldrb	r3, [r7, #7]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d008      	beq.n	8004758 <Board1_Global_state_compute+0xa4>
          Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8004746:	4b86      	ldr	r3, [pc, #536]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
          Board1_DW.moving_from_left = true;
 800474e:	4b84      	ldr	r3, [pc, #528]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
                    Board1_OBS_TIMEOUT)) {
          Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
        }
        break;
 8004756:	e03f      	b.n	80047d8 <Board1_Global_state_compute+0x124>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004758:	4b81      	ldr	r3, [pc, #516]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800475a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800475e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004762:	4293      	cmp	r3, r2
 8004764:	d138      	bne.n	80047d8 <Board1_Global_state_compute+0x124>
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
 8004766:	4b7e      	ldr	r3, [pc, #504]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004768:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800476c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff fdd5 	bl	8004320 <Board1_Check_Timeout_Ms>
 8004776:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004778:	2b00      	cmp	r3, #0
 800477a:	d02d      	beq.n	80047d8 <Board1_Global_state_compute+0x124>
          Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 800477c:	4b78      	ldr	r3, [pc, #480]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800477e:	2203      	movs	r2, #3
 8004780:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
        break;
 8004784:	e028      	b.n	80047d8 <Board1_Global_state_compute+0x124>

       case Board1_IN_Waiting:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004786:	4b76      	ldr	r3, [pc, #472]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004788:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800478c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004790:	4293      	cmp	r3, r2
 8004792:	d111      	bne.n	80047b8 <Board1_Global_state_compute+0x104>
          if (Board1_Obs_Sonar1()) {
 8004794:	f7ff fdd2 	bl	800433c <Board1_Obs_Sonar1>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <Board1_Global_state_compute+0xfe>
            j = !Board1_Obs_Sonar2();
 800479e:	f7ff fda7 	bl	80042f0 <Board1_Obs_Sonar2>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	71fb      	strb	r3, [r7, #7]
 80047b0:	e004      	b.n	80047bc <Board1_Global_state_compute+0x108>
          } else {
            j = false;
 80047b2:	2300      	movs	r3, #0
 80047b4:	71fb      	strb	r3, [r7, #7]
 80047b6:	e001      	b.n	80047bc <Board1_Global_state_compute+0x108>
          }
        } else {
          j = false;
 80047b8:	2300      	movs	r3, #0
 80047ba:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00c      	beq.n	80047dc <Board1_Global_state_compute+0x128>
          Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 80047c2:	4b67      	ldr	r3, [pc, #412]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80047c4:	2202      	movs	r2, #2
 80047c6:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
          Board1_DW.time_obs_s1 = Board1_Get_Timestamp();
 80047ca:	f7fc fc34 	bl	8001036 <Board1_Get_Timestamp>
 80047ce:	4603      	mov	r3, r0
 80047d0:	4a63      	ldr	r2, [pc, #396]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80047d2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
        }
        break;
 80047d6:	e001      	b.n	80047dc <Board1_Global_state_compute+0x128>
        break;
 80047d8:	bf00      	nop
 80047da:	e000      	b.n	80047de <Board1_Global_state_compute+0x12a>
        break;
 80047dc:	bf00      	nop
      }
    }

    if (Board1_DW.is_active_Obstacle_from_right != 0) {
 80047de:	4b60      	ldr	r3, [pc, #384]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80047e0:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d06d      	beq.n	80048c4 <Board1_Global_state_compute+0x210>
      switch (Board1_DW.is_Obstacle_from_right) {
 80047e8:	4b5d      	ldr	r3, [pc, #372]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80047ea:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	d03c      	beq.n	800486c <Board1_Global_state_compute+0x1b8>
 80047f2:	2b03      	cmp	r3, #3
 80047f4:	dc66      	bgt.n	80048c4 <Board1_Global_state_compute+0x210>
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d002      	beq.n	8004800 <Board1_Global_state_compute+0x14c>
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d005      	beq.n	800480a <Board1_Global_state_compute+0x156>
 80047fe:	e061      	b.n	80048c4 <Board1_Global_state_compute+0x210>
       case B_IN_Moving_obstacle_from_right:
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8004800:	4b57      	ldr	r3, [pc, #348]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004802:	2203      	movs	r2, #3
 8004804:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        break;
 8004808:	e05c      	b.n	80048c4 <Board1_Global_state_compute+0x210>

       case Board1_IN_Obstacle_right:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800480a:	4b55      	ldr	r3, [pc, #340]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800480c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004810:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004814:	4293      	cmp	r3, r2
 8004816:	d104      	bne.n	8004822 <Board1_Global_state_compute+0x16e>
          j = Board1_Obs_Sonar2();
 8004818:	f7ff fd6a 	bl	80042f0 <Board1_Obs_Sonar2>
 800481c:	4603      	mov	r3, r0
 800481e:	71fb      	strb	r3, [r7, #7]
 8004820:	e001      	b.n	8004826 <Board1_Global_state_compute+0x172>
        } else {
          j = false;
 8004822:	2300      	movs	r3, #0
 8004824:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d008      	beq.n	800483e <Board1_Global_state_compute+0x18a>
          Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 800482c:	4b4c      	ldr	r3, [pc, #304]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800482e:	2201      	movs	r2, #1
 8004830:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_DW.moving_from_right = true;
 8004834:	4b4a      	ldr	r3, [pc, #296]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
                    Board1_OBS_TIMEOUT)) {
          Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
        }
        break;
 800483c:	e03f      	b.n	80048be <Board1_Global_state_compute+0x20a>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800483e:	4b48      	ldr	r3, [pc, #288]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004840:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004844:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004848:	4293      	cmp	r3, r2
 800484a:	d138      	bne.n	80048be <Board1_Global_state_compute+0x20a>
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
 800484c:	4b44      	ldr	r3, [pc, #272]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800484e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004852:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004856:	4618      	mov	r0, r3
 8004858:	f7ff fd62 	bl	8004320 <Board1_Check_Timeout_Ms>
 800485c:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800485e:	2b00      	cmp	r3, #0
 8004860:	d02d      	beq.n	80048be <Board1_Global_state_compute+0x20a>
          Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8004862:	4b3f      	ldr	r3, [pc, #252]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004864:	2203      	movs	r2, #3
 8004866:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        break;
 800486a:	e028      	b.n	80048be <Board1_Global_state_compute+0x20a>

       case Board1_IN_Waiting:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800486c:	4b3c      	ldr	r3, [pc, #240]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800486e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004872:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004876:	4293      	cmp	r3, r2
 8004878:	d111      	bne.n	800489e <Board1_Global_state_compute+0x1ea>
          if (Board1_Obs_Sonar3()) {
 800487a:	f7ff fd77 	bl	800436c <Board1_Obs_Sonar3>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d009      	beq.n	8004898 <Board1_Global_state_compute+0x1e4>
            j = !Board1_Obs_Sonar2();
 8004884:	f7ff fd34 	bl	80042f0 <Board1_Obs_Sonar2>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	bf0c      	ite	eq
 800488e:	2301      	moveq	r3, #1
 8004890:	2300      	movne	r3, #0
 8004892:	b2db      	uxtb	r3, r3
 8004894:	71fb      	strb	r3, [r7, #7]
 8004896:	e004      	b.n	80048a2 <Board1_Global_state_compute+0x1ee>
          } else {
            j = false;
 8004898:	2300      	movs	r3, #0
 800489a:	71fb      	strb	r3, [r7, #7]
 800489c:	e001      	b.n	80048a2 <Board1_Global_state_compute+0x1ee>
          }
        } else {
          j = false;
 800489e:	2300      	movs	r3, #0
 80048a0:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 80048a2:	79fb      	ldrb	r3, [r7, #7]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00c      	beq.n	80048c2 <Board1_Global_state_compute+0x20e>
          Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 80048a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_DW.time_obs_s3 = Board1_Get_Timestamp();
 80048b0:	f7fc fbc1 	bl	8001036 <Board1_Get_Timestamp>
 80048b4:	4603      	mov	r3, r0
 80048b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80048b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
        }
        break;
 80048bc:	e001      	b.n	80048c2 <Board1_Global_state_compute+0x20e>
        break;
 80048be:	bf00      	nop
 80048c0:	e000      	b.n	80048c4 <Board1_Global_state_compute+0x210>
        break;
 80048c2:	bf00      	nop
      }
    }
  }

  if (Board1_DW.is_active_Battery_temperature_m != 0) {
 80048c4:	4b26      	ldr	r3, [pc, #152]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80048c6:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <Board1_Global_state_compute+0x21e>
    Boa_Battery_temperature_manager();
 80048ce:	f7ff fd95 	bl	80043fc <Boa_Battery_temperature_manager>
  }

  if (Board1_DW.is_active_Combo != 0) {
 80048d2:	4b23      	ldr	r3, [pc, #140]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80048d4:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80d7 	beq.w	8004a8c <Board1_Global_state_compute+0x3d8>
    switch (Board1_DW.is_Combo) {
 80048de:	4b20      	ldr	r3, [pc, #128]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 80048e0:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80048e4:	3b01      	subs	r3, #1
 80048e6:	2b06      	cmp	r3, #6
 80048e8:	f200 80d0 	bhi.w	8004a8c <Board1_Global_state_compute+0x3d8>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <Board1_Global_state_compute+0x240>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004911 	.word	0x08004911
 80048f8:	08004995 	.word	0x08004995
 80048fc:	08004a13 	.word	0x08004a13
 8004900:	08004a1d 	.word	0x08004a1d
 8004904:	08004a27 	.word	0x08004a27
 8004908:	08004a31 	.word	0x08004a31
 800490c:	08004a3b 	.word	0x08004a3b
     case Board1_IN_Button1_pressed_combo:
      j = Board1_Button2_Pressed();
 8004910:	f7ff fe7c 	bl	800460c <Board1_Button2_Pressed>
 8004914:	4603      	mov	r3, r0
 8004916:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004918:	79fb      	ldrb	r3, [r7, #7]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d010      	beq.n	8004940 <Board1_Global_state_compute+0x28c>
        Board1_DW.is_Combo = Board1_IN_Special_retro_change;
 800491e:	4b10      	ldr	r3, [pc, #64]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004920:	2206      	movs	r2, #6
 8004922:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        Board1_DW.special_retro = !Board1_DW.special_retro;
 8004926:	4b0e      	ldr	r3, [pc, #56]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004928:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800492c:	2b00      	cmp	r3, #0
 800492e:	bf0c      	ite	eq
 8004930:	2301      	moveq	r3, #1
 8004932:	2300      	movne	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	461a      	mov	r2, r3
 8004938:	4b09      	ldr	r3, [pc, #36]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 800493a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
                    Board1_BUTTON_TIMEOUT)) {
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
        }
      }
      break;
 800493e:	e0a0      	b.n	8004a82 <Board1_Global_state_compute+0x3ce>
        j = Board1_Button1_Pressed();
 8004940:	f7ff fe8e 	bl	8004660 <Board1_Button1_Pressed>
 8004944:	4603      	mov	r3, r0
 8004946:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004948:	79fb      	ldrb	r3, [r7, #7]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00a      	beq.n	8004964 <Board1_Global_state_compute+0x2b0>
          Board1_DW.is_Combo = Board1_IN_Max_velocity_decrease;
 800494e:	4b04      	ldr	r3, [pc, #16]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004950:	2203      	movs	r2, #3
 8004952:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.change_velocity = -10;
 8004956:	4b02      	ldr	r3, [pc, #8]	@ (8004960 <Board1_Global_state_compute+0x2ac>)
 8004958:	22f6      	movs	r2, #246	@ 0xf6
 800495a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 800495e:	e090      	b.n	8004a82 <Board1_Global_state_compute+0x3ce>
 8004960:	2000021c 	.word	0x2000021c
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004964:	4b4b      	ldr	r3, [pc, #300]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004966:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800496a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800496e:	4293      	cmp	r3, r2
 8004970:	f040 8087 	bne.w	8004a82 <Board1_Global_state_compute+0x3ce>
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
 8004974:	4b47      	ldr	r3, [pc, #284]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004976:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800497a:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff fcce 	bl	8004320 <Board1_Check_Timeout_Ms>
 8004984:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004986:	2b00      	cmp	r3, #0
 8004988:	d07b      	beq.n	8004a82 <Board1_Global_state_compute+0x3ce>
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 800498a:	4b42      	ldr	r3, [pc, #264]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 800498c:	2207      	movs	r2, #7
 800498e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004992:	e076      	b.n	8004a82 <Board1_Global_state_compute+0x3ce>

     case Board1_IN_Button2_pressed_combo:
      j = Board1_Button1_Pressed();
 8004994:	f7ff fe64 	bl	8004660 <Board1_Button1_Pressed>
 8004998:	4603      	mov	r3, r0
 800499a:	71fb      	strb	r3, [r7, #7]
      if (j) {
 800499c:	79fb      	ldrb	r3, [r7, #7]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d010      	beq.n	80049c4 <Board1_Global_state_compute+0x310>
        Board1_DW.is_Combo = Board1_IN_Obs_detection_change;
 80049a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049a4:	2205      	movs	r2, #5
 80049a6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 80049aa:	4b3a      	ldr	r3, [pc, #232]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049ac:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	bf0c      	ite	eq
 80049b4:	2301      	moveq	r3, #1
 80049b6:	2300      	movne	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	461a      	mov	r2, r3
 80049bc:	4b35      	ldr	r3, [pc, #212]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049be:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
                    Board1_BUTTON_TIMEOUT)) {
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
        }
      }
      break;
 80049c2:	e060      	b.n	8004a86 <Board1_Global_state_compute+0x3d2>
        j = Board1_Button2_Pressed();
 80049c4:	f7ff fe22 	bl	800460c <Board1_Button2_Pressed>
 80049c8:	4603      	mov	r3, r0
 80049ca:	71fb      	strb	r3, [r7, #7]
        if (j) {
 80049cc:	79fb      	ldrb	r3, [r7, #7]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d008      	beq.n	80049e4 <Board1_Global_state_compute+0x330>
          Board1_DW.is_Combo = Board1_IN_Max_velocity_increase;
 80049d2:	4b30      	ldr	r3, [pc, #192]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049d4:	2204      	movs	r2, #4
 80049d6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.change_velocity = (int8_T)Board1_VEL_CHANGE;
 80049da:	4b2e      	ldr	r3, [pc, #184]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049dc:	220a      	movs	r2, #10
 80049de:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 80049e2:	e050      	b.n	8004a86 <Board1_Global_state_compute+0x3d2>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80049e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80049ea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d149      	bne.n	8004a86 <Board1_Global_state_compute+0x3d2>
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
 80049f2:	4b28      	ldr	r3, [pc, #160]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 80049f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80049f8:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff fc8f 	bl	8004320 <Board1_Check_Timeout_Ms>
 8004a02:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d03e      	beq.n	8004a86 <Board1_Global_state_compute+0x3d2>
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a08:	4b22      	ldr	r3, [pc, #136]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a0a:	2207      	movs	r2, #7
 8004a0c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a10:	e039      	b.n	8004a86 <Board1_Global_state_compute+0x3d2>

     case Board1_IN_Max_velocity_decrease:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a12:	4b20      	ldr	r3, [pc, #128]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a14:	2207      	movs	r2, #7
 8004a16:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a1a:	e037      	b.n	8004a8c <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Max_velocity_increase:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a1e:	2207      	movs	r2, #7
 8004a20:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a24:	e032      	b.n	8004a8c <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Obs_detection_change:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a26:	4b1b      	ldr	r3, [pc, #108]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a28:	2207      	movs	r2, #7
 8004a2a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a2e:	e02d      	b.n	8004a8c <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a30:	4b18      	ldr	r3, [pc, #96]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a32:	2207      	movs	r2, #7
 8004a34:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a38:	e028      	b.n	8004a8c <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Waiting_combo:
      j = Board1_Button1_Pressed();
 8004a3a:	f7ff fe11 	bl	8004660 <Board1_Button1_Pressed>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004a42:	79fb      	ldrb	r3, [r7, #7]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00a      	beq.n	8004a5e <Board1_Global_state_compute+0x3aa>
        Board1_DW.is_Combo = Board1_IN_Button1_pressed_combo;
 8004a48:	4b12      	ldr	r3, [pc, #72]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        Board1_DW.time_button = Board1_Get_Timestamp();
 8004a50:	f7fc faf1 	bl	8001036 <Board1_Get_Timestamp>
 8004a54:	4603      	mov	r3, r0
 8004a56:	4a0f      	ldr	r2, [pc, #60]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a58:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        if (j) {
          Board1_DW.is_Combo = Board1_IN_Button2_pressed_combo;
          Board1_DW.time_button = Board1_Get_Timestamp();
        }
      }
      break;
 8004a5c:	e015      	b.n	8004a8a <Board1_Global_state_compute+0x3d6>
        j = Board1_Button2_Pressed();
 8004a5e:	f7ff fdd5 	bl	800460c <Board1_Button2_Pressed>
 8004a62:	4603      	mov	r3, r0
 8004a64:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00e      	beq.n	8004a8a <Board1_Global_state_compute+0x3d6>
          Board1_DW.is_Combo = Board1_IN_Button2_pressed_combo;
 8004a6c:	4b09      	ldr	r3, [pc, #36]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.time_button = Board1_Get_Timestamp();
 8004a74:	f7fc fadf 	bl	8001036 <Board1_Get_Timestamp>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	4a06      	ldr	r2, [pc, #24]	@ (8004a94 <Board1_Global_state_compute+0x3e0>)
 8004a7c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 8004a80:	e003      	b.n	8004a8a <Board1_Global_state_compute+0x3d6>
      break;
 8004a82:	bf00      	nop
 8004a84:	e002      	b.n	8004a8c <Board1_Global_state_compute+0x3d8>
      break;
 8004a86:	bf00      	nop
 8004a88:	e000      	b.n	8004a8c <Board1_Global_state_compute+0x3d8>
      break;
 8004a8a:	bf00      	nop
    }
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	2000021c 	.word	0x2000021c

08004a98 <Board1_Update_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Global_State(void)
{
 8004a98:	b4b0      	push	{r4, r5, r7}
 8004a9a:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8004a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004a9e:	4b2c      	ldr	r3, [pc, #176]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004aa0:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8004aa4:	f103 05bc 	add.w	r5, r3, #188	@ 0xbc
 8004aa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004aaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004aac:	682b      	ldr	r3, [r5, #0]
 8004aae:	6023      	str	r3, [r4, #0]
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8004ab0:	4a27      	ldr	r2, [pc, #156]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004ab2:	4b27      	ldr	r3, [pc, #156]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004ab4:	f102 044c 	add.w	r4, r2, #76	@ 0x4c
 8004ab8:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8004abc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004abe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ac0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004ac4:	e884 0003 	stmia.w	r4, {r0, r1}
  if (Board1_DW.moving_from_left && Board1_DW.moving_from_right) {
 8004ac8:	4b21      	ldr	r3, [pc, #132]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004aca:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d009      	beq.n	8004ae6 <Board1_Update_Global_State+0x4e>
 8004ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004ad4:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d004      	beq.n	8004ae6 <Board1_Update_Global_State+0x4e>
    Board1_DW.global_state.mov_obs = MOVING_FROM_BOTH;
 8004adc:	4b1c      	ldr	r3, [pc, #112]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004ade:	2203      	movs	r2, #3
 8004ae0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004ae4:	e017      	b.n	8004b16 <Board1_Update_Global_State+0x7e>
  } else if (Board1_DW.moving_from_left) {
 8004ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004ae8:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d004      	beq.n	8004afa <Board1_Update_Global_State+0x62>
    Board1_DW.global_state.mov_obs = MOVING_FROM_LEFT;
 8004af0:	4b17      	ldr	r3, [pc, #92]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004af8:	e00d      	b.n	8004b16 <Board1_Update_Global_State+0x7e>
  } else if (Board1_DW.moving_from_right) {
 8004afa:	4b15      	ldr	r3, [pc, #84]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004afc:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d004      	beq.n	8004b0e <Board1_Update_Global_State+0x76>
    Board1_DW.global_state.mov_obs = MOVING_FROM_RIGHT;
 8004b04:	4b12      	ldr	r3, [pc, #72]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004b0c:	e003      	b.n	8004b16 <Board1_Update_Global_State+0x7e>
  } else {
    Board1_DW.global_state.mov_obs = NO_OBSTACLE;
 8004b0e:	4b10      	ldr	r3, [pc, #64]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  }

  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 8004b16:	4b0e      	ldr	r3, [pc, #56]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b18:	f893 2132 	ldrb.w	r2, [r3, #306]	@ 0x132
 8004b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b1e:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  Board1_DW.global_state.limit_vel = Board1_DW.limit_velocity;
 8004b22:	4b0b      	ldr	r3, [pc, #44]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b24:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 8004b28:	4b09      	ldr	r3, [pc, #36]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b2a:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  Board1_DW.global_state.change_vel = Board1_DW.change_velocity;
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b30:	f993 20f4 	ldrsb.w	r2, [r3, #244]	@ 0xf4
 8004b34:	4b06      	ldr	r3, [pc, #24]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b36:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 8004b3a:	4b05      	ldr	r3, [pc, #20]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b3c:	f893 2134 	ldrb.w	r2, [r3, #308]	@ 0x134
 8004b40:	4b03      	ldr	r3, [pc, #12]	@ (8004b50 <Board1_Update_Global_State+0xb8>)
 8004b42:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
}
 8004b46:	bf00      	nop
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bcb0      	pop	{r4, r5, r7}
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	2000021c 	.word	0x2000021c

08004b54 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 8004b5a:	f7fc fa73 	bl	8001044 <Board1_Is_Rx_Finished>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d038      	beq.n	8004bda <Board1_Receive_global_state+0x86>
    b = Board1_Verify_Global_Integrity();
 8004b68:	f7ff fbb8 	bl	80042dc <Board1_Verify_Global_Integrity>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004b70:	79fb      	ldrb	r3, [r7, #7]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d022      	beq.n	8004bbc <Board1_Receive_global_state+0x68>
      b_previousEvent = Board1_DW.sfEvent;
 8004b76:	4b2a      	ldr	r3, [pc, #168]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004b78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b7c:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 8004b7e:	4b28      	ldr	r3, [pc, #160]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004b80:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004b84:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      if (Board1_DW.is_active_Global_state_compute != 0) {
 8004b88:	4b25      	ldr	r3, [pc, #148]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004b8a:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <Board1_Receive_global_state+0x42>
        Board1_Global_state_compute();
 8004b92:	f7ff fd8f 	bl	80046b4 <Board1_Global_state_compute>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8004b96:	4a22      	ldr	r2, [pc, #136]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
      Board1_Update_Global_State();
 8004b9e:	f7ff ff7b 	bl	8004a98 <Board1_Update_Global_State>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8004ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004ba4:	2204      	movs	r2, #4
 8004ba6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_setSTalk();
 8004baa:	f7fc fa38 	bl	800101e <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004bae:	f7fc fa42 	bl	8001036 <Board1_Get_Timestamp>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	4a1a      	ldr	r2, [pc, #104]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004bb6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8004bba:	e02c      	b.n	8004c16 <Board1_Receive_global_state+0xc2>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004bbc:	4b18      	ldr	r3, [pc, #96]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004bbe:	2207      	movs	r2, #7
 8004bc0:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Wait_Global_State();
 8004bc4:	f7fc fee8 	bl	8001998 <Board1_Wait_Global_State>
      Board1_resetSTalk();
 8004bc8:	f7fc fa5c 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004bcc:	f7fc fa33 	bl	8001036 <Board1_Get_Timestamp>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	4a13      	ldr	r2, [pc, #76]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004bd4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 8004bd8:	e01d      	b.n	8004c16 <Board1_Receive_global_state+0xc2>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004bda:	4b11      	ldr	r3, [pc, #68]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004bdc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004be0:	f241 517c 	movw	r1, #5500	@ 0x157c
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fc fa06 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004bea:	4603      	mov	r3, r0
 8004bec:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d010      	beq.n	8004c16 <Board1_Receive_global_state+0xc2>
      Board1_stop_motors(true);
 8004bf4:	2001      	movs	r0, #1
 8004bf6:	f7fc fa59 	bl	80010ac <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004bfa:	f7fc fad3 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8004bfe:	f7fc fa08 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004c02:	4b07      	ldr	r3, [pc, #28]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_setSTalk();
 8004c0a:	f7fc fa08 	bl	800101e <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004c0e:	4b04      	ldr	r3, [pc, #16]	@ (8004c20 <Board1_Receive_global_state+0xcc>)
 8004c10:	2202      	movs	r2, #2
 8004c12:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	2000021c 	.word	0x2000021c

08004c24 <Board1_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_State_Integrity(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board1_DW.receivedStatePacket);
 8004c28:	4802      	ldr	r0, [pc, #8]	@ (8004c34 <Board1_Verify_State_Integrity+0x10>)
 8004c2a:	f002 f8e9 	bl	8006e00 <CRC_Check_State>
 8004c2e:	4603      	mov	r3, r0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	200002bc 	.word	0x200002bc

08004c38 <Board1_Wait_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_State(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 8004c3c:	4802      	ldr	r0, [pc, #8]	@ (8004c48 <Board1_Wait_State+0x10>)
 8004c3e:	f002 f885 	bl	8006d4c <UART_Wait_State>
}
 8004c42:	bf00      	nop
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	200002bc 	.word	0x200002bc

08004c4c <Board1_Update_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Local_State(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8004c50:	f002 fa06 	bl	8007060 <OS_Enter_Critical>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 8004c54:	4b1c      	ldr	r3, [pc, #112]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	4a1c      	ldr	r2, [pc, #112]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c5a:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 8004c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a1a      	ldr	r2, [pc, #104]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c64:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 8004c68:	4b17      	ldr	r3, [pc, #92]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c6a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8004c6e:	4b17      	ldr	r3, [pc, #92]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c70:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 8004c74:	4b14      	ldr	r3, [pc, #80]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c76:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004c7a:	4b14      	ldr	r3, [pc, #80]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c7c:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 8004c80:	4b11      	ldr	r3, [pc, #68]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c82:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8004c86:	4b11      	ldr	r3, [pc, #68]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c88:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 8004c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c8e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8004c92:	4b0e      	ldr	r3, [pc, #56]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c94:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca

  /* Inport: '<Root>/motorError_FA' */
  Board1_DW.state.motorError_FA = Board1_U.motorError_FA;
 8004c98:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004c9a:	7c1a      	ldrb	r2, [r3, #16]
 8004c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004c9e:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/motorError_FB' */
  Board1_DW.state.motorError_FB = Board1_U.motorError_FB;
 8004ca2:	4b09      	ldr	r3, [pc, #36]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004ca4:	7c5a      	ldrb	r2, [r3, #17]
 8004ca6:	4b09      	ldr	r3, [pc, #36]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004ca8:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd

  /* Inport: '<Root>/motorError_BA' */
  Board1_DW.state.motorError_BA = Board1_U.motorError_BA;
 8004cac:	4b06      	ldr	r3, [pc, #24]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004cae:	7c9a      	ldrb	r2, [r3, #18]
 8004cb0:	4b06      	ldr	r3, [pc, #24]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004cb2:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/motorError_BB' */
  Board1_DW.state.motorError_BB = Board1_U.motorError_BB;
 8004cb6:	4b04      	ldr	r3, [pc, #16]	@ (8004cc8 <Board1_Update_Local_State+0x7c>)
 8004cb8:	7cda      	ldrb	r2, [r3, #19]
 8004cba:	4b04      	ldr	r3, [pc, #16]	@ (8004ccc <Board1_Update_Local_State+0x80>)
 8004cbc:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
  OS_Exit_Critical();
 8004cc0:	f002 f9d4 	bl	800706c <OS_Exit_Critical>
}
 8004cc4:	bf00      	nop
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	2000035c 	.word	0x2000035c
 8004ccc:	2000021c 	.word	0x2000021c

08004cd0 <Board1_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Normal(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Supervisor != 0) {
 8004cd6:	4bc9      	ldr	r3, [pc, #804]	@ (8004ffc <Board1_Normal+0x32c>)
 8004cd8:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 824f 	beq.w	8005180 <Board1_Normal+0x4b0>
    switch (Board1_DW.is_Supervisor) {
 8004ce2:	4bc6      	ldr	r3, [pc, #792]	@ (8004ffc <Board1_Normal+0x32c>)
 8004ce4:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	2b0d      	cmp	r3, #13
 8004cec:	f200 8248 	bhi.w	8005180 <Board1_Normal+0x4b0>
 8004cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf8 <Board1_Normal+0x28>)
 8004cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf6:	bf00      	nop
 8004cf8:	08004d31 	.word	0x08004d31
 8004cfc:	08004da3 	.word	0x08004da3
 8004d00:	08004da9 	.word	0x08004da9
 8004d04:	08004daf 	.word	0x08004daf
 8004d08:	08004e21 	.word	0x08004e21
 8004d0c:	08004eb9 	.word	0x08004eb9
 8004d10:	08004ebf 	.word	0x08004ebf
 8004d14:	08004ec5 	.word	0x08004ec5
 8004d18:	08004f5d 	.word	0x08004f5d
 8004d1c:	08004fcf 	.word	0x08004fcf
 8004d20:	08004fd9 	.word	0x08004fd9
 8004d24:	08005041 	.word	0x08005041
 8004d28:	080050a3 	.word	0x080050a3
 8004d2c:	08005105 	.word	0x08005105
     case Board1_IN_Decision_received:
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004d30:	4bb2      	ldr	r3, [pc, #712]	@ (8004ffc <Board1_Normal+0x32c>)
 8004d32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d36:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7fc f95b 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004d40:	4603      	mov	r3, r0
 8004d42:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d011      	beq.n	8004d6e <Board1_Normal+0x9e>
        Board1_stop_motors(true);
 8004d4a:	2001      	movs	r0, #1
 8004d4c:	f7fc f9ae 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004d50:	f7fc fa28 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004d54:	f7fc f95d 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004d58:	4ba8      	ldr	r3, [pc, #672]	@ (8004ffc <Board1_Normal+0x32c>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 8004d60:	f7fc f95d 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004d64:	4ba5      	ldr	r3, [pc, #660]	@ (8004ffc <Board1_Normal+0x32c>)
 8004d66:	2202      	movs	r2, #2
 8004d68:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
          Board1_Send_Decision();
          Board1_DW.time_comm = Board1_Get_Timestamp();
        }
      }
      break;
 8004d6c:	e1f9      	b.n	8005162 <Board1_Normal+0x492>
        b = !Board1_isMTalkhigh();
 8004d6e:	f7fc f98f 	bl	8001090 <Board1_isMTalkhigh>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bf0c      	ite	eq
 8004d78:	2301      	moveq	r3, #1
 8004d7a:	2300      	movne	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004d80:	79fb      	ldrb	r3, [r7, #7]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 81ed 	beq.w	8005162 <Board1_Normal+0x492>
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 8004d88:	4b9c      	ldr	r3, [pc, #624]	@ (8004ffc <Board1_Normal+0x32c>)
 8004d8a:	220b      	movs	r2, #11
 8004d8c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_Send_Decision();
 8004d90:	f7fc f9fe 	bl	8001190 <Board1_Send_Decision>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004d94:	f7fc f94f 	bl	8001036 <Board1_Get_Timestamp>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	4a98      	ldr	r2, [pc, #608]	@ (8004ffc <Board1_Normal+0x32c>)
 8004d9c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004da0:	e1df      	b.n	8005162 <Board1_Normal+0x492>

     case Board1_IN_Decision_transmitted:
      Board1_Decision_transmitted();
 8004da2:	f7fc fa6d 	bl	8001280 <Board1_Decision_transmitted>
      break;
 8004da6:	e1eb      	b.n	8005180 <Board1_Normal+0x4b0>

     case IN_Global_Local_state_transmitt:
      Global_Local_state_transmitted();
 8004da8:	f7fc fcfe 	bl	80017a8 <Global_Local_state_transmitted>
      break;
 8004dac:	e1e8      	b.n	8005180 <Board1_Normal+0x4b0>

     case Board1_IN_Global_state_received:
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004dae:	4b93      	ldr	r3, [pc, #588]	@ (8004ffc <Board1_Normal+0x32c>)
 8004db0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004db4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7fc f91c 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004dc2:	79fb      	ldrb	r3, [r7, #7]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d011      	beq.n	8004dec <Board1_Normal+0x11c>
        Board1_stop_motors(true);
 8004dc8:	2001      	movs	r0, #1
 8004dca:	f7fc f96f 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004dce:	f7fc f9e9 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004dd2:	f7fc f91e 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004dd6:	4b89      	ldr	r3, [pc, #548]	@ (8004ffc <Board1_Normal+0x32c>)
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 8004dde:	f7fc f91e 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004de2:	4b86      	ldr	r3, [pc, #536]	@ (8004ffc <Board1_Normal+0x32c>)
 8004de4:	2202      	movs	r2, #2
 8004de6:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
          Board1_Send_Global_State();
          Board1_DW.time_comm = Board1_Get_Timestamp();
        }
      }
      break;
 8004dea:	e1bc      	b.n	8005166 <Board1_Normal+0x496>
        b = !Board1_isMTalkhigh();
 8004dec:	f7fc f950 	bl	8001090 <Board1_isMTalkhigh>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	bf0c      	ite	eq
 8004df6:	2301      	moveq	r3, #1
 8004df8:	2300      	movne	r3, #0
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004dfe:	79fb      	ldrb	r3, [r7, #7]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 81b0 	beq.w	8005166 <Board1_Normal+0x496>
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 8004e06:	4b7d      	ldr	r3, [pc, #500]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e08:	220c      	movs	r2, #12
 8004e0a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_Send_Global_State();
 8004e0e:	f7fc fb5f 	bl	80014d0 <Board1_Send_Global_State>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004e12:	f7fc f910 	bl	8001036 <Board1_Get_Timestamp>
 8004e16:	4603      	mov	r3, r0
 8004e18:	4a78      	ldr	r2, [pc, #480]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e1a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004e1e:	e1a2      	b.n	8005166 <Board1_Normal+0x496>

     case Boar_IN_Local_state_transmitted:
      b = Board1_isMTalkhigh();
 8004e20:	f7fc f936 	bl	8001090 <Board1_isMTalkhigh>
 8004e24:	4603      	mov	r3, r0
 8004e26:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004e28:	79fb      	ldrb	r3, [r7, #7]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00e      	beq.n	8004e4c <Board1_Normal+0x17c>
        Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004e2e:	4b73      	ldr	r3, [pc, #460]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e30:	2207      	movs	r2, #7
 8004e32:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Wait_Global_State();
 8004e36:	f7fc fdaf 	bl	8001998 <Board1_Wait_Global_State>
        Board1_resetSTalk();
 8004e3a:	f7fc f923 	bl	8001084 <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004e3e:	f7fc f8fa 	bl	8001036 <Board1_Get_Timestamp>
 8004e42:	4603      	mov	r3, r0
 8004e44:	4a6d      	ldr	r2, [pc, #436]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e46:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            Board1_setSTalk();
            Board1_DW.is_Degraded = Board1_IN_Restarting;
          }
        }
      }
      break;
 8004e4a:	e18e      	b.n	800516a <Board1_Normal+0x49a>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004e4c:	4b6b      	ldr	r3, [pc, #428]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e52:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fc f8cd 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004e60:	79fb      	ldrb	r3, [r7, #7]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 8181 	beq.w	800516a <Board1_Normal+0x49a>
          if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004e68:	4b64      	ldr	r3, [pc, #400]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e6a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d110      	bne.n	8004e94 <Board1_Normal+0x1c4>
            Board1_DW.retransmitted = 1U;
 8004e72:	4b62      	ldr	r3, [pc, #392]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
            Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004e7a:	4b60      	ldr	r3, [pc, #384]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e7c:	220d      	movs	r2, #13
 8004e7e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            Board1_Send_Local_State();
 8004e82:	f7fc fd7f 	bl	8001984 <Board1_Send_Local_State>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 8004e86:	f7fc f8d6 	bl	8001036 <Board1_Get_Timestamp>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	4a5b      	ldr	r2, [pc, #364]	@ (8004ffc <Board1_Normal+0x32c>)
 8004e8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004e92:	e16a      	b.n	800516a <Board1_Normal+0x49a>
            Board1_stop_motors(true);
 8004e94:	2001      	movs	r0, #1
 8004e96:	f7fc f909 	bl	80010ac <Board1_stop_motors>
            Board1_exit_internal_Normal();
 8004e9a:	f7fc f983 	bl	80011a4 <Board1_exit_internal_Normal>
            Board1_Abort_Communication();
 8004e9e:	f7fc f8b8 	bl	8001012 <Board1_Abort_Communication>
            Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004ea2:	4b56      	ldr	r3, [pc, #344]	@ (8004ffc <Board1_Normal+0x32c>)
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
            Board1_setSTalk();
 8004eaa:	f7fc f8b8 	bl	800101e <Board1_setSTalk>
            Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004eae:	4b53      	ldr	r3, [pc, #332]	@ (8004ffc <Board1_Normal+0x32c>)
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8004eb6:	e158      	b.n	800516a <Board1_Normal+0x49a>

     case Board1_IN_Receive_decision:
      Board1_Receive_decision();
 8004eb8:	f7ff f9aa 	bl	8004210 <Board1_Receive_decision>
      break;
 8004ebc:	e160      	b.n	8005180 <Board1_Normal+0x4b0>

     case Board1_IN_Receive_global_state:
      Board1_Receive_global_state();
 8004ebe:	f7ff fe49 	bl	8004b54 <Board1_Receive_global_state>
      break;
 8004ec2:	e15d      	b.n	8005180 <Board1_Normal+0x4b0>

     case Board1_IN_Receive_state:
      b = Board1_Is_Rx_Finished();
 8004ec4:	f7fc f8be 	bl	8001044 <Board1_Is_Rx_Finished>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004ecc:	79fb      	ldrb	r3, [r7, #7]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d024      	beq.n	8004f1c <Board1_Normal+0x24c>
        b = Board1_Verify_State_Integrity();
 8004ed2:	f7ff fea7 	bl	8004c24 <Board1_Verify_State_Integrity>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00e      	beq.n	8004efe <Board1_Normal+0x22e>
          Board1_Update_Local_State();
 8004ee0:	f7ff feb4 	bl	8004c4c <Board1_Update_Local_State>
          Board1_DW.is_Supervisor = Board1_IN_Received_state;
 8004ee4:	4b45      	ldr	r3, [pc, #276]	@ (8004ffc <Board1_Normal+0x32c>)
 8004ee6:	2209      	movs	r2, #9
 8004ee8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_setSTalk();
 8004eec:	f7fc f897 	bl	800101e <Board1_setSTalk>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004ef0:	f7fc f8a1 	bl	8001036 <Board1_Get_Timestamp>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	4a41      	ldr	r2, [pc, #260]	@ (8004ffc <Board1_Normal+0x32c>)
 8004ef8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004efc:	e137      	b.n	800516e <Board1_Normal+0x49e>
          Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8004efe:	4b3f      	ldr	r3, [pc, #252]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f00:	2208      	movs	r2, #8
 8004f02:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_Wait_State();
 8004f06:	f7ff fe97 	bl	8004c38 <Board1_Wait_State>
          Board1_resetSTalk();
 8004f0a:	f7fc f8bb 	bl	8001084 <Board1_resetSTalk>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004f0e:	f7fc f892 	bl	8001036 <Board1_Get_Timestamp>
 8004f12:	4603      	mov	r3, r0
 8004f14:	4a39      	ldr	r2, [pc, #228]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f16:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004f1a:	e128      	b.n	800516e <Board1_Normal+0x49e>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004f1c:	4b37      	ldr	r3, [pc, #220]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f1e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f22:	f640 61d8 	movw	r1, #3800	@ 0xed8
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7fc f865 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004f30:	79fb      	ldrb	r3, [r7, #7]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 811b 	beq.w	800516e <Board1_Normal+0x49e>
          Board1_stop_motors(true);
 8004f38:	2001      	movs	r0, #1
 8004f3a:	f7fc f8b7 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004f3e:	f7fc f931 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004f42:	f7fc f866 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004f46:	4b2d      	ldr	r3, [pc, #180]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8004f4e:	f7fc f866 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004f52:	4b2a      	ldr	r3, [pc, #168]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f54:	2202      	movs	r2, #2
 8004f56:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8004f5a:	e108      	b.n	800516e <Board1_Normal+0x49e>

     case Board1_IN_Received_state:
      b = !Board1_isMTalkhigh();
 8004f5c:	f7fc f898 	bl	8001090 <Board1_isMTalkhigh>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bf0c      	ite	eq
 8004f66:	2301      	moveq	r3, #1
 8004f68:	2300      	movne	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004f6e:	79fb      	ldrb	r3, [r7, #7]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00c      	beq.n	8004f8e <Board1_Normal+0x2be>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004f74:	4b21      	ldr	r3, [pc, #132]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f76:	220d      	movs	r2, #13
 8004f78:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Send_Local_State();
 8004f7c:	f7fc fd02 	bl	8001984 <Board1_Send_Local_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004f80:	f7fc f859 	bl	8001036 <Board1_Get_Timestamp>
 8004f84:	4603      	mov	r3, r0
 8004f86:	4a1d      	ldr	r2, [pc, #116]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f88:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004f8c:	e0f1      	b.n	8005172 <Board1_Normal+0x4a2>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ffc <Board1_Normal+0x32c>)
 8004f90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f94:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7fc f82c 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 80e4 	beq.w	8005172 <Board1_Normal+0x4a2>
          Board1_stop_motors(true);
 8004faa:	2001      	movs	r0, #1
 8004fac:	f7fc f87e 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004fb0:	f7fc f8f8 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004fb4:	f7fc f82d 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004fb8:	4b10      	ldr	r3, [pc, #64]	@ (8004ffc <Board1_Normal+0x32c>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8004fc0:	f7fc f82d 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8004ffc <Board1_Normal+0x32c>)
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8004fcc:	e0d1      	b.n	8005172 <Board1_Normal+0x4a2>

     case Board1_IN_Same_decision:
      Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8004fce:	4b0b      	ldr	r3, [pc, #44]	@ (8004ffc <Board1_Normal+0x32c>)
 8004fd0:	220e      	movs	r2, #14
 8004fd2:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8004fd6:	e0d3      	b.n	8005180 <Board1_Normal+0x4b0>

     case Board1_IN_Transmit_Decision:
      b = Board1_Is_Tx_Finished();
 8004fd8:	f7fc f861 	bl	800109e <Board1_Is_Tx_Finished>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004fe0:	79fb      	ldrb	r3, [r7, #7]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00c      	beq.n	8005000 <Board1_Normal+0x330>
        Board1_DW.is_Supervisor = Board1_IN_Decision_transmitted;
 8004fe6:	4b05      	ldr	r3, [pc, #20]	@ (8004ffc <Board1_Normal+0x32c>)
 8004fe8:	2202      	movs	r2, #2
 8004fea:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004fee:	f7fc f822 	bl	8001036 <Board1_Get_Timestamp>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	4a01      	ldr	r2, [pc, #4]	@ (8004ffc <Board1_Normal+0x32c>)
 8004ff6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004ffa:	e0bc      	b.n	8005176 <Board1_Normal+0x4a6>
 8004ffc:	2000021c 	.word	0x2000021c
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8005000:	4b67      	ldr	r3, [pc, #412]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005002:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005006:	f640 3154 	movw	r1, #2900	@ 0xb54
 800500a:	4618      	mov	r0, r3
 800500c:	f7fb fff3 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005010:	4603      	mov	r3, r0
 8005012:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005014:	79fb      	ldrb	r3, [r7, #7]
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 80ad 	beq.w	8005176 <Board1_Normal+0x4a6>
          Board1_stop_motors(true);
 800501c:	2001      	movs	r0, #1
 800501e:	f7fc f845 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8005022:	f7fc f8bf 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8005026:	f7fb fff4 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 800502a:	4b5d      	ldr	r3, [pc, #372]	@ (80051a0 <Board1_Normal+0x4d0>)
 800502c:	2201      	movs	r2, #1
 800502e:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8005032:	f7fb fff4 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8005036:	4b5a      	ldr	r3, [pc, #360]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005038:	2202      	movs	r2, #2
 800503a:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 800503e:	e09a      	b.n	8005176 <Board1_Normal+0x4a6>

     case Board1_IN_Transmit_Global_State:
      b = Board1_Is_Tx_Finished();
 8005040:	f7fc f82d 	bl	800109e <Board1_Is_Tx_Finished>
 8005044:	4603      	mov	r3, r0
 8005046:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8005048:	79fb      	ldrb	r3, [r7, #7]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <Board1_Normal+0x394>
        Board1_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 800504e:	4b54      	ldr	r3, [pc, #336]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005050:	2203      	movs	r2, #3
 8005052:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8005056:	f7fb ffee 	bl	8001036 <Board1_Get_Timestamp>
 800505a:	4603      	mov	r3, r0
 800505c:	4a50      	ldr	r2, [pc, #320]	@ (80051a0 <Board1_Normal+0x4d0>)
 800505e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8005062:	e08a      	b.n	800517a <Board1_Normal+0x4aa>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8005064:	4b4e      	ldr	r3, [pc, #312]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005066:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800506a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800506e:	4618      	mov	r0, r3
 8005070:	f7fb ffc1 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005074:	4603      	mov	r3, r0
 8005076:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005078:	79fb      	ldrb	r3, [r7, #7]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d07d      	beq.n	800517a <Board1_Normal+0x4aa>
          Board1_stop_motors(true);
 800507e:	2001      	movs	r0, #1
 8005080:	f7fc f814 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8005084:	f7fc f88e 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8005088:	f7fb ffc3 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 800508c:	4b44      	ldr	r3, [pc, #272]	@ (80051a0 <Board1_Normal+0x4d0>)
 800508e:	2201      	movs	r2, #1
 8005090:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8005094:	f7fb ffc3 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8005098:	4b41      	ldr	r3, [pc, #260]	@ (80051a0 <Board1_Normal+0x4d0>)
 800509a:	2202      	movs	r2, #2
 800509c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 80050a0:	e06b      	b.n	800517a <Board1_Normal+0x4aa>

     case Board1_IN_Transmit_Local_State:
      b = Board1_Is_Tx_Finished();
 80050a2:	f7fb fffc 	bl	800109e <Board1_Is_Tx_Finished>
 80050a6:	4603      	mov	r3, r0
 80050a8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80050aa:	79fb      	ldrb	r3, [r7, #7]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00a      	beq.n	80050c6 <Board1_Normal+0x3f6>
        Board1_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 80050b0:	4b3b      	ldr	r3, [pc, #236]	@ (80051a0 <Board1_Normal+0x4d0>)
 80050b2:	2205      	movs	r2, #5
 80050b4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80050b8:	f7fb ffbd 	bl	8001036 <Board1_Get_Timestamp>
 80050bc:	4603      	mov	r3, r0
 80050be:	4a38      	ldr	r2, [pc, #224]	@ (80051a0 <Board1_Normal+0x4d0>)
 80050c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 80050c4:	e05b      	b.n	800517e <Board1_Normal+0x4ae>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80050c6:	4b36      	ldr	r3, [pc, #216]	@ (80051a0 <Board1_Normal+0x4d0>)
 80050c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050cc:	f640 0198 	movw	r1, #2200	@ 0x898
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fb ff90 	bl	8000ff6 <Board1_Check_Timeout_Us>
 80050d6:	4603      	mov	r3, r0
 80050d8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80050da:	79fb      	ldrb	r3, [r7, #7]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d04e      	beq.n	800517e <Board1_Normal+0x4ae>
          Board1_stop_motors(true);
 80050e0:	2001      	movs	r0, #1
 80050e2:	f7fb ffe3 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 80050e6:	f7fc f85d 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 80050ea:	f7fb ff92 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 80050ee:	4b2c      	ldr	r3, [pc, #176]	@ (80051a0 <Board1_Normal+0x4d0>)
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 80050f6:	f7fb ff92 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 80050fa:	4b29      	ldr	r3, [pc, #164]	@ (80051a0 <Board1_Normal+0x4d0>)
 80050fc:	2202      	movs	r2, #2
 80050fe:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8005102:	e03c      	b.n	800517e <Board1_Normal+0x4ae>

     case Board1_IN_Waiting_to_start:
      if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 8005104:	f7fb ff70 	bl	8000fe8 <Board1_isSessionhigh>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d017      	beq.n	800513e <Board1_Normal+0x46e>
 800510e:	f7fb ffbf 	bl	8001090 <Board1_isMTalkhigh>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d012      	beq.n	800513e <Board1_Normal+0x46e>
        Board1_DW.retransmitted = 0U;
 8005118:	4b21      	ldr	r3, [pc, #132]	@ (80051a0 <Board1_Normal+0x4d0>)
 800511a:	2200      	movs	r2, #0
 800511c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8005120:	4b1f      	ldr	r3, [pc, #124]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005122:	2208      	movs	r2, #8
 8005124:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Wait_State();
 8005128:	f7ff fd86 	bl	8004c38 <Board1_Wait_State>
        Board1_resetSTalk();
 800512c:	f7fb ffaa 	bl	8001084 <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8005130:	f7fb ff81 	bl	8001036 <Board1_Get_Timestamp>
 8005134:	4603      	mov	r3, r0
 8005136:	4a1a      	ldr	r2, [pc, #104]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005138:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        Board1_Abort_Communication();
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
      break;
 800513c:	e020      	b.n	8005180 <Board1_Normal+0x4b0>
        Board1_stop_motors(true);
 800513e:	2001      	movs	r0, #1
 8005140:	f7fb ffb4 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8005144:	f7fc f82e 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8005148:	f7fb ff63 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 800514c:	4b14      	ldr	r3, [pc, #80]	@ (80051a0 <Board1_Normal+0x4d0>)
 800514e:	2201      	movs	r2, #1
 8005150:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 8005154:	f7fb ff63 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8005158:	4b11      	ldr	r3, [pc, #68]	@ (80051a0 <Board1_Normal+0x4d0>)
 800515a:	2202      	movs	r2, #2
 800515c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8005160:	e00e      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 8005162:	bf00      	nop
 8005164:	e00c      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 8005166:	bf00      	nop
 8005168:	e00a      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 800516a:	bf00      	nop
 800516c:	e008      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 800516e:	bf00      	nop
 8005170:	e006      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 8005172:	bf00      	nop
 8005174:	e004      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 8005176:	bf00      	nop
 8005178:	e002      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 800517a:	bf00      	nop
 800517c:	e000      	b.n	8005180 <Board1_Normal+0x4b0>
      break;
 800517e:	bf00      	nop
    }
  }

  if ((Board1_DW.is_Board_state == Board1_IN_Normal) &&
 8005180:	4b07      	ldr	r3, [pc, #28]	@ (80051a0 <Board1_Normal+0x4d0>)
 8005182:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8005186:	2b02      	cmp	r3, #2
 8005188:	d106      	bne.n	8005198 <Board1_Normal+0x4c8>
      (Board1_DW.is_active_Global_state_compute != 0)) {
 800518a:	4b05      	ldr	r3, [pc, #20]	@ (80051a0 <Board1_Normal+0x4d0>)
 800518c:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
  if ((Board1_DW.is_Board_state == Board1_IN_Normal) &&
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <Board1_Normal+0x4c8>
    Board1_Global_state_compute();
 8005194:	f7ff fa8e 	bl	80046b4 <Board1_Global_state_compute>
  }
}
 8005198:	bf00      	nop
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	2000021c 	.word	0x2000021c

080051a4 <Board1_Init_Data>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Init_Data(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
      false                            /* mux */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 80051a8:	4b24      	ldr	r3, [pc, #144]	@ (800523c <Board1_Init_Data+0x98>)
 80051aa:	33bc      	adds	r3, #188	@ 0xbc
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]
 80051b0:	605a      	str	r2, [r3, #4]
 80051b2:	609a      	str	r2, [r3, #8]
 80051b4:	60da      	str	r2, [r3, #12]
 80051b6:	611a      	str	r2, [r3, #16]
  Board1_DW.global_state = tmp_0;
 80051b8:	4b20      	ldr	r3, [pc, #128]	@ (800523c <Board1_Init_Data+0x98>)
 80051ba:	3338      	adds	r3, #56	@ 0x38
 80051bc:	2234      	movs	r2, #52	@ 0x34
 80051be:	2100      	movs	r1, #0
 80051c0:	4618      	mov	r0, r3
 80051c2:	f010 ff64 	bl	801608e <memset>
 80051c6:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <Board1_Init_Data+0x98>)
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.decision = tmp_1;
 80051ce:	4b1b      	ldr	r3, [pc, #108]	@ (800523c <Board1_Init_Data+0x98>)
 80051d0:	3388      	adds	r3, #136	@ 0x88
 80051d2:	2200      	movs	r2, #0
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	605a      	str	r2, [r3, #4]
 80051d8:	609a      	str	r2, [r3, #8]
 80051da:	60da      	str	r2, [r3, #12]
 80051dc:	611a      	str	r2, [r3, #16]
 80051de:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 80051e0:	4b16      	ldr	r3, [pc, #88]	@ (800523c <Board1_Init_Data+0x98>)
 80051e2:	33a0      	adds	r3, #160	@ 0xa0
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	605a      	str	r2, [r3, #4]
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	60da      	str	r2, [r3, #12]
 80051ee:	611a      	str	r2, [r3, #16]
 80051f0:	615a      	str	r2, [r3, #20]
 80051f2:	619a      	str	r2, [r3, #24]
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 80051f4:	4b11      	ldr	r3, [pc, #68]	@ (800523c <Board1_Init_Data+0x98>)
 80051f6:	4618      	mov	r0, r3
 80051f8:	2338      	movs	r3, #56	@ 0x38
 80051fa:	461a      	mov	r2, r3
 80051fc:	2100      	movs	r1, #0
 80051fe:	f010 ff46 	bl	801608e <memset>
 8005202:	4b0e      	ldr	r3, [pc, #56]	@ (800523c <Board1_Init_Data+0x98>)
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  Board1_DW.receivedDecisionPacket = tmp_4;
 800520a:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <Board1_Init_Data+0x98>)
 800520c:	336c      	adds	r3, #108	@ 0x6c
 800520e:	2200      	movs	r2, #0
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	605a      	str	r2, [r3, #4]
 8005214:	609a      	str	r2, [r3, #8]
 8005216:	60da      	str	r2, [r3, #12]
 8005218:	611a      	str	r2, [r3, #16]
 800521a:	615a      	str	r2, [r3, #20]
 800521c:	619a      	str	r2, [r3, #24]
  Board1_DW.special_retro = true;
 800521e:	4b07      	ldr	r3, [pc, #28]	@ (800523c <Board1_Init_Data+0x98>)
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  Board1_DW.obs_detection = true;
 8005226:	4b05      	ldr	r3, [pc, #20]	@ (800523c <Board1_Init_Data+0x98>)
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
  Board1_DW.max_velocity = Board1_MAX_RPM;
 800522e:	4b03      	ldr	r3, [pc, #12]	@ (800523c <Board1_Init_Data+0x98>)
 8005230:	2296      	movs	r2, #150	@ 0x96
 8005232:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8005236:	bf00      	nop
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	2000021c 	.word	0x2000021c

08005240 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8005246:	4bc3      	ldr	r3, [pc, #780]	@ (8005554 <Board1_step+0x314>)
 8005248:	f04f 32ff 	mov.w	r2, #4294967295
 800524c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  if (Board1_DW.is_active_c2_Board1 == 0) {
 8005250:	4bc0      	ldr	r3, [pc, #768]	@ (8005554 <Board1_step+0x314>)
 8005252:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8005256:	2b00      	cmp	r3, #0
 8005258:	d178      	bne.n	800534c <Board1_step+0x10c>
    Board1_DW.is_active_c2_Board1 = 1U;
 800525a:	4bbe      	ldr	r3, [pc, #760]	@ (8005554 <Board1_step+0x314>)
 800525c:	2201      	movs	r2, #1
 800525e:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    Board1_Init_Data();
 8005262:	f7ff ff9f 	bl	80051a4 <Board1_Init_Data>
    Board1_setSTalk();
 8005266:	f7fb feda 	bl	800101e <Board1_setSTalk>
    Board1_DW.is_c2_Board1 = Board1_IN_Supervision_task;
 800526a:	4bba      	ldr	r3, [pc, #744]	@ (8005554 <Board1_step+0x314>)
 800526c:	2201      	movs	r2, #1
 800526e:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
    Board1_DW.is_active_Board_state = 1U;
 8005272:	4bb8      	ldr	r3, [pc, #736]	@ (8005554 <Board1_step+0x314>)
 8005274:	2201      	movs	r2, #1
 8005276:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board1_DW.is_Board_state = Board1_IN_Normal;
 800527a:	4bb6      	ldr	r3, [pc, #728]	@ (8005554 <Board1_step+0x314>)
 800527c:	2202      	movs	r2, #2
 800527e:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
    Board1_enter_internal_Normal();
 8005282:	f7fb fe4f 	bl	8000f24 <Board1_enter_internal_Normal>
    Board1_DW.is_active_Board_decision = 1U;
 8005286:	4bb3      	ldr	r3, [pc, #716]	@ (8005554 <Board1_step+0x314>)
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    Board1_DW.is_active_Working_status_manage = 1U;
 800528e:	4bb1      	ldr	r3, [pc, #708]	@ (8005554 <Board1_step+0x314>)
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board1_DW.init_count = 0U;
 8005296:	4baf      	ldr	r3, [pc, #700]	@ (8005554 <Board1_step+0x314>)
 8005298:	2200      	movs	r2, #0
 800529a:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    Board1_DW.is_Working_status_manager = Board1_IN_Init_working;
 800529e:	4bad      	ldr	r3, [pc, #692]	@ (8005554 <Board1_step+0x314>)
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    Board1_DW.is_active_Relay_manager = 1U;
 80052a6:	4bab      	ldr	r3, [pc, #684]	@ (8005554 <Board1_step+0x314>)
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Board1_DW.is_Relay_manager = Board1_IN_Normal_relay;
 80052ae:	4ba9      	ldr	r3, [pc, #676]	@ (8005554 <Board1_step+0x314>)
 80052b0:	2203      	movs	r2, #3
 80052b2:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    Board1_DW.decision.relay = true;
 80052b6:	4ba7      	ldr	r3, [pc, #668]	@ (8005554 <Board1_step+0x314>)
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
    Board1_DW.is_active_Mux_manager = 1U;
 80052be:	4ba5      	ldr	r3, [pc, #660]	@ (8005554 <Board1_step+0x314>)
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    Board1_DW.is_Mux_manager = Board1_IN_Normal_mux;
 80052c6:	4ba3      	ldr	r3, [pc, #652]	@ (8005554 <Board1_step+0x314>)
 80052c8:	2202      	movs	r2, #2
 80052ca:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Board1_DW.decision.mux = false;
 80052ce:	4ba1      	ldr	r3, [pc, #644]	@ (8005554 <Board1_step+0x314>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
    Board1_DW.is_active_Routine_manager = 1U;
 80052d6:	4b9f      	ldr	r3, [pc, #636]	@ (8005554 <Board1_step+0x314>)
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    Board1_DW.is_active_Max_velocity_handler = 1U;
 80052de:	4b9d      	ldr	r3, [pc, #628]	@ (8005554 <Board1_step+0x314>)
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Board1_DW.is_Max_velocity_handler = Board_IN_Waiting_change_max_vel;
 80052e6:	4b9b      	ldr	r3, [pc, #620]	@ (8005554 <Board1_step+0x314>)
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
    Board1_DW.is_active_Compute_routine = 1U;
 80052ee:	4b99      	ldr	r3, [pc, #612]	@ (8005554 <Board1_step+0x314>)
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    Board1_DW.is_Compute_routine = Board1_IN_Routine_state_normal;
 80052f6:	4b97      	ldr	r3, [pc, #604]	@ (8005554 <Board1_step+0x314>)
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    Board1_DW.is_Routine_state_normal = Board1_IN_Normal_routine;
 80052fe:	4b95      	ldr	r3, [pc, #596]	@ (8005554 <Board1_step+0x314>)
 8005300:	2203      	movs	r2, #3
 8005302:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8005306:	4b93      	ldr	r3, [pc, #588]	@ (8005554 <Board1_step+0x314>)
 8005308:	2208      	movs	r2, #8
 800530a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_active_Mode_manager = 1U;
 800530e:	4b91      	ldr	r3, [pc, #580]	@ (8005554 <Board1_step+0x314>)
 8005310:	2201      	movs	r2, #1
 8005312:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    Board1_DW.is_Mode_manager = Board1_IN_Normal_driving;
 8005316:	4b8f      	ldr	r3, [pc, #572]	@ (8005554 <Board1_step+0x314>)
 8005318:	2203      	movs	r2, #3
 800531a:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    Board1_DW.is_Normal_driving = Board1_IN_Mode_DEFAULT;
 800531e:	4b8d      	ldr	r3, [pc, #564]	@ (8005554 <Board1_step+0x314>)
 8005320:	2201      	movs	r2, #1
 8005322:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    Board1_DW.decision.mode = DEFAULT;
 8005326:	4b8b      	ldr	r3, [pc, #556]	@ (8005554 <Board1_step+0x314>)
 8005328:	2200      	movs	r2, #0
 800532a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    Board1_DW.is_active_Lights_manager = 1U;
 800532e:	4b89      	ldr	r3, [pc, #548]	@ (8005554 <Board1_step+0x314>)
 8005330:	2201      	movs	r2, #1
 8005332:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    Board1_DW.is_Lights_manager = Board1_IN_Normal_lights;
 8005336:	4b87      	ldr	r3, [pc, #540]	@ (8005554 <Board1_step+0x314>)
 8005338:	2203      	movs	r2, #3
 800533a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Board1_DW.is_Normal_lights = Board1_IN_Lights_OFF;
 800533e:	4b85      	ldr	r3, [pc, #532]	@ (8005554 <Board1_step+0x314>)
 8005340:	2202      	movs	r2, #2
 8005342:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    Board1_Rover_Lights_OFF();
 8005346:	f7fe f9c9 	bl	80036dc <Board1_Rover_Lights_OFF>
      Board1_Board_decision();
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 800534a:	e184      	b.n	8005656 <Board1_step+0x416>
  } else if (Board1_DW.is_c2_Board1 == Board1_IN_Supervision_task) {
 800534c:	4b81      	ldr	r3, [pc, #516]	@ (8005554 <Board1_step+0x314>)
 800534e:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8005352:	2b01      	cmp	r3, #1
 8005354:	f040 817f 	bne.w	8005656 <Board1_step+0x416>
    if (Board1_DW.is_active_Board_state != 0) {
 8005358:	4b7e      	ldr	r3, [pc, #504]	@ (8005554 <Board1_step+0x314>)
 800535a:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 8172 	beq.w	8005648 <Board1_step+0x408>
      switch (Board1_DW.is_Board_state) {
 8005364:	4b7b      	ldr	r3, [pc, #492]	@ (8005554 <Board1_step+0x314>)
 8005366:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800536a:	2b03      	cmp	r3, #3
 800536c:	f000 8163 	beq.w	8005636 <Board1_step+0x3f6>
 8005370:	2b03      	cmp	r3, #3
 8005372:	f300 8169 	bgt.w	8005648 <Board1_step+0x408>
 8005376:	2b01      	cmp	r3, #1
 8005378:	d003      	beq.n	8005382 <Board1_step+0x142>
 800537a:	2b02      	cmp	r3, #2
 800537c:	f000 8158 	beq.w	8005630 <Board1_step+0x3f0>
 8005380:	e162      	b.n	8005648 <Board1_step+0x408>
        switch (Board1_DW.is_Degraded) {
 8005382:	4b74      	ldr	r3, [pc, #464]	@ (8005554 <Board1_step+0x314>)
 8005384:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8005388:	2b01      	cmp	r3, #1
 800538a:	d003      	beq.n	8005394 <Board1_step+0x154>
 800538c:	2b02      	cmp	r3, #2
 800538e:	f000 8141 	beq.w	8005614 <Board1_step+0x3d4>
        break;
 8005392:	e159      	b.n	8005648 <Board1_step+0x408>
          switch (Board1_DW.is_Restablish) {
 8005394:	4b6f      	ldr	r3, [pc, #444]	@ (8005554 <Board1_step+0x314>)
 8005396:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800539a:	3b01      	subs	r3, #1
 800539c:	2b05      	cmp	r3, #5
 800539e:	f200 8145 	bhi.w	800562c <Board1_step+0x3ec>
 80053a2:	a201      	add	r2, pc, #4	@ (adr r2, 80053a8 <Board1_step+0x168>)
 80053a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a8:	080053c1 	.word	0x080053c1
 80053ac:	080053df 	.word	0x080053df
 80053b0:	08005463 	.word	0x08005463
 80053b4:	080054ed 	.word	0x080054ed
 80053b8:	08005559 	.word	0x08005559
 80053bc:	080055b1 	.word	0x080055b1
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80053c0:	4b64      	ldr	r3, [pc, #400]	@ (8005554 <Board1_step+0x314>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
            Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 80053c8:	4b62      	ldr	r3, [pc, #392]	@ (8005554 <Board1_step+0x314>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            Board1_DW.is_Board_state = Board1_IN_Normal;
 80053d0:	4b60      	ldr	r3, [pc, #384]	@ (8005554 <Board1_step+0x314>)
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
            Board1_enter_internal_Normal();
 80053d8:	f7fb fda4 	bl	8000f24 <Board1_enter_internal_Normal>
            break;
 80053dc:	e119      	b.n	8005612 <Board1_step+0x3d2>
            b = !Board1_isSessionhigh();
 80053de:	f7fb fe03 	bl	8000fe8 <Board1_isSessionhigh>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80053f0:	79fb      	ldrb	r3, [r7, #7]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d004      	beq.n	8005400 <Board1_step+0x1c0>
              Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 80053f6:	4b57      	ldr	r3, [pc, #348]	@ (8005554 <Board1_step+0x314>)
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
            break;
 80053fe:	e101      	b.n	8005604 <Board1_step+0x3c4>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8005400:	4b54      	ldr	r3, [pc, #336]	@ (8005554 <Board1_step+0x314>)
 8005402:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005406:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800540a:	4618      	mov	r0, r3
 800540c:	f7fb fdf3 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005410:	4603      	mov	r3, r0
 8005412:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005414:	79fb      	ldrb	r3, [r7, #7]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 80f4 	beq.w	8005604 <Board1_step+0x3c4>
                if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800541c:	4b4d      	ldr	r3, [pc, #308]	@ (8005554 <Board1_step+0x314>)
 800541e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8005422:	2b00      	cmp	r3, #0
 8005424:	d110      	bne.n	8005448 <Board1_step+0x208>
                  Board1_DW.retransmitted = 1U;
 8005426:	4b4b      	ldr	r3, [pc, #300]	@ (8005554 <Board1_step+0x314>)
 8005428:	2201      	movs	r2, #1
 800542a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
                  Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 800542e:	4b49      	ldr	r3, [pc, #292]	@ (8005554 <Board1_step+0x314>)
 8005430:	2205      	movs	r2, #5
 8005432:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                  Board1_Send_Ping();
 8005436:	f7fb fdf8 	bl	800102a <Board1_Send_Ping>
                  Board1_DW.time_comm = Board1_Get_Timestamp();
 800543a:	f7fb fdfc 	bl	8001036 <Board1_Get_Timestamp>
 800543e:	4603      	mov	r3, r0
 8005440:	4a44      	ldr	r2, [pc, #272]	@ (8005554 <Board1_step+0x314>)
 8005442:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8005446:	e0dd      	b.n	8005604 <Board1_step+0x3c4>
                  Board1_Abort_Communication();
 8005448:	f7fb fde3 	bl	8001012 <Board1_Abort_Communication>
                  Board1_setSTalk();
 800544c:	f7fb fde7 	bl	800101e <Board1_setSTalk>
                  Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8005450:	4b40      	ldr	r3, [pc, #256]	@ (8005554 <Board1_step+0x314>)
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                  Board1_DW.is_Degraded = Board1_IN_Restarting;
 8005458:	4b3e      	ldr	r3, [pc, #248]	@ (8005554 <Board1_step+0x314>)
 800545a:	2202      	movs	r2, #2
 800545c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 8005460:	e0d0      	b.n	8005604 <Board1_step+0x3c4>
            b = Board1_Is_Rx_Finished();
 8005462:	f7fb fdef 	bl	8001044 <Board1_Is_Rx_Finished>
 8005466:	4603      	mov	r3, r0
 8005468:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d022      	beq.n	80054b6 <Board1_step+0x276>
              b = Board1_Verify_Ping();
 8005470:	f7fb fdf0 	bl	8001054 <Board1_Verify_Ping>
 8005474:	4603      	mov	r3, r0
 8005476:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005478:	79fb      	ldrb	r3, [r7, #7]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00c      	beq.n	8005498 <Board1_step+0x258>
                Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 800547e:	4b35      	ldr	r3, [pc, #212]	@ (8005554 <Board1_step+0x314>)
 8005480:	2204      	movs	r2, #4
 8005482:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_setSTalk();
 8005486:	f7fb fdca 	bl	800101e <Board1_setSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 800548a:	f7fb fdd4 	bl	8001036 <Board1_Get_Timestamp>
 800548e:	4603      	mov	r3, r0
 8005490:	4a30      	ldr	r2, [pc, #192]	@ (8005554 <Board1_step+0x314>)
 8005492:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8005496:	e0b7      	b.n	8005608 <Board1_step+0x3c8>
                Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8005498:	4b2e      	ldr	r3, [pc, #184]	@ (8005554 <Board1_step+0x314>)
 800549a:	2203      	movs	r2, #3
 800549c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_Wait_Ping();
 80054a0:	f7fb fde6 	bl	8001070 <Board1_Wait_Ping>
                Board1_resetSTalk();
 80054a4:	f7fb fdee 	bl	8001084 <Board1_resetSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 80054a8:	f7fb fdc5 	bl	8001036 <Board1_Get_Timestamp>
 80054ac:	4603      	mov	r3, r0
 80054ae:	4a29      	ldr	r2, [pc, #164]	@ (8005554 <Board1_step+0x314>)
 80054b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 80054b4:	e0a8      	b.n	8005608 <Board1_step+0x3c8>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80054b6:	4b27      	ldr	r3, [pc, #156]	@ (8005554 <Board1_step+0x314>)
 80054b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7fb fd98 	bl	8000ff6 <Board1_Check_Timeout_Us>
 80054c6:	4603      	mov	r3, r0
 80054c8:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80054ca:	79fb      	ldrb	r3, [r7, #7]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 809b 	beq.w	8005608 <Board1_step+0x3c8>
                Board1_Abort_Communication();
 80054d2:	f7fb fd9e 	bl	8001012 <Board1_Abort_Communication>
                Board1_setSTalk();
 80054d6:	f7fb fda2 	bl	800101e <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80054da:	4b1e      	ldr	r3, [pc, #120]	@ (8005554 <Board1_step+0x314>)
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 80054e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005554 <Board1_step+0x314>)
 80054e4:	2202      	movs	r2, #2
 80054e6:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 80054ea:	e08d      	b.n	8005608 <Board1_step+0x3c8>
            b = !Board1_isMTalkhigh();
 80054ec:	f7fb fdd0 	bl	8001090 <Board1_isMTalkhigh>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	bf0c      	ite	eq
 80054f6:	2301      	moveq	r3, #1
 80054f8:	2300      	movne	r3, #0
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80054fe:	79fb      	ldrb	r3, [r7, #7]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00c      	beq.n	800551e <Board1_step+0x2de>
              Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 8005504:	4b13      	ldr	r3, [pc, #76]	@ (8005554 <Board1_step+0x314>)
 8005506:	2205      	movs	r2, #5
 8005508:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_Send_Ping();
 800550c:	f7fb fd8d 	bl	800102a <Board1_Send_Ping>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8005510:	f7fb fd91 	bl	8001036 <Board1_Get_Timestamp>
 8005514:	4603      	mov	r3, r0
 8005516:	4a0f      	ldr	r2, [pc, #60]	@ (8005554 <Board1_step+0x314>)
 8005518:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 800551c:	e076      	b.n	800560c <Board1_step+0x3cc>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800551e:	4b0d      	ldr	r3, [pc, #52]	@ (8005554 <Board1_step+0x314>)
 8005520:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005524:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8005528:	4618      	mov	r0, r3
 800552a:	f7fb fd64 	bl	8000ff6 <Board1_Check_Timeout_Us>
 800552e:	4603      	mov	r3, r0
 8005530:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d069      	beq.n	800560c <Board1_step+0x3cc>
                Board1_Abort_Communication();
 8005538:	f7fb fd6b 	bl	8001012 <Board1_Abort_Communication>
                Board1_setSTalk();
 800553c:	f7fb fd6f 	bl	800101e <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8005540:	4b04      	ldr	r3, [pc, #16]	@ (8005554 <Board1_step+0x314>)
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8005548:	4b02      	ldr	r3, [pc, #8]	@ (8005554 <Board1_step+0x314>)
 800554a:	2202      	movs	r2, #2
 800554c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 8005550:	e05c      	b.n	800560c <Board1_step+0x3cc>
 8005552:	bf00      	nop
 8005554:	2000021c 	.word	0x2000021c
            b = Board1_Is_Tx_Finished();
 8005558:	f7fb fda1 	bl	800109e <Board1_Is_Tx_Finished>
 800555c:	4603      	mov	r3, r0
 800555e:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8005560:	79fb      	ldrb	r3, [r7, #7]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <Board1_step+0x33c>
              Board1_DW.is_Restablish = Board1_IN_Ping_transmitted;
 8005566:	4b3e      	ldr	r3, [pc, #248]	@ (8005660 <Board1_step+0x420>)
 8005568:	2202      	movs	r2, #2
 800556a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_DW.time_comm = Board1_Get_Timestamp();
 800556e:	f7fb fd62 	bl	8001036 <Board1_Get_Timestamp>
 8005572:	4603      	mov	r3, r0
 8005574:	4a3a      	ldr	r2, [pc, #232]	@ (8005660 <Board1_step+0x420>)
 8005576:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 800557a:	e049      	b.n	8005610 <Board1_step+0x3d0>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800557c:	4b38      	ldr	r3, [pc, #224]	@ (8005660 <Board1_step+0x420>)
 800557e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005582:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8005586:	4618      	mov	r0, r3
 8005588:	f7fb fd35 	bl	8000ff6 <Board1_Check_Timeout_Us>
 800558c:	4603      	mov	r3, r0
 800558e:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d03c      	beq.n	8005610 <Board1_step+0x3d0>
                Board1_Abort_Communication();
 8005596:	f7fb fd3c 	bl	8001012 <Board1_Abort_Communication>
                Board1_setSTalk();
 800559a:	f7fb fd40 	bl	800101e <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 800559e:	4b30      	ldr	r3, [pc, #192]	@ (8005660 <Board1_step+0x420>)
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 80055a6:	4b2e      	ldr	r3, [pc, #184]	@ (8005660 <Board1_step+0x420>)
 80055a8:	2202      	movs	r2, #2
 80055aa:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 80055ae:	e02f      	b.n	8005610 <Board1_step+0x3d0>
            if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 80055b0:	f7fb fd1a 	bl	8000fe8 <Board1_isSessionhigh>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d017      	beq.n	80055ea <Board1_step+0x3aa>
 80055ba:	f7fb fd69 	bl	8001090 <Board1_isMTalkhigh>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d012      	beq.n	80055ea <Board1_step+0x3aa>
              Board1_DW.retransmitted = 0U;
 80055c4:	4b26      	ldr	r3, [pc, #152]	@ (8005660 <Board1_step+0x420>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 80055cc:	4b24      	ldr	r3, [pc, #144]	@ (8005660 <Board1_step+0x420>)
 80055ce:	2203      	movs	r2, #3
 80055d0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_Wait_Ping();
 80055d4:	f7fb fd4c 	bl	8001070 <Board1_Wait_Ping>
              Board1_resetSTalk();
 80055d8:	f7fb fd54 	bl	8001084 <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 80055dc:	f7fb fd2b 	bl	8001036 <Board1_Get_Timestamp>
 80055e0:	4603      	mov	r3, r0
 80055e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005660 <Board1_step+0x420>)
 80055e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 80055e8:	e013      	b.n	8005612 <Board1_step+0x3d2>
              Board1_Abort_Communication();
 80055ea:	f7fb fd12 	bl	8001012 <Board1_Abort_Communication>
              Board1_setSTalk();
 80055ee:	f7fb fd16 	bl	800101e <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80055f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005660 <Board1_step+0x420>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 80055fa:	4b19      	ldr	r3, [pc, #100]	@ (8005660 <Board1_step+0x420>)
 80055fc:	2202      	movs	r2, #2
 80055fe:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 8005602:	e006      	b.n	8005612 <Board1_step+0x3d2>
            break;
 8005604:	bf00      	nop
 8005606:	e011      	b.n	800562c <Board1_step+0x3ec>
            break;
 8005608:	bf00      	nop
 800560a:	e00f      	b.n	800562c <Board1_step+0x3ec>
            break;
 800560c:	bf00      	nop
 800560e:	e00d      	b.n	800562c <Board1_step+0x3ec>
            break;
 8005610:	bf00      	nop
          break;
 8005612:	e00b      	b.n	800562c <Board1_step+0x3ec>
          Board1_DW.is_Degraded = Board1_IN_Restablish;
 8005614:	4b12      	ldr	r3, [pc, #72]	@ (8005660 <Board1_step+0x420>)
 8005616:	2201      	movs	r2, #1
 8005618:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
          Board1_stop_motors(true);
 800561c:	2001      	movs	r0, #1
 800561e:	f7fb fd45 	bl	80010ac <Board1_stop_motors>
          Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 8005622:	4b0f      	ldr	r3, [pc, #60]	@ (8005660 <Board1_step+0x420>)
 8005624:	2206      	movs	r2, #6
 8005626:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
          break;
 800562a:	e000      	b.n	800562e <Board1_step+0x3ee>
          break;
 800562c:	bf00      	nop
        break;
 800562e:	e00b      	b.n	8005648 <Board1_step+0x408>
        Board1_Normal();
 8005630:	f7ff fb4e 	bl	8004cd0 <Board1_Normal>
        break;
 8005634:	e008      	b.n	8005648 <Board1_step+0x408>
        if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 8005636:	4b0a      	ldr	r3, [pc, #40]	@ (8005660 <Board1_step+0x420>)
 8005638:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800563c:	2b01      	cmp	r3, #1
 800563e:	d102      	bne.n	8005646 <Board1_step+0x406>
          Board1_stop_motors(false);
 8005640:	2000      	movs	r0, #0
 8005642:	f7fb fd33 	bl	80010ac <Board1_stop_motors>
        break;
 8005646:	bf00      	nop
    if (Board1_DW.is_active_Board_decision != 0) {
 8005648:	4b05      	ldr	r3, [pc, #20]	@ (8005660 <Board1_step+0x420>)
 800564a:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <Board1_step+0x416>
      Board1_Board_decision();
 8005652:	f7fe fb8b 	bl	8003d6c <Board1_Board_decision>
}
 8005656:	bf00      	nop
 8005658:	3708      	adds	r7, #8
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	2000021c 	.word	0x2000021c

08005664 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8005668:	4b06      	ldr	r3, [pc, #24]	@ (8005684 <Board1_initialize+0x20>)
 800566a:	f04f 32ff 	mov.w	r2, #4294967295
 800566e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  Board1_DW.MIN_RPM = 50U;
 8005672:	4b04      	ldr	r3, [pc, #16]	@ (8005684 <Board1_initialize+0x20>)
 8005674:	2232      	movs	r2, #50	@ 0x32
 8005676:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
}
 800567a:	bf00      	nop
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	2000021c 	.word	0x2000021c

08005688 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08c      	sub	sp, #48	@ 0x30
 800568c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800568e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]
 8005696:	605a      	str	r2, [r3, #4]
 8005698:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800569a:	1d3b      	adds	r3, r7, #4
 800569c:	2220      	movs	r2, #32
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f010 fcf4 	bl	801608e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80056a6:	4b32      	ldr	r3, [pc, #200]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056a8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80056ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80056ae:	4b30      	ldr	r3, [pc, #192]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056b0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80056b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80056b6:	4b2e      	ldr	r3, [pc, #184]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80056bc:	4b2c      	ldr	r3, [pc, #176]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056be:	2200      	movs	r2, #0
 80056c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80056c2:	4b2b      	ldr	r3, [pc, #172]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056c4:	2200      	movs	r2, #0
 80056c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80056c8:	4b29      	ldr	r3, [pc, #164]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80056ce:	4b28      	ldr	r3, [pc, #160]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056d0:	2204      	movs	r2, #4
 80056d2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80056d4:	4b26      	ldr	r3, [pc, #152]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80056da:	4b25      	ldr	r3, [pc, #148]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056dc:	2200      	movs	r2, #0
 80056de:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80056e0:	4b23      	ldr	r3, [pc, #140]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056e2:	2201      	movs	r2, #1
 80056e4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80056e6:	4b22      	ldr	r3, [pc, #136]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80056ee:	4b20      	ldr	r3, [pc, #128]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80056f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056f6:	2200      	movs	r2, #0
 80056f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80056fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005770 <MX_ADC1_Init+0xe8>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005702:	4b1b      	ldr	r3, [pc, #108]	@ (8005770 <MX_ADC1_Init+0xe8>)
 8005704:	2200      	movs	r2, #0
 8005706:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8005708:	4b19      	ldr	r3, [pc, #100]	@ (8005770 <MX_ADC1_Init+0xe8>)
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005710:	4817      	ldr	r0, [pc, #92]	@ (8005770 <MX_ADC1_Init+0xe8>)
 8005712:	f005 f897 	bl	800a844 <HAL_ADC_Init>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d001      	beq.n	8005720 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800571c:	f003 f93c 	bl	8008998 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005720:	2300      	movs	r3, #0
 8005722:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005724:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005728:	4619      	mov	r1, r3
 800572a:	4811      	ldr	r0, [pc, #68]	@ (8005770 <MX_ADC1_Init+0xe8>)
 800572c:	f006 fb18 	bl	800bd60 <HAL_ADCEx_MultiModeConfigChannel>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8005736:	f003 f92f 	bl	8008998 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 800573a:	4b0e      	ldr	r3, [pc, #56]	@ (8005774 <MX_ADC1_Init+0xec>)
 800573c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800573e:	2306      	movs	r3, #6
 8005740:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005742:	2300      	movs	r3, #0
 8005744:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005746:	237f      	movs	r3, #127	@ 0x7f
 8005748:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800574a:	2304      	movs	r3, #4
 800574c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800574e:	2300      	movs	r3, #0
 8005750:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005752:	1d3b      	adds	r3, r7, #4
 8005754:	4619      	mov	r1, r3
 8005756:	4806      	ldr	r0, [pc, #24]	@ (8005770 <MX_ADC1_Init+0xe8>)
 8005758:	f005 fc5c 	bl	800b014 <HAL_ADC_ConfigChannel>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8005762:	f003 f919 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005766:	bf00      	nop
 8005768:	3730      	adds	r7, #48	@ 0x30
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	20000388 	.word	0x20000388
 8005774:	c3210000 	.word	0xc3210000

08005778 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b09e      	sub	sp, #120	@ 0x78
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005780:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005784:	2200      	movs	r2, #0
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	605a      	str	r2, [r3, #4]
 800578a:	609a      	str	r2, [r3, #8]
 800578c:	60da      	str	r2, [r3, #12]
 800578e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005790:	f107 0310 	add.w	r3, r7, #16
 8005794:	2254      	movs	r2, #84	@ 0x54
 8005796:	2100      	movs	r1, #0
 8005798:	4618      	mov	r0, r3
 800579a:	f010 fc78 	bl	801608e <memset>
  if(adcHandle->Instance==ADC1)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057a6:	d133      	bne.n	8005810 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80057a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80057ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80057b2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80057b4:	f107 0310 	add.w	r3, r7, #16
 80057b8:	4618      	mov	r0, r3
 80057ba:	f008 f9dd 	bl	800db78 <HAL_RCCEx_PeriphCLKConfig>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80057c4:	f003 f8e8 	bl	8008998 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80057c8:	4b13      	ldr	r3, [pc, #76]	@ (8005818 <HAL_ADC_MspInit+0xa0>)
 80057ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057cc:	4a12      	ldr	r2, [pc, #72]	@ (8005818 <HAL_ADC_MspInit+0xa0>)
 80057ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057d4:	4b10      	ldr	r3, [pc, #64]	@ (8005818 <HAL_ADC_MspInit+0xa0>)
 80057d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005818 <HAL_ADC_MspInit+0xa0>)
 80057e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005818 <HAL_ADC_MspInit+0xa0>)
 80057e6:	f043 0304 	orr.w	r3, r3, #4
 80057ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005818 <HAL_ADC_MspInit+0xa0>)
 80057ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057f0:	f003 0304 	and.w	r3, r3, #4
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80057f8:	2308      	movs	r3, #8
 80057fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057fc:	2303      	movs	r3, #3
 80057fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005800:	2300      	movs	r3, #0
 8005802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005804:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005808:	4619      	mov	r1, r3
 800580a:	4804      	ldr	r0, [pc, #16]	@ (800581c <HAL_ADC_MspInit+0xa4>)
 800580c:	f007 f9d6 	bl	800cbbc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005810:	bf00      	nop
 8005812:	3778      	adds	r7, #120	@ 0x78
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40021000 	.word	0x40021000
 800581c:	48000800 	.word	0x48000800

08005820 <ramp>:
#define RAMP_SLOPE_SPORT_RPM_S     (1000.0f)
#define RAMP_SLOPE_ECO_RPM_S       (300.0f)

#define NORMAL_BRK_COEFF           (0.5f)

static inline real32_T ramp(real32_T current, real32_T target, real32_T step, BRAKING_TYPE braking_mode){
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	ed87 0a03 	vstr	s0, [r7, #12]
 800582a:	edc7 0a02 	vstr	s1, [r7, #8]
 800582e:	ed87 1a01 	vstr	s2, [r7, #4]
 8005832:	4603      	mov	r3, r0
 8005834:	70fb      	strb	r3, [r7, #3]
    real32_T effective_step = step;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	617b      	str	r3, [r7, #20]

    if ((braking_mode == EMERGENCY) && (target == 0.0f)) {
 800583a:	78fb      	ldrb	r3, [r7, #3]
 800583c:	2b02      	cmp	r3, #2
 800583e:	d109      	bne.n	8005854 <ramp+0x34>
 8005840:	edd7 7a02 	vldr	s15, [r7, #8]
 8005844:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800584c:	d102      	bne.n	8005854 <ramp+0x34>
        return target;
 800584e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005852:	e03b      	b.n	80058cc <ramp+0xac>
    }

    if ((braking_mode == NORMAL) && (target == 0.0f)) {
 8005854:	78fb      	ldrb	r3, [r7, #3]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d10e      	bne.n	8005878 <ramp+0x58>
 800585a:	edd7 7a02 	vldr	s15, [r7, #8]
 800585e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005866:	d107      	bne.n	8005878 <ramp+0x58>
        effective_step = step * NORMAL_BRK_COEFF;
 8005868:	edd7 7a01 	vldr	s15, [r7, #4]
 800586c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005874:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    if (current < (target - effective_step)) {
 8005878:	ed97 7a02 	vldr	s14, [r7, #8]
 800587c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005880:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005884:	ed97 7a03 	vldr	s14, [r7, #12]
 8005888:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800588c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005890:	d506      	bpl.n	80058a0 <ramp+0x80>
        return current + effective_step;
 8005892:	ed97 7a03 	vldr	s14, [r7, #12]
 8005896:	edd7 7a05 	vldr	s15, [r7, #20]
 800589a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800589e:	e015      	b.n	80058cc <ramp+0xac>
    }

    if (current > (target + effective_step)) {
 80058a0:	ed97 7a02 	vldr	s14, [r7, #8]
 80058a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80058a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80058b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058b8:	dd06      	ble.n	80058c8 <ramp+0xa8>
        return current - effective_step;
 80058ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80058be:	edd7 7a05 	vldr	s15, [r7, #20]
 80058c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058c6:	e001      	b.n	80058cc <ramp+0xac>
    }

    return target;
 80058c8:	edd7 7a02 	vldr	s15, [r7, #8]
}
 80058cc:	eeb0 0a67 	vmov.f32	s0, s15
 80058d0:	371c      	adds	r7, #28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
	...

080058dc <init_encoders_supervision>:
/* USER CODE BEGIN FunctionPrototypes */
void executeSupervision(void);
void safety_stop_and_halt(void);

static Encoder_Status_t init_encoders_supervision(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
    Encoder_Status_t status = ENCODER_ERR;
 80058e2:	23ff      	movs	r3, #255	@ 0xff
 80058e4:	71fb      	strb	r3, [r7, #7]

    if (encoder_init(&encoder_FA, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 80058e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005958 <init_encoders_supervision+0x7c>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 800595c <init_encoders_supervision+0x80>
 80058ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005960 <init_encoders_supervision+0x84>)
 80058f0:	4619      	mov	r1, r3
 80058f2:	481c      	ldr	r0, [pc, #112]	@ (8005964 <init_encoders_supervision+0x88>)
 80058f4:	f001 fca0 	bl	8007238 <encoder_init>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d125      	bne.n	800594a <init_encoders_supervision+0x6e>
    {
        if (encoder_init(&encoder_FB, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 80058fe:	4b16      	ldr	r3, [pc, #88]	@ (8005958 <init_encoders_supervision+0x7c>)
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 800595c <init_encoders_supervision+0x80>
 8005906:	4a18      	ldr	r2, [pc, #96]	@ (8005968 <init_encoders_supervision+0x8c>)
 8005908:	4619      	mov	r1, r3
 800590a:	4818      	ldr	r0, [pc, #96]	@ (800596c <init_encoders_supervision+0x90>)
 800590c:	f001 fc94 	bl	8007238 <encoder_init>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d119      	bne.n	800594a <init_encoders_supervision+0x6e>
        {
            if (encoder_init(&encoder_BA, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 8005916:	4b10      	ldr	r3, [pc, #64]	@ (8005958 <init_encoders_supervision+0x7c>)
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800595c <init_encoders_supervision+0x80>
 800591e:	4a14      	ldr	r2, [pc, #80]	@ (8005970 <init_encoders_supervision+0x94>)
 8005920:	4619      	mov	r1, r3
 8005922:	4814      	ldr	r0, [pc, #80]	@ (8005974 <init_encoders_supervision+0x98>)
 8005924:	f001 fc88 	bl	8007238 <encoder_init>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10d      	bne.n	800594a <init_encoders_supervision+0x6e>
            {
                if (encoder_init(&encoder_BB, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 800592e:	4b0a      	ldr	r3, [pc, #40]	@ (8005958 <init_encoders_supervision+0x7c>)
 8005930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005932:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800595c <init_encoders_supervision+0x80>
 8005936:	4a10      	ldr	r2, [pc, #64]	@ (8005978 <init_encoders_supervision+0x9c>)
 8005938:	4619      	mov	r1, r3
 800593a:	4810      	ldr	r0, [pc, #64]	@ (800597c <init_encoders_supervision+0xa0>)
 800593c:	f001 fc7c 	bl	8007238 <encoder_init>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <init_encoders_supervision+0x6e>
                {
                    status = ENCODER_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	71fb      	strb	r3, [r7, #7]
                }
            }
        }
    }

    return status;
 800594a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	08018224 	.word	0x08018224
 800595c:	42700000 	.word	0x42700000
 8005960:	08018228 	.word	0x08018228
 8005964:	20001064 	.word	0x20001064
 8005968:	08018234 	.word	0x08018234
 800596c:	20001080 	.word	0x20001080
 8005970:	08018240 	.word	0x08018240
 8005974:	2000109c 	.word	0x2000109c
 8005978:	0801824c 	.word	0x0801824c
 800597c:	200010b8 	.word	0x200010b8

08005980 <init_encoders_pid>:

static Encoder_Status_t init_encoders_pid(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
    Encoder_Status_t status = ENCODER_ERR;
 8005986:	23ff      	movs	r3, #255	@ 0xff
 8005988:	71fb      	strb	r3, [r7, #7]

    if (encoder_init(&encoder_FA_pid, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, PID_PERIOD) == ENCODER_OK)
 800598a:	4b1c      	ldr	r3, [pc, #112]	@ (80059fc <init_encoders_pid+0x7c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8005992:	4a1b      	ldr	r2, [pc, #108]	@ (8005a00 <init_encoders_pid+0x80>)
 8005994:	4619      	mov	r1, r3
 8005996:	481b      	ldr	r0, [pc, #108]	@ (8005a04 <init_encoders_pid+0x84>)
 8005998:	f001 fc4e 	bl	8007238 <encoder_init>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d125      	bne.n	80059ee <init_encoders_pid+0x6e>
    {
        if (encoder_init(&encoder_FB_pid, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, PID_PERIOD) == ENCODER_OK)
 80059a2:	4b16      	ldr	r3, [pc, #88]	@ (80059fc <init_encoders_pid+0x7c>)
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80059aa:	4a17      	ldr	r2, [pc, #92]	@ (8005a08 <init_encoders_pid+0x88>)
 80059ac:	4619      	mov	r1, r3
 80059ae:	4817      	ldr	r0, [pc, #92]	@ (8005a0c <init_encoders_pid+0x8c>)
 80059b0:	f001 fc42 	bl	8007238 <encoder_init>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d119      	bne.n	80059ee <init_encoders_pid+0x6e>
        {
            if (encoder_init(&encoder_BA_pid, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, PID_PERIOD) == ENCODER_OK)
 80059ba:	4b10      	ldr	r3, [pc, #64]	@ (80059fc <init_encoders_pid+0x7c>)
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80059c2:	4a13      	ldr	r2, [pc, #76]	@ (8005a10 <init_encoders_pid+0x90>)
 80059c4:	4619      	mov	r1, r3
 80059c6:	4813      	ldr	r0, [pc, #76]	@ (8005a14 <init_encoders_pid+0x94>)
 80059c8:	f001 fc36 	bl	8007238 <encoder_init>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10d      	bne.n	80059ee <init_encoders_pid+0x6e>
            {
                if (encoder_init(&encoder_BB_pid, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, PID_PERIOD) == ENCODER_OK)
 80059d2:	4b0a      	ldr	r3, [pc, #40]	@ (80059fc <init_encoders_pid+0x7c>)
 80059d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d6:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80059da:	4a0f      	ldr	r2, [pc, #60]	@ (8005a18 <init_encoders_pid+0x98>)
 80059dc:	4619      	mov	r1, r3
 80059de:	480f      	ldr	r0, [pc, #60]	@ (8005a1c <init_encoders_pid+0x9c>)
 80059e0:	f001 fc2a 	bl	8007238 <encoder_init>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <init_encoders_pid+0x6e>
                {
                    status = ENCODER_OK;
 80059ea:	2300      	movs	r3, #0
 80059ec:	71fb      	strb	r3, [r7, #7]
                }
            }
        }
    }

    return status;
 80059ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	08018224 	.word	0x08018224
 8005a00:	08018228 	.word	0x08018228
 8005a04:	200010d4 	.word	0x200010d4
 8005a08:	08018234 	.word	0x08018234
 8005a0c:	200010f0 	.word	0x200010f0
 8005a10:	08018240 	.word	0x08018240
 8005a14:	2000110c 	.word	0x2000110c
 8005a18:	0801824c 	.word	0x0801824c
 8005a1c:	20001128 	.word	0x20001128

08005a20 <init_motors>:

static Motor_Status_t init_motors(void)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
    Motor_Status_t status = MOTOR_ERR;
 8005a26:	23ff      	movs	r3, #255	@ 0xff
 8005a28:	71fb      	strb	r3, [r7, #7]

    if (motor_init(&motor_FA, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) == MOTOR_OK)
 8005a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005a94 <init_motors+0x74>)
 8005a2c:	6819      	ldr	r1, [r3, #0]
 8005a2e:	4b19      	ldr	r3, [pc, #100]	@ (8005a94 <init_motors+0x74>)
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	4b19      	ldr	r3, [pc, #100]	@ (8005a98 <init_motors+0x78>)
 8005a34:	4819      	ldr	r0, [pc, #100]	@ (8005a9c <init_motors+0x7c>)
 8005a36:	f003 f870 	bl	8008b1a <motor_init>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d122      	bne.n	8005a86 <init_motors+0x66>
    {
        if (motor_init(&motor_FB, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) == MOTOR_OK)
 8005a40:	4b14      	ldr	r3, [pc, #80]	@ (8005a94 <init_motors+0x74>)
 8005a42:	6919      	ldr	r1, [r3, #16]
 8005a44:	4b13      	ldr	r3, [pc, #76]	@ (8005a94 <init_motors+0x74>)
 8005a46:	695a      	ldr	r2, [r3, #20]
 8005a48:	4b15      	ldr	r3, [pc, #84]	@ (8005aa0 <init_motors+0x80>)
 8005a4a:	4816      	ldr	r0, [pc, #88]	@ (8005aa4 <init_motors+0x84>)
 8005a4c:	f003 f865 	bl	8008b1a <motor_init>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d117      	bne.n	8005a86 <init_motors+0x66>
        {
            if (motor_init(&motor_BA, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) == MOTOR_OK)
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <init_motors+0x74>)
 8005a58:	6a19      	ldr	r1, [r3, #32]
 8005a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a94 <init_motors+0x74>)
 8005a5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a5e:	4b12      	ldr	r3, [pc, #72]	@ (8005aa8 <init_motors+0x88>)
 8005a60:	4812      	ldr	r0, [pc, #72]	@ (8005aac <init_motors+0x8c>)
 8005a62:	f003 f85a 	bl	8008b1a <motor_init>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10c      	bne.n	8005a86 <init_motors+0x66>
            {
                if (motor_init(&motor_BB, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) == MOTOR_OK)
 8005a6c:	4b09      	ldr	r3, [pc, #36]	@ (8005a94 <init_motors+0x74>)
 8005a6e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a70:	4b08      	ldr	r3, [pc, #32]	@ (8005a94 <init_motors+0x74>)
 8005a72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a74:	4b0e      	ldr	r3, [pc, #56]	@ (8005ab0 <init_motors+0x90>)
 8005a76:	480f      	ldr	r0, [pc, #60]	@ (8005ab4 <init_motors+0x94>)
 8005a78:	f003 f84f 	bl	8008b1a <motor_init>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <init_motors+0x66>
                {
                    status = MOTOR_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	71fb      	strb	r3, [r7, #7]
                }
            }
        }
    }

    return status;
 8005a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	080181e4 	.word	0x080181e4
 8005a98:	080181ec 	.word	0x080181ec
 8005a9c:	200011ac 	.word	0x200011ac
 8005aa0:	080181fc 	.word	0x080181fc
 8005aa4:	200011bc 	.word	0x200011bc
 8005aa8:	0801820c 	.word	0x0801820c
 8005aac:	200011cc 	.word	0x200011cc
 8005ab0:	0801821c 	.word	0x0801821c
 8005ab4:	200011dc 	.word	0x200011dc

08005ab8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	uint8_t init_status = 1U;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	73fb      	strb	r3, [r7, #15]

	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, safety_stop_and_halt);
 8005ac2:	4b9c      	ldr	r3, [pc, #624]	@ (8005d34 <MX_FREERTOS_Init+0x27c>)
 8005ac4:	220f      	movs	r2, #15
 8005ac6:	499c      	ldr	r1, [pc, #624]	@ (8005d38 <MX_FREERTOS_Init+0x280>)
 8005ac8:	489c      	ldr	r0, [pc, #624]	@ (8005d3c <MX_FREERTOS_Init+0x284>)
 8005aca:	f001 fb17 	bl	80070fc <DWD_Init>

	if(batt_init(&battery_sensor, ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].hadc, &ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].channel_cfg, BATT_DEFAULT_TIMEOUT_MS) != BATT_OK){
 8005ace:	4b9c      	ldr	r3, [pc, #624]	@ (8005d40 <MX_FREERTOS_Init+0x288>)
 8005ad0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005ad2:	230a      	movs	r3, #10
 8005ad4:	4a9b      	ldr	r2, [pc, #620]	@ (8005d44 <MX_FREERTOS_Init+0x28c>)
 8005ad6:	489c      	ldr	r0, [pc, #624]	@ (8005d48 <MX_FREERTOS_Init+0x290>)
 8005ad8:	f000 ff00 	bl	80068dc <batt_init>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d001      	beq.n	8005ae6 <MX_FREERTOS_Init+0x2e>
		init_status = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	73fb      	strb	r3, [r7, #15]
	}

	if (init_status == 1U) {
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d10b      	bne.n	8005b04 <MX_FREERTOS_Init+0x4c>
		if(temp_init(&temp_sensor,ADC_HW_CONFIG[ADC_TEMP_SENSOR].hadc, &ADC_HW_CONFIG[ADC_TEMP_SENSOR].channel_cfg, TEMP_DEFAULT_TIMEOUT_MS) != TEMP_OK){
 8005aec:	4b94      	ldr	r3, [pc, #592]	@ (8005d40 <MX_FREERTOS_Init+0x288>)
 8005aee:	6819      	ldr	r1, [r3, #0]
 8005af0:	230a      	movs	r3, #10
 8005af2:	4a96      	ldr	r2, [pc, #600]	@ (8005d4c <MX_FREERTOS_Init+0x294>)
 8005af4:	4896      	ldr	r0, [pc, #600]	@ (8005d50 <MX_FREERTOS_Init+0x298>)
 8005af6:	f003 fd4b 	bl	8009590 <temp_init>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <MX_FREERTOS_Init+0x4c>
			init_status = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b04:	7bfb      	ldrb	r3, [r7, #15]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d106      	bne.n	8005b18 <MX_FREERTOS_Init+0x60>
		if (init_encoders_supervision() != ENCODER_OK){
 8005b0a:	f7ff fee7 	bl	80058dc <init_encoders_supervision>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d001      	beq.n	8005b18 <MX_FREERTOS_Init+0x60>
			init_status = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b18:	7bfb      	ldrb	r3, [r7, #15]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d106      	bne.n	8005b2c <MX_FREERTOS_Init+0x74>
		if (init_encoders_pid() != ENCODER_OK){
 8005b1e:	f7ff ff2f 	bl	8005980 <init_encoders_pid>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d001      	beq.n	8005b2c <MX_FREERTOS_Init+0x74>
			init_status = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d106      	bne.n	8005b40 <MX_FREERTOS_Init+0x88>
		if (init_motors() != MOTOR_OK){
 8005b32:	f7ff ff75 	bl	8005a20 <init_motors>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d001      	beq.n	8005b40 <MX_FREERTOS_Init+0x88>
			init_status = 0U;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	73fb      	strb	r3, [r7, #15]
		}
	}

	MotorDiag_Config_t diag_cfg = {
 8005b40:	2300      	movs	r3, #0
 8005b42:	80bb      	strh	r3, [r7, #4]
 8005b44:	4b83      	ldr	r3, [pc, #524]	@ (8005d54 <MX_FREERTOS_Init+0x29c>)
 8005b46:	60bb      	str	r3, [r7, #8]
		.delay_shift = DIAG_DELAY_SHIFT,
		.max_area_limit = DIAG_MAX_AREA_ERR
	};

	if (init_status == 1U) {
 8005b48:	7bfb      	ldrb	r3, [r7, #15]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d109      	bne.n	8005b62 <MX_FREERTOS_Init+0xaa>
		if (motor_diag_init(&h_diag_FA, &diag_cfg) != M_DIAG_OK) {
 8005b4e:	1d3b      	adds	r3, r7, #4
 8005b50:	4619      	mov	r1, r3
 8005b52:	4881      	ldr	r0, [pc, #516]	@ (8005d58 <MX_FREERTOS_Init+0x2a0>)
 8005b54:	f003 f88d 	bl	8008c72 <motor_diag_init>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <MX_FREERTOS_Init+0xaa>
			init_status = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b62:	7bfb      	ldrb	r3, [r7, #15]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d109      	bne.n	8005b7c <MX_FREERTOS_Init+0xc4>
		if (motor_diag_init(&h_diag_FB, &diag_cfg) != M_DIAG_OK) {
 8005b68:	1d3b      	adds	r3, r7, #4
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	487b      	ldr	r0, [pc, #492]	@ (8005d5c <MX_FREERTOS_Init+0x2a4>)
 8005b6e:	f003 f880 	bl	8008c72 <motor_diag_init>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <MX_FREERTOS_Init+0xc4>
			init_status = 0U;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b7c:	7bfb      	ldrb	r3, [r7, #15]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d109      	bne.n	8005b96 <MX_FREERTOS_Init+0xde>
		if (motor_diag_init(&h_diag_BA, &diag_cfg) != M_DIAG_OK) {
 8005b82:	1d3b      	adds	r3, r7, #4
 8005b84:	4619      	mov	r1, r3
 8005b86:	4876      	ldr	r0, [pc, #472]	@ (8005d60 <MX_FREERTOS_Init+0x2a8>)
 8005b88:	f003 f873 	bl	8008c72 <motor_diag_init>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <MX_FREERTOS_Init+0xde>
			init_status = 0U;
 8005b92:	2300      	movs	r3, #0
 8005b94:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d109      	bne.n	8005bb0 <MX_FREERTOS_Init+0xf8>
		if (motor_diag_init(&h_diag_BB, &diag_cfg) != M_DIAG_OK) {
 8005b9c:	1d3b      	adds	r3, r7, #4
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4870      	ldr	r0, [pc, #448]	@ (8005d64 <MX_FREERTOS_Init+0x2ac>)
 8005ba2:	f003 f866 	bl	8008c72 <motor_diag_init>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <MX_FREERTOS_Init+0xf8>
			init_status = 0U;
 8005bac:	2300      	movs	r3, #0
 8005bae:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d116      	bne.n	8005be4 <MX_FREERTOS_Init+0x12c>
		if (PID_Law_init(&pid_FA, a1, b0_FA, b1_FA) != PID_LAW_OK) {
 8005bb6:	4b6c      	ldr	r3, [pc, #432]	@ (8005d68 <MX_FREERTOS_Init+0x2b0>)
 8005bb8:	edd3 7a00 	vldr	s15, [r3]
 8005bbc:	4b6b      	ldr	r3, [pc, #428]	@ (8005d6c <MX_FREERTOS_Init+0x2b4>)
 8005bbe:	ed93 7a00 	vldr	s14, [r3]
 8005bc2:	4b6b      	ldr	r3, [pc, #428]	@ (8005d70 <MX_FREERTOS_Init+0x2b8>)
 8005bc4:	edd3 6a00 	vldr	s13, [r3]
 8005bc8:	eeb0 1a66 	vmov.f32	s2, s13
 8005bcc:	eef0 0a47 	vmov.f32	s1, s14
 8005bd0:	eeb0 0a67 	vmov.f32	s0, s15
 8005bd4:	4867      	ldr	r0, [pc, #412]	@ (8005d74 <MX_FREERTOS_Init+0x2bc>)
 8005bd6:	f003 f94c 	bl	8008e72 <PID_Law_init>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <MX_FREERTOS_Init+0x12c>
			init_status = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d116      	bne.n	8005c18 <MX_FREERTOS_Init+0x160>
		if (PID_Law_init(&pid_FB, a1, b0_FB, b1_FB) != PID_LAW_OK) {
 8005bea:	4b5f      	ldr	r3, [pc, #380]	@ (8005d68 <MX_FREERTOS_Init+0x2b0>)
 8005bec:	edd3 7a00 	vldr	s15, [r3]
 8005bf0:	4b61      	ldr	r3, [pc, #388]	@ (8005d78 <MX_FREERTOS_Init+0x2c0>)
 8005bf2:	ed93 7a00 	vldr	s14, [r3]
 8005bf6:	4b61      	ldr	r3, [pc, #388]	@ (8005d7c <MX_FREERTOS_Init+0x2c4>)
 8005bf8:	edd3 6a00 	vldr	s13, [r3]
 8005bfc:	eeb0 1a66 	vmov.f32	s2, s13
 8005c00:	eef0 0a47 	vmov.f32	s1, s14
 8005c04:	eeb0 0a67 	vmov.f32	s0, s15
 8005c08:	485d      	ldr	r0, [pc, #372]	@ (8005d80 <MX_FREERTOS_Init+0x2c8>)
 8005c0a:	f003 f932 	bl	8008e72 <PID_Law_init>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <MX_FREERTOS_Init+0x160>
			init_status = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d116      	bne.n	8005c4c <MX_FREERTOS_Init+0x194>
		if (PID_Law_init(&pid_BA, a1, b0_BA, b1_BA) != PID_LAW_OK) {
 8005c1e:	4b52      	ldr	r3, [pc, #328]	@ (8005d68 <MX_FREERTOS_Init+0x2b0>)
 8005c20:	edd3 7a00 	vldr	s15, [r3]
 8005c24:	4b57      	ldr	r3, [pc, #348]	@ (8005d84 <MX_FREERTOS_Init+0x2cc>)
 8005c26:	ed93 7a00 	vldr	s14, [r3]
 8005c2a:	4b57      	ldr	r3, [pc, #348]	@ (8005d88 <MX_FREERTOS_Init+0x2d0>)
 8005c2c:	edd3 6a00 	vldr	s13, [r3]
 8005c30:	eeb0 1a66 	vmov.f32	s2, s13
 8005c34:	eef0 0a47 	vmov.f32	s1, s14
 8005c38:	eeb0 0a67 	vmov.f32	s0, s15
 8005c3c:	4853      	ldr	r0, [pc, #332]	@ (8005d8c <MX_FREERTOS_Init+0x2d4>)
 8005c3e:	f003 f918 	bl	8008e72 <PID_Law_init>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d001      	beq.n	8005c4c <MX_FREERTOS_Init+0x194>
			init_status = 0U;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d116      	bne.n	8005c80 <MX_FREERTOS_Init+0x1c8>
		if (PID_Law_init(&pid_BB, a1, b0_BB, b1_BB) != PID_LAW_OK) {
 8005c52:	4b45      	ldr	r3, [pc, #276]	@ (8005d68 <MX_FREERTOS_Init+0x2b0>)
 8005c54:	edd3 7a00 	vldr	s15, [r3]
 8005c58:	4b4d      	ldr	r3, [pc, #308]	@ (8005d90 <MX_FREERTOS_Init+0x2d8>)
 8005c5a:	ed93 7a00 	vldr	s14, [r3]
 8005c5e:	4b4d      	ldr	r3, [pc, #308]	@ (8005d94 <MX_FREERTOS_Init+0x2dc>)
 8005c60:	edd3 6a00 	vldr	s13, [r3]
 8005c64:	eeb0 1a66 	vmov.f32	s2, s13
 8005c68:	eef0 0a47 	vmov.f32	s1, s14
 8005c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8005c70:	4849      	ldr	r0, [pc, #292]	@ (8005d98 <MX_FREERTOS_Init+0x2e0>)
 8005c72:	f003 f8fe 	bl	8008e72 <PID_Law_init>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <MX_FREERTOS_Init+0x1c8>
			init_status = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d107      	bne.n	8005c96 <MX_FREERTOS_Init+0x1de>
		if(led_stripe_init(&led_stripes_cfg[LED_STRIPES_MAIN]) != LED_STRIPE_OK){
 8005c86:	4845      	ldr	r0, [pc, #276]	@ (8005d9c <MX_FREERTOS_Init+0x2e4>)
 8005c88:	f001 ff42 	bl	8007b10 <led_stripe_init>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <MX_FREERTOS_Init+0x1de>
			init_status = 0U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c96:	7bfb      	ldrb	r3, [r7, #15]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d10a      	bne.n	8005cb2 <MX_FREERTOS_Init+0x1fa>
		if(led_init(&ledA, HW_LED_CONFIG[LED_A].port, HW_LED_CONFIG[LED_A].pin, HW_LED_CONFIG[LED_A].init_pin_state) != LED_OK){
 8005c9c:	4b40      	ldr	r3, [pc, #256]	@ (8005da0 <MX_FREERTOS_Init+0x2e8>)
 8005c9e:	4a41      	ldr	r2, [pc, #260]	@ (8005da4 <MX_FREERTOS_Init+0x2ec>)
 8005ca0:	4941      	ldr	r1, [pc, #260]	@ (8005da8 <MX_FREERTOS_Init+0x2f0>)
 8005ca2:	4842      	ldr	r0, [pc, #264]	@ (8005dac <MX_FREERTOS_Init+0x2f4>)
 8005ca4:	f001 fc76 	bl	8007594 <led_init>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <MX_FREERTOS_Init+0x1fa>
			init_status = 0U;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d10a      	bne.n	8005cce <MX_FREERTOS_Init+0x216>
		if(led_init(&ledB, HW_LED_CONFIG[LED_B].port, HW_LED_CONFIG[LED_B].pin, HW_LED_CONFIG[LED_B].init_pin_state) != LED_OK){
 8005cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8005db0 <MX_FREERTOS_Init+0x2f8>)
 8005cba:	4a3e      	ldr	r2, [pc, #248]	@ (8005db4 <MX_FREERTOS_Init+0x2fc>)
 8005cbc:	493e      	ldr	r1, [pc, #248]	@ (8005db8 <MX_FREERTOS_Init+0x300>)
 8005cbe:	483f      	ldr	r0, [pc, #252]	@ (8005dbc <MX_FREERTOS_Init+0x304>)
 8005cc0:	f001 fc68 	bl	8007594 <led_init>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <MX_FREERTOS_Init+0x216>
			init_status = 0U;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 0U) {
 8005cce:	7bfb      	ldrb	r3, [r7, #15]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d102      	bne.n	8005cda <MX_FREERTOS_Init+0x222>
		Error_Handler();
 8005cd4:	f002 fe60 	bl	8008998 <Error_Handler>
 8005cd8:	e001      	b.n	8005cde <MX_FREERTOS_Init+0x226>
	}
	else {
		Board1_initialize();
 8005cda:	f7ff fcc3 	bl	8005664 <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8005cde:	4a38      	ldr	r2, [pc, #224]	@ (8005dc0 <MX_FREERTOS_Init+0x308>)
 8005ce0:	2100      	movs	r1, #0
 8005ce2:	4838      	ldr	r0, [pc, #224]	@ (8005dc4 <MX_FREERTOS_Init+0x30c>)
 8005ce4:	f00c fb22 	bl	801232c <osThreadNew>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	4a37      	ldr	r2, [pc, #220]	@ (8005dc8 <MX_FREERTOS_Init+0x310>)
 8005cec:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 8005cee:	4a37      	ldr	r2, [pc, #220]	@ (8005dcc <MX_FREERTOS_Init+0x314>)
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	4837      	ldr	r0, [pc, #220]	@ (8005dd0 <MX_FREERTOS_Init+0x318>)
 8005cf4:	f00c fb1a 	bl	801232c <osThreadNew>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	4a36      	ldr	r2, [pc, #216]	@ (8005dd4 <MX_FREERTOS_Init+0x31c>)
 8005cfc:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 8005cfe:	4a36      	ldr	r2, [pc, #216]	@ (8005dd8 <MX_FREERTOS_Init+0x320>)
 8005d00:	2100      	movs	r1, #0
 8005d02:	4836      	ldr	r0, [pc, #216]	@ (8005ddc <MX_FREERTOS_Init+0x324>)
 8005d04:	f00c fb12 	bl	801232c <osThreadNew>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	4a35      	ldr	r2, [pc, #212]	@ (8005de0 <MX_FREERTOS_Init+0x328>)
 8005d0c:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 8005d0e:	4a35      	ldr	r2, [pc, #212]	@ (8005de4 <MX_FREERTOS_Init+0x32c>)
 8005d10:	2100      	movs	r1, #0
 8005d12:	4835      	ldr	r0, [pc, #212]	@ (8005de8 <MX_FREERTOS_Init+0x330>)
 8005d14:	f00c fb0a 	bl	801232c <osThreadNew>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	4a34      	ldr	r2, [pc, #208]	@ (8005dec <MX_FREERTOS_Init+0x334>)
 8005d1c:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 8005d1e:	4834      	ldr	r0, [pc, #208]	@ (8005df0 <MX_FREERTOS_Init+0x338>)
 8005d20:	f00c fb96 	bl	8012450 <osEventFlagsNew>
 8005d24:	4603      	mov	r3, r0
 8005d26:	4a33      	ldr	r2, [pc, #204]	@ (8005df4 <MX_FREERTOS_Init+0x33c>)
 8005d28:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8005d2a:	bf00      	nop
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	08006675 	.word	0x08006675
 8005d38:	20002bc4 	.word	0x20002bc4
 8005d3c:	20001054 	.word	0x20001054
 8005d40:	08018254 	.word	0x08018254
 8005d44:	0801827c 	.word	0x0801827c
 8005d48:	20001174 	.word	0x20001174
 8005d4c:	08018258 	.word	0x08018258
 8005d50:	20001144 	.word	0x20001144
 8005d54:	459c4000 	.word	0x459c4000
 8005d58:	200003f4 	.word	0x200003f4
 8005d5c:	2000070c 	.word	0x2000070c
 8005d60:	20000a24 	.word	0x20000a24
 8005d64:	20000d3c 	.word	0x20000d3c
 8005d68:	20000000 	.word	0x20000000
 8005d6c:	20000004 	.word	0x20000004
 8005d70:	20000014 	.word	0x20000014
 8005d74:	20001200 	.word	0x20001200
 8005d78:	20000008 	.word	0x20000008
 8005d7c:	20000018 	.word	0x20000018
 8005d80:	20001214 	.word	0x20001214
 8005d84:	2000000c 	.word	0x2000000c
 8005d88:	2000001c 	.word	0x2000001c
 8005d8c:	20001228 	.word	0x20001228
 8005d90:	20000010 	.word	0x20000010
 8005d94:	20000020 	.word	0x20000020
 8005d98:	2000123c 	.word	0x2000123c
 8005d9c:	080182bc 	.word	0x080182bc
 8005da0:	080182a8 	.word	0x080182a8
 8005da4:	080182a4 	.word	0x080182a4
 8005da8:	0801829c 	.word	0x0801829c
 8005dac:	20001254 	.word	0x20001254
 8005db0:	080182b8 	.word	0x080182b8
 8005db4:	080182b4 	.word	0x080182b4
 8005db8:	080182ac 	.word	0x080182ac
 8005dbc:	20001268 	.word	0x20001268
 8005dc0:	08018144 	.word	0x08018144
 8005dc4:	08005df9 	.word	0x08005df9
 8005dc8:	2000127c 	.word	0x2000127c
 8005dcc:	08018168 	.word	0x08018168
 8005dd0:	08005e29 	.word	0x08005e29
 8005dd4:	20001b28 	.word	0x20001b28
 8005dd8:	0801818c 	.word	0x0801818c
 8005ddc:	08006105 	.word	0x08006105
 8005de0:	20001fd4 	.word	0x20001fd4
 8005de4:	080181b0 	.word	0x080181b0
 8005de8:	080065a1 	.word	0x080065a1
 8005dec:	20002680 	.word	0x20002680
 8005df0:	080181d4 	.word	0x080181d4
 8005df4:	2000292c 	.word	0x2000292c

08005df8 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005e00:	4b07      	ldr	r3, [pc, #28]	@ (8005e20 <supervisionTask+0x28>)
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	233c      	movs	r3, #60	@ 0x3c
 8005e06:	2200      	movs	r2, #0
 8005e08:	2101      	movs	r1, #1
 8005e0a:	f00c fba3 	bl	8012554 <osEventFlagsWait>
		executeSupervision();
 8005e0e:	f000 fc09 	bl	8006624 <executeSupervision>
		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8005e12:	2101      	movs	r1, #1
 8005e14:	4803      	ldr	r0, [pc, #12]	@ (8005e24 <supervisionTask+0x2c>)
 8005e16:	f001 f998 	bl	800714a <DWD_Notify>
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005e1a:	bf00      	nop
 8005e1c:	e7f0      	b.n	8005e00 <supervisionTask+0x8>
 8005e1e:	bf00      	nop
 8005e20:	2000292c 	.word	0x2000292c
 8005e24:	20001054 	.word	0x20001054

08005e28 <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08a      	sub	sp, #40	@ 0x28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	uint8_t temp_comm_fail_count = 0;
 8005e30:	2300      	movs	r3, #0
 8005e32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t batt_comm_fail_count = 0;
 8005e36:	2300      	movs	r3, #0
 8005e38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005e3c:	f00d ff22 	bl	8013c84 <xTaskGetTickCount>
 8005e40:	4603      	mov	r3, r0
 8005e42:	613b      	str	r3, [r7, #16]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8005e44:	233c      	movs	r3, #60	@ 0x3c
 8005e46:	61fb      	str	r3, [r7, #28]

	real32_T battery_voltage_raw = 0.0f;
 8005e48:	f04f 0300 	mov.w	r3, #0
 8005e4c:	60fb      	str	r3, [r7, #12]
	real32_T temperature;

	const real32_T batt_alpha = 0.05f;
 8005e4e:	4b9b      	ldr	r3, [pc, #620]	@ (80060bc <readSensorsTask+0x294>)
 8005e50:	61bb      	str	r3, [r7, #24]

	real32_T battery_voltage_filtered = -1.0f;
 8005e52:	4b9b      	ldr	r3, [pc, #620]	@ (80060c0 <readSensorsTask+0x298>)
 8005e54:	623b      	str	r3, [r7, #32]


	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005e56:	f107 0310 	add.w	r3, r7, #16
 8005e5a:	69f9      	ldr	r1, [r7, #28]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f00d fd75 	bl	801394c <vTaskDelayUntil>


		if (encoder_readRPM(&encoder_FA) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e62:	4898      	ldr	r0, [pc, #608]	@ (80060c4 <readSensorsTask+0x29c>)
 8005e64:	f001 fa2a 	bl	80072bc <encoder_readRPM>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <readSensorsTask+0x4a>
 8005e6e:	f000 fc01 	bl	8006674 <safety_stop_and_halt>
		if (encoder_readRPM(&encoder_FB) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e72:	4895      	ldr	r0, [pc, #596]	@ (80060c8 <readSensorsTask+0x2a0>)
 8005e74:	f001 fa22 	bl	80072bc <encoder_readRPM>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <readSensorsTask+0x5a>
 8005e7e:	f000 fbf9 	bl	8006674 <safety_stop_and_halt>
		if (encoder_readRPM(&encoder_BA) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e82:	4892      	ldr	r0, [pc, #584]	@ (80060cc <readSensorsTask+0x2a4>)
 8005e84:	f001 fa1a 	bl	80072bc <encoder_readRPM>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <readSensorsTask+0x6a>
 8005e8e:	f000 fbf1 	bl	8006674 <safety_stop_and_halt>
		if (encoder_readRPM(&encoder_BB) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e92:	488f      	ldr	r0, [pc, #572]	@ (80060d0 <readSensorsTask+0x2a8>)
 8005e94:	f001 fa12 	bl	80072bc <encoder_readRPM>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <readSensorsTask+0x7a>
 8005e9e:	f000 fbe9 	bl	8006674 <safety_stop_and_halt>


		Temp_Status_t temp_st = temp_get_celsius_once(&temp_sensor, &temperature);
 8005ea2:	f107 0308 	add.w	r3, r7, #8
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	488a      	ldr	r0, [pc, #552]	@ (80060d4 <readSensorsTask+0x2ac>)
 8005eaa:	f003 fbbe 	bl	800962a <temp_get_celsius_once>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	75fb      	strb	r3, [r7, #23]

		if (temp_st == TEMP_ERR) {
 8005eb2:	7dfb      	ldrb	r3, [r7, #23]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d102      	bne.n	8005ebe <readSensorsTask+0x96>
			safety_stop_and_halt();
 8005eb8:	f000 fbdc 	bl	8006674 <safety_stop_and_halt>
 8005ebc:	e011      	b.n	8005ee2 <readSensorsTask+0xba>
		}
		else if (temp_st == TEMP_ERR_COMM) {
 8005ebe:	7dfb      	ldrb	r3, [r7, #23]
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d10b      	bne.n	8005edc <readSensorsTask+0xb4>
			temp_comm_fail_count++;
 8005ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ec8:	3301      	adds	r3, #1
 8005eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (temp_comm_fail_count >= 5U) {
 8005ece:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d905      	bls.n	8005ee2 <readSensorsTask+0xba>
				safety_stop_and_halt();
 8005ed6:	f000 fbcd 	bl	8006674 <safety_stop_and_halt>
 8005eda:	e002      	b.n	8005ee2 <readSensorsTask+0xba>
			}
		}
		else {
			temp_comm_fail_count = 0U;
 8005edc:	2300      	movs	r3, #0
 8005ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}

		Batt_Status_t batt_st = batt_get_voltage_once(&battery_sensor, &battery_voltage_raw);
 8005ee2:	f107 030c 	add.w	r3, r7, #12
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	487b      	ldr	r0, [pc, #492]	@ (80060d8 <readSensorsTask+0x2b0>)
 8005eea:	f000 fd44 	bl	8006976 <batt_get_voltage_once>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	75bb      	strb	r3, [r7, #22]
		if (batt_st == BATT_ERR) {
 8005ef2:	7dbb      	ldrb	r3, [r7, #22]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d102      	bne.n	8005efe <readSensorsTask+0xd6>
			safety_stop_and_halt();
 8005ef8:	f000 fbbc 	bl	8006674 <safety_stop_and_halt>
 8005efc:	e02f      	b.n	8005f5e <readSensorsTask+0x136>
		}
		else if (batt_st == BATT_ERR_COMM) {
 8005efe:	7dbb      	ldrb	r3, [r7, #22]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d10b      	bne.n	8005f1c <readSensorsTask+0xf4>
			batt_comm_fail_count++;
 8005f04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f08:	3301      	adds	r3, #1
 8005f0a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (batt_comm_fail_count >= 5U) {
 8005f0e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	d923      	bls.n	8005f5e <readSensorsTask+0x136>
				safety_stop_and_halt();
 8005f16:	f000 fbad 	bl	8006674 <safety_stop_and_halt>
 8005f1a:	e020      	b.n	8005f5e <readSensorsTask+0x136>
			}
		}
		else {
			batt_comm_fail_count = 0U;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			if (battery_voltage_filtered < 0.0f) {
 8005f22:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f2e:	d502      	bpl.n	8005f36 <readSensorsTask+0x10e>
				battery_voltage_filtered = battery_voltage_raw;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	623b      	str	r3, [r7, #32]
 8005f34:	e013      	b.n	8005f5e <readSensorsTask+0x136>
			} else {
				battery_voltage_filtered = (battery_voltage_raw * batt_alpha) + (battery_voltage_filtered * (1.0f - batt_alpha));
 8005f36:	ed97 7a03 	vldr	s14, [r7, #12]
 8005f3a:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f46:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f4a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005f4e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f5a:	edc7 7a08 	vstr	s15, [r7, #32]
			}
		}


		vel_FA = (int16_T) roundf(encoder_FA.velocity);
 8005f5e:	4b59      	ldr	r3, [pc, #356]	@ (80060c4 <readSensorsTask+0x29c>)
 8005f60:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f64:	eeb0 0a67 	vmov.f32	s0, s15
 8005f68:	f012 f894 	bl	8018094 <roundf>
 8005f6c:	eef0 7a40 	vmov.f32	s15, s0
 8005f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f74:	ee17 3a90 	vmov	r3, s15
 8005f78:	b21a      	sxth	r2, r3
 8005f7a:	4b58      	ldr	r3, [pc, #352]	@ (80060dc <readSensorsTask+0x2b4>)
 8005f7c:	801a      	strh	r2, [r3, #0]
		vel_FB = (int16_T) roundf(encoder_FB.velocity);
 8005f7e:	4b52      	ldr	r3, [pc, #328]	@ (80060c8 <readSensorsTask+0x2a0>)
 8005f80:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f84:	eeb0 0a67 	vmov.f32	s0, s15
 8005f88:	f012 f884 	bl	8018094 <roundf>
 8005f8c:	eef0 7a40 	vmov.f32	s15, s0
 8005f90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f94:	ee17 3a90 	vmov	r3, s15
 8005f98:	b21a      	sxth	r2, r3
 8005f9a:	4b51      	ldr	r3, [pc, #324]	@ (80060e0 <readSensorsTask+0x2b8>)
 8005f9c:	801a      	strh	r2, [r3, #0]
		vel_BA = (int16_T) roundf(encoder_BA.velocity);
 8005f9e:	4b4b      	ldr	r3, [pc, #300]	@ (80060cc <readSensorsTask+0x2a4>)
 8005fa0:	edd3 7a06 	vldr	s15, [r3, #24]
 8005fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8005fa8:	f012 f874 	bl	8018094 <roundf>
 8005fac:	eef0 7a40 	vmov.f32	s15, s0
 8005fb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fb4:	ee17 3a90 	vmov	r3, s15
 8005fb8:	b21a      	sxth	r2, r3
 8005fba:	4b4a      	ldr	r3, [pc, #296]	@ (80060e4 <readSensorsTask+0x2bc>)
 8005fbc:	801a      	strh	r2, [r3, #0]
		vel_BB = (int16_T) roundf(encoder_BB.velocity);
 8005fbe:	4b44      	ldr	r3, [pc, #272]	@ (80060d0 <readSensorsTask+0x2a8>)
 8005fc0:	edd3 7a06 	vldr	s15, [r3, #24]
 8005fc4:	eeb0 0a67 	vmov.f32	s0, s15
 8005fc8:	f012 f864 	bl	8018094 <roundf>
 8005fcc:	eef0 7a40 	vmov.f32	s15, s0
 8005fd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fd4:	ee17 3a90 	vmov	r3, s15
 8005fd8:	b21a      	sxth	r2, r3
 8005fda:	4b43      	ldr	r3, [pc, #268]	@ (80060e8 <readSensorsTask+0x2c0>)
 8005fdc:	801a      	strh	r2, [r3, #0]

		if (motor_diag_process(&h_diag_FA) != M_DIAG_OK) {
 8005fde:	4843      	ldr	r0, [pc, #268]	@ (80060ec <readSensorsTask+0x2c4>)
 8005fe0:	f002 fef2 	bl	8008dc8 <motor_diag_process>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d001      	beq.n	8005fee <readSensorsTask+0x1c6>
			safety_stop_and_halt();
 8005fea:	f000 fb43 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_diag_process(&h_diag_FB) != M_DIAG_OK) {
 8005fee:	4840      	ldr	r0, [pc, #256]	@ (80060f0 <readSensorsTask+0x2c8>)
 8005ff0:	f002 feea 	bl	8008dc8 <motor_diag_process>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <readSensorsTask+0x1d6>
			safety_stop_and_halt();
 8005ffa:	f000 fb3b 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_diag_process(&h_diag_BA) != M_DIAG_OK) {
 8005ffe:	483d      	ldr	r0, [pc, #244]	@ (80060f4 <readSensorsTask+0x2cc>)
 8006000:	f002 fee2 	bl	8008dc8 <motor_diag_process>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <readSensorsTask+0x1e6>
			safety_stop_and_halt();
 800600a:	f000 fb33 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_diag_process(&h_diag_BB) != M_DIAG_OK) {
 800600e:	483a      	ldr	r0, [pc, #232]	@ (80060f8 <readSensorsTask+0x2d0>)
 8006010:	f002 feda 	bl	8008dc8 <motor_diag_process>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <readSensorsTask+0x1f6>
			safety_stop_and_halt();
 800601a:	f000 fb2b 	bl	8006674 <safety_stop_and_halt>
		}

		taskENTER_CRITICAL();
 800601e:	f00e ffcb 	bl	8014fb8 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	4a35      	ldr	r2, [pc, #212]	@ (80060fc <readSensorsTask+0x2d4>)
 8006026:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage_filtered;
 8006028:	4a34      	ldr	r2, [pc, #208]	@ (80060fc <readSensorsTask+0x2d4>)
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = vel_FA;
 800602e:	4b2b      	ldr	r3, [pc, #172]	@ (80060dc <readSensorsTask+0x2b4>)
 8006030:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006034:	4b31      	ldr	r3, [pc, #196]	@ (80060fc <readSensorsTask+0x2d4>)
 8006036:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = vel_FB;
 8006038:	4b29      	ldr	r3, [pc, #164]	@ (80060e0 <readSensorsTask+0x2b8>)
 800603a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800603e:	4b2f      	ldr	r3, [pc, #188]	@ (80060fc <readSensorsTask+0x2d4>)
 8006040:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = vel_BA;
 8006042:	4b28      	ldr	r3, [pc, #160]	@ (80060e4 <readSensorsTask+0x2bc>)
 8006044:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006048:	4b2c      	ldr	r3, [pc, #176]	@ (80060fc <readSensorsTask+0x2d4>)
 800604a:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = vel_BB;
 800604c:	4b26      	ldr	r3, [pc, #152]	@ (80060e8 <readSensorsTask+0x2c0>)
 800604e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006052:	4b2a      	ldr	r3, [pc, #168]	@ (80060fc <readSensorsTask+0x2d4>)
 8006054:	815a      	strh	r2, [r3, #10]

		Board1_U.motorError_FA = (h_diag_FA.health_status == MOTOR_FAILURE);
 8006056:	4b25      	ldr	r3, [pc, #148]	@ (80060ec <readSensorsTask+0x2c4>)
 8006058:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 800605c:	2b00      	cmp	r3, #0
 800605e:	bf0c      	ite	eq
 8006060:	2301      	moveq	r3, #1
 8006062:	2300      	movne	r3, #0
 8006064:	b2db      	uxtb	r3, r3
 8006066:	461a      	mov	r2, r3
 8006068:	4b24      	ldr	r3, [pc, #144]	@ (80060fc <readSensorsTask+0x2d4>)
 800606a:	741a      	strb	r2, [r3, #16]
		Board1_U.motorError_FB = (h_diag_FB.health_status == MOTOR_FAILURE);
 800606c:	4b20      	ldr	r3, [pc, #128]	@ (80060f0 <readSensorsTask+0x2c8>)
 800606e:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8006072:	2b00      	cmp	r3, #0
 8006074:	bf0c      	ite	eq
 8006076:	2301      	moveq	r3, #1
 8006078:	2300      	movne	r3, #0
 800607a:	b2db      	uxtb	r3, r3
 800607c:	461a      	mov	r2, r3
 800607e:	4b1f      	ldr	r3, [pc, #124]	@ (80060fc <readSensorsTask+0x2d4>)
 8006080:	745a      	strb	r2, [r3, #17]
		Board1_U.motorError_BA = (h_diag_BA.health_status == MOTOR_FAILURE);
 8006082:	4b1c      	ldr	r3, [pc, #112]	@ (80060f4 <readSensorsTask+0x2cc>)
 8006084:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8006088:	2b00      	cmp	r3, #0
 800608a:	bf0c      	ite	eq
 800608c:	2301      	moveq	r3, #1
 800608e:	2300      	movne	r3, #0
 8006090:	b2db      	uxtb	r3, r3
 8006092:	461a      	mov	r2, r3
 8006094:	4b19      	ldr	r3, [pc, #100]	@ (80060fc <readSensorsTask+0x2d4>)
 8006096:	749a      	strb	r2, [r3, #18]
		Board1_U.motorError_BB = (h_diag_BB.health_status == MOTOR_FAILURE);
 8006098:	4b17      	ldr	r3, [pc, #92]	@ (80060f8 <readSensorsTask+0x2d0>)
 800609a:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 800609e:	2b00      	cmp	r3, #0
 80060a0:	bf0c      	ite	eq
 80060a2:	2301      	moveq	r3, #1
 80060a4:	2300      	movne	r3, #0
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	461a      	mov	r2, r3
 80060aa:	4b14      	ldr	r3, [pc, #80]	@ (80060fc <readSensorsTask+0x2d4>)
 80060ac:	74da      	strb	r2, [r3, #19]

		taskEXIT_CRITICAL();
 80060ae:	f00e ffb5 	bl	801501c <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 80060b2:	2102      	movs	r1, #2
 80060b4:	4812      	ldr	r0, [pc, #72]	@ (8006100 <readSensorsTask+0x2d8>)
 80060b6:	f001 f848 	bl	800714a <DWD_Notify>
	for(;;){
 80060ba:	e6cc      	b.n	8005e56 <readSensorsTask+0x2e>
 80060bc:	3d4ccccd 	.word	0x3d4ccccd
 80060c0:	bf800000 	.word	0xbf800000
 80060c4:	20001064 	.word	0x20001064
 80060c8:	20001080 	.word	0x20001080
 80060cc:	2000109c 	.word	0x2000109c
 80060d0:	200010b8 	.word	0x200010b8
 80060d4:	20001144 	.word	0x20001144
 80060d8:	20001174 	.word	0x20001174
 80060dc:	200011a4 	.word	0x200011a4
 80060e0:	200011a6 	.word	0x200011a6
 80060e4:	200011a8 	.word	0x200011a8
 80060e8:	200011aa 	.word	0x200011aa
 80060ec:	200003f4 	.word	0x200003f4
 80060f0:	2000070c 	.word	0x2000070c
 80060f4:	20000a24 	.word	0x20000a24
 80060f8:	20000d3c 	.word	0x20000d3c
 80060fc:	2000035c 	.word	0x2000035c
 8006100:	20001054 	.word	0x20001054

08006104 <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08e      	sub	sp, #56	@ 0x38
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800610c:	f00d fdba 	bl	8013c84 <xTaskGetTickCount>
 8006110:	4603      	mov	r3, r0
 8006112:	60fb      	str	r3, [r7, #12]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 8006114:	2305      	movs	r3, #5
 8006116:	627b      	str	r3, [r7, #36]	@ 0x24
	real32_T rif_FB;
	real32_T rif_BA;
	real32_T rif_BB;
	BRAKING_TYPE braking_mode;
	ROVER_MODE rover_mode;
	real32_T rif_FA_r = 0.0f;
 8006118:	f04f 0300 	mov.w	r3, #0
 800611c:	637b      	str	r3, [r7, #52]	@ 0x34
	real32_T rif_FB_r = 0.0f;
 800611e:	f04f 0300 	mov.w	r3, #0
 8006122:	633b      	str	r3, [r7, #48]	@ 0x30
	real32_T rif_BA_r = 0.0f;
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	62fb      	str	r3, [r7, #44]	@ 0x2c
	real32_T rif_BB_r = 0.0f;
 800612a:	f04f 0300 	mov.w	r3, #0
 800612e:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006130:	f107 030c 	add.w	r3, r7, #12
 8006134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006136:	4618      	mov	r0, r3
 8006138:	f00d fc08 	bl	801394c <vTaskDelayUntil>
		taskENTER_CRITICAL();
 800613c:	f00e ff3c 	bl	8014fb8 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 8006140:	4b21      	ldr	r3, [pc, #132]	@ (80061c8 <pidTask+0xc4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	623b      	str	r3, [r7, #32]
		rif_FB = Board1_Y.output.rif_FB;
 8006146:	4b20      	ldr	r3, [pc, #128]	@ (80061c8 <pidTask+0xc4>)
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	61fb      	str	r3, [r7, #28]
		rif_BA = Board1_Y.output.rif_BA;
 800614c:	4b1e      	ldr	r3, [pc, #120]	@ (80061c8 <pidTask+0xc4>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	61bb      	str	r3, [r7, #24]
		rif_BB = Board1_Y.output.rif_BB;
 8006152:	4b1d      	ldr	r3, [pc, #116]	@ (80061c8 <pidTask+0xc4>)
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	617b      	str	r3, [r7, #20]
		braking_mode = Board1_Y.output.brk_mode;
 8006158:	4b1b      	ldr	r3, [pc, #108]	@ (80061c8 <pidTask+0xc4>)
 800615a:	7c1b      	ldrb	r3, [r3, #16]
 800615c:	74fb      	strb	r3, [r7, #19]
		rover_mode = Board1_Y.output.mode;
 800615e:	4b1a      	ldr	r3, [pc, #104]	@ (80061c8 <pidTask+0xc4>)
 8006160:	7d5b      	ldrb	r3, [r3, #21]
 8006162:	74bb      	strb	r3, [r7, #18]

		taskEXIT_CRITICAL();
 8006164:	f00e ff5a 	bl	801501c <vPortExitCritical>

		if (encoder_readRPM(&encoder_FA_pid) != ENCODER_OK) {
 8006168:	4818      	ldr	r0, [pc, #96]	@ (80061cc <pidTask+0xc8>)
 800616a:	f001 f8a7 	bl	80072bc <encoder_readRPM>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d001      	beq.n	8006178 <pidTask+0x74>
			safety_stop_and_halt();
 8006174:	f000 fa7e 	bl	8006674 <safety_stop_and_halt>
		}

		if (encoder_readRPM(&encoder_FB_pid) != ENCODER_OK) {
 8006178:	4815      	ldr	r0, [pc, #84]	@ (80061d0 <pidTask+0xcc>)
 800617a:	f001 f89f 	bl	80072bc <encoder_readRPM>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d001      	beq.n	8006188 <pidTask+0x84>
			safety_stop_and_halt();
 8006184:	f000 fa76 	bl	8006674 <safety_stop_and_halt>
		}

		if (encoder_readRPM(&encoder_BA_pid) != ENCODER_OK) {
 8006188:	4812      	ldr	r0, [pc, #72]	@ (80061d4 <pidTask+0xd0>)
 800618a:	f001 f897 	bl	80072bc <encoder_readRPM>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d001      	beq.n	8006198 <pidTask+0x94>
			safety_stop_and_halt();
 8006194:	f000 fa6e 	bl	8006674 <safety_stop_and_halt>
		}

		if (encoder_readRPM(&encoder_BB_pid) != ENCODER_OK) {
 8006198:	480f      	ldr	r0, [pc, #60]	@ (80061d8 <pidTask+0xd4>)
 800619a:	f001 f88f 	bl	80072bc <encoder_readRPM>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <pidTask+0xa4>
			safety_stop_and_halt();
 80061a4:	f000 fa66 	bl	8006674 <safety_stop_and_halt>
		}

		switch (rover_mode)
 80061a8:	7cbb      	ldrb	r3, [r7, #18]
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d002      	beq.n	80061b4 <pidTask+0xb0>
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d004      	beq.n	80061bc <pidTask+0xb8>
 80061b2:	e017      	b.n	80061e4 <pidTask+0xe0>
		{
			case SPORT:
				ramp_step = RAMP_STEP_SPORT;
 80061b4:	4b09      	ldr	r3, [pc, #36]	@ (80061dc <pidTask+0xd8>)
 80061b6:	4a0a      	ldr	r2, [pc, #40]	@ (80061e0 <pidTask+0xdc>)
 80061b8:	601a      	str	r2, [r3, #0]
				break;
 80061ba:	e017      	b.n	80061ec <pidTask+0xe8>

			case ECO:
				ramp_step = RAMP_STEP_ECO;
 80061bc:	4b07      	ldr	r3, [pc, #28]	@ (80061dc <pidTask+0xd8>)
 80061be:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 80061c2:	601a      	str	r2, [r3, #0]
				break;
 80061c4:	e012      	b.n	80061ec <pidTask+0xe8>
 80061c6:	bf00      	nop
 80061c8:	20000370 	.word	0x20000370
 80061cc:	200010d4 	.word	0x200010d4
 80061d0:	200010f0 	.word	0x200010f0
 80061d4:	2000110c 	.word	0x2000110c
 80061d8:	20001128 	.word	0x20001128
 80061dc:	20001250 	.word	0x20001250
 80061e0:	40a00000 	.word	0x40a00000

			default:
				ramp_step = RAMP_STEP_DEFAULT;
 80061e4:	4bca      	ldr	r3, [pc, #808]	@ (8006510 <pidTask+0x40c>)
 80061e6:	4acb      	ldr	r2, [pc, #812]	@ (8006514 <pidTask+0x410>)
 80061e8:	601a      	str	r2, [r3, #0]
				break;
 80061ea:	bf00      	nop
		}

		rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step, braking_mode);
 80061ec:	4bc8      	ldr	r3, [pc, #800]	@ (8006510 <pidTask+0x40c>)
 80061ee:	edd3 7a00 	vldr	s15, [r3]
 80061f2:	7cfb      	ldrb	r3, [r7, #19]
 80061f4:	4618      	mov	r0, r3
 80061f6:	eeb0 1a67 	vmov.f32	s2, s15
 80061fa:	edd7 0a08 	vldr	s1, [r7, #32]
 80061fe:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8006202:	f7ff fb0d 	bl	8005820 <ramp>
 8006206:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
		rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step, braking_mode);
 800620a:	4bc1      	ldr	r3, [pc, #772]	@ (8006510 <pidTask+0x40c>)
 800620c:	edd3 7a00 	vldr	s15, [r3]
 8006210:	7cfb      	ldrb	r3, [r7, #19]
 8006212:	4618      	mov	r0, r3
 8006214:	eeb0 1a67 	vmov.f32	s2, s15
 8006218:	edd7 0a07 	vldr	s1, [r7, #28]
 800621c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006220:	f7ff fafe 	bl	8005820 <ramp>
 8006224:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
		rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step, braking_mode);
 8006228:	4bb9      	ldr	r3, [pc, #740]	@ (8006510 <pidTask+0x40c>)
 800622a:	edd3 7a00 	vldr	s15, [r3]
 800622e:	7cfb      	ldrb	r3, [r7, #19]
 8006230:	4618      	mov	r0, r3
 8006232:	eeb0 1a67 	vmov.f32	s2, s15
 8006236:	edd7 0a06 	vldr	s1, [r7, #24]
 800623a:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800623e:	f7ff faef 	bl	8005820 <ramp>
 8006242:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
		rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step, braking_mode);
 8006246:	4bb2      	ldr	r3, [pc, #712]	@ (8006510 <pidTask+0x40c>)
 8006248:	edd3 7a00 	vldr	s15, [r3]
 800624c:	7cfb      	ldrb	r3, [r7, #19]
 800624e:	4618      	mov	r0, r3
 8006250:	eeb0 1a67 	vmov.f32	s2, s15
 8006254:	edd7 0a05 	vldr	s1, [r7, #20]
 8006258:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800625c:	f7ff fae0 	bl	8005820 <ramp>
 8006260:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

		if (motor_diag_record(&h_diag_FA, rif_FA_r, encoder_FA_pid.velocity) != M_DIAG_OK) {
 8006264:	4bac      	ldr	r3, [pc, #688]	@ (8006518 <pidTask+0x414>)
 8006266:	edd3 7a06 	vldr	s15, [r3, #24]
 800626a:	eef0 0a67 	vmov.f32	s1, s15
 800626e:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8006272:	48aa      	ldr	r0, [pc, #680]	@ (800651c <pidTask+0x418>)
 8006274:	f002 fd4c 	bl	8008d10 <motor_diag_record>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <pidTask+0x17e>
			safety_stop_and_halt();
 800627e:	f000 f9f9 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_diag_record(&h_diag_FB, rif_FB_r, encoder_FB_pid.velocity) != M_DIAG_OK) {
 8006282:	4ba7      	ldr	r3, [pc, #668]	@ (8006520 <pidTask+0x41c>)
 8006284:	edd3 7a06 	vldr	s15, [r3, #24]
 8006288:	eef0 0a67 	vmov.f32	s1, s15
 800628c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006290:	48a4      	ldr	r0, [pc, #656]	@ (8006524 <pidTask+0x420>)
 8006292:	f002 fd3d 	bl	8008d10 <motor_diag_record>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <pidTask+0x19c>
			safety_stop_and_halt();
 800629c:	f000 f9ea 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_diag_record(&h_diag_BA, rif_BA_r, encoder_BA_pid.velocity) != M_DIAG_OK) {
 80062a0:	4ba1      	ldr	r3, [pc, #644]	@ (8006528 <pidTask+0x424>)
 80062a2:	edd3 7a06 	vldr	s15, [r3, #24]
 80062a6:	eef0 0a67 	vmov.f32	s1, s15
 80062aa:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80062ae:	489f      	ldr	r0, [pc, #636]	@ (800652c <pidTask+0x428>)
 80062b0:	f002 fd2e 	bl	8008d10 <motor_diag_record>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <pidTask+0x1ba>
			safety_stop_and_halt();
 80062ba:	f000 f9db 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_diag_record(&h_diag_BB, rif_BB_r, encoder_BB_pid.velocity) != M_DIAG_OK) {
 80062be:	4b9c      	ldr	r3, [pc, #624]	@ (8006530 <pidTask+0x42c>)
 80062c0:	edd3 7a06 	vldr	s15, [r3, #24]
 80062c4:	eef0 0a67 	vmov.f32	s1, s15
 80062c8:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80062cc:	4899      	ldr	r0, [pc, #612]	@ (8006534 <pidTask+0x430>)
 80062ce:	f002 fd1f 	bl	8008d10 <motor_diag_record>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <pidTask+0x1d8>
			safety_stop_and_halt();
 80062d8:	f000 f9cc 	bl	8006674 <safety_stop_and_halt>
		}

		if (PID_Law_compute(&pid_FA, rif_FA_r, encoder_FA_pid.velocity, &control_FA) != PID_LAW_OK) {
 80062dc:	4b8e      	ldr	r3, [pc, #568]	@ (8006518 <pidTask+0x414>)
 80062de:	edd3 7a06 	vldr	s15, [r3, #24]
 80062e2:	4995      	ldr	r1, [pc, #596]	@ (8006538 <pidTask+0x434>)
 80062e4:	eef0 0a67 	vmov.f32	s1, s15
 80062e8:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80062ec:	4893      	ldr	r0, [pc, #588]	@ (800653c <pidTask+0x438>)
 80062ee:	f002 fde1 	bl	8008eb4 <PID_Law_compute>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <pidTask+0x1f8>
			safety_stop_and_halt();
 80062f8:	f000 f9bc 	bl	8006674 <safety_stop_and_halt>
		}
		out_FA = abs(round(control_FA * (float)MOTOR_MAX_DUTY / U_MAX));
 80062fc:	4b8e      	ldr	r3, [pc, #568]	@ (8006538 <pidTask+0x434>)
 80062fe:	edd3 7a00 	vldr	s15, [r3]
 8006302:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8006540 <pidTask+0x43c>
 8006306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800630a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800630e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006312:	ee16 0a90 	vmov	r0, s13
 8006316:	f7fa f93f 	bl	8000598 <__aeabi_f2d>
 800631a:	4602      	mov	r2, r0
 800631c:	460b      	mov	r3, r1
 800631e:	ec43 2b10 	vmov	d0, r2, r3
 8006322:	f011 fe71 	bl	8018008 <round>
 8006326:	ec53 2b10 	vmov	r2, r3, d0
 800632a:	4610      	mov	r0, r2
 800632c:	4619      	mov	r1, r3
 800632e:	f7fa fc3b 	bl	8000ba8 <__aeabi_d2iz>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	bfb8      	it	lt
 8006338:	425b      	neglt	r3, r3
 800633a:	b2da      	uxtb	r2, r3
 800633c:	4b81      	ldr	r3, [pc, #516]	@ (8006544 <pidTask+0x440>)
 800633e:	701a      	strb	r2, [r3, #0]

		if (PID_Law_compute(&pid_FB, rif_FB_r, encoder_FB_pid.velocity, &control_FB) != PID_LAW_OK) {
 8006340:	4b77      	ldr	r3, [pc, #476]	@ (8006520 <pidTask+0x41c>)
 8006342:	edd3 7a06 	vldr	s15, [r3, #24]
 8006346:	4980      	ldr	r1, [pc, #512]	@ (8006548 <pidTask+0x444>)
 8006348:	eef0 0a67 	vmov.f32	s1, s15
 800634c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006350:	487e      	ldr	r0, [pc, #504]	@ (800654c <pidTask+0x448>)
 8006352:	f002 fdaf 	bl	8008eb4 <PID_Law_compute>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d001      	beq.n	8006360 <pidTask+0x25c>
			safety_stop_and_halt();
 800635c:	f000 f98a 	bl	8006674 <safety_stop_and_halt>
		}
		out_FB = abs(round(control_FB * (float)MOTOR_MAX_DUTY / U_MAX));
 8006360:	4b79      	ldr	r3, [pc, #484]	@ (8006548 <pidTask+0x444>)
 8006362:	edd3 7a00 	vldr	s15, [r3]
 8006366:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8006540 <pidTask+0x43c>
 800636a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800636e:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8006372:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006376:	ee16 0a90 	vmov	r0, s13
 800637a:	f7fa f90d 	bl	8000598 <__aeabi_f2d>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	ec43 2b10 	vmov	d0, r2, r3
 8006386:	f011 fe3f 	bl	8018008 <round>
 800638a:	ec53 2b10 	vmov	r2, r3, d0
 800638e:	4610      	mov	r0, r2
 8006390:	4619      	mov	r1, r3
 8006392:	f7fa fc09 	bl	8000ba8 <__aeabi_d2iz>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	bfb8      	it	lt
 800639c:	425b      	neglt	r3, r3
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	4b6b      	ldr	r3, [pc, #428]	@ (8006550 <pidTask+0x44c>)
 80063a2:	701a      	strb	r2, [r3, #0]

		if (PID_Law_compute(&pid_BA, rif_BA_r, encoder_BA_pid.velocity, &control_BA) != PID_LAW_OK) {
 80063a4:	4b60      	ldr	r3, [pc, #384]	@ (8006528 <pidTask+0x424>)
 80063a6:	edd3 7a06 	vldr	s15, [r3, #24]
 80063aa:	496a      	ldr	r1, [pc, #424]	@ (8006554 <pidTask+0x450>)
 80063ac:	eef0 0a67 	vmov.f32	s1, s15
 80063b0:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80063b4:	4868      	ldr	r0, [pc, #416]	@ (8006558 <pidTask+0x454>)
 80063b6:	f002 fd7d 	bl	8008eb4 <PID_Law_compute>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <pidTask+0x2c0>
			safety_stop_and_halt();
 80063c0:	f000 f958 	bl	8006674 <safety_stop_and_halt>
		}
		out_BA = abs(round(control_BA * (float)MOTOR_MAX_DUTY / U_MAX));
 80063c4:	4b63      	ldr	r3, [pc, #396]	@ (8006554 <pidTask+0x450>)
 80063c6:	edd3 7a00 	vldr	s15, [r3]
 80063ca:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8006540 <pidTask+0x43c>
 80063ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063d2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80063d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80063da:	ee16 0a90 	vmov	r0, s13
 80063de:	f7fa f8db 	bl	8000598 <__aeabi_f2d>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	ec43 2b10 	vmov	d0, r2, r3
 80063ea:	f011 fe0d 	bl	8018008 <round>
 80063ee:	ec53 2b10 	vmov	r2, r3, d0
 80063f2:	4610      	mov	r0, r2
 80063f4:	4619      	mov	r1, r3
 80063f6:	f7fa fbd7 	bl	8000ba8 <__aeabi_d2iz>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	bfb8      	it	lt
 8006400:	425b      	neglt	r3, r3
 8006402:	b2da      	uxtb	r2, r3
 8006404:	4b55      	ldr	r3, [pc, #340]	@ (800655c <pidTask+0x458>)
 8006406:	701a      	strb	r2, [r3, #0]

		if (PID_Law_compute(&pid_BB, rif_BB_r, encoder_BB_pid.velocity, &control_BB) != PID_LAW_OK) {
 8006408:	4b49      	ldr	r3, [pc, #292]	@ (8006530 <pidTask+0x42c>)
 800640a:	edd3 7a06 	vldr	s15, [r3, #24]
 800640e:	4954      	ldr	r1, [pc, #336]	@ (8006560 <pidTask+0x45c>)
 8006410:	eef0 0a67 	vmov.f32	s1, s15
 8006414:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8006418:	4852      	ldr	r0, [pc, #328]	@ (8006564 <pidTask+0x460>)
 800641a:	f002 fd4b 	bl	8008eb4 <PID_Law_compute>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <pidTask+0x324>
			safety_stop_and_halt();
 8006424:	f000 f926 	bl	8006674 <safety_stop_and_halt>
		}
		out_BB = abs(round(control_BB * (float)MOTOR_MAX_DUTY / U_MAX));
 8006428:	4b4d      	ldr	r3, [pc, #308]	@ (8006560 <pidTask+0x45c>)
 800642a:	edd3 7a00 	vldr	s15, [r3]
 800642e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8006540 <pidTask+0x43c>
 8006432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006436:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800643a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800643e:	ee16 0a90 	vmov	r0, s13
 8006442:	f7fa f8a9 	bl	8000598 <__aeabi_f2d>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	ec43 2b10 	vmov	d0, r2, r3
 800644e:	f011 fddb 	bl	8018008 <round>
 8006452:	ec53 2b10 	vmov	r2, r3, d0
 8006456:	4610      	mov	r0, r2
 8006458:	4619      	mov	r1, r3
 800645a:	f7fa fba5 	bl	8000ba8 <__aeabi_d2iz>
 800645e:	4603      	mov	r3, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	bfb8      	it	lt
 8006464:	425b      	neglt	r3, r3
 8006466:	b2da      	uxtb	r2, r3
 8006468:	4b3f      	ldr	r3, [pc, #252]	@ (8006568 <pidTask+0x464>)
 800646a:	701a      	strb	r2, [r3, #0]

		if (motor_set(&motor_FA, out_FA, (control_FA > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 800646c:	4b35      	ldr	r3, [pc, #212]	@ (8006544 <pidTask+0x440>)
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	4a31      	ldr	r2, [pc, #196]	@ (8006538 <pidTask+0x434>)
 8006472:	edd2 7a00 	vldr	s15, [r2]
 8006476:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800647a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800647e:	dd01      	ble.n	8006484 <pidTask+0x380>
 8006480:	2201      	movs	r2, #1
 8006482:	e001      	b.n	8006488 <pidTask+0x384>
 8006484:	f04f 32ff 	mov.w	r2, #4294967295
 8006488:	4619      	mov	r1, r3
 800648a:	4838      	ldr	r0, [pc, #224]	@ (800656c <pidTask+0x468>)
 800648c:	f002 fb76 	bl	8008b7c <motor_set>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <pidTask+0x396>
			safety_stop_and_halt();
 8006496:	f000 f8ed 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_set(&motor_FB, out_FB, (control_FB > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 800649a:	4b2d      	ldr	r3, [pc, #180]	@ (8006550 <pidTask+0x44c>)
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	4a2a      	ldr	r2, [pc, #168]	@ (8006548 <pidTask+0x444>)
 80064a0:	edd2 7a00 	vldr	s15, [r2]
 80064a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064ac:	dd01      	ble.n	80064b2 <pidTask+0x3ae>
 80064ae:	2201      	movs	r2, #1
 80064b0:	e001      	b.n	80064b6 <pidTask+0x3b2>
 80064b2:	f04f 32ff 	mov.w	r2, #4294967295
 80064b6:	4619      	mov	r1, r3
 80064b8:	482d      	ldr	r0, [pc, #180]	@ (8006570 <pidTask+0x46c>)
 80064ba:	f002 fb5f 	bl	8008b7c <motor_set>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <pidTask+0x3c4>
			safety_stop_and_halt();
 80064c4:	f000 f8d6 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_set(&motor_BA, out_BA, (control_BA > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80064c8:	4b24      	ldr	r3, [pc, #144]	@ (800655c <pidTask+0x458>)
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	4a21      	ldr	r2, [pc, #132]	@ (8006554 <pidTask+0x450>)
 80064ce:	edd2 7a00 	vldr	s15, [r2]
 80064d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064da:	dd01      	ble.n	80064e0 <pidTask+0x3dc>
 80064dc:	2201      	movs	r2, #1
 80064de:	e001      	b.n	80064e4 <pidTask+0x3e0>
 80064e0:	f04f 32ff 	mov.w	r2, #4294967295
 80064e4:	4619      	mov	r1, r3
 80064e6:	4823      	ldr	r0, [pc, #140]	@ (8006574 <pidTask+0x470>)
 80064e8:	f002 fb48 	bl	8008b7c <motor_set>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <pidTask+0x3f2>
			safety_stop_and_halt();
 80064f2:	f000 f8bf 	bl	8006674 <safety_stop_and_halt>
		}

		if (motor_set(&motor_BB, out_BB, (control_BB > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80064f6:	4b1c      	ldr	r3, [pc, #112]	@ (8006568 <pidTask+0x464>)
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	4a19      	ldr	r2, [pc, #100]	@ (8006560 <pidTask+0x45c>)
 80064fc:	edd2 7a00 	vldr	s15, [r2]
 8006500:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006508:	dd36      	ble.n	8006578 <pidTask+0x474>
 800650a:	2201      	movs	r2, #1
 800650c:	e036      	b.n	800657c <pidTask+0x478>
 800650e:	bf00      	nop
 8006510:	20001250 	.word	0x20001250
 8006514:	40400000 	.word	0x40400000
 8006518:	200010d4 	.word	0x200010d4
 800651c:	200003f4 	.word	0x200003f4
 8006520:	200010f0 	.word	0x200010f0
 8006524:	2000070c 	.word	0x2000070c
 8006528:	2000110c 	.word	0x2000110c
 800652c:	20000a24 	.word	0x20000a24
 8006530:	20001128 	.word	0x20001128
 8006534:	20000d3c 	.word	0x20000d3c
 8006538:	200011f8 	.word	0x200011f8
 800653c:	20001200 	.word	0x20001200
 8006540:	42c80000 	.word	0x42c80000
 8006544:	200011ff 	.word	0x200011ff
 8006548:	200011f4 	.word	0x200011f4
 800654c:	20001214 	.word	0x20001214
 8006550:	200011fe 	.word	0x200011fe
 8006554:	200011f0 	.word	0x200011f0
 8006558:	20001228 	.word	0x20001228
 800655c:	200011fd 	.word	0x200011fd
 8006560:	200011ec 	.word	0x200011ec
 8006564:	2000123c 	.word	0x2000123c
 8006568:	200011fc 	.word	0x200011fc
 800656c:	200011ac 	.word	0x200011ac
 8006570:	200011bc 	.word	0x200011bc
 8006574:	200011cc 	.word	0x200011cc
 8006578:	f04f 32ff 	mov.w	r2, #4294967295
 800657c:	4619      	mov	r1, r3
 800657e:	4806      	ldr	r0, [pc, #24]	@ (8006598 <pidTask+0x494>)
 8006580:	f002 fafc 	bl	8008b7c <motor_set>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d001      	beq.n	800658e <pidTask+0x48a>
			safety_stop_and_halt();
 800658a:	f000 f873 	bl	8006674 <safety_stop_and_halt>
		}


		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 800658e:	2104      	movs	r1, #4
 8006590:	4802      	ldr	r0, [pc, #8]	@ (800659c <pidTask+0x498>)
 8006592:	f000 fdda 	bl	800714a <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006596:	e5cb      	b.n	8006130 <pidTask+0x2c>
 8006598:	200011dc 	.word	0x200011dc
 800659c:	20001054 	.word	0x20001054

080065a0 <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80065a8:	f00d fb6c 	bl	8013c84 <xTaskGetTickCount>
 80065ac:	4603      	mov	r3, r0
 80065ae:	60fb      	str	r3, [r7, #12]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 80065b0:	2332      	movs	r3, #50	@ 0x32
 80065b2:	617b      	str	r3, [r7, #20]
	REAR_SIGN_TYPE rear_sign;
	REAR_LED_TYPE rear_led;

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80065b4:	f107 030c 	add.w	r3, r7, #12
 80065b8:	6979      	ldr	r1, [r7, #20]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f00d f9c6 	bl	801394c <vTaskDelayUntil>

		taskENTER_CRITICAL();
 80065c0:	f00e fcfa 	bl	8014fb8 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 80065c4:	4b13      	ldr	r3, [pc, #76]	@ (8006614 <lightsTask+0x74>)
 80065c6:	7c5b      	ldrb	r3, [r3, #17]
 80065c8:	74fb      	strb	r3, [r7, #19]
		led_FB = Board1_Y.output.led_B;
 80065ca:	4b12      	ldr	r3, [pc, #72]	@ (8006614 <lightsTask+0x74>)
 80065cc:	7c9b      	ldrb	r3, [r3, #18]
 80065ce:	74bb      	strb	r3, [r7, #18]
		rear_led = Board1_Y.output.rear_led;
 80065d0:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <lightsTask+0x74>)
 80065d2:	7cdb      	ldrb	r3, [r3, #19]
 80065d4:	747b      	strb	r3, [r7, #17]
		rear_sign = Board1_Y.output.rear_sign;
 80065d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006614 <lightsTask+0x74>)
 80065d8:	7d1b      	ldrb	r3, [r3, #20]
 80065da:	743b      	strb	r3, [r7, #16]

		taskEXIT_CRITICAL();
 80065dc:	f00e fd1e 	bl	801501c <vPortExitCritical>

		(void)led_step(&ledA, led_FA);
 80065e0:	7cfb      	ldrb	r3, [r7, #19]
 80065e2:	4619      	mov	r1, r3
 80065e4:	480c      	ldr	r0, [pc, #48]	@ (8006618 <lightsTask+0x78>)
 80065e6:	f001 f871 	bl	80076cc <led_step>
		(void)led_step(&ledB, led_FB);
 80065ea:	7cbb      	ldrb	r3, [r7, #18]
 80065ec:	4619      	mov	r1, r3
 80065ee:	480b      	ldr	r0, [pc, #44]	@ (800661c <lightsTask+0x7c>)
 80065f0:	f001 f86c 	bl	80076cc <led_step>
		(void)rear_led_step(rear_led);
 80065f4:	7c7b      	ldrb	r3, [r7, #17]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f001 fadc 	bl	8007bb4 <rear_led_step>
		(void)rear_sign_step(rear_sign);
 80065fc:	7c3b      	ldrb	r3, [r7, #16]
 80065fe:	4618      	mov	r0, r3
 8006600:	f001 fb2c 	bl	8007c5c <rear_sign_step>
		(void)led_render();
 8006604:	f001 ff0e 	bl	8008424 <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 8006608:	2108      	movs	r1, #8
 800660a:	4805      	ldr	r0, [pc, #20]	@ (8006620 <lightsTask+0x80>)
 800660c:	f000 fd9d 	bl	800714a <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006610:	bf00      	nop
 8006612:	e7cf      	b.n	80065b4 <lightsTask+0x14>
 8006614:	20000370 	.word	0x20000370
 8006618:	20001254 	.word	0x20001254
 800661c:	20001268 	.word	0x20001268
 8006620:	20001054 	.word	0x20001054

08006624 <executeSupervision>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */


void executeSupervision(void){
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0

	do{
		Board1_step();
 8006628:	f7fe fe0a 	bl	8005240 <Board1_step>
	}
	while((Board1_DW.is_Supervisor != Board1_IN_Same_decision) &&
 800662c:	4b0a      	ldr	r3, [pc, #40]	@ (8006658 <executeSupervision+0x34>)
 800662e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
			(Board1_DW.is_Single_Board != Board1_IN_Other_board_failure) &&
				(Board1_DW.is_Degraded != Board1_IN_Restarting) &&
 8006632:	2b0a      	cmp	r3, #10
 8006634:	d00e      	beq.n	8006654 <executeSupervision+0x30>
			(Board1_DW.is_Single_Board != Board1_IN_Other_board_failure) &&
 8006636:	4b08      	ldr	r3, [pc, #32]	@ (8006658 <executeSupervision+0x34>)
 8006638:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
	while((Board1_DW.is_Supervisor != Board1_IN_Same_decision) &&
 800663c:	2b01      	cmp	r3, #1
 800663e:	d009      	beq.n	8006654 <executeSupervision+0x30>
				(Board1_DW.is_Degraded != Board1_IN_Restarting) &&
 8006640:	4b05      	ldr	r3, [pc, #20]	@ (8006658 <executeSupervision+0x34>)
 8006642:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
			(Board1_DW.is_Single_Board != Board1_IN_Other_board_failure) &&
 8006646:	2b02      	cmp	r3, #2
 8006648:	d004      	beq.n	8006654 <executeSupervision+0x30>
					(Board1_DW.is_Restablish != Boar_IN_Connection_restablished));
 800664a:	4b03      	ldr	r3, [pc, #12]	@ (8006658 <executeSupervision+0x34>)
 800664c:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
				(Board1_DW.is_Degraded != Board1_IN_Restarting) &&
 8006650:	2b01      	cmp	r3, #1
 8006652:	d1e9      	bne.n	8006628 <executeSupervision+0x4>
}
 8006654:	bf00      	nop
 8006656:	bd80      	pop	{r7, pc}
 8006658:	2000021c 	.word	0x2000021c

0800665c <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
    safety_stop_and_halt();
 8006666:	f000 f805 	bl	8006674 <safety_stop_and_halt>
}
 800666a:	bf00      	nop
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
	...

08006674 <safety_stop_and_halt>:

/* Wrapper unico per arresto di sicurezza */
void safety_stop_and_halt(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006678:	b672      	cpsid	i
}
 800667a:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	(void)motor_set(&motor_FA, 0U, CLOCKWISE);
 800667c:	2201      	movs	r2, #1
 800667e:	2100      	movs	r1, #0
 8006680:	4817      	ldr	r0, [pc, #92]	@ (80066e0 <safety_stop_and_halt+0x6c>)
 8006682:	f002 fa7b 	bl	8008b7c <motor_set>
	(void)motor_set(&motor_FB, 0U, CLOCKWISE);
 8006686:	2201      	movs	r2, #1
 8006688:	2100      	movs	r1, #0
 800668a:	4816      	ldr	r0, [pc, #88]	@ (80066e4 <safety_stop_and_halt+0x70>)
 800668c:	f002 fa76 	bl	8008b7c <motor_set>
	(void)motor_set(&motor_BA, 0U, CLOCKWISE);
 8006690:	2201      	movs	r2, #1
 8006692:	2100      	movs	r1, #0
 8006694:	4814      	ldr	r0, [pc, #80]	@ (80066e8 <safety_stop_and_halt+0x74>)
 8006696:	f002 fa71 	bl	8008b7c <motor_set>
	(void)motor_set(&motor_BB, 0U, CLOCKWISE);
 800669a:	2201      	movs	r2, #1
 800669c:	2100      	movs	r1, #0
 800669e:	4813      	ldr	r0, [pc, #76]	@ (80066ec <safety_stop_and_halt+0x78>)
 80066a0:	f002 fa6c 	bl	8008b7c <motor_set>

	// Ferma i PWM
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80066a4:	2100      	movs	r1, #0
 80066a6:	4812      	ldr	r0, [pc, #72]	@ (80066f0 <safety_stop_and_halt+0x7c>)
 80066a8:	f007 ffb4 	bl	800e614 <HAL_TIM_PWM_Stop>
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80066ac:	2104      	movs	r1, #4
 80066ae:	4810      	ldr	r0, [pc, #64]	@ (80066f0 <safety_stop_and_halt+0x7c>)
 80066b0:	f007 ffb0 	bl	800e614 <HAL_TIM_PWM_Stop>
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80066b4:	2108      	movs	r1, #8
 80066b6:	480e      	ldr	r0, [pc, #56]	@ (80066f0 <safety_stop_and_halt+0x7c>)
 80066b8:	f007 ffac 	bl	800e614 <HAL_TIM_PWM_Stop>
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80066bc:	210c      	movs	r1, #12
 80066be:	480c      	ldr	r0, [pc, #48]	@ (80066f0 <safety_stop_and_halt+0x7c>)
 80066c0:	f007 ffa8 	bl	800e614 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	(void)HAL_TIM_Base_Stop(&htim20);
 80066c4:	480b      	ldr	r0, [pc, #44]	@ (80066f4 <safety_stop_and_halt+0x80>)
 80066c6:	f007 fd6d 	bl	800e1a4 <HAL_TIM_Base_Stop>
	(void)HAL_TIM_Base_Stop(&htim8);
 80066ca:	480b      	ldr	r0, [pc, #44]	@ (80066f8 <safety_stop_and_halt+0x84>)
 80066cc:	f007 fd6a 	bl	800e1a4 <HAL_TIM_Base_Stop>
	(void)HAL_TIM_Base_Stop(&htim5);
 80066d0:	480a      	ldr	r0, [pc, #40]	@ (80066fc <safety_stop_and_halt+0x88>)
 80066d2:	f007 fd67 	bl	800e1a4 <HAL_TIM_Base_Stop>
	(void)HAL_TIM_Base_Stop(&htim1);
 80066d6:	480a      	ldr	r0, [pc, #40]	@ (8006700 <safety_stop_and_halt+0x8c>)
 80066d8:	f007 fd64 	bl	800e1a4 <HAL_TIM_Base_Stop>

	while (1) {
 80066dc:	bf00      	nop
 80066de:	e7fd      	b.n	80066dc <safety_stop_and_halt+0x68>
 80066e0:	200011ac 	.word	0x200011ac
 80066e4:	200011bc 	.word	0x200011bc
 80066e8:	200011cc 	.word	0x200011cc
 80066ec:	200011dc 	.word	0x200011dc
 80066f0:	20002b78 	.word	0x20002b78
 80066f4:	20002cf4 	.word	0x20002cf4
 80066f8:	20002c5c 	.word	0x20002c5c
 80066fc:	20002c10 	.word	0x20002c10
 8006700:	20002ae0 	.word	0x20002ae0

08006704 <HAL_GPIO_EXTI_Callback>:
		// Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	4603      	mov	r3, r0
 800670c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 800670e:	88fb      	ldrh	r3, [r7, #6]
 8006710:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006714:	d105      	bne.n	8006722 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 8006716:	4b05      	ldr	r3, [pc, #20]	@ (800672c <HAL_GPIO_EXTI_Callback+0x28>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2101      	movs	r1, #1
 800671c:	4618      	mov	r0, r3
 800671e:	f00b fed7 	bl	80124d0 <osEventFlagsSet>
	}
}
 8006722:	bf00      	nop
 8006724:	3708      	adds	r7, #8
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	2000292c 	.word	0x2000292c

08006730 <batt_cfg_channel_>:
#include "batt.h"

static Batt_Status_t batt_cfg_channel_(batt_t *b)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
    Batt_Status_t status = BATT_ERR;
 8006738:	2301      	movs	r3, #1
 800673a:	73fb      	strb	r3, [r7, #15]

    if ((b != NULL) && (b->hadc != NULL))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d013      	beq.n	800676a <batt_cfg_channel_+0x3a>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d00f      	beq.n	800676a <batt_cfg_channel_+0x3a>
    {
        if (HAL_ADC_ConfigChannel(b->hadc, &b->channel_cfg) == HAL_OK)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	3304      	adds	r3, #4
 8006752:	4619      	mov	r1, r3
 8006754:	4610      	mov	r0, r2
 8006756:	f004 fc5d 	bl	800b014 <HAL_ADC_ConfigChannel>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d102      	bne.n	8006766 <batt_cfg_channel_+0x36>
        {
            status = BATT_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	73fb      	strb	r3, [r7, #15]
 8006764:	e001      	b.n	800676a <batt_cfg_channel_+0x3a>
        }
        else
        {
            status = BATT_ERR_COMM;
 8006766:	2302      	movs	r3, #2
 8006768:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800676a:	7bfb      	ldrb	r3, [r7, #15]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <batt_read_once_>:

static Batt_Status_t batt_read_once_(batt_t *b, uint32_t *raw)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
    Batt_Status_t status = BATT_ERR;
 800677e:	2301      	movs	r3, #1
 8006780:	73fb      	strb	r3, [r7, #15]

    if ((b != NULL) && (raw != NULL) && (b->hadc != NULL))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d02e      	beq.n	80067e6 <batt_read_once_+0x72>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d02b      	beq.n	80067e6 <batt_read_once_+0x72>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d027      	beq.n	80067e6 <batt_read_once_+0x72>
    {
        if (HAL_ADC_Start(b->hadc) != HAL_OK)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4618      	mov	r0, r3
 800679c:	f004 fa0e 	bl	800abbc <HAL_ADC_Start>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d002      	beq.n	80067ac <batt_read_once_+0x38>
        {
            status = BATT_ERR_COMM;
 80067a6:	2302      	movs	r3, #2
 80067a8:	73fb      	strb	r3, [r7, #15]
 80067aa:	e01c      	b.n	80067e6 <batt_read_once_+0x72>
        }
        else
        {
            if (HAL_ADC_PollForConversion(b->hadc, b->timeout_ms) == HAL_OK)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b4:	4619      	mov	r1, r3
 80067b6:	4610      	mov	r0, r2
 80067b8:	f004 fb18 	bl	800adec <HAL_ADC_PollForConversion>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10a      	bne.n	80067d8 <batt_read_once_+0x64>
            {
                *raw = HAL_ADC_GetValue(b->hadc);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f004 fc16 	bl	800aff8 <HAL_ADC_GetValue>
 80067cc:	4602      	mov	r2, r0
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	601a      	str	r2, [r3, #0]
                status = BATT_OK;
 80067d2:	2300      	movs	r3, #0
 80067d4:	73fb      	strb	r3, [r7, #15]
 80067d6:	e001      	b.n	80067dc <batt_read_once_+0x68>
            }
            else
            {
                status = BATT_ERR_COMM;
 80067d8:	2302      	movs	r3, #2
 80067da:	73fb      	strb	r3, [r7, #15]
            }

            HAL_ADC_Stop(b->hadc);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4618      	mov	r0, r3
 80067e2:	f004 facf 	bl	800ad84 <HAL_ADC_Stop>
        }
    }

    return status;
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <batt_raw_to_voltage_>:


static float batt_raw_to_voltage_(uint32_t raw){
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
    float v_adc;
    float ratio;

    v_adc = ((float)raw * BATT_ADC_VREF_MV) / (BATT_ADC_MAX_CNT * 1000.0f);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	ee07 3a90 	vmov	s15, r3
 80067fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006802:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8006834 <batt_raw_to_voltage_+0x44>
 8006806:	ee27 7a87 	vmul.f32	s14, s15, s14
 800680a:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8006838 <batt_raw_to_voltage_+0x48>
 800680e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006812:	edc7 7a03 	vstr	s15, [r7, #12]

    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 8006816:	4b09      	ldr	r3, [pc, #36]	@ (800683c <batt_raw_to_voltage_+0x4c>)
 8006818:	60bb      	str	r3, [r7, #8]

    return v_adc * ratio;
 800681a:	ed97 7a03 	vldr	s14, [r7, #12]
 800681e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006822:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8006826:	eeb0 0a67 	vmov.f32	s0, s15
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	454e4000 	.word	0x454e4000
 8006838:	4a79f060 	.word	0x4a79f060
 800683c:	409684be 	.word	0x409684be

08006840 <batt_read_raw_internal_>:

static Batt_Status_t batt_read_raw_internal_(batt_t *b, uint8_t samples, uint32_t *raw)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b088      	sub	sp, #32
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	460b      	mov	r3, r1
 800684a:	607a      	str	r2, [r7, #4]
 800684c:	72fb      	strb	r3, [r7, #11]
    Batt_Status_t status = BATT_ERR;
 800684e:	2301      	movs	r3, #1
 8006850:	77fb      	strb	r3, [r7, #31]
    Batt_Status_t step_status = BATT_OK;
 8006852:	2300      	movs	r3, #0
 8006854:	77bb      	strb	r3, [r7, #30]
    uint32_t acc = 0U;
 8006856:	2300      	movs	r3, #0
 8006858:	61bb      	str	r3, [r7, #24]
    uint32_t sample = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	613b      	str	r3, [r7, #16]
    uint8_t i;

    if ((b != NULL) && (raw != NULL) && (samples != 0U))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d036      	beq.n	80068d2 <batt_read_raw_internal_+0x92>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d033      	beq.n	80068d2 <batt_read_raw_internal_+0x92>
 800686a:	7afb      	ldrb	r3, [r7, #11]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d030      	beq.n	80068d2 <batt_read_raw_internal_+0x92>
    {
        if (batt_cfg_channel_(b) == BATT_OK)
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7ff ff5d 	bl	8006730 <batt_cfg_channel_>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d12a      	bne.n	80068d2 <batt_read_raw_internal_+0x92>
        {
            for (i = 0U; (i < samples) && (step_status == BATT_OK); i++)
 800687c:	2300      	movs	r3, #0
 800687e:	75fb      	strb	r3, [r7, #23]
 8006880:	e011      	b.n	80068a6 <batt_read_raw_internal_+0x66>
            {
                step_status = batt_read_once_(b, &sample);
 8006882:	f107 0310 	add.w	r3, r7, #16
 8006886:	4619      	mov	r1, r3
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f7ff ff73 	bl	8006774 <batt_read_once_>
 800688e:	4603      	mov	r3, r0
 8006890:	77bb      	strb	r3, [r7, #30]

                if (step_status == BATT_OK)
 8006892:	7fbb      	ldrb	r3, [r7, #30]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d103      	bne.n	80068a0 <batt_read_raw_internal_+0x60>
                {
                    acc += sample;
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	69ba      	ldr	r2, [r7, #24]
 800689c:	4413      	add	r3, r2
 800689e:	61bb      	str	r3, [r7, #24]
            for (i = 0U; (i < samples) && (step_status == BATT_OK); i++)
 80068a0:	7dfb      	ldrb	r3, [r7, #23]
 80068a2:	3301      	adds	r3, #1
 80068a4:	75fb      	strb	r3, [r7, #23]
 80068a6:	7dfa      	ldrb	r2, [r7, #23]
 80068a8:	7afb      	ldrb	r3, [r7, #11]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d202      	bcs.n	80068b4 <batt_read_raw_internal_+0x74>
 80068ae:	7fbb      	ldrb	r3, [r7, #30]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d0e6      	beq.n	8006882 <batt_read_raw_internal_+0x42>
                }
            }

            if (step_status == BATT_OK)
 80068b4:	7fbb      	ldrb	r3, [r7, #30]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10b      	bne.n	80068d2 <batt_read_raw_internal_+0x92>
            {
                *raw = acc / (uint32_t)samples;
 80068ba:	7afb      	ldrb	r3, [r7, #11]
 80068bc:	69ba      	ldr	r2, [r7, #24]
 80068be:	fbb2 f2f3 	udiv	r2, r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	601a      	str	r2, [r3, #0]
                b->raw_last = *raw;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	629a      	str	r2, [r3, #40]	@ 0x28
                status = BATT_OK;
 80068ce:	2300      	movs	r3, #0
 80068d0:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 80068d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3720      	adds	r7, #32
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <batt_init>:



Batt_Status_t batt_init(batt_t *b, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *channel_cfg, uint32_t timeout_ms)
{
 80068dc:	b5b0      	push	{r4, r5, r7, lr}
 80068de:	b086      	sub	sp, #24
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
 80068e8:	603b      	str	r3, [r7, #0]
    Batt_Status_t status = BATT_ERR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	75fb      	strb	r3, [r7, #23]

    if ((b != NULL) && (hadc != NULL) && (channel_cfg != NULL))
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d02c      	beq.n	800694e <batt_init+0x72>
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d029      	beq.n	800694e <batt_init+0x72>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d026      	beq.n	800694e <batt_init+0x72>
    {
        b->hadc        = hadc;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	601a      	str	r2, [r3, #0]
        b->channel_cfg = *channel_cfg;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	1d1c      	adds	r4, r3, #4
 800690c:	4615      	mov	r5, r2
 800690e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006912:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006916:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        b->timeout_ms  = timeout_ms;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	625a      	str	r2, [r3, #36]	@ 0x24

        b->raw_last  = 0U;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	629a      	str	r2, [r3, #40]	@ 0x28
        b->volt_last = 0.0f;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f04f 0200 	mov.w	r2, #0
 800692c:	62da      	str	r2, [r3, #44]	@ 0x2c

        if (HAL_ADCEx_Calibration_Start(b->hadc, b->channel_cfg.SingleDiff) != HAL_OK)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	4619      	mov	r1, r3
 8006938:	4610      	mov	r0, r2
 800693a:	f005 f9af 	bl	800bc9c <HAL_ADCEx_Calibration_Start>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d002      	beq.n	800694a <batt_init+0x6e>
        {
            status = BATT_ERR_COMM;
 8006944:	2302      	movs	r3, #2
 8006946:	75fb      	strb	r3, [r7, #23]
 8006948:	e001      	b.n	800694e <batt_init+0x72>
        }
        else
        {
            status = BATT_OK;
 800694a:	2300      	movs	r3, #0
 800694c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800694e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006950:	4618      	mov	r0, r3
 8006952:	3718      	adds	r7, #24
 8006954:	46bd      	mov	sp, r7
 8006956:	bdb0      	pop	{r4, r5, r7, pc}

08006958 <batt_read_raw_once>:

Batt_Status_t batt_read_raw_once(batt_t *b, uint32_t *raw){
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
    return batt_read_raw_internal_(b, 1, raw);
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	2101      	movs	r1, #1
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7ff ff6a 	bl	8006840 <batt_read_raw_internal_>
 800696c:	4603      	mov	r3, r0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3708      	adds	r7, #8
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <batt_get_voltage_once>:

Batt_Status_t batt_get_voltage_once(batt_t *b, float *volt)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b084      	sub	sp, #16
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
 800697e:	6039      	str	r1, [r7, #0]
    Batt_Status_t status = BATT_ERR;
 8006980:	2301      	movs	r3, #1
 8006982:	73fb      	strb	r3, [r7, #15]
    uint32_t raw;

    if ((b != NULL) && (volt != NULL))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d01a      	beq.n	80069c0 <batt_get_voltage_once+0x4a>
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d017      	beq.n	80069c0 <batt_get_voltage_once+0x4a>
    {
        if (batt_read_raw_once(b, &raw) == BATT_OK)
 8006990:	f107 0308 	add.w	r3, r7, #8
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff ffde 	bl	8006958 <batt_read_raw_once>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10e      	bne.n	80069c0 <batt_get_voltage_once+0x4a>
        {
            b->volt_last = batt_raw_to_voltage_(raw);
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7ff ff23 	bl	80067f0 <batt_raw_to_voltage_>
 80069aa:	eef0 7a40 	vmov.f32	s15, s0
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
            *volt = b->volt_last;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	601a      	str	r2, [r3, #0]
            status = BATT_OK;
 80069bc:	2300      	movs	r3, #0
 80069be:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80069c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3710      	adds	r7, #16
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <Copy_StateBusB1>:
/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Necessaria per evitare problemi di allineamento/padding durante
 * la serializzazione e garantire che il CRC sia calcolato solo sui dati utili.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 80069ca:	b480      	push	{r7}
 80069cc:	b083      	sub	sp, #12
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	81da      	strh	r2, [r3, #14]
    dest->motorError_FA = src->motorError_FA;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	7c1a      	ldrb	r2, [r3, #16]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	741a      	strb	r2, [r3, #16]
    dest->motorError_FB = src->motorError_FB;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	7c5a      	ldrb	r2, [r3, #17]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	745a      	strb	r2, [r3, #17]
    dest->motorError_BA = src->motorError_BA;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	7c9a      	ldrb	r2, [r3, #18]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	749a      	strb	r2, [r3, #18]
    dest->motorError_BB = src->motorError_BB;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	7cda      	ldrb	r2, [r3, #19]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	74da      	strb	r2, [r3, #19]
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
    dest->gyroYaw = src->gyroYaw;
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	601a      	str	r2, [r3, #0]
    dest->sonar1 = src->sonar1;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	889a      	ldrh	r2, [r3, #4]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	809a      	strh	r2, [r3, #4]
    dest->sonar2 = src->sonar2;
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	88da      	ldrh	r2, [r3, #6]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	80da      	strh	r2, [r3, #6]
    dest->sonar3 = src->sonar3;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	891a      	ldrh	r2, [r3, #8]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	811a      	strh	r2, [r3, #8]
    dest->controller_y = src->controller_y;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	895a      	ldrh	r2, [r3, #10]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	815a      	strh	r2, [r3, #10]
    dest->controller_x = src->controller_x;
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	899a      	ldrh	r2, [r3, #12]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	819a      	strh	r2, [r3, #12]
    dest->button1 = src->button1;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	7b9a      	ldrb	r2, [r3, #14]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	739a      	strb	r2, [r3, #14]
    dest->button2 = src->button2;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	7bda      	ldrb	r2, [r3, #15]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	73da      	strb	r2, [r3, #15]
    dest->button3 = src->button3;
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	7c1a      	ldrb	r2, [r3, #16]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	741a      	strb	r2, [r3, #16]
    dest->button4 = src->button4;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	7c5a      	ldrb	r2, [r3, #17]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	745a      	strb	r2, [r3, #17]
    dest->r_stick_button = src->r_stick_button;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	7c9a      	ldrb	r2, [r3, #18]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	749a      	strb	r2, [r3, #18]
    dest->l_stick_button = src->l_stick_button;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	7cda      	ldrb	r2, [r3, #19]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	74da      	strb	r2, [r3, #19]
    dest->controller_battery = src->controller_battery;
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	7d1a      	ldrb	r2, [r3, #20]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	751a      	strb	r2, [r3, #20]
    dest->controllerError = src->controllerError;
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	7d5a      	ldrb	r2, [r3, #21]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	755a      	strb	r2, [r3, #21]
    dest->gyroError = src->gyroError;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	7d9a      	ldrb	r2, [r3, #22]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	759a      	strb	r2, [r3, #22]
}
 8006aba:	bf00      	nop
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b082      	sub	sp, #8
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
 8006ace:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff ff77 	bl	80069ca <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f103 0214 	add.w	r2, r3, #20
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	3314      	adds	r3, #20
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	4610      	mov	r0, r2
 8006aea:	f7ff ffa5 	bl	8006a38 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    dest->spc_retro = src->spc_retro;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    dest->limit_vel = src->limit_vel;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    dest->change_vel = src->change_vel;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    dest->obs_detection = src->obs_detection;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8006b2a:	bf00      	nop
 8006b2c:	3708      	adds	r7, #8
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	685a      	ldr	r2, [r3, #4]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	689a      	ldr	r2, [r3, #8]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	68da      	ldr	r2, [r3, #12]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	7c1a      	ldrb	r2, [r3, #16]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	7c5a      	ldrb	r2, [r3, #17]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	7c9a      	ldrb	r2, [r3, #18]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	7cda      	ldrb	r2, [r3, #19]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	7d1a      	ldrb	r2, [r3, #20]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	7d5a      	ldrb	r2, [r3, #21]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	7d9a      	ldrb	r2, [r3, #22]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	759a      	strb	r2, [r3, #22]
    dest->mux = src->mux;
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	7dda      	ldrb	r2, [r3, #23]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	75da      	strb	r2, [r3, #23]
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8006bac:	4b07      	ldr	r3, [pc, #28]	@ (8006bcc <UART_Is_Tx_Complete+0x24>)
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d004      	beq.n	8006bbe <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8006bb4:	4b05      	ldr	r3, [pc, #20]	@ (8006bcc <UART_Is_Tx_Complete+0x24>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	701a      	strb	r2, [r3, #0]
        return 1;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e000      	b.n	8006bc0 <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8006bbe:	2300      	movs	r3, #0
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	20002950 	.word	0x20002950

08006bd0 <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8006bd4:	4b07      	ldr	r3, [pc, #28]	@ (8006bf4 <UART_Is_Rx_Complete+0x24>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d004      	beq.n	8006be6 <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8006bdc:	4b05      	ldr	r3, [pc, #20]	@ (8006bf4 <UART_Is_Rx_Complete+0x24>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	701a      	strb	r2, [r3, #0]
        return 1;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20002951 	.word	0x20002951

08006bf8 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8006bfc:	4802      	ldr	r0, [pc, #8]	@ (8006c08 <UART_Stop_DMA+0x10>)
 8006bfe:	f009 fdab 	bl	8010758 <HAL_UART_DMAStop>
}
 8006c02:	bf00      	nop
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20002da0 	.word	0x20002da0

08006c0c <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
     * prima che il DMA finisca di leggere i dati, causando corruzione.
     */
    static PacketStateB1 packet;

    /* 1. Pulizia memoria (Padding bytes a 0) */
    (void)memset(&packet, 0, sizeof(packet));
 8006c14:	2218      	movs	r2, #24
 8006c16:	2100      	movs	r1, #0
 8006c18:	4811      	ldr	r0, [pc, #68]	@ (8006c60 <UART_Send_Local_State+0x54>)
 8006c1a:	f00f fa38 	bl	801608e <memset>

    /* 2. Copia dati sicura */
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 8006c1e:	6879      	ldr	r1, [r7, #4]
 8006c20:	480f      	ldr	r0, [pc, #60]	@ (8006c60 <UART_Send_Local_State+0x54>)
 8006c22:	f7ff fed2 	bl	80069ca <Copy_StateBusB1>

    /* 3. Calcolo CRC Hardware */
    __HAL_CRC_DR_RESET(&hcrc);
 8006c26:	4b0f      	ldr	r3, [pc, #60]	@ (8006c64 <UART_Send_Local_State+0x58>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	689a      	ldr	r2, [r3, #8]
 8006c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c64 <UART_Send_Local_State+0x58>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f042 0201 	orr.w	r2, r2, #1
 8006c34:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006c36:	2214      	movs	r2, #20
 8006c38:	4909      	ldr	r1, [pc, #36]	@ (8006c60 <UART_Send_Local_State+0x54>)
 8006c3a:	480a      	ldr	r0, [pc, #40]	@ (8006c64 <UART_Send_Local_State+0x58>)
 8006c3c:	f005 fadc 	bl	800c1f8 <HAL_CRC_Calculate>
 8006c40:	4603      	mov	r3, r0
 8006c42:	4a07      	ldr	r2, [pc, #28]	@ (8006c60 <UART_Send_Local_State+0x54>)
 8006c44:	6153      	str	r3, [r2, #20]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Avvio trasmissione DMA in Half-Duplex */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006c46:	4808      	ldr	r0, [pc, #32]	@ (8006c68 <UART_Send_Local_State+0x5c>)
 8006c48:	f00a f988 	bl	8010f5c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006c4c:	2218      	movs	r2, #24
 8006c4e:	4904      	ldr	r1, [pc, #16]	@ (8006c60 <UART_Send_Local_State+0x54>)
 8006c50:	4805      	ldr	r0, [pc, #20]	@ (8006c68 <UART_Send_Local_State+0x5c>)
 8006c52:	f009 fcb5 	bl	80105c0 <HAL_UART_Transmit_DMA>
}
 8006c56:	bf00      	nop
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	20002954 	.word	0x20002954
 8006c64:	200029c0 	.word	0x200029c0
 8006c68:	20002da0 	.word	0x20002da0

08006c6c <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    (void)memset(&packet, 0, sizeof(packet));
 8006c74:	2238      	movs	r2, #56	@ 0x38
 8006c76:	2100      	movs	r1, #0
 8006c78:	4811      	ldr	r0, [pc, #68]	@ (8006cc0 <UART_Send_GlobalState+0x54>)
 8006c7a:	f00f fa08 	bl	801608e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8006c7e:	6879      	ldr	r1, [r7, #4]
 8006c80:	480f      	ldr	r0, [pc, #60]	@ (8006cc0 <UART_Send_GlobalState+0x54>)
 8006c82:	f7ff ff20 	bl	8006ac6 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006c86:	4b0f      	ldr	r3, [pc, #60]	@ (8006cc4 <UART_Send_GlobalState+0x58>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689a      	ldr	r2, [r3, #8]
 8006c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc4 <UART_Send_GlobalState+0x58>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 0201 	orr.w	r2, r2, #1
 8006c94:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006c96:	2234      	movs	r2, #52	@ 0x34
 8006c98:	4909      	ldr	r1, [pc, #36]	@ (8006cc0 <UART_Send_GlobalState+0x54>)
 8006c9a:	480a      	ldr	r0, [pc, #40]	@ (8006cc4 <UART_Send_GlobalState+0x58>)
 8006c9c:	f005 faac 	bl	800c1f8 <HAL_CRC_Calculate>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	4a07      	ldr	r2, [pc, #28]	@ (8006cc0 <UART_Send_GlobalState+0x54>)
 8006ca4:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006ca6:	4808      	ldr	r0, [pc, #32]	@ (8006cc8 <UART_Send_GlobalState+0x5c>)
 8006ca8:	f00a f958 	bl	8010f5c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006cac:	2238      	movs	r2, #56	@ 0x38
 8006cae:	4904      	ldr	r1, [pc, #16]	@ (8006cc0 <UART_Send_GlobalState+0x54>)
 8006cb0:	4805      	ldr	r0, [pc, #20]	@ (8006cc8 <UART_Send_GlobalState+0x5c>)
 8006cb2:	f009 fc85 	bl	80105c0 <HAL_UART_Transmit_DMA>
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	2000296c 	.word	0x2000296c
 8006cc4:	200029c0 	.word	0x200029c0
 8006cc8:	20002da0 	.word	0x20002da0

08006ccc <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    (void)memset(&packet, 0, sizeof(packet));
 8006cd4:	221c      	movs	r2, #28
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	4811      	ldr	r0, [pc, #68]	@ (8006d20 <UART_Send_Decision+0x54>)
 8006cda:	f00f f9d8 	bl	801608e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8006cde:	6879      	ldr	r1, [r7, #4]
 8006ce0:	480f      	ldr	r0, [pc, #60]	@ (8006d20 <UART_Send_Decision+0x54>)
 8006ce2:	f7ff ff26 	bl	8006b32 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d24 <UART_Send_Decision+0x58>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689a      	ldr	r2, [r3, #8]
 8006cec:	4b0d      	ldr	r3, [pc, #52]	@ (8006d24 <UART_Send_Decision+0x58>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f042 0201 	orr.w	r2, r2, #1
 8006cf4:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006cf6:	2218      	movs	r2, #24
 8006cf8:	4909      	ldr	r1, [pc, #36]	@ (8006d20 <UART_Send_Decision+0x54>)
 8006cfa:	480a      	ldr	r0, [pc, #40]	@ (8006d24 <UART_Send_Decision+0x58>)
 8006cfc:	f005 fa7c 	bl	800c1f8 <HAL_CRC_Calculate>
 8006d00:	4603      	mov	r3, r0
 8006d02:	4a07      	ldr	r2, [pc, #28]	@ (8006d20 <UART_Send_Decision+0x54>)
 8006d04:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006d06:	4808      	ldr	r0, [pc, #32]	@ (8006d28 <UART_Send_Decision+0x5c>)
 8006d08:	f00a f928 	bl	8010f5c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006d0c:	221c      	movs	r2, #28
 8006d0e:	4904      	ldr	r1, [pc, #16]	@ (8006d20 <UART_Send_Decision+0x54>)
 8006d10:	4805      	ldr	r0, [pc, #20]	@ (8006d28 <UART_Send_Decision+0x5c>)
 8006d12:	f009 fc55 	bl	80105c0 <HAL_UART_Transmit_DMA>
}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	200029a4 	.word	0x200029a4
 8006d24:	200029c0 	.word	0x200029c0
 8006d28:	20002da0 	.word	0x20002da0

08006d2c <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006d30:	4804      	ldr	r0, [pc, #16]	@ (8006d44 <UART_Send_Ping+0x18>)
 8006d32:	f00a f913 	bl	8010f5c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8006d36:	2201      	movs	r2, #1
 8006d38:	4903      	ldr	r1, [pc, #12]	@ (8006d48 <UART_Send_Ping+0x1c>)
 8006d3a:	4802      	ldr	r0, [pc, #8]	@ (8006d44 <UART_Send_Ping+0x18>)
 8006d3c:	f009 fc40 	bl	80105c0 <HAL_UART_Transmit_DMA>
}
 8006d40:	bf00      	nop
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	20002da0 	.word	0x20002da0
 8006d48:	20000024 	.word	0x20000024

08006d4c <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
    /* Configura la UART in ricezione e avvia il DMA circolare/normale */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d54:	4805      	ldr	r0, [pc, #20]	@ (8006d6c <UART_Wait_State+0x20>)
 8006d56:	f00a f955 	bl	8011004 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006d5a:	221c      	movs	r2, #28
 8006d5c:	6879      	ldr	r1, [r7, #4]
 8006d5e:	4803      	ldr	r0, [pc, #12]	@ (8006d6c <UART_Wait_State+0x20>)
 8006d60:	f009 fcae 	bl	80106c0 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 8006d64:	bf00      	nop
 8006d66:	3708      	adds	r7, #8
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	20002da0 	.word	0x20002da0

08006d70 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d78:	4805      	ldr	r0, [pc, #20]	@ (8006d90 <UART_Wait_GlobalState+0x20>)
 8006d7a:	f00a f943 	bl	8011004 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006d7e:	2238      	movs	r2, #56	@ 0x38
 8006d80:	6879      	ldr	r1, [r7, #4]
 8006d82:	4803      	ldr	r0, [pc, #12]	@ (8006d90 <UART_Wait_GlobalState+0x20>)
 8006d84:	f009 fc9c 	bl	80106c0 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 8006d88:	bf00      	nop
 8006d8a:	3708      	adds	r7, #8
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	20002da0 	.word	0x20002da0

08006d94 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d9c:	4805      	ldr	r0, [pc, #20]	@ (8006db4 <UART_Wait_Decision+0x20>)
 8006d9e:	f00a f931 	bl	8011004 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006da2:	221c      	movs	r2, #28
 8006da4:	6879      	ldr	r1, [r7, #4]
 8006da6:	4803      	ldr	r0, [pc, #12]	@ (8006db4 <UART_Wait_Decision+0x20>)
 8006da8:	f009 fc8a 	bl	80106c0 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 8006dac:	bf00      	nop
 8006dae:	3708      	adds	r7, #8
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	20002da0 	.word	0x20002da0

08006db8 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006dc0:	4805      	ldr	r0, [pc, #20]	@ (8006dd8 <UART_Wait_Ping+0x20>)
 8006dc2:	f00a f91f 	bl	8011004 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	4803      	ldr	r0, [pc, #12]	@ (8006dd8 <UART_Wait_Ping+0x20>)
 8006dcc:	f009 fc78 	bl	80106c0 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 8006dd0:	bf00      	nop
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	20002da0 	.word	0x20002da0

08006ddc <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	4603      	mov	r3, r0
 8006de4:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8006de6:	79fb      	ldrb	r3, [r7, #7]
 8006de8:	2baa      	cmp	r3, #170	@ 0xaa
 8006dea:	bf0c      	ite	eq
 8006dec:	2301      	moveq	r3, #1
 8006dee:	2300      	movne	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
	...

08006e00 <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC FUNCTIONS                                  */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b08a      	sub	sp, #40	@ 0x28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Crea una copia locale pulita per ricalcolare il CRC */
    StateBusB2 clean_state;
    (void)memset(&clean_state, 0, sizeof(clean_state));
 8006e0c:	f107 0308 	add.w	r3, r7, #8
 8006e10:	2218      	movs	r2, #24
 8006e12:	2100      	movs	r1, #0
 8006e14:	4618      	mov	r0, r3
 8006e16:	f00f f93a 	bl	801608e <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 8006e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e1c:	f107 0308 	add.w	r3, r7, #8
 8006e20:	4611      	mov	r1, r2
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff fe08 	bl	8006a38 <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e28:	4b0d      	ldr	r3, [pc, #52]	@ (8006e60 <CRC_Check_State+0x60>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689a      	ldr	r2, [r3, #8]
 8006e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006e60 <CRC_Check_State+0x60>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006e38:	f107 0308 	add.w	r3, r7, #8
 8006e3c:	2218      	movs	r2, #24
 8006e3e:	4619      	mov	r1, r3
 8006e40:	4807      	ldr	r0, [pc, #28]	@ (8006e60 <CRC_Check_State+0x60>)
 8006e42:	f005 f9d9 	bl	800c1f8 <HAL_CRC_Calculate>
 8006e46:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    /* Confronta CRC Calcolato vs CRC Ricevuto */
    return (crc_calc == packet->crc);
 8006e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	6a3a      	ldr	r2, [r7, #32]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	bf0c      	ite	eq
 8006e52:	2301      	moveq	r3, #1
 8006e54:	2300      	movne	r3, #0
 8006e56:	b2db      	uxtb	r3, r3
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3728      	adds	r7, #40	@ 0x28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	200029c0 	.word	0x200029c0

08006e64 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b092      	sub	sp, #72	@ 0x48
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    (void)memset(&clean_state, 0, sizeof(clean_state));
 8006e70:	f107 030c 	add.w	r3, r7, #12
 8006e74:	2234      	movs	r2, #52	@ 0x34
 8006e76:	2100      	movs	r1, #0
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f00f f908 	bl	801608e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8006e7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e80:	f107 030c 	add.w	r3, r7, #12
 8006e84:	4611      	mov	r1, r2
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7ff fe1d 	bl	8006ac6 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ec4 <CRC_Check_GlobalState+0x60>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689a      	ldr	r2, [r3, #8]
 8006e92:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec4 <CRC_Check_GlobalState+0x60>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006e9c:	f107 030c 	add.w	r3, r7, #12
 8006ea0:	2234      	movs	r2, #52	@ 0x34
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	4807      	ldr	r0, [pc, #28]	@ (8006ec4 <CRC_Check_GlobalState+0x60>)
 8006ea6:	f005 f9a7 	bl	800c1f8 <HAL_CRC_Calculate>
 8006eaa:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 8006eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	bf0c      	ite	eq
 8006eb6:	2301      	moveq	r3, #1
 8006eb8:	2300      	movne	r3, #0
 8006eba:	b2db      	uxtb	r3, r3
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3748      	adds	r7, #72	@ 0x48
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	200029c0 	.word	0x200029c0

08006ec8 <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b08a      	sub	sp, #40	@ 0x28
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    (void)memset(&clean_decision, 0, sizeof(clean_decision));
 8006ed4:	f107 0308 	add.w	r3, r7, #8
 8006ed8:	2218      	movs	r2, #24
 8006eda:	2100      	movs	r1, #0
 8006edc:	4618      	mov	r0, r3
 8006ede:	f00f f8d6 	bl	801608e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8006ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee4:	f107 0308 	add.w	r3, r7, #8
 8006ee8:	4611      	mov	r1, r2
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7ff fe21 	bl	8006b32 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8006f28 <CRC_Check_Decision+0x60>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689a      	ldr	r2, [r3, #8]
 8006ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8006f28 <CRC_Check_Decision+0x60>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0201 	orr.w	r2, r2, #1
 8006efe:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006f00:	f107 0308 	add.w	r3, r7, #8
 8006f04:	2218      	movs	r2, #24
 8006f06:	4619      	mov	r1, r3
 8006f08:	4807      	ldr	r0, [pc, #28]	@ (8006f28 <CRC_Check_Decision+0x60>)
 8006f0a:	f005 f975 	bl	800c1f8 <HAL_CRC_Calculate>
 8006f0e:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8006f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f12:	699b      	ldr	r3, [r3, #24]
 8006f14:	6a3a      	ldr	r2, [r7, #32]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	bf0c      	ite	eq
 8006f1a:	2301      	moveq	r3, #1
 8006f1c:	2300      	movne	r3, #0
 8006f1e:	b2db      	uxtb	r3, r3
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3728      	adds	r7, #40	@ 0x28
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	200029c0 	.word	0x200029c0

08006f2c <IO_Read_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

boolean_T IO_Read_Session(void)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 8006f30:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006f34:	4805      	ldr	r0, [pc, #20]	@ (8006f4c <IO_Read_Session+0x20>)
 8006f36:	f005 ffc3 	bl	800cec0 <HAL_GPIO_ReadPin>
 8006f3a:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	bf0c      	ite	eq
 8006f40:	2301      	moveq	r3, #1
 8006f42:	2300      	movne	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	48000800 	.word	0x48000800

08006f50 <IO_Set_SlaveTalk>:

void IO_Set_SlaveTalk(void)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006f54:	2201      	movs	r2, #1
 8006f56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f5a:	4802      	ldr	r0, [pc, #8]	@ (8006f64 <IO_Set_SlaveTalk+0x14>)
 8006f5c:	f005 ffc8 	bl	800cef0 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 8006f60:	bf00      	nop
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	48000800 	.word	0x48000800

08006f68 <IO_Reset_SlaveTalk>:

void IO_Reset_SlaveTalk(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f72:	4802      	ldr	r0, [pc, #8]	@ (8006f7c <IO_Reset_SlaveTalk+0x14>)
 8006f74:	f005 ffbc 	bl	800cef0 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 8006f78:	bf00      	nop
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	48000800 	.word	0x48000800

08006f80 <IO_Read_MasterTalk>:

boolean_T IO_Read_MasterTalk(void)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 8006f84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006f88:	4805      	ldr	r0, [pc, #20]	@ (8006fa0 <IO_Read_MasterTalk+0x20>)
 8006f8a:	f005 ff99 	bl	800cec0 <HAL_GPIO_ReadPin>
 8006f8e:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	bf0c      	ite	eq
 8006f94:	2301      	moveq	r3, #1
 8006f96:	2300      	movne	r3, #0
 8006f98:	b2db      	uxtb	r3, r3
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	48000800 	.word	0x48000800

08006fa4 <PID_Reset>:
/* ========================================================================== */
/* 							   PID                                            */
/* ========================================================================== */

void PID_Reset(void)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	af00      	add	r7, sp, #0
	/*Reset dello stato interno di tutti i regolatori PID.*/
	(void)PID_Law_reset(&pid_FA);
 8006fa8:	4806      	ldr	r0, [pc, #24]	@ (8006fc4 <PID_Reset+0x20>)
 8006faa:	f001 ffeb 	bl	8008f84 <PID_Law_reset>
	(void)PID_Law_reset(&pid_FB);
 8006fae:	4806      	ldr	r0, [pc, #24]	@ (8006fc8 <PID_Reset+0x24>)
 8006fb0:	f001 ffe8 	bl	8008f84 <PID_Law_reset>
	(void)PID_Law_reset(&pid_BA);
 8006fb4:	4805      	ldr	r0, [pc, #20]	@ (8006fcc <PID_Reset+0x28>)
 8006fb6:	f001 ffe5 	bl	8008f84 <PID_Law_reset>
	(void)PID_Law_reset(&pid_BB);
 8006fba:	4805      	ldr	r0, [pc, #20]	@ (8006fd0 <PID_Reset+0x2c>)
 8006fbc:	f001 ffe2 	bl	8008f84 <PID_Law_reset>
}
 8006fc0:	bf00      	nop
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20001200 	.word	0x20001200
 8006fc8:	20001214 	.word	0x20001214
 8006fcc:	20001228 	.word	0x20001228
 8006fd0:	2000123c 	.word	0x2000123c

08006fd4 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer dedicato (microsecondi) */
    return __HAL_TIM_GET_COUNTER(&htim2);
 8006fd8:	4b03      	ldr	r3, [pc, #12]	@ (8006fe8 <Time_Get_Tick+0x14>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	20002b2c 	.word	0x20002b2c

08006fec <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8006ff6:	4b09      	ldr	r3, [pc, #36]	@ (800701c <Time_Check_Elapsed_us+0x30>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffc:	60fb      	str	r3, [r7, #12]
    /* Nota: Gestisce implicitamente l'overflow se uint32_t e timer sono a 32bit */
    return ((current_us - start_time_us) >= min_elapsed_us);
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	683a      	ldr	r2, [r7, #0]
 8007006:	429a      	cmp	r2, r3
 8007008:	bf94      	ite	ls
 800700a:	2301      	movls	r3, #1
 800700c:	2300      	movhi	r3, #0
 800700e:	b2db      	uxtb	r3, r3
}
 8007010:	4618      	mov	r0, r3
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	20002b2c 	.word	0x20002b2c

08007020 <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
    /* Conversione: min_elapsed_time  in ms, timer  in us */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 800702a:	4b0c      	ldr	r3, [pc, #48]	@ (800705c <Time_Check_Elapsed_ms+0x3c>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007030:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007040:	fb02 f303 	mul.w	r3, r2, r3
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	429a      	cmp	r2, r3
 8007048:	bf2c      	ite	cs
 800704a:	2301      	movcs	r3, #1
 800704c:	2300      	movcc	r3, #0
 800704e:	b2db      	uxtb	r3, r3
}
 8007050:	4618      	mov	r0, r3
 8007052:	3714      	adds	r7, #20
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr
 800705c:	20002b2c 	.word	0x20002b2c

08007060 <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: disabilita context switch/interrupts */
    taskENTER_CRITICAL();
 8007064:	f00d ffa8 	bl	8014fb8 <vPortEnterCritical>
}
 8007068:	bf00      	nop
 800706a:	bd80      	pop	{r7, pc}

0800706c <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: riabilita */
    taskEXIT_CRITICAL();
 8007070:	f00d ffd4 	bl	801501c <vPortExitCritical>
}
 8007074:	bf00      	nop
 8007076:	bd80      	pop	{r7, pc}

08007078 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800707c:	4b0d      	ldr	r3, [pc, #52]	@ (80070b4 <MX_CRC_Init+0x3c>)
 800707e:	4a0e      	ldr	r2, [pc, #56]	@ (80070b8 <MX_CRC_Init+0x40>)
 8007080:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8007082:	4b0c      	ldr	r3, [pc, #48]	@ (80070b4 <MX_CRC_Init+0x3c>)
 8007084:	2200      	movs	r2, #0
 8007086:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8007088:	4b0a      	ldr	r3, [pc, #40]	@ (80070b4 <MX_CRC_Init+0x3c>)
 800708a:	2200      	movs	r2, #0
 800708c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800708e:	4b09      	ldr	r3, [pc, #36]	@ (80070b4 <MX_CRC_Init+0x3c>)
 8007090:	2200      	movs	r2, #0
 8007092:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8007094:	4b07      	ldr	r3, [pc, #28]	@ (80070b4 <MX_CRC_Init+0x3c>)
 8007096:	2200      	movs	r2, #0
 8007098:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800709a:	4b06      	ldr	r3, [pc, #24]	@ (80070b4 <MX_CRC_Init+0x3c>)
 800709c:	2201      	movs	r2, #1
 800709e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80070a0:	4804      	ldr	r0, [pc, #16]	@ (80070b4 <MX_CRC_Init+0x3c>)
 80070a2:	f005 f845 	bl	800c130 <HAL_CRC_Init>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80070ac:	f001 fc74 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80070b0:	bf00      	nop
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	200029c0 	.word	0x200029c0
 80070b8:	40023000 	.word	0x40023000

080070bc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a0a      	ldr	r2, [pc, #40]	@ (80070f4 <HAL_CRC_MspInit+0x38>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d10b      	bne.n	80070e6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80070ce:	4b0a      	ldr	r3, [pc, #40]	@ (80070f8 <HAL_CRC_MspInit+0x3c>)
 80070d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070d2:	4a09      	ldr	r2, [pc, #36]	@ (80070f8 <HAL_CRC_MspInit+0x3c>)
 80070d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80070d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80070da:	4b07      	ldr	r3, [pc, #28]	@ (80070f8 <HAL_CRC_MspInit+0x3c>)
 80070dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070e2:	60fb      	str	r3, [r7, #12]
 80070e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80070e6:	bf00      	nop
 80070e8:	3714      	adds	r7, #20
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	40023000 	.word	0x40023000
 80070f8:	40021000 	.word	0x40021000

080070fc <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2200      	movs	r2, #0
 800712a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f06f 0201 	mvn.w	r2, #1
 8007136:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f007 f859 	bl	800e1f4 <HAL_TIM_Base_Start_IT>
}
 8007142:	bf00      	nop
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b082      	sub	sp, #8
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
 8007152:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8007154:	f00d ff30 	bl	8014fb8 <vPortEnterCritical>
    hwd->current_mask |= flag;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	689a      	ldr	r2, [r3, #8]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	429a      	cmp	r2, r3
 800716e:	d107      	bne.n	8007180 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2200      	movs	r2, #0
 800717e:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8007180:	f00d ff4c 	bl	801501c <vPortExitCritical>
}
 8007184:	bf00      	nop
 8007186:	3708      	adds	r7, #8
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, const TIM_HandleTypeDef *htim_irq)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d10b      	bne.n	80071bc <DWD_CheckStatus+0x30>
    {
        (void)HAL_TIM_Base_Stop_IT(hwd->htim);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4618      	mov	r0, r3
 80071aa:	f007 f89b 	bl	800e2e4 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d002      	beq.n	80071bc <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	4798      	blx	r3
        }
    }
}
 80071bc:	bf00      	nop
 80071be:	3708      	adds	r7, #8
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80071ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007234 <MX_DMA_Init+0x70>)
 80071cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ce:	4a19      	ldr	r2, [pc, #100]	@ (8007234 <MX_DMA_Init+0x70>)
 80071d0:	f043 0304 	orr.w	r3, r3, #4
 80071d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80071d6:	4b17      	ldr	r3, [pc, #92]	@ (8007234 <MX_DMA_Init+0x70>)
 80071d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071da:	f003 0304 	and.w	r3, r3, #4
 80071de:	607b      	str	r3, [r7, #4]
 80071e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80071e2:	4b14      	ldr	r3, [pc, #80]	@ (8007234 <MX_DMA_Init+0x70>)
 80071e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071e6:	4a13      	ldr	r2, [pc, #76]	@ (8007234 <MX_DMA_Init+0x70>)
 80071e8:	f043 0301 	orr.w	r3, r3, #1
 80071ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80071ee:	4b11      	ldr	r3, [pc, #68]	@ (8007234 <MX_DMA_Init+0x70>)
 80071f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071f2:	f003 0301 	and.w	r3, r3, #1
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80071fa:	2200      	movs	r2, #0
 80071fc:	2105      	movs	r1, #5
 80071fe:	200b      	movs	r0, #11
 8007200:	f004 ff6e 	bl	800c0e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007204:	200b      	movs	r0, #11
 8007206:	f004 ff85 	bl	800c114 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800720a:	2200      	movs	r2, #0
 800720c:	2105      	movs	r1, #5
 800720e:	200c      	movs	r0, #12
 8007210:	f004 ff66 	bl	800c0e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007214:	200c      	movs	r0, #12
 8007216:	f004 ff7d 	bl	800c114 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800721a:	2200      	movs	r2, #0
 800721c:	2100      	movs	r1, #0
 800721e:	200d      	movs	r0, #13
 8007220:	f004 ff5e 	bl	800c0e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007224:	200d      	movs	r0, #13
 8007226:	f004 ff75 	bl	800c114 <HAL_NVIC_EnableIRQ>

}
 800722a:	bf00      	nop
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	40021000 	.word	0x40021000

08007238 <encoder_init>:
#include "encoder.h"
#include "gpio.h"

Encoder_Status_t encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, const Encoder_Calibration_t* calib, float reading_period_ms)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
 8007244:	ed87 0a00 	vstr	s0, [r7]
    Encoder_Status_t status = ENCODER_ERR;
 8007248:	23ff      	movs	r3, #255	@ 0xff
 800724a:	75fb      	strb	r3, [r7, #23]

    if ((enc != NULL) && (htim != NULL) && (calib != NULL))
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d02c      	beq.n	80072ac <encoder_init+0x74>
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d029      	beq.n	80072ac <encoder_init+0x74>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d026      	beq.n	80072ac <encoder_init+0x74>
    {
        enc->htim = htim;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	601a      	str	r2, [r3, #0]
        enc->prev_count = __HAL_TIM_GET_COUNTER(htim);
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	605a      	str	r2, [r3, #4]
        enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	609a      	str	r2, [r3, #8]
        enc->reading_period = reading_period_ms / 1000.0f;
 8007278:	ed97 7a00 	vldr	s14, [r7]
 800727c:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80072b8 <encoder_init+0x80>
 8007280:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	edc3 7a03 	vstr	s15, [r3, #12]
        enc->calib = *calib;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	3310      	adds	r3, #16
 8007290:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007294:	e883 0003 	stmia.w	r3, {r0, r1}
        enc->velocity = 0.0f;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f04f 0200 	mov.w	r2, #0
 800729e:	619a      	str	r2, [r3, #24]

        (void)HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 80072a0:	213c      	movs	r1, #60	@ 0x3c
 80072a2:	68b8      	ldr	r0, [r7, #8]
 80072a4:	f007 fe22 	bl	800eeec <HAL_TIM_Encoder_Start>

        status = ENCODER_OK;
 80072a8:	2300      	movs	r3, #0
 80072aa:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 80072ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	447a0000 	.word	0x447a0000

080072bc <encoder_readRPM>:



Encoder_Status_t encoder_readRPM(EncoderHandle* enc)
{
 80072bc:	b480      	push	{r7}
 80072be:	b087      	sub	sp, #28
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
    Encoder_Status_t status = ENCODER_ERR;
 80072c4:	23ff      	movs	r3, #255	@ 0xff
 80072c6:	75fb      	strb	r3, [r7, #23]

    if ((enc != NULL) && (enc->htim != NULL))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f000 80bb 	beq.w	8007446 <encoder_readRPM+0x18a>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 80b6 	beq.w	8007446 <encoder_readRPM+0x18a>
    {
        float diff;
        uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e2:	60fb      	str	r3, [r7, #12]

        if (enc->prev_count == cnt)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	68fa      	ldr	r2, [r7, #12]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d107      	bne.n	80072fe <encoder_readRPM+0x42>
        {
            diff = 0.0f;
 80072ee:	f04f 0300 	mov.w	r3, #0
 80072f2:	613b      	str	r3, [r7, #16]
            enc->velocity = 0.0f;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f04f 0200 	mov.w	r2, #0
 80072fa:	619a      	str	r2, [r3, #24]
 80072fc:	e089      	b.n	8007412 <encoder_readRPM+0x156>
        }
        else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0310 	and.w	r3, r3, #16
 800730a:	2b10      	cmp	r3, #16
 800730c:	d138      	bne.n	8007380 <encoder_readRPM+0xc4>
        {
            if (cnt < enc->prev_count)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	429a      	cmp	r2, r3
 8007316:	d20a      	bcs.n	800732e <encoder_readRPM+0x72>
            {
                diff = (float)(enc->prev_count - cnt);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	ee07 3a90 	vmov	s15, r3
 8007324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007328:	edc7 7a04 	vstr	s15, [r7, #16]
 800732c:	e00c      	b.n	8007348 <encoder_readRPM+0x8c>
            }
            else
            {
                diff = (float)((enc->arr - cnt) + enc->prev_count);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689a      	ldr	r2, [r3, #8]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	1ad2      	subs	r2, r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	4413      	add	r3, r2
 800733c:	ee07 3a90 	vmov	s15, r3
 8007340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007344:	edc7 7a04 	vstr	s15, [r7, #16]
            }

            enc->velocity = (60.0f * diff) /
 8007348:	edd7 7a04 	vldr	s15, [r7, #16]
 800734c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8007458 <encoder_readRPM+0x19c>
 8007350:	ee67 6a87 	vmul.f32	s13, s15, s14
                            ((float)enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	8a1b      	ldrh	r3, [r3, #16]
 8007358:	ee07 3a90 	vmov	s15, r3
 800735c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	edd3 7a03 	vldr	s15, [r3, #12]
 8007366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	edd3 7a05 	vldr	s15, [r3, #20]
 8007370:	ee27 7a27 	vmul.f32	s14, s14, s15
            enc->velocity = (60.0f * diff) /
 8007374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	edc3 7a06 	vstr	s15, [r3, #24]
 800737e:	e048      	b.n	8007412 <encoder_readRPM+0x156>
        }
        else
        {
            if (cnt > enc->prev_count)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	429a      	cmp	r2, r3
 8007388:	d90f      	bls.n	80073aa <encoder_readRPM+0xee>
            {
                diff = ((float)cnt - (float)(enc->prev_count));
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	ee07 3a90 	vmov	s15, r3
 8007390:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	ee07 3a90 	vmov	s15, r3
 800739c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073a4:	edc7 7a04 	vstr	s15, [r7, #16]
 80073a8:	e016      	b.n	80073d8 <encoder_readRPM+0x11c>
            }
            else
            {
                diff = (((float)(enc->arr) - (float)(enc->prev_count)) + (float)cnt);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	ee07 3a90 	vmov	s15, r3
 80073b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	ee07 3a90 	vmov	s15, r3
 80073be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	ee07 3a90 	vmov	s15, r3
 80073cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073d4:	edc7 7a04 	vstr	s15, [r7, #16]
            }

            enc->velocity = -(60.0f * diff) /
 80073d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80073dc:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8007458 <encoder_readRPM+0x19c>
 80073e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073e4:	eef1 6a67 	vneg.f32	s13, s15
                            ((float)enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	8a1b      	ldrh	r3, [r3, #16]
 80073ec:	ee07 3a90 	vmov	s15, r3
 80073f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80073fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	edd3 7a05 	vldr	s15, [r3, #20]
 8007404:	ee27 7a27 	vmul.f32	s14, s14, s15
            enc->velocity = -(60.0f * diff) /
 8007408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	edc3 7a06 	vstr	s15, [r3, #24]
        }

        if ((enc->htim->Instance->SMCR & 0x3U) == 0x3U)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f003 0303 	and.w	r3, r3, #3
 800741e:	2b03      	cmp	r3, #3
 8007420:	d109      	bne.n	8007436 <encoder_readRPM+0x17a>
        {
            enc->velocity /= 2.0f;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	ed93 7a06 	vldr	s14, [r3, #24]
 8007428:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800742c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	edc3 7a06 	vstr	s15, [r3, #24]
        }

        enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	605a      	str	r2, [r3, #4]

        status = ENCODER_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8007446:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800744a:	4618      	mov	r0, r3
 800744c:	371c      	adds	r7, #28
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	42700000 	.word	0x42700000

0800745c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b088      	sub	sp, #32
 8007460:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007462:	f107 030c 	add.w	r3, r7, #12
 8007466:	2200      	movs	r2, #0
 8007468:	601a      	str	r2, [r3, #0]
 800746a:	605a      	str	r2, [r3, #4]
 800746c:	609a      	str	r2, [r3, #8]
 800746e:	60da      	str	r2, [r3, #12]
 8007470:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007472:	4b45      	ldr	r3, [pc, #276]	@ (8007588 <MX_GPIO_Init+0x12c>)
 8007474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007476:	4a44      	ldr	r2, [pc, #272]	@ (8007588 <MX_GPIO_Init+0x12c>)
 8007478:	f043 0304 	orr.w	r3, r3, #4
 800747c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800747e:	4b42      	ldr	r3, [pc, #264]	@ (8007588 <MX_GPIO_Init+0x12c>)
 8007480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007482:	f003 0304 	and.w	r3, r3, #4
 8007486:	60bb      	str	r3, [r7, #8]
 8007488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800748a:	4b3f      	ldr	r3, [pc, #252]	@ (8007588 <MX_GPIO_Init+0x12c>)
 800748c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748e:	4a3e      	ldr	r2, [pc, #248]	@ (8007588 <MX_GPIO_Init+0x12c>)
 8007490:	f043 0301 	orr.w	r3, r3, #1
 8007494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007496:	4b3c      	ldr	r3, [pc, #240]	@ (8007588 <MX_GPIO_Init+0x12c>)
 8007498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	607b      	str	r3, [r7, #4]
 80074a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80074a2:	4b39      	ldr	r3, [pc, #228]	@ (8007588 <MX_GPIO_Init+0x12c>)
 80074a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074a6:	4a38      	ldr	r2, [pc, #224]	@ (8007588 <MX_GPIO_Init+0x12c>)
 80074a8:	f043 0302 	orr.w	r3, r3, #2
 80074ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074ae:	4b36      	ldr	r3, [pc, #216]	@ (8007588 <MX_GPIO_Init+0x12c>)
 80074b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	603b      	str	r3, [r7, #0]
 80074b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 80074ba:	2200      	movs	r2, #0
 80074bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80074c0:	4832      	ldr	r0, [pc, #200]	@ (800758c <MX_GPIO_Init+0x130>)
 80074c2:	f005 fd15 	bl	800cef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 80074c6:	2200      	movs	r2, #0
 80074c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80074cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80074d0:	f005 fd0e 	bl	800cef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 80074d4:	2200      	movs	r2, #0
 80074d6:	2138      	movs	r1, #56	@ 0x38
 80074d8:	482d      	ldr	r0, [pc, #180]	@ (8007590 <MX_GPIO_Init+0x134>)
 80074da:	f005 fd09 	bl	800cef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 80074de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80074e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074e4:	2300      	movs	r3, #0
 80074e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80074e8:	2302      	movs	r3, #2
 80074ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 80074ec:	f107 030c 	add.w	r3, r7, #12
 80074f0:	4619      	mov	r1, r3
 80074f2:	4826      	ldr	r0, [pc, #152]	@ (800758c <MX_GPIO_Init+0x130>)
 80074f4:	f005 fb62 	bl	800cbbc <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80074f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074fe:	2301      	movs	r3, #1
 8007500:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007502:	2300      	movs	r3, #0
 8007504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007506:	2300      	movs	r3, #0
 8007508:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 800750a:	f107 030c 	add.w	r3, r7, #12
 800750e:	4619      	mov	r1, r3
 8007510:	481e      	ldr	r0, [pc, #120]	@ (800758c <MX_GPIO_Init+0x130>)
 8007512:	f005 fb53 	bl	800cbbc <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 8007516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800751a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800751c:	2301      	movs	r3, #1
 800751e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007520:	2300      	movs	r3, #0
 8007522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007524:	2300      	movs	r3, #0
 8007526:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 8007528:	f107 030c 	add.w	r3, r7, #12
 800752c:	4619      	mov	r1, r3
 800752e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007532:	f005 fb43 	bl	800cbbc <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 8007536:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800753a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800753c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007540:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007542:	2302      	movs	r3, #2
 8007544:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 8007546:	f107 030c 	add.w	r3, r7, #12
 800754a:	4619      	mov	r1, r3
 800754c:	480f      	ldr	r0, [pc, #60]	@ (800758c <MX_GPIO_Init+0x130>)
 800754e:	f005 fb35 	bl	800cbbc <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 8007552:	2338      	movs	r3, #56	@ 0x38
 8007554:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007556:	2301      	movs	r3, #1
 8007558:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800755a:	2300      	movs	r3, #0
 800755c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800755e:	2300      	movs	r3, #0
 8007560:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007562:	f107 030c 	add.w	r3, r7, #12
 8007566:	4619      	mov	r1, r3
 8007568:	4809      	ldr	r0, [pc, #36]	@ (8007590 <MX_GPIO_Init+0x134>)
 800756a:	f005 fb27 	bl	800cbbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800756e:	2200      	movs	r2, #0
 8007570:	2105      	movs	r1, #5
 8007572:	2028      	movs	r0, #40	@ 0x28
 8007574:	f004 fdb4 	bl	800c0e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007578:	2028      	movs	r0, #40	@ 0x28
 800757a:	f004 fdcb 	bl	800c114 <HAL_NVIC_EnableIRQ>

}
 800757e:	bf00      	nop
 8007580:	3720      	adds	r7, #32
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	40021000 	.word	0x40021000
 800758c:	48000800 	.word	0x48000800
 8007590:	48000400 	.word	0x48000400

08007594 <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* const GPIOx[LED_COUNT], const uint16_t GPIO_Pin[LED_COUNT],const pin_state_t init_pin_state[LED_COUNT])
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	603b      	str	r3, [r7, #0]

	int8_t res = LED_ERR;
 80075a2:	23ff      	movs	r3, #255	@ 0xff
 80075a4:	75fb      	strb	r3, [r7, #23]

	if(led != NULL)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d03c      	beq.n	8007626 <led_init+0x92>
	{

		led->state = OFF;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2200      	movs	r2, #0
 80075b0:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2200      	movs	r2, #0
 80075b6:	735a      	strb	r2, [r3, #13]


		for(uint8_t i = 0; i < (uint8_t)LED_COUNT; i++){
 80075b8:	2300      	movs	r3, #0
 80075ba:	75bb      	strb	r3, [r7, #22]
 80075bc:	e02e      	b.n	800761c <led_init+0x88>
			led->pin[i] = GPIO_Pin[i];
 80075be:	7dbb      	ldrb	r3, [r7, #22]
 80075c0:	005b      	lsls	r3, r3, #1
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	4413      	add	r3, r2
 80075c6:	7dba      	ldrb	r2, [r7, #22]
 80075c8:	8819      	ldrh	r1, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	3204      	adds	r2, #4
 80075ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 80075d2:	7dbb      	ldrb	r3, [r7, #22]
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	4413      	add	r3, r2
 80075da:	7dba      	ldrb	r2, [r7, #22]
 80075dc:	6819      	ldr	r1, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 80075e4:	7dbb      	ldrb	r3, [r7, #22]
 80075e6:	683a      	ldr	r2, [r7, #0]
 80075e8:	441a      	add	r2, r3
 80075ea:	7dbb      	ldrb	r3, [r7, #22]
 80075ec:	7811      	ldrb	r1, [r2, #0]
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	4413      	add	r3, r2
 80075f2:	460a      	mov	r2, r1
 80075f4:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 80075f6:	7dba      	ldrb	r2, [r7, #22]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80075fe:	7dba      	ldrb	r2, [r7, #22]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	3204      	adds	r2, #4
 8007604:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8007608:	7dbb      	ldrb	r3, [r7, #22]
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	4413      	add	r3, r2
 800760e:	7b9b      	ldrb	r3, [r3, #14]
 8007610:	461a      	mov	r2, r3
 8007612:	f005 fc6d 	bl	800cef0 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < (uint8_t)LED_COUNT; i++){
 8007616:	7dbb      	ldrb	r3, [r7, #22]
 8007618:	3301      	adds	r3, #1
 800761a:	75bb      	strb	r3, [r7, #22]
 800761c:	7dbb      	ldrb	r3, [r7, #22]
 800761e:	2b01      	cmp	r3, #1
 8007620:	d9cd      	bls.n	80075be <led_init+0x2a>
		}

		res = LED_OK;
 8007622:	2300      	movs	r3, #0
 8007624:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 8007626:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3718      	adds	r7, #24
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b084      	sub	sp, #16
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
 800763a:	460b      	mov	r3, r1
 800763c:	70fb      	strb	r3, [r7, #3]
 800763e:	4613      	mov	r3, r2
 8007640:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 8007642:	23ff      	movs	r3, #255	@ 0xff
 8007644:	73fb      	strb	r3, [r7, #15]

	if(led != NULL)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d016      	beq.n	800767a <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 800764c:	78bb      	ldrb	r3, [r7, #2]
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	4413      	add	r3, r2
 8007652:	78fa      	ldrb	r2, [r7, #3]
 8007654:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 8007656:	78ba      	ldrb	r2, [r7, #2]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800765e:	78ba      	ldrb	r2, [r7, #2]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	3204      	adds	r2, #4
 8007664:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8007668:	78bb      	ldrb	r3, [r7, #2]
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	4413      	add	r3, r2
 800766e:	7b9b      	ldrb	r3, [r3, #14]
 8007670:	461a      	mov	r2, r3
 8007672:	f005 fc3d 	bl	800cef0 <HAL_GPIO_WritePin>
		res = LED_OK;
 8007676:	2300      	movs	r3, #0
 8007678:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800767a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800767e:	4618      	mov	r0, r3
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
 800768e:	460b      	mov	r3, r1
 8007690:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8007692:	78fb      	ldrb	r3, [r7, #3]
 8007694:	461a      	mov	r2, r3
 8007696:	2101      	movs	r1, #1
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f7ff ffca 	bl	8007632 <led_write>
 800769e:	4603      	mov	r3, r0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	460b      	mov	r3, r1
 80076b2:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 80076b4:	78fb      	ldrb	r3, [r7, #3]
 80076b6:	461a      	mov	r2, r3
 80076b8:	2100      	movs	r1, #0
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff ffb9 	bl	8007632 <led_write>
 80076c0:	4603      	mov	r3, r0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
	...

080076cc <led_step>:

int8_t led_step(led_t* led, led_state_t state)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	460b      	mov	r3, r1
 80076d6:	70fb      	strb	r3, [r7, #3]
    int8_t res = LED_ERR;
 80076d8:	23ff      	movs	r3, #255	@ 0xff
 80076da:	73fb      	strb	r3, [r7, #15]

    if (led != NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d06c      	beq.n	80077bc <led_step+0xf0>
    {
        if (state != led->state)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	7b1b      	ldrb	r3, [r3, #12]
 80076e6:	78fa      	ldrb	r2, [r7, #3]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d008      	beq.n	80076fe <led_step+0x32>
        {
            led->step = 0U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	735a      	strb	r2, [r3, #13]
            led->state = state;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	78fa      	ldrb	r2, [r7, #3]
 80076f6:	731a      	strb	r2, [r3, #12]
            led->first_entry = 1U;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	741a      	strb	r2, [r3, #16]
        }

        switch (state)
 80076fe:	78fb      	ldrb	r3, [r7, #3]
 8007700:	2b05      	cmp	r3, #5
 8007702:	d845      	bhi.n	8007790 <led_step+0xc4>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <led_step+0x40>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007725 	.word	0x08007725
 8007710:	08007737 	.word	0x08007737
 8007714:	08007749 	.word	0x08007749
 8007718:	0800776d 	.word	0x0800776d
 800771c:	0800775b 	.word	0x0800775b
 8007720:	0800777f 	.word	0x0800777f
        {
            case OFF:
                if (led_mode_off(led) == LED_OK)
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 f84f 	bl	80077c8 <led_mode_off>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d13a      	bne.n	80077a6 <led_step+0xda>
                {
                    res = LED_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8007734:	e037      	b.n	80077a6 <led_step+0xda>

            case WHITE:
                if (led_mode_white(led) == LED_OK)
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f86d 	bl	8007816 <led_mode_white>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d133      	bne.n	80077aa <led_step+0xde>
                {
                    res = LED_OK;
 8007742:	2300      	movs	r3, #0
 8007744:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8007746:	e030      	b.n	80077aa <led_step+0xde>

            case RED:
                if (led_mode_red(led) == LED_OK)
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f000 f88d 	bl	8007868 <led_mode_red>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d12c      	bne.n	80077ae <led_step+0xe2>
                {
                    res = LED_OK;
 8007754:	2300      	movs	r3, #0
 8007756:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8007758:	e029      	b.n	80077ae <led_step+0xe2>

            case BLINKING_RED:
                if (led_mode_blinking_red(led) == LED_OK)
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f8ad 	bl	80078ba <led_mode_blinking_red>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d125      	bne.n	80077b2 <led_step+0xe6>
                {
                    res = LED_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800776a:	e022      	b.n	80077b2 <led_step+0xe6>

            case BLINKING_WHITE:
                if (led_mode_blinking_white(led) == LED_OK)
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f902 	bl	8007976 <led_mode_blinking_white>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d11e      	bne.n	80077b6 <led_step+0xea>
                {
                    res = LED_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800777c:	e01b      	b.n	80077b6 <led_step+0xea>

            case BLINKING_RED_SLOW:
                if (led_mode_blinking_red_slow(led) == LED_OK)
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f8ca 	bl	8007918 <led_mode_blinking_red_slow>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d117      	bne.n	80077ba <led_step+0xee>
                {
                    res = LED_OK;
 800778a:	2300      	movs	r3, #0
 800778c:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800778e:	e014      	b.n	80077ba <led_step+0xee>

            default:
                (void)led_off(led, LED_WHITE);
 8007790:	2101      	movs	r1, #1
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f7ff ff88 	bl	80076a8 <led_off>
                (void)led_off(led, LED_RED);
 8007798:	2100      	movs	r1, #0
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7ff ff84 	bl	80076a8 <led_off>
                res = LED_ERR;
 80077a0:	23ff      	movs	r3, #255	@ 0xff
 80077a2:	73fb      	strb	r3, [r7, #15]
                break;
 80077a4:	e00a      	b.n	80077bc <led_step+0xf0>
                break;
 80077a6:	bf00      	nop
 80077a8:	e008      	b.n	80077bc <led_step+0xf0>
                break;
 80077aa:	bf00      	nop
 80077ac:	e006      	b.n	80077bc <led_step+0xf0>
                break;
 80077ae:	bf00      	nop
 80077b0:	e004      	b.n	80077bc <led_step+0xf0>
                break;
 80077b2:	bf00      	nop
 80077b4:	e002      	b.n	80077bc <led_step+0xf0>
                break;
 80077b6:	bf00      	nop
 80077b8:	e000      	b.n	80077bc <led_step+0xf0>
                break;
 80077ba:	bf00      	nop
        }
    }

    return res;
 80077bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <led_mode_off>:



static int8_t led_mode_off(led_t* led)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
    int8_t res = LED_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73fb      	strb	r3, [r7, #15]

    if (led->step == 0U)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	7b5b      	ldrb	r3, [r3, #13]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d116      	bne.n	800780a <led_mode_off+0x42>
    {
        if ((led_off(led, LED_RED) == LED_OK) &&
 80077dc:	2100      	movs	r1, #0
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7ff ff62 	bl	80076a8 <led_off>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10d      	bne.n	8007806 <led_mode_off+0x3e>
            (led_off(led, LED_WHITE) == LED_OK))
 80077ea:	2101      	movs	r1, #1
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff ff5b 	bl	80076a8 <led_off>
 80077f2:	4603      	mov	r3, r0
        if ((led_off(led, LED_RED) == LED_OK) &&
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d106      	bne.n	8007806 <led_mode_off+0x3e>
        {
            led->step++;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	7b5b      	ldrb	r3, [r3, #13]
 80077fc:	3301      	adds	r3, #1
 80077fe:	b2da      	uxtb	r2, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	735a      	strb	r2, [r3, #13]
 8007804:	e001      	b.n	800780a <led_mode_off+0x42>
        }
        else
        {
            res = LED_ERR;
 8007806:	23ff      	movs	r3, #255	@ 0xff
 8007808:	73fb      	strb	r3, [r7, #15]
        }
    }

    return res;
 800780a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3710      	adds	r7, #16
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <led_mode_white>:


static int8_t led_mode_white(led_t* led)
{
 8007816:	b580      	push	{r7, lr}
 8007818:	b084      	sub	sp, #16
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
    int8_t res = LED_ERR;
 800781e:	23ff      	movs	r3, #255	@ 0xff
 8007820:	73fb      	strb	r3, [r7, #15]

    if (led->step != 0U)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	7b5b      	ldrb	r3, [r3, #13]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d002      	beq.n	8007830 <led_mode_white+0x1a>
    {
        res = LED_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	73fb      	strb	r3, [r7, #15]
 800782e:	e015      	b.n	800785c <led_mode_white+0x46>
    }
    else
    {
        if ((led_off(led, LED_RED) == LED_OK) &&
 8007830:	2100      	movs	r1, #0
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f7ff ff38 	bl	80076a8 <led_off>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d10e      	bne.n	800785c <led_mode_white+0x46>
            (led_on(led, LED_WHITE) == LED_OK))
 800783e:	2101      	movs	r1, #1
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff ff20 	bl	8007686 <led_on>
 8007846:	4603      	mov	r3, r0
        if ((led_off(led, LED_RED) == LED_OK) &&
 8007848:	2b00      	cmp	r3, #0
 800784a:	d107      	bne.n	800785c <led_mode_white+0x46>
        {
            led->step++;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	7b5b      	ldrb	r3, [r3, #13]
 8007850:	3301      	adds	r3, #1
 8007852:	b2da      	uxtb	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	735a      	strb	r2, [r3, #13]
            res = LED_OK;
 8007858:	2300      	movs	r3, #0
 800785a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return res;
 800785c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <led_mode_red>:

static int8_t led_mode_red(led_t* led)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
    int8_t res = LED_ERR;
 8007870:	23ff      	movs	r3, #255	@ 0xff
 8007872:	73fb      	strb	r3, [r7, #15]

    if (led->step != 0U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	7b5b      	ldrb	r3, [r3, #13]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d002      	beq.n	8007882 <led_mode_red+0x1a>
    {
        res = LED_OK;
 800787c:	2300      	movs	r3, #0
 800787e:	73fb      	strb	r3, [r7, #15]
 8007880:	e015      	b.n	80078ae <led_mode_red+0x46>
    }
    else
    {
        if ((led_on(led, LED_RED) == LED_OK) &&
 8007882:	2100      	movs	r1, #0
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f7ff fefe 	bl	8007686 <led_on>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d10e      	bne.n	80078ae <led_mode_red+0x46>
            (led_off(led, LED_WHITE) == LED_OK))
 8007890:	2101      	movs	r1, #1
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f7ff ff08 	bl	80076a8 <led_off>
 8007898:	4603      	mov	r3, r0
        if ((led_on(led, LED_RED) == LED_OK) &&
 800789a:	2b00      	cmp	r3, #0
 800789c:	d107      	bne.n	80078ae <led_mode_red+0x46>
        {
            led->step++;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	7b5b      	ldrb	r3, [r3, #13]
 80078a2:	3301      	adds	r3, #1
 80078a4:	b2da      	uxtb	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	735a      	strb	r2, [r3, #13]
            res = LED_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	73fb      	strb	r3, [r7, #15]
        }
    }

    return res;
 80078ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <led_mode_blinking_red>:

static int8_t led_mode_blinking_red(led_t* led)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b082      	sub	sp, #8
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
    if (led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	7bdb      	ldrb	r3, [r3, #15]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <led_mode_blinking_red+0x18>
    	(void)led_off(led, LED_WHITE);
 80078ca:	2101      	movs	r1, #1
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f7ff feeb 	bl	80076a8 <led_off>
    }
    if (led->step < RED_STEPS_ON) {
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	7b5b      	ldrb	r3, [r3, #13]
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d808      	bhi.n	80078ec <led_mode_blinking_red+0x32>
        if (led->pinState[LED_RED] != GPIO_PIN_SET){
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	7b9b      	ldrb	r3, [r3, #14]
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d00c      	beq.n	80078fc <led_mode_blinking_red+0x42>
        	(void)led_on(led, LED_RED);
 80078e2:	2100      	movs	r1, #0
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff fece 	bl	8007686 <led_on>
 80078ea:	e007      	b.n	80078fc <led_mode_blinking_red+0x42>
        }
    }
    else {
        if (led->pinState[LED_RED] != GPIO_PIN_RESET){
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	7b9b      	ldrb	r3, [r3, #14]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d003      	beq.n	80078fc <led_mode_blinking_red+0x42>
        	(void)led_off(led, LED_RED);
 80078f4:	2100      	movs	r1, #0
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f7ff fed6 	bl	80076a8 <led_off>
        }
    }

    led->step = (led->step + 1U) % BLINKING_RED_STEPS;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	7b5b      	ldrb	r3, [r3, #13]
 8007900:	3301      	adds	r3, #1
 8007902:	b2db      	uxtb	r3, r3
 8007904:	f003 0307 	and.w	r3, r3, #7
 8007908:	b2da      	uxtb	r2, r3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	735a      	strb	r2, [r3, #13]

    return LED_OK;
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	3708      	adds	r7, #8
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <led_mode_blinking_red_slow>:

static int8_t led_mode_blinking_red_slow(led_t* led)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
    if (led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	7bdb      	ldrb	r3, [r3, #15]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d003      	beq.n	8007930 <led_mode_blinking_red_slow+0x18>
    	(void)led_off(led, LED_WHITE);
 8007928:	2101      	movs	r1, #1
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7ff febc 	bl	80076a8 <led_off>
    }

    if (led->step < RED_STEPS_SLOW_ON) {
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	7b5b      	ldrb	r3, [r3, #13]
 8007934:	2b07      	cmp	r3, #7
 8007936:	d808      	bhi.n	800794a <led_mode_blinking_red_slow+0x32>
        if (led->pinState[LED_RED] != GPIO_PIN_SET){
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	7b9b      	ldrb	r3, [r3, #14]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d00c      	beq.n	800795a <led_mode_blinking_red_slow+0x42>
        	(void)led_on(led, LED_RED);
 8007940:	2100      	movs	r1, #0
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff fe9f 	bl	8007686 <led_on>
 8007948:	e007      	b.n	800795a <led_mode_blinking_red_slow+0x42>
        }

    }
    else {
        if (led->pinState[LED_RED] != GPIO_PIN_RESET){
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	7b9b      	ldrb	r3, [r3, #14]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <led_mode_blinking_red_slow+0x42>
        	(void)led_off(led, LED_RED);
 8007952:	2100      	movs	r1, #0
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f7ff fea7 	bl	80076a8 <led_off>
        }

    }

    led->step = (led->step + 1U) % BLINKING_RED_SLOW_STEPS;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	7b5b      	ldrb	r3, [r3, #13]
 800795e:	3301      	adds	r3, #1
 8007960:	b2db      	uxtb	r3, r3
 8007962:	f003 030f 	and.w	r3, r3, #15
 8007966:	b2da      	uxtb	r2, r3
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	735a      	strb	r2, [r3, #13]

    return LED_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3708      	adds	r7, #8
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <led_mode_blinking_white>:



static int8_t led_mode_blinking_white(led_t* led)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b082      	sub	sp, #8
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
    if (led->pinState[LED_RED] != GPIO_PIN_RESET){
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	7b9b      	ldrb	r3, [r3, #14]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d003      	beq.n	800798e <led_mode_blinking_white+0x18>
    	(void)led_off(led, LED_RED);
 8007986:	2100      	movs	r1, #0
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f7ff fe8d 	bl	80076a8 <led_off>
    }


    if (led->step < WHITE_STEPS_ON) {
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	7b5b      	ldrb	r3, [r3, #13]
 8007992:	2b07      	cmp	r3, #7
 8007994:	d808      	bhi.n	80079a8 <led_mode_blinking_white+0x32>
        if (led->pinState[LED_WHITE] != GPIO_PIN_SET){
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	7bdb      	ldrb	r3, [r3, #15]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d00c      	beq.n	80079b8 <led_mode_blinking_white+0x42>
        	(void)led_on(led, LED_WHITE);
 800799e:	2101      	movs	r1, #1
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f7ff fe70 	bl	8007686 <led_on>
 80079a6:	e007      	b.n	80079b8 <led_mode_blinking_white+0x42>
        }
    } else {
        if (led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	7bdb      	ldrb	r3, [r3, #15]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d003      	beq.n	80079b8 <led_mode_blinking_white+0x42>
        	(void)led_off(led, LED_WHITE);
 80079b0:	2101      	movs	r1, #1
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7ff fe78 	bl	80076a8 <led_off>
        }

    }

    led->step = (led->step + 1U) % BLINKING_WHITE_STEPS;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	7b5b      	ldrb	r3, [r3, #13]
 80079bc:	3301      	adds	r3, #1
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	f003 030f 	and.w	r3, r3, #15
 80079c4:	b2da      	uxtb	r2, r3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	735a      	strb	r2, [r3, #13]

    return LED_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3708      	adds	r7, #8
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}

080079d4 <lfsr_next>:
static void rear_sign_green(void);
static void rear_sign_red(void);
static void rear_sign_yellow(void);

static inline uint16_t lfsr_next(void)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
    uint16_t lsb = lfsr & 1U;
 80079da:	4b0e      	ldr	r3, [pc, #56]	@ (8007a14 <lfsr_next+0x40>)
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	f003 0301 	and.w	r3, r3, #1
 80079e2:	80fb      	strh	r3, [r7, #6]
    lfsr >>= 1U;
 80079e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007a14 <lfsr_next+0x40>)
 80079e6:	881b      	ldrh	r3, [r3, #0]
 80079e8:	085b      	lsrs	r3, r3, #1
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	4b09      	ldr	r3, [pc, #36]	@ (8007a14 <lfsr_next+0x40>)
 80079ee:	801a      	strh	r2, [r3, #0]
    if (lsb != 0U)
 80079f0:	88fb      	ldrh	r3, [r7, #6]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d006      	beq.n	8007a04 <lfsr_next+0x30>
    {
        lfsr ^= 0xB400U;
 80079f6:	4b07      	ldr	r3, [pc, #28]	@ (8007a14 <lfsr_next+0x40>)
 80079f8:	881a      	ldrh	r2, [r3, #0]
 80079fa:	4b07      	ldr	r3, [pc, #28]	@ (8007a18 <lfsr_next+0x44>)
 80079fc:	4053      	eors	r3, r2
 80079fe:	b29a      	uxth	r2, r3
 8007a00:	4b04      	ldr	r3, [pc, #16]	@ (8007a14 <lfsr_next+0x40>)
 8007a02:	801a      	strh	r2, [r3, #0]
    }
    return lfsr;
 8007a04:	4b03      	ldr	r3, [pc, #12]	@ (8007a14 <lfsr_next+0x40>)
 8007a06:	881b      	ldrh	r3, [r3, #0]
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	370c      	adds	r7, #12
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr
 8007a14:	20000026 	.word	0x20000026
 8007a18:	ffffb400 	.word	0xffffb400

08007a1c <random_rainbow>:

static inline void random_rainbow(uint8_t *r, uint8_t *g, uint8_t *b)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	60b9      	str	r1, [r7, #8]
 8007a26:	607a      	str	r2, [r7, #4]
    switch (lfsr_next() % 6U)
 8007a28:	f7ff ffd4 	bl	80079d4 <lfsr_next>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	461a      	mov	r2, r3
 8007a30:	4b2c      	ldr	r3, [pc, #176]	@ (8007ae4 <random_rainbow+0xc8>)
 8007a32:	fba3 1302 	umull	r1, r3, r3, r2
 8007a36:	0899      	lsrs	r1, r3, #2
 8007a38:	460b      	mov	r3, r1
 8007a3a:	005b      	lsls	r3, r3, #1
 8007a3c:	440b      	add	r3, r1
 8007a3e:	005b      	lsls	r3, r3, #1
 8007a40:	1ad3      	subs	r3, r2, r3
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d83f      	bhi.n	8007ac8 <random_rainbow+0xac>
 8007a48:	a201      	add	r2, pc, #4	@ (adr r2, 8007a50 <random_rainbow+0x34>)
 8007a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4e:	bf00      	nop
 8007a50:	08007a65 	.word	0x08007a65
 8007a54:	08007a79 	.word	0x08007a79
 8007a58:	08007a8d 	.word	0x08007a8d
 8007a5c:	08007aa1 	.word	0x08007aa1
 8007a60:	08007ab5 	.word	0x08007ab5
    {
        case 0U:
            *r = 255U; *g = 0U;   *b = 0U;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	22ff      	movs	r2, #255	@ 0xff
 8007a68:	701a      	strb	r2, [r3, #0]
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	701a      	strb	r2, [r3, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	701a      	strb	r2, [r3, #0]
            break;
 8007a76:	e031      	b.n	8007adc <random_rainbow+0xc0>
        case 1U:
            *r = 255U; *g = 80U;  *b = 0U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	22ff      	movs	r2, #255	@ 0xff
 8007a7c:	701a      	strb	r2, [r3, #0]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2250      	movs	r2, #80	@ 0x50
 8007a82:	701a      	strb	r2, [r3, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	701a      	strb	r2, [r3, #0]
            break;
 8007a8a:	e027      	b.n	8007adc <random_rainbow+0xc0>
        case 2U:
            *r = 255U; *g = 255U; *b = 0U;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	22ff      	movs	r2, #255	@ 0xff
 8007a90:	701a      	strb	r2, [r3, #0]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	22ff      	movs	r2, #255	@ 0xff
 8007a96:	701a      	strb	r2, [r3, #0]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	701a      	strb	r2, [r3, #0]
            break;
 8007a9e:	e01d      	b.n	8007adc <random_rainbow+0xc0>
        case 3U:
            *r = 0U;   *g = 255U; *b = 0U;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	22ff      	movs	r2, #255	@ 0xff
 8007aaa:	701a      	strb	r2, [r3, #0]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	701a      	strb	r2, [r3, #0]
            break;
 8007ab2:	e013      	b.n	8007adc <random_rainbow+0xc0>
        case 4U:
            *r = 0U;   *g = 0U;   *b = 255U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	2200      	movs	r2, #0
 8007abe:	701a      	strb	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	22ff      	movs	r2, #255	@ 0xff
 8007ac4:	701a      	strb	r2, [r3, #0]
            break;
 8007ac6:	e009      	b.n	8007adc <random_rainbow+0xc0>
        default:
            *r = 160U; *g = 0U;   *b = 255U;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	22a0      	movs	r2, #160	@ 0xa0
 8007acc:	701a      	strb	r2, [r3, #0]
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	701a      	strb	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	22ff      	movs	r2, #255	@ 0xff
 8007ad8:	701a      	strb	r2, [r3, #0]
            break;
 8007ada:	bf00      	nop
    }
}
 8007adc:	bf00      	nop
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	aaaaaaab 	.word	0xaaaaaaab

08007ae8 <scale8>:

static inline uint8_t scale8(uint8_t x, uint8_t scale)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	4603      	mov	r3, r0
 8007af0:	460a      	mov	r2, r1
 8007af2:	71fb      	strb	r3, [r7, #7]
 8007af4:	4613      	mov	r3, r2
 8007af6:	71bb      	strb	r3, [r7, #6]
    return (uint8_t)(((uint16_t)x * (uint16_t)scale) >> 8U);
 8007af8:	79fb      	ldrb	r3, [r7, #7]
 8007afa:	79ba      	ldrb	r2, [r7, #6]
 8007afc:	fb02 f303 	mul.w	r3, r2, r3
 8007b00:	121b      	asrs	r3, r3, #8
 8007b02:	b2db      	uxtb	r3, r3
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <led_stripe_init>:

led_status_t led_stripe_init(const led_stripes_config_t *cfg)
{
 8007b10:	b5b0      	push	{r4, r5, r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
    led_status_t status = LED_STRIPE_ERR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	73fb      	strb	r3, [r7, #15]

    if (cfg != NULL)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d039      	beq.n	8007b96 <led_stripe_init+0x86>
    {
        g_led_bus.cfg = *cfg;
 8007b22:	4a1f      	ldr	r2, [pc, #124]	@ (8007ba0 <led_stripe_init+0x90>)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4614      	mov	r4, r2
 8007b28:	461d      	mov	r5, r3
 8007b2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b2e:	682b      	ldr	r3, [r5, #0]
 8007b30:	6023      	str	r3, [r4, #0]
        g_led_bus.wr_buf_p = 0U;
 8007b32:	4b1b      	ldr	r3, [pc, #108]	@ (8007ba0 <led_stripe_init+0x90>)
 8007b34:	2200      	movs	r2, #0
 8007b36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        g_led_bus.dirty = 0U;
 8007b3a:	4b19      	ldr	r3, [pc, #100]	@ (8007ba0 <led_stripe_init+0x90>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        (void)memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 8007b42:	223f      	movs	r2, #63	@ 0x3f
 8007b44:	2100      	movs	r1, #0
 8007b46:	4817      	ldr	r0, [pc, #92]	@ (8007ba4 <led_stripe_init+0x94>)
 8007b48:	f00e faa1 	bl	801608e <memset>
        (void)memset(g_led_bus.wr_buf, 0, sizeof(g_led_bus.wr_buf));
 8007b4c:	2230      	movs	r2, #48	@ 0x30
 8007b4e:	2100      	movs	r1, #0
 8007b50:	4815      	ldr	r0, [pc, #84]	@ (8007ba8 <led_stripe_init+0x98>)
 8007b52:	f00e fa9c 	bl	801608e <memset>

        rear_led.bus = &g_led_bus;
 8007b56:	4b15      	ldr	r3, [pc, #84]	@ (8007bac <led_stripe_init+0x9c>)
 8007b58:	4a11      	ldr	r2, [pc, #68]	@ (8007ba0 <led_stripe_init+0x90>)
 8007b5a:	601a      	str	r2, [r3, #0]
        rear_led.start = LED_REAR_LED_START;
 8007b5c:	4b13      	ldr	r3, [pc, #76]	@ (8007bac <led_stripe_init+0x9c>)
 8007b5e:	2208      	movs	r2, #8
 8007b60:	809a      	strh	r2, [r3, #4]
        rear_led.end = LED_REAR_LED_END;
 8007b62:	4b12      	ldr	r3, [pc, #72]	@ (8007bac <led_stripe_init+0x9c>)
 8007b64:	2214      	movs	r2, #20
 8007b66:	80da      	strh	r2, [r3, #6]
        rear_led.last_animation = IDLE;
 8007b68:	4b10      	ldr	r3, [pc, #64]	@ (8007bac <led_stripe_init+0x9c>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	721a      	strb	r2, [r3, #8]
        rear_led.step = 0U;
 8007b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8007bac <led_stripe_init+0x9c>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	815a      	strh	r2, [r3, #10]

        rear_sign.bus = &g_led_bus;
 8007b74:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb0 <led_stripe_init+0xa0>)
 8007b76:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba0 <led_stripe_init+0x90>)
 8007b78:	601a      	str	r2, [r3, #0]
        rear_sign.start = LED_REAR_SIGN_START;
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <led_stripe_init+0xa0>)
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	809a      	strh	r2, [r3, #4]
        rear_sign.end = LED_REAR_SIGN_END;
 8007b80:	4b0b      	ldr	r3, [pc, #44]	@ (8007bb0 <led_stripe_init+0xa0>)
 8007b82:	2207      	movs	r2, #7
 8007b84:	80da      	strh	r2, [r3, #6]
        rear_sign.last_animation = IDLE;
 8007b86:	4b0a      	ldr	r3, [pc, #40]	@ (8007bb0 <led_stripe_init+0xa0>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	721a      	strb	r2, [r3, #8]
        rear_sign.step = 0U;
 8007b8c:	4b08      	ldr	r3, [pc, #32]	@ (8007bb0 <led_stripe_init+0xa0>)
 8007b8e:	2200      	movs	r2, #0
 8007b90:	815a      	strh	r2, [r3, #10]

        status = LED_STRIPE_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8007ba0:	200029e4 	.word	0x200029e4
 8007ba4:	200029f8 	.word	0x200029f8
 8007ba8:	20002a37 	.word	0x20002a37
 8007bac:	20002a70 	.word	0x20002a70
 8007bb0:	20002a7c 	.word	0x20002a7c

08007bb4 <rear_led_step>:

void rear_led_step(REAR_LED_TYPE animation)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b082      	sub	sp, #8
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	71fb      	strb	r3, [r7, #7]
    if (g_led_bus.wr_buf_p == 0U)
 8007bbe:	4b25      	ldr	r3, [pc, #148]	@ (8007c54 <rear_led_step+0xa0>)
 8007bc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d141      	bne.n	8007c4c <rear_led_step+0x98>
    {
        if (animation != rear_led.last_animation)
 8007bc8:	4b23      	ldr	r3, [pc, #140]	@ (8007c58 <rear_led_step+0xa4>)
 8007bca:	7a1b      	ldrb	r3, [r3, #8]
 8007bcc:	79fa      	ldrb	r2, [r7, #7]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d005      	beq.n	8007bde <rear_led_step+0x2a>
        {
            rear_led.step = 0U;
 8007bd2:	4b21      	ldr	r3, [pc, #132]	@ (8007c58 <rear_led_step+0xa4>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	815a      	strh	r2, [r3, #10]
            rear_led.last_animation = animation;
 8007bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8007c58 <rear_led_step+0xa4>)
 8007bda:	79fb      	ldrb	r3, [r7, #7]
 8007bdc:	7213      	strb	r3, [r2, #8]
        }

        switch (animation)
 8007bde:	79fb      	ldrb	r3, [r7, #7]
 8007be0:	2b08      	cmp	r3, #8
 8007be2:	d830      	bhi.n	8007c46 <rear_led_step+0x92>
 8007be4:	a201      	add	r2, pc, #4	@ (adr r2, 8007bec <rear_led_step+0x38>)
 8007be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bea:	bf00      	nop
 8007bec:	08007c11 	.word	0x08007c11
 8007bf0:	08007c17 	.word	0x08007c17
 8007bf4:	08007c1d 	.word	0x08007c1d
 8007bf8:	08007c23 	.word	0x08007c23
 8007bfc:	08007c29 	.word	0x08007c29
 8007c00:	08007c2f 	.word	0x08007c2f
 8007c04:	08007c35 	.word	0x08007c35
 8007c08:	08007c3b 	.word	0x08007c3b
 8007c0c:	08007c41 	.word	0x08007c41
        {
            case IDLE:
                rear_led_off();
 8007c10:	f000 f86a 	bl	8007ce8 <rear_led_off>
                break;
 8007c14:	e01a      	b.n	8007c4c <rear_led_step+0x98>
            case BACKLIGHTS:
                rear_led_anim_backlights();
 8007c16:	f000 f947 	bl	8007ea8 <rear_led_anim_backlights>
                break;
 8007c1a:	e017      	b.n	8007c4c <rear_led_step+0x98>
            case BRAKING_LIGHTS:
                rear_led_anim_stop();
 8007c1c:	f000 f924 	bl	8007e68 <rear_led_anim_stop>
                break;
 8007c20:	e014      	b.n	8007c4c <rear_led_step+0x98>
            case BACKWARD_LIGHTS:
                rear_led_anim_backward();
 8007c22:	f000 fad5 	bl	80081d0 <rear_led_anim_backward>
                break;
 8007c26:	e011      	b.n	8007c4c <rear_led_step+0x98>
            case ARROW_LEFT:
                rear_led_anim_arrow_left();
 8007c28:	f000 fa30 	bl	800808c <rear_led_anim_arrow_left>
                break;
 8007c2c:	e00e      	b.n	8007c4c <rear_led_step+0x98>
            case ARROW_RIGHT:
                rear_led_anim_arrow_right();
 8007c2e:	f000 f98b 	bl	8007f48 <rear_led_anim_arrow_right>
                break;
 8007c32:	e00b      	b.n	8007c4c <rear_led_step+0x98>
            case SPECIAL_LIGHTS:
                rear_led_special_lights();
 8007c34:	f000 f898 	bl	8007d68 <rear_led_special_lights>
                break;
 8007c38:	e008      	b.n	8007c4c <rear_led_step+0x98>
            case EMERGENCY_LIGHTS:
                rear_led_emercency_lights();
 8007c3a:	f000 f8bd 	bl	8007db8 <rear_led_emercency_lights>
                break;
 8007c3e:	e005      	b.n	8007c4c <rear_led_step+0x98>
            case DEGRADED_LIGHTS:
                rear_led_degraded_lights();
 8007c40:	f000 f8f2 	bl	8007e28 <rear_led_degraded_lights>
                break;
 8007c44:	e002      	b.n	8007c4c <rear_led_step+0x98>
            default:
                rear_led_off();
 8007c46:	f000 f84f 	bl	8007ce8 <rear_led_off>
                break;
 8007c4a:	bf00      	nop
        }
    }
}
 8007c4c:	bf00      	nop
 8007c4e:	3708      	adds	r7, #8
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	200029e4 	.word	0x200029e4
 8007c58:	20002a70 	.word	0x20002a70

08007c5c <rear_sign_step>:

void rear_sign_step(REAR_SIGN_TYPE animation)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	4603      	mov	r3, r0
 8007c64:	71fb      	strb	r3, [r7, #7]
    if (g_led_bus.wr_buf_p == 0U)
 8007c66:	4b1e      	ldr	r3, [pc, #120]	@ (8007ce0 <rear_sign_step+0x84>)
 8007c68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d132      	bne.n	8007cd6 <rear_sign_step+0x7a>
    {
        if (animation != rear_sign.last_animation)
 8007c70:	4b1c      	ldr	r3, [pc, #112]	@ (8007ce4 <rear_sign_step+0x88>)
 8007c72:	7a1b      	ldrb	r3, [r3, #8]
 8007c74:	79fa      	ldrb	r2, [r7, #7]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d005      	beq.n	8007c86 <rear_sign_step+0x2a>
        {
            rear_sign.step = 0U;
 8007c7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ce4 <rear_sign_step+0x88>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	815a      	strh	r2, [r3, #10]
            rear_sign.last_animation = animation;
 8007c80:	4a18      	ldr	r2, [pc, #96]	@ (8007ce4 <rear_sign_step+0x88>)
 8007c82:	79fb      	ldrb	r3, [r7, #7]
 8007c84:	7213      	strb	r3, [r2, #8]
        }

        switch (animation)
 8007c86:	79fb      	ldrb	r3, [r7, #7]
 8007c88:	2b05      	cmp	r3, #5
 8007c8a:	d821      	bhi.n	8007cd0 <rear_sign_step+0x74>
 8007c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c94 <rear_sign_step+0x38>)
 8007c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c92:	bf00      	nop
 8007c94:	08007cad 	.word	0x08007cad
 8007c98:	08007cb3 	.word	0x08007cb3
 8007c9c:	08007cb9 	.word	0x08007cb9
 8007ca0:	08007cbf 	.word	0x08007cbf
 8007ca4:	08007cc5 	.word	0x08007cc5
 8007ca8:	08007ccb 	.word	0x08007ccb
        {
            case SIGN_OFF:
                rear_sign_off();
 8007cac:	f000 f83c 	bl	8007d28 <rear_sign_off>
                break;
 8007cb0:	e011      	b.n	8007cd6 <rear_sign_step+0x7a>
            case SIGN_WHITE:
                rear_sign_white();
 8007cb2:	f000 faad 	bl	8008210 <rear_sign_white>
                break;
 8007cb6:	e00e      	b.n	8007cd6 <rear_sign_step+0x7a>
            case SIGN_GREEN:
                rear_sign_green();
 8007cb8:	f000 faea 	bl	8008290 <rear_sign_green>
                break;
 8007cbc:	e00b      	b.n	8007cd6 <rear_sign_step+0x7a>
            case SIGN_ORANGE:
                rear_sign_orange();
 8007cbe:	f000 fb07 	bl	80082d0 <rear_sign_orange>
                break;
 8007cc2:	e008      	b.n	8007cd6 <rear_sign_step+0x7a>
            case SIGN_RED:
                rear_sign_red();
 8007cc4:	f000 fac4 	bl	8008250 <rear_sign_red>
                break;
 8007cc8:	e005      	b.n	8007cd6 <rear_sign_step+0x7a>
            case SIGN_YELLOW:
                rear_sign_yellow();
 8007cca:	f000 fb21 	bl	8008310 <rear_sign_yellow>
                break;
 8007cce:	e002      	b.n	8007cd6 <rear_sign_step+0x7a>
            default:
                rear_sign_off();
 8007cd0:	f000 f82a 	bl	8007d28 <rear_sign_off>
                break;
 8007cd4:	bf00      	nop
        }
    }
}
 8007cd6:	bf00      	nop
 8007cd8:	3708      	adds	r7, #8
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	200029e4 	.word	0x200029e4
 8007ce4:	20002a7c 	.word	0x20002a7c

08007ce8 <rear_led_off>:

static void rear_led_off(void)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af02      	add	r7, sp, #8
    if (rear_led.step == 0U)
 8007cee:	4b0c      	ldr	r3, [pc, #48]	@ (8007d20 <rear_led_off+0x38>)
 8007cf0:	895b      	ldrh	r3, [r3, #10]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d110      	bne.n	8007d18 <rear_led_off+0x30>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 0U, 0U, 0U);
 8007cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8007d20 <rear_led_off+0x38>)
 8007cf8:	8898      	ldrh	r0, [r3, #4]
 8007cfa:	4b09      	ldr	r3, [pc, #36]	@ (8007d20 <rear_led_off+0x38>)
 8007cfc:	88d9      	ldrh	r1, [r3, #6]
 8007cfe:	2300      	movs	r3, #0
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	2300      	movs	r3, #0
 8007d04:	2200      	movs	r2, #0
 8007d06:	f000 fb61 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8007d0a:	4b06      	ldr	r3, [pc, #24]	@ (8007d24 <rear_led_off+0x3c>)
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step = 1U;
 8007d12:	4b03      	ldr	r3, [pc, #12]	@ (8007d20 <rear_led_off+0x38>)
 8007d14:	2201      	movs	r2, #1
 8007d16:	815a      	strh	r2, [r3, #10]
    }
}
 8007d18:	bf00      	nop
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	20002a70 	.word	0x20002a70
 8007d24:	200029e4 	.word	0x200029e4

08007d28 <rear_sign_off>:

static void rear_sign_off(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af02      	add	r7, sp, #8
    if (rear_sign.step == 0U)
 8007d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d60 <rear_sign_off+0x38>)
 8007d30:	895b      	ldrh	r3, [r3, #10]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d110      	bne.n	8007d58 <rear_sign_off+0x30>
    {
        led_set_RGB_range(rear_sign.start, rear_sign.end, 0U, 0U, 0U);
 8007d36:	4b0a      	ldr	r3, [pc, #40]	@ (8007d60 <rear_sign_off+0x38>)
 8007d38:	8898      	ldrh	r0, [r3, #4]
 8007d3a:	4b09      	ldr	r3, [pc, #36]	@ (8007d60 <rear_sign_off+0x38>)
 8007d3c:	88d9      	ldrh	r1, [r3, #6]
 8007d3e:	2300      	movs	r3, #0
 8007d40:	9300      	str	r3, [sp, #0]
 8007d42:	2300      	movs	r3, #0
 8007d44:	2200      	movs	r2, #0
 8007d46:	f000 fb41 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8007d4a:	4b06      	ldr	r3, [pc, #24]	@ (8007d64 <rear_sign_off+0x3c>)
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_sign.step = 1U;
 8007d52:	4b03      	ldr	r3, [pc, #12]	@ (8007d60 <rear_sign_off+0x38>)
 8007d54:	2201      	movs	r2, #1
 8007d56:	815a      	strh	r2, [r3, #10]
    }
}
 8007d58:	bf00      	nop
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	20002a7c 	.word	0x20002a7c
 8007d64:	200029e4 	.word	0x200029e4

08007d68 <rear_led_special_lights>:

static void rear_led_special_lights(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
    uint8_t r;
    uint8_t g;
    uint8_t b;

    for (uint16_t i = rear_led.start; i <= rear_led.end; i++)
 8007d6e:	4b10      	ldr	r3, [pc, #64]	@ (8007db0 <rear_led_special_lights+0x48>)
 8007d70:	889b      	ldrh	r3, [r3, #4]
 8007d72:	80fb      	strh	r3, [r7, #6]
 8007d74:	e00f      	b.n	8007d96 <rear_led_special_lights+0x2e>
    {
        random_rainbow(&r, &g, &b);
 8007d76:	1cfa      	adds	r2, r7, #3
 8007d78:	1d39      	adds	r1, r7, #4
 8007d7a:	1d7b      	adds	r3, r7, #5
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7ff fe4d 	bl	8007a1c <random_rainbow>
        led_set_RGB((uint8_t)i, r, g, b);
 8007d82:	88fb      	ldrh	r3, [r7, #6]
 8007d84:	b2d8      	uxtb	r0, r3
 8007d86:	7979      	ldrb	r1, [r7, #5]
 8007d88:	793a      	ldrb	r2, [r7, #4]
 8007d8a:	78fb      	ldrb	r3, [r7, #3]
 8007d8c:	f000 fae0 	bl	8008350 <led_set_RGB>
    for (uint16_t i = rear_led.start; i <= rear_led.end; i++)
 8007d90:	88fb      	ldrh	r3, [r7, #6]
 8007d92:	3301      	adds	r3, #1
 8007d94:	80fb      	strh	r3, [r7, #6]
 8007d96:	4b06      	ldr	r3, [pc, #24]	@ (8007db0 <rear_led_special_lights+0x48>)
 8007d98:	88db      	ldrh	r3, [r3, #6]
 8007d9a:	88fa      	ldrh	r2, [r7, #6]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d9ea      	bls.n	8007d76 <rear_led_special_lights+0xe>
    }

    g_led_bus.dirty = 1U;
 8007da0:	4b04      	ldr	r3, [pc, #16]	@ (8007db4 <rear_led_special_lights+0x4c>)
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
}
 8007da8:	bf00      	nop
 8007daa:	3708      	adds	r7, #8
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	20002a70 	.word	0x20002a70
 8007db4:	200029e4 	.word	0x200029e4

08007db8 <rear_led_emercency_lights>:

static void rear_led_emercency_lights(void)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af02      	add	r7, sp, #8
    if (rear_led.step == 0U)
 8007dbe:	4b18      	ldr	r3, [pc, #96]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007dc0:	895b      	ldrh	r3, [r3, #10]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d10e      	bne.n	8007de4 <rear_led_emercency_lights+0x2c>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 255U, 0U, 0U);
 8007dc6:	4b16      	ldr	r3, [pc, #88]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007dc8:	8898      	ldrh	r0, [r3, #4]
 8007dca:	4b15      	ldr	r3, [pc, #84]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007dcc:	88d9      	ldrh	r1, [r3, #6]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	22ff      	movs	r2, #255	@ 0xff
 8007dd6:	f000 faf9 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8007dda:	4b12      	ldr	r3, [pc, #72]	@ (8007e24 <rear_led_emercency_lights+0x6c>)
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8007de2:	e011      	b.n	8007e08 <rear_led_emercency_lights+0x50>
    }
    else if (rear_led.step == (EMERGENCY_PERIOD / 2U))
 8007de4:	4b0e      	ldr	r3, [pc, #56]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007de6:	895b      	ldrh	r3, [r3, #10]
 8007de8:	2b08      	cmp	r3, #8
 8007dea:	d10d      	bne.n	8007e08 <rear_led_emercency_lights+0x50>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 0U, 0U, 0U);
 8007dec:	4b0c      	ldr	r3, [pc, #48]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007dee:	8898      	ldrh	r0, [r3, #4]
 8007df0:	4b0b      	ldr	r3, [pc, #44]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007df2:	88d9      	ldrh	r1, [r3, #6]
 8007df4:	2300      	movs	r3, #0
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	2300      	movs	r3, #0
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f000 fae6 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8007e00:	4b08      	ldr	r3, [pc, #32]	@ (8007e24 <rear_led_emercency_lights+0x6c>)
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    }
    else
    {
    }

    rear_led.step = (uint16_t)((rear_led.step + 1U) % EMERGENCY_PERIOD);
 8007e08:	4b05      	ldr	r3, [pc, #20]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007e0a:	895b      	ldrh	r3, [r3, #10]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	f003 030f 	and.w	r3, r3, #15
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	4b02      	ldr	r3, [pc, #8]	@ (8007e20 <rear_led_emercency_lights+0x68>)
 8007e18:	815a      	strh	r2, [r3, #10]
}
 8007e1a:	bf00      	nop
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	20002a70 	.word	0x20002a70
 8007e24:	200029e4 	.word	0x200029e4

08007e28 <rear_led_degraded_lights>:

static void rear_led_degraded_lights(void)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af02      	add	r7, sp, #8
    if (rear_led.step == 0U)
 8007e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8007e60 <rear_led_degraded_lights+0x38>)
 8007e30:	895b      	ldrh	r3, [r3, #10]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d110      	bne.n	8007e58 <rear_led_degraded_lights+0x30>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 255U, 255U, 0U);
 8007e36:	4b0a      	ldr	r3, [pc, #40]	@ (8007e60 <rear_led_degraded_lights+0x38>)
 8007e38:	8898      	ldrh	r0, [r3, #4]
 8007e3a:	4b09      	ldr	r3, [pc, #36]	@ (8007e60 <rear_led_degraded_lights+0x38>)
 8007e3c:	88d9      	ldrh	r1, [r3, #6]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	23ff      	movs	r3, #255	@ 0xff
 8007e44:	22ff      	movs	r2, #255	@ 0xff
 8007e46:	f000 fac1 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8007e4a:	4b06      	ldr	r3, [pc, #24]	@ (8007e64 <rear_led_degraded_lights+0x3c>)
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step = 1U;
 8007e52:	4b03      	ldr	r3, [pc, #12]	@ (8007e60 <rear_led_degraded_lights+0x38>)
 8007e54:	2201      	movs	r2, #1
 8007e56:	815a      	strh	r2, [r3, #10]
    }
}
 8007e58:	bf00      	nop
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	20002a70 	.word	0x20002a70
 8007e64:	200029e4 	.word	0x200029e4

08007e68 <rear_led_anim_stop>:

static void rear_led_anim_stop(void)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af02      	add	r7, sp, #8
    if (rear_led.step == 0U)
 8007e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea0 <rear_led_anim_stop+0x38>)
 8007e70:	895b      	ldrh	r3, [r3, #10]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d110      	bne.n	8007e98 <rear_led_anim_stop+0x30>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 255U, 0U, 0U);
 8007e76:	4b0a      	ldr	r3, [pc, #40]	@ (8007ea0 <rear_led_anim_stop+0x38>)
 8007e78:	8898      	ldrh	r0, [r3, #4]
 8007e7a:	4b09      	ldr	r3, [pc, #36]	@ (8007ea0 <rear_led_anim_stop+0x38>)
 8007e7c:	88d9      	ldrh	r1, [r3, #6]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	2300      	movs	r3, #0
 8007e84:	22ff      	movs	r2, #255	@ 0xff
 8007e86:	f000 faa1 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8007e8a:	4b06      	ldr	r3, [pc, #24]	@ (8007ea4 <rear_led_anim_stop+0x3c>)
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step = 1U;
 8007e92:	4b03      	ldr	r3, [pc, #12]	@ (8007ea0 <rear_led_anim_stop+0x38>)
 8007e94:	2201      	movs	r2, #1
 8007e96:	815a      	strh	r2, [r3, #10]
    }
}
 8007e98:	bf00      	nop
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	20002a70 	.word	0x20002a70
 8007ea4:	200029e4 	.word	0x200029e4

08007ea8 <rear_led_anim_backlights>:

static void rear_led_anim_backlights(void)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b084      	sub	sp, #16
 8007eac:	af02      	add	r7, sp, #8
    if (rear_led.step == 0U)
 8007eae:	4b24      	ldr	r3, [pc, #144]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007eb0:	895b      	ldrh	r3, [r3, #10]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d13f      	bne.n	8007f36 <rear_led_anim_backlights+0x8e>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 0U, 0U, 0U);
 8007eb6:	4b22      	ldr	r3, [pc, #136]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007eb8:	8898      	ldrh	r0, [r3, #4]
 8007eba:	4b21      	ldr	r3, [pc, #132]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007ebc:	88d9      	ldrh	r1, [r3, #6]
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f000 fa81 	bl	80083cc <led_set_RGB_range>

        uint16_t len = (uint16_t)((rear_led.end - rear_led.start) + 1U);
 8007eca:	4b1d      	ldr	r3, [pc, #116]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007ecc:	88da      	ldrh	r2, [r3, #6]
 8007ece:	4b1c      	ldr	r3, [pc, #112]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007ed0:	889b      	ldrh	r3, [r3, #4]
 8007ed2:	1ad3      	subs	r3, r2, r3
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	80bb      	strh	r3, [r7, #4]
        uint16_t k = (len < 4U) ? len : 4U;
 8007eda:	88bb      	ldrh	r3, [r7, #4]
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	bf28      	it	cs
 8007ee0:	2304      	movcs	r3, #4
 8007ee2:	807b      	strh	r3, [r7, #2]

        for (uint16_t i = 0U; i < k; i++)
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	80fb      	strh	r3, [r7, #6]
 8007ee8:	e01a      	b.n	8007f20 <rear_led_anim_backlights+0x78>
        {
            led_set_RGB((uint8_t)(rear_led.start + i), 100U, 0U, 0U);
 8007eea:	4b15      	ldr	r3, [pc, #84]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007eec:	889b      	ldrh	r3, [r3, #4]
 8007eee:	b2da      	uxtb	r2, r3
 8007ef0:	88fb      	ldrh	r3, [r7, #6]
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	4413      	add	r3, r2
 8007ef6:	b2d8      	uxtb	r0, r3
 8007ef8:	2300      	movs	r3, #0
 8007efa:	2200      	movs	r2, #0
 8007efc:	2164      	movs	r1, #100	@ 0x64
 8007efe:	f000 fa27 	bl	8008350 <led_set_RGB>
            led_set_RGB((uint8_t)(rear_led.end - i), 100U, 0U, 0U);
 8007f02:	4b0f      	ldr	r3, [pc, #60]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007f04:	88db      	ldrh	r3, [r3, #6]
 8007f06:	b2da      	uxtb	r2, r3
 8007f08:	88fb      	ldrh	r3, [r7, #6]
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	1ad3      	subs	r3, r2, r3
 8007f0e:	b2d8      	uxtb	r0, r3
 8007f10:	2300      	movs	r3, #0
 8007f12:	2200      	movs	r2, #0
 8007f14:	2164      	movs	r1, #100	@ 0x64
 8007f16:	f000 fa1b 	bl	8008350 <led_set_RGB>
        for (uint16_t i = 0U; i < k; i++)
 8007f1a:	88fb      	ldrh	r3, [r7, #6]
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	80fb      	strh	r3, [r7, #6]
 8007f20:	88fa      	ldrh	r2, [r7, #6]
 8007f22:	887b      	ldrh	r3, [r7, #2]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d3e0      	bcc.n	8007eea <rear_led_anim_backlights+0x42>
        }

        g_led_bus.dirty = 1U;
 8007f28:	4b06      	ldr	r3, [pc, #24]	@ (8007f44 <rear_led_anim_backlights+0x9c>)
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step = 1U;
 8007f30:	4b03      	ldr	r3, [pc, #12]	@ (8007f40 <rear_led_anim_backlights+0x98>)
 8007f32:	2201      	movs	r2, #1
 8007f34:	815a      	strh	r2, [r3, #10]
    }
}
 8007f36:	bf00      	nop
 8007f38:	3708      	adds	r7, #8
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	20002a70 	.word	0x20002a70
 8007f44:	200029e4 	.word	0x200029e4

08007f48 <rear_led_anim_arrow_right>:

static void rear_led_anim_arrow_right(void)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b088      	sub	sp, #32
 8007f4c:	af02      	add	r7, sp, #8
    const uint8_t r = 255U;
 8007f4e:	23ff      	movs	r3, #255	@ 0xff
 8007f50:	74fb      	strb	r3, [r7, #19]
    const uint8_t g = 80U;
 8007f52:	2350      	movs	r3, #80	@ 0x50
 8007f54:	74bb      	strb	r3, [r7, #18]
    const uint8_t b = 0U;
 8007f56:	2300      	movs	r3, #0
 8007f58:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8007f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8007f5c:	889b      	ldrh	r3, [r3, #4]
 8007f5e:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8007f60:	4b48      	ldr	r3, [pc, #288]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8007f62:	88db      	ldrh	r3, [r3, #6]
 8007f64:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)((full_end - full_start) + 1U);
 8007f66:	89ba      	ldrh	r2, [r7, #12]
 8007f68:	89fb      	ldrh	r3, [r7, #14]
 8007f6a:	1ad3      	subs	r3, r2, r3
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	3301      	adds	r3, #1
 8007f70:	817b      	strh	r3, [r7, #10]

    const uint16_t mid        = (uint16_t)(full_start + ((full_len - 1U) / 2U));
 8007f72:	897b      	ldrh	r3, [r7, #10]
 8007f74:	3b01      	subs	r3, #1
 8007f76:	085b      	lsrs	r3, r3, #1
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	89fb      	ldrh	r3, [r7, #14]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	813b      	strh	r3, [r7, #8]
    const uint16_t left_len   = (uint16_t)((mid - full_start) + 1U);
 8007f80:	893a      	ldrh	r2, [r7, #8]
 8007f82:	89fb      	ldrh	r3, [r7, #14]
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	3301      	adds	r3, #1
 8007f8a:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 8007f8c:	88fb      	ldrh	r3, [r7, #6]
 8007f8e:	80bb      	strh	r3, [r7, #4]

    const uint16_t cycle      = (uint16_t)((uint16_t)ARROW_OFF_STEPS + fill_steps + (uint16_t)ARROW_ON_STEPS);
 8007f90:	88bb      	ldrh	r3, [r7, #4]
 8007f92:	330a      	adds	r3, #10
 8007f94:	807b      	strh	r3, [r7, #2]

    if (rear_led.step < (uint16_t)ARROW_OFF_STEPS)
 8007f96:	4b3b      	ldr	r3, [pc, #236]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8007f98:	895b      	ldrh	r3, [r3, #10]
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	d80c      	bhi.n	8007fb8 <rear_led_anim_arrow_right+0x70>
    {
        if (rear_led.step == 0U)
 8007f9e:	4b39      	ldr	r3, [pc, #228]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8007fa0:	895b      	ldrh	r3, [r3, #10]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d159      	bne.n	800805a <rear_led_anim_arrow_right+0x112>
        {
            led_set_RGB_range(full_start, full_end, 0U, 0U, 0U);
 8007fa6:	89b9      	ldrh	r1, [r7, #12]
 8007fa8:	89f8      	ldrh	r0, [r7, #14]
 8007faa:	2300      	movs	r3, #0
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	2300      	movs	r3, #0
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f000 fa0b 	bl	80083cc <led_set_RGB_range>
 8007fb6:	e050      	b.n	800805a <rear_led_anim_arrow_right+0x112>
        }
    }
    else if (rear_led.step < (uint16_t)((uint16_t)ARROW_OFF_STEPS + fill_steps))
 8007fb8:	4b32      	ldr	r3, [pc, #200]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8007fba:	895a      	ldrh	r2, [r3, #10]
 8007fbc:	88bb      	ldrh	r3, [r7, #4]
 8007fbe:	3305      	adds	r3, #5
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d225      	bcs.n	8008012 <rear_led_anim_arrow_right+0xca>
    {
        led_set_RGB_range(full_start, full_end, 0U, 0U, 0U);
 8007fc6:	89b9      	ldrh	r1, [r7, #12]
 8007fc8:	89f8      	ldrh	r0, [r7, #14]
 8007fca:	2300      	movs	r3, #0
 8007fcc:	9300      	str	r3, [sp, #0]
 8007fce:	2300      	movs	r3, #0
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f000 f9fb 	bl	80083cc <led_set_RGB_range>
        uint16_t s = (uint16_t)((rear_led.step - (uint16_t)ARROW_OFF_STEPS) + 1U);
 8007fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8007fd8:	895b      	ldrh	r3, [r3, #10]
 8007fda:	3b04      	subs	r3, #4
 8007fdc:	803b      	strh	r3, [r7, #0]

        for (uint16_t i = 0U; (i < s) && (i < left_len); i++)
 8007fde:	2300      	movs	r3, #0
 8007fe0:	82fb      	strh	r3, [r7, #22]
 8007fe2:	e00d      	b.n	8008000 <rear_led_anim_arrow_right+0xb8>
        {
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 8007fe4:	893b      	ldrh	r3, [r7, #8]
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	8afb      	ldrh	r3, [r7, #22]
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	b2d8      	uxtb	r0, r3
 8007ff0:	7c7b      	ldrb	r3, [r7, #17]
 8007ff2:	7cba      	ldrb	r2, [r7, #18]
 8007ff4:	7cf9      	ldrb	r1, [r7, #19]
 8007ff6:	f000 f9ab 	bl	8008350 <led_set_RGB>
        for (uint16_t i = 0U; (i < s) && (i < left_len); i++)
 8007ffa:	8afb      	ldrh	r3, [r7, #22]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	82fb      	strh	r3, [r7, #22]
 8008000:	8afa      	ldrh	r2, [r7, #22]
 8008002:	883b      	ldrh	r3, [r7, #0]
 8008004:	429a      	cmp	r2, r3
 8008006:	d228      	bcs.n	800805a <rear_led_anim_arrow_right+0x112>
 8008008:	8afa      	ldrh	r2, [r7, #22]
 800800a:	88fb      	ldrh	r3, [r7, #6]
 800800c:	429a      	cmp	r2, r3
 800800e:	d3e9      	bcc.n	8007fe4 <rear_led_anim_arrow_right+0x9c>
 8008010:	e023      	b.n	800805a <rear_led_anim_arrow_right+0x112>
        }
    }
    else
    {
        if (rear_led.step == (uint16_t)((uint16_t)ARROW_OFF_STEPS + fill_steps))
 8008012:	4b1c      	ldr	r3, [pc, #112]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8008014:	895a      	ldrh	r2, [r3, #10]
 8008016:	88bb      	ldrh	r3, [r7, #4]
 8008018:	3305      	adds	r3, #5
 800801a:	b29b      	uxth	r3, r3
 800801c:	429a      	cmp	r2, r3
 800801e:	d11c      	bne.n	800805a <rear_led_anim_arrow_right+0x112>
        {
            led_set_RGB_range(full_start, full_end, 0U, 0U, 0U);
 8008020:	89b9      	ldrh	r1, [r7, #12]
 8008022:	89f8      	ldrh	r0, [r7, #14]
 8008024:	2300      	movs	r3, #0
 8008026:	9300      	str	r3, [sp, #0]
 8008028:	2300      	movs	r3, #0
 800802a:	2200      	movs	r2, #0
 800802c:	f000 f9ce 	bl	80083cc <led_set_RGB_range>
            for (uint16_t i = 0U; i < left_len; i++)
 8008030:	2300      	movs	r3, #0
 8008032:	82bb      	strh	r3, [r7, #20]
 8008034:	e00d      	b.n	8008052 <rear_led_anim_arrow_right+0x10a>
            {
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 8008036:	893b      	ldrh	r3, [r7, #8]
 8008038:	b2da      	uxtb	r2, r3
 800803a:	8abb      	ldrh	r3, [r7, #20]
 800803c:	b2db      	uxtb	r3, r3
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	b2d8      	uxtb	r0, r3
 8008042:	7c7b      	ldrb	r3, [r7, #17]
 8008044:	7cba      	ldrb	r2, [r7, #18]
 8008046:	7cf9      	ldrb	r1, [r7, #19]
 8008048:	f000 f982 	bl	8008350 <led_set_RGB>
            for (uint16_t i = 0U; i < left_len; i++)
 800804c:	8abb      	ldrh	r3, [r7, #20]
 800804e:	3301      	adds	r3, #1
 8008050:	82bb      	strh	r3, [r7, #20]
 8008052:	8aba      	ldrh	r2, [r7, #20]
 8008054:	88fb      	ldrh	r3, [r7, #6]
 8008056:	429a      	cmp	r2, r3
 8008058:	d3ed      	bcc.n	8008036 <rear_led_anim_arrow_right+0xee>
            }
        }
    }

    g_led_bus.dirty = 1U;
 800805a:	4b0b      	ldr	r3, [pc, #44]	@ (8008088 <rear_led_anim_arrow_right+0x140>)
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = (uint16_t)((rear_led.step + 1U) % cycle);
 8008062:	4b08      	ldr	r3, [pc, #32]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8008064:	895b      	ldrh	r3, [r3, #10]
 8008066:	3301      	adds	r3, #1
 8008068:	887a      	ldrh	r2, [r7, #2]
 800806a:	fbb3 f1f2 	udiv	r1, r3, r2
 800806e:	fb01 f202 	mul.w	r2, r1, r2
 8008072:	1a9b      	subs	r3, r3, r2
 8008074:	b29a      	uxth	r2, r3
 8008076:	4b03      	ldr	r3, [pc, #12]	@ (8008084 <rear_led_anim_arrow_right+0x13c>)
 8008078:	815a      	strh	r2, [r3, #10]
}
 800807a:	bf00      	nop
 800807c:	3718      	adds	r7, #24
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	20002a70 	.word	0x20002a70
 8008088:	200029e4 	.word	0x200029e4

0800808c <rear_led_anim_arrow_left>:

static void rear_led_anim_arrow_left(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b088      	sub	sp, #32
 8008090:	af02      	add	r7, sp, #8
    const uint8_t r = 255U;
 8008092:	23ff      	movs	r3, #255	@ 0xff
 8008094:	74fb      	strb	r3, [r7, #19]
    const uint8_t g = 80U;
 8008096:	2350      	movs	r3, #80	@ 0x50
 8008098:	74bb      	strb	r3, [r7, #18]
    const uint8_t b = 0U;
 800809a:	2300      	movs	r3, #0
 800809c:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 800809e:	4b4a      	ldr	r3, [pc, #296]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80080a0:	889b      	ldrh	r3, [r3, #4]
 80080a2:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 80080a4:	4b48      	ldr	r3, [pc, #288]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80080a6:	88db      	ldrh	r3, [r3, #6]
 80080a8:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)((full_end - full_start) + 1U);
 80080aa:	89ba      	ldrh	r2, [r7, #12]
 80080ac:	89fb      	ldrh	r3, [r7, #14]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	3301      	adds	r3, #1
 80080b4:	817b      	strh	r3, [r7, #10]

    const uint16_t mid        = (uint16_t)(full_start + ((full_len - 1U) / 2U));
 80080b6:	897b      	ldrh	r3, [r7, #10]
 80080b8:	3b01      	subs	r3, #1
 80080ba:	085b      	lsrs	r3, r3, #1
 80080bc:	b29a      	uxth	r2, r3
 80080be:	89fb      	ldrh	r3, [r7, #14]
 80080c0:	4413      	add	r3, r2
 80080c2:	813b      	strh	r3, [r7, #8]
    const uint16_t right_len  = (uint16_t)((full_end - mid) + 1U);
 80080c4:	89ba      	ldrh	r2, [r7, #12]
 80080c6:	893b      	ldrh	r3, [r7, #8]
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	3301      	adds	r3, #1
 80080ce:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 80080d0:	88fb      	ldrh	r3, [r7, #6]
 80080d2:	80bb      	strh	r3, [r7, #4]

    const uint16_t cycle      = (uint16_t)((uint16_t)ARROW_OFF_STEPS + fill_steps + (uint16_t)ARROW_ON_STEPS);
 80080d4:	88bb      	ldrh	r3, [r7, #4]
 80080d6:	330a      	adds	r3, #10
 80080d8:	807b      	strh	r3, [r7, #2]

    if (rear_led.step < (uint16_t)ARROW_OFF_STEPS)
 80080da:	4b3b      	ldr	r3, [pc, #236]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80080dc:	895b      	ldrh	r3, [r3, #10]
 80080de:	2b04      	cmp	r3, #4
 80080e0:	d80c      	bhi.n	80080fc <rear_led_anim_arrow_left+0x70>
    {
        if (rear_led.step == 0U)
 80080e2:	4b39      	ldr	r3, [pc, #228]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80080e4:	895b      	ldrh	r3, [r3, #10]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d159      	bne.n	800819e <rear_led_anim_arrow_left+0x112>
        {
            led_set_RGB_range(full_start, full_end, 0U, 0U, 0U);
 80080ea:	89b9      	ldrh	r1, [r7, #12]
 80080ec:	89f8      	ldrh	r0, [r7, #14]
 80080ee:	2300      	movs	r3, #0
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	2300      	movs	r3, #0
 80080f4:	2200      	movs	r2, #0
 80080f6:	f000 f969 	bl	80083cc <led_set_RGB_range>
 80080fa:	e050      	b.n	800819e <rear_led_anim_arrow_left+0x112>
        }
    }
    else if (rear_led.step < (uint16_t)((uint16_t)ARROW_OFF_STEPS + fill_steps))
 80080fc:	4b32      	ldr	r3, [pc, #200]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80080fe:	895a      	ldrh	r2, [r3, #10]
 8008100:	88bb      	ldrh	r3, [r7, #4]
 8008102:	3305      	adds	r3, #5
 8008104:	b29b      	uxth	r3, r3
 8008106:	429a      	cmp	r2, r3
 8008108:	d225      	bcs.n	8008156 <rear_led_anim_arrow_left+0xca>
    {
        led_set_RGB_range(full_start, full_end, 0U, 0U, 0U);
 800810a:	89b9      	ldrh	r1, [r7, #12]
 800810c:	89f8      	ldrh	r0, [r7, #14]
 800810e:	2300      	movs	r3, #0
 8008110:	9300      	str	r3, [sp, #0]
 8008112:	2300      	movs	r3, #0
 8008114:	2200      	movs	r2, #0
 8008116:	f000 f959 	bl	80083cc <led_set_RGB_range>
        uint16_t s = (uint16_t)((rear_led.step - (uint16_t)ARROW_OFF_STEPS) + 1U);
 800811a:	4b2b      	ldr	r3, [pc, #172]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 800811c:	895b      	ldrh	r3, [r3, #10]
 800811e:	3b04      	subs	r3, #4
 8008120:	803b      	strh	r3, [r7, #0]

        for (uint16_t i = 0U; (i < s) && (i < right_len); i++)
 8008122:	2300      	movs	r3, #0
 8008124:	82fb      	strh	r3, [r7, #22]
 8008126:	e00d      	b.n	8008144 <rear_led_anim_arrow_left+0xb8>
        {
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 8008128:	893b      	ldrh	r3, [r7, #8]
 800812a:	b2da      	uxtb	r2, r3
 800812c:	8afb      	ldrh	r3, [r7, #22]
 800812e:	b2db      	uxtb	r3, r3
 8008130:	4413      	add	r3, r2
 8008132:	b2d8      	uxtb	r0, r3
 8008134:	7c7b      	ldrb	r3, [r7, #17]
 8008136:	7cba      	ldrb	r2, [r7, #18]
 8008138:	7cf9      	ldrb	r1, [r7, #19]
 800813a:	f000 f909 	bl	8008350 <led_set_RGB>
        for (uint16_t i = 0U; (i < s) && (i < right_len); i++)
 800813e:	8afb      	ldrh	r3, [r7, #22]
 8008140:	3301      	adds	r3, #1
 8008142:	82fb      	strh	r3, [r7, #22]
 8008144:	8afa      	ldrh	r2, [r7, #22]
 8008146:	883b      	ldrh	r3, [r7, #0]
 8008148:	429a      	cmp	r2, r3
 800814a:	d228      	bcs.n	800819e <rear_led_anim_arrow_left+0x112>
 800814c:	8afa      	ldrh	r2, [r7, #22]
 800814e:	88fb      	ldrh	r3, [r7, #6]
 8008150:	429a      	cmp	r2, r3
 8008152:	d3e9      	bcc.n	8008128 <rear_led_anim_arrow_left+0x9c>
 8008154:	e023      	b.n	800819e <rear_led_anim_arrow_left+0x112>
        }
    }
    else
    {
        if (rear_led.step == (uint16_t)((uint16_t)ARROW_OFF_STEPS + fill_steps))
 8008156:	4b1c      	ldr	r3, [pc, #112]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 8008158:	895a      	ldrh	r2, [r3, #10]
 800815a:	88bb      	ldrh	r3, [r7, #4]
 800815c:	3305      	adds	r3, #5
 800815e:	b29b      	uxth	r3, r3
 8008160:	429a      	cmp	r2, r3
 8008162:	d11c      	bne.n	800819e <rear_led_anim_arrow_left+0x112>
        {
            led_set_RGB_range(full_start, full_end, 0U, 0U, 0U);
 8008164:	89b9      	ldrh	r1, [r7, #12]
 8008166:	89f8      	ldrh	r0, [r7, #14]
 8008168:	2300      	movs	r3, #0
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	2300      	movs	r3, #0
 800816e:	2200      	movs	r2, #0
 8008170:	f000 f92c 	bl	80083cc <led_set_RGB_range>
            for (uint16_t i = 0U; i < right_len; i++)
 8008174:	2300      	movs	r3, #0
 8008176:	82bb      	strh	r3, [r7, #20]
 8008178:	e00d      	b.n	8008196 <rear_led_anim_arrow_left+0x10a>
            {
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 800817a:	893b      	ldrh	r3, [r7, #8]
 800817c:	b2da      	uxtb	r2, r3
 800817e:	8abb      	ldrh	r3, [r7, #20]
 8008180:	b2db      	uxtb	r3, r3
 8008182:	4413      	add	r3, r2
 8008184:	b2d8      	uxtb	r0, r3
 8008186:	7c7b      	ldrb	r3, [r7, #17]
 8008188:	7cba      	ldrb	r2, [r7, #18]
 800818a:	7cf9      	ldrb	r1, [r7, #19]
 800818c:	f000 f8e0 	bl	8008350 <led_set_RGB>
            for (uint16_t i = 0U; i < right_len; i++)
 8008190:	8abb      	ldrh	r3, [r7, #20]
 8008192:	3301      	adds	r3, #1
 8008194:	82bb      	strh	r3, [r7, #20]
 8008196:	8aba      	ldrh	r2, [r7, #20]
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	429a      	cmp	r2, r3
 800819c:	d3ed      	bcc.n	800817a <rear_led_anim_arrow_left+0xee>
            }
        }
    }

    g_led_bus.dirty = 1U;
 800819e:	4b0b      	ldr	r3, [pc, #44]	@ (80081cc <rear_led_anim_arrow_left+0x140>)
 80081a0:	2201      	movs	r2, #1
 80081a2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = (uint16_t)((rear_led.step + 1U) % cycle);
 80081a6:	4b08      	ldr	r3, [pc, #32]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80081a8:	895b      	ldrh	r3, [r3, #10]
 80081aa:	3301      	adds	r3, #1
 80081ac:	887a      	ldrh	r2, [r7, #2]
 80081ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80081b2:	fb01 f202 	mul.w	r2, r1, r2
 80081b6:	1a9b      	subs	r3, r3, r2
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	4b03      	ldr	r3, [pc, #12]	@ (80081c8 <rear_led_anim_arrow_left+0x13c>)
 80081bc:	815a      	strh	r2, [r3, #10]
}
 80081be:	bf00      	nop
 80081c0:	3718      	adds	r7, #24
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	20002a70 	.word	0x20002a70
 80081cc:	200029e4 	.word	0x200029e4

080081d0 <rear_led_anim_backward>:

static void rear_led_anim_backward(void)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af02      	add	r7, sp, #8
    if (rear_led.step == 0U)
 80081d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008208 <rear_led_anim_backward+0x38>)
 80081d8:	895b      	ldrh	r3, [r3, #10]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d110      	bne.n	8008200 <rear_led_anim_backward+0x30>
    {
        led_set_RGB_range(rear_led.start, rear_led.end, 255U, 180U, 180U);
 80081de:	4b0a      	ldr	r3, [pc, #40]	@ (8008208 <rear_led_anim_backward+0x38>)
 80081e0:	8898      	ldrh	r0, [r3, #4]
 80081e2:	4b09      	ldr	r3, [pc, #36]	@ (8008208 <rear_led_anim_backward+0x38>)
 80081e4:	88d9      	ldrh	r1, [r3, #6]
 80081e6:	23b4      	movs	r3, #180	@ 0xb4
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	23b4      	movs	r3, #180	@ 0xb4
 80081ec:	22ff      	movs	r2, #255	@ 0xff
 80081ee:	f000 f8ed 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 80081f2:	4b06      	ldr	r3, [pc, #24]	@ (800820c <rear_led_anim_backward+0x3c>)
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step = 1U;
 80081fa:	4b03      	ldr	r3, [pc, #12]	@ (8008208 <rear_led_anim_backward+0x38>)
 80081fc:	2201      	movs	r2, #1
 80081fe:	815a      	strh	r2, [r3, #10]
    }
}
 8008200:	bf00      	nop
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	20002a70 	.word	0x20002a70
 800820c:	200029e4 	.word	0x200029e4

08008210 <rear_sign_white>:

static void rear_sign_white(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af02      	add	r7, sp, #8
    if (rear_sign.step == 0U)
 8008216:	4b0c      	ldr	r3, [pc, #48]	@ (8008248 <rear_sign_white+0x38>)
 8008218:	895b      	ldrh	r3, [r3, #10]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d110      	bne.n	8008240 <rear_sign_white+0x30>
    {
        led_set_RGB_range(rear_sign.start, rear_sign.end, 255U, 255U, 255U);
 800821e:	4b0a      	ldr	r3, [pc, #40]	@ (8008248 <rear_sign_white+0x38>)
 8008220:	8898      	ldrh	r0, [r3, #4]
 8008222:	4b09      	ldr	r3, [pc, #36]	@ (8008248 <rear_sign_white+0x38>)
 8008224:	88d9      	ldrh	r1, [r3, #6]
 8008226:	23ff      	movs	r3, #255	@ 0xff
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	23ff      	movs	r3, #255	@ 0xff
 800822c:	22ff      	movs	r2, #255	@ 0xff
 800822e:	f000 f8cd 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8008232:	4b06      	ldr	r3, [pc, #24]	@ (800824c <rear_sign_white+0x3c>)
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_sign.step = 1U;
 800823a:	4b03      	ldr	r3, [pc, #12]	@ (8008248 <rear_sign_white+0x38>)
 800823c:	2201      	movs	r2, #1
 800823e:	815a      	strh	r2, [r3, #10]
    }
}
 8008240:	bf00      	nop
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	20002a7c 	.word	0x20002a7c
 800824c:	200029e4 	.word	0x200029e4

08008250 <rear_sign_red>:

static void rear_sign_red(void)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b082      	sub	sp, #8
 8008254:	af02      	add	r7, sp, #8
    if (rear_sign.step == 0U)
 8008256:	4b0c      	ldr	r3, [pc, #48]	@ (8008288 <rear_sign_red+0x38>)
 8008258:	895b      	ldrh	r3, [r3, #10]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d110      	bne.n	8008280 <rear_sign_red+0x30>
    {
        led_set_RGB_range(rear_sign.start, rear_sign.end, 255U, 0U, 0U);
 800825e:	4b0a      	ldr	r3, [pc, #40]	@ (8008288 <rear_sign_red+0x38>)
 8008260:	8898      	ldrh	r0, [r3, #4]
 8008262:	4b09      	ldr	r3, [pc, #36]	@ (8008288 <rear_sign_red+0x38>)
 8008264:	88d9      	ldrh	r1, [r3, #6]
 8008266:	2300      	movs	r3, #0
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	2300      	movs	r3, #0
 800826c:	22ff      	movs	r2, #255	@ 0xff
 800826e:	f000 f8ad 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8008272:	4b06      	ldr	r3, [pc, #24]	@ (800828c <rear_sign_red+0x3c>)
 8008274:	2201      	movs	r2, #1
 8008276:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_sign.step = 1U;
 800827a:	4b03      	ldr	r3, [pc, #12]	@ (8008288 <rear_sign_red+0x38>)
 800827c:	2201      	movs	r2, #1
 800827e:	815a      	strh	r2, [r3, #10]
    }
}
 8008280:	bf00      	nop
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	20002a7c 	.word	0x20002a7c
 800828c:	200029e4 	.word	0x200029e4

08008290 <rear_sign_green>:

static void rear_sign_green(void)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b082      	sub	sp, #8
 8008294:	af02      	add	r7, sp, #8
    if (rear_sign.step == 0U)
 8008296:	4b0c      	ldr	r3, [pc, #48]	@ (80082c8 <rear_sign_green+0x38>)
 8008298:	895b      	ldrh	r3, [r3, #10]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d110      	bne.n	80082c0 <rear_sign_green+0x30>
    {
        led_set_RGB_range(rear_sign.start, rear_sign.end, 0U, 255U, 0U);
 800829e:	4b0a      	ldr	r3, [pc, #40]	@ (80082c8 <rear_sign_green+0x38>)
 80082a0:	8898      	ldrh	r0, [r3, #4]
 80082a2:	4b09      	ldr	r3, [pc, #36]	@ (80082c8 <rear_sign_green+0x38>)
 80082a4:	88d9      	ldrh	r1, [r3, #6]
 80082a6:	2300      	movs	r3, #0
 80082a8:	9300      	str	r3, [sp, #0]
 80082aa:	23ff      	movs	r3, #255	@ 0xff
 80082ac:	2200      	movs	r2, #0
 80082ae:	f000 f88d 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 80082b2:	4b06      	ldr	r3, [pc, #24]	@ (80082cc <rear_sign_green+0x3c>)
 80082b4:	2201      	movs	r2, #1
 80082b6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_sign.step = 1U;
 80082ba:	4b03      	ldr	r3, [pc, #12]	@ (80082c8 <rear_sign_green+0x38>)
 80082bc:	2201      	movs	r2, #1
 80082be:	815a      	strh	r2, [r3, #10]
    }
}
 80082c0:	bf00      	nop
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	20002a7c 	.word	0x20002a7c
 80082cc:	200029e4 	.word	0x200029e4

080082d0 <rear_sign_orange>:

static void rear_sign_orange(void)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af02      	add	r7, sp, #8
    if (rear_sign.step == 0U)
 80082d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008308 <rear_sign_orange+0x38>)
 80082d8:	895b      	ldrh	r3, [r3, #10]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d110      	bne.n	8008300 <rear_sign_orange+0x30>
    {
        led_set_RGB_range(rear_sign.start, rear_sign.end, 255U, 40U, 0U);
 80082de:	4b0a      	ldr	r3, [pc, #40]	@ (8008308 <rear_sign_orange+0x38>)
 80082e0:	8898      	ldrh	r0, [r3, #4]
 80082e2:	4b09      	ldr	r3, [pc, #36]	@ (8008308 <rear_sign_orange+0x38>)
 80082e4:	88d9      	ldrh	r1, [r3, #6]
 80082e6:	2300      	movs	r3, #0
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	2328      	movs	r3, #40	@ 0x28
 80082ec:	22ff      	movs	r2, #255	@ 0xff
 80082ee:	f000 f86d 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 80082f2:	4b06      	ldr	r3, [pc, #24]	@ (800830c <rear_sign_orange+0x3c>)
 80082f4:	2201      	movs	r2, #1
 80082f6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_sign.step = 1U;
 80082fa:	4b03      	ldr	r3, [pc, #12]	@ (8008308 <rear_sign_orange+0x38>)
 80082fc:	2201      	movs	r2, #1
 80082fe:	815a      	strh	r2, [r3, #10]
    }
}
 8008300:	bf00      	nop
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	20002a7c 	.word	0x20002a7c
 800830c:	200029e4 	.word	0x200029e4

08008310 <rear_sign_yellow>:

static void rear_sign_yellow(void)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af02      	add	r7, sp, #8
    if (rear_sign.step == 0U)
 8008316:	4b0c      	ldr	r3, [pc, #48]	@ (8008348 <rear_sign_yellow+0x38>)
 8008318:	895b      	ldrh	r3, [r3, #10]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d110      	bne.n	8008340 <rear_sign_yellow+0x30>
    {
        led_set_RGB_range(rear_sign.start, rear_sign.end, 255U, 255U, 0U);
 800831e:	4b0a      	ldr	r3, [pc, #40]	@ (8008348 <rear_sign_yellow+0x38>)
 8008320:	8898      	ldrh	r0, [r3, #4]
 8008322:	4b09      	ldr	r3, [pc, #36]	@ (8008348 <rear_sign_yellow+0x38>)
 8008324:	88d9      	ldrh	r1, [r3, #6]
 8008326:	2300      	movs	r3, #0
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	23ff      	movs	r3, #255	@ 0xff
 800832c:	22ff      	movs	r2, #255	@ 0xff
 800832e:	f000 f84d 	bl	80083cc <led_set_RGB_range>
        g_led_bus.dirty = 1U;
 8008332:	4b06      	ldr	r3, [pc, #24]	@ (800834c <rear_sign_yellow+0x3c>)
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_sign.step = 1U;
 800833a:	4b03      	ldr	r3, [pc, #12]	@ (8008348 <rear_sign_yellow+0x38>)
 800833c:	2201      	movs	r2, #1
 800833e:	815a      	strh	r2, [r3, #10]
    }
}
 8008340:	bf00      	nop
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop
 8008348:	20002a7c 	.word	0x20002a7c
 800834c:	200029e4 	.word	0x200029e4

08008350 <led_set_RGB>:

void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b)
{
 8008350:	b590      	push	{r4, r7, lr}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	4604      	mov	r4, r0
 8008358:	4608      	mov	r0, r1
 800835a:	4611      	mov	r1, r2
 800835c:	461a      	mov	r2, r3
 800835e:	4623      	mov	r3, r4
 8008360:	71fb      	strb	r3, [r7, #7]
 8008362:	4603      	mov	r3, r0
 8008364:	71bb      	strb	r3, [r7, #6]
 8008366:	460b      	mov	r3, r1
 8008368:	717b      	strb	r3, [r7, #5]
 800836a:	4613      	mov	r3, r2
 800836c:	713b      	strb	r3, [r7, #4]
    g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g);
 800836e:	4b16      	ldr	r3, [pc, #88]	@ (80083c8 <led_set_RGB+0x78>)
 8008370:	7c19      	ldrb	r1, [r3, #16]
 8008372:	79fa      	ldrb	r2, [r7, #7]
 8008374:	4613      	mov	r3, r2
 8008376:	005b      	lsls	r3, r3, #1
 8008378:	189c      	adds	r4, r3, r2
 800837a:	797b      	ldrb	r3, [r7, #5]
 800837c:	4618      	mov	r0, r3
 800837e:	f7ff fbb3 	bl	8007ae8 <scale8>
 8008382:	4603      	mov	r3, r0
 8008384:	461a      	mov	r2, r3
 8008386:	4b10      	ldr	r3, [pc, #64]	@ (80083c8 <led_set_RGB+0x78>)
 8008388:	4423      	add	r3, r4
 800838a:	751a      	strb	r2, [r3, #20]
    g_led_bus.rgb_arr[(NUM_BPP * index) + 1U] = r;
 800838c:	79fa      	ldrb	r2, [r7, #7]
 800838e:	4613      	mov	r3, r2
 8008390:	005b      	lsls	r3, r3, #1
 8008392:	4413      	add	r3, r2
 8008394:	3301      	adds	r3, #1
 8008396:	4a0c      	ldr	r2, [pc, #48]	@ (80083c8 <led_set_RGB+0x78>)
 8008398:	4413      	add	r3, r2
 800839a:	79ba      	ldrb	r2, [r7, #6]
 800839c:	751a      	strb	r2, [r3, #20]
    g_led_bus.rgb_arr[(NUM_BPP * index) + 2U] = scale8(b, g_led_bus.cfg.scale_b);
 800839e:	4b0a      	ldr	r3, [pc, #40]	@ (80083c8 <led_set_RGB+0x78>)
 80083a0:	7c99      	ldrb	r1, [r3, #18]
 80083a2:	79fa      	ldrb	r2, [r7, #7]
 80083a4:	4613      	mov	r3, r2
 80083a6:	005b      	lsls	r3, r3, #1
 80083a8:	4413      	add	r3, r2
 80083aa:	1c9c      	adds	r4, r3, #2
 80083ac:	793b      	ldrb	r3, [r7, #4]
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7ff fb9a 	bl	8007ae8 <scale8>
 80083b4:	4603      	mov	r3, r0
 80083b6:	461a      	mov	r2, r3
 80083b8:	4b03      	ldr	r3, [pc, #12]	@ (80083c8 <led_set_RGB+0x78>)
 80083ba:	4423      	add	r3, r4
 80083bc:	751a      	strb	r2, [r3, #20]
}
 80083be:	bf00      	nop
 80083c0:	370c      	adds	r7, #12
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd90      	pop	{r4, r7, pc}
 80083c6:	bf00      	nop
 80083c8:	200029e4 	.word	0x200029e4

080083cc <led_set_RGB_range>:
        led_set_RGB((uint8_t)i, r, g, b);
    }
}

void led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b)
{
 80083cc:	b590      	push	{r4, r7, lr}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	4604      	mov	r4, r0
 80083d4:	4608      	mov	r0, r1
 80083d6:	4611      	mov	r1, r2
 80083d8:	461a      	mov	r2, r3
 80083da:	4623      	mov	r3, r4
 80083dc:	80fb      	strh	r3, [r7, #6]
 80083de:	4603      	mov	r3, r0
 80083e0:	80bb      	strh	r3, [r7, #4]
 80083e2:	460b      	mov	r3, r1
 80083e4:	70fb      	strb	r3, [r7, #3]
 80083e6:	4613      	mov	r3, r2
 80083e8:	70bb      	strb	r3, [r7, #2]
    if ((start <= end) && (end < (uint16_t)NUM_PIXELS))
 80083ea:	88fa      	ldrh	r2, [r7, #6]
 80083ec:	88bb      	ldrh	r3, [r7, #4]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d814      	bhi.n	800841c <led_set_RGB_range+0x50>
 80083f2:	88bb      	ldrh	r3, [r7, #4]
 80083f4:	2b14      	cmp	r3, #20
 80083f6:	d811      	bhi.n	800841c <led_set_RGB_range+0x50>
    {
        for (uint16_t i = start; i <= end; i++)
 80083f8:	88fb      	ldrh	r3, [r7, #6]
 80083fa:	81fb      	strh	r3, [r7, #14]
 80083fc:	e00a      	b.n	8008414 <led_set_RGB_range+0x48>
        {
            led_set_RGB((uint8_t)i, r, g, b);
 80083fe:	89fb      	ldrh	r3, [r7, #14]
 8008400:	b2d8      	uxtb	r0, r3
 8008402:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008406:	78ba      	ldrb	r2, [r7, #2]
 8008408:	78f9      	ldrb	r1, [r7, #3]
 800840a:	f7ff ffa1 	bl	8008350 <led_set_RGB>
        for (uint16_t i = start; i <= end; i++)
 800840e:	89fb      	ldrh	r3, [r7, #14]
 8008410:	3301      	adds	r3, #1
 8008412:	81fb      	strh	r3, [r7, #14]
 8008414:	89fa      	ldrh	r2, [r7, #14]
 8008416:	88bb      	ldrh	r3, [r7, #4]
 8008418:	429a      	cmp	r2, r3
 800841a:	d9f0      	bls.n	80083fe <led_set_RGB_range+0x32>
        }
    }
}
 800841c:	bf00      	nop
 800841e:	3714      	adds	r7, #20
 8008420:	46bd      	mov	sp, r7
 8008422:	bd90      	pop	{r4, r7, pc}

08008424 <led_render>:

void led_render(void)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
    if (g_led_bus.dirty != 0U)
 800842a:	4b61      	ldr	r3, [pc, #388]	@ (80085b0 <led_render+0x18c>)
 800842c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008430:	b2db      	uxtb	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 80b8 	beq.w	80085a8 <led_render+0x184>
    {
        if ((g_led_bus.wr_buf_p == 0U) && (g_led_bus.cfg.hdma->State == HAL_DMA_STATE_READY))
 8008438:	4b5d      	ldr	r3, [pc, #372]	@ (80085b0 <led_render+0x18c>)
 800843a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800843e:	2b00      	cmp	r3, #0
 8008440:	f040 80b2 	bne.w	80085a8 <led_render+0x184>
 8008444:	4b5a      	ldr	r3, [pc, #360]	@ (80085b0 <led_render+0x18c>)
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b01      	cmp	r3, #1
 8008450:	f040 80aa 	bne.w	80085a8 <led_render+0x184>
        {
            for (uint_fast8_t i = 0U; i < 8U; ++i)
 8008454:	2300      	movs	r3, #0
 8008456:	60fb      	str	r3, [r7, #12]
 8008458:	e092      	b.n	8008580 <led_render+0x15c>
            {
                uint8_t bit_0 = (((g_led_bus.rgb_arr[0] << i) & 0x80U) != 0U) ? 1U : 0U;
 800845a:	4b55      	ldr	r3, [pc, #340]	@ (80085b0 <led_render+0x18c>)
 800845c:	7d1b      	ldrb	r3, [r3, #20]
 800845e:	461a      	mov	r2, r3
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	fa02 f303 	lsl.w	r3, r2, r3
 8008466:	09db      	lsrs	r3, r3, #7
 8008468:	b2db      	uxtb	r3, r3
 800846a:	f003 0301 	and.w	r3, r3, #1
 800846e:	72fb      	strb	r3, [r7, #11]
                uint8_t bit_1 = (((g_led_bus.rgb_arr[1] << i) & 0x80U) != 0U) ? 1U : 0U;
 8008470:	4b4f      	ldr	r3, [pc, #316]	@ (80085b0 <led_render+0x18c>)
 8008472:	7d5b      	ldrb	r3, [r3, #21]
 8008474:	461a      	mov	r2, r3
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	fa02 f303 	lsl.w	r3, r2, r3
 800847c:	09db      	lsrs	r3, r3, #7
 800847e:	b2db      	uxtb	r3, r3
 8008480:	f003 0301 	and.w	r3, r3, #1
 8008484:	72bb      	strb	r3, [r7, #10]
                uint8_t bit_2 = (((g_led_bus.rgb_arr[2] << i) & 0x80U) != 0U) ? 1U : 0U;
 8008486:	4b4a      	ldr	r3, [pc, #296]	@ (80085b0 <led_render+0x18c>)
 8008488:	7d9b      	ldrb	r3, [r3, #22]
 800848a:	461a      	mov	r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	fa02 f303 	lsl.w	r3, r2, r3
 8008492:	09db      	lsrs	r3, r3, #7
 8008494:	b2db      	uxtb	r3, r3
 8008496:	f003 0301 	and.w	r3, r3, #1
 800849a:	727b      	strb	r3, [r7, #9]
                uint8_t bit_3 = (((g_led_bus.rgb_arr[3] << i) & 0x80U) != 0U) ? 1U : 0U;
 800849c:	4b44      	ldr	r3, [pc, #272]	@ (80085b0 <led_render+0x18c>)
 800849e:	7ddb      	ldrb	r3, [r3, #23]
 80084a0:	461a      	mov	r2, r3
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	fa02 f303 	lsl.w	r3, r2, r3
 80084a8:	09db      	lsrs	r3, r3, #7
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	f003 0301 	and.w	r3, r3, #1
 80084b0:	723b      	strb	r3, [r7, #8]
                uint8_t bit_4 = (((g_led_bus.rgb_arr[4] << i) & 0x80U) != 0U) ? 1U : 0U;
 80084b2:	4b3f      	ldr	r3, [pc, #252]	@ (80085b0 <led_render+0x18c>)
 80084b4:	7e1b      	ldrb	r3, [r3, #24]
 80084b6:	461a      	mov	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	fa02 f303 	lsl.w	r3, r2, r3
 80084be:	09db      	lsrs	r3, r3, #7
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	f003 0301 	and.w	r3, r3, #1
 80084c6:	71fb      	strb	r3, [r7, #7]
                uint8_t bit_5 = (((g_led_bus.rgb_arr[5] << i) & 0x80U) != 0U) ? 1U : 0U;
 80084c8:	4b39      	ldr	r3, [pc, #228]	@ (80085b0 <led_render+0x18c>)
 80084ca:	7e5b      	ldrb	r3, [r3, #25]
 80084cc:	461a      	mov	r2, r3
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	fa02 f303 	lsl.w	r3, r2, r3
 80084d4:	09db      	lsrs	r3, r3, #7
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	f003 0301 	and.w	r3, r3, #1
 80084dc:	71bb      	strb	r3, [r7, #6]

                g_led_bus.wr_buf[i]       = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_0);
 80084de:	4b34      	ldr	r3, [pc, #208]	@ (80085b0 <led_render+0x18c>)
 80084e0:	89db      	ldrh	r3, [r3, #14]
 80084e2:	461a      	mov	r2, r3
 80084e4:	7afb      	ldrb	r3, [r7, #11]
 80084e6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ea:	b2d9      	uxtb	r1, r3
 80084ec:	4a30      	ldr	r2, [pc, #192]	@ (80085b0 <led_render+0x18c>)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	4413      	add	r3, r2
 80084f2:	3353      	adds	r3, #83	@ 0x53
 80084f4:	460a      	mov	r2, r1
 80084f6:	701a      	strb	r2, [r3, #0]
                g_led_bus.wr_buf[i + 8U]  = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_1);
 80084f8:	4b2d      	ldr	r3, [pc, #180]	@ (80085b0 <led_render+0x18c>)
 80084fa:	89db      	ldrh	r3, [r3, #14]
 80084fc:	461a      	mov	r2, r3
 80084fe:	7abb      	ldrb	r3, [r7, #10]
 8008500:	409a      	lsls	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	3308      	adds	r3, #8
 8008506:	b2d1      	uxtb	r1, r2
 8008508:	4a29      	ldr	r2, [pc, #164]	@ (80085b0 <led_render+0x18c>)
 800850a:	4413      	add	r3, r2
 800850c:	460a      	mov	r2, r1
 800850e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 16U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_2);
 8008512:	4b27      	ldr	r3, [pc, #156]	@ (80085b0 <led_render+0x18c>)
 8008514:	89db      	ldrh	r3, [r3, #14]
 8008516:	461a      	mov	r2, r3
 8008518:	7a7b      	ldrb	r3, [r7, #9]
 800851a:	409a      	lsls	r2, r3
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	3310      	adds	r3, #16
 8008520:	b2d1      	uxtb	r1, r2
 8008522:	4a23      	ldr	r2, [pc, #140]	@ (80085b0 <led_render+0x18c>)
 8008524:	4413      	add	r3, r2
 8008526:	460a      	mov	r2, r1
 8008528:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 24U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_3);
 800852c:	4b20      	ldr	r3, [pc, #128]	@ (80085b0 <led_render+0x18c>)
 800852e:	89db      	ldrh	r3, [r3, #14]
 8008530:	461a      	mov	r2, r3
 8008532:	7a3b      	ldrb	r3, [r7, #8]
 8008534:	409a      	lsls	r2, r3
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3318      	adds	r3, #24
 800853a:	b2d1      	uxtb	r1, r2
 800853c:	4a1c      	ldr	r2, [pc, #112]	@ (80085b0 <led_render+0x18c>)
 800853e:	4413      	add	r3, r2
 8008540:	460a      	mov	r2, r1
 8008542:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 32U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_4);
 8008546:	4b1a      	ldr	r3, [pc, #104]	@ (80085b0 <led_render+0x18c>)
 8008548:	89db      	ldrh	r3, [r3, #14]
 800854a:	461a      	mov	r2, r3
 800854c:	79fb      	ldrb	r3, [r7, #7]
 800854e:	409a      	lsls	r2, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	3320      	adds	r3, #32
 8008554:	b2d1      	uxtb	r1, r2
 8008556:	4a16      	ldr	r2, [pc, #88]	@ (80085b0 <led_render+0x18c>)
 8008558:	4413      	add	r3, r2
 800855a:	460a      	mov	r2, r1
 800855c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 40U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_5);
 8008560:	4b13      	ldr	r3, [pc, #76]	@ (80085b0 <led_render+0x18c>)
 8008562:	89db      	ldrh	r3, [r3, #14]
 8008564:	461a      	mov	r2, r3
 8008566:	79bb      	ldrb	r3, [r7, #6]
 8008568:	409a      	lsls	r2, r3
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	3328      	adds	r3, #40	@ 0x28
 800856e:	b2d1      	uxtb	r1, r2
 8008570:	4a0f      	ldr	r2, [pc, #60]	@ (80085b0 <led_render+0x18c>)
 8008572:	4413      	add	r3, r2
 8008574:	460a      	mov	r2, r1
 8008576:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            for (uint_fast8_t i = 0U; i < 8U; ++i)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	3301      	adds	r3, #1
 800857e:	60fb      	str	r3, [r7, #12]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2b07      	cmp	r3, #7
 8008584:	f67f af69 	bls.w	800845a <led_render+0x36>
            }

            g_led_bus.dirty = 0U;
 8008588:	4b09      	ldr	r3, [pc, #36]	@ (80085b0 <led_render+0x18c>)
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
            (void)HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 8008590:	4b07      	ldr	r3, [pc, #28]	@ (80085b0 <led_render+0x18c>)
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	4b06      	ldr	r3, [pc, #24]	@ (80085b0 <led_render+0x18c>)
 8008596:	6899      	ldr	r1, [r3, #8]
 8008598:	2330      	movs	r3, #48	@ 0x30
 800859a:	4a06      	ldr	r2, [pc, #24]	@ (80085b4 <led_render+0x190>)
 800859c:	f006 f8d6 	bl	800e74c <HAL_TIM_PWM_Start_DMA>
            g_led_bus.wr_buf_p = 2U;
 80085a0:	4b03      	ldr	r3, [pc, #12]	@ (80085b0 <led_render+0x18c>)
 80085a2:	2202      	movs	r2, #2
 80085a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        }
    }
}
 80085a8:	bf00      	nop
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	200029e4 	.word	0x200029e4
 80085b4:	20002a37 	.word	0x20002a37

080085b8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b085      	sub	sp, #20
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
    if (htim != NULL)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f000 8099 	beq.w	80086fa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x142>
    {
        if (g_led_bus.wr_buf_p < (uint_fast8_t)NUM_PIXELS)
 80085c8:	4b4f      	ldr	r3, [pc, #316]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80085ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085ce:	2b14      	cmp	r3, #20
 80085d0:	d878      	bhi.n	80086c4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
        {
            for (uint_fast8_t i = 0U; i < 8U; ++i)
 80085d2:	2300      	movs	r3, #0
 80085d4:	60fb      	str	r3, [r7, #12]
 80085d6:	e06a      	b.n	80086ae <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf6>
            {
                uint8_t bit_0 = (((g_led_bus.rgb_arr[3U * g_led_bus.wr_buf_p] << i) & 0x80U) != 0U) ? 1U : 0U;
 80085d8:	4b4b      	ldr	r3, [pc, #300]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80085da:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80085de:	4613      	mov	r3, r2
 80085e0:	005b      	lsls	r3, r3, #1
 80085e2:	4413      	add	r3, r2
 80085e4:	4a48      	ldr	r2, [pc, #288]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80085e6:	4413      	add	r3, r2
 80085e8:	7d1b      	ldrb	r3, [r3, #20]
 80085ea:	461a      	mov	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	fa02 f303 	lsl.w	r3, r2, r3
 80085f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x46>
 80085fa:	2301      	movs	r3, #1
 80085fc:	e000      	b.n	8008600 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x48>
 80085fe:	2300      	movs	r3, #0
 8008600:	72bb      	strb	r3, [r7, #10]
                uint8_t bit_1 = (((g_led_bus.rgb_arr[(3U * g_led_bus.wr_buf_p) + 1U] << i) & 0x80U) != 0U) ? 1U : 0U;
 8008602:	4b41      	ldr	r3, [pc, #260]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 8008604:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008608:	4613      	mov	r3, r2
 800860a:	005b      	lsls	r3, r3, #1
 800860c:	4413      	add	r3, r2
 800860e:	3301      	adds	r3, #1
 8008610:	4a3d      	ldr	r2, [pc, #244]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 8008612:	4413      	add	r3, r2
 8008614:	7d1b      	ldrb	r3, [r3, #20]
 8008616:	461a      	mov	r2, r3
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	fa02 f303 	lsl.w	r3, r2, r3
 800861e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008622:	2b00      	cmp	r3, #0
 8008624:	d001      	beq.n	800862a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x72>
 8008626:	2301      	movs	r3, #1
 8008628:	e000      	b.n	800862c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x74>
 800862a:	2300      	movs	r3, #0
 800862c:	727b      	strb	r3, [r7, #9]
                uint8_t bit_2 = (((g_led_bus.rgb_arr[(3U * g_led_bus.wr_buf_p) + 2U] << i) & 0x80U) != 0U) ? 1U : 0U;
 800862e:	4b36      	ldr	r3, [pc, #216]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 8008630:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008634:	4613      	mov	r3, r2
 8008636:	005b      	lsls	r3, r3, #1
 8008638:	4413      	add	r3, r2
 800863a:	3302      	adds	r3, #2
 800863c:	4a32      	ldr	r2, [pc, #200]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 800863e:	4413      	add	r3, r2
 8008640:	7d1b      	ldrb	r3, [r3, #20]
 8008642:	461a      	mov	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	fa02 f303 	lsl.w	r3, r2, r3
 800864a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800864e:	2b00      	cmp	r3, #0
 8008650:	d001      	beq.n	8008656 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x9e>
 8008652:	2301      	movs	r3, #1
 8008654:	e000      	b.n	8008658 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa0>
 8008656:	2300      	movs	r3, #0
 8008658:	723b      	strb	r3, [r7, #8]

                g_led_bus.wr_buf[i]       = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_0);
 800865a:	4b2b      	ldr	r3, [pc, #172]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 800865c:	89db      	ldrh	r3, [r3, #14]
 800865e:	461a      	mov	r2, r3
 8008660:	7abb      	ldrb	r3, [r7, #10]
 8008662:	fa02 f303 	lsl.w	r3, r2, r3
 8008666:	b2d9      	uxtb	r1, r3
 8008668:	4a27      	ldr	r2, [pc, #156]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	4413      	add	r3, r2
 800866e:	3353      	adds	r3, #83	@ 0x53
 8008670:	460a      	mov	r2, r1
 8008672:	701a      	strb	r2, [r3, #0]
                g_led_bus.wr_buf[i + 8U]  = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_1);
 8008674:	4b24      	ldr	r3, [pc, #144]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 8008676:	89db      	ldrh	r3, [r3, #14]
 8008678:	461a      	mov	r2, r3
 800867a:	7a7b      	ldrb	r3, [r7, #9]
 800867c:	409a      	lsls	r2, r3
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	3308      	adds	r3, #8
 8008682:	b2d1      	uxtb	r1, r2
 8008684:	4a20      	ldr	r2, [pc, #128]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 8008686:	4413      	add	r3, r2
 8008688:	460a      	mov	r2, r1
 800868a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 16U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_2);
 800868e:	4b1e      	ldr	r3, [pc, #120]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 8008690:	89db      	ldrh	r3, [r3, #14]
 8008692:	461a      	mov	r2, r3
 8008694:	7a3b      	ldrb	r3, [r7, #8]
 8008696:	409a      	lsls	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	3310      	adds	r3, #16
 800869c:	b2d1      	uxtb	r1, r2
 800869e:	4a1a      	ldr	r2, [pc, #104]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086a0:	4413      	add	r3, r2
 80086a2:	460a      	mov	r2, r1
 80086a4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            for (uint_fast8_t i = 0U; i < 8U; ++i)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3301      	adds	r3, #1
 80086ac:	60fb      	str	r3, [r7, #12]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2b07      	cmp	r3, #7
 80086b2:	d991      	bls.n	80085d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x20>
            }
            g_led_bus.wr_buf_p++;
 80086b4:	4b14      	ldr	r3, [pc, #80]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086ba:	3301      	adds	r3, #1
 80086bc:	4a12      	ldr	r2, [pc, #72]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086be:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
        }
        else
        {
        }
    }
}
 80086c2:	e01a      	b.n	80086fa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x142>
        else if (g_led_bus.wr_buf_p < (uint_fast8_t)(NUM_PIXELS + 2U))
 80086c4:	4b10      	ldr	r3, [pc, #64]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086ca:	2b16      	cmp	r3, #22
 80086cc:	d815      	bhi.n	80086fa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x142>
            for (uint8_t i = 0U; i < (WR_BUF_LEN / 2U); ++i)
 80086ce:	2300      	movs	r3, #0
 80086d0:	72fb      	strb	r3, [r7, #11]
 80086d2:	e008      	b.n	80086e6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12e>
                g_led_bus.wr_buf[i] = 0U;
 80086d4:	7afb      	ldrb	r3, [r7, #11]
 80086d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086d8:	4413      	add	r3, r2
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            for (uint8_t i = 0U; i < (WR_BUF_LEN / 2U); ++i)
 80086e0:	7afb      	ldrb	r3, [r7, #11]
 80086e2:	3301      	adds	r3, #1
 80086e4:	72fb      	strb	r3, [r7, #11]
 80086e6:	7afb      	ldrb	r3, [r7, #11]
 80086e8:	2b17      	cmp	r3, #23
 80086ea:	d9f3      	bls.n	80086d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11c>
            g_led_bus.wr_buf_p++;
 80086ec:	4b06      	ldr	r3, [pc, #24]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086f2:	3301      	adds	r3, #1
 80086f4:	4a04      	ldr	r2, [pc, #16]	@ (8008708 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x150>)
 80086f6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 80086fa:	bf00      	nop
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	200029e4 	.word	0x200029e4

0800870c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
    if (htim != NULL)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f000 80a6 	beq.w	8008868 <HAL_TIM_PWM_PulseFinishedCallback+0x15c>
    {
        if (g_led_bus.wr_buf_p < (uint_fast8_t)NUM_PIXELS)
 800871c:	4b54      	ldr	r3, [pc, #336]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800871e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008722:	2b14      	cmp	r3, #20
 8008724:	d878      	bhi.n	8008818 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>
        {
            for (uint_fast8_t i = 0U; i < 8U; ++i)
 8008726:	2300      	movs	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
 800872a:	e06a      	b.n	8008802 <HAL_TIM_PWM_PulseFinishedCallback+0xf6>
            {
                uint8_t bit_0 = (((g_led_bus.rgb_arr[3U * g_led_bus.wr_buf_p] << i) & 0x80U) != 0U) ? 1U : 0U;
 800872c:	4b50      	ldr	r3, [pc, #320]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800872e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008732:	4613      	mov	r3, r2
 8008734:	005b      	lsls	r3, r3, #1
 8008736:	4413      	add	r3, r2
 8008738:	4a4d      	ldr	r2, [pc, #308]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800873a:	4413      	add	r3, r2
 800873c:	7d1b      	ldrb	r3, [r3, #20]
 800873e:	461a      	mov	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	fa02 f303 	lsl.w	r3, r2, r3
 8008746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800874a:	2b00      	cmp	r3, #0
 800874c:	d001      	beq.n	8008752 <HAL_TIM_PWM_PulseFinishedCallback+0x46>
 800874e:	2301      	movs	r3, #1
 8008750:	e000      	b.n	8008754 <HAL_TIM_PWM_PulseFinishedCallback+0x48>
 8008752:	2300      	movs	r3, #0
 8008754:	72bb      	strb	r3, [r7, #10]
                uint8_t bit_1 = (((g_led_bus.rgb_arr[(3U * g_led_bus.wr_buf_p) + 1U] << i) & 0x80U) != 0U) ? 1U : 0U;
 8008756:	4b46      	ldr	r3, [pc, #280]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008758:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800875c:	4613      	mov	r3, r2
 800875e:	005b      	lsls	r3, r3, #1
 8008760:	4413      	add	r3, r2
 8008762:	3301      	adds	r3, #1
 8008764:	4a42      	ldr	r2, [pc, #264]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008766:	4413      	add	r3, r2
 8008768:	7d1b      	ldrb	r3, [r3, #20]
 800876a:	461a      	mov	r2, r3
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	fa02 f303 	lsl.w	r3, r2, r3
 8008772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <HAL_TIM_PWM_PulseFinishedCallback+0x72>
 800877a:	2301      	movs	r3, #1
 800877c:	e000      	b.n	8008780 <HAL_TIM_PWM_PulseFinishedCallback+0x74>
 800877e:	2300      	movs	r3, #0
 8008780:	727b      	strb	r3, [r7, #9]
                uint8_t bit_2 = (((g_led_bus.rgb_arr[(3U * g_led_bus.wr_buf_p) + 2U] << i) & 0x80U) != 0U) ? 1U : 0U;
 8008782:	4b3b      	ldr	r3, [pc, #236]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008784:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008788:	4613      	mov	r3, r2
 800878a:	005b      	lsls	r3, r3, #1
 800878c:	4413      	add	r3, r2
 800878e:	3302      	adds	r3, #2
 8008790:	4a37      	ldr	r2, [pc, #220]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008792:	4413      	add	r3, r2
 8008794:	7d1b      	ldrb	r3, [r3, #20]
 8008796:	461a      	mov	r2, r3
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	fa02 f303 	lsl.w	r3, r2, r3
 800879e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <HAL_TIM_PWM_PulseFinishedCallback+0x9e>
 80087a6:	2301      	movs	r3, #1
 80087a8:	e000      	b.n	80087ac <HAL_TIM_PWM_PulseFinishedCallback+0xa0>
 80087aa:	2300      	movs	r3, #0
 80087ac:	723b      	strb	r3, [r7, #8]

                g_led_bus.wr_buf[i + 24U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_0);
 80087ae:	4b30      	ldr	r3, [pc, #192]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 80087b0:	89db      	ldrh	r3, [r3, #14]
 80087b2:	461a      	mov	r2, r3
 80087b4:	7abb      	ldrb	r3, [r7, #10]
 80087b6:	409a      	lsls	r2, r3
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	3318      	adds	r3, #24
 80087bc:	b2d1      	uxtb	r1, r2
 80087be:	4a2c      	ldr	r2, [pc, #176]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 80087c0:	4413      	add	r3, r2
 80087c2:	460a      	mov	r2, r1
 80087c4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 32U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_1);
 80087c8:	4b29      	ldr	r3, [pc, #164]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 80087ca:	89db      	ldrh	r3, [r3, #14]
 80087cc:	461a      	mov	r2, r3
 80087ce:	7a7b      	ldrb	r3, [r7, #9]
 80087d0:	409a      	lsls	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	3320      	adds	r3, #32
 80087d6:	b2d1      	uxtb	r1, r2
 80087d8:	4a25      	ldr	r2, [pc, #148]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 80087da:	4413      	add	r3, r2
 80087dc:	460a      	mov	r2, r1
 80087de:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                g_led_bus.wr_buf[i + 40U] = (uint8_t)(g_led_bus.cfg.pwm_lo << bit_2);
 80087e2:	4b23      	ldr	r3, [pc, #140]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 80087e4:	89db      	ldrh	r3, [r3, #14]
 80087e6:	461a      	mov	r2, r3
 80087e8:	7a3b      	ldrb	r3, [r7, #8]
 80087ea:	409a      	lsls	r2, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	3328      	adds	r3, #40	@ 0x28
 80087f0:	b2d1      	uxtb	r1, r2
 80087f2:	4a1f      	ldr	r2, [pc, #124]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 80087f4:	4413      	add	r3, r2
 80087f6:	460a      	mov	r2, r1
 80087f8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            for (uint_fast8_t i = 0U; i < 8U; ++i)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	3301      	adds	r3, #1
 8008800:	60fb      	str	r3, [r7, #12]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2b07      	cmp	r3, #7
 8008806:	d991      	bls.n	800872c <HAL_TIM_PWM_PulseFinishedCallback+0x20>
            }
            g_led_bus.wr_buf_p++;
 8008808:	4b19      	ldr	r3, [pc, #100]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800880a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800880e:	3301      	adds	r3, #1
 8008810:	4a17      	ldr	r2, [pc, #92]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008812:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
        {
            g_led_bus.wr_buf_p = 0U;
            (void)HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
        }
    }
}
 8008816:	e027      	b.n	8008868 <HAL_TIM_PWM_PulseFinishedCallback+0x15c>
        else if (g_led_bus.wr_buf_p < (uint_fast8_t)(NUM_PIXELS + 2U))
 8008818:	4b15      	ldr	r3, [pc, #84]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800881a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800881e:	2b16      	cmp	r3, #22
 8008820:	d816      	bhi.n	8008850 <HAL_TIM_PWM_PulseFinishedCallback+0x144>
            for (uint8_t i = (WR_BUF_LEN / 2U); i < WR_BUF_LEN; ++i)
 8008822:	2318      	movs	r3, #24
 8008824:	72fb      	strb	r3, [r7, #11]
 8008826:	e008      	b.n	800883a <HAL_TIM_PWM_PulseFinishedCallback+0x12e>
                g_led_bus.wr_buf[i] = 0U;
 8008828:	7afb      	ldrb	r3, [r7, #11]
 800882a:	4a11      	ldr	r2, [pc, #68]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800882c:	4413      	add	r3, r2
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            for (uint8_t i = (WR_BUF_LEN / 2U); i < WR_BUF_LEN; ++i)
 8008834:	7afb      	ldrb	r3, [r7, #11]
 8008836:	3301      	adds	r3, #1
 8008838:	72fb      	strb	r3, [r7, #11]
 800883a:	7afb      	ldrb	r3, [r7, #11]
 800883c:	2b2f      	cmp	r3, #47	@ 0x2f
 800883e:	d9f3      	bls.n	8008828 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>
            g_led_bus.wr_buf_p++;
 8008840:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008846:	3301      	adds	r3, #1
 8008848:	4a09      	ldr	r2, [pc, #36]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800884a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 800884e:	e00b      	b.n	8008868 <HAL_TIM_PWM_PulseFinishedCallback+0x15c>
            g_led_bus.wr_buf_p = 0U;
 8008850:	4b07      	ldr	r3, [pc, #28]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 8008852:	2200      	movs	r2, #0
 8008854:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            (void)HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8008858:	4b05      	ldr	r3, [pc, #20]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a04      	ldr	r2, [pc, #16]	@ (8008870 <HAL_TIM_PWM_PulseFinishedCallback+0x164>)
 800885e:	6892      	ldr	r2, [r2, #8]
 8008860:	4611      	mov	r1, r2
 8008862:	4618      	mov	r0, r3
 8008864:	f006 f99e 	bl	800eba4 <HAL_TIM_PWM_Stop_DMA>
}
 8008868:	bf00      	nop
 800886a:	3710      	adds	r7, #16
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	200029e4 	.word	0x200029e4

08008874 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008878:	f001 fd33 	bl	800a2e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800887c:	f000 f828 	bl	80088d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008880:	f7fe fdec 	bl	800745c <MX_GPIO_Init>
  MX_DMA_Init();
 8008884:	f7fe fc9e 	bl	80071c4 <MX_DMA_Init>
  MX_CRC_Init();
 8008888:	f7fe fbf6 	bl	8007078 <MX_CRC_Init>
  MX_TIM3_Init();
 800888c:	f000 ffa0 	bl	80097d0 <MX_TIM3_Init>
  MX_ADC1_Init();
 8008890:	f7fc fefa 	bl	8005688 <MX_ADC1_Init>
  MX_TIM1_Init();
 8008894:	f000 fef4 	bl	8009680 <MX_TIM1_Init>
  MX_TIM5_Init();
 8008898:	f001 f866 	bl	8009968 <MX_TIM5_Init>
  MX_TIM8_Init();
 800889c:	f001 f8ba 	bl	8009a14 <MX_TIM8_Init>
  MX_TIM20_Init();
 80088a0:	f001 f98a 	bl	8009bb8 <MX_TIM20_Init>
  MX_TIM4_Init();
 80088a4:	f001 f810 	bl	80098c8 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80088a8:	f001 fbe8 	bl	800a07c <MX_USART3_UART_Init>
  MX_TIM17_Init();
 80088ac:	f001 f90c 	bl	8009ac8 <MX_TIM17_Init>
  MX_TIM2_Init();
 80088b0:	f000 ff40 	bl	8009734 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80088b4:	4805      	ldr	r0, [pc, #20]	@ (80088cc <main+0x58>)
 80088b6:	f005 fc05 	bl	800e0c4 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80088ba:	f009 fced 	bl	8012298 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80088be:	f7fd f8fb 	bl	8005ab8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80088c2:	f009 fd0d 	bl	80122e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80088c6:	bf00      	nop
 80088c8:	e7fd      	b.n	80088c6 <main+0x52>
 80088ca:	bf00      	nop
 80088cc:	20002b2c 	.word	0x20002b2c

080088d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b094      	sub	sp, #80	@ 0x50
 80088d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80088d6:	f107 0318 	add.w	r3, r7, #24
 80088da:	2238      	movs	r2, #56	@ 0x38
 80088dc:	2100      	movs	r1, #0
 80088de:	4618      	mov	r0, r3
 80088e0:	f00d fbd5 	bl	801608e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80088e4:	1d3b      	adds	r3, r7, #4
 80088e6:	2200      	movs	r2, #0
 80088e8:	601a      	str	r2, [r3, #0]
 80088ea:	605a      	str	r2, [r3, #4]
 80088ec:	609a      	str	r2, [r3, #8]
 80088ee:	60da      	str	r2, [r3, #12]
 80088f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80088f2:	2000      	movs	r0, #0
 80088f4:	f004 fb2c 	bl	800cf50 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80088f8:	2302      	movs	r3, #2
 80088fa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80088fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008900:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008902:	2340      	movs	r3, #64	@ 0x40
 8008904:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008906:	2302      	movs	r3, #2
 8008908:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800890a:	2302      	movs	r3, #2
 800890c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800890e:	2304      	movs	r3, #4
 8008910:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8008912:	2355      	movs	r3, #85	@ 0x55
 8008914:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008916:	2302      	movs	r3, #2
 8008918:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800891a:	2302      	movs	r3, #2
 800891c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800891e:	2302      	movs	r3, #2
 8008920:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008922:	f107 0318 	add.w	r3, r7, #24
 8008926:	4618      	mov	r0, r3
 8008928:	f004 fbc6 	bl	800d0b8 <HAL_RCC_OscConfig>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8008932:	f000 f831 	bl	8008998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008936:	230f      	movs	r3, #15
 8008938:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800893a:	2303      	movs	r3, #3
 800893c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800893e:	2300      	movs	r3, #0
 8008940:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008942:	2300      	movs	r3, #0
 8008944:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008946:	2300      	movs	r3, #0
 8008948:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800894a:	1d3b      	adds	r3, r7, #4
 800894c:	2104      	movs	r1, #4
 800894e:	4618      	mov	r0, r3
 8008950:	f004 fec4 	bl	800d6dc <HAL_RCC_ClockConfig>
 8008954:	4603      	mov	r3, r0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d001      	beq.n	800895e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800895a:	f000 f81d 	bl	8008998 <Error_Handler>
  }
}
 800895e:	bf00      	nop
 8008960:	3750      	adds	r7, #80	@ 0x50
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
	...

08008968 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a06      	ldr	r2, [pc, #24]	@ (8008990 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d101      	bne.n	800897e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800897a:	f001 fccb 	bl	800a314 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 800897e:	6879      	ldr	r1, [r7, #4]
 8008980:	4804      	ldr	r0, [pc, #16]	@ (8008994 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8008982:	f7fe fc03 	bl	800718c <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 8008986:	bf00      	nop
 8008988:	3708      	adds	r7, #8
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	40001000 	.word	0x40001000
 8008994:	20001054 	.word	0x20001054

08008998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008998:	b480      	push	{r7}
 800899a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800899c:	b672      	cpsid	i
}
 800899e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80089a0:	bf00      	nop
 80089a2:	e7fd      	b.n	80089a0 <Error_Handler+0x8>

080089a4 <clip_duty>:
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b085      	sub	sp, #20
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	4603      	mov	r3, r0
 80089ac:	71fb      	strb	r3, [r7, #7]
    uint8_t res = duty;
 80089ae:	79fb      	ldrb	r3, [r7, #7]
 80089b0:	73fb      	strb	r3, [r7, #15]

    if (res > MOTOR_MAX_DUTY)
 80089b2:	7bfb      	ldrb	r3, [r7, #15]
 80089b4:	2b64      	cmp	r3, #100	@ 0x64
 80089b6:	d901      	bls.n	80089bc <clip_duty+0x18>
    {
        res = MOTOR_MAX_DUTY;
 80089b8:	2364      	movs	r3, #100	@ 0x64
 80089ba:	73fb      	strb	r3, [r7, #15]
    }

    return res;
 80089bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3714      	adds	r7, #20
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
	...

080089cc <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 80089cc:	b590      	push	{r4, r7, lr}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	460b      	mov	r3, r1
 80089d6:	70fb      	strb	r3, [r7, #3]
 80089d8:	4613      	mov	r3, r2
 80089da:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 80089dc:	78fb      	ldrb	r3, [r7, #3]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d103      	bne.n	80089ea <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	891b      	ldrh	r3, [r3, #8]
 80089e6:	81fb      	strh	r3, [r7, #14]
 80089e8:	e04d      	b.n	8008a86 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 80089ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d120      	bne.n	8008a34 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	891c      	ldrh	r4, [r3, #8]
 80089f6:	78fb      	ldrb	r3, [r7, #3]
 80089f8:	ee07 3a90 	vmov	s15, r3
 80089fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	895b      	ldrh	r3, [r3, #10]
 8008a04:	ee07 3a90 	vmov	s15, r3
 8008a08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a10:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8008a90 <compute_pwm+0xc4>
 8008a14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008a18:	eeb0 0a47 	vmov.f32	s0, s14
 8008a1c:	f00f fb3a 	bl	8018094 <roundf>
 8008a20:	eef0 7a40 	vmov.f32	s15, s0
 8008a24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a28:	ee17 3a90 	vmov	r3, s15
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	4423      	add	r3, r4
 8008a30:	81fb      	strh	r3, [r7, #14]
 8008a32:	e028      	b.n	8008a86 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 8008a34:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a3c:	d120      	bne.n	8008a80 <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	891c      	ldrh	r4, [r3, #8]
 8008a42:	78fb      	ldrb	r3, [r7, #3]
 8008a44:	ee07 3a90 	vmov	s15, r3
 8008a48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	899b      	ldrh	r3, [r3, #12]
 8008a50:	ee07 3a90 	vmov	s15, r3
 8008a54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a5c:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8008a90 <compute_pwm+0xc4>
 8008a60:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008a64:	eeb0 0a47 	vmov.f32	s0, s14
 8008a68:	f00f fb14 	bl	8018094 <roundf>
 8008a6c:	eef0 7a40 	vmov.f32	s15, s0
 8008a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a74:	ee17 3a90 	vmov	r3, s15
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	1ae3      	subs	r3, r4, r3
 8008a7c:	81fb      	strh	r3, [r7, #14]
 8008a7e:	e002      	b.n	8008a86 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	891b      	ldrh	r3, [r3, #8]
 8008a84:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 8008a86:	89fb      	ldrh	r3, [r7, #14]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3714      	adds	r7, #20
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd90      	pop	{r4, r7, pc}
 8008a90:	42c80000 	.word	0x42c80000

08008a94 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d105      	bne.n	8008ab4 <apply_pwm+0x20>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	887a      	ldrh	r2, [r7, #2]
 8008ab0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8008ab2:	e02c      	b.n	8008b0e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	2b04      	cmp	r3, #4
 8008aba:	d105      	bne.n	8008ac8 <apply_pwm+0x34>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	887b      	ldrh	r3, [r7, #2]
 8008ac4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008ac6:	e022      	b.n	8008b0e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	d105      	bne.n	8008adc <apply_pwm+0x48>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	887b      	ldrh	r3, [r7, #2]
 8008ad8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8008ada:	e018      	b.n	8008b0e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	2b0c      	cmp	r3, #12
 8008ae2:	d105      	bne.n	8008af0 <apply_pwm+0x5c>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	887b      	ldrh	r3, [r7, #2]
 8008aec:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8008aee:	e00e      	b.n	8008b0e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	2b10      	cmp	r3, #16
 8008af6:	d105      	bne.n	8008b04 <apply_pwm+0x70>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	887b      	ldrh	r3, [r7, #2]
 8008b00:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8008b02:	e004      	b.n	8008b0e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	887b      	ldrh	r3, [r7, #2]
 8008b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8008b0e:	bf00      	nop
 8008b10:	370c      	adds	r7, #12
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr

08008b1a <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib)
{
 8008b1a:	b580      	push	{r7, lr}
 8008b1c:	b086      	sub	sp, #24
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	60f8      	str	r0, [r7, #12]
 8008b22:	60b9      	str	r1, [r7, #8]
 8008b24:	607a      	str	r2, [r7, #4]
 8008b26:	603b      	str	r3, [r7, #0]
    Motor_Status_t status = MOTOR_ERR;
 8008b28:	23ff      	movs	r3, #255	@ 0xff
 8008b2a:	75fb      	strb	r3, [r7, #23]

    if ((motor != NULL) && (htim != NULL) && (calib != NULL))
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d01e      	beq.n	8008b70 <motor_init+0x56>
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d01b      	beq.n	8008b70 <motor_init+0x56>
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d018      	beq.n	8008b70 <motor_init+0x56>
    {
        motor->htim = htim;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	601a      	str	r2, [r3, #0]
        motor->channel = channel;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	605a      	str	r2, [r3, #4]
        motor->calib = *calib;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	683a      	ldr	r2, [r7, #0]
 8008b4e:	3308      	adds	r3, #8
 8008b50:	6810      	ldr	r0, [r2, #0]
 8008b52:	6018      	str	r0, [r3, #0]
 8008b54:	8892      	ldrh	r2, [r2, #4]
 8008b56:	809a      	strh	r2, [r3, #4]

        apply_pwm(motor, calib->pwm_stop);
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	881b      	ldrh	r3, [r3, #0]
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	68f8      	ldr	r0, [r7, #12]
 8008b60:	f7ff ff98 	bl	8008a94 <apply_pwm>
        (void)HAL_TIM_PWM_Start(htim, channel);
 8008b64:	6879      	ldr	r1, [r7, #4]
 8008b66:	68b8      	ldr	r0, [r7, #8]
 8008b68:	f005 fc42 	bl	800e3f0 <HAL_TIM_PWM_Start>

        status = MOTOR_OK;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8008b70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3718      	adds	r7, #24
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <motor_set>:

Motor_Status_t motor_set(const Motor_t* motor, uint8_t duty, Motor_Direction_t dir)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	460b      	mov	r3, r1
 8008b86:	70fb      	strb	r3, [r7, #3]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	70bb      	strb	r3, [r7, #2]
    Motor_Status_t status = MOTOR_ERR;
 8008b8c:	23ff      	movs	r3, #255	@ 0xff
 8008b8e:	73fb      	strb	r3, [r7, #15]

    if (motor != NULL)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d013      	beq.n	8008bbe <motor_set+0x42>
    {
        uint8_t safe_duty = clip_duty(duty);
 8008b96:	78fb      	ldrb	r3, [r7, #3]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f7ff ff03 	bl	80089a4 <clip_duty>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	73bb      	strb	r3, [r7, #14]

        apply_pwm(motor, compute_pwm(motor, safe_duty, dir));
 8008ba2:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8008ba6:	7bbb      	ldrb	r3, [r7, #14]
 8008ba8:	4619      	mov	r1, r3
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f7ff ff0e 	bl	80089cc <compute_pwm>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f7ff ff6d 	bl	8008a94 <apply_pwm>

        status = MOTOR_OK;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <calculate_iae_shifted>:
#include <stddef.h>

/* -------------------- Helpers -------------------- */

static float calculate_iae_shifted(const float* ref, const float* meas, uint16_t len, uint16_t shift)
{
 8008bca:	b480      	push	{r7}
 8008bcc:	b089      	sub	sp, #36	@ 0x24
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	60f8      	str	r0, [r7, #12]
 8008bd2:	60b9      	str	r1, [r7, #8]
 8008bd4:	4611      	mov	r1, r2
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	460b      	mov	r3, r1
 8008bda:	80fb      	strh	r3, [r7, #6]
 8008bdc:	4613      	mov	r3, r2
 8008bde:	80bb      	strh	r3, [r7, #4]
    float area = 0.0f;
 8008be0:	f04f 0300 	mov.w	r3, #0
 8008be4:	61fb      	str	r3, [r7, #28]
    float diff = 0.0f;
 8008be6:	f04f 0300 	mov.w	r3, #0
 8008bea:	61bb      	str	r3, [r7, #24]
    uint16_t check_len;

    if (shift < len)
 8008bec:	88ba      	ldrh	r2, [r7, #4]
 8008bee:	88fb      	ldrh	r3, [r7, #6]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d234      	bcs.n	8008c5e <calculate_iae_shifted+0x94>
    {
        check_len = (uint16_t)(len - shift);
 8008bf4:	88fa      	ldrh	r2, [r7, #6]
 8008bf6:	88bb      	ldrh	r3, [r7, #4]
 8008bf8:	1ad3      	subs	r3, r2, r3
 8008bfa:	82bb      	strh	r3, [r7, #20]

        for (uint16_t i = 0U; i < check_len; i++)
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	82fb      	strh	r3, [r7, #22]
 8008c00:	e029      	b.n	8008c56 <calculate_iae_shifted+0x8c>
        {
            diff = ref[i] - meas[i + shift];
 8008c02:	8afb      	ldrh	r3, [r7, #22]
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	68fa      	ldr	r2, [r7, #12]
 8008c08:	4413      	add	r3, r2
 8008c0a:	ed93 7a00 	vldr	s14, [r3]
 8008c0e:	8afa      	ldrh	r2, [r7, #22]
 8008c10:	88bb      	ldrh	r3, [r7, #4]
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	4413      	add	r3, r2
 8008c1a:	edd3 7a00 	vldr	s15, [r3]
 8008c1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c22:	edc7 7a06 	vstr	s15, [r7, #24]

            if (diff < 0.0f)
 8008c26:	edd7 7a06 	vldr	s15, [r7, #24]
 8008c2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c32:	d505      	bpl.n	8008c40 <calculate_iae_shifted+0x76>
            {
                diff = -diff;
 8008c34:	edd7 7a06 	vldr	s15, [r7, #24]
 8008c38:	eef1 7a67 	vneg.f32	s15, s15
 8008c3c:	edc7 7a06 	vstr	s15, [r7, #24]
            }

            area += diff;
 8008c40:	ed97 7a07 	vldr	s14, [r7, #28]
 8008c44:	edd7 7a06 	vldr	s15, [r7, #24]
 8008c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c4c:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0U; i < check_len; i++)
 8008c50:	8afb      	ldrh	r3, [r7, #22]
 8008c52:	3301      	adds	r3, #1
 8008c54:	82fb      	strh	r3, [r7, #22]
 8008c56:	8afa      	ldrh	r2, [r7, #22]
 8008c58:	8abb      	ldrh	r3, [r7, #20]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d3d1      	bcc.n	8008c02 <calculate_iae_shifted+0x38>
        }
    }

    return area;
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	ee07 3a90 	vmov	s15, r3
}
 8008c64:	eeb0 0a67 	vmov.f32	s0, s15
 8008c68:	3724      	adds	r7, #36	@ 0x24
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <motor_diag_init>:

/* -------------------- API -------------------- */

MotorDiag_Status_t motor_diag_init(MotorDiag_Handle_t* hdiag, const MotorDiag_Config_t* config)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b084      	sub	sp, #16
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	6039      	str	r1, [r7, #0]
    MotorDiag_Status_t status = M_DIAG_ERR;
 8008c7c:	23ff      	movs	r3, #255	@ 0xff
 8008c7e:	73fb      	strb	r3, [r7, #15]

    if ((hdiag != NULL) && (config != NULL))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d03e      	beq.n	8008d04 <motor_diag_init+0x92>
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d03b      	beq.n	8008d04 <motor_diag_init+0x92>
    {
        hdiag->config = *config;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	683a      	ldr	r2, [r7, #0]
 8008c90:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8008c94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008c98:	e883 0003 	stmia.w	r3, {r0, r1}

        (void)memset(hdiag->buf_ref_A, 0, sizeof(hdiag->buf_ref_A));
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	22c0      	movs	r2, #192	@ 0xc0
 8008ca0:	2100      	movs	r1, #0
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f00d f9f3 	bl	801608e <memset>
        (void)memset(hdiag->buf_ref_B, 0, sizeof(hdiag->buf_ref_B));
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	33c0      	adds	r3, #192	@ 0xc0
 8008cac:	22c0      	movs	r2, #192	@ 0xc0
 8008cae:	2100      	movs	r1, #0
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f00d f9ec 	bl	801608e <memset>
        (void)memset(hdiag->buf_meas_A, 0, sizeof(hdiag->buf_meas_A));
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008cbc:	22c0      	movs	r2, #192	@ 0xc0
 8008cbe:	2100      	movs	r1, #0
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f00d f9e4 	bl	801608e <memset>
        (void)memset(hdiag->buf_meas_B, 0, sizeof(hdiag->buf_meas_B));
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8008ccc:	22c0      	movs	r2, #192	@ 0xc0
 8008cce:	2100      	movs	r1, #0
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f00d f9dc 	bl	801608e <memset>

        hdiag->active_buf_idx = 0U;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
        hdiag->write_idx = 0U;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	f8a3 230a 	strh.w	r2, [r3, #778]	@ 0x30a
        hdiag->is_buffer_ready = false;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
        hdiag->last_area_error = 0.0f;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f04f 0200 	mov.w	r2, #0
 8008cf4:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
        hdiag->health_status = MOTOR_HEALTHY;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

        status = M_DIAG_OK;
 8008d00:	2300      	movs	r3, #0
 8008d02:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008d04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3710      	adds	r7, #16
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <motor_diag_record>:

MotorDiag_Status_t motor_diag_record(MotorDiag_Handle_t* hdiag, float ref_val, float meas_val)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b087      	sub	sp, #28
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	ed87 0a02 	vstr	s0, [r7, #8]
 8008d1c:	edc7 0a01 	vstr	s1, [r7, #4]
    MotorDiag_Status_t status = M_DIAG_ERR;
 8008d20:	23ff      	movs	r3, #255	@ 0xff
 8008d22:	75fb      	strb	r3, [r7, #23]

    if (hdiag != NULL)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d046      	beq.n	8008db8 <motor_diag_record+0xa8>
    {
        uint16_t pos = hdiag->write_idx;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f8b3 330a 	ldrh.w	r3, [r3, #778]	@ 0x30a
 8008d30:	82bb      	strh	r3, [r7, #20]

        if (hdiag->active_buf_idx == 0U)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d10d      	bne.n	8008d58 <motor_diag_record+0x48>
        {
            hdiag->buf_ref_A[pos] = ref_val;
 8008d3c:	8abb      	ldrh	r3, [r7, #20]
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	4413      	add	r3, r2
 8008d44:	68ba      	ldr	r2, [r7, #8]
 8008d46:	601a      	str	r2, [r3, #0]
            hdiag->buf_meas_A[pos] = meas_val;
 8008d48:	8abb      	ldrh	r3, [r7, #20]
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	3360      	adds	r3, #96	@ 0x60
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	601a      	str	r2, [r3, #0]
 8008d56:	e00d      	b.n	8008d74 <motor_diag_record+0x64>
        }
        else
        {
            hdiag->buf_ref_B[pos] = ref_val;
 8008d58:	8abb      	ldrh	r3, [r7, #20]
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	3330      	adds	r3, #48	@ 0x30
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4413      	add	r3, r2
 8008d62:	68ba      	ldr	r2, [r7, #8]
 8008d64:	601a      	str	r2, [r3, #0]
            hdiag->buf_meas_B[pos] = meas_val;
 8008d66:	8abb      	ldrh	r3, [r7, #20]
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	3390      	adds	r3, #144	@ 0x90
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4413      	add	r3, r2
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	601a      	str	r2, [r3, #0]
        }

        hdiag->write_idx++;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f8b3 330a 	ldrh.w	r3, [r3, #778]	@ 0x30a
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8a3 230a 	strh.w	r2, [r3, #778]	@ 0x30a

        if (hdiag->write_idx >= (uint16_t)M_DIAG_BUF_LEN)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f8b3 330a 	ldrh.w	r3, [r3, #778]	@ 0x30a
 8008d8a:	2b2f      	cmp	r3, #47	@ 0x2f
 8008d8c:	d912      	bls.n	8008db4 <motor_diag_record+0xa4>
        {
            hdiag->write_idx = 0U;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f8a3 230a 	strh.w	r2, [r3, #778]	@ 0x30a
            hdiag->is_buffer_ready = true;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2201      	movs	r2, #1
 8008d9a:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
            hdiag->active_buf_idx = (hdiag->active_buf_idx == 0U) ? 1U : 0U;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d101      	bne.n	8008dac <motor_diag_record+0x9c>
 8008da8:	2201      	movs	r2, #1
 8008daa:	e000      	b.n	8008dae <motor_diag_record+0x9e>
 8008dac:	2200      	movs	r2, #0
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
        }

        status = M_DIAG_OK;
 8008db4:	2300      	movs	r3, #0
 8008db6:	75fb      	strb	r3, [r7, #23]
    }
    return status;
 8008db8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	371c      	adds	r7, #28
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <motor_diag_process>:



MotorDiag_Status_t motor_diag_process(MotorDiag_Handle_t* hdiag)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
    MotorDiag_Status_t status = M_DIAG_ERR;
 8008dd0:	23ff      	movs	r3, #255	@ 0xff
 8008dd2:	75fb      	strb	r3, [r7, #23]

    if (hdiag != NULL)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d045      	beq.n	8008e66 <motor_diag_process+0x9e>
    {
        if (hdiag->is_buffer_ready)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d03e      	beq.n	8008e62 <motor_diag_process+0x9a>
        {
            uint8_t analyze_idx = (hdiag->active_buf_idx == 0U) ? 1U : 0U;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d101      	bne.n	8008df2 <motor_diag_process+0x2a>
 8008dee:	2301      	movs	r3, #1
 8008df0:	e000      	b.n	8008df4 <motor_diag_process+0x2c>
 8008df2:	2300      	movs	r3, #0
 8008df4:	72fb      	strb	r3, [r7, #11]
            const float* p_ref;
            const float* p_meas;

            if (analyze_idx == 0U)
 8008df6:	7afb      	ldrb	r3, [r7, #11]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d106      	bne.n	8008e0a <motor_diag_process+0x42>
            {
                p_ref = hdiag->buf_ref_A;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	613b      	str	r3, [r7, #16]
                p_meas = hdiag->buf_meas_A;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	e006      	b.n	8008e18 <motor_diag_process+0x50>
            }
            else
            {
                p_ref = hdiag->buf_ref_B;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	33c0      	adds	r3, #192	@ 0xc0
 8008e0e:	613b      	str	r3, [r7, #16]
                p_meas = hdiag->buf_meas_B;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8008e16:	60fb      	str	r3, [r7, #12]
            }

            hdiag->last_area_error = calculate_iae_shifted(
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8b3 3300 	ldrh.w	r3, [r3, #768]	@ 0x300
 8008e1e:	2230      	movs	r2, #48	@ 0x30
 8008e20:	68f9      	ldr	r1, [r7, #12]
 8008e22:	6938      	ldr	r0, [r7, #16]
 8008e24:	f7ff fed1 	bl	8008bca <calculate_iae_shifted>
 8008e28:	eef0 7a40 	vmov.f32	s15, s0
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	edc3 7ac4 	vstr	s15, [r3, #784]	@ 0x310
                p_meas,
                (uint16_t)M_DIAG_BUF_LEN,
                hdiag->config.delay_shift
            );

            if (hdiag->last_area_error > hdiag->config.max_area_limit)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	ed93 7ac4 	vldr	s14, [r3, #784]	@ 0x310
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	edd3 7ac1 	vldr	s15, [r3, #772]	@ 0x304
 8008e3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e46:	dd04      	ble.n	8008e52 <motor_diag_process+0x8a>
            {
                hdiag->health_status = MOTOR_FAILURE;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
 8008e50:	e003      	b.n	8008e5a <motor_diag_process+0x92>
            }
            else
            {
                hdiag->health_status = MOTOR_HEALTHY;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2201      	movs	r2, #1
 8008e56:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
            }

            hdiag->is_buffer_ready = false;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
        }

        status = M_DIAG_OK;
 8008e62:	2300      	movs	r3, #0
 8008e64:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8008e66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3718      	adds	r7, #24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <PID_Law_init>:
#include "pid_law.h"
#include <stddef.h>

pid_law_status PID_Law_init(PID_Law_t* pid, float a1, float b0, float b1)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b084      	sub	sp, #16
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	60f8      	str	r0, [r7, #12]
 8008e7a:	ed87 0a02 	vstr	s0, [r7, #8]
 8008e7e:	edc7 0a01 	vstr	s1, [r7, #4]
 8008e82:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d102      	bne.n	8008e92 <PID_Law_init+0x20>
    {
        return PID_LAW_ERR;
 8008e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e90:	e00c      	b.n	8008eac <PID_Law_init+0x3a>
    }

    pid->a1 = a1;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	601a      	str	r2, [r3, #0]
    pid->b0 = b0;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	605a      	str	r2, [r3, #4]
    pid->b1 = b1;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	683a      	ldr	r2, [r7, #0]
 8008ea2:	609a      	str	r2, [r3, #8]

    return PID_Law_reset(pid);
 8008ea4:	68f8      	ldr	r0, [r7, #12]
 8008ea6:	f000 f86d 	bl	8008f84 <PID_Law_reset>
 8008eaa:	4603      	mov	r3, r0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <PID_Law_compute>:

pid_law_status PID_Law_compute(PID_Law_t* pid, float setpoint, float feedback, float* u_out)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	ed87 0a02 	vstr	s0, [r7, #8]
 8008ec0:	edc7 0a01 	vstr	s1, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
    if (pid == NULL || u_out == NULL)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d002      	beq.n	8008ed2 <PID_Law_compute+0x1e>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d102      	bne.n	8008ed8 <PID_Law_compute+0x24>
    {
        return PID_LAW_ERR;
 8008ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ed6:	e04b      	b.n	8008f70 <PID_Law_compute+0xbc>
    }

    float e_now = setpoint - feedback;
 8008ed8:	ed97 7a02 	vldr	s14, [r7, #8]
 8008edc:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ee0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008ee4:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Equazione alle differenze: u[k] = -a1*u[k-1] + b0*e[k] + b1*e[k-1] */
    float u_unbounded = (-pid->a1 * pid->u_prev) + (pid->b0 * e_now) + (pid->b1 * pid->e_prev);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	edd3 7a00 	vldr	s15, [r3]
 8008eee:	eeb1 7a67 	vneg.f32	s14, s15
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	edd3 7a03 	vldr	s15, [r3, #12]
 8008ef8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	edd3 6a01 	vldr	s13, [r3, #4]
 8008f02:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	edd3 6a02 	vldr	s13, [r3, #8]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	edd3 7a04 	vldr	s15, [r3, #16]
 8008f1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f22:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Saturazione (Anti-windup) */
    if (u_unbounded > U_MAX)
 8008f26:	edd7 7a04 	vldr	s15, [r7, #16]
 8008f2a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f36:	dd03      	ble.n	8008f40 <PID_Law_compute+0x8c>
    {
        *u_out = U_MAX;
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	4a10      	ldr	r2, [pc, #64]	@ (8008f7c <PID_Law_compute+0xc8>)
 8008f3c:	601a      	str	r2, [r3, #0]
 8008f3e:	e00f      	b.n	8008f60 <PID_Law_compute+0xac>
    }
    else if (u_unbounded < U_MIN)
 8008f40:	edd7 7a04 	vldr	s15, [r7, #16]
 8008f44:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8008f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f50:	d503      	bpl.n	8008f5a <PID_Law_compute+0xa6>
    {
        *u_out = U_MIN;
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	4a0a      	ldr	r2, [pc, #40]	@ (8008f80 <PID_Law_compute+0xcc>)
 8008f56:	601a      	str	r2, [r3, #0]
 8008f58:	e002      	b.n	8008f60 <PID_Law_compute+0xac>
    }
    else
    {
        *u_out = u_unbounded;
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	693a      	ldr	r2, [r7, #16]
 8008f5e:	601a      	str	r2, [r3, #0]
    }

    /* Aggiornamento stati per il prossimo passo */
    pid->u_prev = *u_out;
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	60da      	str	r2, [r3, #12]
    pid->e_prev = e_now;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	611a      	str	r2, [r3, #16]

    return PID_LAW_OK;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	371c      	adds	r7, #28
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr
 8008f7c:	41400000 	.word	0x41400000
 8008f80:	c1400000 	.word	0xc1400000

08008f84 <PID_Law_reset>:

pid_law_status PID_Law_reset(PID_Law_t* pid)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
    if (pid == NULL)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d102      	bne.n	8008f98 <PID_Law_reset+0x14>
    {
        return PID_LAW_ERR;
 8008f92:	f04f 33ff 	mov.w	r3, #4294967295
 8008f96:	e008      	b.n	8008faa <PID_Law_reset+0x26>
    }

    pid->u_prev = 0.0f;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f04f 0200 	mov.w	r2, #0
 8008f9e:	60da      	str	r2, [r3, #12]
    pid->e_prev = 0.0f;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f04f 0200 	mov.w	r2, #0
 8008fa6:	611a      	str	r2, [r3, #16]

    return PID_LAW_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	370c      	adds	r7, #12
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr
	...

08008fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b082      	sub	sp, #8
 8008fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008fbe:	4b12      	ldr	r3, [pc, #72]	@ (8009008 <HAL_MspInit+0x50>)
 8008fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc2:	4a11      	ldr	r2, [pc, #68]	@ (8009008 <HAL_MspInit+0x50>)
 8008fc4:	f043 0301 	orr.w	r3, r3, #1
 8008fc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8008fca:	4b0f      	ldr	r3, [pc, #60]	@ (8009008 <HAL_MspInit+0x50>)
 8008fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fce:	f003 0301 	and.w	r3, r3, #1
 8008fd2:	607b      	str	r3, [r7, #4]
 8008fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8009008 <HAL_MspInit+0x50>)
 8008fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fda:	4a0b      	ldr	r2, [pc, #44]	@ (8009008 <HAL_MspInit+0x50>)
 8008fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fe0:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fe2:	4b09      	ldr	r3, [pc, #36]	@ (8009008 <HAL_MspInit+0x50>)
 8008fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fea:	603b      	str	r3, [r7, #0]
 8008fec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008fee:	2200      	movs	r2, #0
 8008ff0:	210f      	movs	r1, #15
 8008ff2:	f06f 0001 	mvn.w	r0, #1
 8008ff6:	f003 f873 	bl	800c0e0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8008ffa:	f004 f84d 	bl	800d098 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008ffe:	bf00      	nop
 8009000:	3708      	adds	r7, #8
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	40021000 	.word	0x40021000

0800900c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b08c      	sub	sp, #48	@ 0x30
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009014:	2300      	movs	r3, #0
 8009016:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8009018:	2300      	movs	r3, #0
 800901a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800901c:	4b2c      	ldr	r3, [pc, #176]	@ (80090d0 <HAL_InitTick+0xc4>)
 800901e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009020:	4a2b      	ldr	r2, [pc, #172]	@ (80090d0 <HAL_InitTick+0xc4>)
 8009022:	f043 0310 	orr.w	r3, r3, #16
 8009026:	6593      	str	r3, [r2, #88]	@ 0x58
 8009028:	4b29      	ldr	r3, [pc, #164]	@ (80090d0 <HAL_InitTick+0xc4>)
 800902a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800902c:	f003 0310 	and.w	r3, r3, #16
 8009030:	60bb      	str	r3, [r7, #8]
 8009032:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009034:	f107 020c 	add.w	r2, r7, #12
 8009038:	f107 0310 	add.w	r3, r7, #16
 800903c:	4611      	mov	r1, r2
 800903e:	4618      	mov	r0, r3
 8009040:	f004 fd22 	bl	800da88 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8009044:	f004 fcf4 	bl	800da30 <HAL_RCC_GetPCLK1Freq>
 8009048:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800904a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800904c:	4a21      	ldr	r2, [pc, #132]	@ (80090d4 <HAL_InitTick+0xc8>)
 800904e:	fba2 2303 	umull	r2, r3, r2, r3
 8009052:	0c9b      	lsrs	r3, r3, #18
 8009054:	3b01      	subs	r3, #1
 8009056:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8009058:	4b1f      	ldr	r3, [pc, #124]	@ (80090d8 <HAL_InitTick+0xcc>)
 800905a:	4a20      	ldr	r2, [pc, #128]	@ (80090dc <HAL_InitTick+0xd0>)
 800905c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800905e:	4b1e      	ldr	r3, [pc, #120]	@ (80090d8 <HAL_InitTick+0xcc>)
 8009060:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8009064:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8009066:	4a1c      	ldr	r2, [pc, #112]	@ (80090d8 <HAL_InitTick+0xcc>)
 8009068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800906c:	4b1a      	ldr	r3, [pc, #104]	@ (80090d8 <HAL_InitTick+0xcc>)
 800906e:	2200      	movs	r2, #0
 8009070:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009072:	4b19      	ldr	r3, [pc, #100]	@ (80090d8 <HAL_InitTick+0xcc>)
 8009074:	2200      	movs	r2, #0
 8009076:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8009078:	4817      	ldr	r0, [pc, #92]	@ (80090d8 <HAL_InitTick+0xcc>)
 800907a:	f004 ffcb 	bl	800e014 <HAL_TIM_Base_Init>
 800907e:	4603      	mov	r3, r0
 8009080:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8009084:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009088:	2b00      	cmp	r3, #0
 800908a:	d11b      	bne.n	80090c4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800908c:	4812      	ldr	r0, [pc, #72]	@ (80090d8 <HAL_InitTick+0xcc>)
 800908e:	f005 f8b1 	bl	800e1f4 <HAL_TIM_Base_Start_IT>
 8009092:	4603      	mov	r3, r0
 8009094:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8009098:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800909c:	2b00      	cmp	r3, #0
 800909e:	d111      	bne.n	80090c4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80090a0:	2036      	movs	r0, #54	@ 0x36
 80090a2:	f003 f837 	bl	800c114 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b0f      	cmp	r3, #15
 80090aa:	d808      	bhi.n	80090be <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80090ac:	2200      	movs	r2, #0
 80090ae:	6879      	ldr	r1, [r7, #4]
 80090b0:	2036      	movs	r0, #54	@ 0x36
 80090b2:	f003 f815 	bl	800c0e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80090b6:	4a0a      	ldr	r2, [pc, #40]	@ (80090e0 <HAL_InitTick+0xd4>)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6013      	str	r3, [r2, #0]
 80090bc:	e002      	b.n	80090c4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80090c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3730      	adds	r7, #48	@ 0x30
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	40021000 	.word	0x40021000
 80090d4:	431bde83 	.word	0x431bde83
 80090d8:	20002a88 	.word	0x20002a88
 80090dc:	40001000 	.word	0x40001000
 80090e0:	2000002c 	.word	0x2000002c

080090e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80090e4:	b480      	push	{r7}
 80090e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80090e8:	bf00      	nop
 80090ea:	e7fd      	b.n	80090e8 <NMI_Handler+0x4>

080090ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80090ec:	b480      	push	{r7}
 80090ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80090f0:	bf00      	nop
 80090f2:	e7fd      	b.n	80090f0 <HardFault_Handler+0x4>

080090f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80090f4:	b480      	push	{r7}
 80090f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80090f8:	bf00      	nop
 80090fa:	e7fd      	b.n	80090f8 <MemManage_Handler+0x4>

080090fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80090fc:	b480      	push	{r7}
 80090fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009100:	bf00      	nop
 8009102:	e7fd      	b.n	8009100 <BusFault_Handler+0x4>

08009104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009104:	b480      	push	{r7}
 8009106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009108:	bf00      	nop
 800910a:	e7fd      	b.n	8009108 <UsageFault_Handler+0x4>

0800910c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800910c:	b480      	push	{r7}
 800910e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009110:	bf00      	nop
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
	...

0800911c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009120:	4802      	ldr	r0, [pc, #8]	@ (800912c <DMA1_Channel1_IRQHandler+0x10>)
 8009122:	f003 fbf0 	bl	800c906 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009126:	bf00      	nop
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	20002e34 	.word	0x20002e34

08009130 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8009134:	4802      	ldr	r0, [pc, #8]	@ (8009140 <DMA1_Channel2_IRQHandler+0x10>)
 8009136:	f003 fbe6 	bl	800c906 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800913a:	bf00      	nop
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	20002e94 	.word	0x20002e94

08009144 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8009148:	4802      	ldr	r0, [pc, #8]	@ (8009154 <DMA1_Channel3_IRQHandler+0x10>)
 800914a:	f003 fbdc 	bl	800c906 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800914e:	bf00      	nop
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	20002d40 	.word	0x20002d40

08009158 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800915c:	4802      	ldr	r0, [pc, #8]	@ (8009168 <TIM4_IRQHandler+0x10>)
 800915e:	f005 ff53 	bl	800f008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8009162:	bf00      	nop
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	20002bc4 	.word	0x20002bc4

0800916c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8009170:	4802      	ldr	r0, [pc, #8]	@ (800917c <USART3_IRQHandler+0x10>)
 8009172:	f007 fb87 	bl	8010884 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8009176:	bf00      	nop
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	20002da0 	.word	0x20002da0

08009180 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 8009184:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009188:	f003 feca 	bl	800cf20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800918c:	bf00      	nop
 800918e:	bd80      	pop	{r7, pc}

08009190 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8009194:	4802      	ldr	r0, [pc, #8]	@ (80091a0 <TIM6_DAC_IRQHandler+0x10>)
 8009196:	f005 ff37 	bl	800f008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800919a:	bf00      	nop
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	20002a88 	.word	0x20002a88

080091a4 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a08      	ldr	r2, [pc, #32]	@ (80091d4 <HAL_UART_TxCpltCallback+0x30>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d10a      	bne.n	80091cc <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 80091b6:	4808      	ldr	r0, [pc, #32]	@ (80091d8 <HAL_UART_TxCpltCallback+0x34>)
 80091b8:	f007 face 	bl	8010758 <HAL_UART_DMAStop>
    	transmitted++;
 80091bc:	4b07      	ldr	r3, [pc, #28]	@ (80091dc <HAL_UART_TxCpltCallback+0x38>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	3301      	adds	r3, #1
 80091c2:	4a06      	ldr	r2, [pc, #24]	@ (80091dc <HAL_UART_TxCpltCallback+0x38>)
 80091c4:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 80091c6:	4b06      	ldr	r3, [pc, #24]	@ (80091e0 <HAL_UART_TxCpltCallback+0x3c>)
 80091c8:	2201      	movs	r2, #1
 80091ca:	701a      	strb	r2, [r3, #0]
    }
}
 80091cc:	bf00      	nop
 80091ce:	3708      	adds	r7, #8
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}
 80091d4:	40004800 	.word	0x40004800
 80091d8:	20002da0 	.word	0x20002da0
 80091dc:	20002ad8 	.word	0x20002ad8
 80091e0:	20002950 	.word	0x20002950

080091e4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a0a      	ldr	r2, [pc, #40]	@ (800921c <HAL_UART_RxCpltCallback+0x38>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d10d      	bne.n	8009212 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 80091f6:	480a      	ldr	r0, [pc, #40]	@ (8009220 <HAL_UART_RxCpltCallback+0x3c>)
 80091f8:	f007 faae 	bl	8010758 <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 80091fc:	4808      	ldr	r0, [pc, #32]	@ (8009220 <HAL_UART_RxCpltCallback+0x3c>)
 80091fe:	f007 fead 	bl	8010f5c <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 8009202:	4b08      	ldr	r3, [pc, #32]	@ (8009224 <HAL_UART_RxCpltCallback+0x40>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	3301      	adds	r3, #1
 8009208:	4a06      	ldr	r2, [pc, #24]	@ (8009224 <HAL_UART_RxCpltCallback+0x40>)
 800920a:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 800920c:	4b06      	ldr	r3, [pc, #24]	@ (8009228 <HAL_UART_RxCpltCallback+0x44>)
 800920e:	2201      	movs	r2, #1
 8009210:	701a      	strb	r2, [r3, #0]
    }
}
 8009212:	bf00      	nop
 8009214:	3708      	adds	r7, #8
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	40004800 	.word	0x40004800
 8009220:	20002da0 	.word	0x20002da0
 8009224:	20002ad4 	.word	0x20002ad4
 8009228:	20002951 	.word	0x20002951

0800922c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800922c:	b480      	push	{r7}
 800922e:	af00      	add	r7, sp, #0
  return 1;
 8009230:	2301      	movs	r3, #1
}
 8009232:	4618      	mov	r0, r3
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <_kill>:

int _kill(int pid, int sig)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009246:	f00c ffd3 	bl	80161f0 <__errno>
 800924a:	4603      	mov	r3, r0
 800924c:	2216      	movs	r2, #22
 800924e:	601a      	str	r2, [r3, #0]
  return -1;
 8009250:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009254:	4618      	mov	r0, r3
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <_exit>:

void _exit (int status)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8009264:	f04f 31ff 	mov.w	r1, #4294967295
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f7ff ffe7 	bl	800923c <_kill>
  while (1) {}    /* Make sure we hang here */
 800926e:	bf00      	nop
 8009270:	e7fd      	b.n	800926e <_exit+0x12>

08009272 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009272:	b580      	push	{r7, lr}
 8009274:	b086      	sub	sp, #24
 8009276:	af00      	add	r7, sp, #0
 8009278:	60f8      	str	r0, [r7, #12]
 800927a:	60b9      	str	r1, [r7, #8]
 800927c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800927e:	2300      	movs	r3, #0
 8009280:	617b      	str	r3, [r7, #20]
 8009282:	e00a      	b.n	800929a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009284:	f3af 8000 	nop.w
 8009288:	4601      	mov	r1, r0
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	1c5a      	adds	r2, r3, #1
 800928e:	60ba      	str	r2, [r7, #8]
 8009290:	b2ca      	uxtb	r2, r1
 8009292:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	3301      	adds	r3, #1
 8009298:	617b      	str	r3, [r7, #20]
 800929a:	697a      	ldr	r2, [r7, #20]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	429a      	cmp	r2, r3
 80092a0:	dbf0      	blt.n	8009284 <_read+0x12>
  }

  return len;
 80092a2:	687b      	ldr	r3, [r7, #4]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3718      	adds	r7, #24
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b086      	sub	sp, #24
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	60b9      	str	r1, [r7, #8]
 80092b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80092b8:	2300      	movs	r3, #0
 80092ba:	617b      	str	r3, [r7, #20]
 80092bc:	e009      	b.n	80092d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	1c5a      	adds	r2, r3, #1
 80092c2:	60ba      	str	r2, [r7, #8]
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	3301      	adds	r3, #1
 80092d0:	617b      	str	r3, [r7, #20]
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	dbf1      	blt.n	80092be <_write+0x12>
  }
  return len;
 80092da:	687b      	ldr	r3, [r7, #4]
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <_close>:

int _close(int file)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80092ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800930c:	605a      	str	r2, [r3, #4]
  return 0;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <_isatty>:

int _isatty(int file)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009324:	2301      	movs	r3, #1
}
 8009326:	4618      	mov	r0, r3
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009332:	b480      	push	{r7}
 8009334:	b085      	sub	sp, #20
 8009336:	af00      	add	r7, sp, #0
 8009338:	60f8      	str	r0, [r7, #12]
 800933a:	60b9      	str	r1, [r7, #8]
 800933c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b086      	sub	sp, #24
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009354:	4a14      	ldr	r2, [pc, #80]	@ (80093a8 <_sbrk+0x5c>)
 8009356:	4b15      	ldr	r3, [pc, #84]	@ (80093ac <_sbrk+0x60>)
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009360:	4b13      	ldr	r3, [pc, #76]	@ (80093b0 <_sbrk+0x64>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d102      	bne.n	800936e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009368:	4b11      	ldr	r3, [pc, #68]	@ (80093b0 <_sbrk+0x64>)
 800936a:	4a12      	ldr	r2, [pc, #72]	@ (80093b4 <_sbrk+0x68>)
 800936c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800936e:	4b10      	ldr	r3, [pc, #64]	@ (80093b0 <_sbrk+0x64>)
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4413      	add	r3, r2
 8009376:	693a      	ldr	r2, [r7, #16]
 8009378:	429a      	cmp	r2, r3
 800937a:	d207      	bcs.n	800938c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800937c:	f00c ff38 	bl	80161f0 <__errno>
 8009380:	4603      	mov	r3, r0
 8009382:	220c      	movs	r2, #12
 8009384:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009386:	f04f 33ff 	mov.w	r3, #4294967295
 800938a:	e009      	b.n	80093a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800938c:	4b08      	ldr	r3, [pc, #32]	@ (80093b0 <_sbrk+0x64>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009392:	4b07      	ldr	r3, [pc, #28]	@ (80093b0 <_sbrk+0x64>)
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4413      	add	r3, r2
 800939a:	4a05      	ldr	r2, [pc, #20]	@ (80093b0 <_sbrk+0x64>)
 800939c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800939e:	68fb      	ldr	r3, [r7, #12]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	20020000 	.word	0x20020000
 80093ac:	00000400 	.word	0x00000400
 80093b0:	20002adc 	.word	0x20002adc
 80093b4:	20007a30 	.word	0x20007a30

080093b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80093b8:	b480      	push	{r7}
 80093ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80093bc:	4b06      	ldr	r3, [pc, #24]	@ (80093d8 <SystemInit+0x20>)
 80093be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093c2:	4a05      	ldr	r2, [pc, #20]	@ (80093d8 <SystemInit+0x20>)
 80093c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80093c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80093cc:	bf00      	nop
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr
 80093d6:	bf00      	nop
 80093d8:	e000ed00 	.word	0xe000ed00

080093dc <temp_cfg_channel_>:
#include "temp.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Temp_Status_t temp_cfg_channel_(temp_t *t)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
    Temp_Status_t status = TEMP_ERR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	73fb      	strb	r3, [r7, #15]

    if ((t != NULL) && (t->hadc != NULL))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d013      	beq.n	8009416 <temp_cfg_channel_+0x3a>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00f      	beq.n	8009416 <temp_cfg_channel_+0x3a>
    {
        if (HAL_ADC_ConfigChannel(t->hadc, &t->channel_cfg) == HAL_OK)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	3304      	adds	r3, #4
 80093fe:	4619      	mov	r1, r3
 8009400:	4610      	mov	r0, r2
 8009402:	f001 fe07 	bl	800b014 <HAL_ADC_ConfigChannel>
 8009406:	4603      	mov	r3, r0
 8009408:	2b00      	cmp	r3, #0
 800940a:	d102      	bne.n	8009412 <temp_cfg_channel_+0x36>
        {
            status = TEMP_OK;
 800940c:	2300      	movs	r3, #0
 800940e:	73fb      	strb	r3, [r7, #15]
 8009410:	e001      	b.n	8009416 <temp_cfg_channel_+0x3a>
        }
        else
        {
            status = TEMP_ERR_COMM;
 8009412:	2302      	movs	r3, #2
 8009414:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8009416:	7bfb      	ldrb	r3, [r7, #15]
}
 8009418:	4618      	mov	r0, r3
 800941a:	3710      	adds	r7, #16
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <temp_read_once_>:

static Temp_Status_t temp_read_once_(temp_t *t, uint32_t *raw)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
    Temp_Status_t status = TEMP_ERR;
 800942a:	2301      	movs	r3, #1
 800942c:	73fb      	strb	r3, [r7, #15]

    if ((t != NULL) && (raw != NULL) && (t->hadc != NULL))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d02e      	beq.n	8009492 <temp_read_once_+0x72>
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d02b      	beq.n	8009492 <temp_read_once_+0x72>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d027      	beq.n	8009492 <temp_read_once_+0x72>
    {
        if (HAL_ADC_Start(t->hadc) == HAL_OK)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4618      	mov	r0, r3
 8009448:	f001 fbb8 	bl	800abbc <HAL_ADC_Start>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d11d      	bne.n	800948e <temp_read_once_+0x6e>
        {
            if (HAL_ADC_PollForConversion(t->hadc, t->timeout_ms) == HAL_OK)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945a:	4619      	mov	r1, r3
 800945c:	4610      	mov	r0, r2
 800945e:	f001 fcc5 	bl	800adec <HAL_ADC_PollForConversion>
 8009462:	4603      	mov	r3, r0
 8009464:	2b00      	cmp	r3, #0
 8009466:	d10a      	bne.n	800947e <temp_read_once_+0x5e>
            {
                *raw = HAL_ADC_GetValue(t->hadc);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4618      	mov	r0, r3
 800946e:	f001 fdc3 	bl	800aff8 <HAL_ADC_GetValue>
 8009472:	4602      	mov	r2, r0
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	601a      	str	r2, [r3, #0]
                status = TEMP_OK;
 8009478:	2300      	movs	r3, #0
 800947a:	73fb      	strb	r3, [r7, #15]
 800947c:	e001      	b.n	8009482 <temp_read_once_+0x62>
            }
            else
            {
                status = TEMP_ERR_COMM;
 800947e:	2302      	movs	r3, #2
 8009480:	73fb      	strb	r3, [r7, #15]
            }

            (void)HAL_ADC_Stop(t->hadc);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4618      	mov	r0, r3
 8009488:	f001 fc7c 	bl	800ad84 <HAL_ADC_Stop>
 800948c:	e001      	b.n	8009492 <temp_read_once_+0x72>
        }
        else
        {
            status = TEMP_ERR_COMM;
 800948e:	2302      	movs	r3, #2
 8009490:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8009492:	7bfb      	ldrb	r3, [r7, #15]
}
 8009494:	4618      	mov	r0, r3
 8009496:	3710      	adds	r7, #16
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <temp_raw_to_celsius_>:


static float temp_raw_to_celsius_(uint32_t raw)
{
 800949c:	b480      	push	{r7}
 800949e:	b085      	sub	sp, #20
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
    float v_sense =((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	ee07 3a90 	vmov	s15, r3
 80094aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094ae:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80094ec <temp_raw_to_celsius_+0x50>
 80094b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094b6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80094f0 <temp_raw_to_celsius_+0x54>
 80094ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094be:	edc7 7a03 	vstr	s15, [r7, #12]

    return ((v_sense - TEMP_V25_MV) / TEMP_SLOPE_MV_PER_C) + 25.0f;
 80094c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80094c6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80094f4 <temp_raw_to_celsius_+0x58>
 80094ca:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80094ce:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 80094d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094d6:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80094da:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80094de:	eeb0 0a67 	vmov.f32	s0, s15
 80094e2:	3714      	adds	r7, #20
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr
 80094ec:	454e4000 	.word	0x454e4000
 80094f0:	457ff000 	.word	0x457ff000
 80094f4:	443e0000 	.word	0x443e0000

080094f8 <temp_read_raw_internal_>:

static Temp_Status_t temp_read_raw_internal_(temp_t *t, uint8_t samples, uint32_t *raw)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b088      	sub	sp, #32
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	460b      	mov	r3, r1
 8009502:	607a      	str	r2, [r7, #4]
 8009504:	72fb      	strb	r3, [r7, #11]
    Temp_Status_t status = TEMP_ERR;
 8009506:	2301      	movs	r3, #1
 8009508:	77fb      	strb	r3, [r7, #31]

    if ((t != NULL) && (raw != NULL) && (samples != 0U))
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d03a      	beq.n	8009586 <temp_read_raw_internal_+0x8e>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d037      	beq.n	8009586 <temp_read_raw_internal_+0x8e>
 8009516:	7afb      	ldrb	r3, [r7, #11]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d034      	beq.n	8009586 <temp_read_raw_internal_+0x8e>
    {
        status = temp_cfg_channel_(t);
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f7ff ff5d 	bl	80093dc <temp_cfg_channel_>
 8009522:	4603      	mov	r3, r0
 8009524:	77fb      	strb	r3, [r7, #31]

        if (status == TEMP_OK)
 8009526:	7ffb      	ldrb	r3, [r7, #31]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d12c      	bne.n	8009586 <temp_read_raw_internal_+0x8e>
        {
            uint32_t acc = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	61bb      	str	r3, [r7, #24]
            uint32_t sample = 0U;
 8009530:	2300      	movs	r3, #0
 8009532:	613b      	str	r3, [r7, #16]

            for (uint8_t i = 0U; (i < samples) && (status == TEMP_OK); i++)
 8009534:	2300      	movs	r3, #0
 8009536:	75fb      	strb	r3, [r7, #23]
 8009538:	e011      	b.n	800955e <temp_read_raw_internal_+0x66>
            {
                status = temp_read_once_(t, &sample);
 800953a:	f107 0310 	add.w	r3, r7, #16
 800953e:	4619      	mov	r1, r3
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f7ff ff6d 	bl	8009420 <temp_read_once_>
 8009546:	4603      	mov	r3, r0
 8009548:	77fb      	strb	r3, [r7, #31]

                if (status == TEMP_OK)
 800954a:	7ffb      	ldrb	r3, [r7, #31]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d103      	bne.n	8009558 <temp_read_raw_internal_+0x60>
                {
                    acc += sample;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	69ba      	ldr	r2, [r7, #24]
 8009554:	4413      	add	r3, r2
 8009556:	61bb      	str	r3, [r7, #24]
            for (uint8_t i = 0U; (i < samples) && (status == TEMP_OK); i++)
 8009558:	7dfb      	ldrb	r3, [r7, #23]
 800955a:	3301      	adds	r3, #1
 800955c:	75fb      	strb	r3, [r7, #23]
 800955e:	7dfa      	ldrb	r2, [r7, #23]
 8009560:	7afb      	ldrb	r3, [r7, #11]
 8009562:	429a      	cmp	r2, r3
 8009564:	d202      	bcs.n	800956c <temp_read_raw_internal_+0x74>
 8009566:	7ffb      	ldrb	r3, [r7, #31]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0e6      	beq.n	800953a <temp_read_raw_internal_+0x42>
                }
            }

            if (status == TEMP_OK)
 800956c:	7ffb      	ldrb	r3, [r7, #31]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d109      	bne.n	8009586 <temp_read_raw_internal_+0x8e>
            {
                *raw = acc / (uint32_t)samples;
 8009572:	7afb      	ldrb	r3, [r7, #11]
 8009574:	69ba      	ldr	r2, [r7, #24]
 8009576:	fbb2 f2f3 	udiv	r2, r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	601a      	str	r2, [r3, #0]
                t->raw_last = *raw;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	629a      	str	r2, [r3, #40]	@ 0x28
            }
        }
    }

    return status;
 8009586:	7ffb      	ldrb	r3, [r7, #31]
}
 8009588:	4618      	mov	r0, r3
 800958a:	3720      	adds	r7, #32
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <temp_init>:


/* ================== PUBLIC API ================== */

Temp_Status_t temp_init(temp_t *t, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef* channel_cfg, uint32_t timeout_ms)
{
 8009590:	b5b0      	push	{r4, r5, r7, lr}
 8009592:	b086      	sub	sp, #24
 8009594:	af00      	add	r7, sp, #0
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	607a      	str	r2, [r7, #4]
 800959c:	603b      	str	r3, [r7, #0]
    Temp_Status_t status = TEMP_ERR;
 800959e:	2301      	movs	r3, #1
 80095a0:	75fb      	strb	r3, [r7, #23]

    if ((t != NULL) && (hadc != NULL) && (channel_cfg != NULL))
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d02c      	beq.n	8009602 <temp_init+0x72>
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d029      	beq.n	8009602 <temp_init+0x72>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d026      	beq.n	8009602 <temp_init+0x72>
    {
        t->hadc = hadc;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	68ba      	ldr	r2, [r7, #8]
 80095b8:	601a      	str	r2, [r3, #0]
        t->channel_cfg = *channel_cfg;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	1d1c      	adds	r4, r3, #4
 80095c0:	4615      	mov	r5, r2
 80095c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80095c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80095ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        t->timeout_ms = timeout_ms;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	625a      	str	r2, [r3, #36]	@ 0x24

        t->raw_last = 0U;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	629a      	str	r2, [r3, #40]	@ 0x28
        t->temp_c_last = 0.0f;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f04f 0200 	mov.w	r2, #0
 80095e0:	62da      	str	r2, [r3, #44]	@ 0x2c

        if (HAL_ADCEx_Calibration_Start(t->hadc, t->channel_cfg.SingleDiff) == HAL_OK)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681a      	ldr	r2, [r3, #0]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	691b      	ldr	r3, [r3, #16]
 80095ea:	4619      	mov	r1, r3
 80095ec:	4610      	mov	r0, r2
 80095ee:	f002 fb55 	bl	800bc9c <HAL_ADCEx_Calibration_Start>
 80095f2:	4603      	mov	r3, r0
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d102      	bne.n	80095fe <temp_init+0x6e>
        {
            status = TEMP_OK;
 80095f8:	2300      	movs	r3, #0
 80095fa:	75fb      	strb	r3, [r7, #23]
 80095fc:	e001      	b.n	8009602 <temp_init+0x72>
        }
        else
        {
            status = TEMP_ERR_COMM;
 80095fe:	2302      	movs	r3, #2
 8009600:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8009602:	7dfb      	ldrb	r3, [r7, #23]
}
 8009604:	4618      	mov	r0, r3
 8009606:	3718      	adds	r7, #24
 8009608:	46bd      	mov	sp, r7
 800960a:	bdb0      	pop	{r4, r5, r7, pc}

0800960c <temp_read_raw_once>:

Temp_Status_t temp_read_raw_once(temp_t *t, uint32_t *raw)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	6039      	str	r1, [r7, #0]
    return temp_read_raw_internal_(t, 1, raw);
 8009616:	683a      	ldr	r2, [r7, #0]
 8009618:	2101      	movs	r1, #1
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f7ff ff6c 	bl	80094f8 <temp_read_raw_internal_>
 8009620:	4603      	mov	r3, r0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3708      	adds	r7, #8
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <temp_get_celsius_once>:

Temp_Status_t temp_get_celsius_once(temp_t *t, float *temp_c)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
 8009632:	6039      	str	r1, [r7, #0]
    Temp_Status_t status = TEMP_ERR;
 8009634:	2301      	movs	r3, #1
 8009636:	73fb      	strb	r3, [r7, #15]

    if ((t != NULL) && (temp_c != NULL))
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d01a      	beq.n	8009674 <temp_get_celsius_once+0x4a>
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d017      	beq.n	8009674 <temp_get_celsius_once+0x4a>
    {
        uint32_t raw;

        status = temp_read_raw_once(t, &raw);
 8009644:	f107 0308 	add.w	r3, r7, #8
 8009648:	4619      	mov	r1, r3
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f7ff ffde 	bl	800960c <temp_read_raw_once>
 8009650:	4603      	mov	r3, r0
 8009652:	73fb      	strb	r3, [r7, #15]

        if (status == TEMP_OK)
 8009654:	7bfb      	ldrb	r3, [r7, #15]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10c      	bne.n	8009674 <temp_get_celsius_once+0x4a>
        {
            t->temp_c_last = temp_raw_to_celsius_(raw);
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	4618      	mov	r0, r3
 800965e:	f7ff ff1d 	bl	800949c <temp_raw_to_celsius_>
 8009662:	eef0 7a40 	vmov.f32	s15, s0
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
            *temp_c = t->temp_c_last;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	601a      	str	r2, [r3, #0]
        }
    }

    return status;
 8009674:	7bfb      	ldrb	r3, [r7, #15]
}
 8009676:	4618      	mov	r0, r3
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
	...

08009680 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b08c      	sub	sp, #48	@ 0x30
 8009684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009686:	f107 030c 	add.w	r3, r7, #12
 800968a:	2224      	movs	r2, #36	@ 0x24
 800968c:	2100      	movs	r1, #0
 800968e:	4618      	mov	r0, r3
 8009690:	f00c fcfd 	bl	801608e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009694:	463b      	mov	r3, r7
 8009696:	2200      	movs	r2, #0
 8009698:	601a      	str	r2, [r3, #0]
 800969a:	605a      	str	r2, [r3, #4]
 800969c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800969e:	4b23      	ldr	r3, [pc, #140]	@ (800972c <MX_TIM1_Init+0xac>)
 80096a0:	4a23      	ldr	r2, [pc, #140]	@ (8009730 <MX_TIM1_Init+0xb0>)
 80096a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80096a4:	4b21      	ldr	r3, [pc, #132]	@ (800972c <MX_TIM1_Init+0xac>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80096aa:	4b20      	ldr	r3, [pc, #128]	@ (800972c <MX_TIM1_Init+0xac>)
 80096ac:	2200      	movs	r2, #0
 80096ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80096b0:	4b1e      	ldr	r3, [pc, #120]	@ (800972c <MX_TIM1_Init+0xac>)
 80096b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80096b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80096b8:	4b1c      	ldr	r3, [pc, #112]	@ (800972c <MX_TIM1_Init+0xac>)
 80096ba:	2200      	movs	r2, #0
 80096bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80096be:	4b1b      	ldr	r3, [pc, #108]	@ (800972c <MX_TIM1_Init+0xac>)
 80096c0:	2200      	movs	r2, #0
 80096c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80096c4:	4b19      	ldr	r3, [pc, #100]	@ (800972c <MX_TIM1_Init+0xac>)
 80096c6:	2200      	movs	r2, #0
 80096c8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80096ca:	2303      	movs	r3, #3
 80096cc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80096ce:	2300      	movs	r3, #0
 80096d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80096d2:	2301      	movs	r3, #1
 80096d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80096d6:	2300      	movs	r3, #0
 80096d8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80096da:	2305      	movs	r3, #5
 80096dc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80096de:	2300      	movs	r3, #0
 80096e0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80096e2:	2301      	movs	r3, #1
 80096e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80096e6:	2300      	movs	r3, #0
 80096e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80096ea:	2305      	movs	r3, #5
 80096ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80096ee:	f107 030c 	add.w	r3, r7, #12
 80096f2:	4619      	mov	r1, r3
 80096f4:	480d      	ldr	r0, [pc, #52]	@ (800972c <MX_TIM1_Init+0xac>)
 80096f6:	f005 fb53 	bl	800eda0 <HAL_TIM_Encoder_Init>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8009700:	f7ff f94a 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009704:	2300      	movs	r3, #0
 8009706:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009708:	2300      	movs	r3, #0
 800970a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800970c:	2300      	movs	r3, #0
 800970e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009710:	463b      	mov	r3, r7
 8009712:	4619      	mov	r1, r3
 8009714:	4805      	ldr	r0, [pc, #20]	@ (800972c <MX_TIM1_Init+0xac>)
 8009716:	f006 fd8b 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d001      	beq.n	8009724 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8009720:	f7ff f93a 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8009724:	bf00      	nop
 8009726:	3730      	adds	r7, #48	@ 0x30
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}
 800972c:	20002ae0 	.word	0x20002ae0
 8009730:	40012c00 	.word	0x40012c00

08009734 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b088      	sub	sp, #32
 8009738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800973a:	f107 0310 	add.w	r3, r7, #16
 800973e:	2200      	movs	r2, #0
 8009740:	601a      	str	r2, [r3, #0]
 8009742:	605a      	str	r2, [r3, #4]
 8009744:	609a      	str	r2, [r3, #8]
 8009746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009748:	1d3b      	adds	r3, r7, #4
 800974a:	2200      	movs	r2, #0
 800974c:	601a      	str	r2, [r3, #0]
 800974e:	605a      	str	r2, [r3, #4]
 8009750:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009752:	4b1e      	ldr	r3, [pc, #120]	@ (80097cc <MX_TIM2_Init+0x98>)
 8009754:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009758:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800975a:	4b1c      	ldr	r3, [pc, #112]	@ (80097cc <MX_TIM2_Init+0x98>)
 800975c:	22a9      	movs	r2, #169	@ 0xa9
 800975e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009760:	4b1a      	ldr	r3, [pc, #104]	@ (80097cc <MX_TIM2_Init+0x98>)
 8009762:	2200      	movs	r2, #0
 8009764:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8009766:	4b19      	ldr	r3, [pc, #100]	@ (80097cc <MX_TIM2_Init+0x98>)
 8009768:	f04f 32ff 	mov.w	r2, #4294967295
 800976c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800976e:	4b17      	ldr	r3, [pc, #92]	@ (80097cc <MX_TIM2_Init+0x98>)
 8009770:	2200      	movs	r2, #0
 8009772:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009774:	4b15      	ldr	r3, [pc, #84]	@ (80097cc <MX_TIM2_Init+0x98>)
 8009776:	2200      	movs	r2, #0
 8009778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800977a:	4814      	ldr	r0, [pc, #80]	@ (80097cc <MX_TIM2_Init+0x98>)
 800977c:	f004 fc4a 	bl	800e014 <HAL_TIM_Base_Init>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8009786:	f7ff f907 	bl	8008998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800978a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800978e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009790:	f107 0310 	add.w	r3, r7, #16
 8009794:	4619      	mov	r1, r3
 8009796:	480d      	ldr	r0, [pc, #52]	@ (80097cc <MX_TIM2_Init+0x98>)
 8009798:	f005 fe9a 	bl	800f4d0 <HAL_TIM_ConfigClockSource>
 800979c:	4603      	mov	r3, r0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d001      	beq.n	80097a6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80097a2:	f7ff f8f9 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80097a6:	2300      	movs	r3, #0
 80097a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097aa:	2300      	movs	r3, #0
 80097ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80097ae:	1d3b      	adds	r3, r7, #4
 80097b0:	4619      	mov	r1, r3
 80097b2:	4806      	ldr	r0, [pc, #24]	@ (80097cc <MX_TIM2_Init+0x98>)
 80097b4:	f006 fd3c 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d001      	beq.n	80097c2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80097be:	f7ff f8eb 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80097c2:	bf00      	nop
 80097c4:	3720      	adds	r7, #32
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	20002b2c 	.word	0x20002b2c

080097d0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b08a      	sub	sp, #40	@ 0x28
 80097d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80097d6:	f107 031c 	add.w	r3, r7, #28
 80097da:	2200      	movs	r2, #0
 80097dc:	601a      	str	r2, [r3, #0]
 80097de:	605a      	str	r2, [r3, #4]
 80097e0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80097e2:	463b      	mov	r3, r7
 80097e4:	2200      	movs	r2, #0
 80097e6:	601a      	str	r2, [r3, #0]
 80097e8:	605a      	str	r2, [r3, #4]
 80097ea:	609a      	str	r2, [r3, #8]
 80097ec:	60da      	str	r2, [r3, #12]
 80097ee:	611a      	str	r2, [r3, #16]
 80097f0:	615a      	str	r2, [r3, #20]
 80097f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80097f4:	4b32      	ldr	r3, [pc, #200]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 80097f6:	4a33      	ldr	r2, [pc, #204]	@ (80098c4 <MX_TIM3_Init+0xf4>)
 80097f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80097fa:	4b31      	ldr	r3, [pc, #196]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 80097fc:	2201      	movs	r2, #1
 80097fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009800:	4b2f      	ldr	r3, [pc, #188]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 8009802:	2200      	movs	r2, #0
 8009804:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 8009806:	4b2e      	ldr	r3, [pc, #184]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 8009808:	f241 0299 	movw	r2, #4249	@ 0x1099
 800980c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800980e:	4b2c      	ldr	r3, [pc, #176]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 8009810:	2200      	movs	r2, #0
 8009812:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009814:	4b2a      	ldr	r3, [pc, #168]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 8009816:	2200      	movs	r2, #0
 8009818:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800981a:	4829      	ldr	r0, [pc, #164]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 800981c:	f004 fd91 	bl	800e342 <HAL_TIM_PWM_Init>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d001      	beq.n	800982a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8009826:	f7ff f8b7 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800982a:	2300      	movs	r3, #0
 800982c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800982e:	2300      	movs	r3, #0
 8009830:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009832:	f107 031c 	add.w	r3, r7, #28
 8009836:	4619      	mov	r1, r3
 8009838:	4821      	ldr	r0, [pc, #132]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 800983a:	f006 fcf9 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d001      	beq.n	8009848 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8009844:	f7ff f8a8 	bl	8008998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009848:	2360      	movs	r3, #96	@ 0x60
 800984a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800984c:	2300      	movs	r3, #0
 800984e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009850:	2300      	movs	r3, #0
 8009852:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009854:	2300      	movs	r3, #0
 8009856:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009858:	463b      	mov	r3, r7
 800985a:	2200      	movs	r2, #0
 800985c:	4619      	mov	r1, r3
 800985e:	4818      	ldr	r0, [pc, #96]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 8009860:	f005 fd22 	bl	800f2a8 <HAL_TIM_PWM_ConfigChannel>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d001      	beq.n	800986e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800986a:	f7ff f895 	bl	8008998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800986e:	463b      	mov	r3, r7
 8009870:	2204      	movs	r2, #4
 8009872:	4619      	mov	r1, r3
 8009874:	4812      	ldr	r0, [pc, #72]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 8009876:	f005 fd17 	bl	800f2a8 <HAL_TIM_PWM_ConfigChannel>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8009880:	f7ff f88a 	bl	8008998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009884:	463b      	mov	r3, r7
 8009886:	2208      	movs	r2, #8
 8009888:	4619      	mov	r1, r3
 800988a:	480d      	ldr	r0, [pc, #52]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 800988c:	f005 fd0c 	bl	800f2a8 <HAL_TIM_PWM_ConfigChannel>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d001      	beq.n	800989a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8009896:	f7ff f87f 	bl	8008998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800989a:	463b      	mov	r3, r7
 800989c:	220c      	movs	r2, #12
 800989e:	4619      	mov	r1, r3
 80098a0:	4807      	ldr	r0, [pc, #28]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 80098a2:	f005 fd01 	bl	800f2a8 <HAL_TIM_PWM_ConfigChannel>
 80098a6:	4603      	mov	r3, r0
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d001      	beq.n	80098b0 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 80098ac:	f7ff f874 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80098b0:	4803      	ldr	r0, [pc, #12]	@ (80098c0 <MX_TIM3_Init+0xf0>)
 80098b2:	f000 fb69 	bl	8009f88 <HAL_TIM_MspPostInit>

}
 80098b6:	bf00      	nop
 80098b8:	3728      	adds	r7, #40	@ 0x28
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	20002b78 	.word	0x20002b78
 80098c4:	40000400 	.word	0x40000400

080098c8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b088      	sub	sp, #32
 80098cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80098ce:	f107 0310 	add.w	r3, r7, #16
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
 80098d6:	605a      	str	r2, [r3, #4]
 80098d8:	609a      	str	r2, [r3, #8]
 80098da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80098dc:	1d3b      	adds	r3, r7, #4
 80098de:	2200      	movs	r2, #0
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	605a      	str	r2, [r3, #4]
 80098e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80098e6:	4b1e      	ldr	r3, [pc, #120]	@ (8009960 <MX_TIM4_Init+0x98>)
 80098e8:	4a1e      	ldr	r2, [pc, #120]	@ (8009964 <MX_TIM4_Init+0x9c>)
 80098ea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 80098ec:	4b1c      	ldr	r3, [pc, #112]	@ (8009960 <MX_TIM4_Init+0x98>)
 80098ee:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80098f2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80098f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009960 <MX_TIM4_Init+0x98>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 80098fa:	4b19      	ldr	r3, [pc, #100]	@ (8009960 <MX_TIM4_Init+0x98>)
 80098fc:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8009900:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009902:	4b17      	ldr	r3, [pc, #92]	@ (8009960 <MX_TIM4_Init+0x98>)
 8009904:	2200      	movs	r2, #0
 8009906:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009908:	4b15      	ldr	r3, [pc, #84]	@ (8009960 <MX_TIM4_Init+0x98>)
 800990a:	2200      	movs	r2, #0
 800990c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800990e:	4814      	ldr	r0, [pc, #80]	@ (8009960 <MX_TIM4_Init+0x98>)
 8009910:	f004 fb80 	bl	800e014 <HAL_TIM_Base_Init>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d001      	beq.n	800991e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800991a:	f7ff f83d 	bl	8008998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800991e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009922:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8009924:	f107 0310 	add.w	r3, r7, #16
 8009928:	4619      	mov	r1, r3
 800992a:	480d      	ldr	r0, [pc, #52]	@ (8009960 <MX_TIM4_Init+0x98>)
 800992c:	f005 fdd0 	bl	800f4d0 <HAL_TIM_ConfigClockSource>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d001      	beq.n	800993a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8009936:	f7ff f82f 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800993a:	2300      	movs	r3, #0
 800993c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800993e:	2300      	movs	r3, #0
 8009940:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009942:	1d3b      	adds	r3, r7, #4
 8009944:	4619      	mov	r1, r3
 8009946:	4806      	ldr	r0, [pc, #24]	@ (8009960 <MX_TIM4_Init+0x98>)
 8009948:	f006 fc72 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d001      	beq.n	8009956 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8009952:	f7ff f821 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8009956:	bf00      	nop
 8009958:	3720      	adds	r7, #32
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
 800995e:	bf00      	nop
 8009960:	20002bc4 	.word	0x20002bc4
 8009964:	40000800 	.word	0x40000800

08009968 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b08c      	sub	sp, #48	@ 0x30
 800996c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800996e:	f107 030c 	add.w	r3, r7, #12
 8009972:	2224      	movs	r2, #36	@ 0x24
 8009974:	2100      	movs	r1, #0
 8009976:	4618      	mov	r0, r3
 8009978:	f00c fb89 	bl	801608e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800997c:	463b      	mov	r3, r7
 800997e:	2200      	movs	r2, #0
 8009980:	601a      	str	r2, [r3, #0]
 8009982:	605a      	str	r2, [r3, #4]
 8009984:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8009986:	4b21      	ldr	r3, [pc, #132]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 8009988:	4a21      	ldr	r2, [pc, #132]	@ (8009a10 <MX_TIM5_Init+0xa8>)
 800998a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800998c:	4b1f      	ldr	r3, [pc, #124]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 800998e:	2200      	movs	r2, #0
 8009990:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009992:	4b1e      	ldr	r3, [pc, #120]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 8009994:	2200      	movs	r2, #0
 8009996:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8009998:	4b1c      	ldr	r3, [pc, #112]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 800999a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800999e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80099a0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 80099a2:	2200      	movs	r2, #0
 80099a4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80099a6:	4b19      	ldr	r3, [pc, #100]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 80099a8:	2200      	movs	r2, #0
 80099aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80099ac:	2303      	movs	r3, #3
 80099ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80099b0:	2300      	movs	r3, #0
 80099b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80099b4:	2301      	movs	r3, #1
 80099b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80099b8:	2300      	movs	r3, #0
 80099ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80099bc:	2305      	movs	r3, #5
 80099be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80099c0:	2300      	movs	r3, #0
 80099c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80099c4:	2301      	movs	r3, #1
 80099c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80099c8:	2300      	movs	r3, #0
 80099ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80099cc:	2305      	movs	r3, #5
 80099ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80099d0:	f107 030c 	add.w	r3, r7, #12
 80099d4:	4619      	mov	r1, r3
 80099d6:	480d      	ldr	r0, [pc, #52]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 80099d8:	f005 f9e2 	bl	800eda0 <HAL_TIM_Encoder_Init>
 80099dc:	4603      	mov	r3, r0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d001      	beq.n	80099e6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80099e2:	f7fe ffd9 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80099e6:	2300      	movs	r3, #0
 80099e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80099ea:	2300      	movs	r3, #0
 80099ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80099ee:	463b      	mov	r3, r7
 80099f0:	4619      	mov	r1, r3
 80099f2:	4806      	ldr	r0, [pc, #24]	@ (8009a0c <MX_TIM5_Init+0xa4>)
 80099f4:	f006 fc1c 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d001      	beq.n	8009a02 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80099fe:	f7fe ffcb 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8009a02:	bf00      	nop
 8009a04:	3730      	adds	r7, #48	@ 0x30
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}
 8009a0a:	bf00      	nop
 8009a0c:	20002c10 	.word	0x20002c10
 8009a10:	40000c00 	.word	0x40000c00

08009a14 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b08c      	sub	sp, #48	@ 0x30
 8009a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009a1a:	f107 030c 	add.w	r3, r7, #12
 8009a1e:	2224      	movs	r2, #36	@ 0x24
 8009a20:	2100      	movs	r1, #0
 8009a22:	4618      	mov	r0, r3
 8009a24:	f00c fb33 	bl	801608e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a28:	463b      	mov	r3, r7
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	601a      	str	r2, [r3, #0]
 8009a2e:	605a      	str	r2, [r3, #4]
 8009a30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009a32:	4b23      	ldr	r3, [pc, #140]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a34:	4a23      	ldr	r2, [pc, #140]	@ (8009ac4 <MX_TIM8_Init+0xb0>)
 8009a36:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009a38:	4b21      	ldr	r3, [pc, #132]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a3e:	4b20      	ldr	r3, [pc, #128]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a40:	2200      	movs	r2, #0
 8009a42:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009a44:	4b1e      	ldr	r3, [pc, #120]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a4a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a4e:	2200      	movs	r2, #0
 8009a50:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009a52:	4b1b      	ldr	r3, [pc, #108]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a54:	2200      	movs	r2, #0
 8009a56:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a58:	4b19      	ldr	r3, [pc, #100]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009a5e:	2303      	movs	r3, #3
 8009a60:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009a62:	2300      	movs	r3, #0
 8009a64:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009a66:	2301      	movs	r3, #1
 8009a68:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8009a6e:	2305      	movs	r3, #5
 8009a70:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009a72:	2300      	movs	r3, #0
 8009a74:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009a76:	2301      	movs	r3, #1
 8009a78:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8009a7e:	2305      	movs	r3, #5
 8009a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009a82:	f107 030c 	add.w	r3, r7, #12
 8009a86:	4619      	mov	r1, r3
 8009a88:	480d      	ldr	r0, [pc, #52]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009a8a:	f005 f989 	bl	800eda0 <HAL_TIM_Encoder_Init>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d001      	beq.n	8009a98 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8009a94:	f7fe ff80 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009aa4:	463b      	mov	r3, r7
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	4805      	ldr	r0, [pc, #20]	@ (8009ac0 <MX_TIM8_Init+0xac>)
 8009aaa:	f006 fbc1 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d001      	beq.n	8009ab8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8009ab4:	f7fe ff70 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009ab8:	bf00      	nop
 8009aba:	3730      	adds	r7, #48	@ 0x30
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	20002c5c 	.word	0x20002c5c
 8009ac4:	40013400 	.word	0x40013400

08009ac8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b094      	sub	sp, #80	@ 0x50
 8009acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8009ace:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	601a      	str	r2, [r3, #0]
 8009ad6:	605a      	str	r2, [r3, #4]
 8009ad8:	609a      	str	r2, [r3, #8]
 8009ada:	60da      	str	r2, [r3, #12]
 8009adc:	611a      	str	r2, [r3, #16]
 8009ade:	615a      	str	r2, [r3, #20]
 8009ae0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009ae2:	463b      	mov	r3, r7
 8009ae4:	2234      	movs	r2, #52	@ 0x34
 8009ae6:	2100      	movs	r1, #0
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f00c fad0 	bl	801608e <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8009aee:	4b30      	ldr	r3, [pc, #192]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009af0:	4a30      	ldr	r2, [pc, #192]	@ (8009bb4 <MX_TIM17_Init+0xec>)
 8009af2:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8009af4:	4b2e      	ldr	r3, [pc, #184]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009af6:	2200      	movs	r2, #0
 8009af8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009afa:	4b2d      	ldr	r3, [pc, #180]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009afc:	2200      	movs	r2, #0
 8009afe:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 8009b00:	4b2b      	ldr	r3, [pc, #172]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b02:	22d3      	movs	r2, #211	@ 0xd3
 8009b04:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009b06:	4b2a      	ldr	r3, [pc, #168]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b08:	2200      	movs	r2, #0
 8009b0a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8009b0c:	4b28      	ldr	r3, [pc, #160]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b0e:	2200      	movs	r2, #0
 8009b10:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009b12:	4b27      	ldr	r3, [pc, #156]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b14:	2200      	movs	r2, #0
 8009b16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8009b18:	4825      	ldr	r0, [pc, #148]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b1a:	f004 fa7b 	bl	800e014 <HAL_TIM_Base_Init>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d001      	beq.n	8009b28 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8009b24:	f7fe ff38 	bl	8008998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8009b28:	4821      	ldr	r0, [pc, #132]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b2a:	f004 fc0a 	bl	800e342 <HAL_TIM_PWM_Init>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d001      	beq.n	8009b38 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8009b34:	f7fe ff30 	bl	8008998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009b38:	2360      	movs	r3, #96	@ 0x60
 8009b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009b40:	2300      	movs	r3, #0
 8009b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009b44:	2300      	movs	r3, #0
 8009b46:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009b50:	2300      	movs	r3, #0
 8009b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009b54:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009b58:	2200      	movs	r2, #0
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	4814      	ldr	r0, [pc, #80]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b5e:	f005 fba3 	bl	800f2a8 <HAL_TIM_PWM_ConfigChannel>
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d001      	beq.n	8009b6c <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8009b68:	f7fe ff16 	bl	8008998 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009b70:	2300      	movs	r3, #0
 8009b72:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009b74:	2300      	movs	r3, #0
 8009b76:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009b80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009b84:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009b86:	2300      	movs	r3, #0
 8009b88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8009b8e:	463b      	mov	r3, r7
 8009b90:	4619      	mov	r1, r3
 8009b92:	4807      	ldr	r0, [pc, #28]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009b94:	f006 fbe2 	bl	801035c <HAL_TIMEx_ConfigBreakDeadTime>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d001      	beq.n	8009ba2 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 8009b9e:	f7fe fefb 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8009ba2:	4803      	ldr	r0, [pc, #12]	@ (8009bb0 <MX_TIM17_Init+0xe8>)
 8009ba4:	f000 f9f0 	bl	8009f88 <HAL_TIM_MspPostInit>

}
 8009ba8:	bf00      	nop
 8009baa:	3750      	adds	r7, #80	@ 0x50
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	20002ca8 	.word	0x20002ca8
 8009bb4:	40014800 	.word	0x40014800

08009bb8 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b08c      	sub	sp, #48	@ 0x30
 8009bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009bbe:	f107 030c 	add.w	r3, r7, #12
 8009bc2:	2224      	movs	r2, #36	@ 0x24
 8009bc4:	2100      	movs	r1, #0
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f00c fa61 	bl	801608e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009bcc:	463b      	mov	r3, r7
 8009bce:	2200      	movs	r2, #0
 8009bd0:	601a      	str	r2, [r3, #0]
 8009bd2:	605a      	str	r2, [r3, #4]
 8009bd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8009bd6:	4b23      	ldr	r3, [pc, #140]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009bd8:	4a23      	ldr	r2, [pc, #140]	@ (8009c68 <MX_TIM20_Init+0xb0>)
 8009bda:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8009bdc:	4b21      	ldr	r3, [pc, #132]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009bde:	2200      	movs	r2, #0
 8009be0:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009be2:	4b20      	ldr	r3, [pc, #128]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009be4:	2200      	movs	r2, #0
 8009be6:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8009be8:	4b1e      	ldr	r3, [pc, #120]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009bea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009bee:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8009bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009bfc:	4b19      	ldr	r3, [pc, #100]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009bfe:	2200      	movs	r2, #0
 8009c00:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009c02:	2303      	movs	r3, #3
 8009c04:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009c06:	2300      	movs	r3, #0
 8009c08:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8009c12:	2305      	movs	r3, #5
 8009c14:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009c16:	2300      	movs	r3, #0
 8009c18:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8009c22:	2305      	movs	r3, #5
 8009c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 8009c26:	f107 030c 	add.w	r3, r7, #12
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	480d      	ldr	r0, [pc, #52]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009c2e:	f005 f8b7 	bl	800eda0 <HAL_TIM_Encoder_Init>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 8009c38:	f7fe feae 	bl	8008998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009c40:	2300      	movs	r3, #0
 8009c42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c44:	2300      	movs	r3, #0
 8009c46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8009c48:	463b      	mov	r3, r7
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	4805      	ldr	r0, [pc, #20]	@ (8009c64 <MX_TIM20_Init+0xac>)
 8009c4e:	f006 faef 	bl	8010230 <HAL_TIMEx_MasterConfigSynchronization>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d001      	beq.n	8009c5c <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 8009c58:	f7fe fe9e 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8009c5c:	bf00      	nop
 8009c5e:	3730      	adds	r7, #48	@ 0x30
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	20002cf4 	.word	0x20002cf4
 8009c68:	40015000 	.word	0x40015000

08009c6c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b090      	sub	sp, #64	@ 0x40
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009c78:	2200      	movs	r2, #0
 8009c7a:	601a      	str	r2, [r3, #0]
 8009c7c:	605a      	str	r2, [r3, #4]
 8009c7e:	609a      	str	r2, [r3, #8]
 8009c80:	60da      	str	r2, [r3, #12]
 8009c82:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a6b      	ldr	r2, [pc, #428]	@ (8009e38 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d12a      	bne.n	8009ce4 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009c8e:	4b6b      	ldr	r3, [pc, #428]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c92:	4a6a      	ldr	r2, [pc, #424]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009c94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009c98:	6613      	str	r3, [r2, #96]	@ 0x60
 8009c9a:	4b68      	ldr	r3, [pc, #416]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ca6:	4b65      	ldr	r3, [pc, #404]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009caa:	4a64      	ldr	r2, [pc, #400]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009cac:	f043 0301 	orr.w	r3, r3, #1
 8009cb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009cb2:	4b62      	ldr	r3, [pc, #392]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 8009cbe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009cc4:	2302      	movs	r3, #2
 8009cc6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8009cd0:	2306      	movs	r3, #6
 8009cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009cd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009cd8:	4619      	mov	r1, r3
 8009cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009cde:	f002 ff6d 	bl	800cbbc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8009ce2:	e0a5      	b.n	8009e30 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a55      	ldr	r2, [pc, #340]	@ (8009e40 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d129      	bne.n	8009d42 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8009cee:	4b53      	ldr	r3, [pc, #332]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf2:	4a52      	ldr	r2, [pc, #328]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009cf4:	f043 0308 	orr.w	r3, r3, #8
 8009cf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8009cfa:	4b50      	ldr	r3, [pc, #320]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cfe:	f003 0308 	and.w	r3, r3, #8
 8009d02:	623b      	str	r3, [r7, #32]
 8009d04:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d06:	4b4d      	ldr	r3, [pc, #308]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d0a:	4a4c      	ldr	r2, [pc, #304]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d0c:	f043 0301 	orr.w	r3, r3, #1
 8009d10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d12:	4b4a      	ldr	r3, [pc, #296]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d16:	f003 0301 	and.w	r3, r3, #1
 8009d1a:	61fb      	str	r3, [r7, #28]
 8009d1c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 8009d1e:	2303      	movs	r3, #3
 8009d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009d22:	2302      	movs	r3, #2
 8009d24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d26:	2300      	movs	r3, #0
 8009d28:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8009d2e:	2302      	movs	r3, #2
 8009d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009d32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009d36:	4619      	mov	r1, r3
 8009d38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009d3c:	f002 ff3e 	bl	800cbbc <HAL_GPIO_Init>
}
 8009d40:	e076      	b.n	8009e30 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a3f      	ldr	r2, [pc, #252]	@ (8009e44 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d128      	bne.n	8009d9e <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d50:	4a3a      	ldr	r2, [pc, #232]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d52:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009d56:	6613      	str	r3, [r2, #96]	@ 0x60
 8009d58:	4b38      	ldr	r3, [pc, #224]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d60:	61bb      	str	r3, [r7, #24]
 8009d62:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009d64:	4b35      	ldr	r3, [pc, #212]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d68:	4a34      	ldr	r2, [pc, #208]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d6a:	f043 0304 	orr.w	r3, r3, #4
 8009d6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d70:	4b32      	ldr	r3, [pc, #200]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d74:	f003 0304 	and.w	r3, r3, #4
 8009d78:	617b      	str	r3, [r7, #20]
 8009d7a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 8009d7c:	23c0      	movs	r3, #192	@ 0xc0
 8009d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009d80:	2302      	movs	r3, #2
 8009d82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d84:	2300      	movs	r3, #0
 8009d86:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8009d8c:	2304      	movs	r3, #4
 8009d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009d90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009d94:	4619      	mov	r1, r3
 8009d96:	482c      	ldr	r0, [pc, #176]	@ (8009e48 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8009d98:	f002 ff10 	bl	800cbbc <HAL_GPIO_Init>
}
 8009d9c:	e048      	b.n	8009e30 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a2a      	ldr	r2, [pc, #168]	@ (8009e4c <HAL_TIM_Encoder_MspInit+0x1e0>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d143      	bne.n	8009e30 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8009da8:	4b24      	ldr	r3, [pc, #144]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dac:	4a23      	ldr	r2, [pc, #140]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009dae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009db2:	6613      	str	r3, [r2, #96]	@ 0x60
 8009db4:	4b21      	ldr	r3, [pc, #132]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009db8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009dbc:	613b      	str	r3, [r7, #16]
 8009dbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009dc6:	f043 0304 	orr.w	r3, r3, #4
 8009dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dd0:	f003 0304 	and.w	r3, r3, #4
 8009dd4:	60fb      	str	r3, [r7, #12]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009dd8:	4b18      	ldr	r3, [pc, #96]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ddc:	4a17      	ldr	r2, [pc, #92]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009dde:	f043 0302 	orr.w	r3, r3, #2
 8009de2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009de4:	4b15      	ldr	r3, [pc, #84]	@ (8009e3c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009de8:	f003 0302 	and.w	r3, r3, #2
 8009dec:	60bb      	str	r3, [r7, #8]
 8009dee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 8009df0:	2304      	movs	r3, #4
 8009df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009df4:	2302      	movs	r3, #2
 8009df6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8009e00:	2306      	movs	r3, #6
 8009e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 8009e04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e08:	4619      	mov	r1, r3
 8009e0a:	480f      	ldr	r0, [pc, #60]	@ (8009e48 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8009e0c:	f002 fed6 	bl	800cbbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 8009e10:	2304      	movs	r3, #4
 8009e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e14:	2302      	movs	r3, #2
 8009e16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8009e20:	2303      	movs	r3, #3
 8009e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 8009e24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e28:	4619      	mov	r1, r3
 8009e2a:	4809      	ldr	r0, [pc, #36]	@ (8009e50 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8009e2c:	f002 fec6 	bl	800cbbc <HAL_GPIO_Init>
}
 8009e30:	bf00      	nop
 8009e32:	3740      	adds	r7, #64	@ 0x40
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	40012c00 	.word	0x40012c00
 8009e3c:	40021000 	.word	0x40021000
 8009e40:	40000c00 	.word	0x40000c00
 8009e44:	40013400 	.word	0x40013400
 8009e48:	48000800 	.word	0x48000800
 8009e4c:	40015000 	.word	0x40015000
 8009e50:	48000400 	.word	0x48000400

08009e54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b086      	sub	sp, #24
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e64:	d10c      	bne.n	8009e80 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009e66:	4b33      	ldr	r3, [pc, #204]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e6a:	4a32      	ldr	r2, [pc, #200]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009e6c:	f043 0301 	orr.w	r3, r3, #1
 8009e70:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e72:	4b30      	ldr	r3, [pc, #192]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e76:	f003 0301 	and.w	r3, r3, #1
 8009e7a:	617b      	str	r3, [r7, #20]
 8009e7c:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8009e7e:	e054      	b.n	8009f2a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a2c      	ldr	r2, [pc, #176]	@ (8009f38 <HAL_TIM_Base_MspInit+0xe4>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d114      	bne.n	8009eb4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8009e8a:	4b2a      	ldr	r3, [pc, #168]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e8e:	4a29      	ldr	r2, [pc, #164]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009e90:	f043 0304 	orr.w	r3, r3, #4
 8009e94:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e96:	4b27      	ldr	r3, [pc, #156]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e9a:	f003 0304 	and.w	r3, r3, #4
 8009e9e:	613b      	str	r3, [r7, #16]
 8009ea0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	2105      	movs	r1, #5
 8009ea6:	201e      	movs	r0, #30
 8009ea8:	f002 f91a 	bl	800c0e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8009eac:	201e      	movs	r0, #30
 8009eae:	f002 f931 	bl	800c114 <HAL_NVIC_EnableIRQ>
}
 8009eb2:	e03a      	b.n	8009f2a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a20      	ldr	r2, [pc, #128]	@ (8009f3c <HAL_TIM_Base_MspInit+0xe8>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d135      	bne.n	8009f2a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8009ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ec2:	4a1c      	ldr	r2, [pc, #112]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009ec4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009ec8:	6613      	str	r3, [r2, #96]	@ 0x60
 8009eca:	4b1a      	ldr	r3, [pc, #104]	@ (8009f34 <HAL_TIM_Base_MspInit+0xe0>)
 8009ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ece:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009ed2:	60fb      	str	r3, [r7, #12]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 8009ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8009f44 <HAL_TIM_Base_MspInit+0xf0>)
 8009eda:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 8009edc:	4b18      	ldr	r3, [pc, #96]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009ede:	2254      	movs	r2, #84	@ 0x54
 8009ee0:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009ee2:	4b17      	ldr	r3, [pc, #92]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009ee4:	2210      	movs	r2, #16
 8009ee6:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009ee8:	4b15      	ldr	r3, [pc, #84]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009eea:	2200      	movs	r2, #0
 8009eec:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8009eee:	4b14      	ldr	r3, [pc, #80]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009ef0:	2280      	movs	r2, #128	@ 0x80
 8009ef2:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009ef4:	4b12      	ldr	r3, [pc, #72]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009ef6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009efa:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009efc:	4b10      	ldr	r3, [pc, #64]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009efe:	2200      	movs	r2, #0
 8009f00:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 8009f02:	4b0f      	ldr	r3, [pc, #60]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009f04:	2220      	movs	r2, #32
 8009f06:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8009f08:	4b0d      	ldr	r3, [pc, #52]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8009f0e:	480c      	ldr	r0, [pc, #48]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009f10:	f002 fb16 	bl	800c540 <HAL_DMA_Init>
 8009f14:	4603      	mov	r3, r0
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d001      	beq.n	8009f1e <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 8009f1a:	f7fe fd3d 	bl	8008998 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a07      	ldr	r2, [pc, #28]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009f22:	625a      	str	r2, [r3, #36]	@ 0x24
 8009f24:	4a06      	ldr	r2, [pc, #24]	@ (8009f40 <HAL_TIM_Base_MspInit+0xec>)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8009f2a:	bf00      	nop
 8009f2c:	3718      	adds	r7, #24
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	40021000 	.word	0x40021000
 8009f38:	40000800 	.word	0x40000800
 8009f3c:	40014800 	.word	0x40014800
 8009f40:	20002d40 	.word	0x20002d40
 8009f44:	40020030 	.word	0x40020030

08009f48 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b085      	sub	sp, #20
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a0a      	ldr	r2, [pc, #40]	@ (8009f80 <HAL_TIM_PWM_MspInit+0x38>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d10b      	bne.n	8009f72 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8009f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8009f84 <HAL_TIM_PWM_MspInit+0x3c>)
 8009f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f5e:	4a09      	ldr	r2, [pc, #36]	@ (8009f84 <HAL_TIM_PWM_MspInit+0x3c>)
 8009f60:	f043 0302 	orr.w	r3, r3, #2
 8009f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f66:	4b07      	ldr	r3, [pc, #28]	@ (8009f84 <HAL_TIM_PWM_MspInit+0x3c>)
 8009f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f6a:	f003 0302 	and.w	r3, r3, #2
 8009f6e:	60fb      	str	r3, [r7, #12]
 8009f70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8009f72:	bf00      	nop
 8009f74:	3714      	adds	r7, #20
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	40000400 	.word	0x40000400
 8009f84:	40021000 	.word	0x40021000

08009f88 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b08a      	sub	sp, #40	@ 0x28
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f90:	f107 0314 	add.w	r3, r7, #20
 8009f94:	2200      	movs	r2, #0
 8009f96:	601a      	str	r2, [r3, #0]
 8009f98:	605a      	str	r2, [r3, #4]
 8009f9a:	609a      	str	r2, [r3, #8]
 8009f9c:	60da      	str	r2, [r3, #12]
 8009f9e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a31      	ldr	r2, [pc, #196]	@ (800a06c <HAL_TIM_MspPostInit+0xe4>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d139      	bne.n	800a01e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009faa:	4b31      	ldr	r3, [pc, #196]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 8009fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fae:	4a30      	ldr	r2, [pc, #192]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 8009fb0:	f043 0301 	orr.w	r3, r3, #1
 8009fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009fb6:	4b2e      	ldr	r3, [pc, #184]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 8009fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fba:	f003 0301 	and.w	r3, r3, #1
 8009fbe:	613b      	str	r3, [r7, #16]
 8009fc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009fc2:	4b2b      	ldr	r3, [pc, #172]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 8009fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fc6:	4a2a      	ldr	r2, [pc, #168]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 8009fc8:	f043 0302 	orr.w	r3, r3, #2
 8009fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009fce:	4b28      	ldr	r3, [pc, #160]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 8009fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fd2:	f003 0302 	and.w	r3, r3, #2
 8009fd6:	60fb      	str	r3, [r7, #12]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 8009fda:	2350      	movs	r3, #80	@ 0x50
 8009fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fde:	2302      	movs	r3, #2
 8009fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8009fea:	2302      	movs	r3, #2
 8009fec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009fee:	f107 0314 	add.w	r3, r7, #20
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009ff8:	f002 fde0 	bl	800cbbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 8009ffc:	2303      	movs	r3, #3
 8009ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a000:	2302      	movs	r3, #2
 800a002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a004:	2300      	movs	r3, #0
 800a006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a008:	2300      	movs	r3, #0
 800a00a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a00c:	2302      	movs	r3, #2
 800a00e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a010:	f107 0314 	add.w	r3, r7, #20
 800a014:	4619      	mov	r1, r3
 800a016:	4817      	ldr	r0, [pc, #92]	@ (800a074 <HAL_TIM_MspPostInit+0xec>)
 800a018:	f002 fdd0 	bl	800cbbc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800a01c:	e021      	b.n	800a062 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a15      	ldr	r2, [pc, #84]	@ (800a078 <HAL_TIM_MspPostInit+0xf0>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d11c      	bne.n	800a062 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a028:	4b11      	ldr	r3, [pc, #68]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 800a02a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a02c:	4a10      	ldr	r2, [pc, #64]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 800a02e:	f043 0302 	orr.w	r3, r3, #2
 800a032:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a034:	4b0e      	ldr	r3, [pc, #56]	@ (800a070 <HAL_TIM_MspPostInit+0xe8>)
 800a036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a038:	f003 0302 	and.w	r3, r3, #2
 800a03c:	60bb      	str	r3, [r7, #8]
 800a03e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 800a040:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a044:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a046:	2302      	movs	r3, #2
 800a048:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a04a:	2300      	movs	r3, #0
 800a04c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a04e:	2300      	movs	r3, #0
 800a050:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800a052:	2301      	movs	r3, #1
 800a054:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 800a056:	f107 0314 	add.w	r3, r7, #20
 800a05a:	4619      	mov	r1, r3
 800a05c:	4805      	ldr	r0, [pc, #20]	@ (800a074 <HAL_TIM_MspPostInit+0xec>)
 800a05e:	f002 fdad 	bl	800cbbc <HAL_GPIO_Init>
}
 800a062:	bf00      	nop
 800a064:	3728      	adds	r7, #40	@ 0x28
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	40000400 	.word	0x40000400
 800a070:	40021000 	.word	0x40021000
 800a074:	48000400 	.word	0x48000400
 800a078:	40014800 	.word	0x40014800

0800a07c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a080:	4b22      	ldr	r3, [pc, #136]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a082:	4a23      	ldr	r2, [pc, #140]	@ (800a110 <MX_USART3_UART_Init+0x94>)
 800a084:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800a086:	4b21      	ldr	r3, [pc, #132]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a088:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a08c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a08e:	4b1f      	ldr	r3, [pc, #124]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a090:	2200      	movs	r2, #0
 800a092:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a094:	4b1d      	ldr	r3, [pc, #116]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a096:	2200      	movs	r2, #0
 800a098:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800a09a:	4b1c      	ldr	r3, [pc, #112]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a09c:	2200      	movs	r2, #0
 800a09e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a0a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0a2:	220c      	movs	r2, #12
 800a0a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a0a6:	4b19      	ldr	r3, [pc, #100]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a0ac:	4b17      	ldr	r3, [pc, #92]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a0b2:	4b16      	ldr	r3, [pc, #88]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a0b8:	4b14      	ldr	r3, [pc, #80]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a0be:	4b13      	ldr	r3, [pc, #76]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 800a0c4:	4811      	ldr	r0, [pc, #68]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0c6:	f006 fa23 	bl	8010510 <HAL_HalfDuplex_Init>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d001      	beq.n	800a0d4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800a0d0:	f7fe fc62 	bl	8008998 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	480d      	ldr	r0, [pc, #52]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0d8:	f007 ffcf 	bl	801207a <HAL_UARTEx_SetTxFifoThreshold>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d001      	beq.n	800a0e6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800a0e2:	f7fe fc59 	bl	8008998 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a0e6:	2100      	movs	r1, #0
 800a0e8:	4808      	ldr	r0, [pc, #32]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0ea:	f008 f804 	bl	80120f6 <HAL_UARTEx_SetRxFifoThreshold>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d001      	beq.n	800a0f8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800a0f4:	f7fe fc50 	bl	8008998 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800a0f8:	4804      	ldr	r0, [pc, #16]	@ (800a10c <MX_USART3_UART_Init+0x90>)
 800a0fa:	f007 ff85 	bl	8012008 <HAL_UARTEx_DisableFifoMode>
 800a0fe:	4603      	mov	r3, r0
 800a100:	2b00      	cmp	r3, #0
 800a102:	d001      	beq.n	800a108 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800a104:	f7fe fc48 	bl	8008998 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800a108:	bf00      	nop
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	20002da0 	.word	0x20002da0
 800a110:	40004800 	.word	0x40004800

0800a114 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b09e      	sub	sp, #120	@ 0x78
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a11c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a120:	2200      	movs	r2, #0
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	605a      	str	r2, [r3, #4]
 800a126:	609a      	str	r2, [r3, #8]
 800a128:	60da      	str	r2, [r3, #12]
 800a12a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a12c:	f107 0310 	add.w	r3, r7, #16
 800a130:	2254      	movs	r2, #84	@ 0x54
 800a132:	2100      	movs	r1, #0
 800a134:	4618      	mov	r0, r3
 800a136:	f00b ffaa 	bl	801608e <memset>
  if(uartHandle->Instance==USART3)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a4d      	ldr	r2, [pc, #308]	@ (800a274 <HAL_UART_MspInit+0x160>)
 800a140:	4293      	cmp	r3, r2
 800a142:	f040 8092 	bne.w	800a26a <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800a146:	2304      	movs	r3, #4
 800a148:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800a14a:	2300      	movs	r3, #0
 800a14c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a14e:	f107 0310 	add.w	r3, r7, #16
 800a152:	4618      	mov	r0, r3
 800a154:	f003 fd10 	bl	800db78 <HAL_RCCEx_PeriphCLKConfig>
 800a158:	4603      	mov	r3, r0
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d001      	beq.n	800a162 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800a15e:	f7fe fc1b 	bl	8008998 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800a162:	4b45      	ldr	r3, [pc, #276]	@ (800a278 <HAL_UART_MspInit+0x164>)
 800a164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a166:	4a44      	ldr	r2, [pc, #272]	@ (800a278 <HAL_UART_MspInit+0x164>)
 800a168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a16c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a16e:	4b42      	ldr	r3, [pc, #264]	@ (800a278 <HAL_UART_MspInit+0x164>)
 800a170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a172:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a176:	60fb      	str	r3, [r7, #12]
 800a178:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a17a:	4b3f      	ldr	r3, [pc, #252]	@ (800a278 <HAL_UART_MspInit+0x164>)
 800a17c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a17e:	4a3e      	ldr	r2, [pc, #248]	@ (800a278 <HAL_UART_MspInit+0x164>)
 800a180:	f043 0304 	orr.w	r3, r3, #4
 800a184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a186:	4b3c      	ldr	r3, [pc, #240]	@ (800a278 <HAL_UART_MspInit+0x164>)
 800a188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a18a:	f003 0304 	and.w	r3, r3, #4
 800a18e:	60bb      	str	r3, [r7, #8]
 800a190:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a192:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a196:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a198:	2312      	movs	r3, #18
 800a19a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a19c:	2300      	movs	r3, #0
 800a19e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a1a4:	2307      	movs	r3, #7
 800a1a6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a1a8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4833      	ldr	r0, [pc, #204]	@ (800a27c <HAL_UART_MspInit+0x168>)
 800a1b0:	f002 fd04 	bl	800cbbc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 800a1b4:	4b32      	ldr	r3, [pc, #200]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1b6:	4a33      	ldr	r2, [pc, #204]	@ (800a284 <HAL_UART_MspInit+0x170>)
 800a1b8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800a1ba:	4b31      	ldr	r3, [pc, #196]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1bc:	221c      	movs	r2, #28
 800a1be:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a1c0:	4b2f      	ldr	r3, [pc, #188]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a1c6:	4b2e      	ldr	r3, [pc, #184]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a1cc:	4b2c      	ldr	r3, [pc, #176]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1ce:	2280      	movs	r2, #128	@ 0x80
 800a1d0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a1d2:	4b2b      	ldr	r3, [pc, #172]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a1d8:	4b29      	ldr	r3, [pc, #164]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1da:	2200      	movs	r2, #0
 800a1dc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800a1de:	4b28      	ldr	r3, [pc, #160]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800a1e4:	4b26      	ldr	r3, [pc, #152]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800a1ea:	4825      	ldr	r0, [pc, #148]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1ec:	f002 f9a8 	bl	800c540 <HAL_DMA_Init>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d001      	beq.n	800a1fa <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800a1f6:	f7fe fbcf 	bl	8008998 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a20      	ldr	r2, [pc, #128]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a1fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800a202:	4a1f      	ldr	r2, [pc, #124]	@ (800a280 <HAL_UART_MspInit+0x16c>)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800a208:	4b1f      	ldr	r3, [pc, #124]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a20a:	4a20      	ldr	r2, [pc, #128]	@ (800a28c <HAL_UART_MspInit+0x178>)
 800a20c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800a20e:	4b1e      	ldr	r3, [pc, #120]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a210:	221d      	movs	r2, #29
 800a212:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a214:	4b1c      	ldr	r3, [pc, #112]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a216:	2210      	movs	r2, #16
 800a218:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a21a:	4b1b      	ldr	r3, [pc, #108]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a21c:	2200      	movs	r2, #0
 800a21e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a220:	4b19      	ldr	r3, [pc, #100]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a222:	2280      	movs	r2, #128	@ 0x80
 800a224:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a226:	4b18      	ldr	r3, [pc, #96]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a228:	2200      	movs	r2, #0
 800a22a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a22c:	4b16      	ldr	r3, [pc, #88]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a22e:	2200      	movs	r2, #0
 800a230:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800a232:	4b15      	ldr	r3, [pc, #84]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a234:	2200      	movs	r2, #0
 800a236:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800a238:	4b13      	ldr	r3, [pc, #76]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a23a:	2200      	movs	r2, #0
 800a23c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800a23e:	4812      	ldr	r0, [pc, #72]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a240:	f002 f97e 	bl	800c540 <HAL_DMA_Init>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d001      	beq.n	800a24e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800a24a:	f7fe fba5 	bl	8008998 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a0d      	ldr	r2, [pc, #52]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a252:	67da      	str	r2, [r3, #124]	@ 0x7c
 800a254:	4a0c      	ldr	r2, [pc, #48]	@ (800a288 <HAL_UART_MspInit+0x174>)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800a25a:	2200      	movs	r2, #0
 800a25c:	2105      	movs	r1, #5
 800a25e:	2027      	movs	r0, #39	@ 0x27
 800a260:	f001 ff3e 	bl	800c0e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800a264:	2027      	movs	r0, #39	@ 0x27
 800a266:	f001 ff55 	bl	800c114 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800a26a:	bf00      	nop
 800a26c:	3778      	adds	r7, #120	@ 0x78
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	40004800 	.word	0x40004800
 800a278:	40021000 	.word	0x40021000
 800a27c:	48000800 	.word	0x48000800
 800a280:	20002e34 	.word	0x20002e34
 800a284:	40020008 	.word	0x40020008
 800a288:	20002e94 	.word	0x20002e94
 800a28c:	4002001c 	.word	0x4002001c

0800a290 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a290:	480d      	ldr	r0, [pc, #52]	@ (800a2c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a292:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a294:	f7ff f890 	bl	80093b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a298:	480c      	ldr	r0, [pc, #48]	@ (800a2cc <LoopForever+0x6>)
  ldr r1, =_edata
 800a29a:	490d      	ldr	r1, [pc, #52]	@ (800a2d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a29c:	4a0d      	ldr	r2, [pc, #52]	@ (800a2d4 <LoopForever+0xe>)
  movs r3, #0
 800a29e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800a2a0:	e002      	b.n	800a2a8 <LoopCopyDataInit>

0800a2a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a2a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a2a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a2a6:	3304      	adds	r3, #4

0800a2a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a2a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a2aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a2ac:	d3f9      	bcc.n	800a2a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a2ae:	4a0a      	ldr	r2, [pc, #40]	@ (800a2d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a2b0:	4c0a      	ldr	r4, [pc, #40]	@ (800a2dc <LoopForever+0x16>)
  movs r3, #0
 800a2b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a2b4:	e001      	b.n	800a2ba <LoopFillZerobss>

0800a2b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a2b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a2b8:	3204      	adds	r2, #4

0800a2ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a2ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a2bc:	d3fb      	bcc.n	800a2b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a2be:	f00b ff9d 	bl	80161fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a2c2:	f7fe fad7 	bl	8008874 <main>

0800a2c6 <LoopForever>:

LoopForever:
    b LoopForever
 800a2c6:	e7fe      	b.n	800a2c6 <LoopForever>
  ldr   r0, =_estack
 800a2c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a2cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a2d0:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 800a2d4:	08018694 	.word	0x08018694
  ldr r2, =_sbss
 800a2d8:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800a2dc:	20007a2c 	.word	0x20007a2c

0800a2e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a2e0:	e7fe      	b.n	800a2e0 <ADC1_2_IRQHandler>

0800a2e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b082      	sub	sp, #8
 800a2e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a2ec:	2003      	movs	r0, #3
 800a2ee:	f001 feec 	bl	800c0ca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a2f2:	200f      	movs	r0, #15
 800a2f4:	f7fe fe8a 	bl	800900c <HAL_InitTick>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d002      	beq.n	800a304 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a2fe:	2301      	movs	r3, #1
 800a300:	71fb      	strb	r3, [r7, #7]
 800a302:	e001      	b.n	800a308 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a304:	f7fe fe58 	bl	8008fb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a308:	79fb      	ldrb	r3, [r7, #7]

}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3708      	adds	r7, #8
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
	...

0800a314 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a314:	b480      	push	{r7}
 800a316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a318:	4b05      	ldr	r3, [pc, #20]	@ (800a330 <HAL_IncTick+0x1c>)
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	4b05      	ldr	r3, [pc, #20]	@ (800a334 <HAL_IncTick+0x20>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4413      	add	r3, r2
 800a322:	4a03      	ldr	r2, [pc, #12]	@ (800a330 <HAL_IncTick+0x1c>)
 800a324:	6013      	str	r3, [r2, #0]
}
 800a326:	bf00      	nop
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	20002ef4 	.word	0x20002ef4
 800a334:	20000030 	.word	0x20000030

0800a338 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a338:	b480      	push	{r7}
 800a33a:	af00      	add	r7, sp, #0
  return uwTick;
 800a33c:	4b03      	ldr	r3, [pc, #12]	@ (800a34c <HAL_GetTick+0x14>)
 800a33e:	681b      	ldr	r3, [r3, #0]
}
 800a340:	4618      	mov	r0, r3
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	20002ef4 	.word	0x20002ef4

0800a350 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800a350:	b480      	push	{r7}
 800a352:	b083      	sub	sp, #12
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	431a      	orrs	r2, r3
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	609a      	str	r2, [r3, #8]
}
 800a36a:	bf00      	nop
 800a36c:	370c      	adds	r7, #12
 800a36e:	46bd      	mov	sp, r7
 800a370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a374:	4770      	bx	lr

0800a376 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800a376:	b480      	push	{r7}
 800a378:	b083      	sub	sp, #12
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
 800a37e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	431a      	orrs	r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	609a      	str	r2, [r3, #8]
}
 800a390:	bf00      	nop
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	370c      	adds	r7, #12
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b087      	sub	sp, #28
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	60f8      	str	r0, [r7, #12]
 800a3c0:	60b9      	str	r1, [r7, #8]
 800a3c2:	607a      	str	r2, [r7, #4]
 800a3c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	3360      	adds	r3, #96	@ 0x60
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4413      	add	r3, r2
 800a3d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	681a      	ldr	r2, [r3, #0]
 800a3d8:	4b08      	ldr	r3, [pc, #32]	@ (800a3fc <LL_ADC_SetOffset+0x44>)
 800a3da:	4013      	ands	r3, r2
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800a3e2:	683a      	ldr	r2, [r7, #0]
 800a3e4:	430a      	orrs	r2, r1
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800a3f0:	bf00      	nop
 800a3f2:	371c      	adds	r7, #28
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr
 800a3fc:	03fff000 	.word	0x03fff000

0800a400 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800a400:	b480      	push	{r7}
 800a402:	b085      	sub	sp, #20
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	3360      	adds	r3, #96	@ 0x60
 800a40e:	461a      	mov	r2, r3
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	4413      	add	r3, r2
 800a416:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800a420:	4618      	mov	r0, r3
 800a422:	3714      	adds	r7, #20
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b087      	sub	sp, #28
 800a430:	af00      	add	r7, sp, #0
 800a432:	60f8      	str	r0, [r7, #12]
 800a434:	60b9      	str	r1, [r7, #8]
 800a436:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3360      	adds	r3, #96	@ 0x60
 800a43c:	461a      	mov	r2, r3
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	4413      	add	r3, r2
 800a444:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	431a      	orrs	r2, r3
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800a456:	bf00      	nop
 800a458:	371c      	adds	r7, #28
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr

0800a462 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800a462:	b480      	push	{r7}
 800a464:	b087      	sub	sp, #28
 800a466:	af00      	add	r7, sp, #0
 800a468:	60f8      	str	r0, [r7, #12]
 800a46a:	60b9      	str	r1, [r7, #8]
 800a46c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	3360      	adds	r3, #96	@ 0x60
 800a472:	461a      	mov	r2, r3
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	009b      	lsls	r3, r3, #2
 800a478:	4413      	add	r3, r2
 800a47a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	431a      	orrs	r2, r3
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800a48c:	bf00      	nop
 800a48e:	371c      	adds	r7, #28
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr

0800a498 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800a498:	b480      	push	{r7}
 800a49a:	b087      	sub	sp, #28
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	3360      	adds	r3, #96	@ 0x60
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	4413      	add	r3, r2
 800a4b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	431a      	orrs	r2, r3
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800a4c2:	bf00      	nop
 800a4c4:	371c      	adds	r7, #28
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4cc:	4770      	bx	lr

0800a4ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800a4ce:	b480      	push	{r7}
 800a4d0:	b083      	sub	sp, #12
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	6078      	str	r0, [r7, #4]
 800a4d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	431a      	orrs	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	615a      	str	r2, [r3, #20]
}
 800a4e8:	bf00      	nop
 800a4ea:	370c      	adds	r7, #12
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a504:	2b00      	cmp	r3, #0
 800a506:	d101      	bne.n	800a50c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800a508:	2301      	movs	r3, #1
 800a50a:	e000      	b.n	800a50e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr

0800a51a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800a51a:	b480      	push	{r7}
 800a51c:	b087      	sub	sp, #28
 800a51e:	af00      	add	r7, sp, #0
 800a520:	60f8      	str	r0, [r7, #12]
 800a522:	60b9      	str	r1, [r7, #8]
 800a524:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	3330      	adds	r3, #48	@ 0x30
 800a52a:	461a      	mov	r2, r3
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	0a1b      	lsrs	r3, r3, #8
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	f003 030c 	and.w	r3, r3, #12
 800a536:	4413      	add	r3, r2
 800a538:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	f003 031f 	and.w	r3, r3, #31
 800a544:	211f      	movs	r1, #31
 800a546:	fa01 f303 	lsl.w	r3, r1, r3
 800a54a:	43db      	mvns	r3, r3
 800a54c:	401a      	ands	r2, r3
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	0e9b      	lsrs	r3, r3, #26
 800a552:	f003 011f 	and.w	r1, r3, #31
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	f003 031f 	and.w	r3, r3, #31
 800a55c:	fa01 f303 	lsl.w	r3, r1, r3
 800a560:	431a      	orrs	r2, r3
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800a566:	bf00      	nop
 800a568:	371c      	adds	r7, #28
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr

0800a572 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a572:	b480      	push	{r7}
 800a574:	b087      	sub	sp, #28
 800a576:	af00      	add	r7, sp, #0
 800a578:	60f8      	str	r0, [r7, #12]
 800a57a:	60b9      	str	r1, [r7, #8]
 800a57c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	3314      	adds	r3, #20
 800a582:	461a      	mov	r2, r3
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	0e5b      	lsrs	r3, r3, #25
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	f003 0304 	and.w	r3, r3, #4
 800a58e:	4413      	add	r3, r2
 800a590:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	681a      	ldr	r2, [r3, #0]
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	0d1b      	lsrs	r3, r3, #20
 800a59a:	f003 031f 	and.w	r3, r3, #31
 800a59e:	2107      	movs	r1, #7
 800a5a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a5a4:	43db      	mvns	r3, r3
 800a5a6:	401a      	ands	r2, r3
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	0d1b      	lsrs	r3, r3, #20
 800a5ac:	f003 031f 	and.w	r3, r3, #31
 800a5b0:	6879      	ldr	r1, [r7, #4]
 800a5b2:	fa01 f303 	lsl.w	r3, r1, r3
 800a5b6:	431a      	orrs	r2, r3
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800a5bc:	bf00      	nop
 800a5be:	371c      	adds	r7, #28
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr

0800a5c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b085      	sub	sp, #20
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	60f8      	str	r0, [r7, #12]
 800a5d0:	60b9      	str	r1, [r7, #8]
 800a5d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5e0:	43db      	mvns	r3, r3
 800a5e2:	401a      	ands	r2, r3
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f003 0318 	and.w	r3, r3, #24
 800a5ea:	4908      	ldr	r1, [pc, #32]	@ (800a60c <LL_ADC_SetChannelSingleDiff+0x44>)
 800a5ec:	40d9      	lsrs	r1, r3
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	400b      	ands	r3, r1
 800a5f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5f6:	431a      	orrs	r2, r3
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800a5fe:	bf00      	nop
 800a600:	3714      	adds	r7, #20
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	0007ffff 	.word	0x0007ffff

0800a610 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	689b      	ldr	r3, [r3, #8]
 800a61c:	f003 031f 	and.w	r3, r3, #31
}
 800a620:	4618      	mov	r0, r3
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	370c      	adds	r7, #12
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800a658:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a65c:	687a      	ldr	r2, [r7, #4]
 800a65e:	6093      	str	r3, [r2, #8]
}
 800a660:	bf00      	nop
 800a662:	370c      	adds	r7, #12
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a67c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a680:	d101      	bne.n	800a686 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800a682:	2301      	movs	r3, #1
 800a684:	e000      	b.n	800a688 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800a6a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a6a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a6cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6d0:	d101      	bne.n	800a6d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e000      	b.n	800a6d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	370c      	adds	r7, #12
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b083      	sub	sp, #12
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	689b      	ldr	r3, [r3, #8]
 800a6f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a6f8:	f043 0201 	orr.w	r2, r3, #1
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800a700:	bf00      	nop
 800a702:	370c      	adds	r7, #12
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr

0800a70c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a71c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a720:	f043 0202 	orr.w	r2, r3, #2
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800a728:	bf00      	nop
 800a72a:	370c      	adds	r7, #12
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr

0800a734 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	689b      	ldr	r3, [r3, #8]
 800a740:	f003 0301 	and.w	r3, r3, #1
 800a744:	2b01      	cmp	r3, #1
 800a746:	d101      	bne.n	800a74c <LL_ADC_IsEnabled+0x18>
 800a748:	2301      	movs	r3, #1
 800a74a:	e000      	b.n	800a74e <LL_ADC_IsEnabled+0x1a>
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	370c      	adds	r7, #12
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr

0800a75a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800a75a:	b480      	push	{r7}
 800a75c:	b083      	sub	sp, #12
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	f003 0302 	and.w	r3, r3, #2
 800a76a:	2b02      	cmp	r3, #2
 800a76c:	d101      	bne.n	800a772 <LL_ADC_IsDisableOngoing+0x18>
 800a76e:	2301      	movs	r3, #1
 800a770:	e000      	b.n	800a774 <LL_ADC_IsDisableOngoing+0x1a>
 800a772:	2300      	movs	r3, #0
}
 800a774:	4618      	mov	r0, r3
 800a776:	370c      	adds	r7, #12
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	689b      	ldr	r3, [r3, #8]
 800a78c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a794:	f043 0204 	orr.w	r2, r3, #4
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b083      	sub	sp, #12
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	689b      	ldr	r3, [r3, #8]
 800a7b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a7b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a7bc:	f043 0210 	orr.w	r2, r3, #16
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800a7c4:	bf00      	nop
 800a7c6:	370c      	adds	r7, #12
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ce:	4770      	bx	lr

0800a7d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f003 0304 	and.w	r3, r3, #4
 800a7e0:	2b04      	cmp	r3, #4
 800a7e2:	d101      	bne.n	800a7e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	e000      	b.n	800a7ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a7e8:	2300      	movs	r3, #0
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	370c      	adds	r7, #12
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr

0800a7f6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800a7f6:	b480      	push	{r7}
 800a7f8:	b083      	sub	sp, #12
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	689b      	ldr	r3, [r3, #8]
 800a802:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a806:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a80a:	f043 0220 	orr.w	r2, r3, #32
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800a812:	bf00      	nop
 800a814:	370c      	adds	r7, #12
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr

0800a81e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a81e:	b480      	push	{r7}
 800a820:	b083      	sub	sp, #12
 800a822:	af00      	add	r7, sp, #0
 800a824:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	f003 0308 	and.w	r3, r3, #8
 800a82e:	2b08      	cmp	r3, #8
 800a830:	d101      	bne.n	800a836 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800a832:	2301      	movs	r3, #1
 800a834:	e000      	b.n	800a838 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a844:	b590      	push	{r4, r7, lr}
 800a846:	b089      	sub	sp, #36	@ 0x24
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a84c:	2300      	movs	r3, #0
 800a84e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800a850:	2300      	movs	r3, #0
 800a852:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d101      	bne.n	800a85e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800a85a:	2301      	movs	r3, #1
 800a85c:	e1a9      	b.n	800abb2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	695b      	ldr	r3, [r3, #20]
 800a862:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d109      	bne.n	800a880 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f7fa ff83 	bl	8005778 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2200      	movs	r2, #0
 800a876:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4618      	mov	r0, r3
 800a886:	f7ff fef1 	bl	800a66c <LL_ADC_IsDeepPowerDownEnabled>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d004      	beq.n	800a89a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4618      	mov	r0, r3
 800a896:	f7ff fed7 	bl	800a648 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7ff ff0c 	bl	800a6bc <LL_ADC_IsInternalRegulatorEnabled>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d115      	bne.n	800a8d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7ff fef0 	bl	800a694 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a8b4:	4b9c      	ldr	r3, [pc, #624]	@ (800ab28 <HAL_ADC_Init+0x2e4>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	099b      	lsrs	r3, r3, #6
 800a8ba:	4a9c      	ldr	r2, [pc, #624]	@ (800ab2c <HAL_ADC_Init+0x2e8>)
 800a8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a8c0:	099b      	lsrs	r3, r3, #6
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	005b      	lsls	r3, r3, #1
 800a8c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a8c8:	e002      	b.n	800a8d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1f9      	bne.n	800a8ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7ff feee 	bl	800a6bc <LL_ADC_IsInternalRegulatorEnabled>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d10d      	bne.n	800a902 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8ea:	f043 0210 	orr.w	r2, r3, #16
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8f6:	f043 0201 	orr.w	r2, r3, #1
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800a8fe:	2301      	movs	r3, #1
 800a900:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4618      	mov	r0, r3
 800a908:	f7ff ff62 	bl	800a7d0 <LL_ADC_REG_IsConversionOngoing>
 800a90c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a912:	f003 0310 	and.w	r3, r3, #16
 800a916:	2b00      	cmp	r3, #0
 800a918:	f040 8142 	bne.w	800aba0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f040 813e 	bne.w	800aba0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a928:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800a92c:	f043 0202 	orr.w	r2, r3, #2
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4618      	mov	r0, r3
 800a93a:	f7ff fefb 	bl	800a734 <LL_ADC_IsEnabled>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d141      	bne.n	800a9c8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a94c:	d004      	beq.n	800a958 <HAL_ADC_Init+0x114>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a77      	ldr	r2, [pc, #476]	@ (800ab30 <HAL_ADC_Init+0x2ec>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d10f      	bne.n	800a978 <HAL_ADC_Init+0x134>
 800a958:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a95c:	f7ff feea 	bl	800a734 <LL_ADC_IsEnabled>
 800a960:	4604      	mov	r4, r0
 800a962:	4873      	ldr	r0, [pc, #460]	@ (800ab30 <HAL_ADC_Init+0x2ec>)
 800a964:	f7ff fee6 	bl	800a734 <LL_ADC_IsEnabled>
 800a968:	4603      	mov	r3, r0
 800a96a:	4323      	orrs	r3, r4
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	bf0c      	ite	eq
 800a970:	2301      	moveq	r3, #1
 800a972:	2300      	movne	r3, #0
 800a974:	b2db      	uxtb	r3, r3
 800a976:	e012      	b.n	800a99e <HAL_ADC_Init+0x15a>
 800a978:	486e      	ldr	r0, [pc, #440]	@ (800ab34 <HAL_ADC_Init+0x2f0>)
 800a97a:	f7ff fedb 	bl	800a734 <LL_ADC_IsEnabled>
 800a97e:	4604      	mov	r4, r0
 800a980:	486d      	ldr	r0, [pc, #436]	@ (800ab38 <HAL_ADC_Init+0x2f4>)
 800a982:	f7ff fed7 	bl	800a734 <LL_ADC_IsEnabled>
 800a986:	4603      	mov	r3, r0
 800a988:	431c      	orrs	r4, r3
 800a98a:	486c      	ldr	r0, [pc, #432]	@ (800ab3c <HAL_ADC_Init+0x2f8>)
 800a98c:	f7ff fed2 	bl	800a734 <LL_ADC_IsEnabled>
 800a990:	4603      	mov	r3, r0
 800a992:	4323      	orrs	r3, r4
 800a994:	2b00      	cmp	r3, #0
 800a996:	bf0c      	ite	eq
 800a998:	2301      	moveq	r3, #1
 800a99a:	2300      	movne	r3, #0
 800a99c:	b2db      	uxtb	r3, r3
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d012      	beq.n	800a9c8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9aa:	d004      	beq.n	800a9b6 <HAL_ADC_Init+0x172>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a5f      	ldr	r2, [pc, #380]	@ (800ab30 <HAL_ADC_Init+0x2ec>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d101      	bne.n	800a9ba <HAL_ADC_Init+0x176>
 800a9b6:	4a62      	ldr	r2, [pc, #392]	@ (800ab40 <HAL_ADC_Init+0x2fc>)
 800a9b8:	e000      	b.n	800a9bc <HAL_ADC_Init+0x178>
 800a9ba:	4a62      	ldr	r2, [pc, #392]	@ (800ab44 <HAL_ADC_Init+0x300>)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	4610      	mov	r0, r2
 800a9c4:	f7ff fcc4 	bl	800a350 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	7f5b      	ldrb	r3, [r3, #29]
 800a9cc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a9d2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800a9d8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800a9de:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a9e6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d106      	bne.n	800aa04 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	045b      	lsls	r3, r3, #17
 800a9fe:	69ba      	ldr	r2, [r7, #24]
 800aa00:	4313      	orrs	r3, r2
 800aa02:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d009      	beq.n	800aa20 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa10:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa18:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800aa1a:	69ba      	ldr	r2, [r7, #24]
 800aa1c:	4313      	orrs	r3, r2
 800aa1e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	68da      	ldr	r2, [r3, #12]
 800aa26:	4b48      	ldr	r3, [pc, #288]	@ (800ab48 <HAL_ADC_Init+0x304>)
 800aa28:	4013      	ands	r3, r2
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	6812      	ldr	r2, [r2, #0]
 800aa2e:	69b9      	ldr	r1, [r7, #24]
 800aa30:	430b      	orrs	r3, r1
 800aa32:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	691b      	ldr	r3, [r3, #16]
 800aa3a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	430a      	orrs	r2, r1
 800aa48:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7ff fee5 	bl	800a81e <LL_ADC_INJ_IsConversionOngoing>
 800aa54:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d17f      	bne.n	800ab5c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d17c      	bne.n	800ab5c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800aa66:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800aa6e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800aa70:	4313      	orrs	r3, r2
 800aa72:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa7e:	f023 0302 	bic.w	r3, r3, #2
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	6812      	ldr	r2, [r2, #0]
 800aa86:	69b9      	ldr	r1, [r7, #24]
 800aa88:	430b      	orrs	r3, r1
 800aa8a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	691b      	ldr	r3, [r3, #16]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d017      	beq.n	800aac4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	691a      	ldr	r2, [r3, #16]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800aaa2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aaac:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800aab0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aab4:	687a      	ldr	r2, [r7, #4]
 800aab6:	6911      	ldr	r1, [r2, #16]
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	6812      	ldr	r2, [r2, #0]
 800aabc:	430b      	orrs	r3, r1
 800aabe:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800aac2:	e013      	b.n	800aaec <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	691a      	ldr	r2, [r3, #16]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800aad2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	6812      	ldr	r2, [r2, #0]
 800aae0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800aae4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aae8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d12a      	bne.n	800ab4c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	691b      	ldr	r3, [r3, #16]
 800aafc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800ab00:	f023 0304 	bic.w	r3, r3, #4
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ab0c:	4311      	orrs	r1, r2
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800ab12:	4311      	orrs	r1, r2
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ab18:	430a      	orrs	r2, r1
 800ab1a:	431a      	orrs	r2, r3
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f042 0201 	orr.w	r2, r2, #1
 800ab24:	611a      	str	r2, [r3, #16]
 800ab26:	e019      	b.n	800ab5c <HAL_ADC_Init+0x318>
 800ab28:	20000028 	.word	0x20000028
 800ab2c:	053e2d63 	.word	0x053e2d63
 800ab30:	50000100 	.word	0x50000100
 800ab34:	50000400 	.word	0x50000400
 800ab38:	50000500 	.word	0x50000500
 800ab3c:	50000600 	.word	0x50000600
 800ab40:	50000300 	.word	0x50000300
 800ab44:	50000700 	.word	0x50000700
 800ab48:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	691a      	ldr	r2, [r3, #16]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f022 0201 	bic.w	r2, r2, #1
 800ab5a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	695b      	ldr	r3, [r3, #20]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d10c      	bne.n	800ab7e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab6a:	f023 010f 	bic.w	r1, r3, #15
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a1b      	ldr	r3, [r3, #32]
 800ab72:	1e5a      	subs	r2, r3, #1
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	430a      	orrs	r2, r1
 800ab7a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ab7c:	e007      	b.n	800ab8e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f022 020f 	bic.w	r2, r2, #15
 800ab8c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab92:	f023 0303 	bic.w	r3, r3, #3
 800ab96:	f043 0201 	orr.w	r2, r3, #1
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ab9e:	e007      	b.n	800abb0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aba4:	f043 0210 	orr.w	r2, r3, #16
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800abac:	2301      	movs	r3, #1
 800abae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800abb0:	7ffb      	ldrb	r3, [r7, #31]
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3724      	adds	r7, #36	@ 0x24
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd90      	pop	{r4, r7, pc}
 800abba:	bf00      	nop

0800abbc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b086      	sub	sp, #24
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800abcc:	d004      	beq.n	800abd8 <HAL_ADC_Start+0x1c>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	4a67      	ldr	r2, [pc, #412]	@ (800ad70 <HAL_ADC_Start+0x1b4>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d101      	bne.n	800abdc <HAL_ADC_Start+0x20>
 800abd8:	4b66      	ldr	r3, [pc, #408]	@ (800ad74 <HAL_ADC_Start+0x1b8>)
 800abda:	e000      	b.n	800abde <HAL_ADC_Start+0x22>
 800abdc:	4b66      	ldr	r3, [pc, #408]	@ (800ad78 <HAL_ADC_Start+0x1bc>)
 800abde:	4618      	mov	r0, r3
 800abe0:	f7ff fd16 	bl	800a610 <LL_ADC_GetMultimode>
 800abe4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	4618      	mov	r0, r3
 800abec:	f7ff fdf0 	bl	800a7d0 <LL_ADC_REG_IsConversionOngoing>
 800abf0:	4603      	mov	r3, r0
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	f040 80b4 	bne.w	800ad60 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d101      	bne.n	800ac06 <HAL_ADC_Start+0x4a>
 800ac02:	2302      	movs	r3, #2
 800ac04:	e0af      	b.n	800ad66 <HAL_ADC_Start+0x1aa>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2201      	movs	r2, #1
 800ac0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fefc 	bl	800ba0c <ADC_Enable>
 800ac14:	4603      	mov	r3, r0
 800ac16:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800ac18:	7dfb      	ldrb	r3, [r7, #23]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f040 809b 	bne.w	800ad56 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac24:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ac28:	f023 0301 	bic.w	r3, r3, #1
 800ac2c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4a4d      	ldr	r2, [pc, #308]	@ (800ad70 <HAL_ADC_Start+0x1b4>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d009      	beq.n	800ac52 <HAL_ADC_Start+0x96>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	4a4e      	ldr	r2, [pc, #312]	@ (800ad7c <HAL_ADC_Start+0x1c0>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d002      	beq.n	800ac4e <HAL_ADC_Start+0x92>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	e003      	b.n	800ac56 <HAL_ADC_Start+0x9a>
 800ac4e:	4b4c      	ldr	r3, [pc, #304]	@ (800ad80 <HAL_ADC_Start+0x1c4>)
 800ac50:	e001      	b.n	800ac56 <HAL_ADC_Start+0x9a>
 800ac52:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	6812      	ldr	r2, [r2, #0]
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d002      	beq.n	800ac64 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d105      	bne.n	800ac70 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ac78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac7c:	d106      	bne.n	800ac8c <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac82:	f023 0206 	bic.w	r2, r3, #6
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	661a      	str	r2, [r3, #96]	@ 0x60
 800ac8a:	e002      	b.n	800ac92 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	221c      	movs	r2, #28
 800ac98:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4a32      	ldr	r2, [pc, #200]	@ (800ad70 <HAL_ADC_Start+0x1b4>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d009      	beq.n	800acc0 <HAL_ADC_Start+0x104>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a32      	ldr	r2, [pc, #200]	@ (800ad7c <HAL_ADC_Start+0x1c0>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d002      	beq.n	800acbc <HAL_ADC_Start+0x100>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	e003      	b.n	800acc4 <HAL_ADC_Start+0x108>
 800acbc:	4b30      	ldr	r3, [pc, #192]	@ (800ad80 <HAL_ADC_Start+0x1c4>)
 800acbe:	e001      	b.n	800acc4 <HAL_ADC_Start+0x108>
 800acc0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	6812      	ldr	r2, [r2, #0]
 800acc8:	4293      	cmp	r3, r2
 800acca:	d008      	beq.n	800acde <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d005      	beq.n	800acde <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	2b05      	cmp	r3, #5
 800acd6:	d002      	beq.n	800acde <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	2b09      	cmp	r3, #9
 800acdc:	d114      	bne.n	800ad08 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d007      	beq.n	800acfc <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acf0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800acf4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4618      	mov	r0, r3
 800ad02:	f7ff fd3d 	bl	800a780 <LL_ADC_REG_StartConversion>
 800ad06:	e02d      	b.n	800ad64 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ad0c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	4a15      	ldr	r2, [pc, #84]	@ (800ad70 <HAL_ADC_Start+0x1b4>)
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d009      	beq.n	800ad32 <HAL_ADC_Start+0x176>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	4a16      	ldr	r2, [pc, #88]	@ (800ad7c <HAL_ADC_Start+0x1c0>)
 800ad24:	4293      	cmp	r3, r2
 800ad26:	d002      	beq.n	800ad2e <HAL_ADC_Start+0x172>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	e003      	b.n	800ad36 <HAL_ADC_Start+0x17a>
 800ad2e:	4b14      	ldr	r3, [pc, #80]	@ (800ad80 <HAL_ADC_Start+0x1c4>)
 800ad30:	e001      	b.n	800ad36 <HAL_ADC_Start+0x17a>
 800ad32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800ad36:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d00f      	beq.n	800ad64 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ad48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800ad4c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ad54:	e006      	b.n	800ad64 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800ad5e:	e001      	b.n	800ad64 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800ad60:	2302      	movs	r3, #2
 800ad62:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800ad64:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3718      	adds	r7, #24
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop
 800ad70:	50000100 	.word	0x50000100
 800ad74:	50000300 	.word	0x50000300
 800ad78:	50000700 	.word	0x50000700
 800ad7c:	50000500 	.word	0x50000500
 800ad80:	50000400 	.word	0x50000400

0800ad84 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	d101      	bne.n	800ad9a <HAL_ADC_Stop+0x16>
 800ad96:	2302      	movs	r3, #2
 800ad98:	e023      	b.n	800ade2 <HAL_ADC_Stop+0x5e>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800ada2:	2103      	movs	r1, #3
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 fd75 	bl	800b894 <ADC_ConversionStop>
 800adaa:	4603      	mov	r3, r0
 800adac:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800adae:	7bfb      	ldrb	r3, [r7, #15]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d111      	bne.n	800add8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 febf 	bl	800bb38 <ADC_Disable>
 800adba:	4603      	mov	r3, r0
 800adbc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800adbe:	7bfb      	ldrb	r3, [r7, #15]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d109      	bne.n	800add8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800adc8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800adcc:	f023 0301 	bic.w	r3, r3, #1
 800add0:	f043 0201 	orr.w	r2, r3, #1
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2200      	movs	r2, #0
 800addc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800ade0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
	...

0800adec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b088      	sub	sp, #32
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800adfe:	d004      	beq.n	800ae0a <HAL_ADC_PollForConversion+0x1e>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a77      	ldr	r2, [pc, #476]	@ (800afe4 <HAL_ADC_PollForConversion+0x1f8>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d101      	bne.n	800ae0e <HAL_ADC_PollForConversion+0x22>
 800ae0a:	4b77      	ldr	r3, [pc, #476]	@ (800afe8 <HAL_ADC_PollForConversion+0x1fc>)
 800ae0c:	e000      	b.n	800ae10 <HAL_ADC_PollForConversion+0x24>
 800ae0e:	4b77      	ldr	r3, [pc, #476]	@ (800afec <HAL_ADC_PollForConversion+0x200>)
 800ae10:	4618      	mov	r0, r3
 800ae12:	f7ff fbfd 	bl	800a610 <LL_ADC_GetMultimode>
 800ae16:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	699b      	ldr	r3, [r3, #24]
 800ae1c:	2b08      	cmp	r3, #8
 800ae1e:	d102      	bne.n	800ae26 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800ae20:	2308      	movs	r3, #8
 800ae22:	61fb      	str	r3, [r7, #28]
 800ae24:	e037      	b.n	800ae96 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d005      	beq.n	800ae38 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	2b05      	cmp	r3, #5
 800ae30:	d002      	beq.n	800ae38 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	2b09      	cmp	r3, #9
 800ae36:	d111      	bne.n	800ae5c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	68db      	ldr	r3, [r3, #12]
 800ae3e:	f003 0301 	and.w	r3, r3, #1
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d007      	beq.n	800ae56 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae4a:	f043 0220 	orr.w	r2, r3, #32
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e0c1      	b.n	800afda <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800ae56:	2304      	movs	r3, #4
 800ae58:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800ae5a:	e01c      	b.n	800ae96 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae64:	d004      	beq.n	800ae70 <HAL_ADC_PollForConversion+0x84>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a5e      	ldr	r2, [pc, #376]	@ (800afe4 <HAL_ADC_PollForConversion+0x1f8>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d101      	bne.n	800ae74 <HAL_ADC_PollForConversion+0x88>
 800ae70:	4b5d      	ldr	r3, [pc, #372]	@ (800afe8 <HAL_ADC_PollForConversion+0x1fc>)
 800ae72:	e000      	b.n	800ae76 <HAL_ADC_PollForConversion+0x8a>
 800ae74:	4b5d      	ldr	r3, [pc, #372]	@ (800afec <HAL_ADC_PollForConversion+0x200>)
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7ff fbd8 	bl	800a62c <LL_ADC_GetMultiDMATransfer>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d007      	beq.n	800ae92 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae86:	f043 0220 	orr.w	r2, r3, #32
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e0a3      	b.n	800afda <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800ae92:	2304      	movs	r3, #4
 800ae94:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800ae96:	f7ff fa4f 	bl	800a338 <HAL_GetTick>
 800ae9a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800ae9c:	e021      	b.n	800aee2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aea4:	d01d      	beq.n	800aee2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800aea6:	f7ff fa47 	bl	800a338 <HAL_GetTick>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	1ad3      	subs	r3, r2, r3
 800aeb0:	683a      	ldr	r2, [r7, #0]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d302      	bcc.n	800aebc <HAL_ADC_PollForConversion+0xd0>
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d112      	bne.n	800aee2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	69fb      	ldr	r3, [r7, #28]
 800aec4:	4013      	ands	r3, r2
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d10b      	bne.n	800aee2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aece:	f043 0204 	orr.w	r2, r3, #4
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2200      	movs	r2, #0
 800aeda:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800aede:	2303      	movs	r3, #3
 800aee0:	e07b      	b.n	800afda <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	681a      	ldr	r2, [r3, #0]
 800aee8:	69fb      	ldr	r3, [r7, #28]
 800aeea:	4013      	ands	r3, r2
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d0d6      	beq.n	800ae9e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aef4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4618      	mov	r0, r3
 800af02:	f7ff faf7 	bl	800a4f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d01c      	beq.n	800af46 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	7f5b      	ldrb	r3, [r3, #29]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d118      	bne.n	800af46 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f003 0308 	and.w	r3, r3, #8
 800af1e:	2b08      	cmp	r3, #8
 800af20:	d111      	bne.n	800af46 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af26:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800af36:	2b00      	cmp	r3, #0
 800af38:	d105      	bne.n	800af46 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af3e:	f043 0201 	orr.w	r2, r3, #1
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a26      	ldr	r2, [pc, #152]	@ (800afe4 <HAL_ADC_PollForConversion+0x1f8>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d009      	beq.n	800af64 <HAL_ADC_PollForConversion+0x178>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a26      	ldr	r2, [pc, #152]	@ (800aff0 <HAL_ADC_PollForConversion+0x204>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d002      	beq.n	800af60 <HAL_ADC_PollForConversion+0x174>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	e003      	b.n	800af68 <HAL_ADC_PollForConversion+0x17c>
 800af60:	4b24      	ldr	r3, [pc, #144]	@ (800aff4 <HAL_ADC_PollForConversion+0x208>)
 800af62:	e001      	b.n	800af68 <HAL_ADC_PollForConversion+0x17c>
 800af64:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	6812      	ldr	r2, [r2, #0]
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d008      	beq.n	800af82 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d005      	beq.n	800af82 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	2b05      	cmp	r3, #5
 800af7a:	d002      	beq.n	800af82 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	2b09      	cmp	r3, #9
 800af80:	d104      	bne.n	800af8c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	61bb      	str	r3, [r7, #24]
 800af8a:	e014      	b.n	800afb6 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4a14      	ldr	r2, [pc, #80]	@ (800afe4 <HAL_ADC_PollForConversion+0x1f8>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d009      	beq.n	800afaa <HAL_ADC_PollForConversion+0x1be>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4a15      	ldr	r2, [pc, #84]	@ (800aff0 <HAL_ADC_PollForConversion+0x204>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d002      	beq.n	800afa6 <HAL_ADC_PollForConversion+0x1ba>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	e003      	b.n	800afae <HAL_ADC_PollForConversion+0x1c2>
 800afa6:	4b13      	ldr	r3, [pc, #76]	@ (800aff4 <HAL_ADC_PollForConversion+0x208>)
 800afa8:	e001      	b.n	800afae <HAL_ADC_PollForConversion+0x1c2>
 800afaa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800afae:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	68db      	ldr	r3, [r3, #12]
 800afb4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800afb6:	69fb      	ldr	r3, [r7, #28]
 800afb8:	2b08      	cmp	r3, #8
 800afba:	d104      	bne.n	800afc6 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2208      	movs	r2, #8
 800afc2:	601a      	str	r2, [r3, #0]
 800afc4:	e008      	b.n	800afd8 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800afc6:	69bb      	ldr	r3, [r7, #24]
 800afc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d103      	bne.n	800afd8 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	220c      	movs	r2, #12
 800afd6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3720      	adds	r7, #32
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	50000100 	.word	0x50000100
 800afe8:	50000300 	.word	0x50000300
 800afec:	50000700 	.word	0x50000700
 800aff0:	50000500 	.word	0x50000500
 800aff4:	50000400 	.word	0x50000400

0800aff8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800aff8:	b480      	push	{r7}
 800affa:	b083      	sub	sp, #12
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800b006:	4618      	mov	r0, r3
 800b008:	370c      	adds	r7, #12
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr
	...

0800b014 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b0b6      	sub	sp, #216	@ 0xd8
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b01e:	2300      	movs	r3, #0
 800b020:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b024:	2300      	movs	r3, #0
 800b026:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d102      	bne.n	800b038 <HAL_ADC_ConfigChannel+0x24>
 800b032:	2302      	movs	r3, #2
 800b034:	f000 bc13 	b.w	800b85e <HAL_ADC_ConfigChannel+0x84a>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2201      	movs	r2, #1
 800b03c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4618      	mov	r0, r3
 800b046:	f7ff fbc3 	bl	800a7d0 <LL_ADC_REG_IsConversionOngoing>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	f040 83f3 	bne.w	800b838 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6818      	ldr	r0, [r3, #0]
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	6859      	ldr	r1, [r3, #4]
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	461a      	mov	r2, r3
 800b060:	f7ff fa5b 	bl	800a51a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4618      	mov	r0, r3
 800b06a:	f7ff fbb1 	bl	800a7d0 <LL_ADC_REG_IsConversionOngoing>
 800b06e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4618      	mov	r0, r3
 800b078:	f7ff fbd1 	bl	800a81e <LL_ADC_INJ_IsConversionOngoing>
 800b07c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b080:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b084:	2b00      	cmp	r3, #0
 800b086:	f040 81d9 	bne.w	800b43c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b08a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f040 81d4 	bne.w	800b43c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b09c:	d10f      	bne.n	800b0be <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6818      	ldr	r0, [r3, #0]
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	f7ff fa62 	bl	800a572 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7ff fa09 	bl	800a4ce <LL_ADC_SetSamplingTimeCommonConfig>
 800b0bc:	e00e      	b.n	800b0dc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6818      	ldr	r0, [r3, #0]
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	6819      	ldr	r1, [r3, #0]
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	f7ff fa51 	bl	800a572 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f7ff f9f9 	bl	800a4ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	695a      	ldr	r2, [r3, #20]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	68db      	ldr	r3, [r3, #12]
 800b0e6:	08db      	lsrs	r3, r3, #3
 800b0e8:	f003 0303 	and.w	r3, r3, #3
 800b0ec:	005b      	lsls	r3, r3, #1
 800b0ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b0f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	691b      	ldr	r3, [r3, #16]
 800b0fa:	2b04      	cmp	r3, #4
 800b0fc:	d022      	beq.n	800b144 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6818      	ldr	r0, [r3, #0]
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	6919      	ldr	r1, [r3, #16]
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b10e:	f7ff f953 	bl	800a3b8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6818      	ldr	r0, [r3, #0]
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	6919      	ldr	r1, [r3, #16]
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	699b      	ldr	r3, [r3, #24]
 800b11e:	461a      	mov	r2, r3
 800b120:	f7ff f99f 	bl	800a462 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6818      	ldr	r0, [r3, #0]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b130:	2b01      	cmp	r3, #1
 800b132:	d102      	bne.n	800b13a <HAL_ADC_ConfigChannel+0x126>
 800b134:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b138:	e000      	b.n	800b13c <HAL_ADC_ConfigChannel+0x128>
 800b13a:	2300      	movs	r3, #0
 800b13c:	461a      	mov	r2, r3
 800b13e:	f7ff f9ab 	bl	800a498 <LL_ADC_SetOffsetSaturation>
 800b142:	e17b      	b.n	800b43c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	2100      	movs	r1, #0
 800b14a:	4618      	mov	r0, r3
 800b14c:	f7ff f958 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b150:	4603      	mov	r3, r0
 800b152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b156:	2b00      	cmp	r3, #0
 800b158:	d10a      	bne.n	800b170 <HAL_ADC_ConfigChannel+0x15c>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2100      	movs	r1, #0
 800b160:	4618      	mov	r0, r3
 800b162:	f7ff f94d 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b166:	4603      	mov	r3, r0
 800b168:	0e9b      	lsrs	r3, r3, #26
 800b16a:	f003 021f 	and.w	r2, r3, #31
 800b16e:	e01e      	b.n	800b1ae <HAL_ADC_ConfigChannel+0x19a>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2100      	movs	r1, #0
 800b176:	4618      	mov	r0, r3
 800b178:	f7ff f942 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b17c:	4603      	mov	r3, r0
 800b17e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b182:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b186:	fa93 f3a3 	rbit	r3, r3
 800b18a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b18e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b192:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b196:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b19e:	2320      	movs	r3, #32
 800b1a0:	e004      	b.n	800b1ac <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b1a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b1a6:	fab3 f383 	clz	r3, r3
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d105      	bne.n	800b1c6 <HAL_ADC_ConfigChannel+0x1b2>
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	0e9b      	lsrs	r3, r3, #26
 800b1c0:	f003 031f 	and.w	r3, r3, #31
 800b1c4:	e018      	b.n	800b1f8 <HAL_ADC_ConfigChannel+0x1e4>
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b1d2:	fa93 f3a3 	rbit	r3, r3
 800b1d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b1da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b1e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d101      	bne.n	800b1ee <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b1ea:	2320      	movs	r3, #32
 800b1ec:	e004      	b.n	800b1f8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b1ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b1f2:	fab3 f383 	clz	r3, r3
 800b1f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d106      	bne.n	800b20a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2200      	movs	r2, #0
 800b202:	2100      	movs	r1, #0
 800b204:	4618      	mov	r0, r3
 800b206:	f7ff f911 	bl	800a42c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	2101      	movs	r1, #1
 800b210:	4618      	mov	r0, r3
 800b212:	f7ff f8f5 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b216:	4603      	mov	r3, r0
 800b218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d10a      	bne.n	800b236 <HAL_ADC_ConfigChannel+0x222>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2101      	movs	r1, #1
 800b226:	4618      	mov	r0, r3
 800b228:	f7ff f8ea 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b22c:	4603      	mov	r3, r0
 800b22e:	0e9b      	lsrs	r3, r3, #26
 800b230:	f003 021f 	and.w	r2, r3, #31
 800b234:	e01e      	b.n	800b274 <HAL_ADC_ConfigChannel+0x260>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	2101      	movs	r1, #1
 800b23c:	4618      	mov	r0, r3
 800b23e:	f7ff f8df 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b242:	4603      	mov	r3, r0
 800b244:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b248:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b24c:	fa93 f3a3 	rbit	r3, r3
 800b250:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b254:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b25c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b260:	2b00      	cmp	r3, #0
 800b262:	d101      	bne.n	800b268 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800b264:	2320      	movs	r3, #32
 800b266:	e004      	b.n	800b272 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800b268:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b26c:	fab3 f383 	clz	r3, r3
 800b270:	b2db      	uxtb	r3, r3
 800b272:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d105      	bne.n	800b28c <HAL_ADC_ConfigChannel+0x278>
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	0e9b      	lsrs	r3, r3, #26
 800b286:	f003 031f 	and.w	r3, r3, #31
 800b28a:	e018      	b.n	800b2be <HAL_ADC_ConfigChannel+0x2aa>
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b294:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b298:	fa93 f3a3 	rbit	r3, r3
 800b29c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800b2a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b2a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800b2a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d101      	bne.n	800b2b4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800b2b0:	2320      	movs	r3, #32
 800b2b2:	e004      	b.n	800b2be <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800b2b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b2b8:	fab3 f383 	clz	r3, r3
 800b2bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d106      	bne.n	800b2d0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	2101      	movs	r1, #1
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f7ff f8ae 	bl	800a42c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	2102      	movs	r1, #2
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7ff f892 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d10a      	bne.n	800b2fc <HAL_ADC_ConfigChannel+0x2e8>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	2102      	movs	r1, #2
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7ff f887 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	0e9b      	lsrs	r3, r3, #26
 800b2f6:	f003 021f 	and.w	r2, r3, #31
 800b2fa:	e01e      	b.n	800b33a <HAL_ADC_ConfigChannel+0x326>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2102      	movs	r1, #2
 800b302:	4618      	mov	r0, r3
 800b304:	f7ff f87c 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b308:	4603      	mov	r3, r0
 800b30a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b30e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b312:	fa93 f3a3 	rbit	r3, r3
 800b316:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800b31a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b31e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800b322:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800b32a:	2320      	movs	r3, #32
 800b32c:	e004      	b.n	800b338 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800b32e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b332:	fab3 f383 	clz	r3, r3
 800b336:	b2db      	uxtb	r3, r3
 800b338:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b342:	2b00      	cmp	r3, #0
 800b344:	d105      	bne.n	800b352 <HAL_ADC_ConfigChannel+0x33e>
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	0e9b      	lsrs	r3, r3, #26
 800b34c:	f003 031f 	and.w	r3, r3, #31
 800b350:	e016      	b.n	800b380 <HAL_ADC_ConfigChannel+0x36c>
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b35a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b35e:	fa93 f3a3 	rbit	r3, r3
 800b362:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800b364:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b366:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800b36a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d101      	bne.n	800b376 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800b372:	2320      	movs	r3, #32
 800b374:	e004      	b.n	800b380 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800b376:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b37a:	fab3 f383 	clz	r3, r3
 800b37e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b380:	429a      	cmp	r2, r3
 800b382:	d106      	bne.n	800b392 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	2200      	movs	r2, #0
 800b38a:	2102      	movs	r1, #2
 800b38c:	4618      	mov	r0, r3
 800b38e:	f7ff f84d 	bl	800a42c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2103      	movs	r1, #3
 800b398:	4618      	mov	r0, r3
 800b39a:	f7ff f831 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d10a      	bne.n	800b3be <HAL_ADC_ConfigChannel+0x3aa>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	2103      	movs	r1, #3
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7ff f826 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	0e9b      	lsrs	r3, r3, #26
 800b3b8:	f003 021f 	and.w	r2, r3, #31
 800b3bc:	e017      	b.n	800b3ee <HAL_ADC_ConfigChannel+0x3da>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	2103      	movs	r1, #3
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7ff f81b 	bl	800a400 <LL_ADC_GetOffsetChannel>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3d0:	fa93 f3a3 	rbit	r3, r3
 800b3d4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800b3d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3d8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800b3da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d101      	bne.n	800b3e4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800b3e0:	2320      	movs	r3, #32
 800b3e2:	e003      	b.n	800b3ec <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800b3e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3e6:	fab3 f383 	clz	r3, r3
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d105      	bne.n	800b406 <HAL_ADC_ConfigChannel+0x3f2>
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	0e9b      	lsrs	r3, r3, #26
 800b400:	f003 031f 	and.w	r3, r3, #31
 800b404:	e011      	b.n	800b42a <HAL_ADC_ConfigChannel+0x416>
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b40c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b40e:	fa93 f3a3 	rbit	r3, r3
 800b412:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800b414:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b416:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800b418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d101      	bne.n	800b422 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800b41e:	2320      	movs	r3, #32
 800b420:	e003      	b.n	800b42a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800b422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b424:	fab3 f383 	clz	r3, r3
 800b428:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d106      	bne.n	800b43c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	2200      	movs	r2, #0
 800b434:	2103      	movs	r1, #3
 800b436:	4618      	mov	r0, r3
 800b438:	f7fe fff8 	bl	800a42c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4618      	mov	r0, r3
 800b442:	f7ff f977 	bl	800a734 <LL_ADC_IsEnabled>
 800b446:	4603      	mov	r3, r0
 800b448:	2b00      	cmp	r3, #0
 800b44a:	f040 813d 	bne.w	800b6c8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6818      	ldr	r0, [r3, #0]
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	6819      	ldr	r1, [r3, #0]
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	68db      	ldr	r3, [r3, #12]
 800b45a:	461a      	mov	r2, r3
 800b45c:	f7ff f8b4 	bl	800a5c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	68db      	ldr	r3, [r3, #12]
 800b464:	4aa2      	ldr	r2, [pc, #648]	@ (800b6f0 <HAL_ADC_ConfigChannel+0x6dc>)
 800b466:	4293      	cmp	r3, r2
 800b468:	f040 812e 	bne.w	800b6c8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d10b      	bne.n	800b494 <HAL_ADC_ConfigChannel+0x480>
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	0e9b      	lsrs	r3, r3, #26
 800b482:	3301      	adds	r3, #1
 800b484:	f003 031f 	and.w	r3, r3, #31
 800b488:	2b09      	cmp	r3, #9
 800b48a:	bf94      	ite	ls
 800b48c:	2301      	movls	r3, #1
 800b48e:	2300      	movhi	r3, #0
 800b490:	b2db      	uxtb	r3, r3
 800b492:	e019      	b.n	800b4c8 <HAL_ADC_ConfigChannel+0x4b4>
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b49a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b49c:	fa93 f3a3 	rbit	r3, r3
 800b4a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b4a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b4a4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b4a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d101      	bne.n	800b4b0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800b4ac:	2320      	movs	r3, #32
 800b4ae:	e003      	b.n	800b4b8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800b4b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4b2:	fab3 f383 	clz	r3, r3
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	f003 031f 	and.w	r3, r3, #31
 800b4be:	2b09      	cmp	r3, #9
 800b4c0:	bf94      	ite	ls
 800b4c2:	2301      	movls	r3, #1
 800b4c4:	2300      	movhi	r3, #0
 800b4c6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d079      	beq.n	800b5c0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d107      	bne.n	800b4e8 <HAL_ADC_ConfigChannel+0x4d4>
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	0e9b      	lsrs	r3, r3, #26
 800b4de:	3301      	adds	r3, #1
 800b4e0:	069b      	lsls	r3, r3, #26
 800b4e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b4e6:	e015      	b.n	800b514 <HAL_ADC_ConfigChannel+0x500>
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b4ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4f0:	fa93 f3a3 	rbit	r3, r3
 800b4f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b4f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b4fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800b500:	2320      	movs	r3, #32
 800b502:	e003      	b.n	800b50c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800b504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b506:	fab3 f383 	clz	r3, r3
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	3301      	adds	r3, #1
 800b50e:	069b      	lsls	r3, r3, #26
 800b510:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d109      	bne.n	800b534 <HAL_ADC_ConfigChannel+0x520>
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	0e9b      	lsrs	r3, r3, #26
 800b526:	3301      	adds	r3, #1
 800b528:	f003 031f 	and.w	r3, r3, #31
 800b52c:	2101      	movs	r1, #1
 800b52e:	fa01 f303 	lsl.w	r3, r1, r3
 800b532:	e017      	b.n	800b564 <HAL_ADC_ConfigChannel+0x550>
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b53a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b53c:	fa93 f3a3 	rbit	r3, r3
 800b540:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b544:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b546:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d101      	bne.n	800b550 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800b54c:	2320      	movs	r3, #32
 800b54e:	e003      	b.n	800b558 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800b550:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b552:	fab3 f383 	clz	r3, r3
 800b556:	b2db      	uxtb	r3, r3
 800b558:	3301      	adds	r3, #1
 800b55a:	f003 031f 	and.w	r3, r3, #31
 800b55e:	2101      	movs	r1, #1
 800b560:	fa01 f303 	lsl.w	r3, r1, r3
 800b564:	ea42 0103 	orr.w	r1, r2, r3
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b570:	2b00      	cmp	r3, #0
 800b572:	d10a      	bne.n	800b58a <HAL_ADC_ConfigChannel+0x576>
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	0e9b      	lsrs	r3, r3, #26
 800b57a:	3301      	adds	r3, #1
 800b57c:	f003 021f 	and.w	r2, r3, #31
 800b580:	4613      	mov	r3, r2
 800b582:	005b      	lsls	r3, r3, #1
 800b584:	4413      	add	r3, r2
 800b586:	051b      	lsls	r3, r3, #20
 800b588:	e018      	b.n	800b5bc <HAL_ADC_ConfigChannel+0x5a8>
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b592:	fa93 f3a3 	rbit	r3, r3
 800b596:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b59a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b59c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d101      	bne.n	800b5a6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800b5a2:	2320      	movs	r3, #32
 800b5a4:	e003      	b.n	800b5ae <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800b5a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5a8:	fab3 f383 	clz	r3, r3
 800b5ac:	b2db      	uxtb	r3, r3
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	f003 021f 	and.w	r2, r3, #31
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	005b      	lsls	r3, r3, #1
 800b5b8:	4413      	add	r3, r2
 800b5ba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b5bc:	430b      	orrs	r3, r1
 800b5be:	e07e      	b.n	800b6be <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d107      	bne.n	800b5dc <HAL_ADC_ConfigChannel+0x5c8>
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	0e9b      	lsrs	r3, r3, #26
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	069b      	lsls	r3, r3, #26
 800b5d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b5da:	e015      	b.n	800b608 <HAL_ADC_ConfigChannel+0x5f4>
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5e4:	fa93 f3a3 	rbit	r3, r3
 800b5e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800b5ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d101      	bne.n	800b5f8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800b5f4:	2320      	movs	r3, #32
 800b5f6:	e003      	b.n	800b600 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800b5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5fa:	fab3 f383 	clz	r3, r3
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	3301      	adds	r3, #1
 800b602:	069b      	lsls	r3, r3, #26
 800b604:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b610:	2b00      	cmp	r3, #0
 800b612:	d109      	bne.n	800b628 <HAL_ADC_ConfigChannel+0x614>
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	0e9b      	lsrs	r3, r3, #26
 800b61a:	3301      	adds	r3, #1
 800b61c:	f003 031f 	and.w	r3, r3, #31
 800b620:	2101      	movs	r1, #1
 800b622:	fa01 f303 	lsl.w	r3, r1, r3
 800b626:	e017      	b.n	800b658 <HAL_ADC_ConfigChannel+0x644>
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b62e:	6a3b      	ldr	r3, [r7, #32]
 800b630:	fa93 f3a3 	rbit	r3, r3
 800b634:	61fb      	str	r3, [r7, #28]
  return result;
 800b636:	69fb      	ldr	r3, [r7, #28]
 800b638:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d101      	bne.n	800b644 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800b640:	2320      	movs	r3, #32
 800b642:	e003      	b.n	800b64c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800b644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b646:	fab3 f383 	clz	r3, r3
 800b64a:	b2db      	uxtb	r3, r3
 800b64c:	3301      	adds	r3, #1
 800b64e:	f003 031f 	and.w	r3, r3, #31
 800b652:	2101      	movs	r1, #1
 800b654:	fa01 f303 	lsl.w	r3, r1, r3
 800b658:	ea42 0103 	orr.w	r1, r2, r3
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b664:	2b00      	cmp	r3, #0
 800b666:	d10d      	bne.n	800b684 <HAL_ADC_ConfigChannel+0x670>
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	0e9b      	lsrs	r3, r3, #26
 800b66e:	3301      	adds	r3, #1
 800b670:	f003 021f 	and.w	r2, r3, #31
 800b674:	4613      	mov	r3, r2
 800b676:	005b      	lsls	r3, r3, #1
 800b678:	4413      	add	r3, r2
 800b67a:	3b1e      	subs	r3, #30
 800b67c:	051b      	lsls	r3, r3, #20
 800b67e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b682:	e01b      	b.n	800b6bc <HAL_ADC_ConfigChannel+0x6a8>
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	fa93 f3a3 	rbit	r3, r3
 800b690:	613b      	str	r3, [r7, #16]
  return result;
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d101      	bne.n	800b6a0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800b69c:	2320      	movs	r3, #32
 800b69e:	e003      	b.n	800b6a8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	fab3 f383 	clz	r3, r3
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	f003 021f 	and.w	r2, r3, #31
 800b6ae:	4613      	mov	r3, r2
 800b6b0:	005b      	lsls	r3, r3, #1
 800b6b2:	4413      	add	r3, r2
 800b6b4:	3b1e      	subs	r3, #30
 800b6b6:	051b      	lsls	r3, r3, #20
 800b6b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b6bc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800b6be:	683a      	ldr	r2, [r7, #0]
 800b6c0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	f7fe ff55 	bl	800a572 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	681a      	ldr	r2, [r3, #0]
 800b6cc:	4b09      	ldr	r3, [pc, #36]	@ (800b6f4 <HAL_ADC_ConfigChannel+0x6e0>)
 800b6ce:	4013      	ands	r3, r2
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	f000 80be 	beq.w	800b852 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b6de:	d004      	beq.n	800b6ea <HAL_ADC_ConfigChannel+0x6d6>
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4a04      	ldr	r2, [pc, #16]	@ (800b6f8 <HAL_ADC_ConfigChannel+0x6e4>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d10a      	bne.n	800b700 <HAL_ADC_ConfigChannel+0x6ec>
 800b6ea:	4b04      	ldr	r3, [pc, #16]	@ (800b6fc <HAL_ADC_ConfigChannel+0x6e8>)
 800b6ec:	e009      	b.n	800b702 <HAL_ADC_ConfigChannel+0x6ee>
 800b6ee:	bf00      	nop
 800b6f0:	407f0000 	.word	0x407f0000
 800b6f4:	80080000 	.word	0x80080000
 800b6f8:	50000100 	.word	0x50000100
 800b6fc:	50000300 	.word	0x50000300
 800b700:	4b59      	ldr	r3, [pc, #356]	@ (800b868 <HAL_ADC_ConfigChannel+0x854>)
 800b702:	4618      	mov	r0, r3
 800b704:	f7fe fe4a 	bl	800a39c <LL_ADC_GetCommonPathInternalCh>
 800b708:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a56      	ldr	r2, [pc, #344]	@ (800b86c <HAL_ADC_ConfigChannel+0x858>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d004      	beq.n	800b720 <HAL_ADC_ConfigChannel+0x70c>
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a55      	ldr	r2, [pc, #340]	@ (800b870 <HAL_ADC_ConfigChannel+0x85c>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d13a      	bne.n	800b796 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b720:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b724:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d134      	bne.n	800b796 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b734:	d005      	beq.n	800b742 <HAL_ADC_ConfigChannel+0x72e>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4a4e      	ldr	r2, [pc, #312]	@ (800b874 <HAL_ADC_ConfigChannel+0x860>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	f040 8085 	bne.w	800b84c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b74a:	d004      	beq.n	800b756 <HAL_ADC_ConfigChannel+0x742>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a49      	ldr	r2, [pc, #292]	@ (800b878 <HAL_ADC_ConfigChannel+0x864>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d101      	bne.n	800b75a <HAL_ADC_ConfigChannel+0x746>
 800b756:	4a49      	ldr	r2, [pc, #292]	@ (800b87c <HAL_ADC_ConfigChannel+0x868>)
 800b758:	e000      	b.n	800b75c <HAL_ADC_ConfigChannel+0x748>
 800b75a:	4a43      	ldr	r2, [pc, #268]	@ (800b868 <HAL_ADC_ConfigChannel+0x854>)
 800b75c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b760:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b764:	4619      	mov	r1, r3
 800b766:	4610      	mov	r0, r2
 800b768:	f7fe fe05 	bl	800a376 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b76c:	4b44      	ldr	r3, [pc, #272]	@ (800b880 <HAL_ADC_ConfigChannel+0x86c>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	099b      	lsrs	r3, r3, #6
 800b772:	4a44      	ldr	r2, [pc, #272]	@ (800b884 <HAL_ADC_ConfigChannel+0x870>)
 800b774:	fba2 2303 	umull	r2, r3, r2, r3
 800b778:	099b      	lsrs	r3, r3, #6
 800b77a:	1c5a      	adds	r2, r3, #1
 800b77c:	4613      	mov	r3, r2
 800b77e:	005b      	lsls	r3, r3, #1
 800b780:	4413      	add	r3, r2
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800b786:	e002      	b.n	800b78e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	3b01      	subs	r3, #1
 800b78c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d1f9      	bne.n	800b788 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b794:	e05a      	b.n	800b84c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	4a3b      	ldr	r2, [pc, #236]	@ (800b888 <HAL_ADC_ConfigChannel+0x874>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d125      	bne.n	800b7ec <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b7a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b7a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d11f      	bne.n	800b7ec <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	4a31      	ldr	r2, [pc, #196]	@ (800b878 <HAL_ADC_ConfigChannel+0x864>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d104      	bne.n	800b7c0 <HAL_ADC_ConfigChannel+0x7ac>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a34      	ldr	r2, [pc, #208]	@ (800b88c <HAL_ADC_ConfigChannel+0x878>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d047      	beq.n	800b850 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7c8:	d004      	beq.n	800b7d4 <HAL_ADC_ConfigChannel+0x7c0>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4a2a      	ldr	r2, [pc, #168]	@ (800b878 <HAL_ADC_ConfigChannel+0x864>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d101      	bne.n	800b7d8 <HAL_ADC_ConfigChannel+0x7c4>
 800b7d4:	4a29      	ldr	r2, [pc, #164]	@ (800b87c <HAL_ADC_ConfigChannel+0x868>)
 800b7d6:	e000      	b.n	800b7da <HAL_ADC_ConfigChannel+0x7c6>
 800b7d8:	4a23      	ldr	r2, [pc, #140]	@ (800b868 <HAL_ADC_ConfigChannel+0x854>)
 800b7da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b7de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	4610      	mov	r0, r2
 800b7e6:	f7fe fdc6 	bl	800a376 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b7ea:	e031      	b.n	800b850 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4a27      	ldr	r2, [pc, #156]	@ (800b890 <HAL_ADC_ConfigChannel+0x87c>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d12d      	bne.n	800b852 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b7f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b7fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d127      	bne.n	800b852 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	4a1c      	ldr	r2, [pc, #112]	@ (800b878 <HAL_ADC_ConfigChannel+0x864>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d022      	beq.n	800b852 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b814:	d004      	beq.n	800b820 <HAL_ADC_ConfigChannel+0x80c>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	4a17      	ldr	r2, [pc, #92]	@ (800b878 <HAL_ADC_ConfigChannel+0x864>)
 800b81c:	4293      	cmp	r3, r2
 800b81e:	d101      	bne.n	800b824 <HAL_ADC_ConfigChannel+0x810>
 800b820:	4a16      	ldr	r2, [pc, #88]	@ (800b87c <HAL_ADC_ConfigChannel+0x868>)
 800b822:	e000      	b.n	800b826 <HAL_ADC_ConfigChannel+0x812>
 800b824:	4a10      	ldr	r2, [pc, #64]	@ (800b868 <HAL_ADC_ConfigChannel+0x854>)
 800b826:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b82a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b82e:	4619      	mov	r1, r3
 800b830:	4610      	mov	r0, r2
 800b832:	f7fe fda0 	bl	800a376 <LL_ADC_SetCommonPathInternalCh>
 800b836:	e00c      	b.n	800b852 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b83c:	f043 0220 	orr.w	r2, r3, #32
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b844:	2301      	movs	r3, #1
 800b846:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800b84a:	e002      	b.n	800b852 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b84c:	bf00      	nop
 800b84e:	e000      	b.n	800b852 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b850:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2200      	movs	r2, #0
 800b856:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800b85a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800b85e:	4618      	mov	r0, r3
 800b860:	37d8      	adds	r7, #216	@ 0xd8
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
 800b866:	bf00      	nop
 800b868:	50000700 	.word	0x50000700
 800b86c:	c3210000 	.word	0xc3210000
 800b870:	90c00010 	.word	0x90c00010
 800b874:	50000600 	.word	0x50000600
 800b878:	50000100 	.word	0x50000100
 800b87c:	50000300 	.word	0x50000300
 800b880:	20000028 	.word	0x20000028
 800b884:	053e2d63 	.word	0x053e2d63
 800b888:	c7520000 	.word	0xc7520000
 800b88c:	50000500 	.word	0x50000500
 800b890:	cb840000 	.word	0xcb840000

0800b894 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b088      	sub	sp, #32
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fe ff90 	bl	800a7d0 <LL_ADC_REG_IsConversionOngoing>
 800b8b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	f7fe ffb1 	bl	800a81e <LL_ADC_INJ_IsConversionOngoing>
 800b8bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d103      	bne.n	800b8cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	f000 8098 	beq.w	800b9fc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d02a      	beq.n	800b930 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	7f5b      	ldrb	r3, [r3, #29]
 800b8de:	2b01      	cmp	r3, #1
 800b8e0:	d126      	bne.n	800b930 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	7f1b      	ldrb	r3, [r3, #28]
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d122      	bne.n	800b930 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800b8ee:	e014      	b.n	800b91a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800b8f0:	69fb      	ldr	r3, [r7, #28]
 800b8f2:	4a45      	ldr	r2, [pc, #276]	@ (800ba08 <ADC_ConversionStop+0x174>)
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d90d      	bls.n	800b914 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b8fc:	f043 0210 	orr.w	r2, r3, #16
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b908:	f043 0201 	orr.w	r2, r3, #1
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b910:	2301      	movs	r3, #1
 800b912:	e074      	b.n	800b9fe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800b914:	69fb      	ldr	r3, [r7, #28]
 800b916:	3301      	adds	r3, #1
 800b918:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b924:	2b40      	cmp	r3, #64	@ 0x40
 800b926:	d1e3      	bne.n	800b8f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	2240      	movs	r2, #64	@ 0x40
 800b92e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800b930:	69bb      	ldr	r3, [r7, #24]
 800b932:	2b02      	cmp	r3, #2
 800b934:	d014      	beq.n	800b960 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4618      	mov	r0, r3
 800b93c:	f7fe ff48 	bl	800a7d0 <LL_ADC_REG_IsConversionOngoing>
 800b940:	4603      	mov	r3, r0
 800b942:	2b00      	cmp	r3, #0
 800b944:	d00c      	beq.n	800b960 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7fe ff05 	bl	800a75a <LL_ADC_IsDisableOngoing>
 800b950:	4603      	mov	r3, r0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d104      	bne.n	800b960 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f7fe ff24 	bl	800a7a8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800b960:	69bb      	ldr	r3, [r7, #24]
 800b962:	2b01      	cmp	r3, #1
 800b964:	d014      	beq.n	800b990 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7fe ff57 	bl	800a81e <LL_ADC_INJ_IsConversionOngoing>
 800b970:	4603      	mov	r3, r0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d00c      	beq.n	800b990 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	4618      	mov	r0, r3
 800b97c:	f7fe feed 	bl	800a75a <LL_ADC_IsDisableOngoing>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d104      	bne.n	800b990 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7fe ff33 	bl	800a7f6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	2b02      	cmp	r3, #2
 800b994:	d005      	beq.n	800b9a2 <ADC_ConversionStop+0x10e>
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	2b03      	cmp	r3, #3
 800b99a:	d105      	bne.n	800b9a8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800b99c:	230c      	movs	r3, #12
 800b99e:	617b      	str	r3, [r7, #20]
        break;
 800b9a0:	e005      	b.n	800b9ae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800b9a2:	2308      	movs	r3, #8
 800b9a4:	617b      	str	r3, [r7, #20]
        break;
 800b9a6:	e002      	b.n	800b9ae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800b9a8:	2304      	movs	r3, #4
 800b9aa:	617b      	str	r3, [r7, #20]
        break;
 800b9ac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800b9ae:	f7fe fcc3 	bl	800a338 <HAL_GetTick>
 800b9b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b9b4:	e01b      	b.n	800b9ee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800b9b6:	f7fe fcbf 	bl	800a338 <HAL_GetTick>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	1ad3      	subs	r3, r2, r3
 800b9c0:	2b05      	cmp	r3, #5
 800b9c2:	d914      	bls.n	800b9ee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	689a      	ldr	r2, [r3, #8]
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	4013      	ands	r3, r2
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d00d      	beq.n	800b9ee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b9d6:	f043 0210 	orr.w	r2, r3, #16
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9e2:	f043 0201 	orr.w	r2, r3, #1
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	e007      	b.n	800b9fe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	689a      	ldr	r2, [r3, #8]
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	4013      	ands	r3, r2
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d1dc      	bne.n	800b9b6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800b9fc:	2300      	movs	r3, #0
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3720      	adds	r7, #32
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	a33fffff 	.word	0xa33fffff

0800ba0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b084      	sub	sp, #16
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800ba14:	2300      	movs	r3, #0
 800ba16:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	f7fe fe89 	bl	800a734 <LL_ADC_IsEnabled>
 800ba22:	4603      	mov	r3, r0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d176      	bne.n	800bb16 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	689a      	ldr	r2, [r3, #8]
 800ba2e:	4b3c      	ldr	r3, [pc, #240]	@ (800bb20 <ADC_Enable+0x114>)
 800ba30:	4013      	ands	r3, r2
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d00d      	beq.n	800ba52 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba3a:	f043 0210 	orr.w	r2, r3, #16
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba46:	f043 0201 	orr.w	r2, r3, #1
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e062      	b.n	800bb18 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4618      	mov	r0, r3
 800ba58:	f7fe fe44 	bl	800a6e4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba64:	d004      	beq.n	800ba70 <ADC_Enable+0x64>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	4a2e      	ldr	r2, [pc, #184]	@ (800bb24 <ADC_Enable+0x118>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d101      	bne.n	800ba74 <ADC_Enable+0x68>
 800ba70:	4b2d      	ldr	r3, [pc, #180]	@ (800bb28 <ADC_Enable+0x11c>)
 800ba72:	e000      	b.n	800ba76 <ADC_Enable+0x6a>
 800ba74:	4b2d      	ldr	r3, [pc, #180]	@ (800bb2c <ADC_Enable+0x120>)
 800ba76:	4618      	mov	r0, r3
 800ba78:	f7fe fc90 	bl	800a39c <LL_ADC_GetCommonPathInternalCh>
 800ba7c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800ba7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d013      	beq.n	800baae <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ba86:	4b2a      	ldr	r3, [pc, #168]	@ (800bb30 <ADC_Enable+0x124>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	099b      	lsrs	r3, r3, #6
 800ba8c:	4a29      	ldr	r2, [pc, #164]	@ (800bb34 <ADC_Enable+0x128>)
 800ba8e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba92:	099b      	lsrs	r3, r3, #6
 800ba94:	1c5a      	adds	r2, r3, #1
 800ba96:	4613      	mov	r3, r2
 800ba98:	005b      	lsls	r3, r3, #1
 800ba9a:	4413      	add	r3, r2
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800baa0:	e002      	b.n	800baa8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	3b01      	subs	r3, #1
 800baa6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d1f9      	bne.n	800baa2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800baae:	f7fe fc43 	bl	800a338 <HAL_GetTick>
 800bab2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bab4:	e028      	b.n	800bb08 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4618      	mov	r0, r3
 800babc:	f7fe fe3a 	bl	800a734 <LL_ADC_IsEnabled>
 800bac0:	4603      	mov	r3, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d104      	bne.n	800bad0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	4618      	mov	r0, r3
 800bacc:	f7fe fe0a 	bl	800a6e4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800bad0:	f7fe fc32 	bl	800a338 <HAL_GetTick>
 800bad4:	4602      	mov	r2, r0
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	1ad3      	subs	r3, r2, r3
 800bada:	2b02      	cmp	r3, #2
 800badc:	d914      	bls.n	800bb08 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f003 0301 	and.w	r3, r3, #1
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d00d      	beq.n	800bb08 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800baf0:	f043 0210 	orr.w	r2, r3, #16
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bafc:	f043 0201 	orr.w	r2, r3, #1
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bb04:	2301      	movs	r3, #1
 800bb06:	e007      	b.n	800bb18 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f003 0301 	and.w	r3, r3, #1
 800bb12:	2b01      	cmp	r3, #1
 800bb14:	d1cf      	bne.n	800bab6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bb16:	2300      	movs	r3, #0
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3710      	adds	r7, #16
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}
 800bb20:	8000003f 	.word	0x8000003f
 800bb24:	50000100 	.word	0x50000100
 800bb28:	50000300 	.word	0x50000300
 800bb2c:	50000700 	.word	0x50000700
 800bb30:	20000028 	.word	0x20000028
 800bb34:	053e2d63 	.word	0x053e2d63

0800bb38 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b084      	sub	sp, #16
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4618      	mov	r0, r3
 800bb46:	f7fe fe08 	bl	800a75a <LL_ADC_IsDisableOngoing>
 800bb4a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4618      	mov	r0, r3
 800bb52:	f7fe fdef 	bl	800a734 <LL_ADC_IsEnabled>
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d047      	beq.n	800bbec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d144      	bne.n	800bbec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	f003 030d 	and.w	r3, r3, #13
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d10c      	bne.n	800bb8a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	4618      	mov	r0, r3
 800bb76:	f7fe fdc9 	bl	800a70c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2203      	movs	r2, #3
 800bb80:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800bb82:	f7fe fbd9 	bl	800a338 <HAL_GetTick>
 800bb86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bb88:	e029      	b.n	800bbde <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb8e:	f043 0210 	orr.w	r2, r3, #16
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb9a:	f043 0201 	orr.w	r2, r3, #1
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800bba2:	2301      	movs	r3, #1
 800bba4:	e023      	b.n	800bbee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800bba6:	f7fe fbc7 	bl	800a338 <HAL_GetTick>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	1ad3      	subs	r3, r2, r3
 800bbb0:	2b02      	cmp	r3, #2
 800bbb2:	d914      	bls.n	800bbde <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	689b      	ldr	r3, [r3, #8]
 800bbba:	f003 0301 	and.w	r3, r3, #1
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d00d      	beq.n	800bbde <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbc6:	f043 0210 	orr.w	r2, r3, #16
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbd2:	f043 0201 	orr.w	r2, r3, #1
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bbda:	2301      	movs	r3, #1
 800bbdc:	e007      	b.n	800bbee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	f003 0301 	and.w	r3, r3, #1
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d1dc      	bne.n	800bba6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bbec:	2300      	movs	r3, #0
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3710      	adds	r7, #16
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}

0800bbf6 <LL_ADC_IsEnabled>:
{
 800bbf6:	b480      	push	{r7}
 800bbf8:	b083      	sub	sp, #12
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	f003 0301 	and.w	r3, r3, #1
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d101      	bne.n	800bc0e <LL_ADC_IsEnabled+0x18>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	e000      	b.n	800bc10 <LL_ADC_IsEnabled+0x1a>
 800bc0e:	2300      	movs	r3, #0
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	370c      	adds	r7, #12
 800bc14:	46bd      	mov	sp, r7
 800bc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1a:	4770      	bx	lr

0800bc1c <LL_ADC_StartCalibration>:
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b083      	sub	sp, #12
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800bc2e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bc32:	683a      	ldr	r2, [r7, #0]
 800bc34:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	609a      	str	r2, [r3, #8]
}
 800bc42:	bf00      	nop
 800bc44:	370c      	adds	r7, #12
 800bc46:	46bd      	mov	sp, r7
 800bc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4c:	4770      	bx	lr

0800bc4e <LL_ADC_IsCalibrationOnGoing>:
{
 800bc4e:	b480      	push	{r7}
 800bc50:	b083      	sub	sp, #12
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bc5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bc62:	d101      	bne.n	800bc68 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800bc64:	2301      	movs	r3, #1
 800bc66:	e000      	b.n	800bc6a <LL_ADC_IsCalibrationOnGoing+0x1c>
 800bc68:	2300      	movs	r3, #0
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	370c      	adds	r7, #12
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr

0800bc76 <LL_ADC_REG_IsConversionOngoing>:
{
 800bc76:	b480      	push	{r7}
 800bc78:	b083      	sub	sp, #12
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	689b      	ldr	r3, [r3, #8]
 800bc82:	f003 0304 	and.w	r3, r3, #4
 800bc86:	2b04      	cmp	r3, #4
 800bc88:	d101      	bne.n	800bc8e <LL_ADC_REG_IsConversionOngoing+0x18>
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	e000      	b.n	800bc90 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800bc8e:	2300      	movs	r3, #0
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	370c      	adds	r7, #12
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr

0800bc9c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b084      	sub	sp, #16
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800bca6:	2300      	movs	r3, #0
 800bca8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800bcb0:	2b01      	cmp	r3, #1
 800bcb2:	d101      	bne.n	800bcb8 <HAL_ADCEx_Calibration_Start+0x1c>
 800bcb4:	2302      	movs	r3, #2
 800bcb6:	e04d      	b.n	800bd54 <HAL_ADCEx_Calibration_Start+0xb8>
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f7ff ff39 	bl	800bb38 <ADC_Disable>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800bcca:	7bfb      	ldrb	r3, [r7, #15]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d136      	bne.n	800bd3e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcd4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800bcd8:	f023 0302 	bic.w	r3, r3, #2
 800bcdc:	f043 0202 	orr.w	r2, r3, #2
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	6839      	ldr	r1, [r7, #0]
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7ff ff96 	bl	800bc1c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bcf0:	e014      	b.n	800bd1c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	4a18      	ldr	r2, [pc, #96]	@ (800bd5c <HAL_ADCEx_Calibration_Start+0xc0>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d90d      	bls.n	800bd1c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd04:	f023 0312 	bic.w	r3, r3, #18
 800bd08:	f043 0210 	orr.w	r2, r3, #16
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2200      	movs	r2, #0
 800bd14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e01b      	b.n	800bd54 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	4618      	mov	r0, r3
 800bd22:	f7ff ff94 	bl	800bc4e <LL_ADC_IsCalibrationOnGoing>
 800bd26:	4603      	mov	r3, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d1e2      	bne.n	800bcf2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd30:	f023 0303 	bic.w	r3, r3, #3
 800bd34:	f043 0201 	orr.w	r2, r3, #1
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bd3c:	e005      	b.n	800bd4a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd42:	f043 0210 	orr.w	r2, r3, #16
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bd52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3710      	adds	r7, #16
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}
 800bd5c:	0004de01 	.word	0x0004de01

0800bd60 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800bd60:	b590      	push	{r4, r7, lr}
 800bd62:	b0a1      	sub	sp, #132	@ 0x84
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800bd76:	2b01      	cmp	r3, #1
 800bd78:	d101      	bne.n	800bd7e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	e0e7      	b.n	800bf4e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2201      	movs	r2, #1
 800bd82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800bd86:	2300      	movs	r3, #0
 800bd88:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd96:	d102      	bne.n	800bd9e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800bd98:	4b6f      	ldr	r3, [pc, #444]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bd9a:	60bb      	str	r3, [r7, #8]
 800bd9c:	e009      	b.n	800bdb2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	4a6e      	ldr	r2, [pc, #440]	@ (800bf5c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bda4:	4293      	cmp	r3, r2
 800bda6:	d102      	bne.n	800bdae <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800bda8:	4b6d      	ldr	r3, [pc, #436]	@ (800bf60 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bdaa:	60bb      	str	r3, [r7, #8]
 800bdac:	e001      	b.n	800bdb2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bdae:	2300      	movs	r3, #0
 800bdb0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d10b      	bne.n	800bdd0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bdbc:	f043 0220 	orr.w	r2, r3, #32
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	e0be      	b.n	800bf4e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f7ff ff4f 	bl	800bc76 <LL_ADC_REG_IsConversionOngoing>
 800bdd8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4618      	mov	r0, r3
 800bde0:	f7ff ff49 	bl	800bc76 <LL_ADC_REG_IsConversionOngoing>
 800bde4:	4603      	mov	r3, r0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	f040 80a0 	bne.w	800bf2c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800bdec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	f040 809c 	bne.w	800bf2c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdfc:	d004      	beq.n	800be08 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4a55      	ldr	r2, [pc, #340]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d101      	bne.n	800be0c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800be08:	4b56      	ldr	r3, [pc, #344]	@ (800bf64 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800be0a:	e000      	b.n	800be0e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800be0c:	4b56      	ldr	r3, [pc, #344]	@ (800bf68 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800be0e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d04b      	beq.n	800beb0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800be18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be1a:	689b      	ldr	r3, [r3, #8]
 800be1c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	6859      	ldr	r1, [r3, #4]
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800be2a:	035b      	lsls	r3, r3, #13
 800be2c:	430b      	orrs	r3, r1
 800be2e:	431a      	orrs	r2, r3
 800be30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be32:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be3c:	d004      	beq.n	800be48 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	4a45      	ldr	r2, [pc, #276]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800be44:	4293      	cmp	r3, r2
 800be46:	d10f      	bne.n	800be68 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800be48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800be4c:	f7ff fed3 	bl	800bbf6 <LL_ADC_IsEnabled>
 800be50:	4604      	mov	r4, r0
 800be52:	4841      	ldr	r0, [pc, #260]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800be54:	f7ff fecf 	bl	800bbf6 <LL_ADC_IsEnabled>
 800be58:	4603      	mov	r3, r0
 800be5a:	4323      	orrs	r3, r4
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	bf0c      	ite	eq
 800be60:	2301      	moveq	r3, #1
 800be62:	2300      	movne	r3, #0
 800be64:	b2db      	uxtb	r3, r3
 800be66:	e012      	b.n	800be8e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800be68:	483c      	ldr	r0, [pc, #240]	@ (800bf5c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800be6a:	f7ff fec4 	bl	800bbf6 <LL_ADC_IsEnabled>
 800be6e:	4604      	mov	r4, r0
 800be70:	483b      	ldr	r0, [pc, #236]	@ (800bf60 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800be72:	f7ff fec0 	bl	800bbf6 <LL_ADC_IsEnabled>
 800be76:	4603      	mov	r3, r0
 800be78:	431c      	orrs	r4, r3
 800be7a:	483c      	ldr	r0, [pc, #240]	@ (800bf6c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800be7c:	f7ff febb 	bl	800bbf6 <LL_ADC_IsEnabled>
 800be80:	4603      	mov	r3, r0
 800be82:	4323      	orrs	r3, r4
 800be84:	2b00      	cmp	r3, #0
 800be86:	bf0c      	ite	eq
 800be88:	2301      	moveq	r3, #1
 800be8a:	2300      	movne	r3, #0
 800be8c:	b2db      	uxtb	r3, r3
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d056      	beq.n	800bf40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800be92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be94:	689b      	ldr	r3, [r3, #8]
 800be96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800be9a:	f023 030f 	bic.w	r3, r3, #15
 800be9e:	683a      	ldr	r2, [r7, #0]
 800bea0:	6811      	ldr	r1, [r2, #0]
 800bea2:	683a      	ldr	r2, [r7, #0]
 800bea4:	6892      	ldr	r2, [r2, #8]
 800bea6:	430a      	orrs	r2, r1
 800bea8:	431a      	orrs	r2, r3
 800beaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800beac:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800beae:	e047      	b.n	800bf40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800beb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800beb2:	689b      	ldr	r3, [r3, #8]
 800beb4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800beb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800beba:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bec4:	d004      	beq.n	800bed0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	4a23      	ldr	r2, [pc, #140]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d10f      	bne.n	800bef0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800bed0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800bed4:	f7ff fe8f 	bl	800bbf6 <LL_ADC_IsEnabled>
 800bed8:	4604      	mov	r4, r0
 800beda:	481f      	ldr	r0, [pc, #124]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bedc:	f7ff fe8b 	bl	800bbf6 <LL_ADC_IsEnabled>
 800bee0:	4603      	mov	r3, r0
 800bee2:	4323      	orrs	r3, r4
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	bf0c      	ite	eq
 800bee8:	2301      	moveq	r3, #1
 800beea:	2300      	movne	r3, #0
 800beec:	b2db      	uxtb	r3, r3
 800beee:	e012      	b.n	800bf16 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800bef0:	481a      	ldr	r0, [pc, #104]	@ (800bf5c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bef2:	f7ff fe80 	bl	800bbf6 <LL_ADC_IsEnabled>
 800bef6:	4604      	mov	r4, r0
 800bef8:	4819      	ldr	r0, [pc, #100]	@ (800bf60 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800befa:	f7ff fe7c 	bl	800bbf6 <LL_ADC_IsEnabled>
 800befe:	4603      	mov	r3, r0
 800bf00:	431c      	orrs	r4, r3
 800bf02:	481a      	ldr	r0, [pc, #104]	@ (800bf6c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800bf04:	f7ff fe77 	bl	800bbf6 <LL_ADC_IsEnabled>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	4323      	orrs	r3, r4
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	bf0c      	ite	eq
 800bf10:	2301      	moveq	r3, #1
 800bf12:	2300      	movne	r3, #0
 800bf14:	b2db      	uxtb	r3, r3
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d012      	beq.n	800bf40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800bf1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf1c:	689b      	ldr	r3, [r3, #8]
 800bf1e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800bf22:	f023 030f 	bic.w	r3, r3, #15
 800bf26:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bf28:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bf2a:	e009      	b.n	800bf40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf30:	f043 0220 	orr.w	r2, r3, #32
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800bf3e:	e000      	b.n	800bf42 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bf40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bf4a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3784      	adds	r7, #132	@ 0x84
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd90      	pop	{r4, r7, pc}
 800bf56:	bf00      	nop
 800bf58:	50000100 	.word	0x50000100
 800bf5c:	50000400 	.word	0x50000400
 800bf60:	50000500 	.word	0x50000500
 800bf64:	50000300 	.word	0x50000300
 800bf68:	50000700 	.word	0x50000700
 800bf6c:	50000600 	.word	0x50000600

0800bf70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b085      	sub	sp, #20
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f003 0307 	and.w	r3, r3, #7
 800bf7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bf80:	4b0c      	ldr	r3, [pc, #48]	@ (800bfb4 <__NVIC_SetPriorityGrouping+0x44>)
 800bf82:	68db      	ldr	r3, [r3, #12]
 800bf84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bf86:	68ba      	ldr	r2, [r7, #8]
 800bf88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800bf8c:	4013      	ands	r3, r2
 800bf8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800bf98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800bf9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bfa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bfa2:	4a04      	ldr	r2, [pc, #16]	@ (800bfb4 <__NVIC_SetPriorityGrouping+0x44>)
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	60d3      	str	r3, [r2, #12]
}
 800bfa8:	bf00      	nop
 800bfaa:	3714      	adds	r7, #20
 800bfac:	46bd      	mov	sp, r7
 800bfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb2:	4770      	bx	lr
 800bfb4:	e000ed00 	.word	0xe000ed00

0800bfb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bfbc:	4b04      	ldr	r3, [pc, #16]	@ (800bfd0 <__NVIC_GetPriorityGrouping+0x18>)
 800bfbe:	68db      	ldr	r3, [r3, #12]
 800bfc0:	0a1b      	lsrs	r3, r3, #8
 800bfc2:	f003 0307 	and.w	r3, r3, #7
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr
 800bfd0:	e000ed00 	.word	0xe000ed00

0800bfd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b083      	sub	sp, #12
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	4603      	mov	r3, r0
 800bfdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bfde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	db0b      	blt.n	800bffe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bfe6:	79fb      	ldrb	r3, [r7, #7]
 800bfe8:	f003 021f 	and.w	r2, r3, #31
 800bfec:	4907      	ldr	r1, [pc, #28]	@ (800c00c <__NVIC_EnableIRQ+0x38>)
 800bfee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bff2:	095b      	lsrs	r3, r3, #5
 800bff4:	2001      	movs	r0, #1
 800bff6:	fa00 f202 	lsl.w	r2, r0, r2
 800bffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800bffe:	bf00      	nop
 800c000:	370c      	adds	r7, #12
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr
 800c00a:	bf00      	nop
 800c00c:	e000e100 	.word	0xe000e100

0800c010 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c010:	b480      	push	{r7}
 800c012:	b083      	sub	sp, #12
 800c014:	af00      	add	r7, sp, #0
 800c016:	4603      	mov	r3, r0
 800c018:	6039      	str	r1, [r7, #0]
 800c01a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c01c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c020:	2b00      	cmp	r3, #0
 800c022:	db0a      	blt.n	800c03a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	b2da      	uxtb	r2, r3
 800c028:	490c      	ldr	r1, [pc, #48]	@ (800c05c <__NVIC_SetPriority+0x4c>)
 800c02a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c02e:	0112      	lsls	r2, r2, #4
 800c030:	b2d2      	uxtb	r2, r2
 800c032:	440b      	add	r3, r1
 800c034:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c038:	e00a      	b.n	800c050 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	b2da      	uxtb	r2, r3
 800c03e:	4908      	ldr	r1, [pc, #32]	@ (800c060 <__NVIC_SetPriority+0x50>)
 800c040:	79fb      	ldrb	r3, [r7, #7]
 800c042:	f003 030f 	and.w	r3, r3, #15
 800c046:	3b04      	subs	r3, #4
 800c048:	0112      	lsls	r2, r2, #4
 800c04a:	b2d2      	uxtb	r2, r2
 800c04c:	440b      	add	r3, r1
 800c04e:	761a      	strb	r2, [r3, #24]
}
 800c050:	bf00      	nop
 800c052:	370c      	adds	r7, #12
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr
 800c05c:	e000e100 	.word	0xe000e100
 800c060:	e000ed00 	.word	0xe000ed00

0800c064 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c064:	b480      	push	{r7}
 800c066:	b089      	sub	sp, #36	@ 0x24
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	60b9      	str	r1, [r7, #8]
 800c06e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	f003 0307 	and.w	r3, r3, #7
 800c076:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c078:	69fb      	ldr	r3, [r7, #28]
 800c07a:	f1c3 0307 	rsb	r3, r3, #7
 800c07e:	2b04      	cmp	r3, #4
 800c080:	bf28      	it	cs
 800c082:	2304      	movcs	r3, #4
 800c084:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c086:	69fb      	ldr	r3, [r7, #28]
 800c088:	3304      	adds	r3, #4
 800c08a:	2b06      	cmp	r3, #6
 800c08c:	d902      	bls.n	800c094 <NVIC_EncodePriority+0x30>
 800c08e:	69fb      	ldr	r3, [r7, #28]
 800c090:	3b03      	subs	r3, #3
 800c092:	e000      	b.n	800c096 <NVIC_EncodePriority+0x32>
 800c094:	2300      	movs	r3, #0
 800c096:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c098:	f04f 32ff 	mov.w	r2, #4294967295
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a2:	43da      	mvns	r2, r3
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	401a      	ands	r2, r3
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c0ac:	f04f 31ff 	mov.w	r1, #4294967295
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	fa01 f303 	lsl.w	r3, r1, r3
 800c0b6:	43d9      	mvns	r1, r3
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c0bc:	4313      	orrs	r3, r2
         );
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	3724      	adds	r7, #36	@ 0x24
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c8:	4770      	bx	lr

0800c0ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c0ca:	b580      	push	{r7, lr}
 800c0cc:	b082      	sub	sp, #8
 800c0ce:	af00      	add	r7, sp, #0
 800c0d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7ff ff4c 	bl	800bf70 <__NVIC_SetPriorityGrouping>
}
 800c0d8:	bf00      	nop
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b086      	sub	sp, #24
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	60b9      	str	r1, [r7, #8]
 800c0ea:	607a      	str	r2, [r7, #4]
 800c0ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c0ee:	f7ff ff63 	bl	800bfb8 <__NVIC_GetPriorityGrouping>
 800c0f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	68b9      	ldr	r1, [r7, #8]
 800c0f8:	6978      	ldr	r0, [r7, #20]
 800c0fa:	f7ff ffb3 	bl	800c064 <NVIC_EncodePriority>
 800c0fe:	4602      	mov	r2, r0
 800c100:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c104:	4611      	mov	r1, r2
 800c106:	4618      	mov	r0, r3
 800c108:	f7ff ff82 	bl	800c010 <__NVIC_SetPriority>
}
 800c10c:	bf00      	nop
 800c10e:	3718      	adds	r7, #24
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	4603      	mov	r3, r0
 800c11c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c11e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c122:	4618      	mov	r0, r3
 800c124:	f7ff ff56 	bl	800bfd4 <__NVIC_EnableIRQ>
}
 800c128:	bf00      	nop
 800c12a:	3708      	adds	r7, #8
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d101      	bne.n	800c142 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800c13e:	2301      	movs	r3, #1
 800c140:	e054      	b.n	800c1ec <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	7f5b      	ldrb	r3, [r3, #29]
 800c146:	b2db      	uxtb	r3, r3
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d105      	bne.n	800c158 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2200      	movs	r2, #0
 800c150:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f7fa ffb2 	bl	80070bc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2202      	movs	r2, #2
 800c15c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	791b      	ldrb	r3, [r3, #4]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d10c      	bne.n	800c180 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4a22      	ldr	r2, [pc, #136]	@ (800c1f4 <HAL_CRC_Init+0xc4>)
 800c16c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	689a      	ldr	r2, [r3, #8]
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f022 0218 	bic.w	r2, r2, #24
 800c17c:	609a      	str	r2, [r3, #8]
 800c17e:	e00c      	b.n	800c19a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	6899      	ldr	r1, [r3, #8]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	68db      	ldr	r3, [r3, #12]
 800c188:	461a      	mov	r2, r3
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f000 f94a 	bl	800c424 <HAL_CRCEx_Polynomial_Set>
 800c190:	4603      	mov	r3, r0
 800c192:	2b00      	cmp	r3, #0
 800c194:	d001      	beq.n	800c19a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800c196:	2301      	movs	r3, #1
 800c198:	e028      	b.n	800c1ec <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	795b      	ldrb	r3, [r3, #5]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d105      	bne.n	800c1ae <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c1aa:	611a      	str	r2, [r3, #16]
 800c1ac:	e004      	b.n	800c1b8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	687a      	ldr	r2, [r7, #4]
 800c1b4:	6912      	ldr	r2, [r2, #16]
 800c1b6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	689b      	ldr	r3, [r3, #8]
 800c1be:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	695a      	ldr	r2, [r3, #20]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	430a      	orrs	r2, r1
 800c1cc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	689b      	ldr	r3, [r3, #8]
 800c1d4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	699a      	ldr	r2, [r3, #24]
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	430a      	orrs	r2, r1
 800c1e2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	2201      	movs	r2, #1
 800c1e8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3708      	adds	r7, #8
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}
 800c1f4:	04c11db7 	.word	0x04c11db7

0800c1f8 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b086      	sub	sp, #24
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	60f8      	str	r0, [r7, #12]
 800c200:	60b9      	str	r1, [r7, #8]
 800c202:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800c204:	2300      	movs	r3, #0
 800c206:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	2202      	movs	r2, #2
 800c20c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	689a      	ldr	r2, [r3, #8]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	f042 0201 	orr.w	r2, r2, #1
 800c21c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	6a1b      	ldr	r3, [r3, #32]
 800c222:	2b03      	cmp	r3, #3
 800c224:	d006      	beq.n	800c234 <HAL_CRC_Calculate+0x3c>
 800c226:	2b03      	cmp	r3, #3
 800c228:	d829      	bhi.n	800c27e <HAL_CRC_Calculate+0x86>
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d019      	beq.n	800c262 <HAL_CRC_Calculate+0x6a>
 800c22e:	2b02      	cmp	r3, #2
 800c230:	d01e      	beq.n	800c270 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800c232:	e024      	b.n	800c27e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800c234:	2300      	movs	r3, #0
 800c236:	617b      	str	r3, [r7, #20]
 800c238:	e00a      	b.n	800c250 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	009b      	lsls	r3, r3, #2
 800c23e:	68ba      	ldr	r2, [r7, #8]
 800c240:	441a      	add	r2, r3
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	6812      	ldr	r2, [r2, #0]
 800c248:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	3301      	adds	r3, #1
 800c24e:	617b      	str	r3, [r7, #20]
 800c250:	697a      	ldr	r2, [r7, #20]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	429a      	cmp	r2, r3
 800c256:	d3f0      	bcc.n	800c23a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	613b      	str	r3, [r7, #16]
      break;
 800c260:	e00e      	b.n	800c280 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	68b9      	ldr	r1, [r7, #8]
 800c266:	68f8      	ldr	r0, [r7, #12]
 800c268:	f000 f812 	bl	800c290 <CRC_Handle_8>
 800c26c:	6138      	str	r0, [r7, #16]
      break;
 800c26e:	e007      	b.n	800c280 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800c270:	687a      	ldr	r2, [r7, #4]
 800c272:	68b9      	ldr	r1, [r7, #8]
 800c274:	68f8      	ldr	r0, [r7, #12]
 800c276:	f000 f89b 	bl	800c3b0 <CRC_Handle_16>
 800c27a:	6138      	str	r0, [r7, #16]
      break;
 800c27c:	e000      	b.n	800c280 <HAL_CRC_Calculate+0x88>
      break;
 800c27e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2201      	movs	r2, #1
 800c284:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800c286:	693b      	ldr	r3, [r7, #16]
}
 800c288:	4618      	mov	r0, r3
 800c28a:	3718      	adds	r7, #24
 800c28c:	46bd      	mov	sp, r7
 800c28e:	bd80      	pop	{r7, pc}

0800c290 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800c290:	b480      	push	{r7}
 800c292:	b089      	sub	sp, #36	@ 0x24
 800c294:	af00      	add	r7, sp, #0
 800c296:	60f8      	str	r0, [r7, #12]
 800c298:	60b9      	str	r1, [r7, #8]
 800c29a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800c29c:	2300      	movs	r3, #0
 800c29e:	61fb      	str	r3, [r7, #28]
 800c2a0:	e023      	b.n	800c2ea <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c2a2:	69fb      	ldr	r3, [r7, #28]
 800c2a4:	009b      	lsls	r3, r3, #2
 800c2a6:	68ba      	ldr	r2, [r7, #8]
 800c2a8:	4413      	add	r3, r2
 800c2aa:	781b      	ldrb	r3, [r3, #0]
 800c2ac:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	68b9      	ldr	r1, [r7, #8]
 800c2b6:	440b      	add	r3, r1
 800c2b8:	781b      	ldrb	r3, [r3, #0]
 800c2ba:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c2bc:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800c2be:	69fb      	ldr	r3, [r7, #28]
 800c2c0:	009b      	lsls	r3, r3, #2
 800c2c2:	3302      	adds	r3, #2
 800c2c4:	68b9      	ldr	r1, [r7, #8]
 800c2c6:	440b      	add	r3, r1
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800c2cc:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800c2ce:	69fb      	ldr	r3, [r7, #28]
 800c2d0:	009b      	lsls	r3, r3, #2
 800c2d2:	3303      	adds	r3, #3
 800c2d4:	68b9      	ldr	r1, [r7, #8]
 800c2d6:	440b      	add	r3, r1
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800c2e0:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c2e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	3301      	adds	r3, #1
 800c2e8:	61fb      	str	r3, [r7, #28]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	089b      	lsrs	r3, r3, #2
 800c2ee:	69fa      	ldr	r2, [r7, #28]
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d3d6      	bcc.n	800c2a2 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f003 0303 	and.w	r3, r3, #3
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d04f      	beq.n	800c39e <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	f003 0303 	and.w	r3, r3, #3
 800c304:	2b01      	cmp	r3, #1
 800c306:	d107      	bne.n	800c318 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800c308:	69fb      	ldr	r3, [r7, #28]
 800c30a:	009b      	lsls	r3, r3, #2
 800c30c:	68ba      	ldr	r2, [r7, #8]
 800c30e:	4413      	add	r3, r2
 800c310:	68fa      	ldr	r2, [r7, #12]
 800c312:	6812      	ldr	r2, [r2, #0]
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f003 0303 	and.w	r3, r3, #3
 800c31e:	2b02      	cmp	r3, #2
 800c320:	d117      	bne.n	800c352 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800c322:	69fb      	ldr	r3, [r7, #28]
 800c324:	009b      	lsls	r3, r3, #2
 800c326:	68ba      	ldr	r2, [r7, #8]
 800c328:	4413      	add	r3, r2
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	b21b      	sxth	r3, r3
 800c32e:	021b      	lsls	r3, r3, #8
 800c330:	b21a      	sxth	r2, r3
 800c332:	69fb      	ldr	r3, [r7, #28]
 800c334:	009b      	lsls	r3, r3, #2
 800c336:	3301      	adds	r3, #1
 800c338:	68b9      	ldr	r1, [r7, #8]
 800c33a:	440b      	add	r3, r1
 800c33c:	781b      	ldrb	r3, [r3, #0]
 800c33e:	b21b      	sxth	r3, r3
 800c340:	4313      	orrs	r3, r2
 800c342:	b21b      	sxth	r3, r3
 800c344:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	8b7a      	ldrh	r2, [r7, #26]
 800c350:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f003 0303 	and.w	r3, r3, #3
 800c358:	2b03      	cmp	r3, #3
 800c35a:	d120      	bne.n	800c39e <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800c35c:	69fb      	ldr	r3, [r7, #28]
 800c35e:	009b      	lsls	r3, r3, #2
 800c360:	68ba      	ldr	r2, [r7, #8]
 800c362:	4413      	add	r3, r2
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	b21b      	sxth	r3, r3
 800c368:	021b      	lsls	r3, r3, #8
 800c36a:	b21a      	sxth	r2, r3
 800c36c:	69fb      	ldr	r3, [r7, #28]
 800c36e:	009b      	lsls	r3, r3, #2
 800c370:	3301      	adds	r3, #1
 800c372:	68b9      	ldr	r1, [r7, #8]
 800c374:	440b      	add	r3, r1
 800c376:	781b      	ldrb	r3, [r3, #0]
 800c378:	b21b      	sxth	r3, r3
 800c37a:	4313      	orrs	r3, r2
 800c37c:	b21b      	sxth	r3, r3
 800c37e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	8b7a      	ldrh	r2, [r7, #26]
 800c38a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	009b      	lsls	r3, r3, #2
 800c390:	3302      	adds	r3, #2
 800c392:	68ba      	ldr	r2, [r7, #8]
 800c394:	4413      	add	r3, r2
 800c396:	68fa      	ldr	r2, [r7, #12]
 800c398:	6812      	ldr	r2, [r2, #0]
 800c39a:	781b      	ldrb	r3, [r3, #0]
 800c39c:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
}
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	3724      	adds	r7, #36	@ 0x24
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ae:	4770      	bx	lr

0800c3b0 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b087      	sub	sp, #28
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	60f8      	str	r0, [r7, #12]
 800c3b8:	60b9      	str	r1, [r7, #8]
 800c3ba:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800c3bc:	2300      	movs	r3, #0
 800c3be:	617b      	str	r3, [r7, #20]
 800c3c0:	e013      	b.n	800c3ea <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	68ba      	ldr	r2, [r7, #8]
 800c3c8:	4413      	add	r3, r2
 800c3ca:	881b      	ldrh	r3, [r3, #0]
 800c3cc:	041a      	lsls	r2, r3, #16
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	009b      	lsls	r3, r3, #2
 800c3d2:	3302      	adds	r3, #2
 800c3d4:	68b9      	ldr	r1, [r7, #8]
 800c3d6:	440b      	add	r3, r1
 800c3d8:	881b      	ldrh	r3, [r3, #0]
 800c3da:	4619      	mov	r1, r3
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	430a      	orrs	r2, r1
 800c3e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	3301      	adds	r3, #1
 800c3e8:	617b      	str	r3, [r7, #20]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	085b      	lsrs	r3, r3, #1
 800c3ee:	697a      	ldr	r2, [r7, #20]
 800c3f0:	429a      	cmp	r2, r3
 800c3f2:	d3e6      	bcc.n	800c3c2 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f003 0301 	and.w	r3, r3, #1
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d009      	beq.n	800c412 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800c404:	697b      	ldr	r3, [r7, #20]
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	68ba      	ldr	r2, [r7, #8]
 800c40a:	4413      	add	r3, r2
 800c40c:	881a      	ldrh	r2, [r3, #0]
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	681b      	ldr	r3, [r3, #0]
}
 800c418:	4618      	mov	r0, r3
 800c41a:	371c      	adds	r7, #28
 800c41c:	46bd      	mov	sp, r7
 800c41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c422:	4770      	bx	lr

0800c424 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800c424:	b480      	push	{r7}
 800c426:	b087      	sub	sp, #28
 800c428:	af00      	add	r7, sp, #0
 800c42a:	60f8      	str	r0, [r7, #12]
 800c42c:	60b9      	str	r1, [r7, #8]
 800c42e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c430:	2300      	movs	r3, #0
 800c432:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800c434:	231f      	movs	r3, #31
 800c436:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	f003 0301 	and.w	r3, r3, #1
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d102      	bne.n	800c448 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800c442:	2301      	movs	r3, #1
 800c444:	75fb      	strb	r3, [r7, #23]
 800c446:	e063      	b.n	800c510 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800c448:	bf00      	nop
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	1e5a      	subs	r2, r3, #1
 800c44e:	613a      	str	r2, [r7, #16]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d009      	beq.n	800c468 <HAL_CRCEx_Polynomial_Set+0x44>
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	f003 031f 	and.w	r3, r3, #31
 800c45a:	68ba      	ldr	r2, [r7, #8]
 800c45c:	fa22 f303 	lsr.w	r3, r2, r3
 800c460:	f003 0301 	and.w	r3, r3, #1
 800c464:	2b00      	cmp	r3, #0
 800c466:	d0f0      	beq.n	800c44a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2b18      	cmp	r3, #24
 800c46c:	d846      	bhi.n	800c4fc <HAL_CRCEx_Polynomial_Set+0xd8>
 800c46e:	a201      	add	r2, pc, #4	@ (adr r2, 800c474 <HAL_CRCEx_Polynomial_Set+0x50>)
 800c470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c474:	0800c503 	.word	0x0800c503
 800c478:	0800c4fd 	.word	0x0800c4fd
 800c47c:	0800c4fd 	.word	0x0800c4fd
 800c480:	0800c4fd 	.word	0x0800c4fd
 800c484:	0800c4fd 	.word	0x0800c4fd
 800c488:	0800c4fd 	.word	0x0800c4fd
 800c48c:	0800c4fd 	.word	0x0800c4fd
 800c490:	0800c4fd 	.word	0x0800c4fd
 800c494:	0800c4f1 	.word	0x0800c4f1
 800c498:	0800c4fd 	.word	0x0800c4fd
 800c49c:	0800c4fd 	.word	0x0800c4fd
 800c4a0:	0800c4fd 	.word	0x0800c4fd
 800c4a4:	0800c4fd 	.word	0x0800c4fd
 800c4a8:	0800c4fd 	.word	0x0800c4fd
 800c4ac:	0800c4fd 	.word	0x0800c4fd
 800c4b0:	0800c4fd 	.word	0x0800c4fd
 800c4b4:	0800c4e5 	.word	0x0800c4e5
 800c4b8:	0800c4fd 	.word	0x0800c4fd
 800c4bc:	0800c4fd 	.word	0x0800c4fd
 800c4c0:	0800c4fd 	.word	0x0800c4fd
 800c4c4:	0800c4fd 	.word	0x0800c4fd
 800c4c8:	0800c4fd 	.word	0x0800c4fd
 800c4cc:	0800c4fd 	.word	0x0800c4fd
 800c4d0:	0800c4fd 	.word	0x0800c4fd
 800c4d4:	0800c4d9 	.word	0x0800c4d9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	2b06      	cmp	r3, #6
 800c4dc:	d913      	bls.n	800c506 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800c4e2:	e010      	b.n	800c506 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	2b07      	cmp	r3, #7
 800c4e8:	d90f      	bls.n	800c50a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800c4ee:	e00c      	b.n	800c50a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800c4f0:	693b      	ldr	r3, [r7, #16]
 800c4f2:	2b0f      	cmp	r3, #15
 800c4f4:	d90b      	bls.n	800c50e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800c4fa:	e008      	b.n	800c50e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	75fb      	strb	r3, [r7, #23]
        break;
 800c500:	e006      	b.n	800c510 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c502:	bf00      	nop
 800c504:	e004      	b.n	800c510 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c506:	bf00      	nop
 800c508:	e002      	b.n	800c510 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c50a:	bf00      	nop
 800c50c:	e000      	b.n	800c510 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c50e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800c510:	7dfb      	ldrb	r3, [r7, #23]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d10d      	bne.n	800c532 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	68ba      	ldr	r2, [r7, #8]
 800c51c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	689b      	ldr	r3, [r3, #8]
 800c524:	f023 0118 	bic.w	r1, r3, #24
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	687a      	ldr	r2, [r7, #4]
 800c52e:	430a      	orrs	r2, r1
 800c530:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800c532:	7dfb      	ldrb	r3, [r7, #23]
}
 800c534:	4618      	mov	r0, r3
 800c536:	371c      	adds	r7, #28
 800c538:	46bd      	mov	sp, r7
 800c53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53e:	4770      	bx	lr

0800c540 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b084      	sub	sp, #16
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d101      	bne.n	800c552 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800c54e:	2301      	movs	r3, #1
 800c550:	e08d      	b.n	800c66e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	461a      	mov	r2, r3
 800c558:	4b47      	ldr	r3, [pc, #284]	@ (800c678 <HAL_DMA_Init+0x138>)
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d80f      	bhi.n	800c57e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	461a      	mov	r2, r3
 800c564:	4b45      	ldr	r3, [pc, #276]	@ (800c67c <HAL_DMA_Init+0x13c>)
 800c566:	4413      	add	r3, r2
 800c568:	4a45      	ldr	r2, [pc, #276]	@ (800c680 <HAL_DMA_Init+0x140>)
 800c56a:	fba2 2303 	umull	r2, r3, r2, r3
 800c56e:	091b      	lsrs	r3, r3, #4
 800c570:	009a      	lsls	r2, r3, #2
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a42      	ldr	r2, [pc, #264]	@ (800c684 <HAL_DMA_Init+0x144>)
 800c57a:	641a      	str	r2, [r3, #64]	@ 0x40
 800c57c:	e00e      	b.n	800c59c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	461a      	mov	r2, r3
 800c584:	4b40      	ldr	r3, [pc, #256]	@ (800c688 <HAL_DMA_Init+0x148>)
 800c586:	4413      	add	r3, r2
 800c588:	4a3d      	ldr	r2, [pc, #244]	@ (800c680 <HAL_DMA_Init+0x140>)
 800c58a:	fba2 2303 	umull	r2, r3, r2, r3
 800c58e:	091b      	lsrs	r3, r3, #4
 800c590:	009a      	lsls	r2, r3, #2
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	4a3c      	ldr	r2, [pc, #240]	@ (800c68c <HAL_DMA_Init+0x14c>)
 800c59a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2202      	movs	r2, #2
 800c5a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800c5b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800c5c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c5cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	699b      	ldr	r3, [r3, #24]
 800c5d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c5d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6a1b      	ldr	r3, [r3, #32]
 800c5de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800c5e0:	68fa      	ldr	r2, [r7, #12]
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68fa      	ldr	r2, [r7, #12]
 800c5ec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f000 fa82 	bl	800caf8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	689b      	ldr	r3, [r3, #8]
 800c5f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5fc:	d102      	bne.n	800c604 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	685a      	ldr	r2, [r3, #4]
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c60c:	b2d2      	uxtb	r2, r2
 800c60e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c618:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d010      	beq.n	800c644 <HAL_DMA_Init+0x104>
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	685b      	ldr	r3, [r3, #4]
 800c626:	2b04      	cmp	r3, #4
 800c628:	d80c      	bhi.n	800c644 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 faa2 	bl	800cb74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c634:	2200      	movs	r2, #0
 800c636:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c63c:	687a      	ldr	r2, [r7, #4]
 800c63e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c640:	605a      	str	r2, [r3, #4]
 800c642:	e008      	b.n	800c656 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2200      	movs	r2, #0
 800c648:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2200      	movs	r2, #0
 800c654:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2200      	movs	r2, #0
 800c65a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2201      	movs	r2, #1
 800c660:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2200      	movs	r2, #0
 800c668:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3710      	adds	r7, #16
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}
 800c676:	bf00      	nop
 800c678:	40020407 	.word	0x40020407
 800c67c:	bffdfff8 	.word	0xbffdfff8
 800c680:	cccccccd 	.word	0xcccccccd
 800c684:	40020000 	.word	0x40020000
 800c688:	bffdfbf8 	.word	0xbffdfbf8
 800c68c:	40020400 	.word	0x40020400

0800c690 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b086      	sub	sp, #24
 800c694:	af00      	add	r7, sp, #0
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	60b9      	str	r1, [r7, #8]
 800c69a:	607a      	str	r2, [r7, #4]
 800c69c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c6a8:	2b01      	cmp	r3, #1
 800c6aa:	d101      	bne.n	800c6b0 <HAL_DMA_Start_IT+0x20>
 800c6ac:	2302      	movs	r3, #2
 800c6ae:	e066      	b.n	800c77e <HAL_DMA_Start_IT+0xee>
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c6be:	b2db      	uxtb	r3, r3
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d155      	bne.n	800c770 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	2202      	movs	r2, #2
 800c6c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	681a      	ldr	r2, [r3, #0]
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f022 0201 	bic.w	r2, r2, #1
 800c6e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	68b9      	ldr	r1, [r7, #8]
 800c6e8:	68f8      	ldr	r0, [r7, #12]
 800c6ea:	f000 f9c7 	bl	800ca7c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d008      	beq.n	800c708 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f042 020e 	orr.w	r2, r2, #14
 800c704:	601a      	str	r2, [r3, #0]
 800c706:	e00f      	b.n	800c728 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	681a      	ldr	r2, [r3, #0]
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f022 0204 	bic.w	r2, r2, #4
 800c716:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f042 020a 	orr.w	r2, r2, #10
 800c726:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c732:	2b00      	cmp	r3, #0
 800c734:	d007      	beq.n	800c746 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c73a:	681a      	ldr	r2, [r3, #0]
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c740:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c744:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d007      	beq.n	800c75e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c758:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c75c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	681a      	ldr	r2, [r3, #0]
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f042 0201 	orr.w	r2, r2, #1
 800c76c:	601a      	str	r2, [r3, #0]
 800c76e:	e005      	b.n	800c77c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2200      	movs	r2, #0
 800c774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800c778:	2302      	movs	r3, #2
 800c77a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800c77c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3718      	adds	r7, #24
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}

0800c786 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800c786:	b480      	push	{r7}
 800c788:	b085      	sub	sp, #20
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c78e:	2300      	movs	r3, #0
 800c790:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c798:	b2db      	uxtb	r3, r3
 800c79a:	2b02      	cmp	r3, #2
 800c79c:	d005      	beq.n	800c7aa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2204      	movs	r2, #4
 800c7a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	73fb      	strb	r3, [r7, #15]
 800c7a8:	e037      	b.n	800c81a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	681a      	ldr	r2, [r3, #0]
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f022 020e 	bic.w	r2, r2, #14
 800c7b8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c7c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c7c8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	681a      	ldr	r2, [r3, #0]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f022 0201 	bic.w	r2, r2, #1
 800c7d8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c7de:	f003 021f 	and.w	r2, r3, #31
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7e6:	2101      	movs	r1, #1
 800c7e8:	fa01 f202 	lsl.w	r2, r1, r2
 800c7ec:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7f2:	687a      	ldr	r2, [r7, #4]
 800c7f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c7f6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d00c      	beq.n	800c81a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c804:	681a      	ldr	r2, [r3, #0]
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c80a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c80e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c818:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2201      	movs	r2, #1
 800c81e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2200      	movs	r2, #0
 800c826:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800c82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	3714      	adds	r7, #20
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b084      	sub	sp, #16
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c840:	2300      	movs	r3, #0
 800c842:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	2b02      	cmp	r3, #2
 800c84e:	d00d      	beq.n	800c86c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2204      	movs	r2, #4
 800c854:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2201      	movs	r2, #1
 800c85a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2200      	movs	r2, #0
 800c862:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800c866:	2301      	movs	r3, #1
 800c868:	73fb      	strb	r3, [r7, #15]
 800c86a:	e047      	b.n	800c8fc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	681a      	ldr	r2, [r3, #0]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f022 020e 	bic.w	r2, r2, #14
 800c87a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f022 0201 	bic.w	r2, r2, #1
 800c88a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c896:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c89a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8a0:	f003 021f 	and.w	r2, r3, #31
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8a8:	2101      	movs	r1, #1
 800c8aa:	fa01 f202 	lsl.w	r2, r1, r2
 800c8ae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c8b8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00c      	beq.n	800c8dc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8c6:	681a      	ldr	r2, [r3, #0]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c8d0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c8da:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2201      	movs	r2, #1
 800c8e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d003      	beq.n	800c8fc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	4798      	blx	r3
    }
  }
  return status;
 800c8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3710      	adds	r7, #16
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b084      	sub	sp, #16
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c922:	f003 031f 	and.w	r3, r3, #31
 800c926:	2204      	movs	r2, #4
 800c928:	409a      	lsls	r2, r3
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	4013      	ands	r3, r2
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d026      	beq.n	800c980 <HAL_DMA_IRQHandler+0x7a>
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	f003 0304 	and.w	r3, r3, #4
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d021      	beq.n	800c980 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f003 0320 	and.w	r3, r3, #32
 800c946:	2b00      	cmp	r3, #0
 800c948:	d107      	bne.n	800c95a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	681a      	ldr	r2, [r3, #0]
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f022 0204 	bic.w	r2, r2, #4
 800c958:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c95e:	f003 021f 	and.w	r2, r3, #31
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c966:	2104      	movs	r1, #4
 800c968:	fa01 f202 	lsl.w	r2, r1, r2
 800c96c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c972:	2b00      	cmp	r3, #0
 800c974:	d071      	beq.n	800ca5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800c97e:	e06c      	b.n	800ca5a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c984:	f003 031f 	and.w	r3, r3, #31
 800c988:	2202      	movs	r2, #2
 800c98a:	409a      	lsls	r2, r3
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	4013      	ands	r3, r2
 800c990:	2b00      	cmp	r3, #0
 800c992:	d02e      	beq.n	800c9f2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	f003 0302 	and.w	r3, r3, #2
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d029      	beq.n	800c9f2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f003 0320 	and.w	r3, r3, #32
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d10b      	bne.n	800c9c4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f022 020a 	bic.w	r2, r2, #10
 800c9ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2201      	movs	r2, #1
 800c9c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9c8:	f003 021f 	and.w	r2, r3, #31
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9d0:	2102      	movs	r1, #2
 800c9d2:	fa01 f202 	lsl.w	r2, r1, r2
 800c9d6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d038      	beq.n	800ca5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800c9f0:	e033      	b.n	800ca5a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9f6:	f003 031f 	and.w	r3, r3, #31
 800c9fa:	2208      	movs	r2, #8
 800c9fc:	409a      	lsls	r2, r3
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	4013      	ands	r3, r2
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d02a      	beq.n	800ca5c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	f003 0308 	and.w	r3, r3, #8
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d025      	beq.n	800ca5c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	681a      	ldr	r2, [r3, #0]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f022 020e 	bic.w	r2, r2, #14
 800ca1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca24:	f003 021f 	and.w	r2, r3, #31
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca2c:	2101      	movs	r1, #1
 800ca2e:	fa01 f202 	lsl.w	r2, r1, r2
 800ca32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2201      	movs	r2, #1
 800ca38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2201      	movs	r2, #1
 800ca3e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2200      	movs	r2, #0
 800ca46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d004      	beq.n	800ca5c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ca5a:	bf00      	nop
 800ca5c:	bf00      	nop
}
 800ca5e:	3710      	adds	r7, #16
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}

0800ca64 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	370c      	adds	r7, #12
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b085      	sub	sp, #20
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	60f8      	str	r0, [r7, #12]
 800ca84:	60b9      	str	r1, [r7, #8]
 800ca86:	607a      	str	r2, [r7, #4]
 800ca88:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ca92:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d004      	beq.n	800caa6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800caa0:	68fa      	ldr	r2, [r7, #12]
 800caa2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800caa4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800caaa:	f003 021f 	and.w	r2, r3, #31
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cab2:	2101      	movs	r1, #1
 800cab4:	fa01 f202 	lsl.w	r2, r1, r2
 800cab8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	683a      	ldr	r2, [r7, #0]
 800cac0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	689b      	ldr	r3, [r3, #8]
 800cac6:	2b10      	cmp	r3, #16
 800cac8:	d108      	bne.n	800cadc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	687a      	ldr	r2, [r7, #4]
 800cad0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	68ba      	ldr	r2, [r7, #8]
 800cad8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800cada:	e007      	b.n	800caec <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	68ba      	ldr	r2, [r7, #8]
 800cae2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	687a      	ldr	r2, [r7, #4]
 800caea:	60da      	str	r2, [r3, #12]
}
 800caec:	bf00      	nop
 800caee:	3714      	adds	r7, #20
 800caf0:	46bd      	mov	sp, r7
 800caf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf6:	4770      	bx	lr

0800caf8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800caf8:	b480      	push	{r7}
 800cafa:	b087      	sub	sp, #28
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	461a      	mov	r2, r3
 800cb06:	4b16      	ldr	r3, [pc, #88]	@ (800cb60 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800cb08:	429a      	cmp	r2, r3
 800cb0a:	d802      	bhi.n	800cb12 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800cb0c:	4b15      	ldr	r3, [pc, #84]	@ (800cb64 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800cb0e:	617b      	str	r3, [r7, #20]
 800cb10:	e001      	b.n	800cb16 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800cb12:	4b15      	ldr	r3, [pc, #84]	@ (800cb68 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800cb14:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800cb16:	697b      	ldr	r3, [r7, #20]
 800cb18:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	b2db      	uxtb	r3, r3
 800cb20:	3b08      	subs	r3, #8
 800cb22:	4a12      	ldr	r2, [pc, #72]	@ (800cb6c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800cb24:	fba2 2303 	umull	r2, r3, r2, r3
 800cb28:	091b      	lsrs	r3, r3, #4
 800cb2a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb30:	089b      	lsrs	r3, r3, #2
 800cb32:	009a      	lsls	r2, r3, #2
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	4413      	add	r3, r2
 800cb38:	461a      	mov	r2, r3
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	4a0b      	ldr	r2, [pc, #44]	@ (800cb70 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800cb42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f003 031f 	and.w	r3, r3, #31
 800cb4a:	2201      	movs	r2, #1
 800cb4c:	409a      	lsls	r2, r3
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800cb52:	bf00      	nop
 800cb54:	371c      	adds	r7, #28
 800cb56:	46bd      	mov	sp, r7
 800cb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5c:	4770      	bx	lr
 800cb5e:	bf00      	nop
 800cb60:	40020407 	.word	0x40020407
 800cb64:	40020800 	.word	0x40020800
 800cb68:	40020820 	.word	0x40020820
 800cb6c:	cccccccd 	.word	0xcccccccd
 800cb70:	40020880 	.word	0x40020880

0800cb74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b085      	sub	sp, #20
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	b2db      	uxtb	r3, r3
 800cb82:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800cb84:	68fa      	ldr	r2, [r7, #12]
 800cb86:	4b0b      	ldr	r3, [pc, #44]	@ (800cbb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800cb88:	4413      	add	r3, r2
 800cb8a:	009b      	lsls	r3, r3, #2
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	4a08      	ldr	r2, [pc, #32]	@ (800cbb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800cb96:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	3b01      	subs	r3, #1
 800cb9c:	f003 031f 	and.w	r3, r3, #31
 800cba0:	2201      	movs	r2, #1
 800cba2:	409a      	lsls	r2, r3
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800cba8:	bf00      	nop
 800cbaa:	3714      	adds	r7, #20
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr
 800cbb4:	1000823f 	.word	0x1000823f
 800cbb8:	40020940 	.word	0x40020940

0800cbbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b087      	sub	sp, #28
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800cbca:	e15a      	b.n	800ce82 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	681a      	ldr	r2, [r3, #0]
 800cbd0:	2101      	movs	r1, #1
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	fa01 f303 	lsl.w	r3, r1, r3
 800cbd8:	4013      	ands	r3, r2
 800cbda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f000 814c 	beq.w	800ce7c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	685b      	ldr	r3, [r3, #4]
 800cbe8:	f003 0303 	and.w	r3, r3, #3
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d005      	beq.n	800cbfc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	685b      	ldr	r3, [r3, #4]
 800cbf4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800cbf8:	2b02      	cmp	r3, #2
 800cbfa:	d130      	bne.n	800cc5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	689b      	ldr	r3, [r3, #8]
 800cc00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	005b      	lsls	r3, r3, #1
 800cc06:	2203      	movs	r2, #3
 800cc08:	fa02 f303 	lsl.w	r3, r2, r3
 800cc0c:	43db      	mvns	r3, r3
 800cc0e:	693a      	ldr	r2, [r7, #16]
 800cc10:	4013      	ands	r3, r2
 800cc12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	68da      	ldr	r2, [r3, #12]
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	005b      	lsls	r3, r3, #1
 800cc1c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc20:	693a      	ldr	r2, [r7, #16]
 800cc22:	4313      	orrs	r3, r2
 800cc24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	693a      	ldr	r2, [r7, #16]
 800cc2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	685b      	ldr	r3, [r3, #4]
 800cc30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800cc32:	2201      	movs	r2, #1
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	fa02 f303 	lsl.w	r3, r2, r3
 800cc3a:	43db      	mvns	r3, r3
 800cc3c:	693a      	ldr	r2, [r7, #16]
 800cc3e:	4013      	ands	r3, r2
 800cc40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	685b      	ldr	r3, [r3, #4]
 800cc46:	091b      	lsrs	r3, r3, #4
 800cc48:	f003 0201 	and.w	r2, r3, #1
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc52:	693a      	ldr	r2, [r7, #16]
 800cc54:	4313      	orrs	r3, r2
 800cc56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	693a      	ldr	r2, [r7, #16]
 800cc5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	685b      	ldr	r3, [r3, #4]
 800cc62:	f003 0303 	and.w	r3, r3, #3
 800cc66:	2b03      	cmp	r3, #3
 800cc68:	d017      	beq.n	800cc9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	005b      	lsls	r3, r3, #1
 800cc74:	2203      	movs	r2, #3
 800cc76:	fa02 f303 	lsl.w	r3, r2, r3
 800cc7a:	43db      	mvns	r3, r3
 800cc7c:	693a      	ldr	r2, [r7, #16]
 800cc7e:	4013      	ands	r3, r2
 800cc80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	689a      	ldr	r2, [r3, #8]
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	005b      	lsls	r3, r3, #1
 800cc8a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc8e:	693a      	ldr	r2, [r7, #16]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	693a      	ldr	r2, [r7, #16]
 800cc98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	685b      	ldr	r3, [r3, #4]
 800cc9e:	f003 0303 	and.w	r3, r3, #3
 800cca2:	2b02      	cmp	r3, #2
 800cca4:	d123      	bne.n	800ccee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800cca6:	697b      	ldr	r3, [r7, #20]
 800cca8:	08da      	lsrs	r2, r3, #3
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	3208      	adds	r2, #8
 800ccae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800ccb4:	697b      	ldr	r3, [r7, #20]
 800ccb6:	f003 0307 	and.w	r3, r3, #7
 800ccba:	009b      	lsls	r3, r3, #2
 800ccbc:	220f      	movs	r2, #15
 800ccbe:	fa02 f303 	lsl.w	r3, r2, r3
 800ccc2:	43db      	mvns	r3, r3
 800ccc4:	693a      	ldr	r2, [r7, #16]
 800ccc6:	4013      	ands	r3, r2
 800ccc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	691a      	ldr	r2, [r3, #16]
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	f003 0307 	and.w	r3, r3, #7
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	fa02 f303 	lsl.w	r3, r2, r3
 800ccda:	693a      	ldr	r2, [r7, #16]
 800ccdc:	4313      	orrs	r3, r2
 800ccde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	08da      	lsrs	r2, r3, #3
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	3208      	adds	r2, #8
 800cce8:	6939      	ldr	r1, [r7, #16]
 800ccea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	005b      	lsls	r3, r3, #1
 800ccf8:	2203      	movs	r2, #3
 800ccfa:	fa02 f303 	lsl.w	r3, r2, r3
 800ccfe:	43db      	mvns	r3, r3
 800cd00:	693a      	ldr	r2, [r7, #16]
 800cd02:	4013      	ands	r3, r2
 800cd04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	685b      	ldr	r3, [r3, #4]
 800cd0a:	f003 0203 	and.w	r2, r3, #3
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	005b      	lsls	r3, r3, #1
 800cd12:	fa02 f303 	lsl.w	r3, r2, r3
 800cd16:	693a      	ldr	r2, [r7, #16]
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	693a      	ldr	r2, [r7, #16]
 800cd20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	685b      	ldr	r3, [r3, #4]
 800cd26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	f000 80a6 	beq.w	800ce7c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cd30:	4b5b      	ldr	r3, [pc, #364]	@ (800cea0 <HAL_GPIO_Init+0x2e4>)
 800cd32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd34:	4a5a      	ldr	r2, [pc, #360]	@ (800cea0 <HAL_GPIO_Init+0x2e4>)
 800cd36:	f043 0301 	orr.w	r3, r3, #1
 800cd3a:	6613      	str	r3, [r2, #96]	@ 0x60
 800cd3c:	4b58      	ldr	r3, [pc, #352]	@ (800cea0 <HAL_GPIO_Init+0x2e4>)
 800cd3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd40:	f003 0301 	and.w	r3, r3, #1
 800cd44:	60bb      	str	r3, [r7, #8]
 800cd46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cd48:	4a56      	ldr	r2, [pc, #344]	@ (800cea4 <HAL_GPIO_Init+0x2e8>)
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	089b      	lsrs	r3, r3, #2
 800cd4e:	3302      	adds	r3, #2
 800cd50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	f003 0303 	and.w	r3, r3, #3
 800cd5c:	009b      	lsls	r3, r3, #2
 800cd5e:	220f      	movs	r2, #15
 800cd60:	fa02 f303 	lsl.w	r3, r2, r3
 800cd64:	43db      	mvns	r3, r3
 800cd66:	693a      	ldr	r2, [r7, #16]
 800cd68:	4013      	ands	r3, r2
 800cd6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800cd72:	d01f      	beq.n	800cdb4 <HAL_GPIO_Init+0x1f8>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	4a4c      	ldr	r2, [pc, #304]	@ (800cea8 <HAL_GPIO_Init+0x2ec>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d019      	beq.n	800cdb0 <HAL_GPIO_Init+0x1f4>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	4a4b      	ldr	r2, [pc, #300]	@ (800ceac <HAL_GPIO_Init+0x2f0>)
 800cd80:	4293      	cmp	r3, r2
 800cd82:	d013      	beq.n	800cdac <HAL_GPIO_Init+0x1f0>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	4a4a      	ldr	r2, [pc, #296]	@ (800ceb0 <HAL_GPIO_Init+0x2f4>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d00d      	beq.n	800cda8 <HAL_GPIO_Init+0x1ec>
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	4a49      	ldr	r2, [pc, #292]	@ (800ceb4 <HAL_GPIO_Init+0x2f8>)
 800cd90:	4293      	cmp	r3, r2
 800cd92:	d007      	beq.n	800cda4 <HAL_GPIO_Init+0x1e8>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	4a48      	ldr	r2, [pc, #288]	@ (800ceb8 <HAL_GPIO_Init+0x2fc>)
 800cd98:	4293      	cmp	r3, r2
 800cd9a:	d101      	bne.n	800cda0 <HAL_GPIO_Init+0x1e4>
 800cd9c:	2305      	movs	r3, #5
 800cd9e:	e00a      	b.n	800cdb6 <HAL_GPIO_Init+0x1fa>
 800cda0:	2306      	movs	r3, #6
 800cda2:	e008      	b.n	800cdb6 <HAL_GPIO_Init+0x1fa>
 800cda4:	2304      	movs	r3, #4
 800cda6:	e006      	b.n	800cdb6 <HAL_GPIO_Init+0x1fa>
 800cda8:	2303      	movs	r3, #3
 800cdaa:	e004      	b.n	800cdb6 <HAL_GPIO_Init+0x1fa>
 800cdac:	2302      	movs	r3, #2
 800cdae:	e002      	b.n	800cdb6 <HAL_GPIO_Init+0x1fa>
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	e000      	b.n	800cdb6 <HAL_GPIO_Init+0x1fa>
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	697a      	ldr	r2, [r7, #20]
 800cdb8:	f002 0203 	and.w	r2, r2, #3
 800cdbc:	0092      	lsls	r2, r2, #2
 800cdbe:	4093      	lsls	r3, r2
 800cdc0:	693a      	ldr	r2, [r7, #16]
 800cdc2:	4313      	orrs	r3, r2
 800cdc4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800cdc6:	4937      	ldr	r1, [pc, #220]	@ (800cea4 <HAL_GPIO_Init+0x2e8>)
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	089b      	lsrs	r3, r3, #2
 800cdcc:	3302      	adds	r3, #2
 800cdce:	693a      	ldr	r2, [r7, #16]
 800cdd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800cdd4:	4b39      	ldr	r3, [pc, #228]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	43db      	mvns	r3, r3
 800cdde:	693a      	ldr	r2, [r7, #16]
 800cde0:	4013      	ands	r3, r2
 800cde2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	685b      	ldr	r3, [r3, #4]
 800cde8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d003      	beq.n	800cdf8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800cdf0:	693a      	ldr	r2, [r7, #16]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	4313      	orrs	r3, r2
 800cdf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800cdf8:	4a30      	ldr	r2, [pc, #192]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800cdfa:	693b      	ldr	r3, [r7, #16]
 800cdfc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800cdfe:	4b2f      	ldr	r3, [pc, #188]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800ce00:	68db      	ldr	r3, [r3, #12]
 800ce02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	43db      	mvns	r3, r3
 800ce08:	693a      	ldr	r2, [r7, #16]
 800ce0a:	4013      	ands	r3, r2
 800ce0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	685b      	ldr	r3, [r3, #4]
 800ce12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d003      	beq.n	800ce22 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ce1a:	693a      	ldr	r2, [r7, #16]
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ce22:	4a26      	ldr	r2, [pc, #152]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800ce28:	4b24      	ldr	r3, [pc, #144]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800ce2a:	685b      	ldr	r3, [r3, #4]
 800ce2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	43db      	mvns	r3, r3
 800ce32:	693a      	ldr	r2, [r7, #16]
 800ce34:	4013      	ands	r3, r2
 800ce36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	685b      	ldr	r3, [r3, #4]
 800ce3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d003      	beq.n	800ce4c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800ce44:	693a      	ldr	r2, [r7, #16]
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ce4c:	4a1b      	ldr	r2, [pc, #108]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ce52:	4b1a      	ldr	r3, [pc, #104]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	43db      	mvns	r3, r3
 800ce5c:	693a      	ldr	r2, [r7, #16]
 800ce5e:	4013      	ands	r3, r2
 800ce60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	685b      	ldr	r3, [r3, #4]
 800ce66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d003      	beq.n	800ce76 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800ce6e:	693a      	ldr	r2, [r7, #16]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ce76:	4a11      	ldr	r2, [pc, #68]	@ (800cebc <HAL_GPIO_Init+0x300>)
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	3301      	adds	r3, #1
 800ce80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	681a      	ldr	r2, [r3, #0]
 800ce86:	697b      	ldr	r3, [r7, #20]
 800ce88:	fa22 f303 	lsr.w	r3, r2, r3
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	f47f ae9d 	bne.w	800cbcc <HAL_GPIO_Init+0x10>
  }
}
 800ce92:	bf00      	nop
 800ce94:	bf00      	nop
 800ce96:	371c      	adds	r7, #28
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9e:	4770      	bx	lr
 800cea0:	40021000 	.word	0x40021000
 800cea4:	40010000 	.word	0x40010000
 800cea8:	48000400 	.word	0x48000400
 800ceac:	48000800 	.word	0x48000800
 800ceb0:	48000c00 	.word	0x48000c00
 800ceb4:	48001000 	.word	0x48001000
 800ceb8:	48001400 	.word	0x48001400
 800cebc:	40010400 	.word	0x40010400

0800cec0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b085      	sub	sp, #20
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	460b      	mov	r3, r1
 800ceca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	691a      	ldr	r2, [r3, #16]
 800ced0:	887b      	ldrh	r3, [r7, #2]
 800ced2:	4013      	ands	r3, r2
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d002      	beq.n	800cede <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ced8:	2301      	movs	r3, #1
 800ceda:	73fb      	strb	r3, [r7, #15]
 800cedc:	e001      	b.n	800cee2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800cede:	2300      	movs	r3, #0
 800cee0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800cee2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3714      	adds	r7, #20
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr

0800cef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cef0:	b480      	push	{r7}
 800cef2:	b083      	sub	sp, #12
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
 800cef8:	460b      	mov	r3, r1
 800cefa:	807b      	strh	r3, [r7, #2]
 800cefc:	4613      	mov	r3, r2
 800cefe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800cf00:	787b      	ldrb	r3, [r7, #1]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d003      	beq.n	800cf0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800cf06:	887a      	ldrh	r2, [r7, #2]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800cf0c:	e002      	b.n	800cf14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800cf0e:	887a      	ldrh	r2, [r7, #2]
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800cf14:	bf00      	nop
 800cf16:	370c      	adds	r7, #12
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1e:	4770      	bx	lr

0800cf20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	4603      	mov	r3, r0
 800cf28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800cf2a:	4b08      	ldr	r3, [pc, #32]	@ (800cf4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800cf2c:	695a      	ldr	r2, [r3, #20]
 800cf2e:	88fb      	ldrh	r3, [r7, #6]
 800cf30:	4013      	ands	r3, r2
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d006      	beq.n	800cf44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800cf36:	4a05      	ldr	r2, [pc, #20]	@ (800cf4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800cf38:	88fb      	ldrh	r3, [r7, #6]
 800cf3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800cf3c:	88fb      	ldrh	r3, [r7, #6]
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f7f9 fbe0 	bl	8006704 <HAL_GPIO_EXTI_Callback>
  }
}
 800cf44:	bf00      	nop
 800cf46:	3708      	adds	r7, #8
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bd80      	pop	{r7, pc}
 800cf4c:	40010400 	.word	0x40010400

0800cf50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cf50:	b480      	push	{r7}
 800cf52:	b085      	sub	sp, #20
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d141      	bne.n	800cfe2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cf5e:	4b4b      	ldr	r3, [pc, #300]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cf66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf6a:	d131      	bne.n	800cfd0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cf6c:	4b47      	ldr	r3, [pc, #284]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf72:	4a46      	ldr	r2, [pc, #280]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cf7c:	4b43      	ldr	r3, [pc, #268]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cf84:	4a41      	ldr	r2, [pc, #260]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cf8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cf8c:	4b40      	ldr	r3, [pc, #256]	@ (800d090 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	2232      	movs	r2, #50	@ 0x32
 800cf92:	fb02 f303 	mul.w	r3, r2, r3
 800cf96:	4a3f      	ldr	r2, [pc, #252]	@ (800d094 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cf98:	fba2 2303 	umull	r2, r3, r2, r3
 800cf9c:	0c9b      	lsrs	r3, r3, #18
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cfa2:	e002      	b.n	800cfaa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cfaa:	4b38      	ldr	r3, [pc, #224]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfac:	695b      	ldr	r3, [r3, #20]
 800cfae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cfb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfb6:	d102      	bne.n	800cfbe <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d1f2      	bne.n	800cfa4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cfbe:	4b33      	ldr	r3, [pc, #204]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfc0:	695b      	ldr	r3, [r3, #20]
 800cfc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cfc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfca:	d158      	bne.n	800d07e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cfcc:	2303      	movs	r3, #3
 800cfce:	e057      	b.n	800d080 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cfd0:	4b2e      	ldr	r3, [pc, #184]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfd6:	4a2d      	ldr	r2, [pc, #180]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cfdc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cfe0:	e04d      	b.n	800d07e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cfe8:	d141      	bne.n	800d06e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cfea:	4b28      	ldr	r3, [pc, #160]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cff6:	d131      	bne.n	800d05c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cff8:	4b24      	ldr	r3, [pc, #144]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cffe:	4a23      	ldr	r2, [pc, #140]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d004:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d008:	4b20      	ldr	r3, [pc, #128]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d010:	4a1e      	ldr	r2, [pc, #120]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d012:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d016:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d018:	4b1d      	ldr	r3, [pc, #116]	@ (800d090 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	2232      	movs	r2, #50	@ 0x32
 800d01e:	fb02 f303 	mul.w	r3, r2, r3
 800d022:	4a1c      	ldr	r2, [pc, #112]	@ (800d094 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d024:	fba2 2303 	umull	r2, r3, r2, r3
 800d028:	0c9b      	lsrs	r3, r3, #18
 800d02a:	3301      	adds	r3, #1
 800d02c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d02e:	e002      	b.n	800d036 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	3b01      	subs	r3, #1
 800d034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d036:	4b15      	ldr	r3, [pc, #84]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d038:	695b      	ldr	r3, [r3, #20]
 800d03a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d03e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d042:	d102      	bne.n	800d04a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d1f2      	bne.n	800d030 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d04a:	4b10      	ldr	r3, [pc, #64]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d04c:	695b      	ldr	r3, [r3, #20]
 800d04e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d056:	d112      	bne.n	800d07e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d058:	2303      	movs	r3, #3
 800d05a:	e011      	b.n	800d080 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d05c:	4b0b      	ldr	r3, [pc, #44]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d05e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d062:	4a0a      	ldr	r2, [pc, #40]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d064:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d068:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d06c:	e007      	b.n	800d07e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d06e:	4b07      	ldr	r3, [pc, #28]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d076:	4a05      	ldr	r2, [pc, #20]	@ (800d08c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d078:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d07c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d07e:	2300      	movs	r3, #0
}
 800d080:	4618      	mov	r0, r3
 800d082:	3714      	adds	r7, #20
 800d084:	46bd      	mov	sp, r7
 800d086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08a:	4770      	bx	lr
 800d08c:	40007000 	.word	0x40007000
 800d090:	20000028 	.word	0x20000028
 800d094:	431bde83 	.word	0x431bde83

0800d098 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d098:	b480      	push	{r7}
 800d09a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d09c:	4b05      	ldr	r3, [pc, #20]	@ (800d0b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d09e:	689b      	ldr	r3, [r3, #8]
 800d0a0:	4a04      	ldr	r2, [pc, #16]	@ (800d0b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d0a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d0a6:	6093      	str	r3, [r2, #8]
}
 800d0a8:	bf00      	nop
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b0:	4770      	bx	lr
 800d0b2:	bf00      	nop
 800d0b4:	40007000 	.word	0x40007000

0800d0b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b088      	sub	sp, #32
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d101      	bne.n	800d0ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e2fe      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f003 0301 	and.w	r3, r3, #1
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d075      	beq.n	800d1c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d0d6:	4b97      	ldr	r3, [pc, #604]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	f003 030c 	and.w	r3, r3, #12
 800d0de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d0e0:	4b94      	ldr	r3, [pc, #592]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d0e2:	68db      	ldr	r3, [r3, #12]
 800d0e4:	f003 0303 	and.w	r3, r3, #3
 800d0e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	2b0c      	cmp	r3, #12
 800d0ee:	d102      	bne.n	800d0f6 <HAL_RCC_OscConfig+0x3e>
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	2b03      	cmp	r3, #3
 800d0f4:	d002      	beq.n	800d0fc <HAL_RCC_OscConfig+0x44>
 800d0f6:	69bb      	ldr	r3, [r7, #24]
 800d0f8:	2b08      	cmp	r3, #8
 800d0fa:	d10b      	bne.n	800d114 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0fc:	4b8d      	ldr	r3, [pc, #564]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d104:	2b00      	cmp	r3, #0
 800d106:	d05b      	beq.n	800d1c0 <HAL_RCC_OscConfig+0x108>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	685b      	ldr	r3, [r3, #4]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d157      	bne.n	800d1c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d110:	2301      	movs	r3, #1
 800d112:	e2d9      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	685b      	ldr	r3, [r3, #4]
 800d118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d11c:	d106      	bne.n	800d12c <HAL_RCC_OscConfig+0x74>
 800d11e:	4b85      	ldr	r3, [pc, #532]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	4a84      	ldr	r2, [pc, #528]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d128:	6013      	str	r3, [r2, #0]
 800d12a:	e01d      	b.n	800d168 <HAL_RCC_OscConfig+0xb0>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	685b      	ldr	r3, [r3, #4]
 800d130:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d134:	d10c      	bne.n	800d150 <HAL_RCC_OscConfig+0x98>
 800d136:	4b7f      	ldr	r3, [pc, #508]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	4a7e      	ldr	r2, [pc, #504]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d13c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d140:	6013      	str	r3, [r2, #0]
 800d142:	4b7c      	ldr	r3, [pc, #496]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	4a7b      	ldr	r2, [pc, #492]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d14c:	6013      	str	r3, [r2, #0]
 800d14e:	e00b      	b.n	800d168 <HAL_RCC_OscConfig+0xb0>
 800d150:	4b78      	ldr	r3, [pc, #480]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	4a77      	ldr	r2, [pc, #476]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d156:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d15a:	6013      	str	r3, [r2, #0]
 800d15c:	4b75      	ldr	r3, [pc, #468]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	4a74      	ldr	r2, [pc, #464]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d162:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d166:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	685b      	ldr	r3, [r3, #4]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d013      	beq.n	800d198 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d170:	f7fd f8e2 	bl	800a338 <HAL_GetTick>
 800d174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d176:	e008      	b.n	800d18a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d178:	f7fd f8de 	bl	800a338 <HAL_GetTick>
 800d17c:	4602      	mov	r2, r0
 800d17e:	693b      	ldr	r3, [r7, #16]
 800d180:	1ad3      	subs	r3, r2, r3
 800d182:	2b64      	cmp	r3, #100	@ 0x64
 800d184:	d901      	bls.n	800d18a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d186:	2303      	movs	r3, #3
 800d188:	e29e      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d18a:	4b6a      	ldr	r3, [pc, #424]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d192:	2b00      	cmp	r3, #0
 800d194:	d0f0      	beq.n	800d178 <HAL_RCC_OscConfig+0xc0>
 800d196:	e014      	b.n	800d1c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d198:	f7fd f8ce 	bl	800a338 <HAL_GetTick>
 800d19c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d19e:	e008      	b.n	800d1b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d1a0:	f7fd f8ca 	bl	800a338 <HAL_GetTick>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	693b      	ldr	r3, [r7, #16]
 800d1a8:	1ad3      	subs	r3, r2, r3
 800d1aa:	2b64      	cmp	r3, #100	@ 0x64
 800d1ac:	d901      	bls.n	800d1b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d1ae:	2303      	movs	r3, #3
 800d1b0:	e28a      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d1b2:	4b60      	ldr	r3, [pc, #384]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1f0      	bne.n	800d1a0 <HAL_RCC_OscConfig+0xe8>
 800d1be:	e000      	b.n	800d1c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d1c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	f003 0302 	and.w	r3, r3, #2
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d075      	beq.n	800d2ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d1ce:	4b59      	ldr	r3, [pc, #356]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d1d0:	689b      	ldr	r3, [r3, #8]
 800d1d2:	f003 030c 	and.w	r3, r3, #12
 800d1d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d1d8:	4b56      	ldr	r3, [pc, #344]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d1da:	68db      	ldr	r3, [r3, #12]
 800d1dc:	f003 0303 	and.w	r3, r3, #3
 800d1e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d1e2:	69bb      	ldr	r3, [r7, #24]
 800d1e4:	2b0c      	cmp	r3, #12
 800d1e6:	d102      	bne.n	800d1ee <HAL_RCC_OscConfig+0x136>
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	2b02      	cmp	r3, #2
 800d1ec:	d002      	beq.n	800d1f4 <HAL_RCC_OscConfig+0x13c>
 800d1ee:	69bb      	ldr	r3, [r7, #24]
 800d1f0:	2b04      	cmp	r3, #4
 800d1f2:	d11f      	bne.n	800d234 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d1f4:	4b4f      	ldr	r3, [pc, #316]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d005      	beq.n	800d20c <HAL_RCC_OscConfig+0x154>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	68db      	ldr	r3, [r3, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d208:	2301      	movs	r3, #1
 800d20a:	e25d      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d20c:	4b49      	ldr	r3, [pc, #292]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d20e:	685b      	ldr	r3, [r3, #4]
 800d210:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	691b      	ldr	r3, [r3, #16]
 800d218:	061b      	lsls	r3, r3, #24
 800d21a:	4946      	ldr	r1, [pc, #280]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d21c:	4313      	orrs	r3, r2
 800d21e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d220:	4b45      	ldr	r3, [pc, #276]	@ (800d338 <HAL_RCC_OscConfig+0x280>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4618      	mov	r0, r3
 800d226:	f7fb fef1 	bl	800900c <HAL_InitTick>
 800d22a:	4603      	mov	r3, r0
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d043      	beq.n	800d2b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d230:	2301      	movs	r3, #1
 800d232:	e249      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	68db      	ldr	r3, [r3, #12]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d023      	beq.n	800d284 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d23c:	4b3d      	ldr	r3, [pc, #244]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	4a3c      	ldr	r2, [pc, #240]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d246:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d248:	f7fd f876 	bl	800a338 <HAL_GetTick>
 800d24c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d24e:	e008      	b.n	800d262 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d250:	f7fd f872 	bl	800a338 <HAL_GetTick>
 800d254:	4602      	mov	r2, r0
 800d256:	693b      	ldr	r3, [r7, #16]
 800d258:	1ad3      	subs	r3, r2, r3
 800d25a:	2b02      	cmp	r3, #2
 800d25c:	d901      	bls.n	800d262 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d25e:	2303      	movs	r3, #3
 800d260:	e232      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d262:	4b34      	ldr	r3, [pc, #208]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d0f0      	beq.n	800d250 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d26e:	4b31      	ldr	r3, [pc, #196]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d270:	685b      	ldr	r3, [r3, #4]
 800d272:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	691b      	ldr	r3, [r3, #16]
 800d27a:	061b      	lsls	r3, r3, #24
 800d27c:	492d      	ldr	r1, [pc, #180]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d27e:	4313      	orrs	r3, r2
 800d280:	604b      	str	r3, [r1, #4]
 800d282:	e01a      	b.n	800d2ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d284:	4b2b      	ldr	r3, [pc, #172]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a2a      	ldr	r2, [pc, #168]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d28a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d28e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d290:	f7fd f852 	bl	800a338 <HAL_GetTick>
 800d294:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d296:	e008      	b.n	800d2aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d298:	f7fd f84e 	bl	800a338 <HAL_GetTick>
 800d29c:	4602      	mov	r2, r0
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	1ad3      	subs	r3, r2, r3
 800d2a2:	2b02      	cmp	r3, #2
 800d2a4:	d901      	bls.n	800d2aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d2a6:	2303      	movs	r3, #3
 800d2a8:	e20e      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d2aa:	4b22      	ldr	r3, [pc, #136]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d1f0      	bne.n	800d298 <HAL_RCC_OscConfig+0x1e0>
 800d2b6:	e000      	b.n	800d2ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f003 0308 	and.w	r3, r3, #8
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d041      	beq.n	800d34a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	695b      	ldr	r3, [r3, #20]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d01c      	beq.n	800d308 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d2ce:	4b19      	ldr	r3, [pc, #100]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d2d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2d4:	4a17      	ldr	r2, [pc, #92]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d2d6:	f043 0301 	orr.w	r3, r3, #1
 800d2da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2de:	f7fd f82b 	bl	800a338 <HAL_GetTick>
 800d2e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d2e4:	e008      	b.n	800d2f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d2e6:	f7fd f827 	bl	800a338 <HAL_GetTick>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	693b      	ldr	r3, [r7, #16]
 800d2ee:	1ad3      	subs	r3, r2, r3
 800d2f0:	2b02      	cmp	r3, #2
 800d2f2:	d901      	bls.n	800d2f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	e1e7      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d2f8:	4b0e      	ldr	r3, [pc, #56]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d2fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2fe:	f003 0302 	and.w	r3, r3, #2
 800d302:	2b00      	cmp	r3, #0
 800d304:	d0ef      	beq.n	800d2e6 <HAL_RCC_OscConfig+0x22e>
 800d306:	e020      	b.n	800d34a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d308:	4b0a      	ldr	r3, [pc, #40]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d30a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d30e:	4a09      	ldr	r2, [pc, #36]	@ (800d334 <HAL_RCC_OscConfig+0x27c>)
 800d310:	f023 0301 	bic.w	r3, r3, #1
 800d314:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d318:	f7fd f80e 	bl	800a338 <HAL_GetTick>
 800d31c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d31e:	e00d      	b.n	800d33c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d320:	f7fd f80a 	bl	800a338 <HAL_GetTick>
 800d324:	4602      	mov	r2, r0
 800d326:	693b      	ldr	r3, [r7, #16]
 800d328:	1ad3      	subs	r3, r2, r3
 800d32a:	2b02      	cmp	r3, #2
 800d32c:	d906      	bls.n	800d33c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d32e:	2303      	movs	r3, #3
 800d330:	e1ca      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
 800d332:	bf00      	nop
 800d334:	40021000 	.word	0x40021000
 800d338:	2000002c 	.word	0x2000002c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d33c:	4b8c      	ldr	r3, [pc, #560]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d33e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d342:	f003 0302 	and.w	r3, r3, #2
 800d346:	2b00      	cmp	r3, #0
 800d348:	d1ea      	bne.n	800d320 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	f003 0304 	and.w	r3, r3, #4
 800d352:	2b00      	cmp	r3, #0
 800d354:	f000 80a6 	beq.w	800d4a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d358:	2300      	movs	r3, #0
 800d35a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d35c:	4b84      	ldr	r3, [pc, #528]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d35e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d364:	2b00      	cmp	r3, #0
 800d366:	d101      	bne.n	800d36c <HAL_RCC_OscConfig+0x2b4>
 800d368:	2301      	movs	r3, #1
 800d36a:	e000      	b.n	800d36e <HAL_RCC_OscConfig+0x2b6>
 800d36c:	2300      	movs	r3, #0
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d00d      	beq.n	800d38e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d372:	4b7f      	ldr	r3, [pc, #508]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d376:	4a7e      	ldr	r2, [pc, #504]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d37c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d37e:	4b7c      	ldr	r3, [pc, #496]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d386:	60fb      	str	r3, [r7, #12]
 800d388:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d38a:	2301      	movs	r3, #1
 800d38c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d38e:	4b79      	ldr	r3, [pc, #484]	@ (800d574 <HAL_RCC_OscConfig+0x4bc>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d396:	2b00      	cmp	r3, #0
 800d398:	d118      	bne.n	800d3cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d39a:	4b76      	ldr	r3, [pc, #472]	@ (800d574 <HAL_RCC_OscConfig+0x4bc>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4a75      	ldr	r2, [pc, #468]	@ (800d574 <HAL_RCC_OscConfig+0x4bc>)
 800d3a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d3a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d3a6:	f7fc ffc7 	bl	800a338 <HAL_GetTick>
 800d3aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d3ac:	e008      	b.n	800d3c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d3ae:	f7fc ffc3 	bl	800a338 <HAL_GetTick>
 800d3b2:	4602      	mov	r2, r0
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	1ad3      	subs	r3, r2, r3
 800d3b8:	2b02      	cmp	r3, #2
 800d3ba:	d901      	bls.n	800d3c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d3bc:	2303      	movs	r3, #3
 800d3be:	e183      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d3c0:	4b6c      	ldr	r3, [pc, #432]	@ (800d574 <HAL_RCC_OscConfig+0x4bc>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d0f0      	beq.n	800d3ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	689b      	ldr	r3, [r3, #8]
 800d3d0:	2b01      	cmp	r3, #1
 800d3d2:	d108      	bne.n	800d3e6 <HAL_RCC_OscConfig+0x32e>
 800d3d4:	4b66      	ldr	r3, [pc, #408]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3da:	4a65      	ldr	r2, [pc, #404]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d3dc:	f043 0301 	orr.w	r3, r3, #1
 800d3e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d3e4:	e024      	b.n	800d430 <HAL_RCC_OscConfig+0x378>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	689b      	ldr	r3, [r3, #8]
 800d3ea:	2b05      	cmp	r3, #5
 800d3ec:	d110      	bne.n	800d410 <HAL_RCC_OscConfig+0x358>
 800d3ee:	4b60      	ldr	r3, [pc, #384]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d3f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3f4:	4a5e      	ldr	r2, [pc, #376]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d3f6:	f043 0304 	orr.w	r3, r3, #4
 800d3fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d3fe:	4b5c      	ldr	r3, [pc, #368]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d404:	4a5a      	ldr	r2, [pc, #360]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d406:	f043 0301 	orr.w	r3, r3, #1
 800d40a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d40e:	e00f      	b.n	800d430 <HAL_RCC_OscConfig+0x378>
 800d410:	4b57      	ldr	r3, [pc, #348]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d416:	4a56      	ldr	r2, [pc, #344]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d418:	f023 0301 	bic.w	r3, r3, #1
 800d41c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d420:	4b53      	ldr	r3, [pc, #332]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d426:	4a52      	ldr	r2, [pc, #328]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d428:	f023 0304 	bic.w	r3, r3, #4
 800d42c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d016      	beq.n	800d466 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d438:	f7fc ff7e 	bl	800a338 <HAL_GetTick>
 800d43c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d43e:	e00a      	b.n	800d456 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d440:	f7fc ff7a 	bl	800a338 <HAL_GetTick>
 800d444:	4602      	mov	r2, r0
 800d446:	693b      	ldr	r3, [r7, #16]
 800d448:	1ad3      	subs	r3, r2, r3
 800d44a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d44e:	4293      	cmp	r3, r2
 800d450:	d901      	bls.n	800d456 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d452:	2303      	movs	r3, #3
 800d454:	e138      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d456:	4b46      	ldr	r3, [pc, #280]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d45c:	f003 0302 	and.w	r3, r3, #2
 800d460:	2b00      	cmp	r3, #0
 800d462:	d0ed      	beq.n	800d440 <HAL_RCC_OscConfig+0x388>
 800d464:	e015      	b.n	800d492 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d466:	f7fc ff67 	bl	800a338 <HAL_GetTick>
 800d46a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d46c:	e00a      	b.n	800d484 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d46e:	f7fc ff63 	bl	800a338 <HAL_GetTick>
 800d472:	4602      	mov	r2, r0
 800d474:	693b      	ldr	r3, [r7, #16]
 800d476:	1ad3      	subs	r3, r2, r3
 800d478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d47c:	4293      	cmp	r3, r2
 800d47e:	d901      	bls.n	800d484 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d480:	2303      	movs	r3, #3
 800d482:	e121      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d484:	4b3a      	ldr	r3, [pc, #232]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d48a:	f003 0302 	and.w	r3, r3, #2
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d1ed      	bne.n	800d46e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d492:	7ffb      	ldrb	r3, [r7, #31]
 800d494:	2b01      	cmp	r3, #1
 800d496:	d105      	bne.n	800d4a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d498:	4b35      	ldr	r3, [pc, #212]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d49a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d49c:	4a34      	ldr	r2, [pc, #208]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d49e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d4a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	f003 0320 	and.w	r3, r3, #32
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d03c      	beq.n	800d52a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	699b      	ldr	r3, [r3, #24]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d01c      	beq.n	800d4f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d4b8:	4b2d      	ldr	r3, [pc, #180]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d4ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4be:	4a2c      	ldr	r2, [pc, #176]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d4c0:	f043 0301 	orr.w	r3, r3, #1
 800d4c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4c8:	f7fc ff36 	bl	800a338 <HAL_GetTick>
 800d4cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d4ce:	e008      	b.n	800d4e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4d0:	f7fc ff32 	bl	800a338 <HAL_GetTick>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	1ad3      	subs	r3, r2, r3
 800d4da:	2b02      	cmp	r3, #2
 800d4dc:	d901      	bls.n	800d4e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d4de:	2303      	movs	r3, #3
 800d4e0:	e0f2      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d4e2:	4b23      	ldr	r3, [pc, #140]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d4e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4e8:	f003 0302 	and.w	r3, r3, #2
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d0ef      	beq.n	800d4d0 <HAL_RCC_OscConfig+0x418>
 800d4f0:	e01b      	b.n	800d52a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d4f2:	4b1f      	ldr	r3, [pc, #124]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d4f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4f8:	4a1d      	ldr	r2, [pc, #116]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d4fa:	f023 0301 	bic.w	r3, r3, #1
 800d4fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d502:	f7fc ff19 	bl	800a338 <HAL_GetTick>
 800d506:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d508:	e008      	b.n	800d51c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d50a:	f7fc ff15 	bl	800a338 <HAL_GetTick>
 800d50e:	4602      	mov	r2, r0
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	1ad3      	subs	r3, r2, r3
 800d514:	2b02      	cmp	r3, #2
 800d516:	d901      	bls.n	800d51c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d518:	2303      	movs	r3, #3
 800d51a:	e0d5      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d51c:	4b14      	ldr	r3, [pc, #80]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d51e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d522:	f003 0302 	and.w	r3, r3, #2
 800d526:	2b00      	cmp	r3, #0
 800d528:	d1ef      	bne.n	800d50a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	69db      	ldr	r3, [r3, #28]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	f000 80c9 	beq.w	800d6c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d534:	4b0e      	ldr	r3, [pc, #56]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d536:	689b      	ldr	r3, [r3, #8]
 800d538:	f003 030c 	and.w	r3, r3, #12
 800d53c:	2b0c      	cmp	r3, #12
 800d53e:	f000 8083 	beq.w	800d648 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	69db      	ldr	r3, [r3, #28]
 800d546:	2b02      	cmp	r3, #2
 800d548:	d15e      	bne.n	800d608 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d54a:	4b09      	ldr	r3, [pc, #36]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	4a08      	ldr	r2, [pc, #32]	@ (800d570 <HAL_RCC_OscConfig+0x4b8>)
 800d550:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d554:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d556:	f7fc feef 	bl	800a338 <HAL_GetTick>
 800d55a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d55c:	e00c      	b.n	800d578 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d55e:	f7fc feeb 	bl	800a338 <HAL_GetTick>
 800d562:	4602      	mov	r2, r0
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	1ad3      	subs	r3, r2, r3
 800d568:	2b02      	cmp	r3, #2
 800d56a:	d905      	bls.n	800d578 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d56c:	2303      	movs	r3, #3
 800d56e:	e0ab      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
 800d570:	40021000 	.word	0x40021000
 800d574:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d578:	4b55      	ldr	r3, [pc, #340]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d580:	2b00      	cmp	r3, #0
 800d582:	d1ec      	bne.n	800d55e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d584:	4b52      	ldr	r3, [pc, #328]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d586:	68da      	ldr	r2, [r3, #12]
 800d588:	4b52      	ldr	r3, [pc, #328]	@ (800d6d4 <HAL_RCC_OscConfig+0x61c>)
 800d58a:	4013      	ands	r3, r2
 800d58c:	687a      	ldr	r2, [r7, #4]
 800d58e:	6a11      	ldr	r1, [r2, #32]
 800d590:	687a      	ldr	r2, [r7, #4]
 800d592:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d594:	3a01      	subs	r2, #1
 800d596:	0112      	lsls	r2, r2, #4
 800d598:	4311      	orrs	r1, r2
 800d59a:	687a      	ldr	r2, [r7, #4]
 800d59c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d59e:	0212      	lsls	r2, r2, #8
 800d5a0:	4311      	orrs	r1, r2
 800d5a2:	687a      	ldr	r2, [r7, #4]
 800d5a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d5a6:	0852      	lsrs	r2, r2, #1
 800d5a8:	3a01      	subs	r2, #1
 800d5aa:	0552      	lsls	r2, r2, #21
 800d5ac:	4311      	orrs	r1, r2
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d5b2:	0852      	lsrs	r2, r2, #1
 800d5b4:	3a01      	subs	r2, #1
 800d5b6:	0652      	lsls	r2, r2, #25
 800d5b8:	4311      	orrs	r1, r2
 800d5ba:	687a      	ldr	r2, [r7, #4]
 800d5bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d5be:	06d2      	lsls	r2, r2, #27
 800d5c0:	430a      	orrs	r2, r1
 800d5c2:	4943      	ldr	r1, [pc, #268]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d5c4:	4313      	orrs	r3, r2
 800d5c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d5c8:	4b41      	ldr	r3, [pc, #260]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	4a40      	ldr	r2, [pc, #256]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d5ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d5d4:	4b3e      	ldr	r3, [pc, #248]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d5d6:	68db      	ldr	r3, [r3, #12]
 800d5d8:	4a3d      	ldr	r2, [pc, #244]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d5da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5e0:	f7fc feaa 	bl	800a338 <HAL_GetTick>
 800d5e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5e6:	e008      	b.n	800d5fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d5e8:	f7fc fea6 	bl	800a338 <HAL_GetTick>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	693b      	ldr	r3, [r7, #16]
 800d5f0:	1ad3      	subs	r3, r2, r3
 800d5f2:	2b02      	cmp	r3, #2
 800d5f4:	d901      	bls.n	800d5fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d5f6:	2303      	movs	r3, #3
 800d5f8:	e066      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5fa:	4b35      	ldr	r3, [pc, #212]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d602:	2b00      	cmp	r3, #0
 800d604:	d0f0      	beq.n	800d5e8 <HAL_RCC_OscConfig+0x530>
 800d606:	e05e      	b.n	800d6c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d608:	4b31      	ldr	r3, [pc, #196]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	4a30      	ldr	r2, [pc, #192]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d60e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d612:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d614:	f7fc fe90 	bl	800a338 <HAL_GetTick>
 800d618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d61a:	e008      	b.n	800d62e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d61c:	f7fc fe8c 	bl	800a338 <HAL_GetTick>
 800d620:	4602      	mov	r2, r0
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	1ad3      	subs	r3, r2, r3
 800d626:	2b02      	cmp	r3, #2
 800d628:	d901      	bls.n	800d62e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d62a:	2303      	movs	r3, #3
 800d62c:	e04c      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d62e:	4b28      	ldr	r3, [pc, #160]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d636:	2b00      	cmp	r3, #0
 800d638:	d1f0      	bne.n	800d61c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d63a:	4b25      	ldr	r3, [pc, #148]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d63c:	68da      	ldr	r2, [r3, #12]
 800d63e:	4924      	ldr	r1, [pc, #144]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d640:	4b25      	ldr	r3, [pc, #148]	@ (800d6d8 <HAL_RCC_OscConfig+0x620>)
 800d642:	4013      	ands	r3, r2
 800d644:	60cb      	str	r3, [r1, #12]
 800d646:	e03e      	b.n	800d6c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	69db      	ldr	r3, [r3, #28]
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	d101      	bne.n	800d654 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d650:	2301      	movs	r3, #1
 800d652:	e039      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d654:	4b1e      	ldr	r3, [pc, #120]	@ (800d6d0 <HAL_RCC_OscConfig+0x618>)
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	f003 0203 	and.w	r2, r3, #3
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	6a1b      	ldr	r3, [r3, #32]
 800d664:	429a      	cmp	r2, r3
 800d666:	d12c      	bne.n	800d6c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d668:	697b      	ldr	r3, [r7, #20]
 800d66a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d672:	3b01      	subs	r3, #1
 800d674:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d676:	429a      	cmp	r2, r3
 800d678:	d123      	bne.n	800d6c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d684:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d686:	429a      	cmp	r2, r3
 800d688:	d11b      	bne.n	800d6c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d68a:	697b      	ldr	r3, [r7, #20]
 800d68c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d694:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d696:	429a      	cmp	r2, r3
 800d698:	d113      	bne.n	800d6c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6a4:	085b      	lsrs	r3, r3, #1
 800d6a6:	3b01      	subs	r3, #1
 800d6a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d6aa:	429a      	cmp	r2, r3
 800d6ac:	d109      	bne.n	800d6c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6b8:	085b      	lsrs	r3, r3, #1
 800d6ba:	3b01      	subs	r3, #1
 800d6bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d6be:	429a      	cmp	r2, r3
 800d6c0:	d001      	beq.n	800d6c6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	e000      	b.n	800d6c8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d6c6:	2300      	movs	r3, #0
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3720      	adds	r7, #32
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	40021000 	.word	0x40021000
 800d6d4:	019f800c 	.word	0x019f800c
 800d6d8:	feeefffc 	.word	0xfeeefffc

0800d6dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b086      	sub	sp, #24
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d101      	bne.n	800d6f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	e11e      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d6f4:	4b91      	ldr	r3, [pc, #580]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f003 030f 	and.w	r3, r3, #15
 800d6fc:	683a      	ldr	r2, [r7, #0]
 800d6fe:	429a      	cmp	r2, r3
 800d700:	d910      	bls.n	800d724 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d702:	4b8e      	ldr	r3, [pc, #568]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f023 020f 	bic.w	r2, r3, #15
 800d70a:	498c      	ldr	r1, [pc, #560]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	4313      	orrs	r3, r2
 800d710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d712:	4b8a      	ldr	r3, [pc, #552]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f003 030f 	and.w	r3, r3, #15
 800d71a:	683a      	ldr	r2, [r7, #0]
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d001      	beq.n	800d724 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d720:	2301      	movs	r3, #1
 800d722:	e106      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f003 0301 	and.w	r3, r3, #1
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d073      	beq.n	800d818 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	2b03      	cmp	r3, #3
 800d736:	d129      	bne.n	800d78c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d738:	4b81      	ldr	r3, [pc, #516]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d740:	2b00      	cmp	r3, #0
 800d742:	d101      	bne.n	800d748 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d744:	2301      	movs	r3, #1
 800d746:	e0f4      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d748:	f000 f9d0 	bl	800daec <RCC_GetSysClockFreqFromPLLSource>
 800d74c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	4a7c      	ldr	r2, [pc, #496]	@ (800d944 <HAL_RCC_ClockConfig+0x268>)
 800d752:	4293      	cmp	r3, r2
 800d754:	d93f      	bls.n	800d7d6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d756:	4b7a      	ldr	r3, [pc, #488]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d009      	beq.n	800d776 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d033      	beq.n	800d7d6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d772:	2b00      	cmp	r3, #0
 800d774:	d12f      	bne.n	800d7d6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d776:	4b72      	ldr	r3, [pc, #456]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d778:	689b      	ldr	r3, [r3, #8]
 800d77a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d77e:	4a70      	ldr	r2, [pc, #448]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d780:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d784:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d786:	2380      	movs	r3, #128	@ 0x80
 800d788:	617b      	str	r3, [r7, #20]
 800d78a:	e024      	b.n	800d7d6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	685b      	ldr	r3, [r3, #4]
 800d790:	2b02      	cmp	r3, #2
 800d792:	d107      	bne.n	800d7a4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d794:	4b6a      	ldr	r3, [pc, #424]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d109      	bne.n	800d7b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	e0c6      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d7a4:	4b66      	ldr	r3, [pc, #408]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d101      	bne.n	800d7b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e0be      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d7b4:	f000 f8ce 	bl	800d954 <HAL_RCC_GetSysClockFreq>
 800d7b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	4a61      	ldr	r2, [pc, #388]	@ (800d944 <HAL_RCC_ClockConfig+0x268>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d909      	bls.n	800d7d6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d7c2:	4b5f      	ldr	r3, [pc, #380]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d7c4:	689b      	ldr	r3, [r3, #8]
 800d7c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d7ca:	4a5d      	ldr	r2, [pc, #372]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d7cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d7d2:	2380      	movs	r3, #128	@ 0x80
 800d7d4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d7d6:	4b5a      	ldr	r3, [pc, #360]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	f023 0203 	bic.w	r2, r3, #3
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	685b      	ldr	r3, [r3, #4]
 800d7e2:	4957      	ldr	r1, [pc, #348]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7e8:	f7fc fda6 	bl	800a338 <HAL_GetTick>
 800d7ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d7ee:	e00a      	b.n	800d806 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d7f0:	f7fc fda2 	bl	800a338 <HAL_GetTick>
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	1ad3      	subs	r3, r2, r3
 800d7fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d901      	bls.n	800d806 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d802:	2303      	movs	r3, #3
 800d804:	e095      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d806:	4b4e      	ldr	r3, [pc, #312]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d808:	689b      	ldr	r3, [r3, #8]
 800d80a:	f003 020c 	and.w	r2, r3, #12
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	685b      	ldr	r3, [r3, #4]
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	429a      	cmp	r2, r3
 800d816:	d1eb      	bne.n	800d7f0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f003 0302 	and.w	r3, r3, #2
 800d820:	2b00      	cmp	r3, #0
 800d822:	d023      	beq.n	800d86c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	f003 0304 	and.w	r3, r3, #4
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d005      	beq.n	800d83c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d830:	4b43      	ldr	r3, [pc, #268]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d832:	689b      	ldr	r3, [r3, #8]
 800d834:	4a42      	ldr	r2, [pc, #264]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d836:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d83a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	f003 0308 	and.w	r3, r3, #8
 800d844:	2b00      	cmp	r3, #0
 800d846:	d007      	beq.n	800d858 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d848:	4b3d      	ldr	r3, [pc, #244]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d84a:	689b      	ldr	r3, [r3, #8]
 800d84c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d850:	4a3b      	ldr	r2, [pc, #236]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d852:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d856:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d858:	4b39      	ldr	r3, [pc, #228]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d85a:	689b      	ldr	r3, [r3, #8]
 800d85c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	689b      	ldr	r3, [r3, #8]
 800d864:	4936      	ldr	r1, [pc, #216]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d866:	4313      	orrs	r3, r2
 800d868:	608b      	str	r3, [r1, #8]
 800d86a:	e008      	b.n	800d87e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	2b80      	cmp	r3, #128	@ 0x80
 800d870:	d105      	bne.n	800d87e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d872:	4b33      	ldr	r3, [pc, #204]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d874:	689b      	ldr	r3, [r3, #8]
 800d876:	4a32      	ldr	r2, [pc, #200]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d878:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d87c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d87e:	4b2f      	ldr	r3, [pc, #188]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	f003 030f 	and.w	r3, r3, #15
 800d886:	683a      	ldr	r2, [r7, #0]
 800d888:	429a      	cmp	r2, r3
 800d88a:	d21d      	bcs.n	800d8c8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d88c:	4b2b      	ldr	r3, [pc, #172]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	f023 020f 	bic.w	r2, r3, #15
 800d894:	4929      	ldr	r1, [pc, #164]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	4313      	orrs	r3, r2
 800d89a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d89c:	f7fc fd4c 	bl	800a338 <HAL_GetTick>
 800d8a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d8a2:	e00a      	b.n	800d8ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d8a4:	f7fc fd48 	bl	800a338 <HAL_GetTick>
 800d8a8:	4602      	mov	r2, r0
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	1ad3      	subs	r3, r2, r3
 800d8ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8b2:	4293      	cmp	r3, r2
 800d8b4:	d901      	bls.n	800d8ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d8b6:	2303      	movs	r3, #3
 800d8b8:	e03b      	b.n	800d932 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d8ba:	4b20      	ldr	r3, [pc, #128]	@ (800d93c <HAL_RCC_ClockConfig+0x260>)
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f003 030f 	and.w	r3, r3, #15
 800d8c2:	683a      	ldr	r2, [r7, #0]
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	d1ed      	bne.n	800d8a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f003 0304 	and.w	r3, r3, #4
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d008      	beq.n	800d8e6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d8d4:	4b1a      	ldr	r3, [pc, #104]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d8d6:	689b      	ldr	r3, [r3, #8]
 800d8d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	4917      	ldr	r1, [pc, #92]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d8e2:	4313      	orrs	r3, r2
 800d8e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f003 0308 	and.w	r3, r3, #8
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d009      	beq.n	800d906 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d8f2:	4b13      	ldr	r3, [pc, #76]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d8f4:	689b      	ldr	r3, [r3, #8]
 800d8f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	691b      	ldr	r3, [r3, #16]
 800d8fe:	00db      	lsls	r3, r3, #3
 800d900:	490f      	ldr	r1, [pc, #60]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d902:	4313      	orrs	r3, r2
 800d904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d906:	f000 f825 	bl	800d954 <HAL_RCC_GetSysClockFreq>
 800d90a:	4602      	mov	r2, r0
 800d90c:	4b0c      	ldr	r3, [pc, #48]	@ (800d940 <HAL_RCC_ClockConfig+0x264>)
 800d90e:	689b      	ldr	r3, [r3, #8]
 800d910:	091b      	lsrs	r3, r3, #4
 800d912:	f003 030f 	and.w	r3, r3, #15
 800d916:	490c      	ldr	r1, [pc, #48]	@ (800d948 <HAL_RCC_ClockConfig+0x26c>)
 800d918:	5ccb      	ldrb	r3, [r1, r3]
 800d91a:	f003 031f 	and.w	r3, r3, #31
 800d91e:	fa22 f303 	lsr.w	r3, r2, r3
 800d922:	4a0a      	ldr	r2, [pc, #40]	@ (800d94c <HAL_RCC_ClockConfig+0x270>)
 800d924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d926:	4b0a      	ldr	r3, [pc, #40]	@ (800d950 <HAL_RCC_ClockConfig+0x274>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	4618      	mov	r0, r3
 800d92c:	f7fb fb6e 	bl	800900c <HAL_InitTick>
 800d930:	4603      	mov	r3, r0
}
 800d932:	4618      	mov	r0, r3
 800d934:	3718      	adds	r7, #24
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}
 800d93a:	bf00      	nop
 800d93c:	40022000 	.word	0x40022000
 800d940:	40021000 	.word	0x40021000
 800d944:	04c4b400 	.word	0x04c4b400
 800d948:	080182d0 	.word	0x080182d0
 800d94c:	20000028 	.word	0x20000028
 800d950:	2000002c 	.word	0x2000002c

0800d954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d954:	b480      	push	{r7}
 800d956:	b087      	sub	sp, #28
 800d958:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d95a:	4b2c      	ldr	r3, [pc, #176]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d95c:	689b      	ldr	r3, [r3, #8]
 800d95e:	f003 030c 	and.w	r3, r3, #12
 800d962:	2b04      	cmp	r3, #4
 800d964:	d102      	bne.n	800d96c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d966:	4b2a      	ldr	r3, [pc, #168]	@ (800da10 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d968:	613b      	str	r3, [r7, #16]
 800d96a:	e047      	b.n	800d9fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d96c:	4b27      	ldr	r3, [pc, #156]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d96e:	689b      	ldr	r3, [r3, #8]
 800d970:	f003 030c 	and.w	r3, r3, #12
 800d974:	2b08      	cmp	r3, #8
 800d976:	d102      	bne.n	800d97e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d978:	4b26      	ldr	r3, [pc, #152]	@ (800da14 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d97a:	613b      	str	r3, [r7, #16]
 800d97c:	e03e      	b.n	800d9fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d97e:	4b23      	ldr	r3, [pc, #140]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d980:	689b      	ldr	r3, [r3, #8]
 800d982:	f003 030c 	and.w	r3, r3, #12
 800d986:	2b0c      	cmp	r3, #12
 800d988:	d136      	bne.n	800d9f8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d98a:	4b20      	ldr	r3, [pc, #128]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d98c:	68db      	ldr	r3, [r3, #12]
 800d98e:	f003 0303 	and.w	r3, r3, #3
 800d992:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d994:	4b1d      	ldr	r3, [pc, #116]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d996:	68db      	ldr	r3, [r3, #12]
 800d998:	091b      	lsrs	r3, r3, #4
 800d99a:	f003 030f 	and.w	r3, r3, #15
 800d99e:	3301      	adds	r3, #1
 800d9a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2b03      	cmp	r3, #3
 800d9a6:	d10c      	bne.n	800d9c2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d9a8:	4a1a      	ldr	r2, [pc, #104]	@ (800da14 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9b0:	4a16      	ldr	r2, [pc, #88]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9b2:	68d2      	ldr	r2, [r2, #12]
 800d9b4:	0a12      	lsrs	r2, r2, #8
 800d9b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9ba:	fb02 f303 	mul.w	r3, r2, r3
 800d9be:	617b      	str	r3, [r7, #20]
      break;
 800d9c0:	e00c      	b.n	800d9dc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d9c2:	4a13      	ldr	r2, [pc, #76]	@ (800da10 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d9c4:	68bb      	ldr	r3, [r7, #8]
 800d9c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9ca:	4a10      	ldr	r2, [pc, #64]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9cc:	68d2      	ldr	r2, [r2, #12]
 800d9ce:	0a12      	lsrs	r2, r2, #8
 800d9d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9d4:	fb02 f303 	mul.w	r3, r2, r3
 800d9d8:	617b      	str	r3, [r7, #20]
      break;
 800d9da:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d9dc:	4b0b      	ldr	r3, [pc, #44]	@ (800da0c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9de:	68db      	ldr	r3, [r3, #12]
 800d9e0:	0e5b      	lsrs	r3, r3, #25
 800d9e2:	f003 0303 	and.w	r3, r3, #3
 800d9e6:	3301      	adds	r3, #1
 800d9e8:	005b      	lsls	r3, r3, #1
 800d9ea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d9ec:	697a      	ldr	r2, [r7, #20]
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9f4:	613b      	str	r3, [r7, #16]
 800d9f6:	e001      	b.n	800d9fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d9fc:	693b      	ldr	r3, [r7, #16]
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	371c      	adds	r7, #28
 800da02:	46bd      	mov	sp, r7
 800da04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da08:	4770      	bx	lr
 800da0a:	bf00      	nop
 800da0c:	40021000 	.word	0x40021000
 800da10:	00f42400 	.word	0x00f42400
 800da14:	007a1200 	.word	0x007a1200

0800da18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800da18:	b480      	push	{r7}
 800da1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800da1c:	4b03      	ldr	r3, [pc, #12]	@ (800da2c <HAL_RCC_GetHCLKFreq+0x14>)
 800da1e:	681b      	ldr	r3, [r3, #0]
}
 800da20:	4618      	mov	r0, r3
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr
 800da2a:	bf00      	nop
 800da2c:	20000028 	.word	0x20000028

0800da30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800da34:	f7ff fff0 	bl	800da18 <HAL_RCC_GetHCLKFreq>
 800da38:	4602      	mov	r2, r0
 800da3a:	4b06      	ldr	r3, [pc, #24]	@ (800da54 <HAL_RCC_GetPCLK1Freq+0x24>)
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	0a1b      	lsrs	r3, r3, #8
 800da40:	f003 0307 	and.w	r3, r3, #7
 800da44:	4904      	ldr	r1, [pc, #16]	@ (800da58 <HAL_RCC_GetPCLK1Freq+0x28>)
 800da46:	5ccb      	ldrb	r3, [r1, r3]
 800da48:	f003 031f 	and.w	r3, r3, #31
 800da4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da50:	4618      	mov	r0, r3
 800da52:	bd80      	pop	{r7, pc}
 800da54:	40021000 	.word	0x40021000
 800da58:	080182e0 	.word	0x080182e0

0800da5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800da60:	f7ff ffda 	bl	800da18 <HAL_RCC_GetHCLKFreq>
 800da64:	4602      	mov	r2, r0
 800da66:	4b06      	ldr	r3, [pc, #24]	@ (800da80 <HAL_RCC_GetPCLK2Freq+0x24>)
 800da68:	689b      	ldr	r3, [r3, #8]
 800da6a:	0adb      	lsrs	r3, r3, #11
 800da6c:	f003 0307 	and.w	r3, r3, #7
 800da70:	4904      	ldr	r1, [pc, #16]	@ (800da84 <HAL_RCC_GetPCLK2Freq+0x28>)
 800da72:	5ccb      	ldrb	r3, [r1, r3]
 800da74:	f003 031f 	and.w	r3, r3, #31
 800da78:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	bd80      	pop	{r7, pc}
 800da80:	40021000 	.word	0x40021000
 800da84:	080182e0 	.word	0x080182e0

0800da88 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800da88:	b480      	push	{r7}
 800da8a:	b083      	sub	sp, #12
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
 800da90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	220f      	movs	r2, #15
 800da96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800da98:	4b12      	ldr	r3, [pc, #72]	@ (800dae4 <HAL_RCC_GetClockConfig+0x5c>)
 800da9a:	689b      	ldr	r3, [r3, #8]
 800da9c:	f003 0203 	and.w	r2, r3, #3
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800daa4:	4b0f      	ldr	r3, [pc, #60]	@ (800dae4 <HAL_RCC_GetClockConfig+0x5c>)
 800daa6:	689b      	ldr	r3, [r3, #8]
 800daa8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800dab0:	4b0c      	ldr	r3, [pc, #48]	@ (800dae4 <HAL_RCC_GetClockConfig+0x5c>)
 800dab2:	689b      	ldr	r3, [r3, #8]
 800dab4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800dabc:	4b09      	ldr	r3, [pc, #36]	@ (800dae4 <HAL_RCC_GetClockConfig+0x5c>)
 800dabe:	689b      	ldr	r3, [r3, #8]
 800dac0:	08db      	lsrs	r3, r3, #3
 800dac2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800daca:	4b07      	ldr	r3, [pc, #28]	@ (800dae8 <HAL_RCC_GetClockConfig+0x60>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f003 020f 	and.w	r2, r3, #15
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	601a      	str	r2, [r3, #0]
}
 800dad6:	bf00      	nop
 800dad8:	370c      	adds	r7, #12
 800dada:	46bd      	mov	sp, r7
 800dadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae0:	4770      	bx	lr
 800dae2:	bf00      	nop
 800dae4:	40021000 	.word	0x40021000
 800dae8:	40022000 	.word	0x40022000

0800daec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800daec:	b480      	push	{r7}
 800daee:	b087      	sub	sp, #28
 800daf0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800daf2:	4b1e      	ldr	r3, [pc, #120]	@ (800db6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800daf4:	68db      	ldr	r3, [r3, #12]
 800daf6:	f003 0303 	and.w	r3, r3, #3
 800dafa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dafc:	4b1b      	ldr	r3, [pc, #108]	@ (800db6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	091b      	lsrs	r3, r3, #4
 800db02:	f003 030f 	and.w	r3, r3, #15
 800db06:	3301      	adds	r3, #1
 800db08:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	2b03      	cmp	r3, #3
 800db0e:	d10c      	bne.n	800db2a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800db10:	4a17      	ldr	r2, [pc, #92]	@ (800db70 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	fbb2 f3f3 	udiv	r3, r2, r3
 800db18:	4a14      	ldr	r2, [pc, #80]	@ (800db6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800db1a:	68d2      	ldr	r2, [r2, #12]
 800db1c:	0a12      	lsrs	r2, r2, #8
 800db1e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800db22:	fb02 f303 	mul.w	r3, r2, r3
 800db26:	617b      	str	r3, [r7, #20]
    break;
 800db28:	e00c      	b.n	800db44 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800db2a:	4a12      	ldr	r2, [pc, #72]	@ (800db74 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800db32:	4a0e      	ldr	r2, [pc, #56]	@ (800db6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800db34:	68d2      	ldr	r2, [r2, #12]
 800db36:	0a12      	lsrs	r2, r2, #8
 800db38:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800db3c:	fb02 f303 	mul.w	r3, r2, r3
 800db40:	617b      	str	r3, [r7, #20]
    break;
 800db42:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800db44:	4b09      	ldr	r3, [pc, #36]	@ (800db6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800db46:	68db      	ldr	r3, [r3, #12]
 800db48:	0e5b      	lsrs	r3, r3, #25
 800db4a:	f003 0303 	and.w	r3, r3, #3
 800db4e:	3301      	adds	r3, #1
 800db50:	005b      	lsls	r3, r3, #1
 800db52:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800db54:	697a      	ldr	r2, [r7, #20]
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	fbb2 f3f3 	udiv	r3, r2, r3
 800db5c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800db5e:	687b      	ldr	r3, [r7, #4]
}
 800db60:	4618      	mov	r0, r3
 800db62:	371c      	adds	r7, #28
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr
 800db6c:	40021000 	.word	0x40021000
 800db70:	007a1200 	.word	0x007a1200
 800db74:	00f42400 	.word	0x00f42400

0800db78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b086      	sub	sp, #24
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800db80:	2300      	movs	r3, #0
 800db82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800db84:	2300      	movs	r3, #0
 800db86:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800db90:	2b00      	cmp	r3, #0
 800db92:	f000 8098 	beq.w	800dcc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800db96:	2300      	movs	r3, #0
 800db98:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800db9a:	4b43      	ldr	r3, [pc, #268]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d10d      	bne.n	800dbc2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dba6:	4b40      	ldr	r3, [pc, #256]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbaa:	4a3f      	ldr	r2, [pc, #252]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dbb0:	6593      	str	r3, [r2, #88]	@ 0x58
 800dbb2:	4b3d      	ldr	r3, [pc, #244]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dbba:	60bb      	str	r3, [r7, #8]
 800dbbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800dbc2:	4b3a      	ldr	r3, [pc, #232]	@ (800dcac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4a39      	ldr	r2, [pc, #228]	@ (800dcac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dbc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dbcc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dbce:	f7fc fbb3 	bl	800a338 <HAL_GetTick>
 800dbd2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dbd4:	e009      	b.n	800dbea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dbd6:	f7fc fbaf 	bl	800a338 <HAL_GetTick>
 800dbda:	4602      	mov	r2, r0
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	1ad3      	subs	r3, r2, r3
 800dbe0:	2b02      	cmp	r3, #2
 800dbe2:	d902      	bls.n	800dbea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800dbe4:	2303      	movs	r3, #3
 800dbe6:	74fb      	strb	r3, [r7, #19]
        break;
 800dbe8:	e005      	b.n	800dbf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dbea:	4b30      	ldr	r3, [pc, #192]	@ (800dcac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d0ef      	beq.n	800dbd6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800dbf6:	7cfb      	ldrb	r3, [r7, #19]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d159      	bne.n	800dcb0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800dbfc:	4b2a      	ldr	r3, [pc, #168]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc06:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800dc08:	697b      	ldr	r3, [r7, #20]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d01e      	beq.n	800dc4c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc12:	697a      	ldr	r2, [r7, #20]
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d019      	beq.n	800dc4c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800dc18:	4b23      	ldr	r3, [pc, #140]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dc22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dc24:	4b20      	ldr	r3, [pc, #128]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc2a:	4a1f      	ldr	r2, [pc, #124]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dc30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dc34:	4b1c      	ldr	r3, [pc, #112]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc3a:	4a1b      	ldr	r2, [pc, #108]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dc40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dc44:	4a18      	ldr	r2, [pc, #96]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800dc4c:	697b      	ldr	r3, [r7, #20]
 800dc4e:	f003 0301 	and.w	r3, r3, #1
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d016      	beq.n	800dc84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc56:	f7fc fb6f 	bl	800a338 <HAL_GetTick>
 800dc5a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc5c:	e00b      	b.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dc5e:	f7fc fb6b 	bl	800a338 <HAL_GetTick>
 800dc62:	4602      	mov	r2, r0
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	1ad3      	subs	r3, r2, r3
 800dc68:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d902      	bls.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800dc70:	2303      	movs	r3, #3
 800dc72:	74fb      	strb	r3, [r7, #19]
            break;
 800dc74:	e006      	b.n	800dc84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc76:	4b0c      	ldr	r3, [pc, #48]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc7c:	f003 0302 	and.w	r3, r3, #2
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d0ec      	beq.n	800dc5e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800dc84:	7cfb      	ldrb	r3, [r7, #19]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d10b      	bne.n	800dca2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dc8a:	4b07      	ldr	r3, [pc, #28]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc98:	4903      	ldr	r1, [pc, #12]	@ (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc9a:	4313      	orrs	r3, r2
 800dc9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800dca0:	e008      	b.n	800dcb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dca2:	7cfb      	ldrb	r3, [r7, #19]
 800dca4:	74bb      	strb	r3, [r7, #18]
 800dca6:	e005      	b.n	800dcb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800dca8:	40021000 	.word	0x40021000
 800dcac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcb0:	7cfb      	ldrb	r3, [r7, #19]
 800dcb2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dcb4:	7c7b      	ldrb	r3, [r7, #17]
 800dcb6:	2b01      	cmp	r3, #1
 800dcb8:	d105      	bne.n	800dcc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dcba:	4ba7      	ldr	r3, [pc, #668]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcbe:	4aa6      	ldr	r2, [pc, #664]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dcc4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f003 0301 	and.w	r3, r3, #1
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d00a      	beq.n	800dce8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dcd2:	4ba1      	ldr	r3, [pc, #644]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcd8:	f023 0203 	bic.w	r2, r3, #3
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	685b      	ldr	r3, [r3, #4]
 800dce0:	499d      	ldr	r1, [pc, #628]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dce2:	4313      	orrs	r3, r2
 800dce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f003 0302 	and.w	r3, r3, #2
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d00a      	beq.n	800dd0a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dcf4:	4b98      	ldr	r3, [pc, #608]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcfa:	f023 020c 	bic.w	r2, r3, #12
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	689b      	ldr	r3, [r3, #8]
 800dd02:	4995      	ldr	r1, [pc, #596]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd04:	4313      	orrs	r3, r2
 800dd06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f003 0304 	and.w	r3, r3, #4
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d00a      	beq.n	800dd2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dd16:	4b90      	ldr	r3, [pc, #576]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd1c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	68db      	ldr	r3, [r3, #12]
 800dd24:	498c      	ldr	r1, [pc, #560]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd26:	4313      	orrs	r3, r2
 800dd28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f003 0308 	and.w	r3, r3, #8
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d00a      	beq.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dd38:	4b87      	ldr	r3, [pc, #540]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	691b      	ldr	r3, [r3, #16]
 800dd46:	4984      	ldr	r1, [pc, #528]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd48:	4313      	orrs	r3, r2
 800dd4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f003 0310 	and.w	r3, r3, #16
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d00a      	beq.n	800dd70 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800dd5a:	4b7f      	ldr	r3, [pc, #508]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	695b      	ldr	r3, [r3, #20]
 800dd68:	497b      	ldr	r1, [pc, #492]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	f003 0320 	and.w	r3, r3, #32
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00a      	beq.n	800dd92 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dd7c:	4b76      	ldr	r3, [pc, #472]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	699b      	ldr	r3, [r3, #24]
 800dd8a:	4973      	ldr	r1, [pc, #460]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd8c:	4313      	orrs	r3, r2
 800dd8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d00a      	beq.n	800ddb4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800dd9e:	4b6e      	ldr	r3, [pc, #440]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dda0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dda4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	69db      	ldr	r3, [r3, #28]
 800ddac:	496a      	ldr	r1, [pc, #424]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddae:	4313      	orrs	r3, r2
 800ddb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d00a      	beq.n	800ddd6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ddc0:	4b65      	ldr	r3, [pc, #404]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddc6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6a1b      	ldr	r3, [r3, #32]
 800ddce:	4962      	ldr	r1, [pc, #392]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddd0:	4313      	orrs	r3, r2
 800ddd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d00a      	beq.n	800ddf8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dde2:	4b5d      	ldr	r3, [pc, #372]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dde4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dde8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddf0:	4959      	ldr	r1, [pc, #356]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddf2:	4313      	orrs	r3, r2
 800ddf4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de00:	2b00      	cmp	r3, #0
 800de02:	d00a      	beq.n	800de1a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800de04:	4b54      	ldr	r3, [pc, #336]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800de0a:	f023 0203 	bic.w	r2, r3, #3
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de12:	4951      	ldr	r1, [pc, #324]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de14:	4313      	orrs	r3, r2
 800de16:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800de22:	2b00      	cmp	r3, #0
 800de24:	d00a      	beq.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800de26:	4b4c      	ldr	r3, [pc, #304]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de2c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de34:	4948      	ldr	r1, [pc, #288]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de36:	4313      	orrs	r3, r2
 800de38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800de44:	2b00      	cmp	r3, #0
 800de46:	d015      	beq.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800de48:	4b43      	ldr	r3, [pc, #268]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de56:	4940      	ldr	r1, [pc, #256]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de58:	4313      	orrs	r3, r2
 800de5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de66:	d105      	bne.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de68:	4b3b      	ldr	r3, [pc, #236]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de6a:	68db      	ldr	r3, [r3, #12]
 800de6c:	4a3a      	ldr	r2, [pc, #232]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de72:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d015      	beq.n	800deac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800de80:	4b35      	ldr	r3, [pc, #212]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de8e:	4932      	ldr	r1, [pc, #200]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de90:	4313      	orrs	r3, r2
 800de92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de9e:	d105      	bne.n	800deac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dea0:	4b2d      	ldr	r3, [pc, #180]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dea2:	68db      	ldr	r3, [r3, #12]
 800dea4:	4a2c      	ldr	r2, [pc, #176]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dea6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800deaa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d015      	beq.n	800dee4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800deb8:	4b27      	ldr	r3, [pc, #156]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800debe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dec6:	4924      	ldr	r1, [pc, #144]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dec8:	4313      	orrs	r3, r2
 800deca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ded2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ded6:	d105      	bne.n	800dee4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ded8:	4b1f      	ldr	r3, [pc, #124]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deda:	68db      	ldr	r3, [r3, #12]
 800dedc:	4a1e      	ldr	r2, [pc, #120]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dede:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dee2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800deec:	2b00      	cmp	r3, #0
 800deee:	d015      	beq.n	800df1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800def0:	4b19      	ldr	r3, [pc, #100]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800def2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800def6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800defe:	4916      	ldr	r1, [pc, #88]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df00:	4313      	orrs	r3, r2
 800df02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df0e:	d105      	bne.n	800df1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df10:	4b11      	ldr	r3, [pc, #68]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	4a10      	ldr	r2, [pc, #64]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df1a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df24:	2b00      	cmp	r3, #0
 800df26:	d019      	beq.n	800df5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800df28:	4b0b      	ldr	r3, [pc, #44]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df36:	4908      	ldr	r1, [pc, #32]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df38:	4313      	orrs	r3, r2
 800df3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df46:	d109      	bne.n	800df5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df48:	4b03      	ldr	r3, [pc, #12]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df4a:	68db      	ldr	r3, [r3, #12]
 800df4c:	4a02      	ldr	r2, [pc, #8]	@ (800df58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df52:	60d3      	str	r3, [r2, #12]
 800df54:	e002      	b.n	800df5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800df56:	bf00      	nop
 800df58:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800df64:	2b00      	cmp	r3, #0
 800df66:	d015      	beq.n	800df94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800df68:	4b29      	ldr	r3, [pc, #164]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df76:	4926      	ldr	r1, [pc, #152]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df78:	4313      	orrs	r3, r2
 800df7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df86:	d105      	bne.n	800df94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800df88:	4b21      	ldr	r3, [pc, #132]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	4a20      	ldr	r2, [pc, #128]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df92:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d015      	beq.n	800dfcc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800dfa0:	4b1b      	ldr	r3, [pc, #108]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dfa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfa6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dfae:	4918      	ldr	r1, [pc, #96]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dfb0:	4313      	orrs	r3, r2
 800dfb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dfba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfbe:	d105      	bne.n	800dfcc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800dfc0:	4b13      	ldr	r3, [pc, #76]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dfc2:	68db      	ldr	r3, [r3, #12]
 800dfc4:	4a12      	ldr	r2, [pc, #72]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dfc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dfca:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d015      	beq.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800dfd8:	4b0d      	ldr	r3, [pc, #52]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dfda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dfde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfe6:	490a      	ldr	r1, [pc, #40]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dfe8:	4313      	orrs	r3, r2
 800dfea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dff2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dff6:	d105      	bne.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dff8:	4b05      	ldr	r3, [pc, #20]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dffa:	68db      	ldr	r3, [r3, #12]
 800dffc:	4a04      	ldr	r2, [pc, #16]	@ (800e010 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dffe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e002:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e004:	7cbb      	ldrb	r3, [r7, #18]
}
 800e006:	4618      	mov	r0, r3
 800e008:	3718      	adds	r7, #24
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}
 800e00e:	bf00      	nop
 800e010:	40021000 	.word	0x40021000

0800e014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d101      	bne.n	800e026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e022:	2301      	movs	r3, #1
 800e024:	e049      	b.n	800e0ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e02c:	b2db      	uxtb	r3, r3
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d106      	bne.n	800e040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2200      	movs	r2, #0
 800e036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f7fb ff0a 	bl	8009e54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2202      	movs	r2, #2
 800e044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681a      	ldr	r2, [r3, #0]
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	3304      	adds	r3, #4
 800e050:	4619      	mov	r1, r3
 800e052:	4610      	mov	r0, r2
 800e054:	f001 fc4c 	bl	800f8f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2201      	movs	r2, #1
 800e05c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	2201      	movs	r2, #1
 800e064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	2201      	movs	r2, #1
 800e06c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	2201      	movs	r2, #1
 800e074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2201      	movs	r2, #1
 800e07c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2201      	movs	r2, #1
 800e084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	2201      	movs	r2, #1
 800e08c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2201      	movs	r2, #1
 800e094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2201      	movs	r2, #1
 800e09c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	2201      	movs	r2, #1
 800e0b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e0b8:	2300      	movs	r3, #0
}
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	3708      	adds	r7, #8
 800e0be:	46bd      	mov	sp, r7
 800e0c0:	bd80      	pop	{r7, pc}
	...

0800e0c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e0c4:	b480      	push	{r7}
 800e0c6:	b085      	sub	sp, #20
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e0d2:	b2db      	uxtb	r3, r3
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d001      	beq.n	800e0dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e04c      	b.n	800e176 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2202      	movs	r2, #2
 800e0e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	4a26      	ldr	r2, [pc, #152]	@ (800e184 <HAL_TIM_Base_Start+0xc0>)
 800e0ea:	4293      	cmp	r3, r2
 800e0ec:	d022      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0f6:	d01d      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	4a22      	ldr	r2, [pc, #136]	@ (800e188 <HAL_TIM_Base_Start+0xc4>)
 800e0fe:	4293      	cmp	r3, r2
 800e100:	d018      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	4a21      	ldr	r2, [pc, #132]	@ (800e18c <HAL_TIM_Base_Start+0xc8>)
 800e108:	4293      	cmp	r3, r2
 800e10a:	d013      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4a1f      	ldr	r2, [pc, #124]	@ (800e190 <HAL_TIM_Base_Start+0xcc>)
 800e112:	4293      	cmp	r3, r2
 800e114:	d00e      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	4a1e      	ldr	r2, [pc, #120]	@ (800e194 <HAL_TIM_Base_Start+0xd0>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d009      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	4a1c      	ldr	r2, [pc, #112]	@ (800e198 <HAL_TIM_Base_Start+0xd4>)
 800e126:	4293      	cmp	r3, r2
 800e128:	d004      	beq.n	800e134 <HAL_TIM_Base_Start+0x70>
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	4a1b      	ldr	r2, [pc, #108]	@ (800e19c <HAL_TIM_Base_Start+0xd8>)
 800e130:	4293      	cmp	r3, r2
 800e132:	d115      	bne.n	800e160 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	689a      	ldr	r2, [r3, #8]
 800e13a:	4b19      	ldr	r3, [pc, #100]	@ (800e1a0 <HAL_TIM_Base_Start+0xdc>)
 800e13c:	4013      	ands	r3, r2
 800e13e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	2b06      	cmp	r3, #6
 800e144:	d015      	beq.n	800e172 <HAL_TIM_Base_Start+0xae>
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e14c:	d011      	beq.n	800e172 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	681a      	ldr	r2, [r3, #0]
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	f042 0201 	orr.w	r2, r2, #1
 800e15c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e15e:	e008      	b.n	800e172 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	f042 0201 	orr.w	r2, r2, #1
 800e16e:	601a      	str	r2, [r3, #0]
 800e170:	e000      	b.n	800e174 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e172:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e174:	2300      	movs	r3, #0
}
 800e176:	4618      	mov	r0, r3
 800e178:	3714      	adds	r7, #20
 800e17a:	46bd      	mov	sp, r7
 800e17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e180:	4770      	bx	lr
 800e182:	bf00      	nop
 800e184:	40012c00 	.word	0x40012c00
 800e188:	40000400 	.word	0x40000400
 800e18c:	40000800 	.word	0x40000800
 800e190:	40000c00 	.word	0x40000c00
 800e194:	40013400 	.word	0x40013400
 800e198:	40014000 	.word	0x40014000
 800e19c:	40015000 	.word	0x40015000
 800e1a0:	00010007 	.word	0x00010007

0800e1a4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e1a4:	b480      	push	{r7}
 800e1a6:	b083      	sub	sp, #12
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	6a1a      	ldr	r2, [r3, #32]
 800e1b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e1b6:	4013      	ands	r3, r2
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d10f      	bne.n	800e1dc <HAL_TIM_Base_Stop+0x38>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	6a1a      	ldr	r2, [r3, #32]
 800e1c2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e1c6:	4013      	ands	r3, r2
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d107      	bne.n	800e1dc <HAL_TIM_Base_Stop+0x38>
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	681a      	ldr	r2, [r3, #0]
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	f022 0201 	bic.w	r2, r2, #1
 800e1da:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2201      	movs	r2, #1
 800e1e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e1e4:	2300      	movs	r3, #0
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	370c      	adds	r7, #12
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f0:	4770      	bx	lr
	...

0800e1f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e1f4:	b480      	push	{r7}
 800e1f6:	b085      	sub	sp, #20
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e202:	b2db      	uxtb	r3, r3
 800e204:	2b01      	cmp	r3, #1
 800e206:	d001      	beq.n	800e20c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e208:	2301      	movs	r3, #1
 800e20a:	e054      	b.n	800e2b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2202      	movs	r2, #2
 800e210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	68da      	ldr	r2, [r3, #12]
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f042 0201 	orr.w	r2, r2, #1
 800e222:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	4a26      	ldr	r2, [pc, #152]	@ (800e2c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800e22a:	4293      	cmp	r3, r2
 800e22c:	d022      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e236:	d01d      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	4a22      	ldr	r2, [pc, #136]	@ (800e2c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d018      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	4a21      	ldr	r2, [pc, #132]	@ (800e2cc <HAL_TIM_Base_Start_IT+0xd8>)
 800e248:	4293      	cmp	r3, r2
 800e24a:	d013      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	4a1f      	ldr	r2, [pc, #124]	@ (800e2d0 <HAL_TIM_Base_Start_IT+0xdc>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d00e      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	4a1e      	ldr	r2, [pc, #120]	@ (800e2d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800e25c:	4293      	cmp	r3, r2
 800e25e:	d009      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	4a1c      	ldr	r2, [pc, #112]	@ (800e2d8 <HAL_TIM_Base_Start_IT+0xe4>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d004      	beq.n	800e274 <HAL_TIM_Base_Start_IT+0x80>
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	4a1b      	ldr	r2, [pc, #108]	@ (800e2dc <HAL_TIM_Base_Start_IT+0xe8>)
 800e270:	4293      	cmp	r3, r2
 800e272:	d115      	bne.n	800e2a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	689a      	ldr	r2, [r3, #8]
 800e27a:	4b19      	ldr	r3, [pc, #100]	@ (800e2e0 <HAL_TIM_Base_Start_IT+0xec>)
 800e27c:	4013      	ands	r3, r2
 800e27e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	2b06      	cmp	r3, #6
 800e284:	d015      	beq.n	800e2b2 <HAL_TIM_Base_Start_IT+0xbe>
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e28c:	d011      	beq.n	800e2b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	681a      	ldr	r2, [r3, #0]
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f042 0201 	orr.w	r2, r2, #1
 800e29c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e29e:	e008      	b.n	800e2b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	681a      	ldr	r2, [r3, #0]
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f042 0201 	orr.w	r2, r2, #1
 800e2ae:	601a      	str	r2, [r3, #0]
 800e2b0:	e000      	b.n	800e2b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e2b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e2b4:	2300      	movs	r3, #0
}
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	3714      	adds	r7, #20
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c0:	4770      	bx	lr
 800e2c2:	bf00      	nop
 800e2c4:	40012c00 	.word	0x40012c00
 800e2c8:	40000400 	.word	0x40000400
 800e2cc:	40000800 	.word	0x40000800
 800e2d0:	40000c00 	.word	0x40000c00
 800e2d4:	40013400 	.word	0x40013400
 800e2d8:	40014000 	.word	0x40014000
 800e2dc:	40015000 	.word	0x40015000
 800e2e0:	00010007 	.word	0x00010007

0800e2e4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800e2e4:	b480      	push	{r7}
 800e2e6:	b083      	sub	sp, #12
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	68da      	ldr	r2, [r3, #12]
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	f022 0201 	bic.w	r2, r2, #1
 800e2fa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	6a1a      	ldr	r2, [r3, #32]
 800e302:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e306:	4013      	ands	r3, r2
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d10f      	bne.n	800e32c <HAL_TIM_Base_Stop_IT+0x48>
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	6a1a      	ldr	r2, [r3, #32]
 800e312:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e316:	4013      	ands	r3, r2
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d107      	bne.n	800e32c <HAL_TIM_Base_Stop_IT+0x48>
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	681a      	ldr	r2, [r3, #0]
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	f022 0201 	bic.w	r2, r2, #1
 800e32a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2201      	movs	r2, #1
 800e330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e334:	2300      	movs	r3, #0
}
 800e336:	4618      	mov	r0, r3
 800e338:	370c      	adds	r7, #12
 800e33a:	46bd      	mov	sp, r7
 800e33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e340:	4770      	bx	lr

0800e342 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e342:	b580      	push	{r7, lr}
 800e344:	b082      	sub	sp, #8
 800e346:	af00      	add	r7, sp, #0
 800e348:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d101      	bne.n	800e354 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e350:	2301      	movs	r3, #1
 800e352:	e049      	b.n	800e3e8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e35a:	b2db      	uxtb	r3, r3
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d106      	bne.n	800e36e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	2200      	movs	r2, #0
 800e364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	f7fb fded 	bl	8009f48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	2202      	movs	r2, #2
 800e372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	3304      	adds	r3, #4
 800e37e:	4619      	mov	r1, r3
 800e380:	4610      	mov	r0, r2
 800e382:	f001 fab5 	bl	800f8f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2201      	movs	r2, #1
 800e38a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	2201      	movs	r2, #1
 800e392:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	2201      	movs	r2, #1
 800e39a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2201      	movs	r2, #1
 800e3a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2201      	movs	r2, #1
 800e3aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	2201      	movs	r2, #1
 800e3ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2201      	movs	r2, #1
 800e3c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	2201      	movs	r2, #1
 800e3ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2201      	movs	r2, #1
 800e3d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2201      	movs	r2, #1
 800e3da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	2201      	movs	r2, #1
 800e3e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e3e6:	2300      	movs	r3, #0
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3708      	adds	r7, #8
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e3fa:	683b      	ldr	r3, [r7, #0]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d109      	bne.n	800e414 <HAL_TIM_PWM_Start+0x24>
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e406:	b2db      	uxtb	r3, r3
 800e408:	2b01      	cmp	r3, #1
 800e40a:	bf14      	ite	ne
 800e40c:	2301      	movne	r3, #1
 800e40e:	2300      	moveq	r3, #0
 800e410:	b2db      	uxtb	r3, r3
 800e412:	e03c      	b.n	800e48e <HAL_TIM_PWM_Start+0x9e>
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	2b04      	cmp	r3, #4
 800e418:	d109      	bne.n	800e42e <HAL_TIM_PWM_Start+0x3e>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e420:	b2db      	uxtb	r3, r3
 800e422:	2b01      	cmp	r3, #1
 800e424:	bf14      	ite	ne
 800e426:	2301      	movne	r3, #1
 800e428:	2300      	moveq	r3, #0
 800e42a:	b2db      	uxtb	r3, r3
 800e42c:	e02f      	b.n	800e48e <HAL_TIM_PWM_Start+0x9e>
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	2b08      	cmp	r3, #8
 800e432:	d109      	bne.n	800e448 <HAL_TIM_PWM_Start+0x58>
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	2b01      	cmp	r3, #1
 800e43e:	bf14      	ite	ne
 800e440:	2301      	movne	r3, #1
 800e442:	2300      	moveq	r3, #0
 800e444:	b2db      	uxtb	r3, r3
 800e446:	e022      	b.n	800e48e <HAL_TIM_PWM_Start+0x9e>
 800e448:	683b      	ldr	r3, [r7, #0]
 800e44a:	2b0c      	cmp	r3, #12
 800e44c:	d109      	bne.n	800e462 <HAL_TIM_PWM_Start+0x72>
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e454:	b2db      	uxtb	r3, r3
 800e456:	2b01      	cmp	r3, #1
 800e458:	bf14      	ite	ne
 800e45a:	2301      	movne	r3, #1
 800e45c:	2300      	moveq	r3, #0
 800e45e:	b2db      	uxtb	r3, r3
 800e460:	e015      	b.n	800e48e <HAL_TIM_PWM_Start+0x9e>
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	2b10      	cmp	r3, #16
 800e466:	d109      	bne.n	800e47c <HAL_TIM_PWM_Start+0x8c>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e46e:	b2db      	uxtb	r3, r3
 800e470:	2b01      	cmp	r3, #1
 800e472:	bf14      	ite	ne
 800e474:	2301      	movne	r3, #1
 800e476:	2300      	moveq	r3, #0
 800e478:	b2db      	uxtb	r3, r3
 800e47a:	e008      	b.n	800e48e <HAL_TIM_PWM_Start+0x9e>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e482:	b2db      	uxtb	r3, r3
 800e484:	2b01      	cmp	r3, #1
 800e486:	bf14      	ite	ne
 800e488:	2301      	movne	r3, #1
 800e48a:	2300      	moveq	r3, #0
 800e48c:	b2db      	uxtb	r3, r3
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d001      	beq.n	800e496 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800e492:	2301      	movs	r3, #1
 800e494:	e0a6      	b.n	800e5e4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d104      	bne.n	800e4a6 <HAL_TIM_PWM_Start+0xb6>
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	2202      	movs	r2, #2
 800e4a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e4a4:	e023      	b.n	800e4ee <HAL_TIM_PWM_Start+0xfe>
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	2b04      	cmp	r3, #4
 800e4aa:	d104      	bne.n	800e4b6 <HAL_TIM_PWM_Start+0xc6>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2202      	movs	r2, #2
 800e4b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e4b4:	e01b      	b.n	800e4ee <HAL_TIM_PWM_Start+0xfe>
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	2b08      	cmp	r3, #8
 800e4ba:	d104      	bne.n	800e4c6 <HAL_TIM_PWM_Start+0xd6>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2202      	movs	r2, #2
 800e4c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e4c4:	e013      	b.n	800e4ee <HAL_TIM_PWM_Start+0xfe>
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	2b0c      	cmp	r3, #12
 800e4ca:	d104      	bne.n	800e4d6 <HAL_TIM_PWM_Start+0xe6>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	2202      	movs	r2, #2
 800e4d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e4d4:	e00b      	b.n	800e4ee <HAL_TIM_PWM_Start+0xfe>
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	2b10      	cmp	r3, #16
 800e4da:	d104      	bne.n	800e4e6 <HAL_TIM_PWM_Start+0xf6>
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2202      	movs	r2, #2
 800e4e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e4e4:	e003      	b.n	800e4ee <HAL_TIM_PWM_Start+0xfe>
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	2202      	movs	r2, #2
 800e4ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	2201      	movs	r2, #1
 800e4f4:	6839      	ldr	r1, [r7, #0]
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f001 fe74 	bl	80101e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	4a3a      	ldr	r2, [pc, #232]	@ (800e5ec <HAL_TIM_PWM_Start+0x1fc>)
 800e502:	4293      	cmp	r3, r2
 800e504:	d018      	beq.n	800e538 <HAL_TIM_PWM_Start+0x148>
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	4a39      	ldr	r2, [pc, #228]	@ (800e5f0 <HAL_TIM_PWM_Start+0x200>)
 800e50c:	4293      	cmp	r3, r2
 800e50e:	d013      	beq.n	800e538 <HAL_TIM_PWM_Start+0x148>
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	4a37      	ldr	r2, [pc, #220]	@ (800e5f4 <HAL_TIM_PWM_Start+0x204>)
 800e516:	4293      	cmp	r3, r2
 800e518:	d00e      	beq.n	800e538 <HAL_TIM_PWM_Start+0x148>
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	4a36      	ldr	r2, [pc, #216]	@ (800e5f8 <HAL_TIM_PWM_Start+0x208>)
 800e520:	4293      	cmp	r3, r2
 800e522:	d009      	beq.n	800e538 <HAL_TIM_PWM_Start+0x148>
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	4a34      	ldr	r2, [pc, #208]	@ (800e5fc <HAL_TIM_PWM_Start+0x20c>)
 800e52a:	4293      	cmp	r3, r2
 800e52c:	d004      	beq.n	800e538 <HAL_TIM_PWM_Start+0x148>
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	4a33      	ldr	r2, [pc, #204]	@ (800e600 <HAL_TIM_PWM_Start+0x210>)
 800e534:	4293      	cmp	r3, r2
 800e536:	d101      	bne.n	800e53c <HAL_TIM_PWM_Start+0x14c>
 800e538:	2301      	movs	r3, #1
 800e53a:	e000      	b.n	800e53e <HAL_TIM_PWM_Start+0x14e>
 800e53c:	2300      	movs	r3, #0
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d007      	beq.n	800e552 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e550:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	4a25      	ldr	r2, [pc, #148]	@ (800e5ec <HAL_TIM_PWM_Start+0x1fc>)
 800e558:	4293      	cmp	r3, r2
 800e55a:	d022      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e564:	d01d      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	4a26      	ldr	r2, [pc, #152]	@ (800e604 <HAL_TIM_PWM_Start+0x214>)
 800e56c:	4293      	cmp	r3, r2
 800e56e:	d018      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	4a24      	ldr	r2, [pc, #144]	@ (800e608 <HAL_TIM_PWM_Start+0x218>)
 800e576:	4293      	cmp	r3, r2
 800e578:	d013      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	4a23      	ldr	r2, [pc, #140]	@ (800e60c <HAL_TIM_PWM_Start+0x21c>)
 800e580:	4293      	cmp	r3, r2
 800e582:	d00e      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4a19      	ldr	r2, [pc, #100]	@ (800e5f0 <HAL_TIM_PWM_Start+0x200>)
 800e58a:	4293      	cmp	r3, r2
 800e58c:	d009      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	4a18      	ldr	r2, [pc, #96]	@ (800e5f4 <HAL_TIM_PWM_Start+0x204>)
 800e594:	4293      	cmp	r3, r2
 800e596:	d004      	beq.n	800e5a2 <HAL_TIM_PWM_Start+0x1b2>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a18      	ldr	r2, [pc, #96]	@ (800e600 <HAL_TIM_PWM_Start+0x210>)
 800e59e:	4293      	cmp	r3, r2
 800e5a0:	d115      	bne.n	800e5ce <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	689a      	ldr	r2, [r3, #8]
 800e5a8:	4b19      	ldr	r3, [pc, #100]	@ (800e610 <HAL_TIM_PWM_Start+0x220>)
 800e5aa:	4013      	ands	r3, r2
 800e5ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	2b06      	cmp	r3, #6
 800e5b2:	d015      	beq.n	800e5e0 <HAL_TIM_PWM_Start+0x1f0>
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e5ba:	d011      	beq.n	800e5e0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	681a      	ldr	r2, [r3, #0]
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	f042 0201 	orr.w	r2, r2, #1
 800e5ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e5cc:	e008      	b.n	800e5e0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	681a      	ldr	r2, [r3, #0]
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	f042 0201 	orr.w	r2, r2, #1
 800e5dc:	601a      	str	r2, [r3, #0]
 800e5de:	e000      	b.n	800e5e2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e5e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e5e2:	2300      	movs	r3, #0
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	3710      	adds	r7, #16
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}
 800e5ec:	40012c00 	.word	0x40012c00
 800e5f0:	40013400 	.word	0x40013400
 800e5f4:	40014000 	.word	0x40014000
 800e5f8:	40014400 	.word	0x40014400
 800e5fc:	40014800 	.word	0x40014800
 800e600:	40015000 	.word	0x40015000
 800e604:	40000400 	.word	0x40000400
 800e608:	40000800 	.word	0x40000800
 800e60c:	40000c00 	.word	0x40000c00
 800e610:	00010007 	.word	0x00010007

0800e614 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b082      	sub	sp, #8
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
 800e61c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	2200      	movs	r2, #0
 800e624:	6839      	ldr	r1, [r7, #0]
 800e626:	4618      	mov	r0, r3
 800e628:	f001 fddc 	bl	80101e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	4a40      	ldr	r2, [pc, #256]	@ (800e734 <HAL_TIM_PWM_Stop+0x120>)
 800e632:	4293      	cmp	r3, r2
 800e634:	d018      	beq.n	800e668 <HAL_TIM_PWM_Stop+0x54>
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	4a3f      	ldr	r2, [pc, #252]	@ (800e738 <HAL_TIM_PWM_Stop+0x124>)
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d013      	beq.n	800e668 <HAL_TIM_PWM_Stop+0x54>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	4a3d      	ldr	r2, [pc, #244]	@ (800e73c <HAL_TIM_PWM_Stop+0x128>)
 800e646:	4293      	cmp	r3, r2
 800e648:	d00e      	beq.n	800e668 <HAL_TIM_PWM_Stop+0x54>
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	4a3c      	ldr	r2, [pc, #240]	@ (800e740 <HAL_TIM_PWM_Stop+0x12c>)
 800e650:	4293      	cmp	r3, r2
 800e652:	d009      	beq.n	800e668 <HAL_TIM_PWM_Stop+0x54>
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	4a3a      	ldr	r2, [pc, #232]	@ (800e744 <HAL_TIM_PWM_Stop+0x130>)
 800e65a:	4293      	cmp	r3, r2
 800e65c:	d004      	beq.n	800e668 <HAL_TIM_PWM_Stop+0x54>
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	4a39      	ldr	r2, [pc, #228]	@ (800e748 <HAL_TIM_PWM_Stop+0x134>)
 800e664:	4293      	cmp	r3, r2
 800e666:	d101      	bne.n	800e66c <HAL_TIM_PWM_Stop+0x58>
 800e668:	2301      	movs	r3, #1
 800e66a:	e000      	b.n	800e66e <HAL_TIM_PWM_Stop+0x5a>
 800e66c:	2300      	movs	r3, #0
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d017      	beq.n	800e6a2 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	6a1a      	ldr	r2, [r3, #32]
 800e678:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e67c:	4013      	ands	r3, r2
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d10f      	bne.n	800e6a2 <HAL_TIM_PWM_Stop+0x8e>
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	6a1a      	ldr	r2, [r3, #32]
 800e688:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e68c:	4013      	ands	r3, r2
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d107      	bne.n	800e6a2 <HAL_TIM_PWM_Stop+0x8e>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e6a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	6a1a      	ldr	r2, [r3, #32]
 800e6a8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e6ac:	4013      	ands	r3, r2
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d10f      	bne.n	800e6d2 <HAL_TIM_PWM_Stop+0xbe>
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	6a1a      	ldr	r2, [r3, #32]
 800e6b8:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e6bc:	4013      	ands	r3, r2
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d107      	bne.n	800e6d2 <HAL_TIM_PWM_Stop+0xbe>
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	681a      	ldr	r2, [r3, #0]
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	f022 0201 	bic.w	r2, r2, #1
 800e6d0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d104      	bne.n	800e6e2 <HAL_TIM_PWM_Stop+0xce>
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2201      	movs	r2, #1
 800e6dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e6e0:	e023      	b.n	800e72a <HAL_TIM_PWM_Stop+0x116>
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	2b04      	cmp	r3, #4
 800e6e6:	d104      	bne.n	800e6f2 <HAL_TIM_PWM_Stop+0xde>
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	2201      	movs	r2, #1
 800e6ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e6f0:	e01b      	b.n	800e72a <HAL_TIM_PWM_Stop+0x116>
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	2b08      	cmp	r3, #8
 800e6f6:	d104      	bne.n	800e702 <HAL_TIM_PWM_Stop+0xee>
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	2201      	movs	r2, #1
 800e6fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e700:	e013      	b.n	800e72a <HAL_TIM_PWM_Stop+0x116>
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	2b0c      	cmp	r3, #12
 800e706:	d104      	bne.n	800e712 <HAL_TIM_PWM_Stop+0xfe>
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2201      	movs	r2, #1
 800e70c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e710:	e00b      	b.n	800e72a <HAL_TIM_PWM_Stop+0x116>
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	2b10      	cmp	r3, #16
 800e716:	d104      	bne.n	800e722 <HAL_TIM_PWM_Stop+0x10e>
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2201      	movs	r2, #1
 800e71c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e720:	e003      	b.n	800e72a <HAL_TIM_PWM_Stop+0x116>
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2201      	movs	r2, #1
 800e726:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800e72a:	2300      	movs	r3, #0
}
 800e72c:	4618      	mov	r0, r3
 800e72e:	3708      	adds	r7, #8
 800e730:	46bd      	mov	sp, r7
 800e732:	bd80      	pop	{r7, pc}
 800e734:	40012c00 	.word	0x40012c00
 800e738:	40013400 	.word	0x40013400
 800e73c:	40014000 	.word	0x40014000
 800e740:	40014400 	.word	0x40014400
 800e744:	40014800 	.word	0x40014800
 800e748:	40015000 	.word	0x40015000

0800e74c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b086      	sub	sp, #24
 800e750:	af00      	add	r7, sp, #0
 800e752:	60f8      	str	r0, [r7, #12]
 800e754:	60b9      	str	r1, [r7, #8]
 800e756:	607a      	str	r2, [r7, #4]
 800e758:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800e75a:	2300      	movs	r3, #0
 800e75c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d109      	bne.n	800e778 <HAL_TIM_PWM_Start_DMA+0x2c>
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e76a:	b2db      	uxtb	r3, r3
 800e76c:	2b02      	cmp	r3, #2
 800e76e:	bf0c      	ite	eq
 800e770:	2301      	moveq	r3, #1
 800e772:	2300      	movne	r3, #0
 800e774:	b2db      	uxtb	r3, r3
 800e776:	e03c      	b.n	800e7f2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e778:	68bb      	ldr	r3, [r7, #8]
 800e77a:	2b04      	cmp	r3, #4
 800e77c:	d109      	bne.n	800e792 <HAL_TIM_PWM_Start_DMA+0x46>
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e784:	b2db      	uxtb	r3, r3
 800e786:	2b02      	cmp	r3, #2
 800e788:	bf0c      	ite	eq
 800e78a:	2301      	moveq	r3, #1
 800e78c:	2300      	movne	r3, #0
 800e78e:	b2db      	uxtb	r3, r3
 800e790:	e02f      	b.n	800e7f2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e792:	68bb      	ldr	r3, [r7, #8]
 800e794:	2b08      	cmp	r3, #8
 800e796:	d109      	bne.n	800e7ac <HAL_TIM_PWM_Start_DMA+0x60>
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e79e:	b2db      	uxtb	r3, r3
 800e7a0:	2b02      	cmp	r3, #2
 800e7a2:	bf0c      	ite	eq
 800e7a4:	2301      	moveq	r3, #1
 800e7a6:	2300      	movne	r3, #0
 800e7a8:	b2db      	uxtb	r3, r3
 800e7aa:	e022      	b.n	800e7f2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e7ac:	68bb      	ldr	r3, [r7, #8]
 800e7ae:	2b0c      	cmp	r3, #12
 800e7b0:	d109      	bne.n	800e7c6 <HAL_TIM_PWM_Start_DMA+0x7a>
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7b8:	b2db      	uxtb	r3, r3
 800e7ba:	2b02      	cmp	r3, #2
 800e7bc:	bf0c      	ite	eq
 800e7be:	2301      	moveq	r3, #1
 800e7c0:	2300      	movne	r3, #0
 800e7c2:	b2db      	uxtb	r3, r3
 800e7c4:	e015      	b.n	800e7f2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e7c6:	68bb      	ldr	r3, [r7, #8]
 800e7c8:	2b10      	cmp	r3, #16
 800e7ca:	d109      	bne.n	800e7e0 <HAL_TIM_PWM_Start_DMA+0x94>
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e7d2:	b2db      	uxtb	r3, r3
 800e7d4:	2b02      	cmp	r3, #2
 800e7d6:	bf0c      	ite	eq
 800e7d8:	2301      	moveq	r3, #1
 800e7da:	2300      	movne	r3, #0
 800e7dc:	b2db      	uxtb	r3, r3
 800e7de:	e008      	b.n	800e7f2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e7e6:	b2db      	uxtb	r3, r3
 800e7e8:	2b02      	cmp	r3, #2
 800e7ea:	bf0c      	ite	eq
 800e7ec:	2301      	moveq	r3, #1
 800e7ee:	2300      	movne	r3, #0
 800e7f0:	b2db      	uxtb	r3, r3
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d001      	beq.n	800e7fa <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800e7f6:	2302      	movs	r3, #2
 800e7f8:	e1b5      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d109      	bne.n	800e814 <HAL_TIM_PWM_Start_DMA+0xc8>
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e806:	b2db      	uxtb	r3, r3
 800e808:	2b01      	cmp	r3, #1
 800e80a:	bf0c      	ite	eq
 800e80c:	2301      	moveq	r3, #1
 800e80e:	2300      	movne	r3, #0
 800e810:	b2db      	uxtb	r3, r3
 800e812:	e03c      	b.n	800e88e <HAL_TIM_PWM_Start_DMA+0x142>
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	2b04      	cmp	r3, #4
 800e818:	d109      	bne.n	800e82e <HAL_TIM_PWM_Start_DMA+0xe2>
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e820:	b2db      	uxtb	r3, r3
 800e822:	2b01      	cmp	r3, #1
 800e824:	bf0c      	ite	eq
 800e826:	2301      	moveq	r3, #1
 800e828:	2300      	movne	r3, #0
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	e02f      	b.n	800e88e <HAL_TIM_PWM_Start_DMA+0x142>
 800e82e:	68bb      	ldr	r3, [r7, #8]
 800e830:	2b08      	cmp	r3, #8
 800e832:	d109      	bne.n	800e848 <HAL_TIM_PWM_Start_DMA+0xfc>
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e83a:	b2db      	uxtb	r3, r3
 800e83c:	2b01      	cmp	r3, #1
 800e83e:	bf0c      	ite	eq
 800e840:	2301      	moveq	r3, #1
 800e842:	2300      	movne	r3, #0
 800e844:	b2db      	uxtb	r3, r3
 800e846:	e022      	b.n	800e88e <HAL_TIM_PWM_Start_DMA+0x142>
 800e848:	68bb      	ldr	r3, [r7, #8]
 800e84a:	2b0c      	cmp	r3, #12
 800e84c:	d109      	bne.n	800e862 <HAL_TIM_PWM_Start_DMA+0x116>
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e854:	b2db      	uxtb	r3, r3
 800e856:	2b01      	cmp	r3, #1
 800e858:	bf0c      	ite	eq
 800e85a:	2301      	moveq	r3, #1
 800e85c:	2300      	movne	r3, #0
 800e85e:	b2db      	uxtb	r3, r3
 800e860:	e015      	b.n	800e88e <HAL_TIM_PWM_Start_DMA+0x142>
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	2b10      	cmp	r3, #16
 800e866:	d109      	bne.n	800e87c <HAL_TIM_PWM_Start_DMA+0x130>
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e86e:	b2db      	uxtb	r3, r3
 800e870:	2b01      	cmp	r3, #1
 800e872:	bf0c      	ite	eq
 800e874:	2301      	moveq	r3, #1
 800e876:	2300      	movne	r3, #0
 800e878:	b2db      	uxtb	r3, r3
 800e87a:	e008      	b.n	800e88e <HAL_TIM_PWM_Start_DMA+0x142>
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e882:	b2db      	uxtb	r3, r3
 800e884:	2b01      	cmp	r3, #1
 800e886:	bf0c      	ite	eq
 800e888:	2301      	moveq	r3, #1
 800e88a:	2300      	movne	r3, #0
 800e88c:	b2db      	uxtb	r3, r3
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d034      	beq.n	800e8fc <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d002      	beq.n	800e89e <HAL_TIM_PWM_Start_DMA+0x152>
 800e898:	887b      	ldrh	r3, [r7, #2]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d101      	bne.n	800e8a2 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800e89e:	2301      	movs	r3, #1
 800e8a0:	e161      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d104      	bne.n	800e8b2 <HAL_TIM_PWM_Start_DMA+0x166>
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2202      	movs	r2, #2
 800e8ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e8b0:	e026      	b.n	800e900 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	2b04      	cmp	r3, #4
 800e8b6:	d104      	bne.n	800e8c2 <HAL_TIM_PWM_Start_DMA+0x176>
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	2202      	movs	r2, #2
 800e8bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e8c0:	e01e      	b.n	800e900 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800e8c2:	68bb      	ldr	r3, [r7, #8]
 800e8c4:	2b08      	cmp	r3, #8
 800e8c6:	d104      	bne.n	800e8d2 <HAL_TIM_PWM_Start_DMA+0x186>
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	2202      	movs	r2, #2
 800e8cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e8d0:	e016      	b.n	800e900 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800e8d2:	68bb      	ldr	r3, [r7, #8]
 800e8d4:	2b0c      	cmp	r3, #12
 800e8d6:	d104      	bne.n	800e8e2 <HAL_TIM_PWM_Start_DMA+0x196>
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2202      	movs	r2, #2
 800e8dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e8e0:	e00e      	b.n	800e900 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800e8e2:	68bb      	ldr	r3, [r7, #8]
 800e8e4:	2b10      	cmp	r3, #16
 800e8e6:	d104      	bne.n	800e8f2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	2202      	movs	r2, #2
 800e8ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e8f0:	e006      	b.n	800e900 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	2202      	movs	r2, #2
 800e8f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e8fa:	e001      	b.n	800e900 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	e132      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	2b0c      	cmp	r3, #12
 800e904:	f200 80ae 	bhi.w	800ea64 <HAL_TIM_PWM_Start_DMA+0x318>
 800e908:	a201      	add	r2, pc, #4	@ (adr r2, 800e910 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800e90a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e90e:	bf00      	nop
 800e910:	0800e945 	.word	0x0800e945
 800e914:	0800ea65 	.word	0x0800ea65
 800e918:	0800ea65 	.word	0x0800ea65
 800e91c:	0800ea65 	.word	0x0800ea65
 800e920:	0800e98d 	.word	0x0800e98d
 800e924:	0800ea65 	.word	0x0800ea65
 800e928:	0800ea65 	.word	0x0800ea65
 800e92c:	0800ea65 	.word	0x0800ea65
 800e930:	0800e9d5 	.word	0x0800e9d5
 800e934:	0800ea65 	.word	0x0800ea65
 800e938:	0800ea65 	.word	0x0800ea65
 800e93c:	0800ea65 	.word	0x0800ea65
 800e940:	0800ea1d 	.word	0x0800ea1d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e948:	4a89      	ldr	r2, [pc, #548]	@ (800eb70 <HAL_TIM_PWM_Start_DMA+0x424>)
 800e94a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e950:	4a88      	ldr	r2, [pc, #544]	@ (800eb74 <HAL_TIM_PWM_Start_DMA+0x428>)
 800e952:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e958:	4a87      	ldr	r2, [pc, #540]	@ (800eb78 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800e95a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800e960:	6879      	ldr	r1, [r7, #4]
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	3334      	adds	r3, #52	@ 0x34
 800e968:	461a      	mov	r2, r3
 800e96a:	887b      	ldrh	r3, [r7, #2]
 800e96c:	f7fd fe90 	bl	800c690 <HAL_DMA_Start_IT>
 800e970:	4603      	mov	r3, r0
 800e972:	2b00      	cmp	r3, #0
 800e974:	d001      	beq.n	800e97a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e976:	2301      	movs	r3, #1
 800e978:	e0f5      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	68da      	ldr	r2, [r3, #12]
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e988:	60da      	str	r2, [r3, #12]
      break;
 800e98a:	e06e      	b.n	800ea6a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e990:	4a77      	ldr	r2, [pc, #476]	@ (800eb70 <HAL_TIM_PWM_Start_DMA+0x424>)
 800e992:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e998:	4a76      	ldr	r2, [pc, #472]	@ (800eb74 <HAL_TIM_PWM_Start_DMA+0x428>)
 800e99a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9a0:	4a75      	ldr	r2, [pc, #468]	@ (800eb78 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800e9a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800e9a8:	6879      	ldr	r1, [r7, #4]
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	3338      	adds	r3, #56	@ 0x38
 800e9b0:	461a      	mov	r2, r3
 800e9b2:	887b      	ldrh	r3, [r7, #2]
 800e9b4:	f7fd fe6c 	bl	800c690 <HAL_DMA_Start_IT>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d001      	beq.n	800e9c2 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e9be:	2301      	movs	r3, #1
 800e9c0:	e0d1      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	68da      	ldr	r2, [r3, #12]
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e9d0:	60da      	str	r2, [r3, #12]
      break;
 800e9d2:	e04a      	b.n	800ea6a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9d8:	4a65      	ldr	r2, [pc, #404]	@ (800eb70 <HAL_TIM_PWM_Start_DMA+0x424>)
 800e9da:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9e0:	4a64      	ldr	r2, [pc, #400]	@ (800eb74 <HAL_TIM_PWM_Start_DMA+0x428>)
 800e9e2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9e8:	4a63      	ldr	r2, [pc, #396]	@ (800eb78 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800e9ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800e9f0:	6879      	ldr	r1, [r7, #4]
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	333c      	adds	r3, #60	@ 0x3c
 800e9f8:	461a      	mov	r2, r3
 800e9fa:	887b      	ldrh	r3, [r7, #2]
 800e9fc:	f7fd fe48 	bl	800c690 <HAL_DMA_Start_IT>
 800ea00:	4603      	mov	r3, r0
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d001      	beq.n	800ea0a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ea06:	2301      	movs	r3, #1
 800ea08:	e0ad      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	68da      	ldr	r2, [r3, #12]
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ea18:	60da      	str	r2, [r3, #12]
      break;
 800ea1a:	e026      	b.n	800ea6a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea20:	4a53      	ldr	r2, [pc, #332]	@ (800eb70 <HAL_TIM_PWM_Start_DMA+0x424>)
 800ea22:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea28:	4a52      	ldr	r2, [pc, #328]	@ (800eb74 <HAL_TIM_PWM_Start_DMA+0x428>)
 800ea2a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea30:	4a51      	ldr	r2, [pc, #324]	@ (800eb78 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800ea32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ea38:	6879      	ldr	r1, [r7, #4]
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	3340      	adds	r3, #64	@ 0x40
 800ea40:	461a      	mov	r2, r3
 800ea42:	887b      	ldrh	r3, [r7, #2]
 800ea44:	f7fd fe24 	bl	800c690 <HAL_DMA_Start_IT>
 800ea48:	4603      	mov	r3, r0
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d001      	beq.n	800ea52 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ea4e:	2301      	movs	r3, #1
 800ea50:	e089      	b.n	800eb66 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	68da      	ldr	r2, [r3, #12]
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ea60:	60da      	str	r2, [r3, #12]
      break;
 800ea62:	e002      	b.n	800ea6a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800ea64:	2301      	movs	r3, #1
 800ea66:	75fb      	strb	r3, [r7, #23]
      break;
 800ea68:	bf00      	nop
  }

  if (status == HAL_OK)
 800ea6a:	7dfb      	ldrb	r3, [r7, #23]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d179      	bne.n	800eb64 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	2201      	movs	r2, #1
 800ea76:	68b9      	ldr	r1, [r7, #8]
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f001 fbb3 	bl	80101e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	4a3e      	ldr	r2, [pc, #248]	@ (800eb7c <HAL_TIM_PWM_Start_DMA+0x430>)
 800ea84:	4293      	cmp	r3, r2
 800ea86:	d018      	beq.n	800eaba <HAL_TIM_PWM_Start_DMA+0x36e>
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	4a3c      	ldr	r2, [pc, #240]	@ (800eb80 <HAL_TIM_PWM_Start_DMA+0x434>)
 800ea8e:	4293      	cmp	r3, r2
 800ea90:	d013      	beq.n	800eaba <HAL_TIM_PWM_Start_DMA+0x36e>
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	4a3b      	ldr	r2, [pc, #236]	@ (800eb84 <HAL_TIM_PWM_Start_DMA+0x438>)
 800ea98:	4293      	cmp	r3, r2
 800ea9a:	d00e      	beq.n	800eaba <HAL_TIM_PWM_Start_DMA+0x36e>
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	4a39      	ldr	r2, [pc, #228]	@ (800eb88 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	d009      	beq.n	800eaba <HAL_TIM_PWM_Start_DMA+0x36e>
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	4a38      	ldr	r2, [pc, #224]	@ (800eb8c <HAL_TIM_PWM_Start_DMA+0x440>)
 800eaac:	4293      	cmp	r3, r2
 800eaae:	d004      	beq.n	800eaba <HAL_TIM_PWM_Start_DMA+0x36e>
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	4a36      	ldr	r2, [pc, #216]	@ (800eb90 <HAL_TIM_PWM_Start_DMA+0x444>)
 800eab6:	4293      	cmp	r3, r2
 800eab8:	d101      	bne.n	800eabe <HAL_TIM_PWM_Start_DMA+0x372>
 800eaba:	2301      	movs	r3, #1
 800eabc:	e000      	b.n	800eac0 <HAL_TIM_PWM_Start_DMA+0x374>
 800eabe:	2300      	movs	r3, #0
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d007      	beq.n	800ead4 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ead2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	4a28      	ldr	r2, [pc, #160]	@ (800eb7c <HAL_TIM_PWM_Start_DMA+0x430>)
 800eada:	4293      	cmp	r3, r2
 800eadc:	d022      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eae6:	d01d      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	4a29      	ldr	r2, [pc, #164]	@ (800eb94 <HAL_TIM_PWM_Start_DMA+0x448>)
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	d018      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	4a28      	ldr	r2, [pc, #160]	@ (800eb98 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d013      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a26      	ldr	r2, [pc, #152]	@ (800eb9c <HAL_TIM_PWM_Start_DMA+0x450>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d00e      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	4a1d      	ldr	r2, [pc, #116]	@ (800eb80 <HAL_TIM_PWM_Start_DMA+0x434>)
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	d009      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	4a1b      	ldr	r2, [pc, #108]	@ (800eb84 <HAL_TIM_PWM_Start_DMA+0x438>)
 800eb16:	4293      	cmp	r3, r2
 800eb18:	d004      	beq.n	800eb24 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	4a1c      	ldr	r2, [pc, #112]	@ (800eb90 <HAL_TIM_PWM_Start_DMA+0x444>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d115      	bne.n	800eb50 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	689a      	ldr	r2, [r3, #8]
 800eb2a:	4b1d      	ldr	r3, [pc, #116]	@ (800eba0 <HAL_TIM_PWM_Start_DMA+0x454>)
 800eb2c:	4013      	ands	r3, r2
 800eb2e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb30:	693b      	ldr	r3, [r7, #16]
 800eb32:	2b06      	cmp	r3, #6
 800eb34:	d015      	beq.n	800eb62 <HAL_TIM_PWM_Start_DMA+0x416>
 800eb36:	693b      	ldr	r3, [r7, #16]
 800eb38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb3c:	d011      	beq.n	800eb62 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	681a      	ldr	r2, [r3, #0]
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	f042 0201 	orr.w	r2, r2, #1
 800eb4c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb4e:	e008      	b.n	800eb62 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	681a      	ldr	r2, [r3, #0]
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	f042 0201 	orr.w	r2, r2, #1
 800eb5e:	601a      	str	r2, [r3, #0]
 800eb60:	e000      	b.n	800eb64 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb62:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800eb64:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3718      	adds	r7, #24
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}
 800eb6e:	bf00      	nop
 800eb70:	0800f7df 	.word	0x0800f7df
 800eb74:	0800f887 	.word	0x0800f887
 800eb78:	0800f74d 	.word	0x0800f74d
 800eb7c:	40012c00 	.word	0x40012c00
 800eb80:	40013400 	.word	0x40013400
 800eb84:	40014000 	.word	0x40014000
 800eb88:	40014400 	.word	0x40014400
 800eb8c:	40014800 	.word	0x40014800
 800eb90:	40015000 	.word	0x40015000
 800eb94:	40000400 	.word	0x40000400
 800eb98:	40000800 	.word	0x40000800
 800eb9c:	40000c00 	.word	0x40000c00
 800eba0:	00010007 	.word	0x00010007

0800eba4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b084      	sub	sp, #16
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
 800ebac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ebae:	2300      	movs	r3, #0
 800ebb0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	2b0c      	cmp	r3, #12
 800ebb6:	d855      	bhi.n	800ec64 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800ebb8:	a201      	add	r2, pc, #4	@ (adr r2, 800ebc0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800ebba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebbe:	bf00      	nop
 800ebc0:	0800ebf5 	.word	0x0800ebf5
 800ebc4:	0800ec65 	.word	0x0800ec65
 800ebc8:	0800ec65 	.word	0x0800ec65
 800ebcc:	0800ec65 	.word	0x0800ec65
 800ebd0:	0800ec11 	.word	0x0800ec11
 800ebd4:	0800ec65 	.word	0x0800ec65
 800ebd8:	0800ec65 	.word	0x0800ec65
 800ebdc:	0800ec65 	.word	0x0800ec65
 800ebe0:	0800ec2d 	.word	0x0800ec2d
 800ebe4:	0800ec65 	.word	0x0800ec65
 800ebe8:	0800ec65 	.word	0x0800ec65
 800ebec:	0800ec65 	.word	0x0800ec65
 800ebf0:	0800ec49 	.word	0x0800ec49
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	68da      	ldr	r2, [r3, #12]
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800ec02:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f7fd fe15 	bl	800c838 <HAL_DMA_Abort_IT>
      break;
 800ec0e:	e02c      	b.n	800ec6a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	68da      	ldr	r2, [r3, #12]
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ec1e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec24:	4618      	mov	r0, r3
 800ec26:	f7fd fe07 	bl	800c838 <HAL_DMA_Abort_IT>
      break;
 800ec2a:	e01e      	b.n	800ec6a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	68da      	ldr	r2, [r3, #12]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ec3a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec40:	4618      	mov	r0, r3
 800ec42:	f7fd fdf9 	bl	800c838 <HAL_DMA_Abort_IT>
      break;
 800ec46:	e010      	b.n	800ec6a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	68da      	ldr	r2, [r3, #12]
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ec56:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f7fd fdeb 	bl	800c838 <HAL_DMA_Abort_IT>
      break;
 800ec62:	e002      	b.n	800ec6a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800ec64:	2301      	movs	r3, #1
 800ec66:	73fb      	strb	r3, [r7, #15]
      break;
 800ec68:	bf00      	nop
  }

  if (status == HAL_OK)
 800ec6a:	7bfb      	ldrb	r3, [r7, #15]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	f040 8086 	bne.w	800ed7e <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	2200      	movs	r2, #0
 800ec78:	6839      	ldr	r1, [r7, #0]
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	f001 fab2 	bl	80101e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4a40      	ldr	r2, [pc, #256]	@ (800ed88 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d018      	beq.n	800ecbc <HAL_TIM_PWM_Stop_DMA+0x118>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	4a3f      	ldr	r2, [pc, #252]	@ (800ed8c <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d013      	beq.n	800ecbc <HAL_TIM_PWM_Stop_DMA+0x118>
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	4a3d      	ldr	r2, [pc, #244]	@ (800ed90 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800ec9a:	4293      	cmp	r3, r2
 800ec9c:	d00e      	beq.n	800ecbc <HAL_TIM_PWM_Stop_DMA+0x118>
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	4a3c      	ldr	r2, [pc, #240]	@ (800ed94 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800eca4:	4293      	cmp	r3, r2
 800eca6:	d009      	beq.n	800ecbc <HAL_TIM_PWM_Stop_DMA+0x118>
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	4a3a      	ldr	r2, [pc, #232]	@ (800ed98 <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800ecae:	4293      	cmp	r3, r2
 800ecb0:	d004      	beq.n	800ecbc <HAL_TIM_PWM_Stop_DMA+0x118>
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	4a39      	ldr	r2, [pc, #228]	@ (800ed9c <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800ecb8:	4293      	cmp	r3, r2
 800ecba:	d101      	bne.n	800ecc0 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	e000      	b.n	800ecc2 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d017      	beq.n	800ecf6 <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	6a1a      	ldr	r2, [r3, #32]
 800eccc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ecd0:	4013      	ands	r3, r2
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d10f      	bne.n	800ecf6 <HAL_TIM_PWM_Stop_DMA+0x152>
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	6a1a      	ldr	r2, [r3, #32]
 800ecdc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800ece0:	4013      	ands	r3, r2
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d107      	bne.n	800ecf6 <HAL_TIM_PWM_Stop_DMA+0x152>
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ecf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	6a1a      	ldr	r2, [r3, #32]
 800ecfc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ed00:	4013      	ands	r3, r2
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d10f      	bne.n	800ed26 <HAL_TIM_PWM_Stop_DMA+0x182>
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	6a1a      	ldr	r2, [r3, #32]
 800ed0c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800ed10:	4013      	ands	r3, r2
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d107      	bne.n	800ed26 <HAL_TIM_PWM_Stop_DMA+0x182>
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	681a      	ldr	r2, [r3, #0]
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	f022 0201 	bic.w	r2, r2, #1
 800ed24:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ed26:	683b      	ldr	r3, [r7, #0]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d104      	bne.n	800ed36 <HAL_TIM_PWM_Stop_DMA+0x192>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	2201      	movs	r2, #1
 800ed30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ed34:	e023      	b.n	800ed7e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	2b04      	cmp	r3, #4
 800ed3a:	d104      	bne.n	800ed46 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2201      	movs	r2, #1
 800ed40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ed44:	e01b      	b.n	800ed7e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	2b08      	cmp	r3, #8
 800ed4a:	d104      	bne.n	800ed56 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2201      	movs	r2, #1
 800ed50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ed54:	e013      	b.n	800ed7e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ed56:	683b      	ldr	r3, [r7, #0]
 800ed58:	2b0c      	cmp	r3, #12
 800ed5a:	d104      	bne.n	800ed66 <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2201      	movs	r2, #1
 800ed60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ed64:	e00b      	b.n	800ed7e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	2b10      	cmp	r3, #16
 800ed6a:	d104      	bne.n	800ed76 <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2201      	movs	r2, #1
 800ed70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ed74:	e003      	b.n	800ed7e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	2201      	movs	r2, #1
 800ed7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800ed7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3710      	adds	r7, #16
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}
 800ed88:	40012c00 	.word	0x40012c00
 800ed8c:	40013400 	.word	0x40013400
 800ed90:	40014000 	.word	0x40014000
 800ed94:	40014400 	.word	0x40014400
 800ed98:	40014800 	.word	0x40014800
 800ed9c:	40015000 	.word	0x40015000

0800eda0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b086      	sub	sp, #24
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
 800eda8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d101      	bne.n	800edb4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800edb0:	2301      	movs	r3, #1
 800edb2:	e097      	b.n	800eee4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d106      	bne.n	800edce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	2200      	movs	r2, #0
 800edc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800edc8:	6878      	ldr	r0, [r7, #4]
 800edca:	f7fa ff4f 	bl	8009c6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	2202      	movs	r2, #2
 800edd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	689b      	ldr	r3, [r3, #8]
 800eddc:	687a      	ldr	r2, [r7, #4]
 800edde:	6812      	ldr	r2, [r2, #0]
 800ede0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800ede4:	f023 0307 	bic.w	r3, r3, #7
 800ede8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681a      	ldr	r2, [r3, #0]
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	3304      	adds	r3, #4
 800edf2:	4619      	mov	r1, r3
 800edf4:	4610      	mov	r0, r2
 800edf6:	f000 fd7b 	bl	800f8f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	689b      	ldr	r3, [r3, #8]
 800ee00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	699b      	ldr	r3, [r3, #24]
 800ee08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	6a1b      	ldr	r3, [r3, #32]
 800ee10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	697a      	ldr	r2, [r7, #20]
 800ee18:	4313      	orrs	r3, r2
 800ee1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ee1c:	693b      	ldr	r3, [r7, #16]
 800ee1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ee22:	f023 0303 	bic.w	r3, r3, #3
 800ee26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ee28:	683b      	ldr	r3, [r7, #0]
 800ee2a:	689a      	ldr	r2, [r3, #8]
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	699b      	ldr	r3, [r3, #24]
 800ee30:	021b      	lsls	r3, r3, #8
 800ee32:	4313      	orrs	r3, r2
 800ee34:	693a      	ldr	r2, [r7, #16]
 800ee36:	4313      	orrs	r3, r2
 800ee38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ee3a:	693b      	ldr	r3, [r7, #16]
 800ee3c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ee40:	f023 030c 	bic.w	r3, r3, #12
 800ee44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ee46:	693b      	ldr	r3, [r7, #16]
 800ee48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ee4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ee50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ee52:	683b      	ldr	r3, [r7, #0]
 800ee54:	68da      	ldr	r2, [r3, #12]
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	69db      	ldr	r3, [r3, #28]
 800ee5a:	021b      	lsls	r3, r3, #8
 800ee5c:	4313      	orrs	r3, r2
 800ee5e:	693a      	ldr	r2, [r7, #16]
 800ee60:	4313      	orrs	r3, r2
 800ee62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	691b      	ldr	r3, [r3, #16]
 800ee68:	011a      	lsls	r2, r3, #4
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	6a1b      	ldr	r3, [r3, #32]
 800ee6e:	031b      	lsls	r3, r3, #12
 800ee70:	4313      	orrs	r3, r2
 800ee72:	693a      	ldr	r2, [r7, #16]
 800ee74:	4313      	orrs	r3, r2
 800ee76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ee7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ee86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	685a      	ldr	r2, [r3, #4]
 800ee8c:	683b      	ldr	r3, [r7, #0]
 800ee8e:	695b      	ldr	r3, [r3, #20]
 800ee90:	011b      	lsls	r3, r3, #4
 800ee92:	4313      	orrs	r3, r2
 800ee94:	68fa      	ldr	r2, [r7, #12]
 800ee96:	4313      	orrs	r3, r2
 800ee98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	697a      	ldr	r2, [r7, #20]
 800eea0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	693a      	ldr	r2, [r7, #16]
 800eea8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	68fa      	ldr	r2, [r7, #12]
 800eeb0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	2201      	movs	r2, #1
 800eeb6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2201      	movs	r2, #1
 800eebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	2201      	movs	r2, #1
 800eec6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2201      	movs	r2, #1
 800eece:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	2201      	movs	r2, #1
 800eed6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2201      	movs	r2, #1
 800eede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eee2:	2300      	movs	r3, #0
}
 800eee4:	4618      	mov	r0, r3
 800eee6:	3718      	adds	r7, #24
 800eee8:	46bd      	mov	sp, r7
 800eeea:	bd80      	pop	{r7, pc}

0800eeec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b084      	sub	sp, #16
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
 800eef4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800eefc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ef04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ef0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d110      	bne.n	800ef3e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef1c:	7bfb      	ldrb	r3, [r7, #15]
 800ef1e:	2b01      	cmp	r3, #1
 800ef20:	d102      	bne.n	800ef28 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ef22:	7b7b      	ldrb	r3, [r7, #13]
 800ef24:	2b01      	cmp	r3, #1
 800ef26:	d001      	beq.n	800ef2c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800ef28:	2301      	movs	r3, #1
 800ef2a:	e069      	b.n	800f000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2202      	movs	r2, #2
 800ef30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2202      	movs	r2, #2
 800ef38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef3c:	e031      	b.n	800efa2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	2b04      	cmp	r3, #4
 800ef42:	d110      	bne.n	800ef66 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef44:	7bbb      	ldrb	r3, [r7, #14]
 800ef46:	2b01      	cmp	r3, #1
 800ef48:	d102      	bne.n	800ef50 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ef4a:	7b3b      	ldrb	r3, [r7, #12]
 800ef4c:	2b01      	cmp	r3, #1
 800ef4e:	d001      	beq.n	800ef54 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800ef50:	2301      	movs	r3, #1
 800ef52:	e055      	b.n	800f000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2202      	movs	r2, #2
 800ef58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2202      	movs	r2, #2
 800ef60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef64:	e01d      	b.n	800efa2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef66:	7bfb      	ldrb	r3, [r7, #15]
 800ef68:	2b01      	cmp	r3, #1
 800ef6a:	d108      	bne.n	800ef7e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef6c:	7bbb      	ldrb	r3, [r7, #14]
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d105      	bne.n	800ef7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef72:	7b7b      	ldrb	r3, [r7, #13]
 800ef74:	2b01      	cmp	r3, #1
 800ef76:	d102      	bne.n	800ef7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ef78:	7b3b      	ldrb	r3, [r7, #12]
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d001      	beq.n	800ef82 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ef7e:	2301      	movs	r3, #1
 800ef80:	e03e      	b.n	800f000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2202      	movs	r2, #2
 800ef86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2202      	movs	r2, #2
 800ef8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	2202      	movs	r2, #2
 800ef96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2202      	movs	r2, #2
 800ef9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800efa2:	683b      	ldr	r3, [r7, #0]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d003      	beq.n	800efb0 <HAL_TIM_Encoder_Start+0xc4>
 800efa8:	683b      	ldr	r3, [r7, #0]
 800efaa:	2b04      	cmp	r3, #4
 800efac:	d008      	beq.n	800efc0 <HAL_TIM_Encoder_Start+0xd4>
 800efae:	e00f      	b.n	800efd0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	2201      	movs	r2, #1
 800efb6:	2100      	movs	r1, #0
 800efb8:	4618      	mov	r0, r3
 800efba:	f001 f913 	bl	80101e4 <TIM_CCxChannelCmd>
      break;
 800efbe:	e016      	b.n	800efee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	2201      	movs	r2, #1
 800efc6:	2104      	movs	r1, #4
 800efc8:	4618      	mov	r0, r3
 800efca:	f001 f90b 	bl	80101e4 <TIM_CCxChannelCmd>
      break;
 800efce:	e00e      	b.n	800efee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	2201      	movs	r2, #1
 800efd6:	2100      	movs	r1, #0
 800efd8:	4618      	mov	r0, r3
 800efda:	f001 f903 	bl	80101e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	2201      	movs	r2, #1
 800efe4:	2104      	movs	r1, #4
 800efe6:	4618      	mov	r0, r3
 800efe8:	f001 f8fc 	bl	80101e4 <TIM_CCxChannelCmd>
      break;
 800efec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	681a      	ldr	r2, [r3, #0]
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f042 0201 	orr.w	r2, r2, #1
 800effc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800effe:	2300      	movs	r3, #0
}
 800f000:	4618      	mov	r0, r3
 800f002:	3710      	adds	r7, #16
 800f004:	46bd      	mov	sp, r7
 800f006:	bd80      	pop	{r7, pc}

0800f008 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b084      	sub	sp, #16
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	68db      	ldr	r3, [r3, #12]
 800f016:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	691b      	ldr	r3, [r3, #16]
 800f01e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	f003 0302 	and.w	r3, r3, #2
 800f026:	2b00      	cmp	r3, #0
 800f028:	d020      	beq.n	800f06c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	f003 0302 	and.w	r3, r3, #2
 800f030:	2b00      	cmp	r3, #0
 800f032:	d01b      	beq.n	800f06c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	f06f 0202 	mvn.w	r2, #2
 800f03c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2201      	movs	r2, #1
 800f042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	699b      	ldr	r3, [r3, #24]
 800f04a:	f003 0303 	and.w	r3, r3, #3
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d003      	beq.n	800f05a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f052:	6878      	ldr	r0, [r7, #4]
 800f054:	f000 fb5c 	bl	800f710 <HAL_TIM_IC_CaptureCallback>
 800f058:	e005      	b.n	800f066 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f05a:	6878      	ldr	r0, [r7, #4]
 800f05c:	f000 fb4e 	bl	800f6fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f060:	6878      	ldr	r0, [r7, #4]
 800f062:	f7f9 fb53 	bl	800870c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	2200      	movs	r2, #0
 800f06a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f06c:	68bb      	ldr	r3, [r7, #8]
 800f06e:	f003 0304 	and.w	r3, r3, #4
 800f072:	2b00      	cmp	r3, #0
 800f074:	d020      	beq.n	800f0b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f003 0304 	and.w	r3, r3, #4
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d01b      	beq.n	800f0b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	f06f 0204 	mvn.w	r2, #4
 800f088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2202      	movs	r2, #2
 800f08e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	699b      	ldr	r3, [r3, #24]
 800f096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d003      	beq.n	800f0a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f09e:	6878      	ldr	r0, [r7, #4]
 800f0a0:	f000 fb36 	bl	800f710 <HAL_TIM_IC_CaptureCallback>
 800f0a4:	e005      	b.n	800f0b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f000 fb28 	bl	800f6fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f7f9 fb2d 	bl	800870c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	f003 0308 	and.w	r3, r3, #8
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d020      	beq.n	800f104 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	f003 0308 	and.w	r3, r3, #8
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d01b      	beq.n	800f104 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	f06f 0208 	mvn.w	r2, #8
 800f0d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	2204      	movs	r2, #4
 800f0da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	69db      	ldr	r3, [r3, #28]
 800f0e2:	f003 0303 	and.w	r3, r3, #3
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d003      	beq.n	800f0f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0ea:	6878      	ldr	r0, [r7, #4]
 800f0ec:	f000 fb10 	bl	800f710 <HAL_TIM_IC_CaptureCallback>
 800f0f0:	e005      	b.n	800f0fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0f2:	6878      	ldr	r0, [r7, #4]
 800f0f4:	f000 fb02 	bl	800f6fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0f8:	6878      	ldr	r0, [r7, #4]
 800f0fa:	f7f9 fb07 	bl	800870c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	2200      	movs	r2, #0
 800f102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f104:	68bb      	ldr	r3, [r7, #8]
 800f106:	f003 0310 	and.w	r3, r3, #16
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d020      	beq.n	800f150 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	f003 0310 	and.w	r3, r3, #16
 800f114:	2b00      	cmp	r3, #0
 800f116:	d01b      	beq.n	800f150 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f06f 0210 	mvn.w	r2, #16
 800f120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	2208      	movs	r2, #8
 800f126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	69db      	ldr	r3, [r3, #28]
 800f12e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f132:	2b00      	cmp	r3, #0
 800f134:	d003      	beq.n	800f13e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f000 faea 	bl	800f710 <HAL_TIM_IC_CaptureCallback>
 800f13c:	e005      	b.n	800f14a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f000 fadc 	bl	800f6fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f144:	6878      	ldr	r0, [r7, #4]
 800f146:	f7f9 fae1 	bl	800870c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	2200      	movs	r2, #0
 800f14e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f150:	68bb      	ldr	r3, [r7, #8]
 800f152:	f003 0301 	and.w	r3, r3, #1
 800f156:	2b00      	cmp	r3, #0
 800f158:	d00c      	beq.n	800f174 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	f003 0301 	and.w	r3, r3, #1
 800f160:	2b00      	cmp	r3, #0
 800f162:	d007      	beq.n	800f174 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	f06f 0201 	mvn.w	r2, #1
 800f16c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f7f9 fbfa 	bl	8008968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d104      	bne.n	800f188 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f17e:	68bb      	ldr	r3, [r7, #8]
 800f180:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f184:	2b00      	cmp	r3, #0
 800f186:	d00c      	beq.n	800f1a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d007      	beq.n	800f1a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f19a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	f001 f97b 	bl	8010498 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d00c      	beq.n	800f1c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d007      	beq.n	800f1c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f1be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f1c0:	6878      	ldr	r0, [r7, #4]
 800f1c2:	f001 f973 	bl	80104ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f1c6:	68bb      	ldr	r3, [r7, #8]
 800f1c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d00c      	beq.n	800f1ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d007      	beq.n	800f1ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f1e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f1e4:	6878      	ldr	r0, [r7, #4]
 800f1e6:	f000 fa9d 	bl	800f724 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f1ea:	68bb      	ldr	r3, [r7, #8]
 800f1ec:	f003 0320 	and.w	r3, r3, #32
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d00c      	beq.n	800f20e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	f003 0320 	and.w	r3, r3, #32
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d007      	beq.n	800f20e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	f06f 0220 	mvn.w	r2, #32
 800f206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f208:	6878      	ldr	r0, [r7, #4]
 800f20a:	f001 f93b 	bl	8010484 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f214:	2b00      	cmp	r3, #0
 800f216:	d00c      	beq.n	800f232 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d007      	beq.n	800f232 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800f22a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f001 f947 	bl	80104c0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800f232:	68bb      	ldr	r3, [r7, #8]
 800f234:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d00c      	beq.n	800f256 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f242:	2b00      	cmp	r3, #0
 800f244:	d007      	beq.n	800f256 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800f24e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f001 f93f 	bl	80104d4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800f256:	68bb      	ldr	r3, [r7, #8]
 800f258:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d00c      	beq.n	800f27a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f266:	2b00      	cmp	r3, #0
 800f268:	d007      	beq.n	800f27a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800f272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f001 f937 	bl	80104e8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f280:	2b00      	cmp	r3, #0
 800f282:	d00c      	beq.n	800f29e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d007      	beq.n	800f29e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800f296:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800f298:	6878      	ldr	r0, [r7, #4]
 800f29a:	f001 f92f 	bl	80104fc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f29e:	bf00      	nop
 800f2a0:	3710      	adds	r7, #16
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}
	...

0800f2a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b086      	sub	sp, #24
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	60f8      	str	r0, [r7, #12]
 800f2b0:	60b9      	str	r1, [r7, #8]
 800f2b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f2be:	2b01      	cmp	r3, #1
 800f2c0:	d101      	bne.n	800f2c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f2c2:	2302      	movs	r3, #2
 800f2c4:	e0ff      	b.n	800f4c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	2201      	movs	r2, #1
 800f2ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2b14      	cmp	r3, #20
 800f2d2:	f200 80f0 	bhi.w	800f4b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f2d6:	a201      	add	r2, pc, #4	@ (adr r2, 800f2dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f2d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2dc:	0800f331 	.word	0x0800f331
 800f2e0:	0800f4b7 	.word	0x0800f4b7
 800f2e4:	0800f4b7 	.word	0x0800f4b7
 800f2e8:	0800f4b7 	.word	0x0800f4b7
 800f2ec:	0800f371 	.word	0x0800f371
 800f2f0:	0800f4b7 	.word	0x0800f4b7
 800f2f4:	0800f4b7 	.word	0x0800f4b7
 800f2f8:	0800f4b7 	.word	0x0800f4b7
 800f2fc:	0800f3b3 	.word	0x0800f3b3
 800f300:	0800f4b7 	.word	0x0800f4b7
 800f304:	0800f4b7 	.word	0x0800f4b7
 800f308:	0800f4b7 	.word	0x0800f4b7
 800f30c:	0800f3f3 	.word	0x0800f3f3
 800f310:	0800f4b7 	.word	0x0800f4b7
 800f314:	0800f4b7 	.word	0x0800f4b7
 800f318:	0800f4b7 	.word	0x0800f4b7
 800f31c:	0800f435 	.word	0x0800f435
 800f320:	0800f4b7 	.word	0x0800f4b7
 800f324:	0800f4b7 	.word	0x0800f4b7
 800f328:	0800f4b7 	.word	0x0800f4b7
 800f32c:	0800f475 	.word	0x0800f475
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	68b9      	ldr	r1, [r7, #8]
 800f336:	4618      	mov	r0, r3
 800f338:	f000 fb8e 	bl	800fa58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	699a      	ldr	r2, [r3, #24]
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	f042 0208 	orr.w	r2, r2, #8
 800f34a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	699a      	ldr	r2, [r3, #24]
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f022 0204 	bic.w	r2, r2, #4
 800f35a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	6999      	ldr	r1, [r3, #24]
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	691a      	ldr	r2, [r3, #16]
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	430a      	orrs	r2, r1
 800f36c:	619a      	str	r2, [r3, #24]
      break;
 800f36e:	e0a5      	b.n	800f4bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	68b9      	ldr	r1, [r7, #8]
 800f376:	4618      	mov	r0, r3
 800f378:	f000 fc08 	bl	800fb8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	699a      	ldr	r2, [r3, #24]
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f38a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	699a      	ldr	r2, [r3, #24]
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f39a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	6999      	ldr	r1, [r3, #24]
 800f3a2:	68bb      	ldr	r3, [r7, #8]
 800f3a4:	691b      	ldr	r3, [r3, #16]
 800f3a6:	021a      	lsls	r2, r3, #8
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	430a      	orrs	r2, r1
 800f3ae:	619a      	str	r2, [r3, #24]
      break;
 800f3b0:	e084      	b.n	800f4bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	68b9      	ldr	r1, [r7, #8]
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f000 fc7b 	bl	800fcb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	69da      	ldr	r2, [r3, #28]
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	f042 0208 	orr.w	r2, r2, #8
 800f3cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	69da      	ldr	r2, [r3, #28]
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	f022 0204 	bic.w	r2, r2, #4
 800f3dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	69d9      	ldr	r1, [r3, #28]
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	691a      	ldr	r2, [r3, #16]
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	430a      	orrs	r2, r1
 800f3ee:	61da      	str	r2, [r3, #28]
      break;
 800f3f0:	e064      	b.n	800f4bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	68b9      	ldr	r1, [r7, #8]
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f000 fced 	bl	800fdd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	69da      	ldr	r2, [r3, #28]
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f40c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	69da      	ldr	r2, [r3, #28]
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f41c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	69d9      	ldr	r1, [r3, #28]
 800f424:	68bb      	ldr	r3, [r7, #8]
 800f426:	691b      	ldr	r3, [r3, #16]
 800f428:	021a      	lsls	r2, r3, #8
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	430a      	orrs	r2, r1
 800f430:	61da      	str	r2, [r3, #28]
      break;
 800f432:	e043      	b.n	800f4bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	68b9      	ldr	r1, [r7, #8]
 800f43a:	4618      	mov	r0, r3
 800f43c:	f000 fd60 	bl	800ff00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	f042 0208 	orr.w	r2, r2, #8
 800f44e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	f022 0204 	bic.w	r2, r2, #4
 800f45e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	691a      	ldr	r2, [r3, #16]
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	430a      	orrs	r2, r1
 800f470:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f472:	e023      	b.n	800f4bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	68b9      	ldr	r1, [r7, #8]
 800f47a:	4618      	mov	r0, r3
 800f47c:	f000 fdaa 	bl	800ffd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f48e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f49e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	691b      	ldr	r3, [r3, #16]
 800f4aa:	021a      	lsls	r2, r3, #8
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	430a      	orrs	r2, r1
 800f4b2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f4b4:	e002      	b.n	800f4bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f4b6:	2301      	movs	r3, #1
 800f4b8:	75fb      	strb	r3, [r7, #23]
      break;
 800f4ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	2200      	movs	r2, #0
 800f4c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f4c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	3718      	adds	r7, #24
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	bd80      	pop	{r7, pc}
 800f4ce:	bf00      	nop

0800f4d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b084      	sub	sp, #16
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
 800f4d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f4da:	2300      	movs	r3, #0
 800f4dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f4e4:	2b01      	cmp	r3, #1
 800f4e6:	d101      	bne.n	800f4ec <HAL_TIM_ConfigClockSource+0x1c>
 800f4e8:	2302      	movs	r3, #2
 800f4ea:	e0f6      	b.n	800f6da <HAL_TIM_ConfigClockSource+0x20a>
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2201      	movs	r2, #1
 800f4f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	2202      	movs	r2, #2
 800f4f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	689b      	ldr	r3, [r3, #8]
 800f502:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f504:	68bb      	ldr	r3, [r7, #8]
 800f506:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800f50a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800f50e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f516:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	68ba      	ldr	r2, [r7, #8]
 800f51e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	4a6f      	ldr	r2, [pc, #444]	@ (800f6e4 <HAL_TIM_ConfigClockSource+0x214>)
 800f526:	4293      	cmp	r3, r2
 800f528:	f000 80c1 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f52c:	4a6d      	ldr	r2, [pc, #436]	@ (800f6e4 <HAL_TIM_ConfigClockSource+0x214>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	f200 80c6 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f534:	4a6c      	ldr	r2, [pc, #432]	@ (800f6e8 <HAL_TIM_ConfigClockSource+0x218>)
 800f536:	4293      	cmp	r3, r2
 800f538:	f000 80b9 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f53c:	4a6a      	ldr	r2, [pc, #424]	@ (800f6e8 <HAL_TIM_ConfigClockSource+0x218>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	f200 80be 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f544:	4a69      	ldr	r2, [pc, #420]	@ (800f6ec <HAL_TIM_ConfigClockSource+0x21c>)
 800f546:	4293      	cmp	r3, r2
 800f548:	f000 80b1 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f54c:	4a67      	ldr	r2, [pc, #412]	@ (800f6ec <HAL_TIM_ConfigClockSource+0x21c>)
 800f54e:	4293      	cmp	r3, r2
 800f550:	f200 80b6 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f554:	4a66      	ldr	r2, [pc, #408]	@ (800f6f0 <HAL_TIM_ConfigClockSource+0x220>)
 800f556:	4293      	cmp	r3, r2
 800f558:	f000 80a9 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f55c:	4a64      	ldr	r2, [pc, #400]	@ (800f6f0 <HAL_TIM_ConfigClockSource+0x220>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	f200 80ae 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f564:	4a63      	ldr	r2, [pc, #396]	@ (800f6f4 <HAL_TIM_ConfigClockSource+0x224>)
 800f566:	4293      	cmp	r3, r2
 800f568:	f000 80a1 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f56c:	4a61      	ldr	r2, [pc, #388]	@ (800f6f4 <HAL_TIM_ConfigClockSource+0x224>)
 800f56e:	4293      	cmp	r3, r2
 800f570:	f200 80a6 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f574:	4a60      	ldr	r2, [pc, #384]	@ (800f6f8 <HAL_TIM_ConfigClockSource+0x228>)
 800f576:	4293      	cmp	r3, r2
 800f578:	f000 8099 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f57c:	4a5e      	ldr	r2, [pc, #376]	@ (800f6f8 <HAL_TIM_ConfigClockSource+0x228>)
 800f57e:	4293      	cmp	r3, r2
 800f580:	f200 809e 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f584:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f588:	f000 8091 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f58c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f590:	f200 8096 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f594:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f598:	f000 8089 	beq.w	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f59c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f5a0:	f200 808e 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5a8:	d03e      	beq.n	800f628 <HAL_TIM_ConfigClockSource+0x158>
 800f5aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5ae:	f200 8087 	bhi.w	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5b6:	f000 8086 	beq.w	800f6c6 <HAL_TIM_ConfigClockSource+0x1f6>
 800f5ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5be:	d87f      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5c0:	2b70      	cmp	r3, #112	@ 0x70
 800f5c2:	d01a      	beq.n	800f5fa <HAL_TIM_ConfigClockSource+0x12a>
 800f5c4:	2b70      	cmp	r3, #112	@ 0x70
 800f5c6:	d87b      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5c8:	2b60      	cmp	r3, #96	@ 0x60
 800f5ca:	d050      	beq.n	800f66e <HAL_TIM_ConfigClockSource+0x19e>
 800f5cc:	2b60      	cmp	r3, #96	@ 0x60
 800f5ce:	d877      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5d0:	2b50      	cmp	r3, #80	@ 0x50
 800f5d2:	d03c      	beq.n	800f64e <HAL_TIM_ConfigClockSource+0x17e>
 800f5d4:	2b50      	cmp	r3, #80	@ 0x50
 800f5d6:	d873      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5d8:	2b40      	cmp	r3, #64	@ 0x40
 800f5da:	d058      	beq.n	800f68e <HAL_TIM_ConfigClockSource+0x1be>
 800f5dc:	2b40      	cmp	r3, #64	@ 0x40
 800f5de:	d86f      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5e0:	2b30      	cmp	r3, #48	@ 0x30
 800f5e2:	d064      	beq.n	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f5e4:	2b30      	cmp	r3, #48	@ 0x30
 800f5e6:	d86b      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5e8:	2b20      	cmp	r3, #32
 800f5ea:	d060      	beq.n	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f5ec:	2b20      	cmp	r3, #32
 800f5ee:	d867      	bhi.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d05c      	beq.n	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f5f4:	2b10      	cmp	r3, #16
 800f5f6:	d05a      	beq.n	800f6ae <HAL_TIM_ConfigClockSource+0x1de>
 800f5f8:	e062      	b.n	800f6c0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f60a:	f000 fdcb 	bl	80101a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	689b      	ldr	r3, [r3, #8]
 800f614:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f61c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	68ba      	ldr	r2, [r7, #8]
 800f624:	609a      	str	r2, [r3, #8]
      break;
 800f626:	e04f      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f638:	f000 fdb4 	bl	80101a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	689a      	ldr	r2, [r3, #8]
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f64a:	609a      	str	r2, [r3, #8]
      break;
 800f64c:	e03c      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f65a:	461a      	mov	r2, r3
 800f65c:	f000 fd26 	bl	80100ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	2150      	movs	r1, #80	@ 0x50
 800f666:	4618      	mov	r0, r3
 800f668:	f000 fd7f 	bl	801016a <TIM_ITRx_SetConfig>
      break;
 800f66c:	e02c      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f672:	683b      	ldr	r3, [r7, #0]
 800f674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f67a:	461a      	mov	r2, r3
 800f67c:	f000 fd45 	bl	801010a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	2160      	movs	r1, #96	@ 0x60
 800f686:	4618      	mov	r0, r3
 800f688:	f000 fd6f 	bl	801016a <TIM_ITRx_SetConfig>
      break;
 800f68c:	e01c      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f69a:	461a      	mov	r2, r3
 800f69c:	f000 fd06 	bl	80100ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	2140      	movs	r1, #64	@ 0x40
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f000 fd5f 	bl	801016a <TIM_ITRx_SetConfig>
      break;
 800f6ac:	e00c      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681a      	ldr	r2, [r3, #0]
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	4619      	mov	r1, r3
 800f6b8:	4610      	mov	r0, r2
 800f6ba:	f000 fd56 	bl	801016a <TIM_ITRx_SetConfig>
      break;
 800f6be:	e003      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	73fb      	strb	r3, [r7, #15]
      break;
 800f6c4:	e000      	b.n	800f6c8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800f6c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2201      	movs	r2, #1
 800f6cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f6d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6da:	4618      	mov	r0, r3
 800f6dc:	3710      	adds	r7, #16
 800f6de:	46bd      	mov	sp, r7
 800f6e0:	bd80      	pop	{r7, pc}
 800f6e2:	bf00      	nop
 800f6e4:	00100070 	.word	0x00100070
 800f6e8:	00100060 	.word	0x00100060
 800f6ec:	00100050 	.word	0x00100050
 800f6f0:	00100040 	.word	0x00100040
 800f6f4:	00100030 	.word	0x00100030
 800f6f8:	00100020 	.word	0x00100020

0800f6fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f6fc:	b480      	push	{r7}
 800f6fe:	b083      	sub	sp, #12
 800f700:	af00      	add	r7, sp, #0
 800f702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f704:	bf00      	nop
 800f706:	370c      	adds	r7, #12
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr

0800f710 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f710:	b480      	push	{r7}
 800f712:	b083      	sub	sp, #12
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f718:	bf00      	nop
 800f71a:	370c      	adds	r7, #12
 800f71c:	46bd      	mov	sp, r7
 800f71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f722:	4770      	bx	lr

0800f724 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f724:	b480      	push	{r7}
 800f726:	b083      	sub	sp, #12
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f72c:	bf00      	nop
 800f72e:	370c      	adds	r7, #12
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr

0800f738 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800f738:	b480      	push	{r7}
 800f73a:	b083      	sub	sp, #12
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800f740:	bf00      	nop
 800f742:	370c      	adds	r7, #12
 800f744:	46bd      	mov	sp, r7
 800f746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74a:	4770      	bx	lr

0800f74c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f758:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f75e:	687a      	ldr	r2, [r7, #4]
 800f760:	429a      	cmp	r2, r3
 800f762:	d107      	bne.n	800f774 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	2201      	movs	r2, #1
 800f768:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	2201      	movs	r2, #1
 800f76e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f772:	e02a      	b.n	800f7ca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f778:	687a      	ldr	r2, [r7, #4]
 800f77a:	429a      	cmp	r2, r3
 800f77c:	d107      	bne.n	800f78e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	2202      	movs	r2, #2
 800f782:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	2201      	movs	r2, #1
 800f788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f78c:	e01d      	b.n	800f7ca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f792:	687a      	ldr	r2, [r7, #4]
 800f794:	429a      	cmp	r2, r3
 800f796:	d107      	bne.n	800f7a8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	2204      	movs	r2, #4
 800f79c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	2201      	movs	r2, #1
 800f7a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f7a6:	e010      	b.n	800f7ca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7ac:	687a      	ldr	r2, [r7, #4]
 800f7ae:	429a      	cmp	r2, r3
 800f7b0:	d107      	bne.n	800f7c2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	2208      	movs	r2, #8
 800f7b6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	2201      	movs	r2, #1
 800f7bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f7c0:	e003      	b.n	800f7ca <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	2201      	movs	r2, #1
 800f7c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800f7ca:	68f8      	ldr	r0, [r7, #12]
 800f7cc:	f7ff ffb4 	bl	800f738 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	771a      	strb	r2, [r3, #28]
}
 800f7d6:	bf00      	nop
 800f7d8:	3710      	adds	r7, #16
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	bd80      	pop	{r7, pc}

0800f7de <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800f7de:	b580      	push	{r7, lr}
 800f7e0:	b084      	sub	sp, #16
 800f7e2:	af00      	add	r7, sp, #0
 800f7e4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ea:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7f0:	687a      	ldr	r2, [r7, #4]
 800f7f2:	429a      	cmp	r2, r3
 800f7f4:	d10b      	bne.n	800f80e <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	2201      	movs	r2, #1
 800f7fa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	69db      	ldr	r3, [r3, #28]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d136      	bne.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	2201      	movs	r2, #1
 800f808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f80c:	e031      	b.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f812:	687a      	ldr	r2, [r7, #4]
 800f814:	429a      	cmp	r2, r3
 800f816:	d10b      	bne.n	800f830 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	2202      	movs	r2, #2
 800f81c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	69db      	ldr	r3, [r3, #28]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d125      	bne.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	2201      	movs	r2, #1
 800f82a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f82e:	e020      	b.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f834:	687a      	ldr	r2, [r7, #4]
 800f836:	429a      	cmp	r2, r3
 800f838:	d10b      	bne.n	800f852 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	2204      	movs	r2, #4
 800f83e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	69db      	ldr	r3, [r3, #28]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d114      	bne.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	2201      	movs	r2, #1
 800f84c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f850:	e00f      	b.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f856:	687a      	ldr	r2, [r7, #4]
 800f858:	429a      	cmp	r2, r3
 800f85a:	d10a      	bne.n	800f872 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	2208      	movs	r2, #8
 800f860:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	69db      	ldr	r3, [r3, #28]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d103      	bne.n	800f872 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	2201      	movs	r2, #1
 800f86e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f872:	68f8      	ldr	r0, [r7, #12]
 800f874:	f7f8 ff4a 	bl	800870c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	2200      	movs	r2, #0
 800f87c:	771a      	strb	r2, [r3, #28]
}
 800f87e:	bf00      	nop
 800f880:	3710      	adds	r7, #16
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}

0800f886 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f886:	b580      	push	{r7, lr}
 800f888:	b084      	sub	sp, #16
 800f88a:	af00      	add	r7, sp, #0
 800f88c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f892:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f898:	687a      	ldr	r2, [r7, #4]
 800f89a:	429a      	cmp	r2, r3
 800f89c:	d103      	bne.n	800f8a6 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	2201      	movs	r2, #1
 800f8a2:	771a      	strb	r2, [r3, #28]
 800f8a4:	e019      	b.n	800f8da <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8aa:	687a      	ldr	r2, [r7, #4]
 800f8ac:	429a      	cmp	r2, r3
 800f8ae:	d103      	bne.n	800f8b8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	2202      	movs	r2, #2
 800f8b4:	771a      	strb	r2, [r3, #28]
 800f8b6:	e010      	b.n	800f8da <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8bc:	687a      	ldr	r2, [r7, #4]
 800f8be:	429a      	cmp	r2, r3
 800f8c0:	d103      	bne.n	800f8ca <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	2204      	movs	r2, #4
 800f8c6:	771a      	strb	r2, [r3, #28]
 800f8c8:	e007      	b.n	800f8da <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8ce:	687a      	ldr	r2, [r7, #4]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d102      	bne.n	800f8da <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2208      	movs	r2, #8
 800f8d8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800f8da:	68f8      	ldr	r0, [r7, #12]
 800f8dc:	f7f8 fe6c 	bl	80085b8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	771a      	strb	r2, [r3, #28]
}
 800f8e6:	bf00      	nop
 800f8e8:	3710      	adds	r7, #16
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
	...

0800f8f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f8f0:	b480      	push	{r7}
 800f8f2:	b085      	sub	sp, #20
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	4a4c      	ldr	r2, [pc, #304]	@ (800fa34 <TIM_Base_SetConfig+0x144>)
 800f904:	4293      	cmp	r3, r2
 800f906:	d017      	beq.n	800f938 <TIM_Base_SetConfig+0x48>
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f90e:	d013      	beq.n	800f938 <TIM_Base_SetConfig+0x48>
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	4a49      	ldr	r2, [pc, #292]	@ (800fa38 <TIM_Base_SetConfig+0x148>)
 800f914:	4293      	cmp	r3, r2
 800f916:	d00f      	beq.n	800f938 <TIM_Base_SetConfig+0x48>
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	4a48      	ldr	r2, [pc, #288]	@ (800fa3c <TIM_Base_SetConfig+0x14c>)
 800f91c:	4293      	cmp	r3, r2
 800f91e:	d00b      	beq.n	800f938 <TIM_Base_SetConfig+0x48>
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	4a47      	ldr	r2, [pc, #284]	@ (800fa40 <TIM_Base_SetConfig+0x150>)
 800f924:	4293      	cmp	r3, r2
 800f926:	d007      	beq.n	800f938 <TIM_Base_SetConfig+0x48>
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	4a46      	ldr	r2, [pc, #280]	@ (800fa44 <TIM_Base_SetConfig+0x154>)
 800f92c:	4293      	cmp	r3, r2
 800f92e:	d003      	beq.n	800f938 <TIM_Base_SetConfig+0x48>
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	4a45      	ldr	r2, [pc, #276]	@ (800fa48 <TIM_Base_SetConfig+0x158>)
 800f934:	4293      	cmp	r3, r2
 800f936:	d108      	bne.n	800f94a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f93e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	68fa      	ldr	r2, [r7, #12]
 800f946:	4313      	orrs	r3, r2
 800f948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	4a39      	ldr	r2, [pc, #228]	@ (800fa34 <TIM_Base_SetConfig+0x144>)
 800f94e:	4293      	cmp	r3, r2
 800f950:	d023      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f958:	d01f      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	4a36      	ldr	r2, [pc, #216]	@ (800fa38 <TIM_Base_SetConfig+0x148>)
 800f95e:	4293      	cmp	r3, r2
 800f960:	d01b      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	4a35      	ldr	r2, [pc, #212]	@ (800fa3c <TIM_Base_SetConfig+0x14c>)
 800f966:	4293      	cmp	r3, r2
 800f968:	d017      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	4a34      	ldr	r2, [pc, #208]	@ (800fa40 <TIM_Base_SetConfig+0x150>)
 800f96e:	4293      	cmp	r3, r2
 800f970:	d013      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	4a33      	ldr	r2, [pc, #204]	@ (800fa44 <TIM_Base_SetConfig+0x154>)
 800f976:	4293      	cmp	r3, r2
 800f978:	d00f      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	4a33      	ldr	r2, [pc, #204]	@ (800fa4c <TIM_Base_SetConfig+0x15c>)
 800f97e:	4293      	cmp	r3, r2
 800f980:	d00b      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	4a32      	ldr	r2, [pc, #200]	@ (800fa50 <TIM_Base_SetConfig+0x160>)
 800f986:	4293      	cmp	r3, r2
 800f988:	d007      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	4a31      	ldr	r2, [pc, #196]	@ (800fa54 <TIM_Base_SetConfig+0x164>)
 800f98e:	4293      	cmp	r3, r2
 800f990:	d003      	beq.n	800f99a <TIM_Base_SetConfig+0xaa>
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	4a2c      	ldr	r2, [pc, #176]	@ (800fa48 <TIM_Base_SetConfig+0x158>)
 800f996:	4293      	cmp	r3, r2
 800f998:	d108      	bne.n	800f9ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f9a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f9a2:	683b      	ldr	r3, [r7, #0]
 800f9a4:	68db      	ldr	r3, [r3, #12]
 800f9a6:	68fa      	ldr	r2, [r7, #12]
 800f9a8:	4313      	orrs	r3, r2
 800f9aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f9b2:	683b      	ldr	r3, [r7, #0]
 800f9b4:	695b      	ldr	r3, [r3, #20]
 800f9b6:	4313      	orrs	r3, r2
 800f9b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	68fa      	ldr	r2, [r7, #12]
 800f9be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	689a      	ldr	r2, [r3, #8]
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	681a      	ldr	r2, [r3, #0]
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	4a18      	ldr	r2, [pc, #96]	@ (800fa34 <TIM_Base_SetConfig+0x144>)
 800f9d4:	4293      	cmp	r3, r2
 800f9d6:	d013      	beq.n	800fa00 <TIM_Base_SetConfig+0x110>
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	4a1a      	ldr	r2, [pc, #104]	@ (800fa44 <TIM_Base_SetConfig+0x154>)
 800f9dc:	4293      	cmp	r3, r2
 800f9de:	d00f      	beq.n	800fa00 <TIM_Base_SetConfig+0x110>
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	4a1a      	ldr	r2, [pc, #104]	@ (800fa4c <TIM_Base_SetConfig+0x15c>)
 800f9e4:	4293      	cmp	r3, r2
 800f9e6:	d00b      	beq.n	800fa00 <TIM_Base_SetConfig+0x110>
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	4a19      	ldr	r2, [pc, #100]	@ (800fa50 <TIM_Base_SetConfig+0x160>)
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	d007      	beq.n	800fa00 <TIM_Base_SetConfig+0x110>
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	4a18      	ldr	r2, [pc, #96]	@ (800fa54 <TIM_Base_SetConfig+0x164>)
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d003      	beq.n	800fa00 <TIM_Base_SetConfig+0x110>
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	4a13      	ldr	r2, [pc, #76]	@ (800fa48 <TIM_Base_SetConfig+0x158>)
 800f9fc:	4293      	cmp	r3, r2
 800f9fe:	d103      	bne.n	800fa08 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	691a      	ldr	r2, [r3, #16]
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	691b      	ldr	r3, [r3, #16]
 800fa12:	f003 0301 	and.w	r3, r3, #1
 800fa16:	2b01      	cmp	r3, #1
 800fa18:	d105      	bne.n	800fa26 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	691b      	ldr	r3, [r3, #16]
 800fa1e:	f023 0201 	bic.w	r2, r3, #1
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	611a      	str	r2, [r3, #16]
  }
}
 800fa26:	bf00      	nop
 800fa28:	3714      	adds	r7, #20
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa30:	4770      	bx	lr
 800fa32:	bf00      	nop
 800fa34:	40012c00 	.word	0x40012c00
 800fa38:	40000400 	.word	0x40000400
 800fa3c:	40000800 	.word	0x40000800
 800fa40:	40000c00 	.word	0x40000c00
 800fa44:	40013400 	.word	0x40013400
 800fa48:	40015000 	.word	0x40015000
 800fa4c:	40014000 	.word	0x40014000
 800fa50:	40014400 	.word	0x40014400
 800fa54:	40014800 	.word	0x40014800

0800fa58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b087      	sub	sp, #28
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
 800fa60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	6a1b      	ldr	r3, [r3, #32]
 800fa66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	6a1b      	ldr	r3, [r3, #32]
 800fa6c:	f023 0201 	bic.w	r2, r3, #1
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	685b      	ldr	r3, [r3, #4]
 800fa78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	699b      	ldr	r3, [r3, #24]
 800fa7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fa86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	f023 0303 	bic.w	r3, r3, #3
 800fa92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	68fa      	ldr	r2, [r7, #12]
 800fa9a:	4313      	orrs	r3, r2
 800fa9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	f023 0302 	bic.w	r3, r3, #2
 800faa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	689b      	ldr	r3, [r3, #8]
 800faaa:	697a      	ldr	r2, [r7, #20]
 800faac:	4313      	orrs	r3, r2
 800faae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	4a30      	ldr	r2, [pc, #192]	@ (800fb74 <TIM_OC1_SetConfig+0x11c>)
 800fab4:	4293      	cmp	r3, r2
 800fab6:	d013      	beq.n	800fae0 <TIM_OC1_SetConfig+0x88>
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	4a2f      	ldr	r2, [pc, #188]	@ (800fb78 <TIM_OC1_SetConfig+0x120>)
 800fabc:	4293      	cmp	r3, r2
 800fabe:	d00f      	beq.n	800fae0 <TIM_OC1_SetConfig+0x88>
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	4a2e      	ldr	r2, [pc, #184]	@ (800fb7c <TIM_OC1_SetConfig+0x124>)
 800fac4:	4293      	cmp	r3, r2
 800fac6:	d00b      	beq.n	800fae0 <TIM_OC1_SetConfig+0x88>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	4a2d      	ldr	r2, [pc, #180]	@ (800fb80 <TIM_OC1_SetConfig+0x128>)
 800facc:	4293      	cmp	r3, r2
 800face:	d007      	beq.n	800fae0 <TIM_OC1_SetConfig+0x88>
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	4a2c      	ldr	r2, [pc, #176]	@ (800fb84 <TIM_OC1_SetConfig+0x12c>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d003      	beq.n	800fae0 <TIM_OC1_SetConfig+0x88>
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	4a2b      	ldr	r2, [pc, #172]	@ (800fb88 <TIM_OC1_SetConfig+0x130>)
 800fadc:	4293      	cmp	r3, r2
 800fade:	d10c      	bne.n	800fafa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fae0:	697b      	ldr	r3, [r7, #20]
 800fae2:	f023 0308 	bic.w	r3, r3, #8
 800fae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	68db      	ldr	r3, [r3, #12]
 800faec:	697a      	ldr	r2, [r7, #20]
 800faee:	4313      	orrs	r3, r2
 800faf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	f023 0304 	bic.w	r3, r3, #4
 800faf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	4a1d      	ldr	r2, [pc, #116]	@ (800fb74 <TIM_OC1_SetConfig+0x11c>)
 800fafe:	4293      	cmp	r3, r2
 800fb00:	d013      	beq.n	800fb2a <TIM_OC1_SetConfig+0xd2>
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	4a1c      	ldr	r2, [pc, #112]	@ (800fb78 <TIM_OC1_SetConfig+0x120>)
 800fb06:	4293      	cmp	r3, r2
 800fb08:	d00f      	beq.n	800fb2a <TIM_OC1_SetConfig+0xd2>
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	4a1b      	ldr	r2, [pc, #108]	@ (800fb7c <TIM_OC1_SetConfig+0x124>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d00b      	beq.n	800fb2a <TIM_OC1_SetConfig+0xd2>
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	4a1a      	ldr	r2, [pc, #104]	@ (800fb80 <TIM_OC1_SetConfig+0x128>)
 800fb16:	4293      	cmp	r3, r2
 800fb18:	d007      	beq.n	800fb2a <TIM_OC1_SetConfig+0xd2>
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	4a19      	ldr	r2, [pc, #100]	@ (800fb84 <TIM_OC1_SetConfig+0x12c>)
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d003      	beq.n	800fb2a <TIM_OC1_SetConfig+0xd2>
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	4a18      	ldr	r2, [pc, #96]	@ (800fb88 <TIM_OC1_SetConfig+0x130>)
 800fb26:	4293      	cmp	r3, r2
 800fb28:	d111      	bne.n	800fb4e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fb32:	693b      	ldr	r3, [r7, #16]
 800fb34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fb38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fb3a:	683b      	ldr	r3, [r7, #0]
 800fb3c:	695b      	ldr	r3, [r3, #20]
 800fb3e:	693a      	ldr	r2, [r7, #16]
 800fb40:	4313      	orrs	r3, r2
 800fb42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	699b      	ldr	r3, [r3, #24]
 800fb48:	693a      	ldr	r2, [r7, #16]
 800fb4a:	4313      	orrs	r3, r2
 800fb4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	693a      	ldr	r2, [r7, #16]
 800fb52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	68fa      	ldr	r2, [r7, #12]
 800fb58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fb5a:	683b      	ldr	r3, [r7, #0]
 800fb5c:	685a      	ldr	r2, [r3, #4]
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	697a      	ldr	r2, [r7, #20]
 800fb66:	621a      	str	r2, [r3, #32]
}
 800fb68:	bf00      	nop
 800fb6a:	371c      	adds	r7, #28
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb72:	4770      	bx	lr
 800fb74:	40012c00 	.word	0x40012c00
 800fb78:	40013400 	.word	0x40013400
 800fb7c:	40014000 	.word	0x40014000
 800fb80:	40014400 	.word	0x40014400
 800fb84:	40014800 	.word	0x40014800
 800fb88:	40015000 	.word	0x40015000

0800fb8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fb8c:	b480      	push	{r7}
 800fb8e:	b087      	sub	sp, #28
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
 800fb94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	6a1b      	ldr	r3, [r3, #32]
 800fb9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	6a1b      	ldr	r3, [r3, #32]
 800fba0:	f023 0210 	bic.w	r2, r3, #16
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	685b      	ldr	r3, [r3, #4]
 800fbac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	699b      	ldr	r3, [r3, #24]
 800fbb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fbba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fbbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fbc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	021b      	lsls	r3, r3, #8
 800fbce:	68fa      	ldr	r2, [r7, #12]
 800fbd0:	4313      	orrs	r3, r2
 800fbd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fbd4:	697b      	ldr	r3, [r7, #20]
 800fbd6:	f023 0320 	bic.w	r3, r3, #32
 800fbda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	689b      	ldr	r3, [r3, #8]
 800fbe0:	011b      	lsls	r3, r3, #4
 800fbe2:	697a      	ldr	r2, [r7, #20]
 800fbe4:	4313      	orrs	r3, r2
 800fbe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	4a2c      	ldr	r2, [pc, #176]	@ (800fc9c <TIM_OC2_SetConfig+0x110>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d007      	beq.n	800fc00 <TIM_OC2_SetConfig+0x74>
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	4a2b      	ldr	r2, [pc, #172]	@ (800fca0 <TIM_OC2_SetConfig+0x114>)
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	d003      	beq.n	800fc00 <TIM_OC2_SetConfig+0x74>
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	4a2a      	ldr	r2, [pc, #168]	@ (800fca4 <TIM_OC2_SetConfig+0x118>)
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d10d      	bne.n	800fc1c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fc06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fc08:	683b      	ldr	r3, [r7, #0]
 800fc0a:	68db      	ldr	r3, [r3, #12]
 800fc0c:	011b      	lsls	r3, r3, #4
 800fc0e:	697a      	ldr	r2, [r7, #20]
 800fc10:	4313      	orrs	r3, r2
 800fc12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	4a1f      	ldr	r2, [pc, #124]	@ (800fc9c <TIM_OC2_SetConfig+0x110>)
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d013      	beq.n	800fc4c <TIM_OC2_SetConfig+0xc0>
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	4a1e      	ldr	r2, [pc, #120]	@ (800fca0 <TIM_OC2_SetConfig+0x114>)
 800fc28:	4293      	cmp	r3, r2
 800fc2a:	d00f      	beq.n	800fc4c <TIM_OC2_SetConfig+0xc0>
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	4a1e      	ldr	r2, [pc, #120]	@ (800fca8 <TIM_OC2_SetConfig+0x11c>)
 800fc30:	4293      	cmp	r3, r2
 800fc32:	d00b      	beq.n	800fc4c <TIM_OC2_SetConfig+0xc0>
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	4a1d      	ldr	r2, [pc, #116]	@ (800fcac <TIM_OC2_SetConfig+0x120>)
 800fc38:	4293      	cmp	r3, r2
 800fc3a:	d007      	beq.n	800fc4c <TIM_OC2_SetConfig+0xc0>
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	4a1c      	ldr	r2, [pc, #112]	@ (800fcb0 <TIM_OC2_SetConfig+0x124>)
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d003      	beq.n	800fc4c <TIM_OC2_SetConfig+0xc0>
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	4a17      	ldr	r2, [pc, #92]	@ (800fca4 <TIM_OC2_SetConfig+0x118>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d113      	bne.n	800fc74 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fc4c:	693b      	ldr	r3, [r7, #16]
 800fc4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fc52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fc54:	693b      	ldr	r3, [r7, #16]
 800fc56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fc5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fc5c:	683b      	ldr	r3, [r7, #0]
 800fc5e:	695b      	ldr	r3, [r3, #20]
 800fc60:	009b      	lsls	r3, r3, #2
 800fc62:	693a      	ldr	r2, [r7, #16]
 800fc64:	4313      	orrs	r3, r2
 800fc66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	699b      	ldr	r3, [r3, #24]
 800fc6c:	009b      	lsls	r3, r3, #2
 800fc6e:	693a      	ldr	r2, [r7, #16]
 800fc70:	4313      	orrs	r3, r2
 800fc72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	693a      	ldr	r2, [r7, #16]
 800fc78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	68fa      	ldr	r2, [r7, #12]
 800fc7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	685a      	ldr	r2, [r3, #4]
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	697a      	ldr	r2, [r7, #20]
 800fc8c:	621a      	str	r2, [r3, #32]
}
 800fc8e:	bf00      	nop
 800fc90:	371c      	adds	r7, #28
 800fc92:	46bd      	mov	sp, r7
 800fc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc98:	4770      	bx	lr
 800fc9a:	bf00      	nop
 800fc9c:	40012c00 	.word	0x40012c00
 800fca0:	40013400 	.word	0x40013400
 800fca4:	40015000 	.word	0x40015000
 800fca8:	40014000 	.word	0x40014000
 800fcac:	40014400 	.word	0x40014400
 800fcb0:	40014800 	.word	0x40014800

0800fcb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fcb4:	b480      	push	{r7}
 800fcb6:	b087      	sub	sp, #28
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	6078      	str	r0, [r7, #4]
 800fcbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	6a1b      	ldr	r3, [r3, #32]
 800fcc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	6a1b      	ldr	r3, [r3, #32]
 800fcc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	685b      	ldr	r3, [r3, #4]
 800fcd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	69db      	ldr	r3, [r3, #28]
 800fcda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	f023 0303 	bic.w	r3, r3, #3
 800fcee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	68fa      	ldr	r2, [r7, #12]
 800fcf6:	4313      	orrs	r3, r2
 800fcf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fd00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	689b      	ldr	r3, [r3, #8]
 800fd06:	021b      	lsls	r3, r3, #8
 800fd08:	697a      	ldr	r2, [r7, #20]
 800fd0a:	4313      	orrs	r3, r2
 800fd0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	4a2b      	ldr	r2, [pc, #172]	@ (800fdc0 <TIM_OC3_SetConfig+0x10c>)
 800fd12:	4293      	cmp	r3, r2
 800fd14:	d007      	beq.n	800fd26 <TIM_OC3_SetConfig+0x72>
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	4a2a      	ldr	r2, [pc, #168]	@ (800fdc4 <TIM_OC3_SetConfig+0x110>)
 800fd1a:	4293      	cmp	r3, r2
 800fd1c:	d003      	beq.n	800fd26 <TIM_OC3_SetConfig+0x72>
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	4a29      	ldr	r2, [pc, #164]	@ (800fdc8 <TIM_OC3_SetConfig+0x114>)
 800fd22:	4293      	cmp	r3, r2
 800fd24:	d10d      	bne.n	800fd42 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fd26:	697b      	ldr	r3, [r7, #20]
 800fd28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fd2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fd2e:	683b      	ldr	r3, [r7, #0]
 800fd30:	68db      	ldr	r3, [r3, #12]
 800fd32:	021b      	lsls	r3, r3, #8
 800fd34:	697a      	ldr	r2, [r7, #20]
 800fd36:	4313      	orrs	r3, r2
 800fd38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fd3a:	697b      	ldr	r3, [r7, #20]
 800fd3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fd40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	4a1e      	ldr	r2, [pc, #120]	@ (800fdc0 <TIM_OC3_SetConfig+0x10c>)
 800fd46:	4293      	cmp	r3, r2
 800fd48:	d013      	beq.n	800fd72 <TIM_OC3_SetConfig+0xbe>
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	4a1d      	ldr	r2, [pc, #116]	@ (800fdc4 <TIM_OC3_SetConfig+0x110>)
 800fd4e:	4293      	cmp	r3, r2
 800fd50:	d00f      	beq.n	800fd72 <TIM_OC3_SetConfig+0xbe>
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	4a1d      	ldr	r2, [pc, #116]	@ (800fdcc <TIM_OC3_SetConfig+0x118>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d00b      	beq.n	800fd72 <TIM_OC3_SetConfig+0xbe>
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	4a1c      	ldr	r2, [pc, #112]	@ (800fdd0 <TIM_OC3_SetConfig+0x11c>)
 800fd5e:	4293      	cmp	r3, r2
 800fd60:	d007      	beq.n	800fd72 <TIM_OC3_SetConfig+0xbe>
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	4a1b      	ldr	r2, [pc, #108]	@ (800fdd4 <TIM_OC3_SetConfig+0x120>)
 800fd66:	4293      	cmp	r3, r2
 800fd68:	d003      	beq.n	800fd72 <TIM_OC3_SetConfig+0xbe>
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	4a16      	ldr	r2, [pc, #88]	@ (800fdc8 <TIM_OC3_SetConfig+0x114>)
 800fd6e:	4293      	cmp	r3, r2
 800fd70:	d113      	bne.n	800fd9a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fd72:	693b      	ldr	r3, [r7, #16]
 800fd74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fd7a:	693b      	ldr	r3, [r7, #16]
 800fd7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fd80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	695b      	ldr	r3, [r3, #20]
 800fd86:	011b      	lsls	r3, r3, #4
 800fd88:	693a      	ldr	r2, [r7, #16]
 800fd8a:	4313      	orrs	r3, r2
 800fd8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	699b      	ldr	r3, [r3, #24]
 800fd92:	011b      	lsls	r3, r3, #4
 800fd94:	693a      	ldr	r2, [r7, #16]
 800fd96:	4313      	orrs	r3, r2
 800fd98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	693a      	ldr	r2, [r7, #16]
 800fd9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	68fa      	ldr	r2, [r7, #12]
 800fda4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	685a      	ldr	r2, [r3, #4]
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	697a      	ldr	r2, [r7, #20]
 800fdb2:	621a      	str	r2, [r3, #32]
}
 800fdb4:	bf00      	nop
 800fdb6:	371c      	adds	r7, #28
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdbe:	4770      	bx	lr
 800fdc0:	40012c00 	.word	0x40012c00
 800fdc4:	40013400 	.word	0x40013400
 800fdc8:	40015000 	.word	0x40015000
 800fdcc:	40014000 	.word	0x40014000
 800fdd0:	40014400 	.word	0x40014400
 800fdd4:	40014800 	.word	0x40014800

0800fdd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fdd8:	b480      	push	{r7}
 800fdda:	b087      	sub	sp, #28
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
 800fde0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6a1b      	ldr	r3, [r3, #32]
 800fde6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6a1b      	ldr	r3, [r3, #32]
 800fdec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	685b      	ldr	r3, [r3, #4]
 800fdf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	69db      	ldr	r3, [r3, #28]
 800fdfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fe06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fe0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fe12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	021b      	lsls	r3, r3, #8
 800fe1a:	68fa      	ldr	r2, [r7, #12]
 800fe1c:	4313      	orrs	r3, r2
 800fe1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fe20:	697b      	ldr	r3, [r7, #20]
 800fe22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fe26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	689b      	ldr	r3, [r3, #8]
 800fe2c:	031b      	lsls	r3, r3, #12
 800fe2e:	697a      	ldr	r2, [r7, #20]
 800fe30:	4313      	orrs	r3, r2
 800fe32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	4a2c      	ldr	r2, [pc, #176]	@ (800fee8 <TIM_OC4_SetConfig+0x110>)
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d007      	beq.n	800fe4c <TIM_OC4_SetConfig+0x74>
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	4a2b      	ldr	r2, [pc, #172]	@ (800feec <TIM_OC4_SetConfig+0x114>)
 800fe40:	4293      	cmp	r3, r2
 800fe42:	d003      	beq.n	800fe4c <TIM_OC4_SetConfig+0x74>
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	4a2a      	ldr	r2, [pc, #168]	@ (800fef0 <TIM_OC4_SetConfig+0x118>)
 800fe48:	4293      	cmp	r3, r2
 800fe4a:	d10d      	bne.n	800fe68 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fe52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	68db      	ldr	r3, [r3, #12]
 800fe58:	031b      	lsls	r3, r3, #12
 800fe5a:	697a      	ldr	r2, [r7, #20]
 800fe5c:	4313      	orrs	r3, r2
 800fe5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800fe60:	697b      	ldr	r3, [r7, #20]
 800fe62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fe66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	4a1f      	ldr	r2, [pc, #124]	@ (800fee8 <TIM_OC4_SetConfig+0x110>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d013      	beq.n	800fe98 <TIM_OC4_SetConfig+0xc0>
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	4a1e      	ldr	r2, [pc, #120]	@ (800feec <TIM_OC4_SetConfig+0x114>)
 800fe74:	4293      	cmp	r3, r2
 800fe76:	d00f      	beq.n	800fe98 <TIM_OC4_SetConfig+0xc0>
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	4a1e      	ldr	r2, [pc, #120]	@ (800fef4 <TIM_OC4_SetConfig+0x11c>)
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	d00b      	beq.n	800fe98 <TIM_OC4_SetConfig+0xc0>
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	4a1d      	ldr	r2, [pc, #116]	@ (800fef8 <TIM_OC4_SetConfig+0x120>)
 800fe84:	4293      	cmp	r3, r2
 800fe86:	d007      	beq.n	800fe98 <TIM_OC4_SetConfig+0xc0>
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	4a1c      	ldr	r2, [pc, #112]	@ (800fefc <TIM_OC4_SetConfig+0x124>)
 800fe8c:	4293      	cmp	r3, r2
 800fe8e:	d003      	beq.n	800fe98 <TIM_OC4_SetConfig+0xc0>
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	4a17      	ldr	r2, [pc, #92]	@ (800fef0 <TIM_OC4_SetConfig+0x118>)
 800fe94:	4293      	cmp	r3, r2
 800fe96:	d113      	bne.n	800fec0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fe9e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800fea0:	693b      	ldr	r3, [r7, #16]
 800fea2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fea6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	695b      	ldr	r3, [r3, #20]
 800feac:	019b      	lsls	r3, r3, #6
 800feae:	693a      	ldr	r2, [r7, #16]
 800feb0:	4313      	orrs	r3, r2
 800feb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	699b      	ldr	r3, [r3, #24]
 800feb8:	019b      	lsls	r3, r3, #6
 800feba:	693a      	ldr	r2, [r7, #16]
 800febc:	4313      	orrs	r3, r2
 800febe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	693a      	ldr	r2, [r7, #16]
 800fec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	68fa      	ldr	r2, [r7, #12]
 800feca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	685a      	ldr	r2, [r3, #4]
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	697a      	ldr	r2, [r7, #20]
 800fed8:	621a      	str	r2, [r3, #32]
}
 800feda:	bf00      	nop
 800fedc:	371c      	adds	r7, #28
 800fede:	46bd      	mov	sp, r7
 800fee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee4:	4770      	bx	lr
 800fee6:	bf00      	nop
 800fee8:	40012c00 	.word	0x40012c00
 800feec:	40013400 	.word	0x40013400
 800fef0:	40015000 	.word	0x40015000
 800fef4:	40014000 	.word	0x40014000
 800fef8:	40014400 	.word	0x40014400
 800fefc:	40014800 	.word	0x40014800

0800ff00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ff00:	b480      	push	{r7}
 800ff02:	b087      	sub	sp, #28
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6a1b      	ldr	r3, [r3, #32]
 800ff0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	6a1b      	ldr	r3, [r3, #32]
 800ff14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ff26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ff2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ff32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	68fa      	ldr	r2, [r7, #12]
 800ff3a:	4313      	orrs	r3, r2
 800ff3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ff44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ff46:	683b      	ldr	r3, [r7, #0]
 800ff48:	689b      	ldr	r3, [r3, #8]
 800ff4a:	041b      	lsls	r3, r3, #16
 800ff4c:	693a      	ldr	r2, [r7, #16]
 800ff4e:	4313      	orrs	r3, r2
 800ff50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	4a19      	ldr	r2, [pc, #100]	@ (800ffbc <TIM_OC5_SetConfig+0xbc>)
 800ff56:	4293      	cmp	r3, r2
 800ff58:	d013      	beq.n	800ff82 <TIM_OC5_SetConfig+0x82>
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	4a18      	ldr	r2, [pc, #96]	@ (800ffc0 <TIM_OC5_SetConfig+0xc0>)
 800ff5e:	4293      	cmp	r3, r2
 800ff60:	d00f      	beq.n	800ff82 <TIM_OC5_SetConfig+0x82>
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	4a17      	ldr	r2, [pc, #92]	@ (800ffc4 <TIM_OC5_SetConfig+0xc4>)
 800ff66:	4293      	cmp	r3, r2
 800ff68:	d00b      	beq.n	800ff82 <TIM_OC5_SetConfig+0x82>
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	4a16      	ldr	r2, [pc, #88]	@ (800ffc8 <TIM_OC5_SetConfig+0xc8>)
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	d007      	beq.n	800ff82 <TIM_OC5_SetConfig+0x82>
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	4a15      	ldr	r2, [pc, #84]	@ (800ffcc <TIM_OC5_SetConfig+0xcc>)
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d003      	beq.n	800ff82 <TIM_OC5_SetConfig+0x82>
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	4a14      	ldr	r2, [pc, #80]	@ (800ffd0 <TIM_OC5_SetConfig+0xd0>)
 800ff7e:	4293      	cmp	r3, r2
 800ff80:	d109      	bne.n	800ff96 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ff82:	697b      	ldr	r3, [r7, #20]
 800ff84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ff88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ff8a:	683b      	ldr	r3, [r7, #0]
 800ff8c:	695b      	ldr	r3, [r3, #20]
 800ff8e:	021b      	lsls	r3, r3, #8
 800ff90:	697a      	ldr	r2, [r7, #20]
 800ff92:	4313      	orrs	r3, r2
 800ff94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	697a      	ldr	r2, [r7, #20]
 800ff9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	68fa      	ldr	r2, [r7, #12]
 800ffa0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	685a      	ldr	r2, [r3, #4]
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	693a      	ldr	r2, [r7, #16]
 800ffae:	621a      	str	r2, [r3, #32]
}
 800ffb0:	bf00      	nop
 800ffb2:	371c      	adds	r7, #28
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr
 800ffbc:	40012c00 	.word	0x40012c00
 800ffc0:	40013400 	.word	0x40013400
 800ffc4:	40014000 	.word	0x40014000
 800ffc8:	40014400 	.word	0x40014400
 800ffcc:	40014800 	.word	0x40014800
 800ffd0:	40015000 	.word	0x40015000

0800ffd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ffd4:	b480      	push	{r7}
 800ffd6:	b087      	sub	sp, #28
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
 800ffdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	6a1b      	ldr	r3, [r3, #32]
 800ffe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	6a1b      	ldr	r3, [r3, #32]
 800ffe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	685b      	ldr	r3, [r3, #4]
 800fff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8010002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010008:	683b      	ldr	r3, [r7, #0]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	021b      	lsls	r3, r3, #8
 801000e:	68fa      	ldr	r2, [r7, #12]
 8010010:	4313      	orrs	r3, r2
 8010012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010014:	693b      	ldr	r3, [r7, #16]
 8010016:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801001a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801001c:	683b      	ldr	r3, [r7, #0]
 801001e:	689b      	ldr	r3, [r3, #8]
 8010020:	051b      	lsls	r3, r3, #20
 8010022:	693a      	ldr	r2, [r7, #16]
 8010024:	4313      	orrs	r3, r2
 8010026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	4a1a      	ldr	r2, [pc, #104]	@ (8010094 <TIM_OC6_SetConfig+0xc0>)
 801002c:	4293      	cmp	r3, r2
 801002e:	d013      	beq.n	8010058 <TIM_OC6_SetConfig+0x84>
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	4a19      	ldr	r2, [pc, #100]	@ (8010098 <TIM_OC6_SetConfig+0xc4>)
 8010034:	4293      	cmp	r3, r2
 8010036:	d00f      	beq.n	8010058 <TIM_OC6_SetConfig+0x84>
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	4a18      	ldr	r2, [pc, #96]	@ (801009c <TIM_OC6_SetConfig+0xc8>)
 801003c:	4293      	cmp	r3, r2
 801003e:	d00b      	beq.n	8010058 <TIM_OC6_SetConfig+0x84>
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	4a17      	ldr	r2, [pc, #92]	@ (80100a0 <TIM_OC6_SetConfig+0xcc>)
 8010044:	4293      	cmp	r3, r2
 8010046:	d007      	beq.n	8010058 <TIM_OC6_SetConfig+0x84>
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	4a16      	ldr	r2, [pc, #88]	@ (80100a4 <TIM_OC6_SetConfig+0xd0>)
 801004c:	4293      	cmp	r3, r2
 801004e:	d003      	beq.n	8010058 <TIM_OC6_SetConfig+0x84>
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	4a15      	ldr	r2, [pc, #84]	@ (80100a8 <TIM_OC6_SetConfig+0xd4>)
 8010054:	4293      	cmp	r3, r2
 8010056:	d109      	bne.n	801006c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010058:	697b      	ldr	r3, [r7, #20]
 801005a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801005e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	695b      	ldr	r3, [r3, #20]
 8010064:	029b      	lsls	r3, r3, #10
 8010066:	697a      	ldr	r2, [r7, #20]
 8010068:	4313      	orrs	r3, r2
 801006a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	697a      	ldr	r2, [r7, #20]
 8010070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	68fa      	ldr	r2, [r7, #12]
 8010076:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	685a      	ldr	r2, [r3, #4]
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	693a      	ldr	r2, [r7, #16]
 8010084:	621a      	str	r2, [r3, #32]
}
 8010086:	bf00      	nop
 8010088:	371c      	adds	r7, #28
 801008a:	46bd      	mov	sp, r7
 801008c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010090:	4770      	bx	lr
 8010092:	bf00      	nop
 8010094:	40012c00 	.word	0x40012c00
 8010098:	40013400 	.word	0x40013400
 801009c:	40014000 	.word	0x40014000
 80100a0:	40014400 	.word	0x40014400
 80100a4:	40014800 	.word	0x40014800
 80100a8:	40015000 	.word	0x40015000

080100ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80100ac:	b480      	push	{r7}
 80100ae:	b087      	sub	sp, #28
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	60f8      	str	r0, [r7, #12]
 80100b4:	60b9      	str	r1, [r7, #8]
 80100b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	6a1b      	ldr	r3, [r3, #32]
 80100bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	6a1b      	ldr	r3, [r3, #32]
 80100c2:	f023 0201 	bic.w	r2, r3, #1
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	699b      	ldr	r3, [r3, #24]
 80100ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80100d0:	693b      	ldr	r3, [r7, #16]
 80100d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80100d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	011b      	lsls	r3, r3, #4
 80100dc:	693a      	ldr	r2, [r7, #16]
 80100de:	4313      	orrs	r3, r2
 80100e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80100e2:	697b      	ldr	r3, [r7, #20]
 80100e4:	f023 030a 	bic.w	r3, r3, #10
 80100e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80100ea:	697a      	ldr	r2, [r7, #20]
 80100ec:	68bb      	ldr	r3, [r7, #8]
 80100ee:	4313      	orrs	r3, r2
 80100f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	693a      	ldr	r2, [r7, #16]
 80100f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	697a      	ldr	r2, [r7, #20]
 80100fc:	621a      	str	r2, [r3, #32]
}
 80100fe:	bf00      	nop
 8010100:	371c      	adds	r7, #28
 8010102:	46bd      	mov	sp, r7
 8010104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010108:	4770      	bx	lr

0801010a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801010a:	b480      	push	{r7}
 801010c:	b087      	sub	sp, #28
 801010e:	af00      	add	r7, sp, #0
 8010110:	60f8      	str	r0, [r7, #12]
 8010112:	60b9      	str	r1, [r7, #8]
 8010114:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	6a1b      	ldr	r3, [r3, #32]
 801011a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	6a1b      	ldr	r3, [r3, #32]
 8010120:	f023 0210 	bic.w	r2, r3, #16
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	699b      	ldr	r3, [r3, #24]
 801012c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801012e:	693b      	ldr	r3, [r7, #16]
 8010130:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010134:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	031b      	lsls	r3, r3, #12
 801013a:	693a      	ldr	r2, [r7, #16]
 801013c:	4313      	orrs	r3, r2
 801013e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010140:	697b      	ldr	r3, [r7, #20]
 8010142:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010146:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010148:	68bb      	ldr	r3, [r7, #8]
 801014a:	011b      	lsls	r3, r3, #4
 801014c:	697a      	ldr	r2, [r7, #20]
 801014e:	4313      	orrs	r3, r2
 8010150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	693a      	ldr	r2, [r7, #16]
 8010156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	697a      	ldr	r2, [r7, #20]
 801015c:	621a      	str	r2, [r3, #32]
}
 801015e:	bf00      	nop
 8010160:	371c      	adds	r7, #28
 8010162:	46bd      	mov	sp, r7
 8010164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010168:	4770      	bx	lr

0801016a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801016a:	b480      	push	{r7}
 801016c:	b085      	sub	sp, #20
 801016e:	af00      	add	r7, sp, #0
 8010170:	6078      	str	r0, [r7, #4]
 8010172:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	689b      	ldr	r3, [r3, #8]
 8010178:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010184:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010186:	683a      	ldr	r2, [r7, #0]
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	4313      	orrs	r3, r2
 801018c:	f043 0307 	orr.w	r3, r3, #7
 8010190:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	68fa      	ldr	r2, [r7, #12]
 8010196:	609a      	str	r2, [r3, #8]
}
 8010198:	bf00      	nop
 801019a:	3714      	adds	r7, #20
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b087      	sub	sp, #28
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	60b9      	str	r1, [r7, #8]
 80101ae:	607a      	str	r2, [r7, #4]
 80101b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	689b      	ldr	r3, [r3, #8]
 80101b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80101b8:	697b      	ldr	r3, [r7, #20]
 80101ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80101be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80101c0:	683b      	ldr	r3, [r7, #0]
 80101c2:	021a      	lsls	r2, r3, #8
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	431a      	orrs	r2, r3
 80101c8:	68bb      	ldr	r3, [r7, #8]
 80101ca:	4313      	orrs	r3, r2
 80101cc:	697a      	ldr	r2, [r7, #20]
 80101ce:	4313      	orrs	r3, r2
 80101d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	697a      	ldr	r2, [r7, #20]
 80101d6:	609a      	str	r2, [r3, #8]
}
 80101d8:	bf00      	nop
 80101da:	371c      	adds	r7, #28
 80101dc:	46bd      	mov	sp, r7
 80101de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e2:	4770      	bx	lr

080101e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80101e4:	b480      	push	{r7}
 80101e6:	b087      	sub	sp, #28
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	60f8      	str	r0, [r7, #12]
 80101ec:	60b9      	str	r1, [r7, #8]
 80101ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80101f0:	68bb      	ldr	r3, [r7, #8]
 80101f2:	f003 031f 	and.w	r3, r3, #31
 80101f6:	2201      	movs	r2, #1
 80101f8:	fa02 f303 	lsl.w	r3, r2, r3
 80101fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	6a1a      	ldr	r2, [r3, #32]
 8010202:	697b      	ldr	r3, [r7, #20]
 8010204:	43db      	mvns	r3, r3
 8010206:	401a      	ands	r2, r3
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	6a1a      	ldr	r2, [r3, #32]
 8010210:	68bb      	ldr	r3, [r7, #8]
 8010212:	f003 031f 	and.w	r3, r3, #31
 8010216:	6879      	ldr	r1, [r7, #4]
 8010218:	fa01 f303 	lsl.w	r3, r1, r3
 801021c:	431a      	orrs	r2, r3
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	621a      	str	r2, [r3, #32]
}
 8010222:	bf00      	nop
 8010224:	371c      	adds	r7, #28
 8010226:	46bd      	mov	sp, r7
 8010228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801022c:	4770      	bx	lr
	...

08010230 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010230:	b480      	push	{r7}
 8010232:	b085      	sub	sp, #20
 8010234:	af00      	add	r7, sp, #0
 8010236:	6078      	str	r0, [r7, #4]
 8010238:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010240:	2b01      	cmp	r3, #1
 8010242:	d101      	bne.n	8010248 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010244:	2302      	movs	r3, #2
 8010246:	e074      	b.n	8010332 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	2201      	movs	r2, #1
 801024c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	2202      	movs	r2, #2
 8010254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	685b      	ldr	r3, [r3, #4]
 801025e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	689b      	ldr	r3, [r3, #8]
 8010266:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	4a34      	ldr	r2, [pc, #208]	@ (8010340 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801026e:	4293      	cmp	r3, r2
 8010270:	d009      	beq.n	8010286 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	4a33      	ldr	r2, [pc, #204]	@ (8010344 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010278:	4293      	cmp	r3, r2
 801027a:	d004      	beq.n	8010286 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	4a31      	ldr	r2, [pc, #196]	@ (8010348 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010282:	4293      	cmp	r3, r2
 8010284:	d108      	bne.n	8010298 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801028c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801028e:	683b      	ldr	r3, [r7, #0]
 8010290:	685b      	ldr	r3, [r3, #4]
 8010292:	68fa      	ldr	r2, [r7, #12]
 8010294:	4313      	orrs	r3, r2
 8010296:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 801029e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80102a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	68fa      	ldr	r2, [r7, #12]
 80102aa:	4313      	orrs	r3, r2
 80102ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	68fa      	ldr	r2, [r7, #12]
 80102b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	4a21      	ldr	r2, [pc, #132]	@ (8010340 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80102bc:	4293      	cmp	r3, r2
 80102be:	d022      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80102c8:	d01d      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	4a1f      	ldr	r2, [pc, #124]	@ (801034c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80102d0:	4293      	cmp	r3, r2
 80102d2:	d018      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	4a1d      	ldr	r2, [pc, #116]	@ (8010350 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80102da:	4293      	cmp	r3, r2
 80102dc:	d013      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	4a1c      	ldr	r2, [pc, #112]	@ (8010354 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80102e4:	4293      	cmp	r3, r2
 80102e6:	d00e      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	4a15      	ldr	r2, [pc, #84]	@ (8010344 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80102ee:	4293      	cmp	r3, r2
 80102f0:	d009      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	4a18      	ldr	r2, [pc, #96]	@ (8010358 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80102f8:	4293      	cmp	r3, r2
 80102fa:	d004      	beq.n	8010306 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	4a11      	ldr	r2, [pc, #68]	@ (8010348 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010302:	4293      	cmp	r3, r2
 8010304:	d10c      	bne.n	8010320 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801030c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801030e:	683b      	ldr	r3, [r7, #0]
 8010310:	689b      	ldr	r3, [r3, #8]
 8010312:	68ba      	ldr	r2, [r7, #8]
 8010314:	4313      	orrs	r3, r2
 8010316:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	68ba      	ldr	r2, [r7, #8]
 801031e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	2201      	movs	r2, #1
 8010324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	2200      	movs	r2, #0
 801032c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010330:	2300      	movs	r3, #0
}
 8010332:	4618      	mov	r0, r3
 8010334:	3714      	adds	r7, #20
 8010336:	46bd      	mov	sp, r7
 8010338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033c:	4770      	bx	lr
 801033e:	bf00      	nop
 8010340:	40012c00 	.word	0x40012c00
 8010344:	40013400 	.word	0x40013400
 8010348:	40015000 	.word	0x40015000
 801034c:	40000400 	.word	0x40000400
 8010350:	40000800 	.word	0x40000800
 8010354:	40000c00 	.word	0x40000c00
 8010358:	40014000 	.word	0x40014000

0801035c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801035c:	b480      	push	{r7}
 801035e:	b085      	sub	sp, #20
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
 8010364:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010366:	2300      	movs	r3, #0
 8010368:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010370:	2b01      	cmp	r3, #1
 8010372:	d101      	bne.n	8010378 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010374:	2302      	movs	r3, #2
 8010376:	e078      	b.n	801046a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2201      	movs	r2, #1
 801037c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8010386:	683b      	ldr	r3, [r7, #0]
 8010388:	68db      	ldr	r3, [r3, #12]
 801038a:	4313      	orrs	r3, r2
 801038c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010394:	683b      	ldr	r3, [r7, #0]
 8010396:	689b      	ldr	r3, [r3, #8]
 8010398:	4313      	orrs	r3, r2
 801039a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	685b      	ldr	r3, [r3, #4]
 80103a6:	4313      	orrs	r3, r2
 80103a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	4313      	orrs	r3, r2
 80103b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	4313      	orrs	r3, r2
 80103c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80103cc:	683b      	ldr	r3, [r7, #0]
 80103ce:	695b      	ldr	r3, [r3, #20]
 80103d0:	4313      	orrs	r3, r2
 80103d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80103da:	683b      	ldr	r3, [r7, #0]
 80103dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103de:	4313      	orrs	r3, r2
 80103e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	699b      	ldr	r3, [r3, #24]
 80103ec:	041b      	lsls	r3, r3, #16
 80103ee:	4313      	orrs	r3, r2
 80103f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80103f8:	683b      	ldr	r3, [r7, #0]
 80103fa:	69db      	ldr	r3, [r3, #28]
 80103fc:	4313      	orrs	r3, r2
 80103fe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	4a1c      	ldr	r2, [pc, #112]	@ (8010478 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8010406:	4293      	cmp	r3, r2
 8010408:	d009      	beq.n	801041e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	4a1b      	ldr	r2, [pc, #108]	@ (801047c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8010410:	4293      	cmp	r3, r2
 8010412:	d004      	beq.n	801041e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	4a19      	ldr	r2, [pc, #100]	@ (8010480 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 801041a:	4293      	cmp	r3, r2
 801041c:	d11c      	bne.n	8010458 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010428:	051b      	lsls	r3, r3, #20
 801042a:	4313      	orrs	r3, r2
 801042c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010434:	683b      	ldr	r3, [r7, #0]
 8010436:	6a1b      	ldr	r3, [r3, #32]
 8010438:	4313      	orrs	r3, r2
 801043a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010442:	683b      	ldr	r3, [r7, #0]
 8010444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010446:	4313      	orrs	r3, r2
 8010448:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010454:	4313      	orrs	r3, r2
 8010456:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	68fa      	ldr	r2, [r7, #12]
 801045e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	2200      	movs	r2, #0
 8010464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010468:	2300      	movs	r3, #0
}
 801046a:	4618      	mov	r0, r3
 801046c:	3714      	adds	r7, #20
 801046e:	46bd      	mov	sp, r7
 8010470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010474:	4770      	bx	lr
 8010476:	bf00      	nop
 8010478:	40012c00 	.word	0x40012c00
 801047c:	40013400 	.word	0x40013400
 8010480:	40015000 	.word	0x40015000

08010484 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010484:	b480      	push	{r7}
 8010486:	b083      	sub	sp, #12
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801048c:	bf00      	nop
 801048e:	370c      	adds	r7, #12
 8010490:	46bd      	mov	sp, r7
 8010492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010496:	4770      	bx	lr

08010498 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010498:	b480      	push	{r7}
 801049a:	b083      	sub	sp, #12
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80104a0:	bf00      	nop
 80104a2:	370c      	adds	r7, #12
 80104a4:	46bd      	mov	sp, r7
 80104a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104aa:	4770      	bx	lr

080104ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80104ac:	b480      	push	{r7}
 80104ae:	b083      	sub	sp, #12
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80104b4:	bf00      	nop
 80104b6:	370c      	adds	r7, #12
 80104b8:	46bd      	mov	sp, r7
 80104ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104be:	4770      	bx	lr

080104c0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80104c0:	b480      	push	{r7}
 80104c2:	b083      	sub	sp, #12
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80104c8:	bf00      	nop
 80104ca:	370c      	adds	r7, #12
 80104cc:	46bd      	mov	sp, r7
 80104ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d2:	4770      	bx	lr

080104d4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80104d4:	b480      	push	{r7}
 80104d6:	b083      	sub	sp, #12
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80104dc:	bf00      	nop
 80104de:	370c      	adds	r7, #12
 80104e0:	46bd      	mov	sp, r7
 80104e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e6:	4770      	bx	lr

080104e8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80104e8:	b480      	push	{r7}
 80104ea:	b083      	sub	sp, #12
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80104f0:	bf00      	nop
 80104f2:	370c      	adds	r7, #12
 80104f4:	46bd      	mov	sp, r7
 80104f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fa:	4770      	bx	lr

080104fc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80104fc:	b480      	push	{r7}
 80104fe:	b083      	sub	sp, #12
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8010504:	bf00      	nop
 8010506:	370c      	adds	r7, #12
 8010508:	46bd      	mov	sp, r7
 801050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050e:	4770      	bx	lr

08010510 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b082      	sub	sp, #8
 8010514:	af00      	add	r7, sp, #0
 8010516:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d101      	bne.n	8010522 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 801051e:	2301      	movs	r3, #1
 8010520:	e04a      	b.n	80105b8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010528:	2b00      	cmp	r3, #0
 801052a:	d106      	bne.n	801053a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2200      	movs	r2, #0
 8010530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010534:	6878      	ldr	r0, [r7, #4]
 8010536:	f7f9 fded 	bl	800a114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	2224      	movs	r2, #36	@ 0x24
 801053e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	681a      	ldr	r2, [r3, #0]
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	f022 0201 	bic.w	r2, r2, #1
 8010550:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010556:	2b00      	cmp	r3, #0
 8010558:	d002      	beq.n	8010560 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801055a:	6878      	ldr	r0, [r7, #4]
 801055c:	f001 f8a2 	bl	80116a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010560:	6878      	ldr	r0, [r7, #4]
 8010562:	f000 fda3 	bl	80110ac <UART_SetConfig>
 8010566:	4603      	mov	r3, r0
 8010568:	2b01      	cmp	r3, #1
 801056a:	d101      	bne.n	8010570 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 801056c:	2301      	movs	r3, #1
 801056e:	e023      	b.n	80105b8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	685a      	ldr	r2, [r3, #4]
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801057e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	689a      	ldr	r2, [r3, #8]
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 801058e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	689a      	ldr	r2, [r3, #8]
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	f042 0208 	orr.w	r2, r2, #8
 801059e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	681a      	ldr	r2, [r3, #0]
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	f042 0201 	orr.w	r2, r2, #1
 80105ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	f001 f919 	bl	80117e8 <UART_CheckIdleState>
 80105b6:	4603      	mov	r3, r0
}
 80105b8:	4618      	mov	r0, r3
 80105ba:	3708      	adds	r7, #8
 80105bc:	46bd      	mov	sp, r7
 80105be:	bd80      	pop	{r7, pc}

080105c0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b08a      	sub	sp, #40	@ 0x28
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	60f8      	str	r0, [r7, #12]
 80105c8:	60b9      	str	r1, [r7, #8]
 80105ca:	4613      	mov	r3, r2
 80105cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80105d4:	2b20      	cmp	r3, #32
 80105d6:	d167      	bne.n	80106a8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d002      	beq.n	80105e4 <HAL_UART_Transmit_DMA+0x24>
 80105de:	88fb      	ldrh	r3, [r7, #6]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d101      	bne.n	80105e8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80105e4:	2301      	movs	r3, #1
 80105e6:	e060      	b.n	80106aa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	68ba      	ldr	r2, [r7, #8]
 80105ec:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	88fa      	ldrh	r2, [r7, #6]
 80105f2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	88fa      	ldrh	r2, [r7, #6]
 80105fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	2200      	movs	r2, #0
 8010602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	2221      	movs	r2, #33	@ 0x21
 801060a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010612:	2b00      	cmp	r3, #0
 8010614:	d028      	beq.n	8010668 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801061a:	4a26      	ldr	r2, [pc, #152]	@ (80106b4 <HAL_UART_Transmit_DMA+0xf4>)
 801061c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010622:	4a25      	ldr	r2, [pc, #148]	@ (80106b8 <HAL_UART_Transmit_DMA+0xf8>)
 8010624:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801062a:	4a24      	ldr	r2, [pc, #144]	@ (80106bc <HAL_UART_Transmit_DMA+0xfc>)
 801062c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010632:	2200      	movs	r2, #0
 8010634:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801063e:	4619      	mov	r1, r3
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	3328      	adds	r3, #40	@ 0x28
 8010646:	461a      	mov	r2, r3
 8010648:	88fb      	ldrh	r3, [r7, #6]
 801064a:	f7fc f821 	bl	800c690 <HAL_DMA_Start_IT>
 801064e:	4603      	mov	r3, r0
 8010650:	2b00      	cmp	r3, #0
 8010652:	d009      	beq.n	8010668 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	2210      	movs	r2, #16
 8010658:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	2220      	movs	r2, #32
 8010660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8010664:	2301      	movs	r3, #1
 8010666:	e020      	b.n	80106aa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	2240      	movs	r2, #64	@ 0x40
 801066e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	3308      	adds	r3, #8
 8010676:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010678:	697b      	ldr	r3, [r7, #20]
 801067a:	e853 3f00 	ldrex	r3, [r3]
 801067e:	613b      	str	r3, [r7, #16]
   return(result);
 8010680:	693b      	ldr	r3, [r7, #16]
 8010682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010686:	627b      	str	r3, [r7, #36]	@ 0x24
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	3308      	adds	r3, #8
 801068e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010690:	623a      	str	r2, [r7, #32]
 8010692:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010694:	69f9      	ldr	r1, [r7, #28]
 8010696:	6a3a      	ldr	r2, [r7, #32]
 8010698:	e841 2300 	strex	r3, r2, [r1]
 801069c:	61bb      	str	r3, [r7, #24]
   return(result);
 801069e:	69bb      	ldr	r3, [r7, #24]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d1e5      	bne.n	8010670 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80106a4:	2300      	movs	r3, #0
 80106a6:	e000      	b.n	80106aa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80106a8:	2302      	movs	r3, #2
  }
}
 80106aa:	4618      	mov	r0, r3
 80106ac:	3728      	adds	r7, #40	@ 0x28
 80106ae:	46bd      	mov	sp, r7
 80106b0:	bd80      	pop	{r7, pc}
 80106b2:	bf00      	nop
 80106b4:	08011cb3 	.word	0x08011cb3
 80106b8:	08011d4d 	.word	0x08011d4d
 80106bc:	08011ed3 	.word	0x08011ed3

080106c0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b08a      	sub	sp, #40	@ 0x28
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	60f8      	str	r0, [r7, #12]
 80106c8:	60b9      	str	r1, [r7, #8]
 80106ca:	4613      	mov	r3, r2
 80106cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80106d4:	2b20      	cmp	r3, #32
 80106d6:	d137      	bne.n	8010748 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80106d8:	68bb      	ldr	r3, [r7, #8]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d002      	beq.n	80106e4 <HAL_UART_Receive_DMA+0x24>
 80106de:	88fb      	ldrh	r3, [r7, #6]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d101      	bne.n	80106e8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80106e4:	2301      	movs	r3, #1
 80106e6:	e030      	b.n	801074a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	2200      	movs	r2, #0
 80106ec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	4a18      	ldr	r2, [pc, #96]	@ (8010754 <HAL_UART_Receive_DMA+0x94>)
 80106f4:	4293      	cmp	r3, r2
 80106f6:	d01f      	beq.n	8010738 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	685b      	ldr	r3, [r3, #4]
 80106fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010702:	2b00      	cmp	r3, #0
 8010704:	d018      	beq.n	8010738 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	e853 3f00 	ldrex	r3, [r3]
 8010712:	613b      	str	r3, [r7, #16]
   return(result);
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801071a:	627b      	str	r3, [r7, #36]	@ 0x24
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	461a      	mov	r2, r3
 8010722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010724:	623b      	str	r3, [r7, #32]
 8010726:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010728:	69f9      	ldr	r1, [r7, #28]
 801072a:	6a3a      	ldr	r2, [r7, #32]
 801072c:	e841 2300 	strex	r3, r2, [r1]
 8010730:	61bb      	str	r3, [r7, #24]
   return(result);
 8010732:	69bb      	ldr	r3, [r7, #24]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d1e6      	bne.n	8010706 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010738:	88fb      	ldrh	r3, [r7, #6]
 801073a:	461a      	mov	r2, r3
 801073c:	68b9      	ldr	r1, [r7, #8]
 801073e:	68f8      	ldr	r0, [r7, #12]
 8010740:	f001 f96a 	bl	8011a18 <UART_Start_Receive_DMA>
 8010744:	4603      	mov	r3, r0
 8010746:	e000      	b.n	801074a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010748:	2302      	movs	r3, #2
  }
}
 801074a:	4618      	mov	r0, r3
 801074c:	3728      	adds	r7, #40	@ 0x28
 801074e:	46bd      	mov	sp, r7
 8010750:	bd80      	pop	{r7, pc}
 8010752:	bf00      	nop
 8010754:	40008000 	.word	0x40008000

08010758 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8010758:	b580      	push	{r7, lr}
 801075a:	b090      	sub	sp, #64	@ 0x40
 801075c:	af00      	add	r7, sp, #0
 801075e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010766:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801076e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	689b      	ldr	r3, [r3, #8]
 8010776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801077a:	2b80      	cmp	r3, #128	@ 0x80
 801077c:	d139      	bne.n	80107f2 <HAL_UART_DMAStop+0x9a>
 801077e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010780:	2b21      	cmp	r3, #33	@ 0x21
 8010782:	d136      	bne.n	80107f2 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	3308      	adds	r3, #8
 801078a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801078c:	6a3b      	ldr	r3, [r7, #32]
 801078e:	e853 3f00 	ldrex	r3, [r3]
 8010792:	61fb      	str	r3, [r7, #28]
   return(result);
 8010794:	69fb      	ldr	r3, [r7, #28]
 8010796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801079a:	637b      	str	r3, [r7, #52]	@ 0x34
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	3308      	adds	r3, #8
 80107a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80107a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80107a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80107aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80107ac:	e841 2300 	strex	r3, r2, [r1]
 80107b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80107b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d1e5      	bne.n	8010784 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d015      	beq.n	80107ec <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80107c4:	4618      	mov	r0, r3
 80107c6:	f7fb ffde 	bl	800c786 <HAL_DMA_Abort>
 80107ca:	4603      	mov	r3, r0
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d00d      	beq.n	80107ec <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80107d4:	4618      	mov	r0, r3
 80107d6:	f7fc f945 	bl	800ca64 <HAL_DMA_GetError>
 80107da:	4603      	mov	r3, r0
 80107dc:	2b20      	cmp	r3, #32
 80107de:	d105      	bne.n	80107ec <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	2210      	movs	r2, #16
 80107e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80107e8:	2303      	movs	r3, #3
 80107ea:	e047      	b.n	801087c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80107ec:	6878      	ldr	r0, [r7, #4]
 80107ee:	f001 f9b9 	bl	8011b64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	689b      	ldr	r3, [r3, #8]
 80107f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107fc:	2b40      	cmp	r3, #64	@ 0x40
 80107fe:	d13c      	bne.n	801087a <HAL_UART_DMAStop+0x122>
 8010800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010802:	2b22      	cmp	r3, #34	@ 0x22
 8010804:	d139      	bne.n	801087a <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	3308      	adds	r3, #8
 801080c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	e853 3f00 	ldrex	r3, [r3]
 8010814:	60bb      	str	r3, [r7, #8]
   return(result);
 8010816:	68bb      	ldr	r3, [r7, #8]
 8010818:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801081c:	633b      	str	r3, [r7, #48]	@ 0x30
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	3308      	adds	r3, #8
 8010824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010826:	61ba      	str	r2, [r7, #24]
 8010828:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801082a:	6979      	ldr	r1, [r7, #20]
 801082c:	69ba      	ldr	r2, [r7, #24]
 801082e:	e841 2300 	strex	r3, r2, [r1]
 8010832:	613b      	str	r3, [r7, #16]
   return(result);
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	2b00      	cmp	r3, #0
 8010838:	d1e5      	bne.n	8010806 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010840:	2b00      	cmp	r3, #0
 8010842:	d017      	beq.n	8010874 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801084a:	4618      	mov	r0, r3
 801084c:	f7fb ff9b 	bl	800c786 <HAL_DMA_Abort>
 8010850:	4603      	mov	r3, r0
 8010852:	2b00      	cmp	r3, #0
 8010854:	d00e      	beq.n	8010874 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801085c:	4618      	mov	r0, r3
 801085e:	f7fc f901 	bl	800ca64 <HAL_DMA_GetError>
 8010862:	4603      	mov	r3, r0
 8010864:	2b20      	cmp	r3, #32
 8010866:	d105      	bne.n	8010874 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2210      	movs	r2, #16
 801086c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8010870:	2303      	movs	r3, #3
 8010872:	e003      	b.n	801087c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8010874:	6878      	ldr	r0, [r7, #4]
 8010876:	f001 f9b6 	bl	8011be6 <UART_EndRxTransfer>
  }

  return HAL_OK;
 801087a:	2300      	movs	r3, #0
}
 801087c:	4618      	mov	r0, r3
 801087e:	3740      	adds	r7, #64	@ 0x40
 8010880:	46bd      	mov	sp, r7
 8010882:	bd80      	pop	{r7, pc}

08010884 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010884:	b580      	push	{r7, lr}
 8010886:	b0ba      	sub	sp, #232	@ 0xe8
 8010888:	af00      	add	r7, sp, #0
 801088a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	69db      	ldr	r3, [r3, #28]
 8010892:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	689b      	ldr	r3, [r3, #8]
 80108a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80108aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80108ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80108b2:	4013      	ands	r3, r2
 80108b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80108b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d11b      	bne.n	80108f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80108c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80108c4:	f003 0320 	and.w	r3, r3, #32
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d015      	beq.n	80108f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80108cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80108d0:	f003 0320 	and.w	r3, r3, #32
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d105      	bne.n	80108e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80108d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80108dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d009      	beq.n	80108f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	f000 8300 	beq.w	8010eee <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80108f2:	6878      	ldr	r0, [r7, #4]
 80108f4:	4798      	blx	r3
      }
      return;
 80108f6:	e2fa      	b.n	8010eee <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80108f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	f000 8123 	beq.w	8010b48 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010902:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010906:	4b8d      	ldr	r3, [pc, #564]	@ (8010b3c <HAL_UART_IRQHandler+0x2b8>)
 8010908:	4013      	ands	r3, r2
 801090a:	2b00      	cmp	r3, #0
 801090c:	d106      	bne.n	801091c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801090e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010912:	4b8b      	ldr	r3, [pc, #556]	@ (8010b40 <HAL_UART_IRQHandler+0x2bc>)
 8010914:	4013      	ands	r3, r2
 8010916:	2b00      	cmp	r3, #0
 8010918:	f000 8116 	beq.w	8010b48 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801091c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010920:	f003 0301 	and.w	r3, r3, #1
 8010924:	2b00      	cmp	r3, #0
 8010926:	d011      	beq.n	801094c <HAL_UART_IRQHandler+0xc8>
 8010928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801092c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010930:	2b00      	cmp	r3, #0
 8010932:	d00b      	beq.n	801094c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	2201      	movs	r2, #1
 801093a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010942:	f043 0201 	orr.w	r2, r3, #1
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801094c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010950:	f003 0302 	and.w	r3, r3, #2
 8010954:	2b00      	cmp	r3, #0
 8010956:	d011      	beq.n	801097c <HAL_UART_IRQHandler+0xf8>
 8010958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801095c:	f003 0301 	and.w	r3, r3, #1
 8010960:	2b00      	cmp	r3, #0
 8010962:	d00b      	beq.n	801097c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	2202      	movs	r2, #2
 801096a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010972:	f043 0204 	orr.w	r2, r3, #4
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801097c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010980:	f003 0304 	and.w	r3, r3, #4
 8010984:	2b00      	cmp	r3, #0
 8010986:	d011      	beq.n	80109ac <HAL_UART_IRQHandler+0x128>
 8010988:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801098c:	f003 0301 	and.w	r3, r3, #1
 8010990:	2b00      	cmp	r3, #0
 8010992:	d00b      	beq.n	80109ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	2204      	movs	r2, #4
 801099a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80109a2:	f043 0202 	orr.w	r2, r3, #2
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80109ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80109b0:	f003 0308 	and.w	r3, r3, #8
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d017      	beq.n	80109e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80109b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80109bc:	f003 0320 	and.w	r3, r3, #32
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d105      	bne.n	80109d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80109c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80109c8:	4b5c      	ldr	r3, [pc, #368]	@ (8010b3c <HAL_UART_IRQHandler+0x2b8>)
 80109ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d00b      	beq.n	80109e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	2208      	movs	r2, #8
 80109d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80109de:	f043 0208 	orr.w	r2, r3, #8
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80109e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80109ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d012      	beq.n	8010a1a <HAL_UART_IRQHandler+0x196>
 80109f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80109f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d00c      	beq.n	8010a1a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010a08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a10:	f043 0220 	orr.w	r2, r3, #32
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	f000 8266 	beq.w	8010ef2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010a26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a2a:	f003 0320 	and.w	r3, r3, #32
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d013      	beq.n	8010a5a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010a32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010a36:	f003 0320 	and.w	r3, r3, #32
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d105      	bne.n	8010a4a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d007      	beq.n	8010a5a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d003      	beq.n	8010a5a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010a56:	6878      	ldr	r0, [r7, #4]
 8010a58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a60:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	689b      	ldr	r3, [r3, #8]
 8010a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a6e:	2b40      	cmp	r3, #64	@ 0x40
 8010a70:	d005      	beq.n	8010a7e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010a72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010a76:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d054      	beq.n	8010b28 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f001 f8b1 	bl	8011be6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	689b      	ldr	r3, [r3, #8]
 8010a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a8e:	2b40      	cmp	r3, #64	@ 0x40
 8010a90:	d146      	bne.n	8010b20 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	3308      	adds	r3, #8
 8010a98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010aa0:	e853 3f00 	ldrex	r3, [r3]
 8010aa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010aa8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010aac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ab0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	3308      	adds	r3, #8
 8010aba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010abe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010ac2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ac6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010aca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010ace:	e841 2300 	strex	r3, r2, [r1]
 8010ad2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010ad6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d1d9      	bne.n	8010a92 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d017      	beq.n	8010b18 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010aee:	4a15      	ldr	r2, [pc, #84]	@ (8010b44 <HAL_UART_IRQHandler+0x2c0>)
 8010af0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7fb fe9d 	bl	800c838 <HAL_DMA_Abort_IT>
 8010afe:	4603      	mov	r3, r0
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d019      	beq.n	8010b38 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b0c:	687a      	ldr	r2, [r7, #4]
 8010b0e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010b12:	4610      	mov	r0, r2
 8010b14:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b16:	e00f      	b.n	8010b38 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 fa09 	bl	8010f30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b1e:	e00b      	b.n	8010b38 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010b20:	6878      	ldr	r0, [r7, #4]
 8010b22:	f000 fa05 	bl	8010f30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b26:	e007      	b.n	8010b38 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010b28:	6878      	ldr	r0, [r7, #4]
 8010b2a:	f000 fa01 	bl	8010f30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	2200      	movs	r2, #0
 8010b32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010b36:	e1dc      	b.n	8010ef2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b38:	bf00      	nop
    return;
 8010b3a:	e1da      	b.n	8010ef2 <HAL_UART_IRQHandler+0x66e>
 8010b3c:	10000001 	.word	0x10000001
 8010b40:	04000120 	.word	0x04000120
 8010b44:	08011f53 	.word	0x08011f53

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b4c:	2b01      	cmp	r3, #1
 8010b4e:	f040 8170 	bne.w	8010e32 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b56:	f003 0310 	and.w	r3, r3, #16
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	f000 8169 	beq.w	8010e32 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010b64:	f003 0310 	and.w	r3, r3, #16
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	f000 8162 	beq.w	8010e32 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	2210      	movs	r2, #16
 8010b74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	689b      	ldr	r3, [r3, #8]
 8010b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b80:	2b40      	cmp	r3, #64	@ 0x40
 8010b82:	f040 80d8 	bne.w	8010d36 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	685b      	ldr	r3, [r3, #4]
 8010b90:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010b94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	f000 80af 	beq.w	8010cfc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010ba4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010ba8:	429a      	cmp	r2, r3
 8010baa:	f080 80a7 	bcs.w	8010cfc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010bb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	f003 0320 	and.w	r3, r3, #32
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	f040 8087 	bne.w	8010cda <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010bd8:	e853 3f00 	ldrex	r3, [r3]
 8010bdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010be4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010be8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010bf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010bfa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bfe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010c02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010c06:	e841 2300 	strex	r3, r2, [r1]
 8010c0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010c0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d1da      	bne.n	8010bcc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	3308      	adds	r3, #8
 8010c1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010c20:	e853 3f00 	ldrex	r3, [r3]
 8010c24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010c26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010c28:	f023 0301 	bic.w	r3, r3, #1
 8010c2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	3308      	adds	r3, #8
 8010c36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010c3a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010c3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010c42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010c46:	e841 2300 	strex	r3, r2, [r1]
 8010c4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010c4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d1e1      	bne.n	8010c16 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	3308      	adds	r3, #8
 8010c58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010c5c:	e853 3f00 	ldrex	r3, [r3]
 8010c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010c62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010c64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	3308      	adds	r3, #8
 8010c72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010c76:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010c78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c7a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010c7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010c7e:	e841 2300 	strex	r3, r2, [r1]
 8010c82:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010c84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d1e3      	bne.n	8010c52 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	2220      	movs	r2, #32
 8010c8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	2200      	movs	r2, #0
 8010c96:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ca0:	e853 3f00 	ldrex	r3, [r3]
 8010ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010ca6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ca8:	f023 0310 	bic.w	r3, r3, #16
 8010cac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	461a      	mov	r2, r3
 8010cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010cbc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010cc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010cc2:	e841 2300 	strex	r3, r2, [r1]
 8010cc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010cc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d1e4      	bne.n	8010c98 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	f7fb fd56 	bl	800c786 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2202      	movs	r2, #2
 8010cde:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010cec:	b29b      	uxth	r3, r3
 8010cee:	1ad3      	subs	r3, r2, r3
 8010cf0:	b29b      	uxth	r3, r3
 8010cf2:	4619      	mov	r1, r3
 8010cf4:	6878      	ldr	r0, [r7, #4]
 8010cf6:	f000 f925 	bl	8010f44 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010cfa:	e0fc      	b.n	8010ef6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010d02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010d06:	429a      	cmp	r2, r3
 8010d08:	f040 80f5 	bne.w	8010ef6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f003 0320 	and.w	r3, r3, #32
 8010d1a:	2b20      	cmp	r3, #32
 8010d1c:	f040 80eb 	bne.w	8010ef6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2202      	movs	r2, #2
 8010d24:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010d2c:	4619      	mov	r1, r3
 8010d2e:	6878      	ldr	r0, [r7, #4]
 8010d30:	f000 f908 	bl	8010f44 <HAL_UARTEx_RxEventCallback>
      return;
 8010d34:	e0df      	b.n	8010ef6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010d42:	b29b      	uxth	r3, r3
 8010d44:	1ad3      	subs	r3, r2, r3
 8010d46:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010d50:	b29b      	uxth	r3, r3
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	f000 80d1 	beq.w	8010efa <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8010d58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	f000 80cc 	beq.w	8010efa <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d6a:	e853 3f00 	ldrex	r3, [r3]
 8010d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010d76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	461a      	mov	r2, r3
 8010d80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010d8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010d8c:	e841 2300 	strex	r3, r2, [r1]
 8010d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d1e4      	bne.n	8010d62 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	3308      	adds	r3, #8
 8010d9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010da2:	e853 3f00 	ldrex	r3, [r3]
 8010da6:	623b      	str	r3, [r7, #32]
   return(result);
 8010da8:	6a3b      	ldr	r3, [r7, #32]
 8010daa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010dae:	f023 0301 	bic.w	r3, r3, #1
 8010db2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	3308      	adds	r3, #8
 8010dbc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010dc0:	633a      	str	r2, [r7, #48]	@ 0x30
 8010dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010dc8:	e841 2300 	strex	r3, r2, [r1]
 8010dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d1e1      	bne.n	8010d98 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	2220      	movs	r2, #32
 8010dd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	2200      	movs	r2, #0
 8010de0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	2200      	movs	r2, #0
 8010de6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dee:	693b      	ldr	r3, [r7, #16]
 8010df0:	e853 3f00 	ldrex	r3, [r3]
 8010df4:	60fb      	str	r3, [r7, #12]
   return(result);
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	f023 0310 	bic.w	r3, r3, #16
 8010dfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	461a      	mov	r2, r3
 8010e06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010e0a:	61fb      	str	r3, [r7, #28]
 8010e0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e0e:	69b9      	ldr	r1, [r7, #24]
 8010e10:	69fa      	ldr	r2, [r7, #28]
 8010e12:	e841 2300 	strex	r3, r2, [r1]
 8010e16:	617b      	str	r3, [r7, #20]
   return(result);
 8010e18:	697b      	ldr	r3, [r7, #20]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d1e4      	bne.n	8010de8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	2202      	movs	r2, #2
 8010e22:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010e24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010e28:	4619      	mov	r1, r3
 8010e2a:	6878      	ldr	r0, [r7, #4]
 8010e2c:	f000 f88a 	bl	8010f44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010e30:	e063      	b.n	8010efa <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d00e      	beq.n	8010e5c <HAL_UART_IRQHandler+0x5d8>
 8010e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010e42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d008      	beq.n	8010e5c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010e52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010e54:	6878      	ldr	r0, [r7, #4]
 8010e56:	f001 f8b9 	bl	8011fcc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010e5a:	e051      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d014      	beq.n	8010e92 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010e6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d105      	bne.n	8010e80 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010e74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010e78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d008      	beq.n	8010e92 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d03a      	beq.n	8010efe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010e8c:	6878      	ldr	r0, [r7, #4]
 8010e8e:	4798      	blx	r3
    }
    return;
 8010e90:	e035      	b.n	8010efe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d009      	beq.n	8010eb2 <HAL_UART_IRQHandler+0x62e>
 8010e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d003      	beq.n	8010eb2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8010eaa:	6878      	ldr	r0, [r7, #4]
 8010eac:	f001 f863 	bl	8011f76 <UART_EndTransmit_IT>
    return;
 8010eb0:	e026      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010eb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d009      	beq.n	8010ed2 <HAL_UART_IRQHandler+0x64e>
 8010ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ec2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d003      	beq.n	8010ed2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f001 f892 	bl	8011ff4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010ed0:	e016      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ed6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d010      	beq.n	8010f00 <HAL_UART_IRQHandler+0x67c>
 8010ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	da0c      	bge.n	8010f00 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010ee6:	6878      	ldr	r0, [r7, #4]
 8010ee8:	f001 f87a 	bl	8011fe0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010eec:	e008      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
      return;
 8010eee:	bf00      	nop
 8010ef0:	e006      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
    return;
 8010ef2:	bf00      	nop
 8010ef4:	e004      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
      return;
 8010ef6:	bf00      	nop
 8010ef8:	e002      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
      return;
 8010efa:	bf00      	nop
 8010efc:	e000      	b.n	8010f00 <HAL_UART_IRQHandler+0x67c>
    return;
 8010efe:	bf00      	nop
  }
}
 8010f00:	37e8      	adds	r7, #232	@ 0xe8
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}
 8010f06:	bf00      	nop

08010f08 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b083      	sub	sp, #12
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010f10:	bf00      	nop
 8010f12:	370c      	adds	r7, #12
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr

08010f1c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010f1c:	b480      	push	{r7}
 8010f1e:	b083      	sub	sp, #12
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010f24:	bf00      	nop
 8010f26:	370c      	adds	r7, #12
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2e:	4770      	bx	lr

08010f30 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010f30:	b480      	push	{r7}
 8010f32:	b083      	sub	sp, #12
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010f38:	bf00      	nop
 8010f3a:	370c      	adds	r7, #12
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f42:	4770      	bx	lr

08010f44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010f44:	b480      	push	{r7}
 8010f46:	b083      	sub	sp, #12
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010f50:	bf00      	nop
 8010f52:	370c      	adds	r7, #12
 8010f54:	46bd      	mov	sp, r7
 8010f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f5a:	4770      	bx	lr

08010f5c <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8010f5c:	b480      	push	{r7}
 8010f5e:	b08f      	sub	sp, #60	@ 0x3c
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d101      	bne.n	8010f72 <HAL_HalfDuplex_EnableTransmitter+0x16>
 8010f6e:	2302      	movs	r3, #2
 8010f70:	e042      	b.n	8010ff8 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	2201      	movs	r2, #1
 8010f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	2224      	movs	r2, #36	@ 0x24
 8010f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f88:	6a3b      	ldr	r3, [r7, #32]
 8010f8a:	e853 3f00 	ldrex	r3, [r3]
 8010f8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8010f90:	69fb      	ldr	r3, [r7, #28]
 8010f92:	f023 030c 	bic.w	r3, r3, #12
 8010f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	461a      	mov	r2, r3
 8010f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fa2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010fa8:	e841 2300 	strex	r3, r2, [r1]
 8010fac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d1e6      	bne.n	8010f82 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	e853 3f00 	ldrex	r3, [r3]
 8010fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	f043 0308 	orr.w	r3, r3, #8
 8010fc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	461a      	mov	r2, r3
 8010fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fd2:	61bb      	str	r3, [r7, #24]
 8010fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fd6:	6979      	ldr	r1, [r7, #20]
 8010fd8:	69ba      	ldr	r2, [r7, #24]
 8010fda:	e841 2300 	strex	r3, r2, [r1]
 8010fde:	613b      	str	r3, [r7, #16]
   return(result);
 8010fe0:	693b      	ldr	r3, [r7, #16]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d1e6      	bne.n	8010fb4 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	2220      	movs	r2, #32
 8010fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010ff6:	2300      	movs	r3, #0
}
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	373c      	adds	r7, #60	@ 0x3c
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011002:	4770      	bx	lr

08011004 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8011004:	b480      	push	{r7}
 8011006:	b08f      	sub	sp, #60	@ 0x3c
 8011008:	af00      	add	r7, sp, #0
 801100a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011012:	2b01      	cmp	r3, #1
 8011014:	d101      	bne.n	801101a <HAL_HalfDuplex_EnableReceiver+0x16>
 8011016:	2302      	movs	r3, #2
 8011018:	e042      	b.n	80110a0 <HAL_HalfDuplex_EnableReceiver+0x9c>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	2201      	movs	r2, #1
 801101e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2224      	movs	r2, #36	@ 0x24
 8011026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011030:	6a3b      	ldr	r3, [r7, #32]
 8011032:	e853 3f00 	ldrex	r3, [r3]
 8011036:	61fb      	str	r3, [r7, #28]
   return(result);
 8011038:	69fb      	ldr	r3, [r7, #28]
 801103a:	f023 030c 	bic.w	r3, r3, #12
 801103e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	461a      	mov	r2, r3
 8011046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801104a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801104c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801104e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011050:	e841 2300 	strex	r3, r2, [r1]
 8011054:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011058:	2b00      	cmp	r3, #0
 801105a:	d1e6      	bne.n	801102a <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	e853 3f00 	ldrex	r3, [r3]
 8011068:	60bb      	str	r3, [r7, #8]
   return(result);
 801106a:	68bb      	ldr	r3, [r7, #8]
 801106c:	f043 0304 	orr.w	r3, r3, #4
 8011070:	633b      	str	r3, [r7, #48]	@ 0x30
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	461a      	mov	r2, r3
 8011078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801107a:	61bb      	str	r3, [r7, #24]
 801107c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801107e:	6979      	ldr	r1, [r7, #20]
 8011080:	69ba      	ldr	r2, [r7, #24]
 8011082:	e841 2300 	strex	r3, r2, [r1]
 8011086:	613b      	str	r3, [r7, #16]
   return(result);
 8011088:	693b      	ldr	r3, [r7, #16]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d1e6      	bne.n	801105c <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	2220      	movs	r2, #32
 8011092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	2200      	movs	r2, #0
 801109a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801109e:	2300      	movs	r3, #0
}
 80110a0:	4618      	mov	r0, r3
 80110a2:	373c      	adds	r7, #60	@ 0x3c
 80110a4:	46bd      	mov	sp, r7
 80110a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110aa:	4770      	bx	lr

080110ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80110ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80110b0:	b08c      	sub	sp, #48	@ 0x30
 80110b2:	af00      	add	r7, sp, #0
 80110b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80110b6:	2300      	movs	r3, #0
 80110b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80110bc:	697b      	ldr	r3, [r7, #20]
 80110be:	689a      	ldr	r2, [r3, #8]
 80110c0:	697b      	ldr	r3, [r7, #20]
 80110c2:	691b      	ldr	r3, [r3, #16]
 80110c4:	431a      	orrs	r2, r3
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	695b      	ldr	r3, [r3, #20]
 80110ca:	431a      	orrs	r2, r3
 80110cc:	697b      	ldr	r3, [r7, #20]
 80110ce:	69db      	ldr	r3, [r3, #28]
 80110d0:	4313      	orrs	r3, r2
 80110d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	681a      	ldr	r2, [r3, #0]
 80110da:	4baa      	ldr	r3, [pc, #680]	@ (8011384 <UART_SetConfig+0x2d8>)
 80110dc:	4013      	ands	r3, r2
 80110de:	697a      	ldr	r2, [r7, #20]
 80110e0:	6812      	ldr	r2, [r2, #0]
 80110e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80110e4:	430b      	orrs	r3, r1
 80110e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80110e8:	697b      	ldr	r3, [r7, #20]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80110f2:	697b      	ldr	r3, [r7, #20]
 80110f4:	68da      	ldr	r2, [r3, #12]
 80110f6:	697b      	ldr	r3, [r7, #20]
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	430a      	orrs	r2, r1
 80110fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80110fe:	697b      	ldr	r3, [r7, #20]
 8011100:	699b      	ldr	r3, [r3, #24]
 8011102:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011104:	697b      	ldr	r3, [r7, #20]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	4a9f      	ldr	r2, [pc, #636]	@ (8011388 <UART_SetConfig+0x2dc>)
 801110a:	4293      	cmp	r3, r2
 801110c:	d004      	beq.n	8011118 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801110e:	697b      	ldr	r3, [r7, #20]
 8011110:	6a1b      	ldr	r3, [r3, #32]
 8011112:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011114:	4313      	orrs	r3, r2
 8011116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011118:	697b      	ldr	r3, [r7, #20]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	689b      	ldr	r3, [r3, #8]
 801111e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8011122:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8011126:	697a      	ldr	r2, [r7, #20]
 8011128:	6812      	ldr	r2, [r2, #0]
 801112a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801112c:	430b      	orrs	r3, r1
 801112e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011130:	697b      	ldr	r3, [r7, #20]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011136:	f023 010f 	bic.w	r1, r3, #15
 801113a:	697b      	ldr	r3, [r7, #20]
 801113c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801113e:	697b      	ldr	r3, [r7, #20]
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	430a      	orrs	r2, r1
 8011144:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011146:	697b      	ldr	r3, [r7, #20]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	4a90      	ldr	r2, [pc, #576]	@ (801138c <UART_SetConfig+0x2e0>)
 801114c:	4293      	cmp	r3, r2
 801114e:	d125      	bne.n	801119c <UART_SetConfig+0xf0>
 8011150:	4b8f      	ldr	r3, [pc, #572]	@ (8011390 <UART_SetConfig+0x2e4>)
 8011152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011156:	f003 0303 	and.w	r3, r3, #3
 801115a:	2b03      	cmp	r3, #3
 801115c:	d81a      	bhi.n	8011194 <UART_SetConfig+0xe8>
 801115e:	a201      	add	r2, pc, #4	@ (adr r2, 8011164 <UART_SetConfig+0xb8>)
 8011160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011164:	08011175 	.word	0x08011175
 8011168:	08011185 	.word	0x08011185
 801116c:	0801117d 	.word	0x0801117d
 8011170:	0801118d 	.word	0x0801118d
 8011174:	2301      	movs	r3, #1
 8011176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801117a:	e116      	b.n	80113aa <UART_SetConfig+0x2fe>
 801117c:	2302      	movs	r3, #2
 801117e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011182:	e112      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011184:	2304      	movs	r3, #4
 8011186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801118a:	e10e      	b.n	80113aa <UART_SetConfig+0x2fe>
 801118c:	2308      	movs	r3, #8
 801118e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011192:	e10a      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011194:	2310      	movs	r3, #16
 8011196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801119a:	e106      	b.n	80113aa <UART_SetConfig+0x2fe>
 801119c:	697b      	ldr	r3, [r7, #20]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	4a7c      	ldr	r2, [pc, #496]	@ (8011394 <UART_SetConfig+0x2e8>)
 80111a2:	4293      	cmp	r3, r2
 80111a4:	d138      	bne.n	8011218 <UART_SetConfig+0x16c>
 80111a6:	4b7a      	ldr	r3, [pc, #488]	@ (8011390 <UART_SetConfig+0x2e4>)
 80111a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80111ac:	f003 030c 	and.w	r3, r3, #12
 80111b0:	2b0c      	cmp	r3, #12
 80111b2:	d82d      	bhi.n	8011210 <UART_SetConfig+0x164>
 80111b4:	a201      	add	r2, pc, #4	@ (adr r2, 80111bc <UART_SetConfig+0x110>)
 80111b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111ba:	bf00      	nop
 80111bc:	080111f1 	.word	0x080111f1
 80111c0:	08011211 	.word	0x08011211
 80111c4:	08011211 	.word	0x08011211
 80111c8:	08011211 	.word	0x08011211
 80111cc:	08011201 	.word	0x08011201
 80111d0:	08011211 	.word	0x08011211
 80111d4:	08011211 	.word	0x08011211
 80111d8:	08011211 	.word	0x08011211
 80111dc:	080111f9 	.word	0x080111f9
 80111e0:	08011211 	.word	0x08011211
 80111e4:	08011211 	.word	0x08011211
 80111e8:	08011211 	.word	0x08011211
 80111ec:	08011209 	.word	0x08011209
 80111f0:	2300      	movs	r3, #0
 80111f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111f6:	e0d8      	b.n	80113aa <UART_SetConfig+0x2fe>
 80111f8:	2302      	movs	r3, #2
 80111fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111fe:	e0d4      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011200:	2304      	movs	r3, #4
 8011202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011206:	e0d0      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011208:	2308      	movs	r3, #8
 801120a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801120e:	e0cc      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011210:	2310      	movs	r3, #16
 8011212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011216:	e0c8      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011218:	697b      	ldr	r3, [r7, #20]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	4a5e      	ldr	r2, [pc, #376]	@ (8011398 <UART_SetConfig+0x2ec>)
 801121e:	4293      	cmp	r3, r2
 8011220:	d125      	bne.n	801126e <UART_SetConfig+0x1c2>
 8011222:	4b5b      	ldr	r3, [pc, #364]	@ (8011390 <UART_SetConfig+0x2e4>)
 8011224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011228:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801122c:	2b30      	cmp	r3, #48	@ 0x30
 801122e:	d016      	beq.n	801125e <UART_SetConfig+0x1b2>
 8011230:	2b30      	cmp	r3, #48	@ 0x30
 8011232:	d818      	bhi.n	8011266 <UART_SetConfig+0x1ba>
 8011234:	2b20      	cmp	r3, #32
 8011236:	d00a      	beq.n	801124e <UART_SetConfig+0x1a2>
 8011238:	2b20      	cmp	r3, #32
 801123a:	d814      	bhi.n	8011266 <UART_SetConfig+0x1ba>
 801123c:	2b00      	cmp	r3, #0
 801123e:	d002      	beq.n	8011246 <UART_SetConfig+0x19a>
 8011240:	2b10      	cmp	r3, #16
 8011242:	d008      	beq.n	8011256 <UART_SetConfig+0x1aa>
 8011244:	e00f      	b.n	8011266 <UART_SetConfig+0x1ba>
 8011246:	2300      	movs	r3, #0
 8011248:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801124c:	e0ad      	b.n	80113aa <UART_SetConfig+0x2fe>
 801124e:	2302      	movs	r3, #2
 8011250:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011254:	e0a9      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011256:	2304      	movs	r3, #4
 8011258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801125c:	e0a5      	b.n	80113aa <UART_SetConfig+0x2fe>
 801125e:	2308      	movs	r3, #8
 8011260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011264:	e0a1      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011266:	2310      	movs	r3, #16
 8011268:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801126c:	e09d      	b.n	80113aa <UART_SetConfig+0x2fe>
 801126e:	697b      	ldr	r3, [r7, #20]
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	4a4a      	ldr	r2, [pc, #296]	@ (801139c <UART_SetConfig+0x2f0>)
 8011274:	4293      	cmp	r3, r2
 8011276:	d125      	bne.n	80112c4 <UART_SetConfig+0x218>
 8011278:	4b45      	ldr	r3, [pc, #276]	@ (8011390 <UART_SetConfig+0x2e4>)
 801127a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801127e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8011282:	2bc0      	cmp	r3, #192	@ 0xc0
 8011284:	d016      	beq.n	80112b4 <UART_SetConfig+0x208>
 8011286:	2bc0      	cmp	r3, #192	@ 0xc0
 8011288:	d818      	bhi.n	80112bc <UART_SetConfig+0x210>
 801128a:	2b80      	cmp	r3, #128	@ 0x80
 801128c:	d00a      	beq.n	80112a4 <UART_SetConfig+0x1f8>
 801128e:	2b80      	cmp	r3, #128	@ 0x80
 8011290:	d814      	bhi.n	80112bc <UART_SetConfig+0x210>
 8011292:	2b00      	cmp	r3, #0
 8011294:	d002      	beq.n	801129c <UART_SetConfig+0x1f0>
 8011296:	2b40      	cmp	r3, #64	@ 0x40
 8011298:	d008      	beq.n	80112ac <UART_SetConfig+0x200>
 801129a:	e00f      	b.n	80112bc <UART_SetConfig+0x210>
 801129c:	2300      	movs	r3, #0
 801129e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80112a2:	e082      	b.n	80113aa <UART_SetConfig+0x2fe>
 80112a4:	2302      	movs	r3, #2
 80112a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80112aa:	e07e      	b.n	80113aa <UART_SetConfig+0x2fe>
 80112ac:	2304      	movs	r3, #4
 80112ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80112b2:	e07a      	b.n	80113aa <UART_SetConfig+0x2fe>
 80112b4:	2308      	movs	r3, #8
 80112b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80112ba:	e076      	b.n	80113aa <UART_SetConfig+0x2fe>
 80112bc:	2310      	movs	r3, #16
 80112be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80112c2:	e072      	b.n	80113aa <UART_SetConfig+0x2fe>
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	4a35      	ldr	r2, [pc, #212]	@ (80113a0 <UART_SetConfig+0x2f4>)
 80112ca:	4293      	cmp	r3, r2
 80112cc:	d12a      	bne.n	8011324 <UART_SetConfig+0x278>
 80112ce:	4b30      	ldr	r3, [pc, #192]	@ (8011390 <UART_SetConfig+0x2e4>)
 80112d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80112d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80112d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80112dc:	d01a      	beq.n	8011314 <UART_SetConfig+0x268>
 80112de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80112e2:	d81b      	bhi.n	801131c <UART_SetConfig+0x270>
 80112e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112e8:	d00c      	beq.n	8011304 <UART_SetConfig+0x258>
 80112ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112ee:	d815      	bhi.n	801131c <UART_SetConfig+0x270>
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d003      	beq.n	80112fc <UART_SetConfig+0x250>
 80112f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80112f8:	d008      	beq.n	801130c <UART_SetConfig+0x260>
 80112fa:	e00f      	b.n	801131c <UART_SetConfig+0x270>
 80112fc:	2300      	movs	r3, #0
 80112fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011302:	e052      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011304:	2302      	movs	r3, #2
 8011306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801130a:	e04e      	b.n	80113aa <UART_SetConfig+0x2fe>
 801130c:	2304      	movs	r3, #4
 801130e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011312:	e04a      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011314:	2308      	movs	r3, #8
 8011316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801131a:	e046      	b.n	80113aa <UART_SetConfig+0x2fe>
 801131c:	2310      	movs	r3, #16
 801131e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011322:	e042      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	4a17      	ldr	r2, [pc, #92]	@ (8011388 <UART_SetConfig+0x2dc>)
 801132a:	4293      	cmp	r3, r2
 801132c:	d13a      	bne.n	80113a4 <UART_SetConfig+0x2f8>
 801132e:	4b18      	ldr	r3, [pc, #96]	@ (8011390 <UART_SetConfig+0x2e4>)
 8011330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011334:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8011338:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801133c:	d01a      	beq.n	8011374 <UART_SetConfig+0x2c8>
 801133e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011342:	d81b      	bhi.n	801137c <UART_SetConfig+0x2d0>
 8011344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011348:	d00c      	beq.n	8011364 <UART_SetConfig+0x2b8>
 801134a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801134e:	d815      	bhi.n	801137c <UART_SetConfig+0x2d0>
 8011350:	2b00      	cmp	r3, #0
 8011352:	d003      	beq.n	801135c <UART_SetConfig+0x2b0>
 8011354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011358:	d008      	beq.n	801136c <UART_SetConfig+0x2c0>
 801135a:	e00f      	b.n	801137c <UART_SetConfig+0x2d0>
 801135c:	2300      	movs	r3, #0
 801135e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011362:	e022      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011364:	2302      	movs	r3, #2
 8011366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801136a:	e01e      	b.n	80113aa <UART_SetConfig+0x2fe>
 801136c:	2304      	movs	r3, #4
 801136e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011372:	e01a      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011374:	2308      	movs	r3, #8
 8011376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801137a:	e016      	b.n	80113aa <UART_SetConfig+0x2fe>
 801137c:	2310      	movs	r3, #16
 801137e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011382:	e012      	b.n	80113aa <UART_SetConfig+0x2fe>
 8011384:	cfff69f3 	.word	0xcfff69f3
 8011388:	40008000 	.word	0x40008000
 801138c:	40013800 	.word	0x40013800
 8011390:	40021000 	.word	0x40021000
 8011394:	40004400 	.word	0x40004400
 8011398:	40004800 	.word	0x40004800
 801139c:	40004c00 	.word	0x40004c00
 80113a0:	40005000 	.word	0x40005000
 80113a4:	2310      	movs	r3, #16
 80113a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80113aa:	697b      	ldr	r3, [r7, #20]
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	4aae      	ldr	r2, [pc, #696]	@ (8011668 <UART_SetConfig+0x5bc>)
 80113b0:	4293      	cmp	r3, r2
 80113b2:	f040 8097 	bne.w	80114e4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80113b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80113ba:	2b08      	cmp	r3, #8
 80113bc:	d823      	bhi.n	8011406 <UART_SetConfig+0x35a>
 80113be:	a201      	add	r2, pc, #4	@ (adr r2, 80113c4 <UART_SetConfig+0x318>)
 80113c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113c4:	080113e9 	.word	0x080113e9
 80113c8:	08011407 	.word	0x08011407
 80113cc:	080113f1 	.word	0x080113f1
 80113d0:	08011407 	.word	0x08011407
 80113d4:	080113f7 	.word	0x080113f7
 80113d8:	08011407 	.word	0x08011407
 80113dc:	08011407 	.word	0x08011407
 80113e0:	08011407 	.word	0x08011407
 80113e4:	080113ff 	.word	0x080113ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80113e8:	f7fc fb22 	bl	800da30 <HAL_RCC_GetPCLK1Freq>
 80113ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80113ee:	e010      	b.n	8011412 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80113f0:	4b9e      	ldr	r3, [pc, #632]	@ (801166c <UART_SetConfig+0x5c0>)
 80113f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80113f4:	e00d      	b.n	8011412 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80113f6:	f7fc faad 	bl	800d954 <HAL_RCC_GetSysClockFreq>
 80113fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80113fc:	e009      	b.n	8011412 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80113fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011402:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011404:	e005      	b.n	8011412 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8011406:	2300      	movs	r3, #0
 8011408:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801140a:	2301      	movs	r3, #1
 801140c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011410:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011414:	2b00      	cmp	r3, #0
 8011416:	f000 8130 	beq.w	801167a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801141a:	697b      	ldr	r3, [r7, #20]
 801141c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801141e:	4a94      	ldr	r2, [pc, #592]	@ (8011670 <UART_SetConfig+0x5c4>)
 8011420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011424:	461a      	mov	r2, r3
 8011426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011428:	fbb3 f3f2 	udiv	r3, r3, r2
 801142c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801142e:	697b      	ldr	r3, [r7, #20]
 8011430:	685a      	ldr	r2, [r3, #4]
 8011432:	4613      	mov	r3, r2
 8011434:	005b      	lsls	r3, r3, #1
 8011436:	4413      	add	r3, r2
 8011438:	69ba      	ldr	r2, [r7, #24]
 801143a:	429a      	cmp	r2, r3
 801143c:	d305      	bcc.n	801144a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801143e:	697b      	ldr	r3, [r7, #20]
 8011440:	685b      	ldr	r3, [r3, #4]
 8011442:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011444:	69ba      	ldr	r2, [r7, #24]
 8011446:	429a      	cmp	r2, r3
 8011448:	d903      	bls.n	8011452 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 801144a:	2301      	movs	r3, #1
 801144c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011450:	e113      	b.n	801167a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011454:	2200      	movs	r2, #0
 8011456:	60bb      	str	r3, [r7, #8]
 8011458:	60fa      	str	r2, [r7, #12]
 801145a:	697b      	ldr	r3, [r7, #20]
 801145c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801145e:	4a84      	ldr	r2, [pc, #528]	@ (8011670 <UART_SetConfig+0x5c4>)
 8011460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011464:	b29b      	uxth	r3, r3
 8011466:	2200      	movs	r2, #0
 8011468:	603b      	str	r3, [r7, #0]
 801146a:	607a      	str	r2, [r7, #4]
 801146c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011470:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011474:	f7ef fbc0 	bl	8000bf8 <__aeabi_uldivmod>
 8011478:	4602      	mov	r2, r0
 801147a:	460b      	mov	r3, r1
 801147c:	4610      	mov	r0, r2
 801147e:	4619      	mov	r1, r3
 8011480:	f04f 0200 	mov.w	r2, #0
 8011484:	f04f 0300 	mov.w	r3, #0
 8011488:	020b      	lsls	r3, r1, #8
 801148a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801148e:	0202      	lsls	r2, r0, #8
 8011490:	6979      	ldr	r1, [r7, #20]
 8011492:	6849      	ldr	r1, [r1, #4]
 8011494:	0849      	lsrs	r1, r1, #1
 8011496:	2000      	movs	r0, #0
 8011498:	460c      	mov	r4, r1
 801149a:	4605      	mov	r5, r0
 801149c:	eb12 0804 	adds.w	r8, r2, r4
 80114a0:	eb43 0905 	adc.w	r9, r3, r5
 80114a4:	697b      	ldr	r3, [r7, #20]
 80114a6:	685b      	ldr	r3, [r3, #4]
 80114a8:	2200      	movs	r2, #0
 80114aa:	469a      	mov	sl, r3
 80114ac:	4693      	mov	fp, r2
 80114ae:	4652      	mov	r2, sl
 80114b0:	465b      	mov	r3, fp
 80114b2:	4640      	mov	r0, r8
 80114b4:	4649      	mov	r1, r9
 80114b6:	f7ef fb9f 	bl	8000bf8 <__aeabi_uldivmod>
 80114ba:	4602      	mov	r2, r0
 80114bc:	460b      	mov	r3, r1
 80114be:	4613      	mov	r3, r2
 80114c0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80114c2:	6a3b      	ldr	r3, [r7, #32]
 80114c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80114c8:	d308      	bcc.n	80114dc <UART_SetConfig+0x430>
 80114ca:	6a3b      	ldr	r3, [r7, #32]
 80114cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80114d0:	d204      	bcs.n	80114dc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80114d2:	697b      	ldr	r3, [r7, #20]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	6a3a      	ldr	r2, [r7, #32]
 80114d8:	60da      	str	r2, [r3, #12]
 80114da:	e0ce      	b.n	801167a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80114dc:	2301      	movs	r3, #1
 80114de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80114e2:	e0ca      	b.n	801167a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80114e4:	697b      	ldr	r3, [r7, #20]
 80114e6:	69db      	ldr	r3, [r3, #28]
 80114e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80114ec:	d166      	bne.n	80115bc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80114ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80114f2:	2b08      	cmp	r3, #8
 80114f4:	d827      	bhi.n	8011546 <UART_SetConfig+0x49a>
 80114f6:	a201      	add	r2, pc, #4	@ (adr r2, 80114fc <UART_SetConfig+0x450>)
 80114f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114fc:	08011521 	.word	0x08011521
 8011500:	08011529 	.word	0x08011529
 8011504:	08011531 	.word	0x08011531
 8011508:	08011547 	.word	0x08011547
 801150c:	08011537 	.word	0x08011537
 8011510:	08011547 	.word	0x08011547
 8011514:	08011547 	.word	0x08011547
 8011518:	08011547 	.word	0x08011547
 801151c:	0801153f 	.word	0x0801153f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011520:	f7fc fa86 	bl	800da30 <HAL_RCC_GetPCLK1Freq>
 8011524:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011526:	e014      	b.n	8011552 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011528:	f7fc fa98 	bl	800da5c <HAL_RCC_GetPCLK2Freq>
 801152c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801152e:	e010      	b.n	8011552 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011530:	4b4e      	ldr	r3, [pc, #312]	@ (801166c <UART_SetConfig+0x5c0>)
 8011532:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011534:	e00d      	b.n	8011552 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011536:	f7fc fa0d 	bl	800d954 <HAL_RCC_GetSysClockFreq>
 801153a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801153c:	e009      	b.n	8011552 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801153e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011542:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011544:	e005      	b.n	8011552 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8011546:	2300      	movs	r3, #0
 8011548:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801154a:	2301      	movs	r3, #1
 801154c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011550:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011554:	2b00      	cmp	r3, #0
 8011556:	f000 8090 	beq.w	801167a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801155a:	697b      	ldr	r3, [r7, #20]
 801155c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801155e:	4a44      	ldr	r2, [pc, #272]	@ (8011670 <UART_SetConfig+0x5c4>)
 8011560:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011564:	461a      	mov	r2, r3
 8011566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011568:	fbb3 f3f2 	udiv	r3, r3, r2
 801156c:	005a      	lsls	r2, r3, #1
 801156e:	697b      	ldr	r3, [r7, #20]
 8011570:	685b      	ldr	r3, [r3, #4]
 8011572:	085b      	lsrs	r3, r3, #1
 8011574:	441a      	add	r2, r3
 8011576:	697b      	ldr	r3, [r7, #20]
 8011578:	685b      	ldr	r3, [r3, #4]
 801157a:	fbb2 f3f3 	udiv	r3, r2, r3
 801157e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011580:	6a3b      	ldr	r3, [r7, #32]
 8011582:	2b0f      	cmp	r3, #15
 8011584:	d916      	bls.n	80115b4 <UART_SetConfig+0x508>
 8011586:	6a3b      	ldr	r3, [r7, #32]
 8011588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801158c:	d212      	bcs.n	80115b4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801158e:	6a3b      	ldr	r3, [r7, #32]
 8011590:	b29b      	uxth	r3, r3
 8011592:	f023 030f 	bic.w	r3, r3, #15
 8011596:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011598:	6a3b      	ldr	r3, [r7, #32]
 801159a:	085b      	lsrs	r3, r3, #1
 801159c:	b29b      	uxth	r3, r3
 801159e:	f003 0307 	and.w	r3, r3, #7
 80115a2:	b29a      	uxth	r2, r3
 80115a4:	8bfb      	ldrh	r3, [r7, #30]
 80115a6:	4313      	orrs	r3, r2
 80115a8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80115aa:	697b      	ldr	r3, [r7, #20]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	8bfa      	ldrh	r2, [r7, #30]
 80115b0:	60da      	str	r2, [r3, #12]
 80115b2:	e062      	b.n	801167a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80115b4:	2301      	movs	r3, #1
 80115b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80115ba:	e05e      	b.n	801167a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80115bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80115c0:	2b08      	cmp	r3, #8
 80115c2:	d828      	bhi.n	8011616 <UART_SetConfig+0x56a>
 80115c4:	a201      	add	r2, pc, #4	@ (adr r2, 80115cc <UART_SetConfig+0x520>)
 80115c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115ca:	bf00      	nop
 80115cc:	080115f1 	.word	0x080115f1
 80115d0:	080115f9 	.word	0x080115f9
 80115d4:	08011601 	.word	0x08011601
 80115d8:	08011617 	.word	0x08011617
 80115dc:	08011607 	.word	0x08011607
 80115e0:	08011617 	.word	0x08011617
 80115e4:	08011617 	.word	0x08011617
 80115e8:	08011617 	.word	0x08011617
 80115ec:	0801160f 	.word	0x0801160f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80115f0:	f7fc fa1e 	bl	800da30 <HAL_RCC_GetPCLK1Freq>
 80115f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115f6:	e014      	b.n	8011622 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80115f8:	f7fc fa30 	bl	800da5c <HAL_RCC_GetPCLK2Freq>
 80115fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115fe:	e010      	b.n	8011622 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011600:	4b1a      	ldr	r3, [pc, #104]	@ (801166c <UART_SetConfig+0x5c0>)
 8011602:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011604:	e00d      	b.n	8011622 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011606:	f7fc f9a5 	bl	800d954 <HAL_RCC_GetSysClockFreq>
 801160a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801160c:	e009      	b.n	8011622 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801160e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011612:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011614:	e005      	b.n	8011622 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8011616:	2300      	movs	r3, #0
 8011618:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801161a:	2301      	movs	r3, #1
 801161c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011620:	bf00      	nop
    }

    if (pclk != 0U)
 8011622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011624:	2b00      	cmp	r3, #0
 8011626:	d028      	beq.n	801167a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011628:	697b      	ldr	r3, [r7, #20]
 801162a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801162c:	4a10      	ldr	r2, [pc, #64]	@ (8011670 <UART_SetConfig+0x5c4>)
 801162e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011632:	461a      	mov	r2, r3
 8011634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011636:	fbb3 f2f2 	udiv	r2, r3, r2
 801163a:	697b      	ldr	r3, [r7, #20]
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	085b      	lsrs	r3, r3, #1
 8011640:	441a      	add	r2, r3
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	685b      	ldr	r3, [r3, #4]
 8011646:	fbb2 f3f3 	udiv	r3, r2, r3
 801164a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801164c:	6a3b      	ldr	r3, [r7, #32]
 801164e:	2b0f      	cmp	r3, #15
 8011650:	d910      	bls.n	8011674 <UART_SetConfig+0x5c8>
 8011652:	6a3b      	ldr	r3, [r7, #32]
 8011654:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011658:	d20c      	bcs.n	8011674 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801165a:	6a3b      	ldr	r3, [r7, #32]
 801165c:	b29a      	uxth	r2, r3
 801165e:	697b      	ldr	r3, [r7, #20]
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	60da      	str	r2, [r3, #12]
 8011664:	e009      	b.n	801167a <UART_SetConfig+0x5ce>
 8011666:	bf00      	nop
 8011668:	40008000 	.word	0x40008000
 801166c:	00f42400 	.word	0x00f42400
 8011670:	080182e8 	.word	0x080182e8
      }
      else
      {
        ret = HAL_ERROR;
 8011674:	2301      	movs	r3, #1
 8011676:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	2201      	movs	r2, #1
 801167e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8011682:	697b      	ldr	r3, [r7, #20]
 8011684:	2201      	movs	r2, #1
 8011686:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	2200      	movs	r2, #0
 801168e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011690:	697b      	ldr	r3, [r7, #20]
 8011692:	2200      	movs	r2, #0
 8011694:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011696:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 801169a:	4618      	mov	r0, r3
 801169c:	3730      	adds	r7, #48	@ 0x30
 801169e:	46bd      	mov	sp, r7
 80116a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080116a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80116a4:	b480      	push	{r7}
 80116a6:	b083      	sub	sp, #12
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116b0:	f003 0308 	and.w	r3, r3, #8
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d00a      	beq.n	80116ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	685b      	ldr	r3, [r3, #4]
 80116be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	430a      	orrs	r2, r1
 80116cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116d2:	f003 0301 	and.w	r3, r3, #1
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d00a      	beq.n	80116f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	685b      	ldr	r3, [r3, #4]
 80116e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	430a      	orrs	r2, r1
 80116ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116f4:	f003 0302 	and.w	r3, r3, #2
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d00a      	beq.n	8011712 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	685b      	ldr	r3, [r3, #4]
 8011702:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	430a      	orrs	r2, r1
 8011710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011716:	f003 0304 	and.w	r3, r3, #4
 801171a:	2b00      	cmp	r3, #0
 801171c:	d00a      	beq.n	8011734 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	685b      	ldr	r3, [r3, #4]
 8011724:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	430a      	orrs	r2, r1
 8011732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011738:	f003 0310 	and.w	r3, r3, #16
 801173c:	2b00      	cmp	r3, #0
 801173e:	d00a      	beq.n	8011756 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	689b      	ldr	r3, [r3, #8]
 8011746:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	430a      	orrs	r2, r1
 8011754:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801175a:	f003 0320 	and.w	r3, r3, #32
 801175e:	2b00      	cmp	r3, #0
 8011760:	d00a      	beq.n	8011778 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	689b      	ldr	r3, [r3, #8]
 8011768:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	430a      	orrs	r2, r1
 8011776:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801177c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011780:	2b00      	cmp	r3, #0
 8011782:	d01a      	beq.n	80117ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	685b      	ldr	r3, [r3, #4]
 801178a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	430a      	orrs	r2, r1
 8011798:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801179e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80117a2:	d10a      	bne.n	80117ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	685b      	ldr	r3, [r3, #4]
 80117aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	430a      	orrs	r2, r1
 80117b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d00a      	beq.n	80117dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	685b      	ldr	r3, [r3, #4]
 80117cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	681b      	ldr	r3, [r3, #0]
 80117d8:	430a      	orrs	r2, r1
 80117da:	605a      	str	r2, [r3, #4]
  }
}
 80117dc:	bf00      	nop
 80117de:	370c      	adds	r7, #12
 80117e0:	46bd      	mov	sp, r7
 80117e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e6:	4770      	bx	lr

080117e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b098      	sub	sp, #96	@ 0x60
 80117ec:	af02      	add	r7, sp, #8
 80117ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	2200      	movs	r2, #0
 80117f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80117f8:	f7f8 fd9e 	bl	800a338 <HAL_GetTick>
 80117fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	f003 0308 	and.w	r3, r3, #8
 8011808:	2b08      	cmp	r3, #8
 801180a:	d12f      	bne.n	801186c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801180c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011810:	9300      	str	r3, [sp, #0]
 8011812:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011814:	2200      	movs	r2, #0
 8011816:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801181a:	6878      	ldr	r0, [r7, #4]
 801181c:	f000 f88e 	bl	801193c <UART_WaitOnFlagUntilTimeout>
 8011820:	4603      	mov	r3, r0
 8011822:	2b00      	cmp	r3, #0
 8011824:	d022      	beq.n	801186c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801182c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801182e:	e853 3f00 	ldrex	r3, [r3]
 8011832:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011836:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801183a:	653b      	str	r3, [r7, #80]	@ 0x50
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	461a      	mov	r2, r3
 8011842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011844:	647b      	str	r3, [r7, #68]	@ 0x44
 8011846:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011848:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801184a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801184c:	e841 2300 	strex	r3, r2, [r1]
 8011850:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011854:	2b00      	cmp	r3, #0
 8011856:	d1e6      	bne.n	8011826 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	2220      	movs	r2, #32
 801185c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	2200      	movs	r2, #0
 8011864:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011868:	2303      	movs	r3, #3
 801186a:	e063      	b.n	8011934 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	f003 0304 	and.w	r3, r3, #4
 8011876:	2b04      	cmp	r3, #4
 8011878:	d149      	bne.n	801190e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801187a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801187e:	9300      	str	r3, [sp, #0]
 8011880:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011882:	2200      	movs	r2, #0
 8011884:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f000 f857 	bl	801193c <UART_WaitOnFlagUntilTimeout>
 801188e:	4603      	mov	r3, r0
 8011890:	2b00      	cmp	r3, #0
 8011892:	d03c      	beq.n	801190e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801189c:	e853 3f00 	ldrex	r3, [r3]
 80118a0:	623b      	str	r3, [r7, #32]
   return(result);
 80118a2:	6a3b      	ldr	r3, [r7, #32]
 80118a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80118a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	461a      	mov	r2, r3
 80118b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80118b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80118b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118ba:	e841 2300 	strex	r3, r2, [r1]
 80118be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80118c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d1e6      	bne.n	8011894 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	3308      	adds	r3, #8
 80118cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118ce:	693b      	ldr	r3, [r7, #16]
 80118d0:	e853 3f00 	ldrex	r3, [r3]
 80118d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	f023 0301 	bic.w	r3, r3, #1
 80118dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	3308      	adds	r3, #8
 80118e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80118e6:	61fa      	str	r2, [r7, #28]
 80118e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118ea:	69b9      	ldr	r1, [r7, #24]
 80118ec:	69fa      	ldr	r2, [r7, #28]
 80118ee:	e841 2300 	strex	r3, r2, [r1]
 80118f2:	617b      	str	r3, [r7, #20]
   return(result);
 80118f4:	697b      	ldr	r3, [r7, #20]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d1e5      	bne.n	80118c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	2220      	movs	r2, #32
 80118fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	2200      	movs	r2, #0
 8011906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801190a:	2303      	movs	r3, #3
 801190c:	e012      	b.n	8011934 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	2220      	movs	r2, #32
 8011912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2220      	movs	r2, #32
 801191a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	2200      	movs	r2, #0
 8011922:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2200      	movs	r2, #0
 8011928:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2200      	movs	r2, #0
 801192e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011932:	2300      	movs	r3, #0
}
 8011934:	4618      	mov	r0, r3
 8011936:	3758      	adds	r7, #88	@ 0x58
 8011938:	46bd      	mov	sp, r7
 801193a:	bd80      	pop	{r7, pc}

0801193c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801193c:	b580      	push	{r7, lr}
 801193e:	b084      	sub	sp, #16
 8011940:	af00      	add	r7, sp, #0
 8011942:	60f8      	str	r0, [r7, #12]
 8011944:	60b9      	str	r1, [r7, #8]
 8011946:	603b      	str	r3, [r7, #0]
 8011948:	4613      	mov	r3, r2
 801194a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801194c:	e04f      	b.n	80119ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801194e:	69bb      	ldr	r3, [r7, #24]
 8011950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011954:	d04b      	beq.n	80119ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011956:	f7f8 fcef 	bl	800a338 <HAL_GetTick>
 801195a:	4602      	mov	r2, r0
 801195c:	683b      	ldr	r3, [r7, #0]
 801195e:	1ad3      	subs	r3, r2, r3
 8011960:	69ba      	ldr	r2, [r7, #24]
 8011962:	429a      	cmp	r2, r3
 8011964:	d302      	bcc.n	801196c <UART_WaitOnFlagUntilTimeout+0x30>
 8011966:	69bb      	ldr	r3, [r7, #24]
 8011968:	2b00      	cmp	r3, #0
 801196a:	d101      	bne.n	8011970 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801196c:	2303      	movs	r3, #3
 801196e:	e04e      	b.n	8011a0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	f003 0304 	and.w	r3, r3, #4
 801197a:	2b00      	cmp	r3, #0
 801197c:	d037      	beq.n	80119ee <UART_WaitOnFlagUntilTimeout+0xb2>
 801197e:	68bb      	ldr	r3, [r7, #8]
 8011980:	2b80      	cmp	r3, #128	@ 0x80
 8011982:	d034      	beq.n	80119ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8011984:	68bb      	ldr	r3, [r7, #8]
 8011986:	2b40      	cmp	r3, #64	@ 0x40
 8011988:	d031      	beq.n	80119ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	69db      	ldr	r3, [r3, #28]
 8011990:	f003 0308 	and.w	r3, r3, #8
 8011994:	2b08      	cmp	r3, #8
 8011996:	d110      	bne.n	80119ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	2208      	movs	r2, #8
 801199e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80119a0:	68f8      	ldr	r0, [r7, #12]
 80119a2:	f000 f920 	bl	8011be6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	2208      	movs	r2, #8
 80119aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	2200      	movs	r2, #0
 80119b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80119b6:	2301      	movs	r3, #1
 80119b8:	e029      	b.n	8011a0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	69db      	ldr	r3, [r3, #28]
 80119c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80119c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80119c8:	d111      	bne.n	80119ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80119d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80119d4:	68f8      	ldr	r0, [r7, #12]
 80119d6:	f000 f906 	bl	8011be6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	2220      	movs	r2, #32
 80119de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	2200      	movs	r2, #0
 80119e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80119ea:	2303      	movs	r3, #3
 80119ec:	e00f      	b.n	8011a0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	69da      	ldr	r2, [r3, #28]
 80119f4:	68bb      	ldr	r3, [r7, #8]
 80119f6:	4013      	ands	r3, r2
 80119f8:	68ba      	ldr	r2, [r7, #8]
 80119fa:	429a      	cmp	r2, r3
 80119fc:	bf0c      	ite	eq
 80119fe:	2301      	moveq	r3, #1
 8011a00:	2300      	movne	r3, #0
 8011a02:	b2db      	uxtb	r3, r3
 8011a04:	461a      	mov	r2, r3
 8011a06:	79fb      	ldrb	r3, [r7, #7]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d0a0      	beq.n	801194e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011a0c:	2300      	movs	r3, #0
}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	3710      	adds	r7, #16
 8011a12:	46bd      	mov	sp, r7
 8011a14:	bd80      	pop	{r7, pc}
	...

08011a18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b096      	sub	sp, #88	@ 0x58
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	60f8      	str	r0, [r7, #12]
 8011a20:	60b9      	str	r1, [r7, #8]
 8011a22:	4613      	mov	r3, r2
 8011a24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	68ba      	ldr	r2, [r7, #8]
 8011a2a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011a2c:	68fb      	ldr	r3, [r7, #12]
 8011a2e:	88fa      	ldrh	r2, [r7, #6]
 8011a30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	2200      	movs	r2, #0
 8011a38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	2222      	movs	r2, #34	@ 0x22
 8011a40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d02d      	beq.n	8011aaa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a54:	4a40      	ldr	r2, [pc, #256]	@ (8011b58 <UART_Start_Receive_DMA+0x140>)
 8011a56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a5e:	4a3f      	ldr	r2, [pc, #252]	@ (8011b5c <UART_Start_Receive_DMA+0x144>)
 8011a60:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a68:	4a3d      	ldr	r2, [pc, #244]	@ (8011b60 <UART_Start_Receive_DMA+0x148>)
 8011a6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a72:	2200      	movs	r2, #0
 8011a74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011a7c:	68fb      	ldr	r3, [r7, #12]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	3324      	adds	r3, #36	@ 0x24
 8011a82:	4619      	mov	r1, r3
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a88:	461a      	mov	r2, r3
 8011a8a:	88fb      	ldrh	r3, [r7, #6]
 8011a8c:	f7fa fe00 	bl	800c690 <HAL_DMA_Start_IT>
 8011a90:	4603      	mov	r3, r0
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d009      	beq.n	8011aaa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	2210      	movs	r2, #16
 8011a9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	2220      	movs	r2, #32
 8011aa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	e051      	b.n	8011b4e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	691b      	ldr	r3, [r3, #16]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d018      	beq.n	8011ae4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011aba:	e853 3f00 	ldrex	r3, [r3]
 8011abe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011ac6:	657b      	str	r3, [r7, #84]	@ 0x54
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	461a      	mov	r2, r3
 8011ace:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011ad2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ad4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011ad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011ad8:	e841 2300 	strex	r3, r2, [r1]
 8011adc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d1e6      	bne.n	8011ab2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	3308      	adds	r3, #8
 8011aea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aee:	e853 3f00 	ldrex	r3, [r3]
 8011af2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011af6:	f043 0301 	orr.w	r3, r3, #1
 8011afa:	653b      	str	r3, [r7, #80]	@ 0x50
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	3308      	adds	r3, #8
 8011b02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011b04:	637a      	str	r2, [r7, #52]	@ 0x34
 8011b06:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011b0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011b0c:	e841 2300 	strex	r3, r2, [r1]
 8011b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d1e5      	bne.n	8011ae4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	3308      	adds	r3, #8
 8011b1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b20:	697b      	ldr	r3, [r7, #20]
 8011b22:	e853 3f00 	ldrex	r3, [r3]
 8011b26:	613b      	str	r3, [r7, #16]
   return(result);
 8011b28:	693b      	ldr	r3, [r7, #16]
 8011b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	3308      	adds	r3, #8
 8011b36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011b38:	623a      	str	r2, [r7, #32]
 8011b3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b3c:	69f9      	ldr	r1, [r7, #28]
 8011b3e:	6a3a      	ldr	r2, [r7, #32]
 8011b40:	e841 2300 	strex	r3, r2, [r1]
 8011b44:	61bb      	str	r3, [r7, #24]
   return(result);
 8011b46:	69bb      	ldr	r3, [r7, #24]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d1e5      	bne.n	8011b18 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011b4c:	2300      	movs	r3, #0
}
 8011b4e:	4618      	mov	r0, r3
 8011b50:	3758      	adds	r7, #88	@ 0x58
 8011b52:	46bd      	mov	sp, r7
 8011b54:	bd80      	pop	{r7, pc}
 8011b56:	bf00      	nop
 8011b58:	08011d69 	.word	0x08011d69
 8011b5c:	08011e95 	.word	0x08011e95
 8011b60:	08011ed3 	.word	0x08011ed3

08011b64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011b64:	b480      	push	{r7}
 8011b66:	b08f      	sub	sp, #60	@ 0x3c
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b72:	6a3b      	ldr	r3, [r7, #32]
 8011b74:	e853 3f00 	ldrex	r3, [r3]
 8011b78:	61fb      	str	r3, [r7, #28]
   return(result);
 8011b7a:	69fb      	ldr	r3, [r7, #28]
 8011b7c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	461a      	mov	r2, r3
 8011b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011b8c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011b90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b92:	e841 2300 	strex	r3, r2, [r1]
 8011b96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d1e6      	bne.n	8011b6c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	3308      	adds	r3, #8
 8011ba4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	e853 3f00 	ldrex	r3, [r3]
 8011bac:	60bb      	str	r3, [r7, #8]
   return(result);
 8011bae:	68bb      	ldr	r3, [r7, #8]
 8011bb0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011bb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	3308      	adds	r3, #8
 8011bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011bbe:	61ba      	str	r2, [r7, #24]
 8011bc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bc2:	6979      	ldr	r1, [r7, #20]
 8011bc4:	69ba      	ldr	r2, [r7, #24]
 8011bc6:	e841 2300 	strex	r3, r2, [r1]
 8011bca:	613b      	str	r3, [r7, #16]
   return(result);
 8011bcc:	693b      	ldr	r3, [r7, #16]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d1e5      	bne.n	8011b9e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2220      	movs	r2, #32
 8011bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8011bda:	bf00      	nop
 8011bdc:	373c      	adds	r7, #60	@ 0x3c
 8011bde:	46bd      	mov	sp, r7
 8011be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be4:	4770      	bx	lr

08011be6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011be6:	b480      	push	{r7}
 8011be8:	b095      	sub	sp, #84	@ 0x54
 8011bea:	af00      	add	r7, sp, #0
 8011bec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bf6:	e853 3f00 	ldrex	r3, [r3]
 8011bfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	461a      	mov	r2, r3
 8011c0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011c12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011c14:	e841 2300 	strex	r3, r2, [r1]
 8011c18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d1e6      	bne.n	8011bee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	3308      	adds	r3, #8
 8011c26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c28:	6a3b      	ldr	r3, [r7, #32]
 8011c2a:	e853 3f00 	ldrex	r3, [r3]
 8011c2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011c30:	69fb      	ldr	r3, [r7, #28]
 8011c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011c36:	f023 0301 	bic.w	r3, r3, #1
 8011c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	3308      	adds	r3, #8
 8011c42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011c44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011c46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c4c:	e841 2300 	strex	r3, r2, [r1]
 8011c50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d1e3      	bne.n	8011c20 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c5c:	2b01      	cmp	r3, #1
 8011c5e:	d118      	bne.n	8011c92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	e853 3f00 	ldrex	r3, [r3]
 8011c6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	f023 0310 	bic.w	r3, r3, #16
 8011c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	461a      	mov	r2, r3
 8011c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c7e:	61bb      	str	r3, [r7, #24]
 8011c80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c82:	6979      	ldr	r1, [r7, #20]
 8011c84:	69ba      	ldr	r2, [r7, #24]
 8011c86:	e841 2300 	strex	r3, r2, [r1]
 8011c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8011c8c:	693b      	ldr	r3, [r7, #16]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d1e6      	bne.n	8011c60 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	2220      	movs	r2, #32
 8011c96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	2200      	movs	r2, #0
 8011c9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	2200      	movs	r2, #0
 8011ca4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011ca6:	bf00      	nop
 8011ca8:	3754      	adds	r7, #84	@ 0x54
 8011caa:	46bd      	mov	sp, r7
 8011cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb0:	4770      	bx	lr

08011cb2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011cb2:	b580      	push	{r7, lr}
 8011cb4:	b090      	sub	sp, #64	@ 0x40
 8011cb6:	af00      	add	r7, sp, #0
 8011cb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	f003 0320 	and.w	r3, r3, #32
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d137      	bne.n	8011d3e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8011cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	3308      	adds	r3, #8
 8011cdc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ce0:	e853 3f00 	ldrex	r3, [r3]
 8011ce4:	623b      	str	r3, [r7, #32]
   return(result);
 8011ce6:	6a3b      	ldr	r3, [r7, #32]
 8011ce8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011cec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	3308      	adds	r3, #8
 8011cf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011cf6:	633a      	str	r2, [r7, #48]	@ 0x30
 8011cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011cfe:	e841 2300 	strex	r3, r2, [r1]
 8011d02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d1e5      	bne.n	8011cd6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d10:	693b      	ldr	r3, [r7, #16]
 8011d12:	e853 3f00 	ldrex	r3, [r3]
 8011d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	461a      	mov	r2, r3
 8011d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d28:	61fb      	str	r3, [r7, #28]
 8011d2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d2c:	69b9      	ldr	r1, [r7, #24]
 8011d2e:	69fa      	ldr	r2, [r7, #28]
 8011d30:	e841 2300 	strex	r3, r2, [r1]
 8011d34:	617b      	str	r3, [r7, #20]
   return(result);
 8011d36:	697b      	ldr	r3, [r7, #20]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d1e6      	bne.n	8011d0a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011d3c:	e002      	b.n	8011d44 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8011d3e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011d40:	f7f7 fa30 	bl	80091a4 <HAL_UART_TxCpltCallback>
}
 8011d44:	bf00      	nop
 8011d46:	3740      	adds	r7, #64	@ 0x40
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	bd80      	pop	{r7, pc}

08011d4c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b084      	sub	sp, #16
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d58:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011d5a:	68f8      	ldr	r0, [r7, #12]
 8011d5c:	f7ff f8d4 	bl	8010f08 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011d60:	bf00      	nop
 8011d62:	3710      	adds	r7, #16
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bd80      	pop	{r7, pc}

08011d68 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b09c      	sub	sp, #112	@ 0x70
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d74:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	f003 0320 	and.w	r3, r3, #32
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d171      	bne.n	8011e68 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8011d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011d86:	2200      	movs	r2, #0
 8011d88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011d94:	e853 3f00 	ldrex	r3, [r3]
 8011d98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011da0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	461a      	mov	r2, r3
 8011da8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011daa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011dac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011dae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011db0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011db2:	e841 2300 	strex	r3, r2, [r1]
 8011db6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011db8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d1e6      	bne.n	8011d8c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	3308      	adds	r3, #8
 8011dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dc8:	e853 3f00 	ldrex	r3, [r3]
 8011dcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dd0:	f023 0301 	bic.w	r3, r3, #1
 8011dd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8011dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	3308      	adds	r3, #8
 8011ddc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011dde:	647a      	str	r2, [r7, #68]	@ 0x44
 8011de0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011de2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011de4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011de6:	e841 2300 	strex	r3, r2, [r1]
 8011dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d1e5      	bne.n	8011dbe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	3308      	adds	r3, #8
 8011df8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dfc:	e853 3f00 	ldrex	r3, [r3]
 8011e00:	623b      	str	r3, [r7, #32]
   return(result);
 8011e02:	6a3b      	ldr	r3, [r7, #32]
 8011e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011e08:	663b      	str	r3, [r7, #96]	@ 0x60
 8011e0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	3308      	adds	r3, #8
 8011e10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011e12:	633a      	str	r2, [r7, #48]	@ 0x30
 8011e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e1a:	e841 2300 	strex	r3, r2, [r1]
 8011e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d1e5      	bne.n	8011df2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e28:	2220      	movs	r2, #32
 8011e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e32:	2b01      	cmp	r3, #1
 8011e34:	d118      	bne.n	8011e68 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e3c:	693b      	ldr	r3, [r7, #16]
 8011e3e:	e853 3f00 	ldrex	r3, [r3]
 8011e42:	60fb      	str	r3, [r7, #12]
   return(result);
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	f023 0310 	bic.w	r3, r3, #16
 8011e4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	461a      	mov	r2, r3
 8011e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011e54:	61fb      	str	r3, [r7, #28]
 8011e56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e58:	69b9      	ldr	r1, [r7, #24]
 8011e5a:	69fa      	ldr	r2, [r7, #28]
 8011e5c:	e841 2300 	strex	r3, r2, [r1]
 8011e60:	617b      	str	r3, [r7, #20]
   return(result);
 8011e62:	697b      	ldr	r3, [r7, #20]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d1e6      	bne.n	8011e36 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011e6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e72:	2b01      	cmp	r3, #1
 8011e74:	d107      	bne.n	8011e86 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011e78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011e7c:	4619      	mov	r1, r3
 8011e7e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011e80:	f7ff f860 	bl	8010f44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011e84:	e002      	b.n	8011e8c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8011e86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011e88:	f7f7 f9ac 	bl	80091e4 <HAL_UART_RxCpltCallback>
}
 8011e8c:	bf00      	nop
 8011e8e:	3770      	adds	r7, #112	@ 0x70
 8011e90:	46bd      	mov	sp, r7
 8011e92:	bd80      	pop	{r7, pc}

08011e94 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011e94:	b580      	push	{r7, lr}
 8011e96:	b084      	sub	sp, #16
 8011e98:	af00      	add	r7, sp, #0
 8011e9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ea0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	2201      	movs	r2, #1
 8011ea6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011eac:	2b01      	cmp	r3, #1
 8011eae:	d109      	bne.n	8011ec4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011eb6:	085b      	lsrs	r3, r3, #1
 8011eb8:	b29b      	uxth	r3, r3
 8011eba:	4619      	mov	r1, r3
 8011ebc:	68f8      	ldr	r0, [r7, #12]
 8011ebe:	f7ff f841 	bl	8010f44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011ec2:	e002      	b.n	8011eca <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8011ec4:	68f8      	ldr	r0, [r7, #12]
 8011ec6:	f7ff f829 	bl	8010f1c <HAL_UART_RxHalfCpltCallback>
}
 8011eca:	bf00      	nop
 8011ecc:	3710      	adds	r7, #16
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b086      	sub	sp, #24
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ede:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011ee0:	697b      	ldr	r3, [r7, #20]
 8011ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011ee6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011ee8:	697b      	ldr	r3, [r7, #20]
 8011eea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011eee:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011ef0:	697b      	ldr	r3, [r7, #20]
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	689b      	ldr	r3, [r3, #8]
 8011ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011efa:	2b80      	cmp	r3, #128	@ 0x80
 8011efc:	d109      	bne.n	8011f12 <UART_DMAError+0x40>
 8011efe:	693b      	ldr	r3, [r7, #16]
 8011f00:	2b21      	cmp	r3, #33	@ 0x21
 8011f02:	d106      	bne.n	8011f12 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011f04:	697b      	ldr	r3, [r7, #20]
 8011f06:	2200      	movs	r2, #0
 8011f08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8011f0c:	6978      	ldr	r0, [r7, #20]
 8011f0e:	f7ff fe29 	bl	8011b64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	689b      	ldr	r3, [r3, #8]
 8011f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f1c:	2b40      	cmp	r3, #64	@ 0x40
 8011f1e:	d109      	bne.n	8011f34 <UART_DMAError+0x62>
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	2b22      	cmp	r3, #34	@ 0x22
 8011f24:	d106      	bne.n	8011f34 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011f2e:	6978      	ldr	r0, [r7, #20]
 8011f30:	f7ff fe59 	bl	8011be6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011f34:	697b      	ldr	r3, [r7, #20]
 8011f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011f3a:	f043 0210 	orr.w	r2, r3, #16
 8011f3e:	697b      	ldr	r3, [r7, #20]
 8011f40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011f44:	6978      	ldr	r0, [r7, #20]
 8011f46:	f7fe fff3 	bl	8010f30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011f4a:	bf00      	nop
 8011f4c:	3718      	adds	r7, #24
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}

08011f52 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011f52:	b580      	push	{r7, lr}
 8011f54:	b084      	sub	sp, #16
 8011f56:	af00      	add	r7, sp, #0
 8011f58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	2200      	movs	r2, #0
 8011f64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011f68:	68f8      	ldr	r0, [r7, #12]
 8011f6a:	f7fe ffe1 	bl	8010f30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011f6e:	bf00      	nop
 8011f70:	3710      	adds	r7, #16
 8011f72:	46bd      	mov	sp, r7
 8011f74:	bd80      	pop	{r7, pc}

08011f76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011f76:	b580      	push	{r7, lr}
 8011f78:	b088      	sub	sp, #32
 8011f7a:	af00      	add	r7, sp, #0
 8011f7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	e853 3f00 	ldrex	r3, [r3]
 8011f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011f92:	61fb      	str	r3, [r7, #28]
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	461a      	mov	r2, r3
 8011f9a:	69fb      	ldr	r3, [r7, #28]
 8011f9c:	61bb      	str	r3, [r7, #24]
 8011f9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fa0:	6979      	ldr	r1, [r7, #20]
 8011fa2:	69ba      	ldr	r2, [r7, #24]
 8011fa4:	e841 2300 	strex	r3, r2, [r1]
 8011fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8011faa:	693b      	ldr	r3, [r7, #16]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d1e6      	bne.n	8011f7e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	2220      	movs	r2, #32
 8011fb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	2200      	movs	r2, #0
 8011fbc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011fbe:	6878      	ldr	r0, [r7, #4]
 8011fc0:	f7f7 f8f0 	bl	80091a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011fc4:	bf00      	nop
 8011fc6:	3720      	adds	r7, #32
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	bd80      	pop	{r7, pc}

08011fcc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011fcc:	b480      	push	{r7}
 8011fce:	b083      	sub	sp, #12
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011fd4:	bf00      	nop
 8011fd6:	370c      	adds	r7, #12
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fde:	4770      	bx	lr

08011fe0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011fe0:	b480      	push	{r7}
 8011fe2:	b083      	sub	sp, #12
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011fe8:	bf00      	nop
 8011fea:	370c      	adds	r7, #12
 8011fec:	46bd      	mov	sp, r7
 8011fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff2:	4770      	bx	lr

08011ff4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011ff4:	b480      	push	{r7}
 8011ff6:	b083      	sub	sp, #12
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011ffc:	bf00      	nop
 8011ffe:	370c      	adds	r7, #12
 8012000:	46bd      	mov	sp, r7
 8012002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012006:	4770      	bx	lr

08012008 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012008:	b480      	push	{r7}
 801200a:	b085      	sub	sp, #20
 801200c:	af00      	add	r7, sp, #0
 801200e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012016:	2b01      	cmp	r3, #1
 8012018:	d101      	bne.n	801201e <HAL_UARTEx_DisableFifoMode+0x16>
 801201a:	2302      	movs	r3, #2
 801201c:	e027      	b.n	801206e <HAL_UARTEx_DisableFifoMode+0x66>
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	2201      	movs	r2, #1
 8012022:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	2224      	movs	r2, #36	@ 0x24
 801202a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	681a      	ldr	r2, [r3, #0]
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	f022 0201 	bic.w	r2, r2, #1
 8012044:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801204c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	2200      	movs	r2, #0
 8012052:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	68fa      	ldr	r2, [r7, #12]
 801205a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	2220      	movs	r2, #32
 8012060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2200      	movs	r2, #0
 8012068:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801206c:	2300      	movs	r3, #0
}
 801206e:	4618      	mov	r0, r3
 8012070:	3714      	adds	r7, #20
 8012072:	46bd      	mov	sp, r7
 8012074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012078:	4770      	bx	lr

0801207a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801207a:	b580      	push	{r7, lr}
 801207c:	b084      	sub	sp, #16
 801207e:	af00      	add	r7, sp, #0
 8012080:	6078      	str	r0, [r7, #4]
 8012082:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801208a:	2b01      	cmp	r3, #1
 801208c:	d101      	bne.n	8012092 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801208e:	2302      	movs	r3, #2
 8012090:	e02d      	b.n	80120ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	2201      	movs	r2, #1
 8012096:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	2224      	movs	r2, #36	@ 0x24
 801209e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	681a      	ldr	r2, [r3, #0]
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	f022 0201 	bic.w	r2, r2, #1
 80120b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	689b      	ldr	r3, [r3, #8]
 80120c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	683a      	ldr	r2, [r7, #0]
 80120ca:	430a      	orrs	r2, r1
 80120cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80120ce:	6878      	ldr	r0, [r7, #4]
 80120d0:	f000 f850 	bl	8012174 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	68fa      	ldr	r2, [r7, #12]
 80120da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	2220      	movs	r2, #32
 80120e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	2200      	movs	r2, #0
 80120e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80120ec:	2300      	movs	r3, #0
}
 80120ee:	4618      	mov	r0, r3
 80120f0:	3710      	adds	r7, #16
 80120f2:	46bd      	mov	sp, r7
 80120f4:	bd80      	pop	{r7, pc}

080120f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80120f6:	b580      	push	{r7, lr}
 80120f8:	b084      	sub	sp, #16
 80120fa:	af00      	add	r7, sp, #0
 80120fc:	6078      	str	r0, [r7, #4]
 80120fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012106:	2b01      	cmp	r3, #1
 8012108:	d101      	bne.n	801210e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801210a:	2302      	movs	r3, #2
 801210c:	e02d      	b.n	801216a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	2201      	movs	r2, #1
 8012112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	2224      	movs	r2, #36	@ 0x24
 801211a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	681a      	ldr	r2, [r3, #0]
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	f022 0201 	bic.w	r2, r2, #1
 8012134:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	689b      	ldr	r3, [r3, #8]
 801213c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	683a      	ldr	r2, [r7, #0]
 8012146:	430a      	orrs	r2, r1
 8012148:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801214a:	6878      	ldr	r0, [r7, #4]
 801214c:	f000 f812 	bl	8012174 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	68fa      	ldr	r2, [r7, #12]
 8012156:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	2220      	movs	r2, #32
 801215c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	2200      	movs	r2, #0
 8012164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012168:	2300      	movs	r3, #0
}
 801216a:	4618      	mov	r0, r3
 801216c:	3710      	adds	r7, #16
 801216e:	46bd      	mov	sp, r7
 8012170:	bd80      	pop	{r7, pc}
	...

08012174 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012174:	b480      	push	{r7}
 8012176:	b085      	sub	sp, #20
 8012178:	af00      	add	r7, sp, #0
 801217a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012180:	2b00      	cmp	r3, #0
 8012182:	d108      	bne.n	8012196 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	2201      	movs	r2, #1
 8012188:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	2201      	movs	r2, #1
 8012190:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012194:	e031      	b.n	80121fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012196:	2308      	movs	r3, #8
 8012198:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801219a:	2308      	movs	r3, #8
 801219c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	689b      	ldr	r3, [r3, #8]
 80121a4:	0e5b      	lsrs	r3, r3, #25
 80121a6:	b2db      	uxtb	r3, r3
 80121a8:	f003 0307 	and.w	r3, r3, #7
 80121ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	689b      	ldr	r3, [r3, #8]
 80121b4:	0f5b      	lsrs	r3, r3, #29
 80121b6:	b2db      	uxtb	r3, r3
 80121b8:	f003 0307 	and.w	r3, r3, #7
 80121bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80121be:	7bbb      	ldrb	r3, [r7, #14]
 80121c0:	7b3a      	ldrb	r2, [r7, #12]
 80121c2:	4911      	ldr	r1, [pc, #68]	@ (8012208 <UARTEx_SetNbDataToProcess+0x94>)
 80121c4:	5c8a      	ldrb	r2, [r1, r2]
 80121c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80121ca:	7b3a      	ldrb	r2, [r7, #12]
 80121cc:	490f      	ldr	r1, [pc, #60]	@ (801220c <UARTEx_SetNbDataToProcess+0x98>)
 80121ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80121d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80121d4:	b29a      	uxth	r2, r3
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80121dc:	7bfb      	ldrb	r3, [r7, #15]
 80121de:	7b7a      	ldrb	r2, [r7, #13]
 80121e0:	4909      	ldr	r1, [pc, #36]	@ (8012208 <UARTEx_SetNbDataToProcess+0x94>)
 80121e2:	5c8a      	ldrb	r2, [r1, r2]
 80121e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80121e8:	7b7a      	ldrb	r2, [r7, #13]
 80121ea:	4908      	ldr	r1, [pc, #32]	@ (801220c <UARTEx_SetNbDataToProcess+0x98>)
 80121ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80121ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80121f2:	b29a      	uxth	r2, r3
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80121fa:	bf00      	nop
 80121fc:	3714      	adds	r7, #20
 80121fe:	46bd      	mov	sp, r7
 8012200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012204:	4770      	bx	lr
 8012206:	bf00      	nop
 8012208:	08018300 	.word	0x08018300
 801220c:	08018308 	.word	0x08018308

08012210 <__NVIC_SetPriority>:
{
 8012210:	b480      	push	{r7}
 8012212:	b083      	sub	sp, #12
 8012214:	af00      	add	r7, sp, #0
 8012216:	4603      	mov	r3, r0
 8012218:	6039      	str	r1, [r7, #0]
 801221a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801221c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012220:	2b00      	cmp	r3, #0
 8012222:	db0a      	blt.n	801223a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	b2da      	uxtb	r2, r3
 8012228:	490c      	ldr	r1, [pc, #48]	@ (801225c <__NVIC_SetPriority+0x4c>)
 801222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801222e:	0112      	lsls	r2, r2, #4
 8012230:	b2d2      	uxtb	r2, r2
 8012232:	440b      	add	r3, r1
 8012234:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8012238:	e00a      	b.n	8012250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801223a:	683b      	ldr	r3, [r7, #0]
 801223c:	b2da      	uxtb	r2, r3
 801223e:	4908      	ldr	r1, [pc, #32]	@ (8012260 <__NVIC_SetPriority+0x50>)
 8012240:	79fb      	ldrb	r3, [r7, #7]
 8012242:	f003 030f 	and.w	r3, r3, #15
 8012246:	3b04      	subs	r3, #4
 8012248:	0112      	lsls	r2, r2, #4
 801224a:	b2d2      	uxtb	r2, r2
 801224c:	440b      	add	r3, r1
 801224e:	761a      	strb	r2, [r3, #24]
}
 8012250:	bf00      	nop
 8012252:	370c      	adds	r7, #12
 8012254:	46bd      	mov	sp, r7
 8012256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801225a:	4770      	bx	lr
 801225c:	e000e100 	.word	0xe000e100
 8012260:	e000ed00 	.word	0xe000ed00

08012264 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012264:	b580      	push	{r7, lr}
 8012266:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012268:	4b05      	ldr	r3, [pc, #20]	@ (8012280 <SysTick_Handler+0x1c>)
 801226a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801226c:	f002 f902 	bl	8014474 <xTaskGetSchedulerState>
 8012270:	4603      	mov	r3, r0
 8012272:	2b01      	cmp	r3, #1
 8012274:	d001      	beq.n	801227a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012276:	f002 ff2f 	bl	80150d8 <xPortSysTickHandler>
  }
}
 801227a:	bf00      	nop
 801227c:	bd80      	pop	{r7, pc}
 801227e:	bf00      	nop
 8012280:	e000e010 	.word	0xe000e010

08012284 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012284:	b580      	push	{r7, lr}
 8012286:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012288:	2100      	movs	r1, #0
 801228a:	f06f 0004 	mvn.w	r0, #4
 801228e:	f7ff ffbf 	bl	8012210 <__NVIC_SetPriority>
#endif
}
 8012292:	bf00      	nop
 8012294:	bd80      	pop	{r7, pc}
	...

08012298 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012298:	b480      	push	{r7}
 801229a:	b083      	sub	sp, #12
 801229c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801229e:	f3ef 8305 	mrs	r3, IPSR
 80122a2:	603b      	str	r3, [r7, #0]
  return(result);
 80122a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d003      	beq.n	80122b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80122aa:	f06f 0305 	mvn.w	r3, #5
 80122ae:	607b      	str	r3, [r7, #4]
 80122b0:	e00c      	b.n	80122cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80122b2:	4b0a      	ldr	r3, [pc, #40]	@ (80122dc <osKernelInitialize+0x44>)
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d105      	bne.n	80122c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80122ba:	4b08      	ldr	r3, [pc, #32]	@ (80122dc <osKernelInitialize+0x44>)
 80122bc:	2201      	movs	r2, #1
 80122be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80122c0:	2300      	movs	r3, #0
 80122c2:	607b      	str	r3, [r7, #4]
 80122c4:	e002      	b.n	80122cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80122c6:	f04f 33ff 	mov.w	r3, #4294967295
 80122ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80122cc:	687b      	ldr	r3, [r7, #4]
}
 80122ce:	4618      	mov	r0, r3
 80122d0:	370c      	adds	r7, #12
 80122d2:	46bd      	mov	sp, r7
 80122d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d8:	4770      	bx	lr
 80122da:	bf00      	nop
 80122dc:	20002ef8 	.word	0x20002ef8

080122e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80122e0:	b580      	push	{r7, lr}
 80122e2:	b082      	sub	sp, #8
 80122e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80122e6:	f3ef 8305 	mrs	r3, IPSR
 80122ea:	603b      	str	r3, [r7, #0]
  return(result);
 80122ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d003      	beq.n	80122fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80122f2:	f06f 0305 	mvn.w	r3, #5
 80122f6:	607b      	str	r3, [r7, #4]
 80122f8:	e010      	b.n	801231c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80122fa:	4b0b      	ldr	r3, [pc, #44]	@ (8012328 <osKernelStart+0x48>)
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	2b01      	cmp	r3, #1
 8012300:	d109      	bne.n	8012316 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012302:	f7ff ffbf 	bl	8012284 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012306:	4b08      	ldr	r3, [pc, #32]	@ (8012328 <osKernelStart+0x48>)
 8012308:	2202      	movs	r2, #2
 801230a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 801230c:	f001 fb9e 	bl	8013a4c <vTaskStartScheduler>
      stat = osOK;
 8012310:	2300      	movs	r3, #0
 8012312:	607b      	str	r3, [r7, #4]
 8012314:	e002      	b.n	801231c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012316:	f04f 33ff 	mov.w	r3, #4294967295
 801231a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801231c:	687b      	ldr	r3, [r7, #4]
}
 801231e:	4618      	mov	r0, r3
 8012320:	3708      	adds	r7, #8
 8012322:	46bd      	mov	sp, r7
 8012324:	bd80      	pop	{r7, pc}
 8012326:	bf00      	nop
 8012328:	20002ef8 	.word	0x20002ef8

0801232c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801232c:	b580      	push	{r7, lr}
 801232e:	b08e      	sub	sp, #56	@ 0x38
 8012330:	af04      	add	r7, sp, #16
 8012332:	60f8      	str	r0, [r7, #12]
 8012334:	60b9      	str	r1, [r7, #8]
 8012336:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012338:	2300      	movs	r3, #0
 801233a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801233c:	f3ef 8305 	mrs	r3, IPSR
 8012340:	617b      	str	r3, [r7, #20]
  return(result);
 8012342:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012344:	2b00      	cmp	r3, #0
 8012346:	d17e      	bne.n	8012446 <osThreadNew+0x11a>
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d07b      	beq.n	8012446 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801234e:	2380      	movs	r3, #128	@ 0x80
 8012350:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012352:	2318      	movs	r3, #24
 8012354:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012356:	2300      	movs	r3, #0
 8012358:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801235a:	f04f 33ff 	mov.w	r3, #4294967295
 801235e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d045      	beq.n	80123f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	2b00      	cmp	r3, #0
 801236c:	d002      	beq.n	8012374 <osThreadNew+0x48>
        name = attr->name;
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	699b      	ldr	r3, [r3, #24]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d002      	beq.n	8012382 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	699b      	ldr	r3, [r3, #24]
 8012380:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012382:	69fb      	ldr	r3, [r7, #28]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d008      	beq.n	801239a <osThreadNew+0x6e>
 8012388:	69fb      	ldr	r3, [r7, #28]
 801238a:	2b38      	cmp	r3, #56	@ 0x38
 801238c:	d805      	bhi.n	801239a <osThreadNew+0x6e>
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	685b      	ldr	r3, [r3, #4]
 8012392:	f003 0301 	and.w	r3, r3, #1
 8012396:	2b00      	cmp	r3, #0
 8012398:	d001      	beq.n	801239e <osThreadNew+0x72>
        return (NULL);
 801239a:	2300      	movs	r3, #0
 801239c:	e054      	b.n	8012448 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	695b      	ldr	r3, [r3, #20]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d003      	beq.n	80123ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	695b      	ldr	r3, [r3, #20]
 80123aa:	089b      	lsrs	r3, r3, #2
 80123ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	689b      	ldr	r3, [r3, #8]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d00e      	beq.n	80123d4 <osThreadNew+0xa8>
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	68db      	ldr	r3, [r3, #12]
 80123ba:	2ba7      	cmp	r3, #167	@ 0xa7
 80123bc:	d90a      	bls.n	80123d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d006      	beq.n	80123d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	695b      	ldr	r3, [r3, #20]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d002      	beq.n	80123d4 <osThreadNew+0xa8>
        mem = 1;
 80123ce:	2301      	movs	r3, #1
 80123d0:	61bb      	str	r3, [r7, #24]
 80123d2:	e010      	b.n	80123f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	689b      	ldr	r3, [r3, #8]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d10c      	bne.n	80123f6 <osThreadNew+0xca>
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	68db      	ldr	r3, [r3, #12]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d108      	bne.n	80123f6 <osThreadNew+0xca>
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	691b      	ldr	r3, [r3, #16]
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d104      	bne.n	80123f6 <osThreadNew+0xca>
          mem = 0;
 80123ec:	2300      	movs	r3, #0
 80123ee:	61bb      	str	r3, [r7, #24]
 80123f0:	e001      	b.n	80123f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80123f2:	2300      	movs	r3, #0
 80123f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80123f6:	69bb      	ldr	r3, [r7, #24]
 80123f8:	2b01      	cmp	r3, #1
 80123fa:	d110      	bne.n	801241e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012400:	687a      	ldr	r2, [r7, #4]
 8012402:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012404:	9202      	str	r2, [sp, #8]
 8012406:	9301      	str	r3, [sp, #4]
 8012408:	69fb      	ldr	r3, [r7, #28]
 801240a:	9300      	str	r3, [sp, #0]
 801240c:	68bb      	ldr	r3, [r7, #8]
 801240e:	6a3a      	ldr	r2, [r7, #32]
 8012410:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012412:	68f8      	ldr	r0, [r7, #12]
 8012414:	f001 f8dc 	bl	80135d0 <xTaskCreateStatic>
 8012418:	4603      	mov	r3, r0
 801241a:	613b      	str	r3, [r7, #16]
 801241c:	e013      	b.n	8012446 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801241e:	69bb      	ldr	r3, [r7, #24]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d110      	bne.n	8012446 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012424:	6a3b      	ldr	r3, [r7, #32]
 8012426:	b29a      	uxth	r2, r3
 8012428:	f107 0310 	add.w	r3, r7, #16
 801242c:	9301      	str	r3, [sp, #4]
 801242e:	69fb      	ldr	r3, [r7, #28]
 8012430:	9300      	str	r3, [sp, #0]
 8012432:	68bb      	ldr	r3, [r7, #8]
 8012434:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012436:	68f8      	ldr	r0, [r7, #12]
 8012438:	f001 f92a 	bl	8013690 <xTaskCreate>
 801243c:	4603      	mov	r3, r0
 801243e:	2b01      	cmp	r3, #1
 8012440:	d001      	beq.n	8012446 <osThreadNew+0x11a>
            hTask = NULL;
 8012442:	2300      	movs	r3, #0
 8012444:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012446:	693b      	ldr	r3, [r7, #16]
}
 8012448:	4618      	mov	r0, r3
 801244a:	3728      	adds	r7, #40	@ 0x28
 801244c:	46bd      	mov	sp, r7
 801244e:	bd80      	pop	{r7, pc}

08012450 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8012450:	b580      	push	{r7, lr}
 8012452:	b086      	sub	sp, #24
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8012458:	2300      	movs	r3, #0
 801245a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801245c:	f3ef 8305 	mrs	r3, IPSR
 8012460:	60fb      	str	r3, [r7, #12]
  return(result);
 8012462:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8012464:	2b00      	cmp	r3, #0
 8012466:	d12d      	bne.n	80124c4 <osEventFlagsNew+0x74>
    mem = -1;
 8012468:	f04f 33ff 	mov.w	r3, #4294967295
 801246c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d015      	beq.n	80124a0 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	689b      	ldr	r3, [r3, #8]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d006      	beq.n	801248a <osEventFlagsNew+0x3a>
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	68db      	ldr	r3, [r3, #12]
 8012480:	2b1f      	cmp	r3, #31
 8012482:	d902      	bls.n	801248a <osEventFlagsNew+0x3a>
        mem = 1;
 8012484:	2301      	movs	r3, #1
 8012486:	613b      	str	r3, [r7, #16]
 8012488:	e00c      	b.n	80124a4 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	689b      	ldr	r3, [r3, #8]
 801248e:	2b00      	cmp	r3, #0
 8012490:	d108      	bne.n	80124a4 <osEventFlagsNew+0x54>
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	68db      	ldr	r3, [r3, #12]
 8012496:	2b00      	cmp	r3, #0
 8012498:	d104      	bne.n	80124a4 <osEventFlagsNew+0x54>
          mem = 0;
 801249a:	2300      	movs	r3, #0
 801249c:	613b      	str	r3, [r7, #16]
 801249e:	e001      	b.n	80124a4 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80124a0:	2300      	movs	r3, #0
 80124a2:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80124a4:	693b      	ldr	r3, [r7, #16]
 80124a6:	2b01      	cmp	r3, #1
 80124a8:	d106      	bne.n	80124b8 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	689b      	ldr	r3, [r3, #8]
 80124ae:	4618      	mov	r0, r3
 80124b0:	f000 f8ea 	bl	8012688 <xEventGroupCreateStatic>
 80124b4:	6178      	str	r0, [r7, #20]
 80124b6:	e005      	b.n	80124c4 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80124b8:	693b      	ldr	r3, [r7, #16]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d102      	bne.n	80124c4 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80124be:	f000 f91c 	bl	80126fa <xEventGroupCreate>
 80124c2:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80124c4:	697b      	ldr	r3, [r7, #20]
}
 80124c6:	4618      	mov	r0, r3
 80124c8:	3718      	adds	r7, #24
 80124ca:	46bd      	mov	sp, r7
 80124cc:	bd80      	pop	{r7, pc}
	...

080124d0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b086      	sub	sp, #24
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
 80124d8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80124de:	693b      	ldr	r3, [r7, #16]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d003      	beq.n	80124ec <osEventFlagsSet+0x1c>
 80124e4:	683b      	ldr	r3, [r7, #0]
 80124e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80124ea:	d303      	bcc.n	80124f4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80124ec:	f06f 0303 	mvn.w	r3, #3
 80124f0:	617b      	str	r3, [r7, #20]
 80124f2:	e028      	b.n	8012546 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80124f4:	f3ef 8305 	mrs	r3, IPSR
 80124f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80124fa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d01d      	beq.n	801253c <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8012500:	2300      	movs	r3, #0
 8012502:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8012504:	f107 0308 	add.w	r3, r7, #8
 8012508:	461a      	mov	r2, r3
 801250a:	6839      	ldr	r1, [r7, #0]
 801250c:	6938      	ldr	r0, [r7, #16]
 801250e:	f000 fa9d 	bl	8012a4c <xEventGroupSetBitsFromISR>
 8012512:	4603      	mov	r3, r0
 8012514:	2b00      	cmp	r3, #0
 8012516:	d103      	bne.n	8012520 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8012518:	f06f 0302 	mvn.w	r3, #2
 801251c:	617b      	str	r3, [r7, #20]
 801251e:	e012      	b.n	8012546 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8012520:	683b      	ldr	r3, [r7, #0]
 8012522:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8012524:	68bb      	ldr	r3, [r7, #8]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d00d      	beq.n	8012546 <osEventFlagsSet+0x76>
 801252a:	4b09      	ldr	r3, [pc, #36]	@ (8012550 <osEventFlagsSet+0x80>)
 801252c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012530:	601a      	str	r2, [r3, #0]
 8012532:	f3bf 8f4f 	dsb	sy
 8012536:	f3bf 8f6f 	isb	sy
 801253a:	e004      	b.n	8012546 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 801253c:	6839      	ldr	r1, [r7, #0]
 801253e:	6938      	ldr	r0, [r7, #16]
 8012540:	f000 f9c8 	bl	80128d4 <xEventGroupSetBits>
 8012544:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8012546:	697b      	ldr	r3, [r7, #20]
}
 8012548:	4618      	mov	r0, r3
 801254a:	3718      	adds	r7, #24
 801254c:	46bd      	mov	sp, r7
 801254e:	bd80      	pop	{r7, pc}
 8012550:	e000ed04 	.word	0xe000ed04

08012554 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8012554:	b580      	push	{r7, lr}
 8012556:	b08c      	sub	sp, #48	@ 0x30
 8012558:	af02      	add	r7, sp, #8
 801255a:	60f8      	str	r0, [r7, #12]
 801255c:	60b9      	str	r1, [r7, #8]
 801255e:	607a      	str	r2, [r7, #4]
 8012560:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012566:	69bb      	ldr	r3, [r7, #24]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d003      	beq.n	8012574 <osEventFlagsWait+0x20>
 801256c:	68bb      	ldr	r3, [r7, #8]
 801256e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012572:	d303      	bcc.n	801257c <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8012574:	f06f 0303 	mvn.w	r3, #3
 8012578:	61fb      	str	r3, [r7, #28]
 801257a:	e04b      	b.n	8012614 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801257c:	f3ef 8305 	mrs	r3, IPSR
 8012580:	617b      	str	r3, [r7, #20]
  return(result);
 8012582:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8012584:	2b00      	cmp	r3, #0
 8012586:	d003      	beq.n	8012590 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8012588:	f06f 0305 	mvn.w	r3, #5
 801258c:	61fb      	str	r3, [r7, #28]
 801258e:	e041      	b.n	8012614 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	f003 0301 	and.w	r3, r3, #1
 8012596:	2b00      	cmp	r3, #0
 8012598:	d002      	beq.n	80125a0 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 801259a:	2301      	movs	r3, #1
 801259c:	627b      	str	r3, [r7, #36]	@ 0x24
 801259e:	e001      	b.n	80125a4 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80125a0:	2300      	movs	r3, #0
 80125a2:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	f003 0302 	and.w	r3, r3, #2
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d002      	beq.n	80125b4 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80125ae:	2300      	movs	r3, #0
 80125b0:	623b      	str	r3, [r7, #32]
 80125b2:	e001      	b.n	80125b8 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80125b4:	2301      	movs	r3, #1
 80125b6:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80125b8:	683b      	ldr	r3, [r7, #0]
 80125ba:	9300      	str	r3, [sp, #0]
 80125bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125be:	6a3a      	ldr	r2, [r7, #32]
 80125c0:	68b9      	ldr	r1, [r7, #8]
 80125c2:	69b8      	ldr	r0, [r7, #24]
 80125c4:	f000 f8b4 	bl	8012730 <xEventGroupWaitBits>
 80125c8:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	f003 0301 	and.w	r3, r3, #1
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d010      	beq.n	80125f6 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80125d4:	68ba      	ldr	r2, [r7, #8]
 80125d6:	69fb      	ldr	r3, [r7, #28]
 80125d8:	4013      	ands	r3, r2
 80125da:	68ba      	ldr	r2, [r7, #8]
 80125dc:	429a      	cmp	r2, r3
 80125de:	d019      	beq.n	8012614 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80125e0:	683b      	ldr	r3, [r7, #0]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d003      	beq.n	80125ee <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80125e6:	f06f 0301 	mvn.w	r3, #1
 80125ea:	61fb      	str	r3, [r7, #28]
 80125ec:	e012      	b.n	8012614 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80125ee:	f06f 0302 	mvn.w	r3, #2
 80125f2:	61fb      	str	r3, [r7, #28]
 80125f4:	e00e      	b.n	8012614 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80125f6:	68ba      	ldr	r2, [r7, #8]
 80125f8:	69fb      	ldr	r3, [r7, #28]
 80125fa:	4013      	ands	r3, r2
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d109      	bne.n	8012614 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8012600:	683b      	ldr	r3, [r7, #0]
 8012602:	2b00      	cmp	r3, #0
 8012604:	d003      	beq.n	801260e <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8012606:	f06f 0301 	mvn.w	r3, #1
 801260a:	61fb      	str	r3, [r7, #28]
 801260c:	e002      	b.n	8012614 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 801260e:	f06f 0302 	mvn.w	r3, #2
 8012612:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8012614:	69fb      	ldr	r3, [r7, #28]
}
 8012616:	4618      	mov	r0, r3
 8012618:	3728      	adds	r7, #40	@ 0x28
 801261a:	46bd      	mov	sp, r7
 801261c:	bd80      	pop	{r7, pc}
	...

08012620 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012620:	b480      	push	{r7}
 8012622:	b085      	sub	sp, #20
 8012624:	af00      	add	r7, sp, #0
 8012626:	60f8      	str	r0, [r7, #12]
 8012628:	60b9      	str	r1, [r7, #8]
 801262a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	4a07      	ldr	r2, [pc, #28]	@ (801264c <vApplicationGetIdleTaskMemory+0x2c>)
 8012630:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012632:	68bb      	ldr	r3, [r7, #8]
 8012634:	4a06      	ldr	r2, [pc, #24]	@ (8012650 <vApplicationGetIdleTaskMemory+0x30>)
 8012636:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	2280      	movs	r2, #128	@ 0x80
 801263c:	601a      	str	r2, [r3, #0]
}
 801263e:	bf00      	nop
 8012640:	3714      	adds	r7, #20
 8012642:	46bd      	mov	sp, r7
 8012644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012648:	4770      	bx	lr
 801264a:	bf00      	nop
 801264c:	20002efc 	.word	0x20002efc
 8012650:	20002fa4 	.word	0x20002fa4

08012654 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012654:	b480      	push	{r7}
 8012656:	b085      	sub	sp, #20
 8012658:	af00      	add	r7, sp, #0
 801265a:	60f8      	str	r0, [r7, #12]
 801265c:	60b9      	str	r1, [r7, #8]
 801265e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	4a07      	ldr	r2, [pc, #28]	@ (8012680 <vApplicationGetTimerTaskMemory+0x2c>)
 8012664:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012666:	68bb      	ldr	r3, [r7, #8]
 8012668:	4a06      	ldr	r2, [pc, #24]	@ (8012684 <vApplicationGetTimerTaskMemory+0x30>)
 801266a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012672:	601a      	str	r2, [r3, #0]
}
 8012674:	bf00      	nop
 8012676:	3714      	adds	r7, #20
 8012678:	46bd      	mov	sp, r7
 801267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801267e:	4770      	bx	lr
 8012680:	200031a4 	.word	0x200031a4
 8012684:	2000324c 	.word	0x2000324c

08012688 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8012688:	b580      	push	{r7, lr}
 801268a:	b086      	sub	sp, #24
 801268c:	af00      	add	r7, sp, #0
 801268e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d10b      	bne.n	80126ae <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801269a:	f383 8811 	msr	BASEPRI, r3
 801269e:	f3bf 8f6f 	isb	sy
 80126a2:	f3bf 8f4f 	dsb	sy
 80126a6:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80126a8:	bf00      	nop
 80126aa:	bf00      	nop
 80126ac:	e7fd      	b.n	80126aa <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80126ae:	2320      	movs	r3, #32
 80126b0:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80126b2:	68bb      	ldr	r3, [r7, #8]
 80126b4:	2b20      	cmp	r3, #32
 80126b6:	d00b      	beq.n	80126d0 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80126b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126bc:	f383 8811 	msr	BASEPRI, r3
 80126c0:	f3bf 8f6f 	isb	sy
 80126c4:	f3bf 8f4f 	dsb	sy
 80126c8:	60fb      	str	r3, [r7, #12]
}
 80126ca:	bf00      	nop
 80126cc:	bf00      	nop
 80126ce:	e7fd      	b.n	80126cc <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80126d4:	697b      	ldr	r3, [r7, #20]
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d00a      	beq.n	80126f0 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	2200      	movs	r2, #0
 80126de:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80126e0:	697b      	ldr	r3, [r7, #20]
 80126e2:	3304      	adds	r3, #4
 80126e4:	4618      	mov	r0, r3
 80126e6:	f000 f9c5 	bl	8012a74 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80126ea:	697b      	ldr	r3, [r7, #20]
 80126ec:	2201      	movs	r2, #1
 80126ee:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80126f0:	697b      	ldr	r3, [r7, #20]
	}
 80126f2:	4618      	mov	r0, r3
 80126f4:	3718      	adds	r7, #24
 80126f6:	46bd      	mov	sp, r7
 80126f8:	bd80      	pop	{r7, pc}

080126fa <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80126fa:	b580      	push	{r7, lr}
 80126fc:	b082      	sub	sp, #8
 80126fe:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8012700:	2020      	movs	r0, #32
 8012702:	f002 fd7b 	bl	80151fc <pvPortMalloc>
 8012706:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d00a      	beq.n	8012724 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	2200      	movs	r2, #0
 8012712:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	3304      	adds	r3, #4
 8012718:	4618      	mov	r0, r3
 801271a:	f000 f9ab 	bl	8012a74 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	2200      	movs	r2, #0
 8012722:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8012724:	687b      	ldr	r3, [r7, #4]
	}
 8012726:	4618      	mov	r0, r3
 8012728:	3708      	adds	r7, #8
 801272a:	46bd      	mov	sp, r7
 801272c:	bd80      	pop	{r7, pc}
	...

08012730 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8012730:	b580      	push	{r7, lr}
 8012732:	b090      	sub	sp, #64	@ 0x40
 8012734:	af00      	add	r7, sp, #0
 8012736:	60f8      	str	r0, [r7, #12]
 8012738:	60b9      	str	r1, [r7, #8]
 801273a:	607a      	str	r2, [r7, #4]
 801273c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8012742:	2300      	movs	r3, #0
 8012744:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8012746:	2300      	movs	r3, #0
 8012748:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	2b00      	cmp	r3, #0
 801274e:	d10b      	bne.n	8012768 <xEventGroupWaitBits+0x38>
	__asm volatile
 8012750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012754:	f383 8811 	msr	BASEPRI, r3
 8012758:	f3bf 8f6f 	isb	sy
 801275c:	f3bf 8f4f 	dsb	sy
 8012760:	623b      	str	r3, [r7, #32]
}
 8012762:	bf00      	nop
 8012764:	bf00      	nop
 8012766:	e7fd      	b.n	8012764 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8012768:	68bb      	ldr	r3, [r7, #8]
 801276a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801276e:	d30b      	bcc.n	8012788 <xEventGroupWaitBits+0x58>
	__asm volatile
 8012770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012774:	f383 8811 	msr	BASEPRI, r3
 8012778:	f3bf 8f6f 	isb	sy
 801277c:	f3bf 8f4f 	dsb	sy
 8012780:	61fb      	str	r3, [r7, #28]
}
 8012782:	bf00      	nop
 8012784:	bf00      	nop
 8012786:	e7fd      	b.n	8012784 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8012788:	68bb      	ldr	r3, [r7, #8]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d10b      	bne.n	80127a6 <xEventGroupWaitBits+0x76>
	__asm volatile
 801278e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012792:	f383 8811 	msr	BASEPRI, r3
 8012796:	f3bf 8f6f 	isb	sy
 801279a:	f3bf 8f4f 	dsb	sy
 801279e:	61bb      	str	r3, [r7, #24]
}
 80127a0:	bf00      	nop
 80127a2:	bf00      	nop
 80127a4:	e7fd      	b.n	80127a2 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80127a6:	f001 fe65 	bl	8014474 <xTaskGetSchedulerState>
 80127aa:	4603      	mov	r3, r0
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d102      	bne.n	80127b6 <xEventGroupWaitBits+0x86>
 80127b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d101      	bne.n	80127ba <xEventGroupWaitBits+0x8a>
 80127b6:	2301      	movs	r3, #1
 80127b8:	e000      	b.n	80127bc <xEventGroupWaitBits+0x8c>
 80127ba:	2300      	movs	r3, #0
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d10b      	bne.n	80127d8 <xEventGroupWaitBits+0xa8>
	__asm volatile
 80127c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127c4:	f383 8811 	msr	BASEPRI, r3
 80127c8:	f3bf 8f6f 	isb	sy
 80127cc:	f3bf 8f4f 	dsb	sy
 80127d0:	617b      	str	r3, [r7, #20]
}
 80127d2:	bf00      	nop
 80127d4:	bf00      	nop
 80127d6:	e7fd      	b.n	80127d4 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80127d8:	f001 f9a8 	bl	8013b2c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80127dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80127e2:	683a      	ldr	r2, [r7, #0]
 80127e4:	68b9      	ldr	r1, [r7, #8]
 80127e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80127e8:	f000 f90d 	bl	8012a06 <prvTestWaitCondition>
 80127ec:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80127ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d00e      	beq.n	8012812 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80127f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80127f8:	2300      	movs	r3, #0
 80127fa:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d028      	beq.n	8012854 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8012802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012804:	681a      	ldr	r2, [r3, #0]
 8012806:	68bb      	ldr	r3, [r7, #8]
 8012808:	43db      	mvns	r3, r3
 801280a:	401a      	ands	r2, r3
 801280c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801280e:	601a      	str	r2, [r3, #0]
 8012810:	e020      	b.n	8012854 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8012812:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012814:	2b00      	cmp	r3, #0
 8012816:	d104      	bne.n	8012822 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8012818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801281a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 801281c:	2301      	movs	r3, #1
 801281e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012820:	e018      	b.n	8012854 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d003      	beq.n	8012830 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8012828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801282a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801282e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d003      	beq.n	801283e <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8012836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012838:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801283c:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 801283e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012840:	1d18      	adds	r0, r3, #4
 8012842:	68ba      	ldr	r2, [r7, #8]
 8012844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012846:	4313      	orrs	r3, r2
 8012848:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801284a:	4619      	mov	r1, r3
 801284c:	f001 fb7e 	bl	8013f4c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8012850:	2300      	movs	r3, #0
 8012852:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8012854:	f001 f978 	bl	8013b48 <xTaskResumeAll>
 8012858:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 801285a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801285c:	2b00      	cmp	r3, #0
 801285e:	d031      	beq.n	80128c4 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8012860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012862:	2b00      	cmp	r3, #0
 8012864:	d107      	bne.n	8012876 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8012866:	4b1a      	ldr	r3, [pc, #104]	@ (80128d0 <xEventGroupWaitBits+0x1a0>)
 8012868:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801286c:	601a      	str	r2, [r3, #0]
 801286e:	f3bf 8f4f 	dsb	sy
 8012872:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8012876:	f001 fe8b 	bl	8014590 <uxTaskResetEventItemValue>
 801287a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 801287c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801287e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012882:	2b00      	cmp	r3, #0
 8012884:	d11a      	bne.n	80128bc <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8012886:	f002 fb97 	bl	8014fb8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 801288a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8012890:	683a      	ldr	r2, [r7, #0]
 8012892:	68b9      	ldr	r1, [r7, #8]
 8012894:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8012896:	f000 f8b6 	bl	8012a06 <prvTestWaitCondition>
 801289a:	4603      	mov	r3, r0
 801289c:	2b00      	cmp	r3, #0
 801289e:	d009      	beq.n	80128b4 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d006      	beq.n	80128b4 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80128a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128a8:	681a      	ldr	r2, [r3, #0]
 80128aa:	68bb      	ldr	r3, [r7, #8]
 80128ac:	43db      	mvns	r3, r3
 80128ae:	401a      	ands	r2, r3
 80128b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128b2:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80128b4:	2301      	movs	r3, #1
 80128b6:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80128b8:	f002 fbb0 	bl	801501c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80128bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128be:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80128c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80128c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80128c6:	4618      	mov	r0, r3
 80128c8:	3740      	adds	r7, #64	@ 0x40
 80128ca:	46bd      	mov	sp, r7
 80128cc:	bd80      	pop	{r7, pc}
 80128ce:	bf00      	nop
 80128d0:	e000ed04 	.word	0xe000ed04

080128d4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b08e      	sub	sp, #56	@ 0x38
 80128d8:	af00      	add	r7, sp, #0
 80128da:	6078      	str	r0, [r7, #4]
 80128dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80128de:	2300      	movs	r3, #0
 80128e0:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80128e6:	2300      	movs	r3, #0
 80128e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d10b      	bne.n	8012908 <xEventGroupSetBits+0x34>
	__asm volatile
 80128f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128f4:	f383 8811 	msr	BASEPRI, r3
 80128f8:	f3bf 8f6f 	isb	sy
 80128fc:	f3bf 8f4f 	dsb	sy
 8012900:	613b      	str	r3, [r7, #16]
}
 8012902:	bf00      	nop
 8012904:	bf00      	nop
 8012906:	e7fd      	b.n	8012904 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8012908:	683b      	ldr	r3, [r7, #0]
 801290a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801290e:	d30b      	bcc.n	8012928 <xEventGroupSetBits+0x54>
	__asm volatile
 8012910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012914:	f383 8811 	msr	BASEPRI, r3
 8012918:	f3bf 8f6f 	isb	sy
 801291c:	f3bf 8f4f 	dsb	sy
 8012920:	60fb      	str	r3, [r7, #12]
}
 8012922:	bf00      	nop
 8012924:	bf00      	nop
 8012926:	e7fd      	b.n	8012924 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8012928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801292a:	3304      	adds	r3, #4
 801292c:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012930:	3308      	adds	r3, #8
 8012932:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8012934:	f001 f8fa 	bl	8013b2c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8012938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801293a:	68db      	ldr	r3, [r3, #12]
 801293c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 801293e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012940:	681a      	ldr	r2, [r3, #0]
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	431a      	orrs	r2, r3
 8012946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012948:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 801294a:	e03c      	b.n	80129c6 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 801294c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801294e:	685b      	ldr	r3, [r3, #4]
 8012950:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8012952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8012958:	2300      	movs	r3, #0
 801295a:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 801295c:	69bb      	ldr	r3, [r7, #24]
 801295e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8012962:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8012964:	69bb      	ldr	r3, [r7, #24]
 8012966:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801296a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 801296c:	697b      	ldr	r3, [r7, #20]
 801296e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8012972:	2b00      	cmp	r3, #0
 8012974:	d108      	bne.n	8012988 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8012976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012978:	681a      	ldr	r2, [r3, #0]
 801297a:	69bb      	ldr	r3, [r7, #24]
 801297c:	4013      	ands	r3, r2
 801297e:	2b00      	cmp	r3, #0
 8012980:	d00b      	beq.n	801299a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8012982:	2301      	movs	r3, #1
 8012984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012986:	e008      	b.n	801299a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8012988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801298a:	681a      	ldr	r2, [r3, #0]
 801298c:	69bb      	ldr	r3, [r7, #24]
 801298e:	4013      	ands	r3, r2
 8012990:	69ba      	ldr	r2, [r7, #24]
 8012992:	429a      	cmp	r2, r3
 8012994:	d101      	bne.n	801299a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8012996:	2301      	movs	r3, #1
 8012998:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 801299a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801299c:	2b00      	cmp	r3, #0
 801299e:	d010      	beq.n	80129c2 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80129a0:	697b      	ldr	r3, [r7, #20]
 80129a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d003      	beq.n	80129b2 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80129aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80129ac:	69bb      	ldr	r3, [r7, #24]
 80129ae:	4313      	orrs	r3, r2
 80129b0:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80129b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80129ba:	4619      	mov	r1, r3
 80129bc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80129be:	f001 fb93 	bl	80140e8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80129c2:	69fb      	ldr	r3, [r7, #28]
 80129c4:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80129c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80129c8:	6a3b      	ldr	r3, [r7, #32]
 80129ca:	429a      	cmp	r2, r3
 80129cc:	d1be      	bne.n	801294c <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80129ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129d0:	681a      	ldr	r2, [r3, #0]
 80129d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129d4:	43db      	mvns	r3, r3
 80129d6:	401a      	ands	r2, r3
 80129d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129da:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80129dc:	f001 f8b4 	bl	8013b48 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80129e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129e2:	681b      	ldr	r3, [r3, #0]
}
 80129e4:	4618      	mov	r0, r3
 80129e6:	3738      	adds	r7, #56	@ 0x38
 80129e8:	46bd      	mov	sp, r7
 80129ea:	bd80      	pop	{r7, pc}

080129ec <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80129ec:	b580      	push	{r7, lr}
 80129ee:	b082      	sub	sp, #8
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
 80129f4:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80129f6:	6839      	ldr	r1, [r7, #0]
 80129f8:	6878      	ldr	r0, [r7, #4]
 80129fa:	f7ff ff6b 	bl	80128d4 <xEventGroupSetBits>
}
 80129fe:	bf00      	nop
 8012a00:	3708      	adds	r7, #8
 8012a02:	46bd      	mov	sp, r7
 8012a04:	bd80      	pop	{r7, pc}

08012a06 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8012a06:	b480      	push	{r7}
 8012a08:	b087      	sub	sp, #28
 8012a0a:	af00      	add	r7, sp, #0
 8012a0c:	60f8      	str	r0, [r7, #12]
 8012a0e:	60b9      	str	r1, [r7, #8]
 8012a10:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8012a12:	2300      	movs	r3, #0
 8012a14:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d107      	bne.n	8012a2c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8012a1c:	68fa      	ldr	r2, [r7, #12]
 8012a1e:	68bb      	ldr	r3, [r7, #8]
 8012a20:	4013      	ands	r3, r2
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d00a      	beq.n	8012a3c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8012a26:	2301      	movs	r3, #1
 8012a28:	617b      	str	r3, [r7, #20]
 8012a2a:	e007      	b.n	8012a3c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8012a2c:	68fa      	ldr	r2, [r7, #12]
 8012a2e:	68bb      	ldr	r3, [r7, #8]
 8012a30:	4013      	ands	r3, r2
 8012a32:	68ba      	ldr	r2, [r7, #8]
 8012a34:	429a      	cmp	r2, r3
 8012a36:	d101      	bne.n	8012a3c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8012a38:	2301      	movs	r3, #1
 8012a3a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8012a3c:	697b      	ldr	r3, [r7, #20]
}
 8012a3e:	4618      	mov	r0, r3
 8012a40:	371c      	adds	r7, #28
 8012a42:	46bd      	mov	sp, r7
 8012a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a48:	4770      	bx	lr
	...

08012a4c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012a4c:	b580      	push	{r7, lr}
 8012a4e:	b086      	sub	sp, #24
 8012a50:	af00      	add	r7, sp, #0
 8012a52:	60f8      	str	r0, [r7, #12]
 8012a54:	60b9      	str	r1, [r7, #8]
 8012a56:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	68ba      	ldr	r2, [r7, #8]
 8012a5c:	68f9      	ldr	r1, [r7, #12]
 8012a5e:	4804      	ldr	r0, [pc, #16]	@ (8012a70 <xEventGroupSetBitsFromISR+0x24>)
 8012a60:	f002 f95c 	bl	8014d1c <xTimerPendFunctionCallFromISR>
 8012a64:	6178      	str	r0, [r7, #20]

		return xReturn;
 8012a66:	697b      	ldr	r3, [r7, #20]
	}
 8012a68:	4618      	mov	r0, r3
 8012a6a:	3718      	adds	r7, #24
 8012a6c:	46bd      	mov	sp, r7
 8012a6e:	bd80      	pop	{r7, pc}
 8012a70:	080129ed 	.word	0x080129ed

08012a74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012a74:	b480      	push	{r7}
 8012a76:	b083      	sub	sp, #12
 8012a78:	af00      	add	r7, sp, #0
 8012a7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f103 0208 	add.w	r2, r3, #8
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	f04f 32ff 	mov.w	r2, #4294967295
 8012a8c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	f103 0208 	add.w	r2, r3, #8
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	f103 0208 	add.w	r2, r3, #8
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	2200      	movs	r2, #0
 8012aa6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012aa8:	bf00      	nop
 8012aaa:	370c      	adds	r7, #12
 8012aac:	46bd      	mov	sp, r7
 8012aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ab2:	4770      	bx	lr

08012ab4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012ab4:	b480      	push	{r7}
 8012ab6:	b083      	sub	sp, #12
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	2200      	movs	r2, #0
 8012ac0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012ac2:	bf00      	nop
 8012ac4:	370c      	adds	r7, #12
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012acc:	4770      	bx	lr

08012ace <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012ace:	b480      	push	{r7}
 8012ad0:	b085      	sub	sp, #20
 8012ad2:	af00      	add	r7, sp, #0
 8012ad4:	6078      	str	r0, [r7, #4]
 8012ad6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	685b      	ldr	r3, [r3, #4]
 8012adc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012ade:	683b      	ldr	r3, [r7, #0]
 8012ae0:	68fa      	ldr	r2, [r7, #12]
 8012ae2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	689a      	ldr	r2, [r3, #8]
 8012ae8:	683b      	ldr	r3, [r7, #0]
 8012aea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	689b      	ldr	r3, [r3, #8]
 8012af0:	683a      	ldr	r2, [r7, #0]
 8012af2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	683a      	ldr	r2, [r7, #0]
 8012af8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012afa:	683b      	ldr	r3, [r7, #0]
 8012afc:	687a      	ldr	r2, [r7, #4]
 8012afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	1c5a      	adds	r2, r3, #1
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	601a      	str	r2, [r3, #0]
}
 8012b0a:	bf00      	nop
 8012b0c:	3714      	adds	r7, #20
 8012b0e:	46bd      	mov	sp, r7
 8012b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b14:	4770      	bx	lr

08012b16 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012b16:	b480      	push	{r7}
 8012b18:	b085      	sub	sp, #20
 8012b1a:	af00      	add	r7, sp, #0
 8012b1c:	6078      	str	r0, [r7, #4]
 8012b1e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012b20:	683b      	ldr	r3, [r7, #0]
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012b26:	68bb      	ldr	r3, [r7, #8]
 8012b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b2c:	d103      	bne.n	8012b36 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	691b      	ldr	r3, [r3, #16]
 8012b32:	60fb      	str	r3, [r7, #12]
 8012b34:	e00c      	b.n	8012b50 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	3308      	adds	r3, #8
 8012b3a:	60fb      	str	r3, [r7, #12]
 8012b3c:	e002      	b.n	8012b44 <vListInsert+0x2e>
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	685b      	ldr	r3, [r3, #4]
 8012b42:	60fb      	str	r3, [r7, #12]
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	685b      	ldr	r3, [r3, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	68ba      	ldr	r2, [r7, #8]
 8012b4c:	429a      	cmp	r2, r3
 8012b4e:	d2f6      	bcs.n	8012b3e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	685a      	ldr	r2, [r3, #4]
 8012b54:	683b      	ldr	r3, [r7, #0]
 8012b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012b58:	683b      	ldr	r3, [r7, #0]
 8012b5a:	685b      	ldr	r3, [r3, #4]
 8012b5c:	683a      	ldr	r2, [r7, #0]
 8012b5e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012b60:	683b      	ldr	r3, [r7, #0]
 8012b62:	68fa      	ldr	r2, [r7, #12]
 8012b64:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	683a      	ldr	r2, [r7, #0]
 8012b6a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012b6c:	683b      	ldr	r3, [r7, #0]
 8012b6e:	687a      	ldr	r2, [r7, #4]
 8012b70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	1c5a      	adds	r2, r3, #1
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	601a      	str	r2, [r3, #0]
}
 8012b7c:	bf00      	nop
 8012b7e:	3714      	adds	r7, #20
 8012b80:	46bd      	mov	sp, r7
 8012b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b86:	4770      	bx	lr

08012b88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012b88:	b480      	push	{r7}
 8012b8a:	b085      	sub	sp, #20
 8012b8c:	af00      	add	r7, sp, #0
 8012b8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	691b      	ldr	r3, [r3, #16]
 8012b94:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	685b      	ldr	r3, [r3, #4]
 8012b9a:	687a      	ldr	r2, [r7, #4]
 8012b9c:	6892      	ldr	r2, [r2, #8]
 8012b9e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	689b      	ldr	r3, [r3, #8]
 8012ba4:	687a      	ldr	r2, [r7, #4]
 8012ba6:	6852      	ldr	r2, [r2, #4]
 8012ba8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	685b      	ldr	r3, [r3, #4]
 8012bae:	687a      	ldr	r2, [r7, #4]
 8012bb0:	429a      	cmp	r2, r3
 8012bb2:	d103      	bne.n	8012bbc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	689a      	ldr	r2, [r3, #8]
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	2200      	movs	r2, #0
 8012bc0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	1e5a      	subs	r2, r3, #1
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012bcc:	68fb      	ldr	r3, [r7, #12]
 8012bce:	681b      	ldr	r3, [r3, #0]
}
 8012bd0:	4618      	mov	r0, r3
 8012bd2:	3714      	adds	r7, #20
 8012bd4:	46bd      	mov	sp, r7
 8012bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bda:	4770      	bx	lr

08012bdc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012bdc:	b580      	push	{r7, lr}
 8012bde:	b084      	sub	sp, #16
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
 8012be4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d10b      	bne.n	8012c08 <xQueueGenericReset+0x2c>
	__asm volatile
 8012bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bf4:	f383 8811 	msr	BASEPRI, r3
 8012bf8:	f3bf 8f6f 	isb	sy
 8012bfc:	f3bf 8f4f 	dsb	sy
 8012c00:	60bb      	str	r3, [r7, #8]
}
 8012c02:	bf00      	nop
 8012c04:	bf00      	nop
 8012c06:	e7fd      	b.n	8012c04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012c08:	f002 f9d6 	bl	8014fb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	681a      	ldr	r2, [r3, #0]
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c14:	68f9      	ldr	r1, [r7, #12]
 8012c16:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012c18:	fb01 f303 	mul.w	r3, r1, r3
 8012c1c:	441a      	add	r2, r3
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	2200      	movs	r2, #0
 8012c26:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	681a      	ldr	r2, [r3, #0]
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	681a      	ldr	r2, [r3, #0]
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c38:	3b01      	subs	r3, #1
 8012c3a:	68f9      	ldr	r1, [r7, #12]
 8012c3c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012c3e:	fb01 f303 	mul.w	r3, r1, r3
 8012c42:	441a      	add	r2, r3
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	22ff      	movs	r2, #255	@ 0xff
 8012c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	22ff      	movs	r2, #255	@ 0xff
 8012c54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8012c58:	683b      	ldr	r3, [r7, #0]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d114      	bne.n	8012c88 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012c5e:	68fb      	ldr	r3, [r7, #12]
 8012c60:	691b      	ldr	r3, [r3, #16]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d01a      	beq.n	8012c9c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	3310      	adds	r3, #16
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	f001 f9d8 	bl	8014020 <xTaskRemoveFromEventList>
 8012c70:	4603      	mov	r3, r0
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d012      	beq.n	8012c9c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012c76:	4b0d      	ldr	r3, [pc, #52]	@ (8012cac <xQueueGenericReset+0xd0>)
 8012c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c7c:	601a      	str	r2, [r3, #0]
 8012c7e:	f3bf 8f4f 	dsb	sy
 8012c82:	f3bf 8f6f 	isb	sy
 8012c86:	e009      	b.n	8012c9c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	3310      	adds	r3, #16
 8012c8c:	4618      	mov	r0, r3
 8012c8e:	f7ff fef1 	bl	8012a74 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	3324      	adds	r3, #36	@ 0x24
 8012c96:	4618      	mov	r0, r3
 8012c98:	f7ff feec 	bl	8012a74 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012c9c:	f002 f9be 	bl	801501c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012ca0:	2301      	movs	r3, #1
}
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	3710      	adds	r7, #16
 8012ca6:	46bd      	mov	sp, r7
 8012ca8:	bd80      	pop	{r7, pc}
 8012caa:	bf00      	nop
 8012cac:	e000ed04 	.word	0xe000ed04

08012cb0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	b08e      	sub	sp, #56	@ 0x38
 8012cb4:	af02      	add	r7, sp, #8
 8012cb6:	60f8      	str	r0, [r7, #12]
 8012cb8:	60b9      	str	r1, [r7, #8]
 8012cba:	607a      	str	r2, [r7, #4]
 8012cbc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d10b      	bne.n	8012cdc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cc8:	f383 8811 	msr	BASEPRI, r3
 8012ccc:	f3bf 8f6f 	isb	sy
 8012cd0:	f3bf 8f4f 	dsb	sy
 8012cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012cd6:	bf00      	nop
 8012cd8:	bf00      	nop
 8012cda:	e7fd      	b.n	8012cd8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012cdc:	683b      	ldr	r3, [r7, #0]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d10b      	bne.n	8012cfa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8012ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ce6:	f383 8811 	msr	BASEPRI, r3
 8012cea:	f3bf 8f6f 	isb	sy
 8012cee:	f3bf 8f4f 	dsb	sy
 8012cf2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012cf4:	bf00      	nop
 8012cf6:	bf00      	nop
 8012cf8:	e7fd      	b.n	8012cf6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d002      	beq.n	8012d06 <xQueueGenericCreateStatic+0x56>
 8012d00:	68bb      	ldr	r3, [r7, #8]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d001      	beq.n	8012d0a <xQueueGenericCreateStatic+0x5a>
 8012d06:	2301      	movs	r3, #1
 8012d08:	e000      	b.n	8012d0c <xQueueGenericCreateStatic+0x5c>
 8012d0a:	2300      	movs	r3, #0
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d10b      	bne.n	8012d28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8012d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d14:	f383 8811 	msr	BASEPRI, r3
 8012d18:	f3bf 8f6f 	isb	sy
 8012d1c:	f3bf 8f4f 	dsb	sy
 8012d20:	623b      	str	r3, [r7, #32]
}
 8012d22:	bf00      	nop
 8012d24:	bf00      	nop
 8012d26:	e7fd      	b.n	8012d24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d102      	bne.n	8012d34 <xQueueGenericCreateStatic+0x84>
 8012d2e:	68bb      	ldr	r3, [r7, #8]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d101      	bne.n	8012d38 <xQueueGenericCreateStatic+0x88>
 8012d34:	2301      	movs	r3, #1
 8012d36:	e000      	b.n	8012d3a <xQueueGenericCreateStatic+0x8a>
 8012d38:	2300      	movs	r3, #0
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d10b      	bne.n	8012d56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8012d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d42:	f383 8811 	msr	BASEPRI, r3
 8012d46:	f3bf 8f6f 	isb	sy
 8012d4a:	f3bf 8f4f 	dsb	sy
 8012d4e:	61fb      	str	r3, [r7, #28]
}
 8012d50:	bf00      	nop
 8012d52:	bf00      	nop
 8012d54:	e7fd      	b.n	8012d52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012d56:	2350      	movs	r3, #80	@ 0x50
 8012d58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012d5a:	697b      	ldr	r3, [r7, #20]
 8012d5c:	2b50      	cmp	r3, #80	@ 0x50
 8012d5e:	d00b      	beq.n	8012d78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8012d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d64:	f383 8811 	msr	BASEPRI, r3
 8012d68:	f3bf 8f6f 	isb	sy
 8012d6c:	f3bf 8f4f 	dsb	sy
 8012d70:	61bb      	str	r3, [r7, #24]
}
 8012d72:	bf00      	nop
 8012d74:	bf00      	nop
 8012d76:	e7fd      	b.n	8012d74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012d78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012d7a:	683b      	ldr	r3, [r7, #0]
 8012d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8012d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d00d      	beq.n	8012da0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d86:	2201      	movs	r2, #1
 8012d88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012d8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d92:	9300      	str	r3, [sp, #0]
 8012d94:	4613      	mov	r3, r2
 8012d96:	687a      	ldr	r2, [r7, #4]
 8012d98:	68b9      	ldr	r1, [r7, #8]
 8012d9a:	68f8      	ldr	r0, [r7, #12]
 8012d9c:	f000 f805 	bl	8012daa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8012da2:	4618      	mov	r0, r3
 8012da4:	3730      	adds	r7, #48	@ 0x30
 8012da6:	46bd      	mov	sp, r7
 8012da8:	bd80      	pop	{r7, pc}

08012daa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012daa:	b580      	push	{r7, lr}
 8012dac:	b084      	sub	sp, #16
 8012dae:	af00      	add	r7, sp, #0
 8012db0:	60f8      	str	r0, [r7, #12]
 8012db2:	60b9      	str	r1, [r7, #8]
 8012db4:	607a      	str	r2, [r7, #4]
 8012db6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012db8:	68bb      	ldr	r3, [r7, #8]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d103      	bne.n	8012dc6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012dbe:	69bb      	ldr	r3, [r7, #24]
 8012dc0:	69ba      	ldr	r2, [r7, #24]
 8012dc2:	601a      	str	r2, [r3, #0]
 8012dc4:	e002      	b.n	8012dcc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012dc6:	69bb      	ldr	r3, [r7, #24]
 8012dc8:	687a      	ldr	r2, [r7, #4]
 8012dca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012dcc:	69bb      	ldr	r3, [r7, #24]
 8012dce:	68fa      	ldr	r2, [r7, #12]
 8012dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012dd2:	69bb      	ldr	r3, [r7, #24]
 8012dd4:	68ba      	ldr	r2, [r7, #8]
 8012dd6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012dd8:	2101      	movs	r1, #1
 8012dda:	69b8      	ldr	r0, [r7, #24]
 8012ddc:	f7ff fefe 	bl	8012bdc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012de0:	69bb      	ldr	r3, [r7, #24]
 8012de2:	78fa      	ldrb	r2, [r7, #3]
 8012de4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012de8:	bf00      	nop
 8012dea:	3710      	adds	r7, #16
 8012dec:	46bd      	mov	sp, r7
 8012dee:	bd80      	pop	{r7, pc}

08012df0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012df0:	b580      	push	{r7, lr}
 8012df2:	b08e      	sub	sp, #56	@ 0x38
 8012df4:	af00      	add	r7, sp, #0
 8012df6:	60f8      	str	r0, [r7, #12]
 8012df8:	60b9      	str	r1, [r7, #8]
 8012dfa:	607a      	str	r2, [r7, #4]
 8012dfc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012dfe:	2300      	movs	r3, #0
 8012e00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d10b      	bne.n	8012e24 <xQueueGenericSend+0x34>
	__asm volatile
 8012e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e10:	f383 8811 	msr	BASEPRI, r3
 8012e14:	f3bf 8f6f 	isb	sy
 8012e18:	f3bf 8f4f 	dsb	sy
 8012e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012e1e:	bf00      	nop
 8012e20:	bf00      	nop
 8012e22:	e7fd      	b.n	8012e20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012e24:	68bb      	ldr	r3, [r7, #8]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d103      	bne.n	8012e32 <xQueueGenericSend+0x42>
 8012e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d101      	bne.n	8012e36 <xQueueGenericSend+0x46>
 8012e32:	2301      	movs	r3, #1
 8012e34:	e000      	b.n	8012e38 <xQueueGenericSend+0x48>
 8012e36:	2300      	movs	r3, #0
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d10b      	bne.n	8012e54 <xQueueGenericSend+0x64>
	__asm volatile
 8012e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e40:	f383 8811 	msr	BASEPRI, r3
 8012e44:	f3bf 8f6f 	isb	sy
 8012e48:	f3bf 8f4f 	dsb	sy
 8012e4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012e4e:	bf00      	nop
 8012e50:	bf00      	nop
 8012e52:	e7fd      	b.n	8012e50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012e54:	683b      	ldr	r3, [r7, #0]
 8012e56:	2b02      	cmp	r3, #2
 8012e58:	d103      	bne.n	8012e62 <xQueueGenericSend+0x72>
 8012e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012e5e:	2b01      	cmp	r3, #1
 8012e60:	d101      	bne.n	8012e66 <xQueueGenericSend+0x76>
 8012e62:	2301      	movs	r3, #1
 8012e64:	e000      	b.n	8012e68 <xQueueGenericSend+0x78>
 8012e66:	2300      	movs	r3, #0
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d10b      	bne.n	8012e84 <xQueueGenericSend+0x94>
	__asm volatile
 8012e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e70:	f383 8811 	msr	BASEPRI, r3
 8012e74:	f3bf 8f6f 	isb	sy
 8012e78:	f3bf 8f4f 	dsb	sy
 8012e7c:	623b      	str	r3, [r7, #32]
}
 8012e7e:	bf00      	nop
 8012e80:	bf00      	nop
 8012e82:	e7fd      	b.n	8012e80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012e84:	f001 faf6 	bl	8014474 <xTaskGetSchedulerState>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d102      	bne.n	8012e94 <xQueueGenericSend+0xa4>
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d101      	bne.n	8012e98 <xQueueGenericSend+0xa8>
 8012e94:	2301      	movs	r3, #1
 8012e96:	e000      	b.n	8012e9a <xQueueGenericSend+0xaa>
 8012e98:	2300      	movs	r3, #0
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d10b      	bne.n	8012eb6 <xQueueGenericSend+0xc6>
	__asm volatile
 8012e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ea2:	f383 8811 	msr	BASEPRI, r3
 8012ea6:	f3bf 8f6f 	isb	sy
 8012eaa:	f3bf 8f4f 	dsb	sy
 8012eae:	61fb      	str	r3, [r7, #28]
}
 8012eb0:	bf00      	nop
 8012eb2:	bf00      	nop
 8012eb4:	e7fd      	b.n	8012eb2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012eb6:	f002 f87f 	bl	8014fb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012ec2:	429a      	cmp	r2, r3
 8012ec4:	d302      	bcc.n	8012ecc <xQueueGenericSend+0xdc>
 8012ec6:	683b      	ldr	r3, [r7, #0]
 8012ec8:	2b02      	cmp	r3, #2
 8012eca:	d129      	bne.n	8012f20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012ecc:	683a      	ldr	r2, [r7, #0]
 8012ece:	68b9      	ldr	r1, [r7, #8]
 8012ed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012ed2:	f000 fa0f 	bl	80132f4 <prvCopyDataToQueue>
 8012ed6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d010      	beq.n	8012f02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ee2:	3324      	adds	r3, #36	@ 0x24
 8012ee4:	4618      	mov	r0, r3
 8012ee6:	f001 f89b 	bl	8014020 <xTaskRemoveFromEventList>
 8012eea:	4603      	mov	r3, r0
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d013      	beq.n	8012f18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012ef0:	4b3f      	ldr	r3, [pc, #252]	@ (8012ff0 <xQueueGenericSend+0x200>)
 8012ef2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ef6:	601a      	str	r2, [r3, #0]
 8012ef8:	f3bf 8f4f 	dsb	sy
 8012efc:	f3bf 8f6f 	isb	sy
 8012f00:	e00a      	b.n	8012f18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d007      	beq.n	8012f18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012f08:	4b39      	ldr	r3, [pc, #228]	@ (8012ff0 <xQueueGenericSend+0x200>)
 8012f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f0e:	601a      	str	r2, [r3, #0]
 8012f10:	f3bf 8f4f 	dsb	sy
 8012f14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012f18:	f002 f880 	bl	801501c <vPortExitCritical>
				return pdPASS;
 8012f1c:	2301      	movs	r3, #1
 8012f1e:	e063      	b.n	8012fe8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d103      	bne.n	8012f2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012f26:	f002 f879 	bl	801501c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	e05c      	b.n	8012fe8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d106      	bne.n	8012f42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012f34:	f107 0314 	add.w	r3, r7, #20
 8012f38:	4618      	mov	r0, r3
 8012f3a:	f001 f939 	bl	80141b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012f3e:	2301      	movs	r3, #1
 8012f40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012f42:	f002 f86b 	bl	801501c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012f46:	f000 fdf1 	bl	8013b2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012f4a:	f002 f835 	bl	8014fb8 <vPortEnterCritical>
 8012f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012f54:	b25b      	sxtb	r3, r3
 8012f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f5a:	d103      	bne.n	8012f64 <xQueueGenericSend+0x174>
 8012f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f5e:	2200      	movs	r2, #0
 8012f60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012f6a:	b25b      	sxtb	r3, r3
 8012f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f70:	d103      	bne.n	8012f7a <xQueueGenericSend+0x18a>
 8012f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f74:	2200      	movs	r2, #0
 8012f76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012f7a:	f002 f84f 	bl	801501c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012f7e:	1d3a      	adds	r2, r7, #4
 8012f80:	f107 0314 	add.w	r3, r7, #20
 8012f84:	4611      	mov	r1, r2
 8012f86:	4618      	mov	r0, r3
 8012f88:	f001 f928 	bl	80141dc <xTaskCheckForTimeOut>
 8012f8c:	4603      	mov	r3, r0
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d124      	bne.n	8012fdc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012f92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012f94:	f000 faa6 	bl	80134e4 <prvIsQueueFull>
 8012f98:	4603      	mov	r3, r0
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d018      	beq.n	8012fd0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fa0:	3310      	adds	r3, #16
 8012fa2:	687a      	ldr	r2, [r7, #4]
 8012fa4:	4611      	mov	r1, r2
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	f000 ffaa 	bl	8013f00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012fac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fae:	f000 fa31 	bl	8013414 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012fb2:	f000 fdc9 	bl	8013b48 <xTaskResumeAll>
 8012fb6:	4603      	mov	r3, r0
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	f47f af7c 	bne.w	8012eb6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8012ff0 <xQueueGenericSend+0x200>)
 8012fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012fc4:	601a      	str	r2, [r3, #0]
 8012fc6:	f3bf 8f4f 	dsb	sy
 8012fca:	f3bf 8f6f 	isb	sy
 8012fce:	e772      	b.n	8012eb6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012fd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fd2:	f000 fa1f 	bl	8013414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012fd6:	f000 fdb7 	bl	8013b48 <xTaskResumeAll>
 8012fda:	e76c      	b.n	8012eb6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012fdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fde:	f000 fa19 	bl	8013414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012fe2:	f000 fdb1 	bl	8013b48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012fe6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012fe8:	4618      	mov	r0, r3
 8012fea:	3738      	adds	r7, #56	@ 0x38
 8012fec:	46bd      	mov	sp, r7
 8012fee:	bd80      	pop	{r7, pc}
 8012ff0:	e000ed04 	.word	0xe000ed04

08012ff4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b090      	sub	sp, #64	@ 0x40
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	60f8      	str	r0, [r7, #12]
 8012ffc:	60b9      	str	r1, [r7, #8]
 8012ffe:	607a      	str	r2, [r7, #4]
 8013000:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8013006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013008:	2b00      	cmp	r3, #0
 801300a:	d10b      	bne.n	8013024 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 801300c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013010:	f383 8811 	msr	BASEPRI, r3
 8013014:	f3bf 8f6f 	isb	sy
 8013018:	f3bf 8f4f 	dsb	sy
 801301c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801301e:	bf00      	nop
 8013020:	bf00      	nop
 8013022:	e7fd      	b.n	8013020 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013024:	68bb      	ldr	r3, [r7, #8]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d103      	bne.n	8013032 <xQueueGenericSendFromISR+0x3e>
 801302a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801302e:	2b00      	cmp	r3, #0
 8013030:	d101      	bne.n	8013036 <xQueueGenericSendFromISR+0x42>
 8013032:	2301      	movs	r3, #1
 8013034:	e000      	b.n	8013038 <xQueueGenericSendFromISR+0x44>
 8013036:	2300      	movs	r3, #0
 8013038:	2b00      	cmp	r3, #0
 801303a:	d10b      	bne.n	8013054 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 801303c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013040:	f383 8811 	msr	BASEPRI, r3
 8013044:	f3bf 8f6f 	isb	sy
 8013048:	f3bf 8f4f 	dsb	sy
 801304c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801304e:	bf00      	nop
 8013050:	bf00      	nop
 8013052:	e7fd      	b.n	8013050 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013054:	683b      	ldr	r3, [r7, #0]
 8013056:	2b02      	cmp	r3, #2
 8013058:	d103      	bne.n	8013062 <xQueueGenericSendFromISR+0x6e>
 801305a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801305c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801305e:	2b01      	cmp	r3, #1
 8013060:	d101      	bne.n	8013066 <xQueueGenericSendFromISR+0x72>
 8013062:	2301      	movs	r3, #1
 8013064:	e000      	b.n	8013068 <xQueueGenericSendFromISR+0x74>
 8013066:	2300      	movs	r3, #0
 8013068:	2b00      	cmp	r3, #0
 801306a:	d10b      	bne.n	8013084 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 801306c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013070:	f383 8811 	msr	BASEPRI, r3
 8013074:	f3bf 8f6f 	isb	sy
 8013078:	f3bf 8f4f 	dsb	sy
 801307c:	623b      	str	r3, [r7, #32]
}
 801307e:	bf00      	nop
 8013080:	bf00      	nop
 8013082:	e7fd      	b.n	8013080 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013084:	f002 f878 	bl	8015178 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013088:	f3ef 8211 	mrs	r2, BASEPRI
 801308c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013090:	f383 8811 	msr	BASEPRI, r3
 8013094:	f3bf 8f6f 	isb	sy
 8013098:	f3bf 8f4f 	dsb	sy
 801309c:	61fa      	str	r2, [r7, #28]
 801309e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80130a0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80130a2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80130a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80130a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80130ac:	429a      	cmp	r2, r3
 80130ae:	d302      	bcc.n	80130b6 <xQueueGenericSendFromISR+0xc2>
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	2b02      	cmp	r3, #2
 80130b4:	d12f      	bne.n	8013116 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80130b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80130bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80130c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80130c6:	683a      	ldr	r2, [r7, #0]
 80130c8:	68b9      	ldr	r1, [r7, #8]
 80130ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80130cc:	f000 f912 	bl	80132f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80130d0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80130d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130d8:	d112      	bne.n	8013100 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80130da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d016      	beq.n	8013110 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80130e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130e4:	3324      	adds	r3, #36	@ 0x24
 80130e6:	4618      	mov	r0, r3
 80130e8:	f000 ff9a 	bl	8014020 <xTaskRemoveFromEventList>
 80130ec:	4603      	mov	r3, r0
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d00e      	beq.n	8013110 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d00b      	beq.n	8013110 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	2201      	movs	r2, #1
 80130fc:	601a      	str	r2, [r3, #0]
 80130fe:	e007      	b.n	8013110 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013100:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013104:	3301      	adds	r3, #1
 8013106:	b2db      	uxtb	r3, r3
 8013108:	b25a      	sxtb	r2, r3
 801310a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801310c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013110:	2301      	movs	r3, #1
 8013112:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8013114:	e001      	b.n	801311a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013116:	2300      	movs	r3, #0
 8013118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801311a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801311c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801311e:	697b      	ldr	r3, [r7, #20]
 8013120:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013124:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013128:	4618      	mov	r0, r3
 801312a:	3740      	adds	r7, #64	@ 0x40
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}

08013130 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b08c      	sub	sp, #48	@ 0x30
 8013134:	af00      	add	r7, sp, #0
 8013136:	60f8      	str	r0, [r7, #12]
 8013138:	60b9      	str	r1, [r7, #8]
 801313a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801313c:	2300      	movs	r3, #0
 801313e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013146:	2b00      	cmp	r3, #0
 8013148:	d10b      	bne.n	8013162 <xQueueReceive+0x32>
	__asm volatile
 801314a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801314e:	f383 8811 	msr	BASEPRI, r3
 8013152:	f3bf 8f6f 	isb	sy
 8013156:	f3bf 8f4f 	dsb	sy
 801315a:	623b      	str	r3, [r7, #32]
}
 801315c:	bf00      	nop
 801315e:	bf00      	nop
 8013160:	e7fd      	b.n	801315e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013162:	68bb      	ldr	r3, [r7, #8]
 8013164:	2b00      	cmp	r3, #0
 8013166:	d103      	bne.n	8013170 <xQueueReceive+0x40>
 8013168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801316c:	2b00      	cmp	r3, #0
 801316e:	d101      	bne.n	8013174 <xQueueReceive+0x44>
 8013170:	2301      	movs	r3, #1
 8013172:	e000      	b.n	8013176 <xQueueReceive+0x46>
 8013174:	2300      	movs	r3, #0
 8013176:	2b00      	cmp	r3, #0
 8013178:	d10b      	bne.n	8013192 <xQueueReceive+0x62>
	__asm volatile
 801317a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801317e:	f383 8811 	msr	BASEPRI, r3
 8013182:	f3bf 8f6f 	isb	sy
 8013186:	f3bf 8f4f 	dsb	sy
 801318a:	61fb      	str	r3, [r7, #28]
}
 801318c:	bf00      	nop
 801318e:	bf00      	nop
 8013190:	e7fd      	b.n	801318e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013192:	f001 f96f 	bl	8014474 <xTaskGetSchedulerState>
 8013196:	4603      	mov	r3, r0
 8013198:	2b00      	cmp	r3, #0
 801319a:	d102      	bne.n	80131a2 <xQueueReceive+0x72>
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d101      	bne.n	80131a6 <xQueueReceive+0x76>
 80131a2:	2301      	movs	r3, #1
 80131a4:	e000      	b.n	80131a8 <xQueueReceive+0x78>
 80131a6:	2300      	movs	r3, #0
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d10b      	bne.n	80131c4 <xQueueReceive+0x94>
	__asm volatile
 80131ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131b0:	f383 8811 	msr	BASEPRI, r3
 80131b4:	f3bf 8f6f 	isb	sy
 80131b8:	f3bf 8f4f 	dsb	sy
 80131bc:	61bb      	str	r3, [r7, #24]
}
 80131be:	bf00      	nop
 80131c0:	bf00      	nop
 80131c2:	e7fd      	b.n	80131c0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80131c4:	f001 fef8 	bl	8014fb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80131c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80131cc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80131ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d01f      	beq.n	8013214 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80131d4:	68b9      	ldr	r1, [r7, #8]
 80131d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80131d8:	f000 f8f6 	bl	80133c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80131dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131de:	1e5a      	subs	r2, r3, #1
 80131e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131e2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80131e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131e6:	691b      	ldr	r3, [r3, #16]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d00f      	beq.n	801320c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80131ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131ee:	3310      	adds	r3, #16
 80131f0:	4618      	mov	r0, r3
 80131f2:	f000 ff15 	bl	8014020 <xTaskRemoveFromEventList>
 80131f6:	4603      	mov	r3, r0
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d007      	beq.n	801320c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80131fc:	4b3c      	ldr	r3, [pc, #240]	@ (80132f0 <xQueueReceive+0x1c0>)
 80131fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013202:	601a      	str	r2, [r3, #0]
 8013204:	f3bf 8f4f 	dsb	sy
 8013208:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801320c:	f001 ff06 	bl	801501c <vPortExitCritical>
				return pdPASS;
 8013210:	2301      	movs	r3, #1
 8013212:	e069      	b.n	80132e8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d103      	bne.n	8013222 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801321a:	f001 feff 	bl	801501c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801321e:	2300      	movs	r3, #0
 8013220:	e062      	b.n	80132e8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013224:	2b00      	cmp	r3, #0
 8013226:	d106      	bne.n	8013236 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013228:	f107 0310 	add.w	r3, r7, #16
 801322c:	4618      	mov	r0, r3
 801322e:	f000 ffbf 	bl	80141b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013232:	2301      	movs	r3, #1
 8013234:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013236:	f001 fef1 	bl	801501c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801323a:	f000 fc77 	bl	8013b2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801323e:	f001 febb 	bl	8014fb8 <vPortEnterCritical>
 8013242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013244:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013248:	b25b      	sxtb	r3, r3
 801324a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801324e:	d103      	bne.n	8013258 <xQueueReceive+0x128>
 8013250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013252:	2200      	movs	r2, #0
 8013254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801325a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801325e:	b25b      	sxtb	r3, r3
 8013260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013264:	d103      	bne.n	801326e <xQueueReceive+0x13e>
 8013266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013268:	2200      	movs	r2, #0
 801326a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801326e:	f001 fed5 	bl	801501c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013272:	1d3a      	adds	r2, r7, #4
 8013274:	f107 0310 	add.w	r3, r7, #16
 8013278:	4611      	mov	r1, r2
 801327a:	4618      	mov	r0, r3
 801327c:	f000 ffae 	bl	80141dc <xTaskCheckForTimeOut>
 8013280:	4603      	mov	r3, r0
 8013282:	2b00      	cmp	r3, #0
 8013284:	d123      	bne.n	80132ce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013288:	f000 f916 	bl	80134b8 <prvIsQueueEmpty>
 801328c:	4603      	mov	r3, r0
 801328e:	2b00      	cmp	r3, #0
 8013290:	d017      	beq.n	80132c2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013294:	3324      	adds	r3, #36	@ 0x24
 8013296:	687a      	ldr	r2, [r7, #4]
 8013298:	4611      	mov	r1, r2
 801329a:	4618      	mov	r0, r3
 801329c:	f000 fe30 	bl	8013f00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80132a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80132a2:	f000 f8b7 	bl	8013414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80132a6:	f000 fc4f 	bl	8013b48 <xTaskResumeAll>
 80132aa:	4603      	mov	r3, r0
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d189      	bne.n	80131c4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80132b0:	4b0f      	ldr	r3, [pc, #60]	@ (80132f0 <xQueueReceive+0x1c0>)
 80132b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80132b6:	601a      	str	r2, [r3, #0]
 80132b8:	f3bf 8f4f 	dsb	sy
 80132bc:	f3bf 8f6f 	isb	sy
 80132c0:	e780      	b.n	80131c4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80132c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80132c4:	f000 f8a6 	bl	8013414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80132c8:	f000 fc3e 	bl	8013b48 <xTaskResumeAll>
 80132cc:	e77a      	b.n	80131c4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80132ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80132d0:	f000 f8a0 	bl	8013414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80132d4:	f000 fc38 	bl	8013b48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80132d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80132da:	f000 f8ed 	bl	80134b8 <prvIsQueueEmpty>
 80132de:	4603      	mov	r3, r0
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	f43f af6f 	beq.w	80131c4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80132e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80132e8:	4618      	mov	r0, r3
 80132ea:	3730      	adds	r7, #48	@ 0x30
 80132ec:	46bd      	mov	sp, r7
 80132ee:	bd80      	pop	{r7, pc}
 80132f0:	e000ed04 	.word	0xe000ed04

080132f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	b086      	sub	sp, #24
 80132f8:	af00      	add	r7, sp, #0
 80132fa:	60f8      	str	r0, [r7, #12]
 80132fc:	60b9      	str	r1, [r7, #8]
 80132fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013300:	2300      	movs	r3, #0
 8013302:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013308:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801330e:	2b00      	cmp	r3, #0
 8013310:	d10d      	bne.n	801332e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	2b00      	cmp	r3, #0
 8013318:	d14d      	bne.n	80133b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	689b      	ldr	r3, [r3, #8]
 801331e:	4618      	mov	r0, r3
 8013320:	f001 f8c6 	bl	80144b0 <xTaskPriorityDisinherit>
 8013324:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	2200      	movs	r2, #0
 801332a:	609a      	str	r2, [r3, #8]
 801332c:	e043      	b.n	80133b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d119      	bne.n	8013368 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	6858      	ldr	r0, [r3, #4]
 8013338:	68fb      	ldr	r3, [r7, #12]
 801333a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801333c:	461a      	mov	r2, r3
 801333e:	68b9      	ldr	r1, [r7, #8]
 8013340:	f002 ff83 	bl	801624a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	685a      	ldr	r2, [r3, #4]
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801334c:	441a      	add	r2, r3
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	685a      	ldr	r2, [r3, #4]
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	689b      	ldr	r3, [r3, #8]
 801335a:	429a      	cmp	r2, r3
 801335c:	d32b      	bcc.n	80133b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	681a      	ldr	r2, [r3, #0]
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	605a      	str	r2, [r3, #4]
 8013366:	e026      	b.n	80133b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	68d8      	ldr	r0, [r3, #12]
 801336c:	68fb      	ldr	r3, [r7, #12]
 801336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013370:	461a      	mov	r2, r3
 8013372:	68b9      	ldr	r1, [r7, #8]
 8013374:	f002 ff69 	bl	801624a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013378:	68fb      	ldr	r3, [r7, #12]
 801337a:	68da      	ldr	r2, [r3, #12]
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013380:	425b      	negs	r3, r3
 8013382:	441a      	add	r2, r3
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	68da      	ldr	r2, [r3, #12]
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	429a      	cmp	r2, r3
 8013392:	d207      	bcs.n	80133a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	689a      	ldr	r2, [r3, #8]
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801339c:	425b      	negs	r3, r3
 801339e:	441a      	add	r2, r3
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	2b02      	cmp	r3, #2
 80133a8:	d105      	bne.n	80133b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80133aa:	693b      	ldr	r3, [r7, #16]
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d002      	beq.n	80133b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80133b0:	693b      	ldr	r3, [r7, #16]
 80133b2:	3b01      	subs	r3, #1
 80133b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80133b6:	693b      	ldr	r3, [r7, #16]
 80133b8:	1c5a      	adds	r2, r3, #1
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80133be:	697b      	ldr	r3, [r7, #20]
}
 80133c0:	4618      	mov	r0, r3
 80133c2:	3718      	adds	r7, #24
 80133c4:	46bd      	mov	sp, r7
 80133c6:	bd80      	pop	{r7, pc}

080133c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b082      	sub	sp, #8
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	6078      	str	r0, [r7, #4]
 80133d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d018      	beq.n	801340c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	68da      	ldr	r2, [r3, #12]
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80133e2:	441a      	add	r2, r3
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	68da      	ldr	r2, [r3, #12]
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	689b      	ldr	r3, [r3, #8]
 80133f0:	429a      	cmp	r2, r3
 80133f2:	d303      	bcc.n	80133fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	681a      	ldr	r2, [r3, #0]
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	68d9      	ldr	r1, [r3, #12]
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013404:	461a      	mov	r2, r3
 8013406:	6838      	ldr	r0, [r7, #0]
 8013408:	f002 ff1f 	bl	801624a <memcpy>
	}
}
 801340c:	bf00      	nop
 801340e:	3708      	adds	r7, #8
 8013410:	46bd      	mov	sp, r7
 8013412:	bd80      	pop	{r7, pc}

08013414 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013414:	b580      	push	{r7, lr}
 8013416:	b084      	sub	sp, #16
 8013418:	af00      	add	r7, sp, #0
 801341a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801341c:	f001 fdcc 	bl	8014fb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013426:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013428:	e011      	b.n	801344e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801342e:	2b00      	cmp	r3, #0
 8013430:	d012      	beq.n	8013458 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	3324      	adds	r3, #36	@ 0x24
 8013436:	4618      	mov	r0, r3
 8013438:	f000 fdf2 	bl	8014020 <xTaskRemoveFromEventList>
 801343c:	4603      	mov	r3, r0
 801343e:	2b00      	cmp	r3, #0
 8013440:	d001      	beq.n	8013446 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013442:	f000 ff2f 	bl	80142a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013446:	7bfb      	ldrb	r3, [r7, #15]
 8013448:	3b01      	subs	r3, #1
 801344a:	b2db      	uxtb	r3, r3
 801344c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801344e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013452:	2b00      	cmp	r3, #0
 8013454:	dce9      	bgt.n	801342a <prvUnlockQueue+0x16>
 8013456:	e000      	b.n	801345a <prvUnlockQueue+0x46>
					break;
 8013458:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	22ff      	movs	r2, #255	@ 0xff
 801345e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8013462:	f001 fddb 	bl	801501c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013466:	f001 fda7 	bl	8014fb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013470:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013472:	e011      	b.n	8013498 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	691b      	ldr	r3, [r3, #16]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d012      	beq.n	80134a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	3310      	adds	r3, #16
 8013480:	4618      	mov	r0, r3
 8013482:	f000 fdcd 	bl	8014020 <xTaskRemoveFromEventList>
 8013486:	4603      	mov	r3, r0
 8013488:	2b00      	cmp	r3, #0
 801348a:	d001      	beq.n	8013490 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801348c:	f000 ff0a 	bl	80142a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013490:	7bbb      	ldrb	r3, [r7, #14]
 8013492:	3b01      	subs	r3, #1
 8013494:	b2db      	uxtb	r3, r3
 8013496:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801349c:	2b00      	cmp	r3, #0
 801349e:	dce9      	bgt.n	8013474 <prvUnlockQueue+0x60>
 80134a0:	e000      	b.n	80134a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80134a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	22ff      	movs	r2, #255	@ 0xff
 80134a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80134ac:	f001 fdb6 	bl	801501c <vPortExitCritical>
}
 80134b0:	bf00      	nop
 80134b2:	3710      	adds	r7, #16
 80134b4:	46bd      	mov	sp, r7
 80134b6:	bd80      	pop	{r7, pc}

080134b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b084      	sub	sp, #16
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80134c0:	f001 fd7a 	bl	8014fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d102      	bne.n	80134d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80134cc:	2301      	movs	r3, #1
 80134ce:	60fb      	str	r3, [r7, #12]
 80134d0:	e001      	b.n	80134d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80134d2:	2300      	movs	r3, #0
 80134d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80134d6:	f001 fda1 	bl	801501c <vPortExitCritical>

	return xReturn;
 80134da:	68fb      	ldr	r3, [r7, #12]
}
 80134dc:	4618      	mov	r0, r3
 80134de:	3710      	adds	r7, #16
 80134e0:	46bd      	mov	sp, r7
 80134e2:	bd80      	pop	{r7, pc}

080134e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80134e4:	b580      	push	{r7, lr}
 80134e6:	b084      	sub	sp, #16
 80134e8:	af00      	add	r7, sp, #0
 80134ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80134ec:	f001 fd64 	bl	8014fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80134f8:	429a      	cmp	r2, r3
 80134fa:	d102      	bne.n	8013502 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80134fc:	2301      	movs	r3, #1
 80134fe:	60fb      	str	r3, [r7, #12]
 8013500:	e001      	b.n	8013506 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013502:	2300      	movs	r3, #0
 8013504:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013506:	f001 fd89 	bl	801501c <vPortExitCritical>

	return xReturn;
 801350a:	68fb      	ldr	r3, [r7, #12]
}
 801350c:	4618      	mov	r0, r3
 801350e:	3710      	adds	r7, #16
 8013510:	46bd      	mov	sp, r7
 8013512:	bd80      	pop	{r7, pc}

08013514 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013514:	b480      	push	{r7}
 8013516:	b085      	sub	sp, #20
 8013518:	af00      	add	r7, sp, #0
 801351a:	6078      	str	r0, [r7, #4]
 801351c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801351e:	2300      	movs	r3, #0
 8013520:	60fb      	str	r3, [r7, #12]
 8013522:	e014      	b.n	801354e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013524:	4a0f      	ldr	r2, [pc, #60]	@ (8013564 <vQueueAddToRegistry+0x50>)
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d10b      	bne.n	8013548 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013530:	490c      	ldr	r1, [pc, #48]	@ (8013564 <vQueueAddToRegistry+0x50>)
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	683a      	ldr	r2, [r7, #0]
 8013536:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801353a:	4a0a      	ldr	r2, [pc, #40]	@ (8013564 <vQueueAddToRegistry+0x50>)
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	00db      	lsls	r3, r3, #3
 8013540:	4413      	add	r3, r2
 8013542:	687a      	ldr	r2, [r7, #4]
 8013544:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013546:	e006      	b.n	8013556 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	3301      	adds	r3, #1
 801354c:	60fb      	str	r3, [r7, #12]
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	2b07      	cmp	r3, #7
 8013552:	d9e7      	bls.n	8013524 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8013554:	bf00      	nop
 8013556:	bf00      	nop
 8013558:	3714      	adds	r7, #20
 801355a:	46bd      	mov	sp, r7
 801355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013560:	4770      	bx	lr
 8013562:	bf00      	nop
 8013564:	2000364c 	.word	0x2000364c

08013568 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013568:	b580      	push	{r7, lr}
 801356a:	b086      	sub	sp, #24
 801356c:	af00      	add	r7, sp, #0
 801356e:	60f8      	str	r0, [r7, #12]
 8013570:	60b9      	str	r1, [r7, #8]
 8013572:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013578:	f001 fd1e 	bl	8014fb8 <vPortEnterCritical>
 801357c:	697b      	ldr	r3, [r7, #20]
 801357e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013582:	b25b      	sxtb	r3, r3
 8013584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013588:	d103      	bne.n	8013592 <vQueueWaitForMessageRestricted+0x2a>
 801358a:	697b      	ldr	r3, [r7, #20]
 801358c:	2200      	movs	r2, #0
 801358e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013598:	b25b      	sxtb	r3, r3
 801359a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801359e:	d103      	bne.n	80135a8 <vQueueWaitForMessageRestricted+0x40>
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	2200      	movs	r2, #0
 80135a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80135a8:	f001 fd38 	bl	801501c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80135ac:	697b      	ldr	r3, [r7, #20]
 80135ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d106      	bne.n	80135c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80135b4:	697b      	ldr	r3, [r7, #20]
 80135b6:	3324      	adds	r3, #36	@ 0x24
 80135b8:	687a      	ldr	r2, [r7, #4]
 80135ba:	68b9      	ldr	r1, [r7, #8]
 80135bc:	4618      	mov	r0, r3
 80135be:	f000 fd03 	bl	8013fc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80135c2:	6978      	ldr	r0, [r7, #20]
 80135c4:	f7ff ff26 	bl	8013414 <prvUnlockQueue>
	}
 80135c8:	bf00      	nop
 80135ca:	3718      	adds	r7, #24
 80135cc:	46bd      	mov	sp, r7
 80135ce:	bd80      	pop	{r7, pc}

080135d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b08e      	sub	sp, #56	@ 0x38
 80135d4:	af04      	add	r7, sp, #16
 80135d6:	60f8      	str	r0, [r7, #12]
 80135d8:	60b9      	str	r1, [r7, #8]
 80135da:	607a      	str	r2, [r7, #4]
 80135dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80135de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d10b      	bne.n	80135fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80135e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135e8:	f383 8811 	msr	BASEPRI, r3
 80135ec:	f3bf 8f6f 	isb	sy
 80135f0:	f3bf 8f4f 	dsb	sy
 80135f4:	623b      	str	r3, [r7, #32]
}
 80135f6:	bf00      	nop
 80135f8:	bf00      	nop
 80135fa:	e7fd      	b.n	80135f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80135fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d10b      	bne.n	801361a <xTaskCreateStatic+0x4a>
	__asm volatile
 8013602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013606:	f383 8811 	msr	BASEPRI, r3
 801360a:	f3bf 8f6f 	isb	sy
 801360e:	f3bf 8f4f 	dsb	sy
 8013612:	61fb      	str	r3, [r7, #28]
}
 8013614:	bf00      	nop
 8013616:	bf00      	nop
 8013618:	e7fd      	b.n	8013616 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801361a:	23a8      	movs	r3, #168	@ 0xa8
 801361c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801361e:	693b      	ldr	r3, [r7, #16]
 8013620:	2ba8      	cmp	r3, #168	@ 0xa8
 8013622:	d00b      	beq.n	801363c <xTaskCreateStatic+0x6c>
	__asm volatile
 8013624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013628:	f383 8811 	msr	BASEPRI, r3
 801362c:	f3bf 8f6f 	isb	sy
 8013630:	f3bf 8f4f 	dsb	sy
 8013634:	61bb      	str	r3, [r7, #24]
}
 8013636:	bf00      	nop
 8013638:	bf00      	nop
 801363a:	e7fd      	b.n	8013638 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801363c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801363e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013640:	2b00      	cmp	r3, #0
 8013642:	d01e      	beq.n	8013682 <xTaskCreateStatic+0xb2>
 8013644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013646:	2b00      	cmp	r3, #0
 8013648:	d01b      	beq.n	8013682 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801364a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801364c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801364e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013650:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013652:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013656:	2202      	movs	r2, #2
 8013658:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801365c:	2300      	movs	r3, #0
 801365e:	9303      	str	r3, [sp, #12]
 8013660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013662:	9302      	str	r3, [sp, #8]
 8013664:	f107 0314 	add.w	r3, r7, #20
 8013668:	9301      	str	r3, [sp, #4]
 801366a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801366c:	9300      	str	r3, [sp, #0]
 801366e:	683b      	ldr	r3, [r7, #0]
 8013670:	687a      	ldr	r2, [r7, #4]
 8013672:	68b9      	ldr	r1, [r7, #8]
 8013674:	68f8      	ldr	r0, [r7, #12]
 8013676:	f000 f851 	bl	801371c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801367a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801367c:	f000 f8f6 	bl	801386c <prvAddNewTaskToReadyList>
 8013680:	e001      	b.n	8013686 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8013682:	2300      	movs	r3, #0
 8013684:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013686:	697b      	ldr	r3, [r7, #20]
	}
 8013688:	4618      	mov	r0, r3
 801368a:	3728      	adds	r7, #40	@ 0x28
 801368c:	46bd      	mov	sp, r7
 801368e:	bd80      	pop	{r7, pc}

08013690 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013690:	b580      	push	{r7, lr}
 8013692:	b08c      	sub	sp, #48	@ 0x30
 8013694:	af04      	add	r7, sp, #16
 8013696:	60f8      	str	r0, [r7, #12]
 8013698:	60b9      	str	r1, [r7, #8]
 801369a:	603b      	str	r3, [r7, #0]
 801369c:	4613      	mov	r3, r2
 801369e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80136a0:	88fb      	ldrh	r3, [r7, #6]
 80136a2:	009b      	lsls	r3, r3, #2
 80136a4:	4618      	mov	r0, r3
 80136a6:	f001 fda9 	bl	80151fc <pvPortMalloc>
 80136aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80136ac:	697b      	ldr	r3, [r7, #20]
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d00e      	beq.n	80136d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80136b2:	20a8      	movs	r0, #168	@ 0xa8
 80136b4:	f001 fda2 	bl	80151fc <pvPortMalloc>
 80136b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80136ba:	69fb      	ldr	r3, [r7, #28]
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d003      	beq.n	80136c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80136c0:	69fb      	ldr	r3, [r7, #28]
 80136c2:	697a      	ldr	r2, [r7, #20]
 80136c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80136c6:	e005      	b.n	80136d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80136c8:	6978      	ldr	r0, [r7, #20]
 80136ca:	f001 fe65 	bl	8015398 <vPortFree>
 80136ce:	e001      	b.n	80136d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80136d0:	2300      	movs	r3, #0
 80136d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80136d4:	69fb      	ldr	r3, [r7, #28]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d017      	beq.n	801370a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80136da:	69fb      	ldr	r3, [r7, #28]
 80136dc:	2200      	movs	r2, #0
 80136de:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80136e2:	88fa      	ldrh	r2, [r7, #6]
 80136e4:	2300      	movs	r3, #0
 80136e6:	9303      	str	r3, [sp, #12]
 80136e8:	69fb      	ldr	r3, [r7, #28]
 80136ea:	9302      	str	r3, [sp, #8]
 80136ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136ee:	9301      	str	r3, [sp, #4]
 80136f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136f2:	9300      	str	r3, [sp, #0]
 80136f4:	683b      	ldr	r3, [r7, #0]
 80136f6:	68b9      	ldr	r1, [r7, #8]
 80136f8:	68f8      	ldr	r0, [r7, #12]
 80136fa:	f000 f80f 	bl	801371c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80136fe:	69f8      	ldr	r0, [r7, #28]
 8013700:	f000 f8b4 	bl	801386c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013704:	2301      	movs	r3, #1
 8013706:	61bb      	str	r3, [r7, #24]
 8013708:	e002      	b.n	8013710 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801370a:	f04f 33ff 	mov.w	r3, #4294967295
 801370e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013710:	69bb      	ldr	r3, [r7, #24]
	}
 8013712:	4618      	mov	r0, r3
 8013714:	3720      	adds	r7, #32
 8013716:	46bd      	mov	sp, r7
 8013718:	bd80      	pop	{r7, pc}
	...

0801371c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801371c:	b580      	push	{r7, lr}
 801371e:	b088      	sub	sp, #32
 8013720:	af00      	add	r7, sp, #0
 8013722:	60f8      	str	r0, [r7, #12]
 8013724:	60b9      	str	r1, [r7, #8]
 8013726:	607a      	str	r2, [r7, #4]
 8013728:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801372a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801372c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	009b      	lsls	r3, r3, #2
 8013732:	461a      	mov	r2, r3
 8013734:	21a5      	movs	r1, #165	@ 0xa5
 8013736:	f002 fcaa 	bl	801608e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801373a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801373c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8013744:	3b01      	subs	r3, #1
 8013746:	009b      	lsls	r3, r3, #2
 8013748:	4413      	add	r3, r2
 801374a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801374c:	69bb      	ldr	r3, [r7, #24]
 801374e:	f023 0307 	bic.w	r3, r3, #7
 8013752:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013754:	69bb      	ldr	r3, [r7, #24]
 8013756:	f003 0307 	and.w	r3, r3, #7
 801375a:	2b00      	cmp	r3, #0
 801375c:	d00b      	beq.n	8013776 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801375e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013762:	f383 8811 	msr	BASEPRI, r3
 8013766:	f3bf 8f6f 	isb	sy
 801376a:	f3bf 8f4f 	dsb	sy
 801376e:	617b      	str	r3, [r7, #20]
}
 8013770:	bf00      	nop
 8013772:	bf00      	nop
 8013774:	e7fd      	b.n	8013772 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013776:	68bb      	ldr	r3, [r7, #8]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d01f      	beq.n	80137bc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801377c:	2300      	movs	r3, #0
 801377e:	61fb      	str	r3, [r7, #28]
 8013780:	e012      	b.n	80137a8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013782:	68ba      	ldr	r2, [r7, #8]
 8013784:	69fb      	ldr	r3, [r7, #28]
 8013786:	4413      	add	r3, r2
 8013788:	7819      	ldrb	r1, [r3, #0]
 801378a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801378c:	69fb      	ldr	r3, [r7, #28]
 801378e:	4413      	add	r3, r2
 8013790:	3334      	adds	r3, #52	@ 0x34
 8013792:	460a      	mov	r2, r1
 8013794:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013796:	68ba      	ldr	r2, [r7, #8]
 8013798:	69fb      	ldr	r3, [r7, #28]
 801379a:	4413      	add	r3, r2
 801379c:	781b      	ldrb	r3, [r3, #0]
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d006      	beq.n	80137b0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80137a2:	69fb      	ldr	r3, [r7, #28]
 80137a4:	3301      	adds	r3, #1
 80137a6:	61fb      	str	r3, [r7, #28]
 80137a8:	69fb      	ldr	r3, [r7, #28]
 80137aa:	2b0f      	cmp	r3, #15
 80137ac:	d9e9      	bls.n	8013782 <prvInitialiseNewTask+0x66>
 80137ae:	e000      	b.n	80137b2 <prvInitialiseNewTask+0x96>
			{
				break;
 80137b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80137b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137b4:	2200      	movs	r2, #0
 80137b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80137ba:	e003      	b.n	80137c4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80137bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137be:	2200      	movs	r2, #0
 80137c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80137c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c6:	2b37      	cmp	r3, #55	@ 0x37
 80137c8:	d901      	bls.n	80137ce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80137ca:	2337      	movs	r3, #55	@ 0x37
 80137cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80137ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80137d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80137d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80137d8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80137da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137dc:	2200      	movs	r2, #0
 80137de:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80137e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137e2:	3304      	adds	r3, #4
 80137e4:	4618      	mov	r0, r3
 80137e6:	f7ff f965 	bl	8012ab4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80137ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137ec:	3318      	adds	r3, #24
 80137ee:	4618      	mov	r0, r3
 80137f0:	f7ff f960 	bl	8012ab4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80137f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80137f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80137fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013802:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013808:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801380a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801380c:	2200      	movs	r2, #0
 801380e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013814:	2200      	movs	r2, #0
 8013816:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801381a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801381c:	3354      	adds	r3, #84	@ 0x54
 801381e:	224c      	movs	r2, #76	@ 0x4c
 8013820:	2100      	movs	r1, #0
 8013822:	4618      	mov	r0, r3
 8013824:	f002 fc33 	bl	801608e <memset>
 8013828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801382a:	4a0d      	ldr	r2, [pc, #52]	@ (8013860 <prvInitialiseNewTask+0x144>)
 801382c:	659a      	str	r2, [r3, #88]	@ 0x58
 801382e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013830:	4a0c      	ldr	r2, [pc, #48]	@ (8013864 <prvInitialiseNewTask+0x148>)
 8013832:	65da      	str	r2, [r3, #92]	@ 0x5c
 8013834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013836:	4a0c      	ldr	r2, [pc, #48]	@ (8013868 <prvInitialiseNewTask+0x14c>)
 8013838:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801383a:	683a      	ldr	r2, [r7, #0]
 801383c:	68f9      	ldr	r1, [r7, #12]
 801383e:	69b8      	ldr	r0, [r7, #24]
 8013840:	f001 fa8c 	bl	8014d5c <pxPortInitialiseStack>
 8013844:	4602      	mov	r2, r0
 8013846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013848:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801384a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801384c:	2b00      	cmp	r3, #0
 801384e:	d002      	beq.n	8013856 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013854:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013856:	bf00      	nop
 8013858:	3720      	adds	r7, #32
 801385a:	46bd      	mov	sp, r7
 801385c:	bd80      	pop	{r7, pc}
 801385e:	bf00      	nop
 8013860:	200078e0 	.word	0x200078e0
 8013864:	20007948 	.word	0x20007948
 8013868:	200079b0 	.word	0x200079b0

0801386c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801386c:	b580      	push	{r7, lr}
 801386e:	b082      	sub	sp, #8
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013874:	f001 fba0 	bl	8014fb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013878:	4b2d      	ldr	r3, [pc, #180]	@ (8013930 <prvAddNewTaskToReadyList+0xc4>)
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	3301      	adds	r3, #1
 801387e:	4a2c      	ldr	r2, [pc, #176]	@ (8013930 <prvAddNewTaskToReadyList+0xc4>)
 8013880:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013882:	4b2c      	ldr	r3, [pc, #176]	@ (8013934 <prvAddNewTaskToReadyList+0xc8>)
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	2b00      	cmp	r3, #0
 8013888:	d109      	bne.n	801389e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801388a:	4a2a      	ldr	r2, [pc, #168]	@ (8013934 <prvAddNewTaskToReadyList+0xc8>)
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013890:	4b27      	ldr	r3, [pc, #156]	@ (8013930 <prvAddNewTaskToReadyList+0xc4>)
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	2b01      	cmp	r3, #1
 8013896:	d110      	bne.n	80138ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013898:	f000 fd28 	bl	80142ec <prvInitialiseTaskLists>
 801389c:	e00d      	b.n	80138ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801389e:	4b26      	ldr	r3, [pc, #152]	@ (8013938 <prvAddNewTaskToReadyList+0xcc>)
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d109      	bne.n	80138ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80138a6:	4b23      	ldr	r3, [pc, #140]	@ (8013934 <prvAddNewTaskToReadyList+0xc8>)
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138b0:	429a      	cmp	r2, r3
 80138b2:	d802      	bhi.n	80138ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80138b4:	4a1f      	ldr	r2, [pc, #124]	@ (8013934 <prvAddNewTaskToReadyList+0xc8>)
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80138ba:	4b20      	ldr	r3, [pc, #128]	@ (801393c <prvAddNewTaskToReadyList+0xd0>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	3301      	adds	r3, #1
 80138c0:	4a1e      	ldr	r2, [pc, #120]	@ (801393c <prvAddNewTaskToReadyList+0xd0>)
 80138c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80138c4:	4b1d      	ldr	r3, [pc, #116]	@ (801393c <prvAddNewTaskToReadyList+0xd0>)
 80138c6:	681a      	ldr	r2, [r3, #0]
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138d0:	4b1b      	ldr	r3, [pc, #108]	@ (8013940 <prvAddNewTaskToReadyList+0xd4>)
 80138d2:	681b      	ldr	r3, [r3, #0]
 80138d4:	429a      	cmp	r2, r3
 80138d6:	d903      	bls.n	80138e0 <prvAddNewTaskToReadyList+0x74>
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138dc:	4a18      	ldr	r2, [pc, #96]	@ (8013940 <prvAddNewTaskToReadyList+0xd4>)
 80138de:	6013      	str	r3, [r2, #0]
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138e4:	4613      	mov	r3, r2
 80138e6:	009b      	lsls	r3, r3, #2
 80138e8:	4413      	add	r3, r2
 80138ea:	009b      	lsls	r3, r3, #2
 80138ec:	4a15      	ldr	r2, [pc, #84]	@ (8013944 <prvAddNewTaskToReadyList+0xd8>)
 80138ee:	441a      	add	r2, r3
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	3304      	adds	r3, #4
 80138f4:	4619      	mov	r1, r3
 80138f6:	4610      	mov	r0, r2
 80138f8:	f7ff f8e9 	bl	8012ace <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80138fc:	f001 fb8e 	bl	801501c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013900:	4b0d      	ldr	r3, [pc, #52]	@ (8013938 <prvAddNewTaskToReadyList+0xcc>)
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	2b00      	cmp	r3, #0
 8013906:	d00e      	beq.n	8013926 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013908:	4b0a      	ldr	r3, [pc, #40]	@ (8013934 <prvAddNewTaskToReadyList+0xc8>)
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013912:	429a      	cmp	r2, r3
 8013914:	d207      	bcs.n	8013926 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013916:	4b0c      	ldr	r3, [pc, #48]	@ (8013948 <prvAddNewTaskToReadyList+0xdc>)
 8013918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801391c:	601a      	str	r2, [r3, #0]
 801391e:	f3bf 8f4f 	dsb	sy
 8013922:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013926:	bf00      	nop
 8013928:	3708      	adds	r7, #8
 801392a:	46bd      	mov	sp, r7
 801392c:	bd80      	pop	{r7, pc}
 801392e:	bf00      	nop
 8013930:	20003b60 	.word	0x20003b60
 8013934:	2000368c 	.word	0x2000368c
 8013938:	20003b6c 	.word	0x20003b6c
 801393c:	20003b7c 	.word	0x20003b7c
 8013940:	20003b68 	.word	0x20003b68
 8013944:	20003690 	.word	0x20003690
 8013948:	e000ed04 	.word	0xe000ed04

0801394c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801394c:	b580      	push	{r7, lr}
 801394e:	b08a      	sub	sp, #40	@ 0x28
 8013950:	af00      	add	r7, sp, #0
 8013952:	6078      	str	r0, [r7, #4]
 8013954:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8013956:	2300      	movs	r3, #0
 8013958:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	2b00      	cmp	r3, #0
 801395e:	d10b      	bne.n	8013978 <vTaskDelayUntil+0x2c>
	__asm volatile
 8013960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013964:	f383 8811 	msr	BASEPRI, r3
 8013968:	f3bf 8f6f 	isb	sy
 801396c:	f3bf 8f4f 	dsb	sy
 8013970:	617b      	str	r3, [r7, #20]
}
 8013972:	bf00      	nop
 8013974:	bf00      	nop
 8013976:	e7fd      	b.n	8013974 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8013978:	683b      	ldr	r3, [r7, #0]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d10b      	bne.n	8013996 <vTaskDelayUntil+0x4a>
	__asm volatile
 801397e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013982:	f383 8811 	msr	BASEPRI, r3
 8013986:	f3bf 8f6f 	isb	sy
 801398a:	f3bf 8f4f 	dsb	sy
 801398e:	613b      	str	r3, [r7, #16]
}
 8013990:	bf00      	nop
 8013992:	bf00      	nop
 8013994:	e7fd      	b.n	8013992 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8013996:	4b2a      	ldr	r3, [pc, #168]	@ (8013a40 <vTaskDelayUntil+0xf4>)
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	2b00      	cmp	r3, #0
 801399c:	d00b      	beq.n	80139b6 <vTaskDelayUntil+0x6a>
	__asm volatile
 801399e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139a2:	f383 8811 	msr	BASEPRI, r3
 80139a6:	f3bf 8f6f 	isb	sy
 80139aa:	f3bf 8f4f 	dsb	sy
 80139ae:	60fb      	str	r3, [r7, #12]
}
 80139b0:	bf00      	nop
 80139b2:	bf00      	nop
 80139b4:	e7fd      	b.n	80139b2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80139b6:	f000 f8b9 	bl	8013b2c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80139ba:	4b22      	ldr	r3, [pc, #136]	@ (8013a44 <vTaskDelayUntil+0xf8>)
 80139bc:	681b      	ldr	r3, [r3, #0]
 80139be:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	683a      	ldr	r2, [r7, #0]
 80139c6:	4413      	add	r3, r2
 80139c8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	6a3a      	ldr	r2, [r7, #32]
 80139d0:	429a      	cmp	r2, r3
 80139d2:	d20b      	bcs.n	80139ec <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	69fa      	ldr	r2, [r7, #28]
 80139da:	429a      	cmp	r2, r3
 80139dc:	d211      	bcs.n	8013a02 <vTaskDelayUntil+0xb6>
 80139de:	69fa      	ldr	r2, [r7, #28]
 80139e0:	6a3b      	ldr	r3, [r7, #32]
 80139e2:	429a      	cmp	r2, r3
 80139e4:	d90d      	bls.n	8013a02 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80139e6:	2301      	movs	r3, #1
 80139e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80139ea:	e00a      	b.n	8013a02 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	69fa      	ldr	r2, [r7, #28]
 80139f2:	429a      	cmp	r2, r3
 80139f4:	d303      	bcc.n	80139fe <vTaskDelayUntil+0xb2>
 80139f6:	69fa      	ldr	r2, [r7, #28]
 80139f8:	6a3b      	ldr	r3, [r7, #32]
 80139fa:	429a      	cmp	r2, r3
 80139fc:	d901      	bls.n	8013a02 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80139fe:	2301      	movs	r3, #1
 8013a00:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	69fa      	ldr	r2, [r7, #28]
 8013a06:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8013a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d006      	beq.n	8013a1c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8013a0e:	69fa      	ldr	r2, [r7, #28]
 8013a10:	6a3b      	ldr	r3, [r7, #32]
 8013a12:	1ad3      	subs	r3, r2, r3
 8013a14:	2100      	movs	r1, #0
 8013a16:	4618      	mov	r0, r3
 8013a18:	f000 fdd2 	bl	80145c0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8013a1c:	f000 f894 	bl	8013b48 <xTaskResumeAll>
 8013a20:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013a22:	69bb      	ldr	r3, [r7, #24]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d107      	bne.n	8013a38 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8013a28:	4b07      	ldr	r3, [pc, #28]	@ (8013a48 <vTaskDelayUntil+0xfc>)
 8013a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013a2e:	601a      	str	r2, [r3, #0]
 8013a30:	f3bf 8f4f 	dsb	sy
 8013a34:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013a38:	bf00      	nop
 8013a3a:	3728      	adds	r7, #40	@ 0x28
 8013a3c:	46bd      	mov	sp, r7
 8013a3e:	bd80      	pop	{r7, pc}
 8013a40:	20003b88 	.word	0x20003b88
 8013a44:	20003b64 	.word	0x20003b64
 8013a48:	e000ed04 	.word	0xe000ed04

08013a4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013a4c:	b580      	push	{r7, lr}
 8013a4e:	b08a      	sub	sp, #40	@ 0x28
 8013a50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013a52:	2300      	movs	r3, #0
 8013a54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013a56:	2300      	movs	r3, #0
 8013a58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013a5a:	463a      	mov	r2, r7
 8013a5c:	1d39      	adds	r1, r7, #4
 8013a5e:	f107 0308 	add.w	r3, r7, #8
 8013a62:	4618      	mov	r0, r3
 8013a64:	f7fe fddc 	bl	8012620 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013a68:	6839      	ldr	r1, [r7, #0]
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	68ba      	ldr	r2, [r7, #8]
 8013a6e:	9202      	str	r2, [sp, #8]
 8013a70:	9301      	str	r3, [sp, #4]
 8013a72:	2300      	movs	r3, #0
 8013a74:	9300      	str	r3, [sp, #0]
 8013a76:	2300      	movs	r3, #0
 8013a78:	460a      	mov	r2, r1
 8013a7a:	4924      	ldr	r1, [pc, #144]	@ (8013b0c <vTaskStartScheduler+0xc0>)
 8013a7c:	4824      	ldr	r0, [pc, #144]	@ (8013b10 <vTaskStartScheduler+0xc4>)
 8013a7e:	f7ff fda7 	bl	80135d0 <xTaskCreateStatic>
 8013a82:	4603      	mov	r3, r0
 8013a84:	4a23      	ldr	r2, [pc, #140]	@ (8013b14 <vTaskStartScheduler+0xc8>)
 8013a86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013a88:	4b22      	ldr	r3, [pc, #136]	@ (8013b14 <vTaskStartScheduler+0xc8>)
 8013a8a:	681b      	ldr	r3, [r3, #0]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d002      	beq.n	8013a96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013a90:	2301      	movs	r3, #1
 8013a92:	617b      	str	r3, [r7, #20]
 8013a94:	e001      	b.n	8013a9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013a96:	2300      	movs	r3, #0
 8013a98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013a9a:	697b      	ldr	r3, [r7, #20]
 8013a9c:	2b01      	cmp	r3, #1
 8013a9e:	d102      	bne.n	8013aa6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8013aa0:	f000 fde2 	bl	8014668 <xTimerCreateTimerTask>
 8013aa4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013aa6:	697b      	ldr	r3, [r7, #20]
 8013aa8:	2b01      	cmp	r3, #1
 8013aaa:	d11b      	bne.n	8013ae4 <vTaskStartScheduler+0x98>
	__asm volatile
 8013aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ab0:	f383 8811 	msr	BASEPRI, r3
 8013ab4:	f3bf 8f6f 	isb	sy
 8013ab8:	f3bf 8f4f 	dsb	sy
 8013abc:	613b      	str	r3, [r7, #16]
}
 8013abe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013ac0:	4b15      	ldr	r3, [pc, #84]	@ (8013b18 <vTaskStartScheduler+0xcc>)
 8013ac2:	681b      	ldr	r3, [r3, #0]
 8013ac4:	3354      	adds	r3, #84	@ 0x54
 8013ac6:	4a15      	ldr	r2, [pc, #84]	@ (8013b1c <vTaskStartScheduler+0xd0>)
 8013ac8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013aca:	4b15      	ldr	r3, [pc, #84]	@ (8013b20 <vTaskStartScheduler+0xd4>)
 8013acc:	f04f 32ff 	mov.w	r2, #4294967295
 8013ad0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013ad2:	4b14      	ldr	r3, [pc, #80]	@ (8013b24 <vTaskStartScheduler+0xd8>)
 8013ad4:	2201      	movs	r2, #1
 8013ad6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013ad8:	4b13      	ldr	r3, [pc, #76]	@ (8013b28 <vTaskStartScheduler+0xdc>)
 8013ada:	2200      	movs	r2, #0
 8013adc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013ade:	f001 f9c7 	bl	8014e70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013ae2:	e00f      	b.n	8013b04 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013aea:	d10b      	bne.n	8013b04 <vTaskStartScheduler+0xb8>
	__asm volatile
 8013aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013af0:	f383 8811 	msr	BASEPRI, r3
 8013af4:	f3bf 8f6f 	isb	sy
 8013af8:	f3bf 8f4f 	dsb	sy
 8013afc:	60fb      	str	r3, [r7, #12]
}
 8013afe:	bf00      	nop
 8013b00:	bf00      	nop
 8013b02:	e7fd      	b.n	8013b00 <vTaskStartScheduler+0xb4>
}
 8013b04:	bf00      	nop
 8013b06:	3718      	adds	r7, #24
 8013b08:	46bd      	mov	sp, r7
 8013b0a:	bd80      	pop	{r7, pc}
 8013b0c:	0801812c 	.word	0x0801812c
 8013b10:	080142bd 	.word	0x080142bd
 8013b14:	20003b84 	.word	0x20003b84
 8013b18:	2000368c 	.word	0x2000368c
 8013b1c:	20000044 	.word	0x20000044
 8013b20:	20003b80 	.word	0x20003b80
 8013b24:	20003b6c 	.word	0x20003b6c
 8013b28:	20003b64 	.word	0x20003b64

08013b2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013b2c:	b480      	push	{r7}
 8013b2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013b30:	4b04      	ldr	r3, [pc, #16]	@ (8013b44 <vTaskSuspendAll+0x18>)
 8013b32:	681b      	ldr	r3, [r3, #0]
 8013b34:	3301      	adds	r3, #1
 8013b36:	4a03      	ldr	r2, [pc, #12]	@ (8013b44 <vTaskSuspendAll+0x18>)
 8013b38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8013b3a:	bf00      	nop
 8013b3c:	46bd      	mov	sp, r7
 8013b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b42:	4770      	bx	lr
 8013b44:	20003b88 	.word	0x20003b88

08013b48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013b48:	b580      	push	{r7, lr}
 8013b4a:	b084      	sub	sp, #16
 8013b4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013b4e:	2300      	movs	r3, #0
 8013b50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013b52:	2300      	movs	r3, #0
 8013b54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013b56:	4b42      	ldr	r3, [pc, #264]	@ (8013c60 <xTaskResumeAll+0x118>)
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d10b      	bne.n	8013b76 <xTaskResumeAll+0x2e>
	__asm volatile
 8013b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b62:	f383 8811 	msr	BASEPRI, r3
 8013b66:	f3bf 8f6f 	isb	sy
 8013b6a:	f3bf 8f4f 	dsb	sy
 8013b6e:	603b      	str	r3, [r7, #0]
}
 8013b70:	bf00      	nop
 8013b72:	bf00      	nop
 8013b74:	e7fd      	b.n	8013b72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013b76:	f001 fa1f 	bl	8014fb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013b7a:	4b39      	ldr	r3, [pc, #228]	@ (8013c60 <xTaskResumeAll+0x118>)
 8013b7c:	681b      	ldr	r3, [r3, #0]
 8013b7e:	3b01      	subs	r3, #1
 8013b80:	4a37      	ldr	r2, [pc, #220]	@ (8013c60 <xTaskResumeAll+0x118>)
 8013b82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013b84:	4b36      	ldr	r3, [pc, #216]	@ (8013c60 <xTaskResumeAll+0x118>)
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d162      	bne.n	8013c52 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013b8c:	4b35      	ldr	r3, [pc, #212]	@ (8013c64 <xTaskResumeAll+0x11c>)
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d05e      	beq.n	8013c52 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013b94:	e02f      	b.n	8013bf6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b96:	4b34      	ldr	r3, [pc, #208]	@ (8013c68 <xTaskResumeAll+0x120>)
 8013b98:	68db      	ldr	r3, [r3, #12]
 8013b9a:	68db      	ldr	r3, [r3, #12]
 8013b9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	3318      	adds	r3, #24
 8013ba2:	4618      	mov	r0, r3
 8013ba4:	f7fe fff0 	bl	8012b88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	3304      	adds	r3, #4
 8013bac:	4618      	mov	r0, r3
 8013bae:	f7fe ffeb 	bl	8012b88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bb6:	4b2d      	ldr	r3, [pc, #180]	@ (8013c6c <xTaskResumeAll+0x124>)
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	429a      	cmp	r2, r3
 8013bbc:	d903      	bls.n	8013bc6 <xTaskResumeAll+0x7e>
 8013bbe:	68fb      	ldr	r3, [r7, #12]
 8013bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bc2:	4a2a      	ldr	r2, [pc, #168]	@ (8013c6c <xTaskResumeAll+0x124>)
 8013bc4:	6013      	str	r3, [r2, #0]
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bca:	4613      	mov	r3, r2
 8013bcc:	009b      	lsls	r3, r3, #2
 8013bce:	4413      	add	r3, r2
 8013bd0:	009b      	lsls	r3, r3, #2
 8013bd2:	4a27      	ldr	r2, [pc, #156]	@ (8013c70 <xTaskResumeAll+0x128>)
 8013bd4:	441a      	add	r2, r3
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	3304      	adds	r3, #4
 8013bda:	4619      	mov	r1, r3
 8013bdc:	4610      	mov	r0, r2
 8013bde:	f7fe ff76 	bl	8012ace <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013be2:	68fb      	ldr	r3, [r7, #12]
 8013be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013be6:	4b23      	ldr	r3, [pc, #140]	@ (8013c74 <xTaskResumeAll+0x12c>)
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bec:	429a      	cmp	r2, r3
 8013bee:	d302      	bcc.n	8013bf6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8013bf0:	4b21      	ldr	r3, [pc, #132]	@ (8013c78 <xTaskResumeAll+0x130>)
 8013bf2:	2201      	movs	r2, #1
 8013bf4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8013c68 <xTaskResumeAll+0x120>)
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d1cb      	bne.n	8013b96 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d001      	beq.n	8013c08 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013c04:	f000 fc16 	bl	8014434 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013c08:	4b1c      	ldr	r3, [pc, #112]	@ (8013c7c <xTaskResumeAll+0x134>)
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d010      	beq.n	8013c36 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013c14:	f000 f846 	bl	8013ca4 <xTaskIncrementTick>
 8013c18:	4603      	mov	r3, r0
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d002      	beq.n	8013c24 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8013c1e:	4b16      	ldr	r3, [pc, #88]	@ (8013c78 <xTaskResumeAll+0x130>)
 8013c20:	2201      	movs	r2, #1
 8013c22:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	3b01      	subs	r3, #1
 8013c28:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d1f1      	bne.n	8013c14 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8013c30:	4b12      	ldr	r3, [pc, #72]	@ (8013c7c <xTaskResumeAll+0x134>)
 8013c32:	2200      	movs	r2, #0
 8013c34:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013c36:	4b10      	ldr	r3, [pc, #64]	@ (8013c78 <xTaskResumeAll+0x130>)
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d009      	beq.n	8013c52 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013c3e:	2301      	movs	r3, #1
 8013c40:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013c42:	4b0f      	ldr	r3, [pc, #60]	@ (8013c80 <xTaskResumeAll+0x138>)
 8013c44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013c48:	601a      	str	r2, [r3, #0]
 8013c4a:	f3bf 8f4f 	dsb	sy
 8013c4e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013c52:	f001 f9e3 	bl	801501c <vPortExitCritical>

	return xAlreadyYielded;
 8013c56:	68bb      	ldr	r3, [r7, #8]
}
 8013c58:	4618      	mov	r0, r3
 8013c5a:	3710      	adds	r7, #16
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	bd80      	pop	{r7, pc}
 8013c60:	20003b88 	.word	0x20003b88
 8013c64:	20003b60 	.word	0x20003b60
 8013c68:	20003b20 	.word	0x20003b20
 8013c6c:	20003b68 	.word	0x20003b68
 8013c70:	20003690 	.word	0x20003690
 8013c74:	2000368c 	.word	0x2000368c
 8013c78:	20003b74 	.word	0x20003b74
 8013c7c:	20003b70 	.word	0x20003b70
 8013c80:	e000ed04 	.word	0xe000ed04

08013c84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013c84:	b480      	push	{r7}
 8013c86:	b083      	sub	sp, #12
 8013c88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013c8a:	4b05      	ldr	r3, [pc, #20]	@ (8013ca0 <xTaskGetTickCount+0x1c>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013c90:	687b      	ldr	r3, [r7, #4]
}
 8013c92:	4618      	mov	r0, r3
 8013c94:	370c      	adds	r7, #12
 8013c96:	46bd      	mov	sp, r7
 8013c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9c:	4770      	bx	lr
 8013c9e:	bf00      	nop
 8013ca0:	20003b64 	.word	0x20003b64

08013ca4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b086      	sub	sp, #24
 8013ca8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013caa:	2300      	movs	r3, #0
 8013cac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013cae:	4b4f      	ldr	r3, [pc, #316]	@ (8013dec <xTaskIncrementTick+0x148>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	f040 8090 	bne.w	8013dd8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013cb8:	4b4d      	ldr	r3, [pc, #308]	@ (8013df0 <xTaskIncrementTick+0x14c>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	3301      	adds	r3, #1
 8013cbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013cc0:	4a4b      	ldr	r2, [pc, #300]	@ (8013df0 <xTaskIncrementTick+0x14c>)
 8013cc2:	693b      	ldr	r3, [r7, #16]
 8013cc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013cc6:	693b      	ldr	r3, [r7, #16]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d121      	bne.n	8013d10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013ccc:	4b49      	ldr	r3, [pc, #292]	@ (8013df4 <xTaskIncrementTick+0x150>)
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d00b      	beq.n	8013cee <xTaskIncrementTick+0x4a>
	__asm volatile
 8013cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cda:	f383 8811 	msr	BASEPRI, r3
 8013cde:	f3bf 8f6f 	isb	sy
 8013ce2:	f3bf 8f4f 	dsb	sy
 8013ce6:	603b      	str	r3, [r7, #0]
}
 8013ce8:	bf00      	nop
 8013cea:	bf00      	nop
 8013cec:	e7fd      	b.n	8013cea <xTaskIncrementTick+0x46>
 8013cee:	4b41      	ldr	r3, [pc, #260]	@ (8013df4 <xTaskIncrementTick+0x150>)
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	60fb      	str	r3, [r7, #12]
 8013cf4:	4b40      	ldr	r3, [pc, #256]	@ (8013df8 <xTaskIncrementTick+0x154>)
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	4a3e      	ldr	r2, [pc, #248]	@ (8013df4 <xTaskIncrementTick+0x150>)
 8013cfa:	6013      	str	r3, [r2, #0]
 8013cfc:	4a3e      	ldr	r2, [pc, #248]	@ (8013df8 <xTaskIncrementTick+0x154>)
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	6013      	str	r3, [r2, #0]
 8013d02:	4b3e      	ldr	r3, [pc, #248]	@ (8013dfc <xTaskIncrementTick+0x158>)
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	3301      	adds	r3, #1
 8013d08:	4a3c      	ldr	r2, [pc, #240]	@ (8013dfc <xTaskIncrementTick+0x158>)
 8013d0a:	6013      	str	r3, [r2, #0]
 8013d0c:	f000 fb92 	bl	8014434 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013d10:	4b3b      	ldr	r3, [pc, #236]	@ (8013e00 <xTaskIncrementTick+0x15c>)
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	693a      	ldr	r2, [r7, #16]
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d349      	bcc.n	8013dae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013d1a:	4b36      	ldr	r3, [pc, #216]	@ (8013df4 <xTaskIncrementTick+0x150>)
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d104      	bne.n	8013d2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013d24:	4b36      	ldr	r3, [pc, #216]	@ (8013e00 <xTaskIncrementTick+0x15c>)
 8013d26:	f04f 32ff 	mov.w	r2, #4294967295
 8013d2a:	601a      	str	r2, [r3, #0]
					break;
 8013d2c:	e03f      	b.n	8013dae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d2e:	4b31      	ldr	r3, [pc, #196]	@ (8013df4 <xTaskIncrementTick+0x150>)
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	68db      	ldr	r3, [r3, #12]
 8013d34:	68db      	ldr	r3, [r3, #12]
 8013d36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	685b      	ldr	r3, [r3, #4]
 8013d3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013d3e:	693a      	ldr	r2, [r7, #16]
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	429a      	cmp	r2, r3
 8013d44:	d203      	bcs.n	8013d4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013d46:	4a2e      	ldr	r2, [pc, #184]	@ (8013e00 <xTaskIncrementTick+0x15c>)
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013d4c:	e02f      	b.n	8013dae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d4e:	68bb      	ldr	r3, [r7, #8]
 8013d50:	3304      	adds	r3, #4
 8013d52:	4618      	mov	r0, r3
 8013d54:	f7fe ff18 	bl	8012b88 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013d58:	68bb      	ldr	r3, [r7, #8]
 8013d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d004      	beq.n	8013d6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013d60:	68bb      	ldr	r3, [r7, #8]
 8013d62:	3318      	adds	r3, #24
 8013d64:	4618      	mov	r0, r3
 8013d66:	f7fe ff0f 	bl	8012b88 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013d6a:	68bb      	ldr	r3, [r7, #8]
 8013d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d6e:	4b25      	ldr	r3, [pc, #148]	@ (8013e04 <xTaskIncrementTick+0x160>)
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	429a      	cmp	r2, r3
 8013d74:	d903      	bls.n	8013d7e <xTaskIncrementTick+0xda>
 8013d76:	68bb      	ldr	r3, [r7, #8]
 8013d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d7a:	4a22      	ldr	r2, [pc, #136]	@ (8013e04 <xTaskIncrementTick+0x160>)
 8013d7c:	6013      	str	r3, [r2, #0]
 8013d7e:	68bb      	ldr	r3, [r7, #8]
 8013d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d82:	4613      	mov	r3, r2
 8013d84:	009b      	lsls	r3, r3, #2
 8013d86:	4413      	add	r3, r2
 8013d88:	009b      	lsls	r3, r3, #2
 8013d8a:	4a1f      	ldr	r2, [pc, #124]	@ (8013e08 <xTaskIncrementTick+0x164>)
 8013d8c:	441a      	add	r2, r3
 8013d8e:	68bb      	ldr	r3, [r7, #8]
 8013d90:	3304      	adds	r3, #4
 8013d92:	4619      	mov	r1, r3
 8013d94:	4610      	mov	r0, r2
 8013d96:	f7fe fe9a 	bl	8012ace <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013d9a:	68bb      	ldr	r3, [r7, #8]
 8013d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8013e0c <xTaskIncrementTick+0x168>)
 8013da0:	681b      	ldr	r3, [r3, #0]
 8013da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013da4:	429a      	cmp	r2, r3
 8013da6:	d3b8      	bcc.n	8013d1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8013da8:	2301      	movs	r3, #1
 8013daa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013dac:	e7b5      	b.n	8013d1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013dae:	4b17      	ldr	r3, [pc, #92]	@ (8013e0c <xTaskIncrementTick+0x168>)
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013db4:	4914      	ldr	r1, [pc, #80]	@ (8013e08 <xTaskIncrementTick+0x164>)
 8013db6:	4613      	mov	r3, r2
 8013db8:	009b      	lsls	r3, r3, #2
 8013dba:	4413      	add	r3, r2
 8013dbc:	009b      	lsls	r3, r3, #2
 8013dbe:	440b      	add	r3, r1
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	2b01      	cmp	r3, #1
 8013dc4:	d901      	bls.n	8013dca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8013dc6:	2301      	movs	r3, #1
 8013dc8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013dca:	4b11      	ldr	r3, [pc, #68]	@ (8013e10 <xTaskIncrementTick+0x16c>)
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d007      	beq.n	8013de2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8013dd2:	2301      	movs	r3, #1
 8013dd4:	617b      	str	r3, [r7, #20]
 8013dd6:	e004      	b.n	8013de2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8013dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8013e14 <xTaskIncrementTick+0x170>)
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	3301      	adds	r3, #1
 8013dde:	4a0d      	ldr	r2, [pc, #52]	@ (8013e14 <xTaskIncrementTick+0x170>)
 8013de0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013de2:	697b      	ldr	r3, [r7, #20]
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	3718      	adds	r7, #24
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bd80      	pop	{r7, pc}
 8013dec:	20003b88 	.word	0x20003b88
 8013df0:	20003b64 	.word	0x20003b64
 8013df4:	20003b18 	.word	0x20003b18
 8013df8:	20003b1c 	.word	0x20003b1c
 8013dfc:	20003b78 	.word	0x20003b78
 8013e00:	20003b80 	.word	0x20003b80
 8013e04:	20003b68 	.word	0x20003b68
 8013e08:	20003690 	.word	0x20003690
 8013e0c:	2000368c 	.word	0x2000368c
 8013e10:	20003b74 	.word	0x20003b74
 8013e14:	20003b70 	.word	0x20003b70

08013e18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b084      	sub	sp, #16
 8013e1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013e1e:	4b32      	ldr	r3, [pc, #200]	@ (8013ee8 <vTaskSwitchContext+0xd0>)
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d003      	beq.n	8013e2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013e26:	4b31      	ldr	r3, [pc, #196]	@ (8013eec <vTaskSwitchContext+0xd4>)
 8013e28:	2201      	movs	r2, #1
 8013e2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013e2c:	e058      	b.n	8013ee0 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 8013e2e:	4b2f      	ldr	r3, [pc, #188]	@ (8013eec <vTaskSwitchContext+0xd4>)
 8013e30:	2200      	movs	r2, #0
 8013e32:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8013e34:	4b2e      	ldr	r3, [pc, #184]	@ (8013ef0 <vTaskSwitchContext+0xd8>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	681a      	ldr	r2, [r3, #0]
 8013e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8013ef0 <vTaskSwitchContext+0xd8>)
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013e40:	429a      	cmp	r2, r3
 8013e42:	d808      	bhi.n	8013e56 <vTaskSwitchContext+0x3e>
 8013e44:	4b2a      	ldr	r3, [pc, #168]	@ (8013ef0 <vTaskSwitchContext+0xd8>)
 8013e46:	681a      	ldr	r2, [r3, #0]
 8013e48:	4b29      	ldr	r3, [pc, #164]	@ (8013ef0 <vTaskSwitchContext+0xd8>)
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	3334      	adds	r3, #52	@ 0x34
 8013e4e:	4619      	mov	r1, r3
 8013e50:	4610      	mov	r0, r2
 8013e52:	f7f2 fc03 	bl	800665c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013e56:	4b27      	ldr	r3, [pc, #156]	@ (8013ef4 <vTaskSwitchContext+0xdc>)
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	60fb      	str	r3, [r7, #12]
 8013e5c:	e011      	b.n	8013e82 <vTaskSwitchContext+0x6a>
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d10b      	bne.n	8013e7c <vTaskSwitchContext+0x64>
	__asm volatile
 8013e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e68:	f383 8811 	msr	BASEPRI, r3
 8013e6c:	f3bf 8f6f 	isb	sy
 8013e70:	f3bf 8f4f 	dsb	sy
 8013e74:	607b      	str	r3, [r7, #4]
}
 8013e76:	bf00      	nop
 8013e78:	bf00      	nop
 8013e7a:	e7fd      	b.n	8013e78 <vTaskSwitchContext+0x60>
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	3b01      	subs	r3, #1
 8013e80:	60fb      	str	r3, [r7, #12]
 8013e82:	491d      	ldr	r1, [pc, #116]	@ (8013ef8 <vTaskSwitchContext+0xe0>)
 8013e84:	68fa      	ldr	r2, [r7, #12]
 8013e86:	4613      	mov	r3, r2
 8013e88:	009b      	lsls	r3, r3, #2
 8013e8a:	4413      	add	r3, r2
 8013e8c:	009b      	lsls	r3, r3, #2
 8013e8e:	440b      	add	r3, r1
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d0e3      	beq.n	8013e5e <vTaskSwitchContext+0x46>
 8013e96:	68fa      	ldr	r2, [r7, #12]
 8013e98:	4613      	mov	r3, r2
 8013e9a:	009b      	lsls	r3, r3, #2
 8013e9c:	4413      	add	r3, r2
 8013e9e:	009b      	lsls	r3, r3, #2
 8013ea0:	4a15      	ldr	r2, [pc, #84]	@ (8013ef8 <vTaskSwitchContext+0xe0>)
 8013ea2:	4413      	add	r3, r2
 8013ea4:	60bb      	str	r3, [r7, #8]
 8013ea6:	68bb      	ldr	r3, [r7, #8]
 8013ea8:	685b      	ldr	r3, [r3, #4]
 8013eaa:	685a      	ldr	r2, [r3, #4]
 8013eac:	68bb      	ldr	r3, [r7, #8]
 8013eae:	605a      	str	r2, [r3, #4]
 8013eb0:	68bb      	ldr	r3, [r7, #8]
 8013eb2:	685a      	ldr	r2, [r3, #4]
 8013eb4:	68bb      	ldr	r3, [r7, #8]
 8013eb6:	3308      	adds	r3, #8
 8013eb8:	429a      	cmp	r2, r3
 8013eba:	d104      	bne.n	8013ec6 <vTaskSwitchContext+0xae>
 8013ebc:	68bb      	ldr	r3, [r7, #8]
 8013ebe:	685b      	ldr	r3, [r3, #4]
 8013ec0:	685a      	ldr	r2, [r3, #4]
 8013ec2:	68bb      	ldr	r3, [r7, #8]
 8013ec4:	605a      	str	r2, [r3, #4]
 8013ec6:	68bb      	ldr	r3, [r7, #8]
 8013ec8:	685b      	ldr	r3, [r3, #4]
 8013eca:	68db      	ldr	r3, [r3, #12]
 8013ecc:	4a08      	ldr	r2, [pc, #32]	@ (8013ef0 <vTaskSwitchContext+0xd8>)
 8013ece:	6013      	str	r3, [r2, #0]
 8013ed0:	4a08      	ldr	r2, [pc, #32]	@ (8013ef4 <vTaskSwitchContext+0xdc>)
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013ed6:	4b06      	ldr	r3, [pc, #24]	@ (8013ef0 <vTaskSwitchContext+0xd8>)
 8013ed8:	681b      	ldr	r3, [r3, #0]
 8013eda:	3354      	adds	r3, #84	@ 0x54
 8013edc:	4a07      	ldr	r2, [pc, #28]	@ (8013efc <vTaskSwitchContext+0xe4>)
 8013ede:	6013      	str	r3, [r2, #0]
}
 8013ee0:	bf00      	nop
 8013ee2:	3710      	adds	r7, #16
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	bd80      	pop	{r7, pc}
 8013ee8:	20003b88 	.word	0x20003b88
 8013eec:	20003b74 	.word	0x20003b74
 8013ef0:	2000368c 	.word	0x2000368c
 8013ef4:	20003b68 	.word	0x20003b68
 8013ef8:	20003690 	.word	0x20003690
 8013efc:	20000044 	.word	0x20000044

08013f00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013f00:	b580      	push	{r7, lr}
 8013f02:	b084      	sub	sp, #16
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	6078      	str	r0, [r7, #4]
 8013f08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d10b      	bne.n	8013f28 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f14:	f383 8811 	msr	BASEPRI, r3
 8013f18:	f3bf 8f6f 	isb	sy
 8013f1c:	f3bf 8f4f 	dsb	sy
 8013f20:	60fb      	str	r3, [r7, #12]
}
 8013f22:	bf00      	nop
 8013f24:	bf00      	nop
 8013f26:	e7fd      	b.n	8013f24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013f28:	4b07      	ldr	r3, [pc, #28]	@ (8013f48 <vTaskPlaceOnEventList+0x48>)
 8013f2a:	681b      	ldr	r3, [r3, #0]
 8013f2c:	3318      	adds	r3, #24
 8013f2e:	4619      	mov	r1, r3
 8013f30:	6878      	ldr	r0, [r7, #4]
 8013f32:	f7fe fdf0 	bl	8012b16 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013f36:	2101      	movs	r1, #1
 8013f38:	6838      	ldr	r0, [r7, #0]
 8013f3a:	f000 fb41 	bl	80145c0 <prvAddCurrentTaskToDelayedList>
}
 8013f3e:	bf00      	nop
 8013f40:	3710      	adds	r7, #16
 8013f42:	46bd      	mov	sp, r7
 8013f44:	bd80      	pop	{r7, pc}
 8013f46:	bf00      	nop
 8013f48:	2000368c 	.word	0x2000368c

08013f4c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	b086      	sub	sp, #24
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	60f8      	str	r0, [r7, #12]
 8013f54:	60b9      	str	r1, [r7, #8]
 8013f56:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8013f58:	68fb      	ldr	r3, [r7, #12]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d10b      	bne.n	8013f76 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8013f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f62:	f383 8811 	msr	BASEPRI, r3
 8013f66:	f3bf 8f6f 	isb	sy
 8013f6a:	f3bf 8f4f 	dsb	sy
 8013f6e:	617b      	str	r3, [r7, #20]
}
 8013f70:	bf00      	nop
 8013f72:	bf00      	nop
 8013f74:	e7fd      	b.n	8013f72 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8013f76:	4b12      	ldr	r3, [pc, #72]	@ (8013fc0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d10b      	bne.n	8013f96 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8013f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f82:	f383 8811 	msr	BASEPRI, r3
 8013f86:	f3bf 8f6f 	isb	sy
 8013f8a:	f3bf 8f4f 	dsb	sy
 8013f8e:	613b      	str	r3, [r7, #16]
}
 8013f90:	bf00      	nop
 8013f92:	bf00      	nop
 8013f94:	e7fd      	b.n	8013f92 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8013f96:	4b0b      	ldr	r3, [pc, #44]	@ (8013fc4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	68ba      	ldr	r2, [r7, #8]
 8013f9c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8013fa0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013fa2:	4b08      	ldr	r3, [pc, #32]	@ (8013fc4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	3318      	adds	r3, #24
 8013fa8:	4619      	mov	r1, r3
 8013faa:	68f8      	ldr	r0, [r7, #12]
 8013fac:	f7fe fd8f 	bl	8012ace <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013fb0:	2101      	movs	r1, #1
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f000 fb04 	bl	80145c0 <prvAddCurrentTaskToDelayedList>
}
 8013fb8:	bf00      	nop
 8013fba:	3718      	adds	r7, #24
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bd80      	pop	{r7, pc}
 8013fc0:	20003b88 	.word	0x20003b88
 8013fc4:	2000368c 	.word	0x2000368c

08013fc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b086      	sub	sp, #24
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	60f8      	str	r0, [r7, #12]
 8013fd0:	60b9      	str	r1, [r7, #8]
 8013fd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013fd4:	68fb      	ldr	r3, [r7, #12]
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d10b      	bne.n	8013ff2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8013fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fde:	f383 8811 	msr	BASEPRI, r3
 8013fe2:	f3bf 8f6f 	isb	sy
 8013fe6:	f3bf 8f4f 	dsb	sy
 8013fea:	617b      	str	r3, [r7, #20]
}
 8013fec:	bf00      	nop
 8013fee:	bf00      	nop
 8013ff0:	e7fd      	b.n	8013fee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013ff2:	4b0a      	ldr	r3, [pc, #40]	@ (801401c <vTaskPlaceOnEventListRestricted+0x54>)
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	3318      	adds	r3, #24
 8013ff8:	4619      	mov	r1, r3
 8013ffa:	68f8      	ldr	r0, [r7, #12]
 8013ffc:	f7fe fd67 	bl	8012ace <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	2b00      	cmp	r3, #0
 8014004:	d002      	beq.n	801400c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8014006:	f04f 33ff 	mov.w	r3, #4294967295
 801400a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801400c:	6879      	ldr	r1, [r7, #4]
 801400e:	68b8      	ldr	r0, [r7, #8]
 8014010:	f000 fad6 	bl	80145c0 <prvAddCurrentTaskToDelayedList>
	}
 8014014:	bf00      	nop
 8014016:	3718      	adds	r7, #24
 8014018:	46bd      	mov	sp, r7
 801401a:	bd80      	pop	{r7, pc}
 801401c:	2000368c 	.word	0x2000368c

08014020 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014020:	b580      	push	{r7, lr}
 8014022:	b086      	sub	sp, #24
 8014024:	af00      	add	r7, sp, #0
 8014026:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	68db      	ldr	r3, [r3, #12]
 801402c:	68db      	ldr	r3, [r3, #12]
 801402e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014030:	693b      	ldr	r3, [r7, #16]
 8014032:	2b00      	cmp	r3, #0
 8014034:	d10b      	bne.n	801404e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8014036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801403a:	f383 8811 	msr	BASEPRI, r3
 801403e:	f3bf 8f6f 	isb	sy
 8014042:	f3bf 8f4f 	dsb	sy
 8014046:	60fb      	str	r3, [r7, #12]
}
 8014048:	bf00      	nop
 801404a:	bf00      	nop
 801404c:	e7fd      	b.n	801404a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801404e:	693b      	ldr	r3, [r7, #16]
 8014050:	3318      	adds	r3, #24
 8014052:	4618      	mov	r0, r3
 8014054:	f7fe fd98 	bl	8012b88 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014058:	4b1d      	ldr	r3, [pc, #116]	@ (80140d0 <xTaskRemoveFromEventList+0xb0>)
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d11d      	bne.n	801409c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014060:	693b      	ldr	r3, [r7, #16]
 8014062:	3304      	adds	r3, #4
 8014064:	4618      	mov	r0, r3
 8014066:	f7fe fd8f 	bl	8012b88 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801406a:	693b      	ldr	r3, [r7, #16]
 801406c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801406e:	4b19      	ldr	r3, [pc, #100]	@ (80140d4 <xTaskRemoveFromEventList+0xb4>)
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	429a      	cmp	r2, r3
 8014074:	d903      	bls.n	801407e <xTaskRemoveFromEventList+0x5e>
 8014076:	693b      	ldr	r3, [r7, #16]
 8014078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801407a:	4a16      	ldr	r2, [pc, #88]	@ (80140d4 <xTaskRemoveFromEventList+0xb4>)
 801407c:	6013      	str	r3, [r2, #0]
 801407e:	693b      	ldr	r3, [r7, #16]
 8014080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014082:	4613      	mov	r3, r2
 8014084:	009b      	lsls	r3, r3, #2
 8014086:	4413      	add	r3, r2
 8014088:	009b      	lsls	r3, r3, #2
 801408a:	4a13      	ldr	r2, [pc, #76]	@ (80140d8 <xTaskRemoveFromEventList+0xb8>)
 801408c:	441a      	add	r2, r3
 801408e:	693b      	ldr	r3, [r7, #16]
 8014090:	3304      	adds	r3, #4
 8014092:	4619      	mov	r1, r3
 8014094:	4610      	mov	r0, r2
 8014096:	f7fe fd1a 	bl	8012ace <vListInsertEnd>
 801409a:	e005      	b.n	80140a8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801409c:	693b      	ldr	r3, [r7, #16]
 801409e:	3318      	adds	r3, #24
 80140a0:	4619      	mov	r1, r3
 80140a2:	480e      	ldr	r0, [pc, #56]	@ (80140dc <xTaskRemoveFromEventList+0xbc>)
 80140a4:	f7fe fd13 	bl	8012ace <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80140a8:	693b      	ldr	r3, [r7, #16]
 80140aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80140ac:	4b0c      	ldr	r3, [pc, #48]	@ (80140e0 <xTaskRemoveFromEventList+0xc0>)
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80140b2:	429a      	cmp	r2, r3
 80140b4:	d905      	bls.n	80140c2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80140b6:	2301      	movs	r3, #1
 80140b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80140ba:	4b0a      	ldr	r3, [pc, #40]	@ (80140e4 <xTaskRemoveFromEventList+0xc4>)
 80140bc:	2201      	movs	r2, #1
 80140be:	601a      	str	r2, [r3, #0]
 80140c0:	e001      	b.n	80140c6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80140c2:	2300      	movs	r3, #0
 80140c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80140c6:	697b      	ldr	r3, [r7, #20]
}
 80140c8:	4618      	mov	r0, r3
 80140ca:	3718      	adds	r7, #24
 80140cc:	46bd      	mov	sp, r7
 80140ce:	bd80      	pop	{r7, pc}
 80140d0:	20003b88 	.word	0x20003b88
 80140d4:	20003b68 	.word	0x20003b68
 80140d8:	20003690 	.word	0x20003690
 80140dc:	20003b20 	.word	0x20003b20
 80140e0:	2000368c 	.word	0x2000368c
 80140e4:	20003b74 	.word	0x20003b74

080140e8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80140e8:	b580      	push	{r7, lr}
 80140ea:	b086      	sub	sp, #24
 80140ec:	af00      	add	r7, sp, #0
 80140ee:	6078      	str	r0, [r7, #4]
 80140f0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80140f2:	4b2a      	ldr	r3, [pc, #168]	@ (801419c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80140f4:	681b      	ldr	r3, [r3, #0]
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d10b      	bne.n	8014112 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80140fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140fe:	f383 8811 	msr	BASEPRI, r3
 8014102:	f3bf 8f6f 	isb	sy
 8014106:	f3bf 8f4f 	dsb	sy
 801410a:	613b      	str	r3, [r7, #16]
}
 801410c:	bf00      	nop
 801410e:	bf00      	nop
 8014110:	e7fd      	b.n	801410e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014112:	683b      	ldr	r3, [r7, #0]
 8014114:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	68db      	ldr	r3, [r3, #12]
 8014120:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8014122:	697b      	ldr	r3, [r7, #20]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d10b      	bne.n	8014140 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8014128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801412c:	f383 8811 	msr	BASEPRI, r3
 8014130:	f3bf 8f6f 	isb	sy
 8014134:	f3bf 8f4f 	dsb	sy
 8014138:	60fb      	str	r3, [r7, #12]
}
 801413a:	bf00      	nop
 801413c:	bf00      	nop
 801413e:	e7fd      	b.n	801413c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8014140:	6878      	ldr	r0, [r7, #4]
 8014142:	f7fe fd21 	bl	8012b88 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014146:	697b      	ldr	r3, [r7, #20]
 8014148:	3304      	adds	r3, #4
 801414a:	4618      	mov	r0, r3
 801414c:	f7fe fd1c 	bl	8012b88 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8014150:	697b      	ldr	r3, [r7, #20]
 8014152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014154:	4b12      	ldr	r3, [pc, #72]	@ (80141a0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	429a      	cmp	r2, r3
 801415a:	d903      	bls.n	8014164 <vTaskRemoveFromUnorderedEventList+0x7c>
 801415c:	697b      	ldr	r3, [r7, #20]
 801415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014160:	4a0f      	ldr	r2, [pc, #60]	@ (80141a0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014162:	6013      	str	r3, [r2, #0]
 8014164:	697b      	ldr	r3, [r7, #20]
 8014166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014168:	4613      	mov	r3, r2
 801416a:	009b      	lsls	r3, r3, #2
 801416c:	4413      	add	r3, r2
 801416e:	009b      	lsls	r3, r3, #2
 8014170:	4a0c      	ldr	r2, [pc, #48]	@ (80141a4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8014172:	441a      	add	r2, r3
 8014174:	697b      	ldr	r3, [r7, #20]
 8014176:	3304      	adds	r3, #4
 8014178:	4619      	mov	r1, r3
 801417a:	4610      	mov	r0, r2
 801417c:	f7fe fca7 	bl	8012ace <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014180:	697b      	ldr	r3, [r7, #20]
 8014182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014184:	4b08      	ldr	r3, [pc, #32]	@ (80141a8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8014186:	681b      	ldr	r3, [r3, #0]
 8014188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801418a:	429a      	cmp	r2, r3
 801418c:	d902      	bls.n	8014194 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 801418e:	4b07      	ldr	r3, [pc, #28]	@ (80141ac <vTaskRemoveFromUnorderedEventList+0xc4>)
 8014190:	2201      	movs	r2, #1
 8014192:	601a      	str	r2, [r3, #0]
	}
}
 8014194:	bf00      	nop
 8014196:	3718      	adds	r7, #24
 8014198:	46bd      	mov	sp, r7
 801419a:	bd80      	pop	{r7, pc}
 801419c:	20003b88 	.word	0x20003b88
 80141a0:	20003b68 	.word	0x20003b68
 80141a4:	20003690 	.word	0x20003690
 80141a8:	2000368c 	.word	0x2000368c
 80141ac:	20003b74 	.word	0x20003b74

080141b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80141b0:	b480      	push	{r7}
 80141b2:	b083      	sub	sp, #12
 80141b4:	af00      	add	r7, sp, #0
 80141b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80141b8:	4b06      	ldr	r3, [pc, #24]	@ (80141d4 <vTaskInternalSetTimeOutState+0x24>)
 80141ba:	681a      	ldr	r2, [r3, #0]
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80141c0:	4b05      	ldr	r3, [pc, #20]	@ (80141d8 <vTaskInternalSetTimeOutState+0x28>)
 80141c2:	681a      	ldr	r2, [r3, #0]
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	605a      	str	r2, [r3, #4]
}
 80141c8:	bf00      	nop
 80141ca:	370c      	adds	r7, #12
 80141cc:	46bd      	mov	sp, r7
 80141ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d2:	4770      	bx	lr
 80141d4:	20003b78 	.word	0x20003b78
 80141d8:	20003b64 	.word	0x20003b64

080141dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80141dc:	b580      	push	{r7, lr}
 80141de:	b088      	sub	sp, #32
 80141e0:	af00      	add	r7, sp, #0
 80141e2:	6078      	str	r0, [r7, #4]
 80141e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d10b      	bne.n	8014204 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80141ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141f0:	f383 8811 	msr	BASEPRI, r3
 80141f4:	f3bf 8f6f 	isb	sy
 80141f8:	f3bf 8f4f 	dsb	sy
 80141fc:	613b      	str	r3, [r7, #16]
}
 80141fe:	bf00      	nop
 8014200:	bf00      	nop
 8014202:	e7fd      	b.n	8014200 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014204:	683b      	ldr	r3, [r7, #0]
 8014206:	2b00      	cmp	r3, #0
 8014208:	d10b      	bne.n	8014222 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801420a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801420e:	f383 8811 	msr	BASEPRI, r3
 8014212:	f3bf 8f6f 	isb	sy
 8014216:	f3bf 8f4f 	dsb	sy
 801421a:	60fb      	str	r3, [r7, #12]
}
 801421c:	bf00      	nop
 801421e:	bf00      	nop
 8014220:	e7fd      	b.n	801421e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8014222:	f000 fec9 	bl	8014fb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014226:	4b1d      	ldr	r3, [pc, #116]	@ (801429c <xTaskCheckForTimeOut+0xc0>)
 8014228:	681b      	ldr	r3, [r3, #0]
 801422a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	685b      	ldr	r3, [r3, #4]
 8014230:	69ba      	ldr	r2, [r7, #24]
 8014232:	1ad3      	subs	r3, r2, r3
 8014234:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014236:	683b      	ldr	r3, [r7, #0]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801423e:	d102      	bne.n	8014246 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014240:	2300      	movs	r3, #0
 8014242:	61fb      	str	r3, [r7, #28]
 8014244:	e023      	b.n	801428e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	681a      	ldr	r2, [r3, #0]
 801424a:	4b15      	ldr	r3, [pc, #84]	@ (80142a0 <xTaskCheckForTimeOut+0xc4>)
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	429a      	cmp	r2, r3
 8014250:	d007      	beq.n	8014262 <xTaskCheckForTimeOut+0x86>
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	685b      	ldr	r3, [r3, #4]
 8014256:	69ba      	ldr	r2, [r7, #24]
 8014258:	429a      	cmp	r2, r3
 801425a:	d302      	bcc.n	8014262 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801425c:	2301      	movs	r3, #1
 801425e:	61fb      	str	r3, [r7, #28]
 8014260:	e015      	b.n	801428e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014262:	683b      	ldr	r3, [r7, #0]
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	697a      	ldr	r2, [r7, #20]
 8014268:	429a      	cmp	r2, r3
 801426a:	d20b      	bcs.n	8014284 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801426c:	683b      	ldr	r3, [r7, #0]
 801426e:	681a      	ldr	r2, [r3, #0]
 8014270:	697b      	ldr	r3, [r7, #20]
 8014272:	1ad2      	subs	r2, r2, r3
 8014274:	683b      	ldr	r3, [r7, #0]
 8014276:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014278:	6878      	ldr	r0, [r7, #4]
 801427a:	f7ff ff99 	bl	80141b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801427e:	2300      	movs	r3, #0
 8014280:	61fb      	str	r3, [r7, #28]
 8014282:	e004      	b.n	801428e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014284:	683b      	ldr	r3, [r7, #0]
 8014286:	2200      	movs	r2, #0
 8014288:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801428a:	2301      	movs	r3, #1
 801428c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801428e:	f000 fec5 	bl	801501c <vPortExitCritical>

	return xReturn;
 8014292:	69fb      	ldr	r3, [r7, #28]
}
 8014294:	4618      	mov	r0, r3
 8014296:	3720      	adds	r7, #32
 8014298:	46bd      	mov	sp, r7
 801429a:	bd80      	pop	{r7, pc}
 801429c:	20003b64 	.word	0x20003b64
 80142a0:	20003b78 	.word	0x20003b78

080142a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80142a4:	b480      	push	{r7}
 80142a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80142a8:	4b03      	ldr	r3, [pc, #12]	@ (80142b8 <vTaskMissedYield+0x14>)
 80142aa:	2201      	movs	r2, #1
 80142ac:	601a      	str	r2, [r3, #0]
}
 80142ae:	bf00      	nop
 80142b0:	46bd      	mov	sp, r7
 80142b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142b6:	4770      	bx	lr
 80142b8:	20003b74 	.word	0x20003b74

080142bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80142bc:	b580      	push	{r7, lr}
 80142be:	b082      	sub	sp, #8
 80142c0:	af00      	add	r7, sp, #0
 80142c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80142c4:	f000 f852 	bl	801436c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80142c8:	4b06      	ldr	r3, [pc, #24]	@ (80142e4 <prvIdleTask+0x28>)
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	2b01      	cmp	r3, #1
 80142ce:	d9f9      	bls.n	80142c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80142d0:	4b05      	ldr	r3, [pc, #20]	@ (80142e8 <prvIdleTask+0x2c>)
 80142d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80142d6:	601a      	str	r2, [r3, #0]
 80142d8:	f3bf 8f4f 	dsb	sy
 80142dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80142e0:	e7f0      	b.n	80142c4 <prvIdleTask+0x8>
 80142e2:	bf00      	nop
 80142e4:	20003690 	.word	0x20003690
 80142e8:	e000ed04 	.word	0xe000ed04

080142ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b082      	sub	sp, #8
 80142f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80142f2:	2300      	movs	r3, #0
 80142f4:	607b      	str	r3, [r7, #4]
 80142f6:	e00c      	b.n	8014312 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80142f8:	687a      	ldr	r2, [r7, #4]
 80142fa:	4613      	mov	r3, r2
 80142fc:	009b      	lsls	r3, r3, #2
 80142fe:	4413      	add	r3, r2
 8014300:	009b      	lsls	r3, r3, #2
 8014302:	4a12      	ldr	r2, [pc, #72]	@ (801434c <prvInitialiseTaskLists+0x60>)
 8014304:	4413      	add	r3, r2
 8014306:	4618      	mov	r0, r3
 8014308:	f7fe fbb4 	bl	8012a74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	3301      	adds	r3, #1
 8014310:	607b      	str	r3, [r7, #4]
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	2b37      	cmp	r3, #55	@ 0x37
 8014316:	d9ef      	bls.n	80142f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014318:	480d      	ldr	r0, [pc, #52]	@ (8014350 <prvInitialiseTaskLists+0x64>)
 801431a:	f7fe fbab 	bl	8012a74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801431e:	480d      	ldr	r0, [pc, #52]	@ (8014354 <prvInitialiseTaskLists+0x68>)
 8014320:	f7fe fba8 	bl	8012a74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014324:	480c      	ldr	r0, [pc, #48]	@ (8014358 <prvInitialiseTaskLists+0x6c>)
 8014326:	f7fe fba5 	bl	8012a74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801432a:	480c      	ldr	r0, [pc, #48]	@ (801435c <prvInitialiseTaskLists+0x70>)
 801432c:	f7fe fba2 	bl	8012a74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014330:	480b      	ldr	r0, [pc, #44]	@ (8014360 <prvInitialiseTaskLists+0x74>)
 8014332:	f7fe fb9f 	bl	8012a74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014336:	4b0b      	ldr	r3, [pc, #44]	@ (8014364 <prvInitialiseTaskLists+0x78>)
 8014338:	4a05      	ldr	r2, [pc, #20]	@ (8014350 <prvInitialiseTaskLists+0x64>)
 801433a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801433c:	4b0a      	ldr	r3, [pc, #40]	@ (8014368 <prvInitialiseTaskLists+0x7c>)
 801433e:	4a05      	ldr	r2, [pc, #20]	@ (8014354 <prvInitialiseTaskLists+0x68>)
 8014340:	601a      	str	r2, [r3, #0]
}
 8014342:	bf00      	nop
 8014344:	3708      	adds	r7, #8
 8014346:	46bd      	mov	sp, r7
 8014348:	bd80      	pop	{r7, pc}
 801434a:	bf00      	nop
 801434c:	20003690 	.word	0x20003690
 8014350:	20003af0 	.word	0x20003af0
 8014354:	20003b04 	.word	0x20003b04
 8014358:	20003b20 	.word	0x20003b20
 801435c:	20003b34 	.word	0x20003b34
 8014360:	20003b4c 	.word	0x20003b4c
 8014364:	20003b18 	.word	0x20003b18
 8014368:	20003b1c 	.word	0x20003b1c

0801436c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801436c:	b580      	push	{r7, lr}
 801436e:	b082      	sub	sp, #8
 8014370:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014372:	e019      	b.n	80143a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014374:	f000 fe20 	bl	8014fb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014378:	4b10      	ldr	r3, [pc, #64]	@ (80143bc <prvCheckTasksWaitingTermination+0x50>)
 801437a:	68db      	ldr	r3, [r3, #12]
 801437c:	68db      	ldr	r3, [r3, #12]
 801437e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	3304      	adds	r3, #4
 8014384:	4618      	mov	r0, r3
 8014386:	f7fe fbff 	bl	8012b88 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801438a:	4b0d      	ldr	r3, [pc, #52]	@ (80143c0 <prvCheckTasksWaitingTermination+0x54>)
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	3b01      	subs	r3, #1
 8014390:	4a0b      	ldr	r2, [pc, #44]	@ (80143c0 <prvCheckTasksWaitingTermination+0x54>)
 8014392:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014394:	4b0b      	ldr	r3, [pc, #44]	@ (80143c4 <prvCheckTasksWaitingTermination+0x58>)
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	3b01      	subs	r3, #1
 801439a:	4a0a      	ldr	r2, [pc, #40]	@ (80143c4 <prvCheckTasksWaitingTermination+0x58>)
 801439c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801439e:	f000 fe3d 	bl	801501c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80143a2:	6878      	ldr	r0, [r7, #4]
 80143a4:	f000 f810 	bl	80143c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80143a8:	4b06      	ldr	r3, [pc, #24]	@ (80143c4 <prvCheckTasksWaitingTermination+0x58>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d1e1      	bne.n	8014374 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80143b0:	bf00      	nop
 80143b2:	bf00      	nop
 80143b4:	3708      	adds	r7, #8
 80143b6:	46bd      	mov	sp, r7
 80143b8:	bd80      	pop	{r7, pc}
 80143ba:	bf00      	nop
 80143bc:	20003b34 	.word	0x20003b34
 80143c0:	20003b60 	.word	0x20003b60
 80143c4:	20003b48 	.word	0x20003b48

080143c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80143c8:	b580      	push	{r7, lr}
 80143ca:	b084      	sub	sp, #16
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	3354      	adds	r3, #84	@ 0x54
 80143d4:	4618      	mov	r0, r3
 80143d6:	f001 fe77 	bl	80160c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d108      	bne.n	80143f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80143e8:	4618      	mov	r0, r3
 80143ea:	f000 ffd5 	bl	8015398 <vPortFree>
				vPortFree( pxTCB );
 80143ee:	6878      	ldr	r0, [r7, #4]
 80143f0:	f000 ffd2 	bl	8015398 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80143f4:	e019      	b.n	801442a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80143fc:	2b01      	cmp	r3, #1
 80143fe:	d103      	bne.n	8014408 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8014400:	6878      	ldr	r0, [r7, #4]
 8014402:	f000 ffc9 	bl	8015398 <vPortFree>
	}
 8014406:	e010      	b.n	801442a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801440e:	2b02      	cmp	r3, #2
 8014410:	d00b      	beq.n	801442a <prvDeleteTCB+0x62>
	__asm volatile
 8014412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014416:	f383 8811 	msr	BASEPRI, r3
 801441a:	f3bf 8f6f 	isb	sy
 801441e:	f3bf 8f4f 	dsb	sy
 8014422:	60fb      	str	r3, [r7, #12]
}
 8014424:	bf00      	nop
 8014426:	bf00      	nop
 8014428:	e7fd      	b.n	8014426 <prvDeleteTCB+0x5e>
	}
 801442a:	bf00      	nop
 801442c:	3710      	adds	r7, #16
 801442e:	46bd      	mov	sp, r7
 8014430:	bd80      	pop	{r7, pc}
	...

08014434 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014434:	b480      	push	{r7}
 8014436:	b083      	sub	sp, #12
 8014438:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801443a:	4b0c      	ldr	r3, [pc, #48]	@ (801446c <prvResetNextTaskUnblockTime+0x38>)
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	2b00      	cmp	r3, #0
 8014442:	d104      	bne.n	801444e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014444:	4b0a      	ldr	r3, [pc, #40]	@ (8014470 <prvResetNextTaskUnblockTime+0x3c>)
 8014446:	f04f 32ff 	mov.w	r2, #4294967295
 801444a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801444c:	e008      	b.n	8014460 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801444e:	4b07      	ldr	r3, [pc, #28]	@ (801446c <prvResetNextTaskUnblockTime+0x38>)
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	68db      	ldr	r3, [r3, #12]
 8014454:	68db      	ldr	r3, [r3, #12]
 8014456:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	685b      	ldr	r3, [r3, #4]
 801445c:	4a04      	ldr	r2, [pc, #16]	@ (8014470 <prvResetNextTaskUnblockTime+0x3c>)
 801445e:	6013      	str	r3, [r2, #0]
}
 8014460:	bf00      	nop
 8014462:	370c      	adds	r7, #12
 8014464:	46bd      	mov	sp, r7
 8014466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801446a:	4770      	bx	lr
 801446c:	20003b18 	.word	0x20003b18
 8014470:	20003b80 	.word	0x20003b80

08014474 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014474:	b480      	push	{r7}
 8014476:	b083      	sub	sp, #12
 8014478:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801447a:	4b0b      	ldr	r3, [pc, #44]	@ (80144a8 <xTaskGetSchedulerState+0x34>)
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	2b00      	cmp	r3, #0
 8014480:	d102      	bne.n	8014488 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014482:	2301      	movs	r3, #1
 8014484:	607b      	str	r3, [r7, #4]
 8014486:	e008      	b.n	801449a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014488:	4b08      	ldr	r3, [pc, #32]	@ (80144ac <xTaskGetSchedulerState+0x38>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d102      	bne.n	8014496 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014490:	2302      	movs	r3, #2
 8014492:	607b      	str	r3, [r7, #4]
 8014494:	e001      	b.n	801449a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014496:	2300      	movs	r3, #0
 8014498:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801449a:	687b      	ldr	r3, [r7, #4]
	}
 801449c:	4618      	mov	r0, r3
 801449e:	370c      	adds	r7, #12
 80144a0:	46bd      	mov	sp, r7
 80144a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a6:	4770      	bx	lr
 80144a8:	20003b6c 	.word	0x20003b6c
 80144ac:	20003b88 	.word	0x20003b88

080144b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80144b0:	b580      	push	{r7, lr}
 80144b2:	b086      	sub	sp, #24
 80144b4:	af00      	add	r7, sp, #0
 80144b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80144bc:	2300      	movs	r3, #0
 80144be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d058      	beq.n	8014578 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80144c6:	4b2f      	ldr	r3, [pc, #188]	@ (8014584 <xTaskPriorityDisinherit+0xd4>)
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	693a      	ldr	r2, [r7, #16]
 80144cc:	429a      	cmp	r2, r3
 80144ce:	d00b      	beq.n	80144e8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80144d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144d4:	f383 8811 	msr	BASEPRI, r3
 80144d8:	f3bf 8f6f 	isb	sy
 80144dc:	f3bf 8f4f 	dsb	sy
 80144e0:	60fb      	str	r3, [r7, #12]
}
 80144e2:	bf00      	nop
 80144e4:	bf00      	nop
 80144e6:	e7fd      	b.n	80144e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80144e8:	693b      	ldr	r3, [r7, #16]
 80144ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d10b      	bne.n	8014508 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80144f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144f4:	f383 8811 	msr	BASEPRI, r3
 80144f8:	f3bf 8f6f 	isb	sy
 80144fc:	f3bf 8f4f 	dsb	sy
 8014500:	60bb      	str	r3, [r7, #8]
}
 8014502:	bf00      	nop
 8014504:	bf00      	nop
 8014506:	e7fd      	b.n	8014504 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8014508:	693b      	ldr	r3, [r7, #16]
 801450a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801450c:	1e5a      	subs	r2, r3, #1
 801450e:	693b      	ldr	r3, [r7, #16]
 8014510:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014512:	693b      	ldr	r3, [r7, #16]
 8014514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014516:	693b      	ldr	r3, [r7, #16]
 8014518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801451a:	429a      	cmp	r2, r3
 801451c:	d02c      	beq.n	8014578 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801451e:	693b      	ldr	r3, [r7, #16]
 8014520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014522:	2b00      	cmp	r3, #0
 8014524:	d128      	bne.n	8014578 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014526:	693b      	ldr	r3, [r7, #16]
 8014528:	3304      	adds	r3, #4
 801452a:	4618      	mov	r0, r3
 801452c:	f7fe fb2c 	bl	8012b88 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014530:	693b      	ldr	r3, [r7, #16]
 8014532:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014534:	693b      	ldr	r3, [r7, #16]
 8014536:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014538:	693b      	ldr	r3, [r7, #16]
 801453a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801453c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014540:	693b      	ldr	r3, [r7, #16]
 8014542:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014544:	693b      	ldr	r3, [r7, #16]
 8014546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014548:	4b0f      	ldr	r3, [pc, #60]	@ (8014588 <xTaskPriorityDisinherit+0xd8>)
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	429a      	cmp	r2, r3
 801454e:	d903      	bls.n	8014558 <xTaskPriorityDisinherit+0xa8>
 8014550:	693b      	ldr	r3, [r7, #16]
 8014552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014554:	4a0c      	ldr	r2, [pc, #48]	@ (8014588 <xTaskPriorityDisinherit+0xd8>)
 8014556:	6013      	str	r3, [r2, #0]
 8014558:	693b      	ldr	r3, [r7, #16]
 801455a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801455c:	4613      	mov	r3, r2
 801455e:	009b      	lsls	r3, r3, #2
 8014560:	4413      	add	r3, r2
 8014562:	009b      	lsls	r3, r3, #2
 8014564:	4a09      	ldr	r2, [pc, #36]	@ (801458c <xTaskPriorityDisinherit+0xdc>)
 8014566:	441a      	add	r2, r3
 8014568:	693b      	ldr	r3, [r7, #16]
 801456a:	3304      	adds	r3, #4
 801456c:	4619      	mov	r1, r3
 801456e:	4610      	mov	r0, r2
 8014570:	f7fe faad 	bl	8012ace <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014574:	2301      	movs	r3, #1
 8014576:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014578:	697b      	ldr	r3, [r7, #20]
	}
 801457a:	4618      	mov	r0, r3
 801457c:	3718      	adds	r7, #24
 801457e:	46bd      	mov	sp, r7
 8014580:	bd80      	pop	{r7, pc}
 8014582:	bf00      	nop
 8014584:	2000368c 	.word	0x2000368c
 8014588:	20003b68 	.word	0x20003b68
 801458c:	20003690 	.word	0x20003690

08014590 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8014590:	b480      	push	{r7}
 8014592:	b083      	sub	sp, #12
 8014594:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8014596:	4b09      	ldr	r3, [pc, #36]	@ (80145bc <uxTaskResetEventItemValue+0x2c>)
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	699b      	ldr	r3, [r3, #24]
 801459c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801459e:	4b07      	ldr	r3, [pc, #28]	@ (80145bc <uxTaskResetEventItemValue+0x2c>)
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80145a4:	4b05      	ldr	r3, [pc, #20]	@ (80145bc <uxTaskResetEventItemValue+0x2c>)
 80145a6:	681b      	ldr	r3, [r3, #0]
 80145a8:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 80145ac:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80145ae:	687b      	ldr	r3, [r7, #4]
}
 80145b0:	4618      	mov	r0, r3
 80145b2:	370c      	adds	r7, #12
 80145b4:	46bd      	mov	sp, r7
 80145b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ba:	4770      	bx	lr
 80145bc:	2000368c 	.word	0x2000368c

080145c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80145c0:	b580      	push	{r7, lr}
 80145c2:	b084      	sub	sp, #16
 80145c4:	af00      	add	r7, sp, #0
 80145c6:	6078      	str	r0, [r7, #4]
 80145c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80145ca:	4b21      	ldr	r3, [pc, #132]	@ (8014650 <prvAddCurrentTaskToDelayedList+0x90>)
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80145d0:	4b20      	ldr	r3, [pc, #128]	@ (8014654 <prvAddCurrentTaskToDelayedList+0x94>)
 80145d2:	681b      	ldr	r3, [r3, #0]
 80145d4:	3304      	adds	r3, #4
 80145d6:	4618      	mov	r0, r3
 80145d8:	f7fe fad6 	bl	8012b88 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145e2:	d10a      	bne.n	80145fa <prvAddCurrentTaskToDelayedList+0x3a>
 80145e4:	683b      	ldr	r3, [r7, #0]
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	d007      	beq.n	80145fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80145ea:	4b1a      	ldr	r3, [pc, #104]	@ (8014654 <prvAddCurrentTaskToDelayedList+0x94>)
 80145ec:	681b      	ldr	r3, [r3, #0]
 80145ee:	3304      	adds	r3, #4
 80145f0:	4619      	mov	r1, r3
 80145f2:	4819      	ldr	r0, [pc, #100]	@ (8014658 <prvAddCurrentTaskToDelayedList+0x98>)
 80145f4:	f7fe fa6b 	bl	8012ace <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80145f8:	e026      	b.n	8014648 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80145fa:	68fa      	ldr	r2, [r7, #12]
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	4413      	add	r3, r2
 8014600:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014602:	4b14      	ldr	r3, [pc, #80]	@ (8014654 <prvAddCurrentTaskToDelayedList+0x94>)
 8014604:	681b      	ldr	r3, [r3, #0]
 8014606:	68ba      	ldr	r2, [r7, #8]
 8014608:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801460a:	68ba      	ldr	r2, [r7, #8]
 801460c:	68fb      	ldr	r3, [r7, #12]
 801460e:	429a      	cmp	r2, r3
 8014610:	d209      	bcs.n	8014626 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014612:	4b12      	ldr	r3, [pc, #72]	@ (801465c <prvAddCurrentTaskToDelayedList+0x9c>)
 8014614:	681a      	ldr	r2, [r3, #0]
 8014616:	4b0f      	ldr	r3, [pc, #60]	@ (8014654 <prvAddCurrentTaskToDelayedList+0x94>)
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	3304      	adds	r3, #4
 801461c:	4619      	mov	r1, r3
 801461e:	4610      	mov	r0, r2
 8014620:	f7fe fa79 	bl	8012b16 <vListInsert>
}
 8014624:	e010      	b.n	8014648 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014626:	4b0e      	ldr	r3, [pc, #56]	@ (8014660 <prvAddCurrentTaskToDelayedList+0xa0>)
 8014628:	681a      	ldr	r2, [r3, #0]
 801462a:	4b0a      	ldr	r3, [pc, #40]	@ (8014654 <prvAddCurrentTaskToDelayedList+0x94>)
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	3304      	adds	r3, #4
 8014630:	4619      	mov	r1, r3
 8014632:	4610      	mov	r0, r2
 8014634:	f7fe fa6f 	bl	8012b16 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014638:	4b0a      	ldr	r3, [pc, #40]	@ (8014664 <prvAddCurrentTaskToDelayedList+0xa4>)
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	68ba      	ldr	r2, [r7, #8]
 801463e:	429a      	cmp	r2, r3
 8014640:	d202      	bcs.n	8014648 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014642:	4a08      	ldr	r2, [pc, #32]	@ (8014664 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014644:	68bb      	ldr	r3, [r7, #8]
 8014646:	6013      	str	r3, [r2, #0]
}
 8014648:	bf00      	nop
 801464a:	3710      	adds	r7, #16
 801464c:	46bd      	mov	sp, r7
 801464e:	bd80      	pop	{r7, pc}
 8014650:	20003b64 	.word	0x20003b64
 8014654:	2000368c 	.word	0x2000368c
 8014658:	20003b4c 	.word	0x20003b4c
 801465c:	20003b1c 	.word	0x20003b1c
 8014660:	20003b18 	.word	0x20003b18
 8014664:	20003b80 	.word	0x20003b80

08014668 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014668:	b580      	push	{r7, lr}
 801466a:	b08a      	sub	sp, #40	@ 0x28
 801466c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801466e:	2300      	movs	r3, #0
 8014670:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8014672:	f000 fb13 	bl	8014c9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8014676:	4b1d      	ldr	r3, [pc, #116]	@ (80146ec <xTimerCreateTimerTask+0x84>)
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	2b00      	cmp	r3, #0
 801467c:	d021      	beq.n	80146c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801467e:	2300      	movs	r3, #0
 8014680:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8014682:	2300      	movs	r3, #0
 8014684:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8014686:	1d3a      	adds	r2, r7, #4
 8014688:	f107 0108 	add.w	r1, r7, #8
 801468c:	f107 030c 	add.w	r3, r7, #12
 8014690:	4618      	mov	r0, r3
 8014692:	f7fd ffdf 	bl	8012654 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8014696:	6879      	ldr	r1, [r7, #4]
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	68fa      	ldr	r2, [r7, #12]
 801469c:	9202      	str	r2, [sp, #8]
 801469e:	9301      	str	r3, [sp, #4]
 80146a0:	2302      	movs	r3, #2
 80146a2:	9300      	str	r3, [sp, #0]
 80146a4:	2300      	movs	r3, #0
 80146a6:	460a      	mov	r2, r1
 80146a8:	4911      	ldr	r1, [pc, #68]	@ (80146f0 <xTimerCreateTimerTask+0x88>)
 80146aa:	4812      	ldr	r0, [pc, #72]	@ (80146f4 <xTimerCreateTimerTask+0x8c>)
 80146ac:	f7fe ff90 	bl	80135d0 <xTaskCreateStatic>
 80146b0:	4603      	mov	r3, r0
 80146b2:	4a11      	ldr	r2, [pc, #68]	@ (80146f8 <xTimerCreateTimerTask+0x90>)
 80146b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80146b6:	4b10      	ldr	r3, [pc, #64]	@ (80146f8 <xTimerCreateTimerTask+0x90>)
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d001      	beq.n	80146c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80146be:	2301      	movs	r3, #1
 80146c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80146c2:	697b      	ldr	r3, [r7, #20]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d10b      	bne.n	80146e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80146c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146cc:	f383 8811 	msr	BASEPRI, r3
 80146d0:	f3bf 8f6f 	isb	sy
 80146d4:	f3bf 8f4f 	dsb	sy
 80146d8:	613b      	str	r3, [r7, #16]
}
 80146da:	bf00      	nop
 80146dc:	bf00      	nop
 80146de:	e7fd      	b.n	80146dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80146e0:	697b      	ldr	r3, [r7, #20]
}
 80146e2:	4618      	mov	r0, r3
 80146e4:	3718      	adds	r7, #24
 80146e6:	46bd      	mov	sp, r7
 80146e8:	bd80      	pop	{r7, pc}
 80146ea:	bf00      	nop
 80146ec:	20003bbc 	.word	0x20003bbc
 80146f0:	08018134 	.word	0x08018134
 80146f4:	08014835 	.word	0x08014835
 80146f8:	20003bc0 	.word	0x20003bc0

080146fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b08a      	sub	sp, #40	@ 0x28
 8014700:	af00      	add	r7, sp, #0
 8014702:	60f8      	str	r0, [r7, #12]
 8014704:	60b9      	str	r1, [r7, #8]
 8014706:	607a      	str	r2, [r7, #4]
 8014708:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801470a:	2300      	movs	r3, #0
 801470c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	2b00      	cmp	r3, #0
 8014712:	d10b      	bne.n	801472c <xTimerGenericCommand+0x30>
	__asm volatile
 8014714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014718:	f383 8811 	msr	BASEPRI, r3
 801471c:	f3bf 8f6f 	isb	sy
 8014720:	f3bf 8f4f 	dsb	sy
 8014724:	623b      	str	r3, [r7, #32]
}
 8014726:	bf00      	nop
 8014728:	bf00      	nop
 801472a:	e7fd      	b.n	8014728 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801472c:	4b19      	ldr	r3, [pc, #100]	@ (8014794 <xTimerGenericCommand+0x98>)
 801472e:	681b      	ldr	r3, [r3, #0]
 8014730:	2b00      	cmp	r3, #0
 8014732:	d02a      	beq.n	801478a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014734:	68bb      	ldr	r3, [r7, #8]
 8014736:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014740:	68bb      	ldr	r3, [r7, #8]
 8014742:	2b05      	cmp	r3, #5
 8014744:	dc18      	bgt.n	8014778 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014746:	f7ff fe95 	bl	8014474 <xTaskGetSchedulerState>
 801474a:	4603      	mov	r3, r0
 801474c:	2b02      	cmp	r3, #2
 801474e:	d109      	bne.n	8014764 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014750:	4b10      	ldr	r3, [pc, #64]	@ (8014794 <xTimerGenericCommand+0x98>)
 8014752:	6818      	ldr	r0, [r3, #0]
 8014754:	f107 0110 	add.w	r1, r7, #16
 8014758:	2300      	movs	r3, #0
 801475a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801475c:	f7fe fb48 	bl	8012df0 <xQueueGenericSend>
 8014760:	6278      	str	r0, [r7, #36]	@ 0x24
 8014762:	e012      	b.n	801478a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014764:	4b0b      	ldr	r3, [pc, #44]	@ (8014794 <xTimerGenericCommand+0x98>)
 8014766:	6818      	ldr	r0, [r3, #0]
 8014768:	f107 0110 	add.w	r1, r7, #16
 801476c:	2300      	movs	r3, #0
 801476e:	2200      	movs	r2, #0
 8014770:	f7fe fb3e 	bl	8012df0 <xQueueGenericSend>
 8014774:	6278      	str	r0, [r7, #36]	@ 0x24
 8014776:	e008      	b.n	801478a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014778:	4b06      	ldr	r3, [pc, #24]	@ (8014794 <xTimerGenericCommand+0x98>)
 801477a:	6818      	ldr	r0, [r3, #0]
 801477c:	f107 0110 	add.w	r1, r7, #16
 8014780:	2300      	movs	r3, #0
 8014782:	683a      	ldr	r2, [r7, #0]
 8014784:	f7fe fc36 	bl	8012ff4 <xQueueGenericSendFromISR>
 8014788:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801478c:	4618      	mov	r0, r3
 801478e:	3728      	adds	r7, #40	@ 0x28
 8014790:	46bd      	mov	sp, r7
 8014792:	bd80      	pop	{r7, pc}
 8014794:	20003bbc 	.word	0x20003bbc

08014798 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014798:	b580      	push	{r7, lr}
 801479a:	b088      	sub	sp, #32
 801479c:	af02      	add	r7, sp, #8
 801479e:	6078      	str	r0, [r7, #4]
 80147a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80147a2:	4b23      	ldr	r3, [pc, #140]	@ (8014830 <prvProcessExpiredTimer+0x98>)
 80147a4:	681b      	ldr	r3, [r3, #0]
 80147a6:	68db      	ldr	r3, [r3, #12]
 80147a8:	68db      	ldr	r3, [r3, #12]
 80147aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80147ac:	697b      	ldr	r3, [r7, #20]
 80147ae:	3304      	adds	r3, #4
 80147b0:	4618      	mov	r0, r3
 80147b2:	f7fe f9e9 	bl	8012b88 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80147b6:	697b      	ldr	r3, [r7, #20]
 80147b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80147bc:	f003 0304 	and.w	r3, r3, #4
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d023      	beq.n	801480c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80147c4:	697b      	ldr	r3, [r7, #20]
 80147c6:	699a      	ldr	r2, [r3, #24]
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	18d1      	adds	r1, r2, r3
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	683a      	ldr	r2, [r7, #0]
 80147d0:	6978      	ldr	r0, [r7, #20]
 80147d2:	f000 f8d5 	bl	8014980 <prvInsertTimerInActiveList>
 80147d6:	4603      	mov	r3, r0
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d020      	beq.n	801481e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80147dc:	2300      	movs	r3, #0
 80147de:	9300      	str	r3, [sp, #0]
 80147e0:	2300      	movs	r3, #0
 80147e2:	687a      	ldr	r2, [r7, #4]
 80147e4:	2100      	movs	r1, #0
 80147e6:	6978      	ldr	r0, [r7, #20]
 80147e8:	f7ff ff88 	bl	80146fc <xTimerGenericCommand>
 80147ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80147ee:	693b      	ldr	r3, [r7, #16]
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d114      	bne.n	801481e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80147f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147f8:	f383 8811 	msr	BASEPRI, r3
 80147fc:	f3bf 8f6f 	isb	sy
 8014800:	f3bf 8f4f 	dsb	sy
 8014804:	60fb      	str	r3, [r7, #12]
}
 8014806:	bf00      	nop
 8014808:	bf00      	nop
 801480a:	e7fd      	b.n	8014808 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801480c:	697b      	ldr	r3, [r7, #20]
 801480e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014812:	f023 0301 	bic.w	r3, r3, #1
 8014816:	b2da      	uxtb	r2, r3
 8014818:	697b      	ldr	r3, [r7, #20]
 801481a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801481e:	697b      	ldr	r3, [r7, #20]
 8014820:	6a1b      	ldr	r3, [r3, #32]
 8014822:	6978      	ldr	r0, [r7, #20]
 8014824:	4798      	blx	r3
}
 8014826:	bf00      	nop
 8014828:	3718      	adds	r7, #24
 801482a:	46bd      	mov	sp, r7
 801482c:	bd80      	pop	{r7, pc}
 801482e:	bf00      	nop
 8014830:	20003bb4 	.word	0x20003bb4

08014834 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b084      	sub	sp, #16
 8014838:	af00      	add	r7, sp, #0
 801483a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801483c:	f107 0308 	add.w	r3, r7, #8
 8014840:	4618      	mov	r0, r3
 8014842:	f000 f859 	bl	80148f8 <prvGetNextExpireTime>
 8014846:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014848:	68bb      	ldr	r3, [r7, #8]
 801484a:	4619      	mov	r1, r3
 801484c:	68f8      	ldr	r0, [r7, #12]
 801484e:	f000 f805 	bl	801485c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014852:	f000 f8d7 	bl	8014a04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014856:	bf00      	nop
 8014858:	e7f0      	b.n	801483c <prvTimerTask+0x8>
	...

0801485c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801485c:	b580      	push	{r7, lr}
 801485e:	b084      	sub	sp, #16
 8014860:	af00      	add	r7, sp, #0
 8014862:	6078      	str	r0, [r7, #4]
 8014864:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8014866:	f7ff f961 	bl	8013b2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801486a:	f107 0308 	add.w	r3, r7, #8
 801486e:	4618      	mov	r0, r3
 8014870:	f000 f866 	bl	8014940 <prvSampleTimeNow>
 8014874:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8014876:	68bb      	ldr	r3, [r7, #8]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d130      	bne.n	80148de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801487c:	683b      	ldr	r3, [r7, #0]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d10a      	bne.n	8014898 <prvProcessTimerOrBlockTask+0x3c>
 8014882:	687a      	ldr	r2, [r7, #4]
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	429a      	cmp	r2, r3
 8014888:	d806      	bhi.n	8014898 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801488a:	f7ff f95d 	bl	8013b48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801488e:	68f9      	ldr	r1, [r7, #12]
 8014890:	6878      	ldr	r0, [r7, #4]
 8014892:	f7ff ff81 	bl	8014798 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8014896:	e024      	b.n	80148e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8014898:	683b      	ldr	r3, [r7, #0]
 801489a:	2b00      	cmp	r3, #0
 801489c:	d008      	beq.n	80148b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801489e:	4b13      	ldr	r3, [pc, #76]	@ (80148ec <prvProcessTimerOrBlockTask+0x90>)
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	681b      	ldr	r3, [r3, #0]
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d101      	bne.n	80148ac <prvProcessTimerOrBlockTask+0x50>
 80148a8:	2301      	movs	r3, #1
 80148aa:	e000      	b.n	80148ae <prvProcessTimerOrBlockTask+0x52>
 80148ac:	2300      	movs	r3, #0
 80148ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80148b0:	4b0f      	ldr	r3, [pc, #60]	@ (80148f0 <prvProcessTimerOrBlockTask+0x94>)
 80148b2:	6818      	ldr	r0, [r3, #0]
 80148b4:	687a      	ldr	r2, [r7, #4]
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	1ad3      	subs	r3, r2, r3
 80148ba:	683a      	ldr	r2, [r7, #0]
 80148bc:	4619      	mov	r1, r3
 80148be:	f7fe fe53 	bl	8013568 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80148c2:	f7ff f941 	bl	8013b48 <xTaskResumeAll>
 80148c6:	4603      	mov	r3, r0
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d10a      	bne.n	80148e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80148cc:	4b09      	ldr	r3, [pc, #36]	@ (80148f4 <prvProcessTimerOrBlockTask+0x98>)
 80148ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148d2:	601a      	str	r2, [r3, #0]
 80148d4:	f3bf 8f4f 	dsb	sy
 80148d8:	f3bf 8f6f 	isb	sy
}
 80148dc:	e001      	b.n	80148e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80148de:	f7ff f933 	bl	8013b48 <xTaskResumeAll>
}
 80148e2:	bf00      	nop
 80148e4:	3710      	adds	r7, #16
 80148e6:	46bd      	mov	sp, r7
 80148e8:	bd80      	pop	{r7, pc}
 80148ea:	bf00      	nop
 80148ec:	20003bb8 	.word	0x20003bb8
 80148f0:	20003bbc 	.word	0x20003bbc
 80148f4:	e000ed04 	.word	0xe000ed04

080148f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80148f8:	b480      	push	{r7}
 80148fa:	b085      	sub	sp, #20
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014900:	4b0e      	ldr	r3, [pc, #56]	@ (801493c <prvGetNextExpireTime+0x44>)
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d101      	bne.n	801490e <prvGetNextExpireTime+0x16>
 801490a:	2201      	movs	r2, #1
 801490c:	e000      	b.n	8014910 <prvGetNextExpireTime+0x18>
 801490e:	2200      	movs	r2, #0
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	2b00      	cmp	r3, #0
 801491a:	d105      	bne.n	8014928 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801491c:	4b07      	ldr	r3, [pc, #28]	@ (801493c <prvGetNextExpireTime+0x44>)
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	68db      	ldr	r3, [r3, #12]
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	60fb      	str	r3, [r7, #12]
 8014926:	e001      	b.n	801492c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014928:	2300      	movs	r3, #0
 801492a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801492c:	68fb      	ldr	r3, [r7, #12]
}
 801492e:	4618      	mov	r0, r3
 8014930:	3714      	adds	r7, #20
 8014932:	46bd      	mov	sp, r7
 8014934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014938:	4770      	bx	lr
 801493a:	bf00      	nop
 801493c:	20003bb4 	.word	0x20003bb4

08014940 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014940:	b580      	push	{r7, lr}
 8014942:	b084      	sub	sp, #16
 8014944:	af00      	add	r7, sp, #0
 8014946:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014948:	f7ff f99c 	bl	8013c84 <xTaskGetTickCount>
 801494c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801494e:	4b0b      	ldr	r3, [pc, #44]	@ (801497c <prvSampleTimeNow+0x3c>)
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	68fa      	ldr	r2, [r7, #12]
 8014954:	429a      	cmp	r2, r3
 8014956:	d205      	bcs.n	8014964 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014958:	f000 f93a 	bl	8014bd0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	2201      	movs	r2, #1
 8014960:	601a      	str	r2, [r3, #0]
 8014962:	e002      	b.n	801496a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	2200      	movs	r2, #0
 8014968:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801496a:	4a04      	ldr	r2, [pc, #16]	@ (801497c <prvSampleTimeNow+0x3c>)
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014970:	68fb      	ldr	r3, [r7, #12]
}
 8014972:	4618      	mov	r0, r3
 8014974:	3710      	adds	r7, #16
 8014976:	46bd      	mov	sp, r7
 8014978:	bd80      	pop	{r7, pc}
 801497a:	bf00      	nop
 801497c:	20003bc4 	.word	0x20003bc4

08014980 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014980:	b580      	push	{r7, lr}
 8014982:	b086      	sub	sp, #24
 8014984:	af00      	add	r7, sp, #0
 8014986:	60f8      	str	r0, [r7, #12]
 8014988:	60b9      	str	r1, [r7, #8]
 801498a:	607a      	str	r2, [r7, #4]
 801498c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801498e:	2300      	movs	r3, #0
 8014990:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014992:	68fb      	ldr	r3, [r7, #12]
 8014994:	68ba      	ldr	r2, [r7, #8]
 8014996:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	68fa      	ldr	r2, [r7, #12]
 801499c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801499e:	68ba      	ldr	r2, [r7, #8]
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	429a      	cmp	r2, r3
 80149a4:	d812      	bhi.n	80149cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80149a6:	687a      	ldr	r2, [r7, #4]
 80149a8:	683b      	ldr	r3, [r7, #0]
 80149aa:	1ad2      	subs	r2, r2, r3
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	699b      	ldr	r3, [r3, #24]
 80149b0:	429a      	cmp	r2, r3
 80149b2:	d302      	bcc.n	80149ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80149b4:	2301      	movs	r3, #1
 80149b6:	617b      	str	r3, [r7, #20]
 80149b8:	e01b      	b.n	80149f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80149ba:	4b10      	ldr	r3, [pc, #64]	@ (80149fc <prvInsertTimerInActiveList+0x7c>)
 80149bc:	681a      	ldr	r2, [r3, #0]
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	3304      	adds	r3, #4
 80149c2:	4619      	mov	r1, r3
 80149c4:	4610      	mov	r0, r2
 80149c6:	f7fe f8a6 	bl	8012b16 <vListInsert>
 80149ca:	e012      	b.n	80149f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80149cc:	687a      	ldr	r2, [r7, #4]
 80149ce:	683b      	ldr	r3, [r7, #0]
 80149d0:	429a      	cmp	r2, r3
 80149d2:	d206      	bcs.n	80149e2 <prvInsertTimerInActiveList+0x62>
 80149d4:	68ba      	ldr	r2, [r7, #8]
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	429a      	cmp	r2, r3
 80149da:	d302      	bcc.n	80149e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80149dc:	2301      	movs	r3, #1
 80149de:	617b      	str	r3, [r7, #20]
 80149e0:	e007      	b.n	80149f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80149e2:	4b07      	ldr	r3, [pc, #28]	@ (8014a00 <prvInsertTimerInActiveList+0x80>)
 80149e4:	681a      	ldr	r2, [r3, #0]
 80149e6:	68fb      	ldr	r3, [r7, #12]
 80149e8:	3304      	adds	r3, #4
 80149ea:	4619      	mov	r1, r3
 80149ec:	4610      	mov	r0, r2
 80149ee:	f7fe f892 	bl	8012b16 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80149f2:	697b      	ldr	r3, [r7, #20]
}
 80149f4:	4618      	mov	r0, r3
 80149f6:	3718      	adds	r7, #24
 80149f8:	46bd      	mov	sp, r7
 80149fa:	bd80      	pop	{r7, pc}
 80149fc:	20003bb8 	.word	0x20003bb8
 8014a00:	20003bb4 	.word	0x20003bb4

08014a04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014a04:	b580      	push	{r7, lr}
 8014a06:	b08e      	sub	sp, #56	@ 0x38
 8014a08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014a0a:	e0ce      	b.n	8014baa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	da19      	bge.n	8014a46 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014a12:	1d3b      	adds	r3, r7, #4
 8014a14:	3304      	adds	r3, #4
 8014a16:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d10b      	bne.n	8014a36 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8014a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a22:	f383 8811 	msr	BASEPRI, r3
 8014a26:	f3bf 8f6f 	isb	sy
 8014a2a:	f3bf 8f4f 	dsb	sy
 8014a2e:	61fb      	str	r3, [r7, #28]
}
 8014a30:	bf00      	nop
 8014a32:	bf00      	nop
 8014a34:	e7fd      	b.n	8014a32 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a38:	681b      	ldr	r3, [r3, #0]
 8014a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014a3c:	6850      	ldr	r0, [r2, #4]
 8014a3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014a40:	6892      	ldr	r2, [r2, #8]
 8014a42:	4611      	mov	r1, r2
 8014a44:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	f2c0 80ae 	blt.w	8014baa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a54:	695b      	ldr	r3, [r3, #20]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d004      	beq.n	8014a64 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a5c:	3304      	adds	r3, #4
 8014a5e:	4618      	mov	r0, r3
 8014a60:	f7fe f892 	bl	8012b88 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014a64:	463b      	mov	r3, r7
 8014a66:	4618      	mov	r0, r3
 8014a68:	f7ff ff6a 	bl	8014940 <prvSampleTimeNow>
 8014a6c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	2b09      	cmp	r3, #9
 8014a72:	f200 8097 	bhi.w	8014ba4 <prvProcessReceivedCommands+0x1a0>
 8014a76:	a201      	add	r2, pc, #4	@ (adr r2, 8014a7c <prvProcessReceivedCommands+0x78>)
 8014a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a7c:	08014aa5 	.word	0x08014aa5
 8014a80:	08014aa5 	.word	0x08014aa5
 8014a84:	08014aa5 	.word	0x08014aa5
 8014a88:	08014b1b 	.word	0x08014b1b
 8014a8c:	08014b2f 	.word	0x08014b2f
 8014a90:	08014b7b 	.word	0x08014b7b
 8014a94:	08014aa5 	.word	0x08014aa5
 8014a98:	08014aa5 	.word	0x08014aa5
 8014a9c:	08014b1b 	.word	0x08014b1b
 8014aa0:	08014b2f 	.word	0x08014b2f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014aa6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014aaa:	f043 0301 	orr.w	r3, r3, #1
 8014aae:	b2da      	uxtb	r2, r3
 8014ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ab2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014ab6:	68ba      	ldr	r2, [r7, #8]
 8014ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014aba:	699b      	ldr	r3, [r3, #24]
 8014abc:	18d1      	adds	r1, r2, r3
 8014abe:	68bb      	ldr	r3, [r7, #8]
 8014ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014ac2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014ac4:	f7ff ff5c 	bl	8014980 <prvInsertTimerInActiveList>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d06c      	beq.n	8014ba8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ad0:	6a1b      	ldr	r3, [r3, #32]
 8014ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014ad4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ad8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014adc:	f003 0304 	and.w	r3, r3, #4
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d061      	beq.n	8014ba8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014ae4:	68ba      	ldr	r2, [r7, #8]
 8014ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ae8:	699b      	ldr	r3, [r3, #24]
 8014aea:	441a      	add	r2, r3
 8014aec:	2300      	movs	r3, #0
 8014aee:	9300      	str	r3, [sp, #0]
 8014af0:	2300      	movs	r3, #0
 8014af2:	2100      	movs	r1, #0
 8014af4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014af6:	f7ff fe01 	bl	80146fc <xTimerGenericCommand>
 8014afa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014afc:	6a3b      	ldr	r3, [r7, #32]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d152      	bne.n	8014ba8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8014b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b06:	f383 8811 	msr	BASEPRI, r3
 8014b0a:	f3bf 8f6f 	isb	sy
 8014b0e:	f3bf 8f4f 	dsb	sy
 8014b12:	61bb      	str	r3, [r7, #24]
}
 8014b14:	bf00      	nop
 8014b16:	bf00      	nop
 8014b18:	e7fd      	b.n	8014b16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b20:	f023 0301 	bic.w	r3, r3, #1
 8014b24:	b2da      	uxtb	r2, r3
 8014b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014b2c:	e03d      	b.n	8014baa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b34:	f043 0301 	orr.w	r3, r3, #1
 8014b38:	b2da      	uxtb	r2, r3
 8014b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014b40:	68ba      	ldr	r2, [r7, #8]
 8014b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b44:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b48:	699b      	ldr	r3, [r3, #24]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d10b      	bne.n	8014b66 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8014b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b52:	f383 8811 	msr	BASEPRI, r3
 8014b56:	f3bf 8f6f 	isb	sy
 8014b5a:	f3bf 8f4f 	dsb	sy
 8014b5e:	617b      	str	r3, [r7, #20]
}
 8014b60:	bf00      	nop
 8014b62:	bf00      	nop
 8014b64:	e7fd      	b.n	8014b62 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b68:	699a      	ldr	r2, [r3, #24]
 8014b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b6c:	18d1      	adds	r1, r2, r3
 8014b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014b74:	f7ff ff04 	bl	8014980 <prvInsertTimerInActiveList>
					break;
 8014b78:	e017      	b.n	8014baa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b80:	f003 0302 	and.w	r3, r3, #2
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d103      	bne.n	8014b90 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014b88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014b8a:	f000 fc05 	bl	8015398 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014b8e:	e00c      	b.n	8014baa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b96:	f023 0301 	bic.w	r3, r3, #1
 8014b9a:	b2da      	uxtb	r2, r3
 8014b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014ba2:	e002      	b.n	8014baa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014ba4:	bf00      	nop
 8014ba6:	e000      	b.n	8014baa <prvProcessReceivedCommands+0x1a6>
					break;
 8014ba8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014baa:	4b08      	ldr	r3, [pc, #32]	@ (8014bcc <prvProcessReceivedCommands+0x1c8>)
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	1d39      	adds	r1, r7, #4
 8014bb0:	2200      	movs	r2, #0
 8014bb2:	4618      	mov	r0, r3
 8014bb4:	f7fe fabc 	bl	8013130 <xQueueReceive>
 8014bb8:	4603      	mov	r3, r0
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	f47f af26 	bne.w	8014a0c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8014bc0:	bf00      	nop
 8014bc2:	bf00      	nop
 8014bc4:	3730      	adds	r7, #48	@ 0x30
 8014bc6:	46bd      	mov	sp, r7
 8014bc8:	bd80      	pop	{r7, pc}
 8014bca:	bf00      	nop
 8014bcc:	20003bbc 	.word	0x20003bbc

08014bd0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8014bd0:	b580      	push	{r7, lr}
 8014bd2:	b088      	sub	sp, #32
 8014bd4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014bd6:	e049      	b.n	8014c6c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014bd8:	4b2e      	ldr	r3, [pc, #184]	@ (8014c94 <prvSwitchTimerLists+0xc4>)
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	68db      	ldr	r3, [r3, #12]
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014be2:	4b2c      	ldr	r3, [pc, #176]	@ (8014c94 <prvSwitchTimerLists+0xc4>)
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	68db      	ldr	r3, [r3, #12]
 8014be8:	68db      	ldr	r3, [r3, #12]
 8014bea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	3304      	adds	r3, #4
 8014bf0:	4618      	mov	r0, r3
 8014bf2:	f7fd ffc9 	bl	8012b88 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014bf6:	68fb      	ldr	r3, [r7, #12]
 8014bf8:	6a1b      	ldr	r3, [r3, #32]
 8014bfa:	68f8      	ldr	r0, [r7, #12]
 8014bfc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014bfe:	68fb      	ldr	r3, [r7, #12]
 8014c00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014c04:	f003 0304 	and.w	r3, r3, #4
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d02f      	beq.n	8014c6c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	699b      	ldr	r3, [r3, #24]
 8014c10:	693a      	ldr	r2, [r7, #16]
 8014c12:	4413      	add	r3, r2
 8014c14:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014c16:	68ba      	ldr	r2, [r7, #8]
 8014c18:	693b      	ldr	r3, [r7, #16]
 8014c1a:	429a      	cmp	r2, r3
 8014c1c:	d90e      	bls.n	8014c3c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	68ba      	ldr	r2, [r7, #8]
 8014c22:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	68fa      	ldr	r2, [r7, #12]
 8014c28:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8014c94 <prvSwitchTimerLists+0xc4>)
 8014c2c:	681a      	ldr	r2, [r3, #0]
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	3304      	adds	r3, #4
 8014c32:	4619      	mov	r1, r3
 8014c34:	4610      	mov	r0, r2
 8014c36:	f7fd ff6e 	bl	8012b16 <vListInsert>
 8014c3a:	e017      	b.n	8014c6c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	9300      	str	r3, [sp, #0]
 8014c40:	2300      	movs	r3, #0
 8014c42:	693a      	ldr	r2, [r7, #16]
 8014c44:	2100      	movs	r1, #0
 8014c46:	68f8      	ldr	r0, [r7, #12]
 8014c48:	f7ff fd58 	bl	80146fc <xTimerGenericCommand>
 8014c4c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d10b      	bne.n	8014c6c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8014c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c58:	f383 8811 	msr	BASEPRI, r3
 8014c5c:	f3bf 8f6f 	isb	sy
 8014c60:	f3bf 8f4f 	dsb	sy
 8014c64:	603b      	str	r3, [r7, #0]
}
 8014c66:	bf00      	nop
 8014c68:	bf00      	nop
 8014c6a:	e7fd      	b.n	8014c68 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014c6c:	4b09      	ldr	r3, [pc, #36]	@ (8014c94 <prvSwitchTimerLists+0xc4>)
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d1b0      	bne.n	8014bd8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014c76:	4b07      	ldr	r3, [pc, #28]	@ (8014c94 <prvSwitchTimerLists+0xc4>)
 8014c78:	681b      	ldr	r3, [r3, #0]
 8014c7a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8014c7c:	4b06      	ldr	r3, [pc, #24]	@ (8014c98 <prvSwitchTimerLists+0xc8>)
 8014c7e:	681b      	ldr	r3, [r3, #0]
 8014c80:	4a04      	ldr	r2, [pc, #16]	@ (8014c94 <prvSwitchTimerLists+0xc4>)
 8014c82:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014c84:	4a04      	ldr	r2, [pc, #16]	@ (8014c98 <prvSwitchTimerLists+0xc8>)
 8014c86:	697b      	ldr	r3, [r7, #20]
 8014c88:	6013      	str	r3, [r2, #0]
}
 8014c8a:	bf00      	nop
 8014c8c:	3718      	adds	r7, #24
 8014c8e:	46bd      	mov	sp, r7
 8014c90:	bd80      	pop	{r7, pc}
 8014c92:	bf00      	nop
 8014c94:	20003bb4 	.word	0x20003bb4
 8014c98:	20003bb8 	.word	0x20003bb8

08014c9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b082      	sub	sp, #8
 8014ca0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014ca2:	f000 f989 	bl	8014fb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014ca6:	4b15      	ldr	r3, [pc, #84]	@ (8014cfc <prvCheckForValidListAndQueue+0x60>)
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d120      	bne.n	8014cf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8014cae:	4814      	ldr	r0, [pc, #80]	@ (8014d00 <prvCheckForValidListAndQueue+0x64>)
 8014cb0:	f7fd fee0 	bl	8012a74 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014cb4:	4813      	ldr	r0, [pc, #76]	@ (8014d04 <prvCheckForValidListAndQueue+0x68>)
 8014cb6:	f7fd fedd 	bl	8012a74 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8014cba:	4b13      	ldr	r3, [pc, #76]	@ (8014d08 <prvCheckForValidListAndQueue+0x6c>)
 8014cbc:	4a10      	ldr	r2, [pc, #64]	@ (8014d00 <prvCheckForValidListAndQueue+0x64>)
 8014cbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014cc0:	4b12      	ldr	r3, [pc, #72]	@ (8014d0c <prvCheckForValidListAndQueue+0x70>)
 8014cc2:	4a10      	ldr	r2, [pc, #64]	@ (8014d04 <prvCheckForValidListAndQueue+0x68>)
 8014cc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	9300      	str	r3, [sp, #0]
 8014cca:	4b11      	ldr	r3, [pc, #68]	@ (8014d10 <prvCheckForValidListAndQueue+0x74>)
 8014ccc:	4a11      	ldr	r2, [pc, #68]	@ (8014d14 <prvCheckForValidListAndQueue+0x78>)
 8014cce:	2110      	movs	r1, #16
 8014cd0:	200a      	movs	r0, #10
 8014cd2:	f7fd ffed 	bl	8012cb0 <xQueueGenericCreateStatic>
 8014cd6:	4603      	mov	r3, r0
 8014cd8:	4a08      	ldr	r2, [pc, #32]	@ (8014cfc <prvCheckForValidListAndQueue+0x60>)
 8014cda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8014cdc:	4b07      	ldr	r3, [pc, #28]	@ (8014cfc <prvCheckForValidListAndQueue+0x60>)
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d005      	beq.n	8014cf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8014ce4:	4b05      	ldr	r3, [pc, #20]	@ (8014cfc <prvCheckForValidListAndQueue+0x60>)
 8014ce6:	681b      	ldr	r3, [r3, #0]
 8014ce8:	490b      	ldr	r1, [pc, #44]	@ (8014d18 <prvCheckForValidListAndQueue+0x7c>)
 8014cea:	4618      	mov	r0, r3
 8014cec:	f7fe fc12 	bl	8013514 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014cf0:	f000 f994 	bl	801501c <vPortExitCritical>
}
 8014cf4:	bf00      	nop
 8014cf6:	46bd      	mov	sp, r7
 8014cf8:	bd80      	pop	{r7, pc}
 8014cfa:	bf00      	nop
 8014cfc:	20003bbc 	.word	0x20003bbc
 8014d00:	20003b8c 	.word	0x20003b8c
 8014d04:	20003ba0 	.word	0x20003ba0
 8014d08:	20003bb4 	.word	0x20003bb4
 8014d0c:	20003bb8 	.word	0x20003bb8
 8014d10:	20003c68 	.word	0x20003c68
 8014d14:	20003bc8 	.word	0x20003bc8
 8014d18:	0801813c 	.word	0x0801813c

08014d1c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	b08a      	sub	sp, #40	@ 0x28
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	60f8      	str	r0, [r7, #12]
 8014d24:	60b9      	str	r1, [r7, #8]
 8014d26:	607a      	str	r2, [r7, #4]
 8014d28:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8014d2a:	f06f 0301 	mvn.w	r3, #1
 8014d2e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8014d34:	68bb      	ldr	r3, [r7, #8]
 8014d36:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014d3c:	4b06      	ldr	r3, [pc, #24]	@ (8014d58 <xTimerPendFunctionCallFromISR+0x3c>)
 8014d3e:	6818      	ldr	r0, [r3, #0]
 8014d40:	f107 0114 	add.w	r1, r7, #20
 8014d44:	2300      	movs	r3, #0
 8014d46:	683a      	ldr	r2, [r7, #0]
 8014d48:	f7fe f954 	bl	8012ff4 <xQueueGenericSendFromISR>
 8014d4c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8014d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8014d50:	4618      	mov	r0, r3
 8014d52:	3728      	adds	r7, #40	@ 0x28
 8014d54:	46bd      	mov	sp, r7
 8014d56:	bd80      	pop	{r7, pc}
 8014d58:	20003bbc 	.word	0x20003bbc

08014d5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014d5c:	b480      	push	{r7}
 8014d5e:	b085      	sub	sp, #20
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	60f8      	str	r0, [r7, #12]
 8014d64:	60b9      	str	r1, [r7, #8]
 8014d66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014d68:	68fb      	ldr	r3, [r7, #12]
 8014d6a:	3b04      	subs	r3, #4
 8014d6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	3b04      	subs	r3, #4
 8014d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014d7c:	68bb      	ldr	r3, [r7, #8]
 8014d7e:	f023 0201 	bic.w	r2, r3, #1
 8014d82:	68fb      	ldr	r3, [r7, #12]
 8014d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	3b04      	subs	r3, #4
 8014d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014d8c:	4a0c      	ldr	r2, [pc, #48]	@ (8014dc0 <pxPortInitialiseStack+0x64>)
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014d92:	68fb      	ldr	r3, [r7, #12]
 8014d94:	3b14      	subs	r3, #20
 8014d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014d98:	687a      	ldr	r2, [r7, #4]
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	3b04      	subs	r3, #4
 8014da2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	f06f 0202 	mvn.w	r2, #2
 8014daa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	3b20      	subs	r3, #32
 8014db0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014db2:	68fb      	ldr	r3, [r7, #12]
}
 8014db4:	4618      	mov	r0, r3
 8014db6:	3714      	adds	r7, #20
 8014db8:	46bd      	mov	sp, r7
 8014dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dbe:	4770      	bx	lr
 8014dc0:	08014dc5 	.word	0x08014dc5

08014dc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014dc4:	b480      	push	{r7}
 8014dc6:	b085      	sub	sp, #20
 8014dc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014dca:	2300      	movs	r3, #0
 8014dcc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014dce:	4b13      	ldr	r3, [pc, #76]	@ (8014e1c <prvTaskExitError+0x58>)
 8014dd0:	681b      	ldr	r3, [r3, #0]
 8014dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014dd6:	d00b      	beq.n	8014df0 <prvTaskExitError+0x2c>
	__asm volatile
 8014dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ddc:	f383 8811 	msr	BASEPRI, r3
 8014de0:	f3bf 8f6f 	isb	sy
 8014de4:	f3bf 8f4f 	dsb	sy
 8014de8:	60fb      	str	r3, [r7, #12]
}
 8014dea:	bf00      	nop
 8014dec:	bf00      	nop
 8014dee:	e7fd      	b.n	8014dec <prvTaskExitError+0x28>
	__asm volatile
 8014df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014df4:	f383 8811 	msr	BASEPRI, r3
 8014df8:	f3bf 8f6f 	isb	sy
 8014dfc:	f3bf 8f4f 	dsb	sy
 8014e00:	60bb      	str	r3, [r7, #8]
}
 8014e02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014e04:	bf00      	nop
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d0fc      	beq.n	8014e06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014e0c:	bf00      	nop
 8014e0e:	bf00      	nop
 8014e10:	3714      	adds	r7, #20
 8014e12:	46bd      	mov	sp, r7
 8014e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e18:	4770      	bx	lr
 8014e1a:	bf00      	nop
 8014e1c:	20000034 	.word	0x20000034

08014e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014e20:	4b07      	ldr	r3, [pc, #28]	@ (8014e40 <pxCurrentTCBConst2>)
 8014e22:	6819      	ldr	r1, [r3, #0]
 8014e24:	6808      	ldr	r0, [r1, #0]
 8014e26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e2a:	f380 8809 	msr	PSP, r0
 8014e2e:	f3bf 8f6f 	isb	sy
 8014e32:	f04f 0000 	mov.w	r0, #0
 8014e36:	f380 8811 	msr	BASEPRI, r0
 8014e3a:	4770      	bx	lr
 8014e3c:	f3af 8000 	nop.w

08014e40 <pxCurrentTCBConst2>:
 8014e40:	2000368c 	.word	0x2000368c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014e44:	bf00      	nop
 8014e46:	bf00      	nop

08014e48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014e48:	4808      	ldr	r0, [pc, #32]	@ (8014e6c <prvPortStartFirstTask+0x24>)
 8014e4a:	6800      	ldr	r0, [r0, #0]
 8014e4c:	6800      	ldr	r0, [r0, #0]
 8014e4e:	f380 8808 	msr	MSP, r0
 8014e52:	f04f 0000 	mov.w	r0, #0
 8014e56:	f380 8814 	msr	CONTROL, r0
 8014e5a:	b662      	cpsie	i
 8014e5c:	b661      	cpsie	f
 8014e5e:	f3bf 8f4f 	dsb	sy
 8014e62:	f3bf 8f6f 	isb	sy
 8014e66:	df00      	svc	0
 8014e68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014e6a:	bf00      	nop
 8014e6c:	e000ed08 	.word	0xe000ed08

08014e70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014e70:	b580      	push	{r7, lr}
 8014e72:	b086      	sub	sp, #24
 8014e74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014e76:	4b47      	ldr	r3, [pc, #284]	@ (8014f94 <xPortStartScheduler+0x124>)
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	4a47      	ldr	r2, [pc, #284]	@ (8014f98 <xPortStartScheduler+0x128>)
 8014e7c:	4293      	cmp	r3, r2
 8014e7e:	d10b      	bne.n	8014e98 <xPortStartScheduler+0x28>
	__asm volatile
 8014e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e84:	f383 8811 	msr	BASEPRI, r3
 8014e88:	f3bf 8f6f 	isb	sy
 8014e8c:	f3bf 8f4f 	dsb	sy
 8014e90:	60fb      	str	r3, [r7, #12]
}
 8014e92:	bf00      	nop
 8014e94:	bf00      	nop
 8014e96:	e7fd      	b.n	8014e94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014e98:	4b3e      	ldr	r3, [pc, #248]	@ (8014f94 <xPortStartScheduler+0x124>)
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8014f9c <xPortStartScheduler+0x12c>)
 8014e9e:	4293      	cmp	r3, r2
 8014ea0:	d10b      	bne.n	8014eba <xPortStartScheduler+0x4a>
	__asm volatile
 8014ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ea6:	f383 8811 	msr	BASEPRI, r3
 8014eaa:	f3bf 8f6f 	isb	sy
 8014eae:	f3bf 8f4f 	dsb	sy
 8014eb2:	613b      	str	r3, [r7, #16]
}
 8014eb4:	bf00      	nop
 8014eb6:	bf00      	nop
 8014eb8:	e7fd      	b.n	8014eb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014eba:	4b39      	ldr	r3, [pc, #228]	@ (8014fa0 <xPortStartScheduler+0x130>)
 8014ebc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014ebe:	697b      	ldr	r3, [r7, #20]
 8014ec0:	781b      	ldrb	r3, [r3, #0]
 8014ec2:	b2db      	uxtb	r3, r3
 8014ec4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014ec6:	697b      	ldr	r3, [r7, #20]
 8014ec8:	22ff      	movs	r2, #255	@ 0xff
 8014eca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014ecc:	697b      	ldr	r3, [r7, #20]
 8014ece:	781b      	ldrb	r3, [r3, #0]
 8014ed0:	b2db      	uxtb	r3, r3
 8014ed2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014ed4:	78fb      	ldrb	r3, [r7, #3]
 8014ed6:	b2db      	uxtb	r3, r3
 8014ed8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014edc:	b2da      	uxtb	r2, r3
 8014ede:	4b31      	ldr	r3, [pc, #196]	@ (8014fa4 <xPortStartScheduler+0x134>)
 8014ee0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014ee2:	4b31      	ldr	r3, [pc, #196]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014ee4:	2207      	movs	r2, #7
 8014ee6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014ee8:	e009      	b.n	8014efe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8014eea:	4b2f      	ldr	r3, [pc, #188]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014eec:	681b      	ldr	r3, [r3, #0]
 8014eee:	3b01      	subs	r3, #1
 8014ef0:	4a2d      	ldr	r2, [pc, #180]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014ef2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014ef4:	78fb      	ldrb	r3, [r7, #3]
 8014ef6:	b2db      	uxtb	r3, r3
 8014ef8:	005b      	lsls	r3, r3, #1
 8014efa:	b2db      	uxtb	r3, r3
 8014efc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014efe:	78fb      	ldrb	r3, [r7, #3]
 8014f00:	b2db      	uxtb	r3, r3
 8014f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014f06:	2b80      	cmp	r3, #128	@ 0x80
 8014f08:	d0ef      	beq.n	8014eea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014f0a:	4b27      	ldr	r3, [pc, #156]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	f1c3 0307 	rsb	r3, r3, #7
 8014f12:	2b04      	cmp	r3, #4
 8014f14:	d00b      	beq.n	8014f2e <xPortStartScheduler+0xbe>
	__asm volatile
 8014f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f1a:	f383 8811 	msr	BASEPRI, r3
 8014f1e:	f3bf 8f6f 	isb	sy
 8014f22:	f3bf 8f4f 	dsb	sy
 8014f26:	60bb      	str	r3, [r7, #8]
}
 8014f28:	bf00      	nop
 8014f2a:	bf00      	nop
 8014f2c:	e7fd      	b.n	8014f2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	021b      	lsls	r3, r3, #8
 8014f34:	4a1c      	ldr	r2, [pc, #112]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014f36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014f38:	4b1b      	ldr	r3, [pc, #108]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014f40:	4a19      	ldr	r2, [pc, #100]	@ (8014fa8 <xPortStartScheduler+0x138>)
 8014f42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	b2da      	uxtb	r2, r3
 8014f48:	697b      	ldr	r3, [r7, #20]
 8014f4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014f4c:	4b17      	ldr	r3, [pc, #92]	@ (8014fac <xPortStartScheduler+0x13c>)
 8014f4e:	681b      	ldr	r3, [r3, #0]
 8014f50:	4a16      	ldr	r2, [pc, #88]	@ (8014fac <xPortStartScheduler+0x13c>)
 8014f52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014f56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014f58:	4b14      	ldr	r3, [pc, #80]	@ (8014fac <xPortStartScheduler+0x13c>)
 8014f5a:	681b      	ldr	r3, [r3, #0]
 8014f5c:	4a13      	ldr	r2, [pc, #76]	@ (8014fac <xPortStartScheduler+0x13c>)
 8014f5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014f62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014f64:	f000 f8da 	bl	801511c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014f68:	4b11      	ldr	r3, [pc, #68]	@ (8014fb0 <xPortStartScheduler+0x140>)
 8014f6a:	2200      	movs	r2, #0
 8014f6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014f6e:	f000 f8f9 	bl	8015164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014f72:	4b10      	ldr	r3, [pc, #64]	@ (8014fb4 <xPortStartScheduler+0x144>)
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	4a0f      	ldr	r2, [pc, #60]	@ (8014fb4 <xPortStartScheduler+0x144>)
 8014f78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8014f7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014f7e:	f7ff ff63 	bl	8014e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014f82:	f7fe ff49 	bl	8013e18 <vTaskSwitchContext>
	prvTaskExitError();
 8014f86:	f7ff ff1d 	bl	8014dc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014f8a:	2300      	movs	r3, #0
}
 8014f8c:	4618      	mov	r0, r3
 8014f8e:	3718      	adds	r7, #24
 8014f90:	46bd      	mov	sp, r7
 8014f92:	bd80      	pop	{r7, pc}
 8014f94:	e000ed00 	.word	0xe000ed00
 8014f98:	410fc271 	.word	0x410fc271
 8014f9c:	410fc270 	.word	0x410fc270
 8014fa0:	e000e400 	.word	0xe000e400
 8014fa4:	20003cb8 	.word	0x20003cb8
 8014fa8:	20003cbc 	.word	0x20003cbc
 8014fac:	e000ed20 	.word	0xe000ed20
 8014fb0:	20000034 	.word	0x20000034
 8014fb4:	e000ef34 	.word	0xe000ef34

08014fb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014fb8:	b480      	push	{r7}
 8014fba:	b083      	sub	sp, #12
 8014fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8014fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fc2:	f383 8811 	msr	BASEPRI, r3
 8014fc6:	f3bf 8f6f 	isb	sy
 8014fca:	f3bf 8f4f 	dsb	sy
 8014fce:	607b      	str	r3, [r7, #4]
}
 8014fd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014fd2:	4b10      	ldr	r3, [pc, #64]	@ (8015014 <vPortEnterCritical+0x5c>)
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	3301      	adds	r3, #1
 8014fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8015014 <vPortEnterCritical+0x5c>)
 8014fda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8015014 <vPortEnterCritical+0x5c>)
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	2b01      	cmp	r3, #1
 8014fe2:	d110      	bne.n	8015006 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8015018 <vPortEnterCritical+0x60>)
 8014fe6:	681b      	ldr	r3, [r3, #0]
 8014fe8:	b2db      	uxtb	r3, r3
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d00b      	beq.n	8015006 <vPortEnterCritical+0x4e>
	__asm volatile
 8014fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ff2:	f383 8811 	msr	BASEPRI, r3
 8014ff6:	f3bf 8f6f 	isb	sy
 8014ffa:	f3bf 8f4f 	dsb	sy
 8014ffe:	603b      	str	r3, [r7, #0]
}
 8015000:	bf00      	nop
 8015002:	bf00      	nop
 8015004:	e7fd      	b.n	8015002 <vPortEnterCritical+0x4a>
	}
}
 8015006:	bf00      	nop
 8015008:	370c      	adds	r7, #12
 801500a:	46bd      	mov	sp, r7
 801500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015010:	4770      	bx	lr
 8015012:	bf00      	nop
 8015014:	20000034 	.word	0x20000034
 8015018:	e000ed04 	.word	0xe000ed04

0801501c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801501c:	b480      	push	{r7}
 801501e:	b083      	sub	sp, #12
 8015020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015022:	4b12      	ldr	r3, [pc, #72]	@ (801506c <vPortExitCritical+0x50>)
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	2b00      	cmp	r3, #0
 8015028:	d10b      	bne.n	8015042 <vPortExitCritical+0x26>
	__asm volatile
 801502a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801502e:	f383 8811 	msr	BASEPRI, r3
 8015032:	f3bf 8f6f 	isb	sy
 8015036:	f3bf 8f4f 	dsb	sy
 801503a:	607b      	str	r3, [r7, #4]
}
 801503c:	bf00      	nop
 801503e:	bf00      	nop
 8015040:	e7fd      	b.n	801503e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015042:	4b0a      	ldr	r3, [pc, #40]	@ (801506c <vPortExitCritical+0x50>)
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	3b01      	subs	r3, #1
 8015048:	4a08      	ldr	r2, [pc, #32]	@ (801506c <vPortExitCritical+0x50>)
 801504a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801504c:	4b07      	ldr	r3, [pc, #28]	@ (801506c <vPortExitCritical+0x50>)
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	2b00      	cmp	r3, #0
 8015052:	d105      	bne.n	8015060 <vPortExitCritical+0x44>
 8015054:	2300      	movs	r3, #0
 8015056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015058:	683b      	ldr	r3, [r7, #0]
 801505a:	f383 8811 	msr	BASEPRI, r3
}
 801505e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015060:	bf00      	nop
 8015062:	370c      	adds	r7, #12
 8015064:	46bd      	mov	sp, r7
 8015066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801506a:	4770      	bx	lr
 801506c:	20000034 	.word	0x20000034

08015070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015070:	f3ef 8009 	mrs	r0, PSP
 8015074:	f3bf 8f6f 	isb	sy
 8015078:	4b15      	ldr	r3, [pc, #84]	@ (80150d0 <pxCurrentTCBConst>)
 801507a:	681a      	ldr	r2, [r3, #0]
 801507c:	f01e 0f10 	tst.w	lr, #16
 8015080:	bf08      	it	eq
 8015082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801508a:	6010      	str	r0, [r2, #0]
 801508c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8015094:	f380 8811 	msr	BASEPRI, r0
 8015098:	f3bf 8f4f 	dsb	sy
 801509c:	f3bf 8f6f 	isb	sy
 80150a0:	f7fe feba 	bl	8013e18 <vTaskSwitchContext>
 80150a4:	f04f 0000 	mov.w	r0, #0
 80150a8:	f380 8811 	msr	BASEPRI, r0
 80150ac:	bc09      	pop	{r0, r3}
 80150ae:	6819      	ldr	r1, [r3, #0]
 80150b0:	6808      	ldr	r0, [r1, #0]
 80150b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150b6:	f01e 0f10 	tst.w	lr, #16
 80150ba:	bf08      	it	eq
 80150bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80150c0:	f380 8809 	msr	PSP, r0
 80150c4:	f3bf 8f6f 	isb	sy
 80150c8:	4770      	bx	lr
 80150ca:	bf00      	nop
 80150cc:	f3af 8000 	nop.w

080150d0 <pxCurrentTCBConst>:
 80150d0:	2000368c 	.word	0x2000368c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80150d4:	bf00      	nop
 80150d6:	bf00      	nop

080150d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80150d8:	b580      	push	{r7, lr}
 80150da:	b082      	sub	sp, #8
 80150dc:	af00      	add	r7, sp, #0
	__asm volatile
 80150de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150e2:	f383 8811 	msr	BASEPRI, r3
 80150e6:	f3bf 8f6f 	isb	sy
 80150ea:	f3bf 8f4f 	dsb	sy
 80150ee:	607b      	str	r3, [r7, #4]
}
 80150f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80150f2:	f7fe fdd7 	bl	8013ca4 <xTaskIncrementTick>
 80150f6:	4603      	mov	r3, r0
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d003      	beq.n	8015104 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80150fc:	4b06      	ldr	r3, [pc, #24]	@ (8015118 <xPortSysTickHandler+0x40>)
 80150fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015102:	601a      	str	r2, [r3, #0]
 8015104:	2300      	movs	r3, #0
 8015106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015108:	683b      	ldr	r3, [r7, #0]
 801510a:	f383 8811 	msr	BASEPRI, r3
}
 801510e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015110:	bf00      	nop
 8015112:	3708      	adds	r7, #8
 8015114:	46bd      	mov	sp, r7
 8015116:	bd80      	pop	{r7, pc}
 8015118:	e000ed04 	.word	0xe000ed04

0801511c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801511c:	b480      	push	{r7}
 801511e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015120:	4b0b      	ldr	r3, [pc, #44]	@ (8015150 <vPortSetupTimerInterrupt+0x34>)
 8015122:	2200      	movs	r2, #0
 8015124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015126:	4b0b      	ldr	r3, [pc, #44]	@ (8015154 <vPortSetupTimerInterrupt+0x38>)
 8015128:	2200      	movs	r2, #0
 801512a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801512c:	4b0a      	ldr	r3, [pc, #40]	@ (8015158 <vPortSetupTimerInterrupt+0x3c>)
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	4a0a      	ldr	r2, [pc, #40]	@ (801515c <vPortSetupTimerInterrupt+0x40>)
 8015132:	fba2 2303 	umull	r2, r3, r2, r3
 8015136:	099b      	lsrs	r3, r3, #6
 8015138:	4a09      	ldr	r2, [pc, #36]	@ (8015160 <vPortSetupTimerInterrupt+0x44>)
 801513a:	3b01      	subs	r3, #1
 801513c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801513e:	4b04      	ldr	r3, [pc, #16]	@ (8015150 <vPortSetupTimerInterrupt+0x34>)
 8015140:	2207      	movs	r2, #7
 8015142:	601a      	str	r2, [r3, #0]
}
 8015144:	bf00      	nop
 8015146:	46bd      	mov	sp, r7
 8015148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514c:	4770      	bx	lr
 801514e:	bf00      	nop
 8015150:	e000e010 	.word	0xe000e010
 8015154:	e000e018 	.word	0xe000e018
 8015158:	20000028 	.word	0x20000028
 801515c:	10624dd3 	.word	0x10624dd3
 8015160:	e000e014 	.word	0xe000e014

08015164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015174 <vPortEnableVFP+0x10>
 8015168:	6801      	ldr	r1, [r0, #0]
 801516a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801516e:	6001      	str	r1, [r0, #0]
 8015170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015172:	bf00      	nop
 8015174:	e000ed88 	.word	0xe000ed88

08015178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015178:	b480      	push	{r7}
 801517a:	b085      	sub	sp, #20
 801517c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801517e:	f3ef 8305 	mrs	r3, IPSR
 8015182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015184:	68fb      	ldr	r3, [r7, #12]
 8015186:	2b0f      	cmp	r3, #15
 8015188:	d915      	bls.n	80151b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801518a:	4a18      	ldr	r2, [pc, #96]	@ (80151ec <vPortValidateInterruptPriority+0x74>)
 801518c:	68fb      	ldr	r3, [r7, #12]
 801518e:	4413      	add	r3, r2
 8015190:	781b      	ldrb	r3, [r3, #0]
 8015192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015194:	4b16      	ldr	r3, [pc, #88]	@ (80151f0 <vPortValidateInterruptPriority+0x78>)
 8015196:	781b      	ldrb	r3, [r3, #0]
 8015198:	7afa      	ldrb	r2, [r7, #11]
 801519a:	429a      	cmp	r2, r3
 801519c:	d20b      	bcs.n	80151b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801519e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151a2:	f383 8811 	msr	BASEPRI, r3
 80151a6:	f3bf 8f6f 	isb	sy
 80151aa:	f3bf 8f4f 	dsb	sy
 80151ae:	607b      	str	r3, [r7, #4]
}
 80151b0:	bf00      	nop
 80151b2:	bf00      	nop
 80151b4:	e7fd      	b.n	80151b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80151b6:	4b0f      	ldr	r3, [pc, #60]	@ (80151f4 <vPortValidateInterruptPriority+0x7c>)
 80151b8:	681b      	ldr	r3, [r3, #0]
 80151ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80151be:	4b0e      	ldr	r3, [pc, #56]	@ (80151f8 <vPortValidateInterruptPriority+0x80>)
 80151c0:	681b      	ldr	r3, [r3, #0]
 80151c2:	429a      	cmp	r2, r3
 80151c4:	d90b      	bls.n	80151de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80151c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151ca:	f383 8811 	msr	BASEPRI, r3
 80151ce:	f3bf 8f6f 	isb	sy
 80151d2:	f3bf 8f4f 	dsb	sy
 80151d6:	603b      	str	r3, [r7, #0]
}
 80151d8:	bf00      	nop
 80151da:	bf00      	nop
 80151dc:	e7fd      	b.n	80151da <vPortValidateInterruptPriority+0x62>
	}
 80151de:	bf00      	nop
 80151e0:	3714      	adds	r7, #20
 80151e2:	46bd      	mov	sp, r7
 80151e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151e8:	4770      	bx	lr
 80151ea:	bf00      	nop
 80151ec:	e000e3f0 	.word	0xe000e3f0
 80151f0:	20003cb8 	.word	0x20003cb8
 80151f4:	e000ed0c 	.word	0xe000ed0c
 80151f8:	20003cbc 	.word	0x20003cbc

080151fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80151fc:	b580      	push	{r7, lr}
 80151fe:	b08a      	sub	sp, #40	@ 0x28
 8015200:	af00      	add	r7, sp, #0
 8015202:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015204:	2300      	movs	r3, #0
 8015206:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015208:	f7fe fc90 	bl	8013b2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801520c:	4b5c      	ldr	r3, [pc, #368]	@ (8015380 <pvPortMalloc+0x184>)
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	2b00      	cmp	r3, #0
 8015212:	d101      	bne.n	8015218 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015214:	f000 f924 	bl	8015460 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015218:	4b5a      	ldr	r3, [pc, #360]	@ (8015384 <pvPortMalloc+0x188>)
 801521a:	681a      	ldr	r2, [r3, #0]
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	4013      	ands	r3, r2
 8015220:	2b00      	cmp	r3, #0
 8015222:	f040 8095 	bne.w	8015350 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	2b00      	cmp	r3, #0
 801522a:	d01e      	beq.n	801526a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801522c:	2208      	movs	r2, #8
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	4413      	add	r3, r2
 8015232:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	f003 0307 	and.w	r3, r3, #7
 801523a:	2b00      	cmp	r3, #0
 801523c:	d015      	beq.n	801526a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	f023 0307 	bic.w	r3, r3, #7
 8015244:	3308      	adds	r3, #8
 8015246:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	f003 0307 	and.w	r3, r3, #7
 801524e:	2b00      	cmp	r3, #0
 8015250:	d00b      	beq.n	801526a <pvPortMalloc+0x6e>
	__asm volatile
 8015252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015256:	f383 8811 	msr	BASEPRI, r3
 801525a:	f3bf 8f6f 	isb	sy
 801525e:	f3bf 8f4f 	dsb	sy
 8015262:	617b      	str	r3, [r7, #20]
}
 8015264:	bf00      	nop
 8015266:	bf00      	nop
 8015268:	e7fd      	b.n	8015266 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	2b00      	cmp	r3, #0
 801526e:	d06f      	beq.n	8015350 <pvPortMalloc+0x154>
 8015270:	4b45      	ldr	r3, [pc, #276]	@ (8015388 <pvPortMalloc+0x18c>)
 8015272:	681b      	ldr	r3, [r3, #0]
 8015274:	687a      	ldr	r2, [r7, #4]
 8015276:	429a      	cmp	r2, r3
 8015278:	d86a      	bhi.n	8015350 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801527a:	4b44      	ldr	r3, [pc, #272]	@ (801538c <pvPortMalloc+0x190>)
 801527c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801527e:	4b43      	ldr	r3, [pc, #268]	@ (801538c <pvPortMalloc+0x190>)
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015284:	e004      	b.n	8015290 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015288:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801528a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015292:	685b      	ldr	r3, [r3, #4]
 8015294:	687a      	ldr	r2, [r7, #4]
 8015296:	429a      	cmp	r2, r3
 8015298:	d903      	bls.n	80152a2 <pvPortMalloc+0xa6>
 801529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d1f1      	bne.n	8015286 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80152a2:	4b37      	ldr	r3, [pc, #220]	@ (8015380 <pvPortMalloc+0x184>)
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80152a8:	429a      	cmp	r2, r3
 80152aa:	d051      	beq.n	8015350 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80152ac:	6a3b      	ldr	r3, [r7, #32]
 80152ae:	681b      	ldr	r3, [r3, #0]
 80152b0:	2208      	movs	r2, #8
 80152b2:	4413      	add	r3, r2
 80152b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80152b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152b8:	681a      	ldr	r2, [r3, #0]
 80152ba:	6a3b      	ldr	r3, [r7, #32]
 80152bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80152be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152c0:	685a      	ldr	r2, [r3, #4]
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	1ad2      	subs	r2, r2, r3
 80152c6:	2308      	movs	r3, #8
 80152c8:	005b      	lsls	r3, r3, #1
 80152ca:	429a      	cmp	r2, r3
 80152cc:	d920      	bls.n	8015310 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80152ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	4413      	add	r3, r2
 80152d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80152d6:	69bb      	ldr	r3, [r7, #24]
 80152d8:	f003 0307 	and.w	r3, r3, #7
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d00b      	beq.n	80152f8 <pvPortMalloc+0xfc>
	__asm volatile
 80152e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152e4:	f383 8811 	msr	BASEPRI, r3
 80152e8:	f3bf 8f6f 	isb	sy
 80152ec:	f3bf 8f4f 	dsb	sy
 80152f0:	613b      	str	r3, [r7, #16]
}
 80152f2:	bf00      	nop
 80152f4:	bf00      	nop
 80152f6:	e7fd      	b.n	80152f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80152f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152fa:	685a      	ldr	r2, [r3, #4]
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	1ad2      	subs	r2, r2, r3
 8015300:	69bb      	ldr	r3, [r7, #24]
 8015302:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015306:	687a      	ldr	r2, [r7, #4]
 8015308:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801530a:	69b8      	ldr	r0, [r7, #24]
 801530c:	f000 f90a 	bl	8015524 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015310:	4b1d      	ldr	r3, [pc, #116]	@ (8015388 <pvPortMalloc+0x18c>)
 8015312:	681a      	ldr	r2, [r3, #0]
 8015314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015316:	685b      	ldr	r3, [r3, #4]
 8015318:	1ad3      	subs	r3, r2, r3
 801531a:	4a1b      	ldr	r2, [pc, #108]	@ (8015388 <pvPortMalloc+0x18c>)
 801531c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801531e:	4b1a      	ldr	r3, [pc, #104]	@ (8015388 <pvPortMalloc+0x18c>)
 8015320:	681a      	ldr	r2, [r3, #0]
 8015322:	4b1b      	ldr	r3, [pc, #108]	@ (8015390 <pvPortMalloc+0x194>)
 8015324:	681b      	ldr	r3, [r3, #0]
 8015326:	429a      	cmp	r2, r3
 8015328:	d203      	bcs.n	8015332 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801532a:	4b17      	ldr	r3, [pc, #92]	@ (8015388 <pvPortMalloc+0x18c>)
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	4a18      	ldr	r2, [pc, #96]	@ (8015390 <pvPortMalloc+0x194>)
 8015330:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015334:	685a      	ldr	r2, [r3, #4]
 8015336:	4b13      	ldr	r3, [pc, #76]	@ (8015384 <pvPortMalloc+0x188>)
 8015338:	681b      	ldr	r3, [r3, #0]
 801533a:	431a      	orrs	r2, r3
 801533c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801533e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015342:	2200      	movs	r2, #0
 8015344:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015346:	4b13      	ldr	r3, [pc, #76]	@ (8015394 <pvPortMalloc+0x198>)
 8015348:	681b      	ldr	r3, [r3, #0]
 801534a:	3301      	adds	r3, #1
 801534c:	4a11      	ldr	r2, [pc, #68]	@ (8015394 <pvPortMalloc+0x198>)
 801534e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015350:	f7fe fbfa 	bl	8013b48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015354:	69fb      	ldr	r3, [r7, #28]
 8015356:	f003 0307 	and.w	r3, r3, #7
 801535a:	2b00      	cmp	r3, #0
 801535c:	d00b      	beq.n	8015376 <pvPortMalloc+0x17a>
	__asm volatile
 801535e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015362:	f383 8811 	msr	BASEPRI, r3
 8015366:	f3bf 8f6f 	isb	sy
 801536a:	f3bf 8f4f 	dsb	sy
 801536e:	60fb      	str	r3, [r7, #12]
}
 8015370:	bf00      	nop
 8015372:	bf00      	nop
 8015374:	e7fd      	b.n	8015372 <pvPortMalloc+0x176>
	return pvReturn;
 8015376:	69fb      	ldr	r3, [r7, #28]
}
 8015378:	4618      	mov	r0, r3
 801537a:	3728      	adds	r7, #40	@ 0x28
 801537c:	46bd      	mov	sp, r7
 801537e:	bd80      	pop	{r7, pc}
 8015380:	200078c8 	.word	0x200078c8
 8015384:	200078dc 	.word	0x200078dc
 8015388:	200078cc 	.word	0x200078cc
 801538c:	200078c0 	.word	0x200078c0
 8015390:	200078d0 	.word	0x200078d0
 8015394:	200078d4 	.word	0x200078d4

08015398 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015398:	b580      	push	{r7, lr}
 801539a:	b086      	sub	sp, #24
 801539c:	af00      	add	r7, sp, #0
 801539e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d04f      	beq.n	801544a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80153aa:	2308      	movs	r3, #8
 80153ac:	425b      	negs	r3, r3
 80153ae:	697a      	ldr	r2, [r7, #20]
 80153b0:	4413      	add	r3, r2
 80153b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80153b4:	697b      	ldr	r3, [r7, #20]
 80153b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80153b8:	693b      	ldr	r3, [r7, #16]
 80153ba:	685a      	ldr	r2, [r3, #4]
 80153bc:	4b25      	ldr	r3, [pc, #148]	@ (8015454 <vPortFree+0xbc>)
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	4013      	ands	r3, r2
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d10b      	bne.n	80153de <vPortFree+0x46>
	__asm volatile
 80153c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153ca:	f383 8811 	msr	BASEPRI, r3
 80153ce:	f3bf 8f6f 	isb	sy
 80153d2:	f3bf 8f4f 	dsb	sy
 80153d6:	60fb      	str	r3, [r7, #12]
}
 80153d8:	bf00      	nop
 80153da:	bf00      	nop
 80153dc:	e7fd      	b.n	80153da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80153de:	693b      	ldr	r3, [r7, #16]
 80153e0:	681b      	ldr	r3, [r3, #0]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d00b      	beq.n	80153fe <vPortFree+0x66>
	__asm volatile
 80153e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153ea:	f383 8811 	msr	BASEPRI, r3
 80153ee:	f3bf 8f6f 	isb	sy
 80153f2:	f3bf 8f4f 	dsb	sy
 80153f6:	60bb      	str	r3, [r7, #8]
}
 80153f8:	bf00      	nop
 80153fa:	bf00      	nop
 80153fc:	e7fd      	b.n	80153fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80153fe:	693b      	ldr	r3, [r7, #16]
 8015400:	685a      	ldr	r2, [r3, #4]
 8015402:	4b14      	ldr	r3, [pc, #80]	@ (8015454 <vPortFree+0xbc>)
 8015404:	681b      	ldr	r3, [r3, #0]
 8015406:	4013      	ands	r3, r2
 8015408:	2b00      	cmp	r3, #0
 801540a:	d01e      	beq.n	801544a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801540c:	693b      	ldr	r3, [r7, #16]
 801540e:	681b      	ldr	r3, [r3, #0]
 8015410:	2b00      	cmp	r3, #0
 8015412:	d11a      	bne.n	801544a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015414:	693b      	ldr	r3, [r7, #16]
 8015416:	685a      	ldr	r2, [r3, #4]
 8015418:	4b0e      	ldr	r3, [pc, #56]	@ (8015454 <vPortFree+0xbc>)
 801541a:	681b      	ldr	r3, [r3, #0]
 801541c:	43db      	mvns	r3, r3
 801541e:	401a      	ands	r2, r3
 8015420:	693b      	ldr	r3, [r7, #16]
 8015422:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015424:	f7fe fb82 	bl	8013b2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015428:	693b      	ldr	r3, [r7, #16]
 801542a:	685a      	ldr	r2, [r3, #4]
 801542c:	4b0a      	ldr	r3, [pc, #40]	@ (8015458 <vPortFree+0xc0>)
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	4413      	add	r3, r2
 8015432:	4a09      	ldr	r2, [pc, #36]	@ (8015458 <vPortFree+0xc0>)
 8015434:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015436:	6938      	ldr	r0, [r7, #16]
 8015438:	f000 f874 	bl	8015524 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801543c:	4b07      	ldr	r3, [pc, #28]	@ (801545c <vPortFree+0xc4>)
 801543e:	681b      	ldr	r3, [r3, #0]
 8015440:	3301      	adds	r3, #1
 8015442:	4a06      	ldr	r2, [pc, #24]	@ (801545c <vPortFree+0xc4>)
 8015444:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015446:	f7fe fb7f 	bl	8013b48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801544a:	bf00      	nop
 801544c:	3718      	adds	r7, #24
 801544e:	46bd      	mov	sp, r7
 8015450:	bd80      	pop	{r7, pc}
 8015452:	bf00      	nop
 8015454:	200078dc 	.word	0x200078dc
 8015458:	200078cc 	.word	0x200078cc
 801545c:	200078d8 	.word	0x200078d8

08015460 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015460:	b480      	push	{r7}
 8015462:	b085      	sub	sp, #20
 8015464:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015466:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801546a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801546c:	4b27      	ldr	r3, [pc, #156]	@ (801550c <prvHeapInit+0xac>)
 801546e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	f003 0307 	and.w	r3, r3, #7
 8015476:	2b00      	cmp	r3, #0
 8015478:	d00c      	beq.n	8015494 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	3307      	adds	r3, #7
 801547e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	f023 0307 	bic.w	r3, r3, #7
 8015486:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015488:	68ba      	ldr	r2, [r7, #8]
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	1ad3      	subs	r3, r2, r3
 801548e:	4a1f      	ldr	r2, [pc, #124]	@ (801550c <prvHeapInit+0xac>)
 8015490:	4413      	add	r3, r2
 8015492:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015494:	68fb      	ldr	r3, [r7, #12]
 8015496:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015498:	4a1d      	ldr	r2, [pc, #116]	@ (8015510 <prvHeapInit+0xb0>)
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801549e:	4b1c      	ldr	r3, [pc, #112]	@ (8015510 <prvHeapInit+0xb0>)
 80154a0:	2200      	movs	r2, #0
 80154a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	68ba      	ldr	r2, [r7, #8]
 80154a8:	4413      	add	r3, r2
 80154aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80154ac:	2208      	movs	r2, #8
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	1a9b      	subs	r3, r3, r2
 80154b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80154b4:	68fb      	ldr	r3, [r7, #12]
 80154b6:	f023 0307 	bic.w	r3, r3, #7
 80154ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	4a15      	ldr	r2, [pc, #84]	@ (8015514 <prvHeapInit+0xb4>)
 80154c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80154c2:	4b14      	ldr	r3, [pc, #80]	@ (8015514 <prvHeapInit+0xb4>)
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	2200      	movs	r2, #0
 80154c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80154ca:	4b12      	ldr	r3, [pc, #72]	@ (8015514 <prvHeapInit+0xb4>)
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	2200      	movs	r2, #0
 80154d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80154d6:	683b      	ldr	r3, [r7, #0]
 80154d8:	68fa      	ldr	r2, [r7, #12]
 80154da:	1ad2      	subs	r2, r2, r3
 80154dc:	683b      	ldr	r3, [r7, #0]
 80154de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80154e0:	4b0c      	ldr	r3, [pc, #48]	@ (8015514 <prvHeapInit+0xb4>)
 80154e2:	681a      	ldr	r2, [r3, #0]
 80154e4:	683b      	ldr	r3, [r7, #0]
 80154e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80154e8:	683b      	ldr	r3, [r7, #0]
 80154ea:	685b      	ldr	r3, [r3, #4]
 80154ec:	4a0a      	ldr	r2, [pc, #40]	@ (8015518 <prvHeapInit+0xb8>)
 80154ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80154f0:	683b      	ldr	r3, [r7, #0]
 80154f2:	685b      	ldr	r3, [r3, #4]
 80154f4:	4a09      	ldr	r2, [pc, #36]	@ (801551c <prvHeapInit+0xbc>)
 80154f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80154f8:	4b09      	ldr	r3, [pc, #36]	@ (8015520 <prvHeapInit+0xc0>)
 80154fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80154fe:	601a      	str	r2, [r3, #0]
}
 8015500:	bf00      	nop
 8015502:	3714      	adds	r7, #20
 8015504:	46bd      	mov	sp, r7
 8015506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801550a:	4770      	bx	lr
 801550c:	20003cc0 	.word	0x20003cc0
 8015510:	200078c0 	.word	0x200078c0
 8015514:	200078c8 	.word	0x200078c8
 8015518:	200078d0 	.word	0x200078d0
 801551c:	200078cc 	.word	0x200078cc
 8015520:	200078dc 	.word	0x200078dc

08015524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015524:	b480      	push	{r7}
 8015526:	b085      	sub	sp, #20
 8015528:	af00      	add	r7, sp, #0
 801552a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801552c:	4b28      	ldr	r3, [pc, #160]	@ (80155d0 <prvInsertBlockIntoFreeList+0xac>)
 801552e:	60fb      	str	r3, [r7, #12]
 8015530:	e002      	b.n	8015538 <prvInsertBlockIntoFreeList+0x14>
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	60fb      	str	r3, [r7, #12]
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	681b      	ldr	r3, [r3, #0]
 801553c:	687a      	ldr	r2, [r7, #4]
 801553e:	429a      	cmp	r2, r3
 8015540:	d8f7      	bhi.n	8015532 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015546:	68fb      	ldr	r3, [r7, #12]
 8015548:	685b      	ldr	r3, [r3, #4]
 801554a:	68ba      	ldr	r2, [r7, #8]
 801554c:	4413      	add	r3, r2
 801554e:	687a      	ldr	r2, [r7, #4]
 8015550:	429a      	cmp	r2, r3
 8015552:	d108      	bne.n	8015566 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	685a      	ldr	r2, [r3, #4]
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	685b      	ldr	r3, [r3, #4]
 801555c:	441a      	add	r2, r3
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	685b      	ldr	r3, [r3, #4]
 801556e:	68ba      	ldr	r2, [r7, #8]
 8015570:	441a      	add	r2, r3
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	681b      	ldr	r3, [r3, #0]
 8015576:	429a      	cmp	r2, r3
 8015578:	d118      	bne.n	80155ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801557a:	68fb      	ldr	r3, [r7, #12]
 801557c:	681a      	ldr	r2, [r3, #0]
 801557e:	4b15      	ldr	r3, [pc, #84]	@ (80155d4 <prvInsertBlockIntoFreeList+0xb0>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	429a      	cmp	r2, r3
 8015584:	d00d      	beq.n	80155a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	685a      	ldr	r2, [r3, #4]
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	685b      	ldr	r3, [r3, #4]
 8015590:	441a      	add	r2, r3
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	681a      	ldr	r2, [r3, #0]
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	601a      	str	r2, [r3, #0]
 80155a0:	e008      	b.n	80155b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80155a2:	4b0c      	ldr	r3, [pc, #48]	@ (80155d4 <prvInsertBlockIntoFreeList+0xb0>)
 80155a4:	681a      	ldr	r2, [r3, #0]
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	601a      	str	r2, [r3, #0]
 80155aa:	e003      	b.n	80155b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	681a      	ldr	r2, [r3, #0]
 80155b0:	687b      	ldr	r3, [r7, #4]
 80155b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80155b4:	68fa      	ldr	r2, [r7, #12]
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	429a      	cmp	r2, r3
 80155ba:	d002      	beq.n	80155c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80155bc:	68fb      	ldr	r3, [r7, #12]
 80155be:	687a      	ldr	r2, [r7, #4]
 80155c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80155c2:	bf00      	nop
 80155c4:	3714      	adds	r7, #20
 80155c6:	46bd      	mov	sp, r7
 80155c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155cc:	4770      	bx	lr
 80155ce:	bf00      	nop
 80155d0:	200078c0 	.word	0x200078c0
 80155d4:	200078c8 	.word	0x200078c8

080155d8 <__cvt>:
 80155d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80155dc:	ec57 6b10 	vmov	r6, r7, d0
 80155e0:	2f00      	cmp	r7, #0
 80155e2:	460c      	mov	r4, r1
 80155e4:	4619      	mov	r1, r3
 80155e6:	463b      	mov	r3, r7
 80155e8:	bfbb      	ittet	lt
 80155ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80155ee:	461f      	movlt	r7, r3
 80155f0:	2300      	movge	r3, #0
 80155f2:	232d      	movlt	r3, #45	@ 0x2d
 80155f4:	700b      	strb	r3, [r1, #0]
 80155f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80155f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80155fc:	4691      	mov	r9, r2
 80155fe:	f023 0820 	bic.w	r8, r3, #32
 8015602:	bfbc      	itt	lt
 8015604:	4632      	movlt	r2, r6
 8015606:	4616      	movlt	r6, r2
 8015608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801560c:	d005      	beq.n	801561a <__cvt+0x42>
 801560e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8015612:	d100      	bne.n	8015616 <__cvt+0x3e>
 8015614:	3401      	adds	r4, #1
 8015616:	2102      	movs	r1, #2
 8015618:	e000      	b.n	801561c <__cvt+0x44>
 801561a:	2103      	movs	r1, #3
 801561c:	ab03      	add	r3, sp, #12
 801561e:	9301      	str	r3, [sp, #4]
 8015620:	ab02      	add	r3, sp, #8
 8015622:	9300      	str	r3, [sp, #0]
 8015624:	ec47 6b10 	vmov	d0, r6, r7
 8015628:	4653      	mov	r3, sl
 801562a:	4622      	mov	r2, r4
 801562c:	f000 fea4 	bl	8016378 <_dtoa_r>
 8015630:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8015634:	4605      	mov	r5, r0
 8015636:	d119      	bne.n	801566c <__cvt+0x94>
 8015638:	f019 0f01 	tst.w	r9, #1
 801563c:	d00e      	beq.n	801565c <__cvt+0x84>
 801563e:	eb00 0904 	add.w	r9, r0, r4
 8015642:	2200      	movs	r2, #0
 8015644:	2300      	movs	r3, #0
 8015646:	4630      	mov	r0, r6
 8015648:	4639      	mov	r1, r7
 801564a:	f7eb fa65 	bl	8000b18 <__aeabi_dcmpeq>
 801564e:	b108      	cbz	r0, 8015654 <__cvt+0x7c>
 8015650:	f8cd 900c 	str.w	r9, [sp, #12]
 8015654:	2230      	movs	r2, #48	@ 0x30
 8015656:	9b03      	ldr	r3, [sp, #12]
 8015658:	454b      	cmp	r3, r9
 801565a:	d31e      	bcc.n	801569a <__cvt+0xc2>
 801565c:	9b03      	ldr	r3, [sp, #12]
 801565e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015660:	1b5b      	subs	r3, r3, r5
 8015662:	4628      	mov	r0, r5
 8015664:	6013      	str	r3, [r2, #0]
 8015666:	b004      	add	sp, #16
 8015668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801566c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015670:	eb00 0904 	add.w	r9, r0, r4
 8015674:	d1e5      	bne.n	8015642 <__cvt+0x6a>
 8015676:	7803      	ldrb	r3, [r0, #0]
 8015678:	2b30      	cmp	r3, #48	@ 0x30
 801567a:	d10a      	bne.n	8015692 <__cvt+0xba>
 801567c:	2200      	movs	r2, #0
 801567e:	2300      	movs	r3, #0
 8015680:	4630      	mov	r0, r6
 8015682:	4639      	mov	r1, r7
 8015684:	f7eb fa48 	bl	8000b18 <__aeabi_dcmpeq>
 8015688:	b918      	cbnz	r0, 8015692 <__cvt+0xba>
 801568a:	f1c4 0401 	rsb	r4, r4, #1
 801568e:	f8ca 4000 	str.w	r4, [sl]
 8015692:	f8da 3000 	ldr.w	r3, [sl]
 8015696:	4499      	add	r9, r3
 8015698:	e7d3      	b.n	8015642 <__cvt+0x6a>
 801569a:	1c59      	adds	r1, r3, #1
 801569c:	9103      	str	r1, [sp, #12]
 801569e:	701a      	strb	r2, [r3, #0]
 80156a0:	e7d9      	b.n	8015656 <__cvt+0x7e>

080156a2 <__exponent>:
 80156a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80156a4:	2900      	cmp	r1, #0
 80156a6:	bfba      	itte	lt
 80156a8:	4249      	neglt	r1, r1
 80156aa:	232d      	movlt	r3, #45	@ 0x2d
 80156ac:	232b      	movge	r3, #43	@ 0x2b
 80156ae:	2909      	cmp	r1, #9
 80156b0:	7002      	strb	r2, [r0, #0]
 80156b2:	7043      	strb	r3, [r0, #1]
 80156b4:	dd29      	ble.n	801570a <__exponent+0x68>
 80156b6:	f10d 0307 	add.w	r3, sp, #7
 80156ba:	461d      	mov	r5, r3
 80156bc:	270a      	movs	r7, #10
 80156be:	461a      	mov	r2, r3
 80156c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80156c4:	fb07 1416 	mls	r4, r7, r6, r1
 80156c8:	3430      	adds	r4, #48	@ 0x30
 80156ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80156ce:	460c      	mov	r4, r1
 80156d0:	2c63      	cmp	r4, #99	@ 0x63
 80156d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80156d6:	4631      	mov	r1, r6
 80156d8:	dcf1      	bgt.n	80156be <__exponent+0x1c>
 80156da:	3130      	adds	r1, #48	@ 0x30
 80156dc:	1e94      	subs	r4, r2, #2
 80156de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80156e2:	1c41      	adds	r1, r0, #1
 80156e4:	4623      	mov	r3, r4
 80156e6:	42ab      	cmp	r3, r5
 80156e8:	d30a      	bcc.n	8015700 <__exponent+0x5e>
 80156ea:	f10d 0309 	add.w	r3, sp, #9
 80156ee:	1a9b      	subs	r3, r3, r2
 80156f0:	42ac      	cmp	r4, r5
 80156f2:	bf88      	it	hi
 80156f4:	2300      	movhi	r3, #0
 80156f6:	3302      	adds	r3, #2
 80156f8:	4403      	add	r3, r0
 80156fa:	1a18      	subs	r0, r3, r0
 80156fc:	b003      	add	sp, #12
 80156fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015700:	f813 6b01 	ldrb.w	r6, [r3], #1
 8015704:	f801 6f01 	strb.w	r6, [r1, #1]!
 8015708:	e7ed      	b.n	80156e6 <__exponent+0x44>
 801570a:	2330      	movs	r3, #48	@ 0x30
 801570c:	3130      	adds	r1, #48	@ 0x30
 801570e:	7083      	strb	r3, [r0, #2]
 8015710:	70c1      	strb	r1, [r0, #3]
 8015712:	1d03      	adds	r3, r0, #4
 8015714:	e7f1      	b.n	80156fa <__exponent+0x58>
	...

08015718 <_printf_float>:
 8015718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801571c:	b08d      	sub	sp, #52	@ 0x34
 801571e:	460c      	mov	r4, r1
 8015720:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8015724:	4616      	mov	r6, r2
 8015726:	461f      	mov	r7, r3
 8015728:	4605      	mov	r5, r0
 801572a:	f000 fcb9 	bl	80160a0 <_localeconv_r>
 801572e:	6803      	ldr	r3, [r0, #0]
 8015730:	9304      	str	r3, [sp, #16]
 8015732:	4618      	mov	r0, r3
 8015734:	f7ea fdc4 	bl	80002c0 <strlen>
 8015738:	2300      	movs	r3, #0
 801573a:	930a      	str	r3, [sp, #40]	@ 0x28
 801573c:	f8d8 3000 	ldr.w	r3, [r8]
 8015740:	9005      	str	r0, [sp, #20]
 8015742:	3307      	adds	r3, #7
 8015744:	f023 0307 	bic.w	r3, r3, #7
 8015748:	f103 0208 	add.w	r2, r3, #8
 801574c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015750:	f8d4 b000 	ldr.w	fp, [r4]
 8015754:	f8c8 2000 	str.w	r2, [r8]
 8015758:	e9d3 8900 	ldrd	r8, r9, [r3]
 801575c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8015760:	9307      	str	r3, [sp, #28]
 8015762:	f8cd 8018 	str.w	r8, [sp, #24]
 8015766:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801576a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801576e:	4b9c      	ldr	r3, [pc, #624]	@ (80159e0 <_printf_float+0x2c8>)
 8015770:	f04f 32ff 	mov.w	r2, #4294967295
 8015774:	f7eb fa02 	bl	8000b7c <__aeabi_dcmpun>
 8015778:	bb70      	cbnz	r0, 80157d8 <_printf_float+0xc0>
 801577a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801577e:	4b98      	ldr	r3, [pc, #608]	@ (80159e0 <_printf_float+0x2c8>)
 8015780:	f04f 32ff 	mov.w	r2, #4294967295
 8015784:	f7eb f9dc 	bl	8000b40 <__aeabi_dcmple>
 8015788:	bb30      	cbnz	r0, 80157d8 <_printf_float+0xc0>
 801578a:	2200      	movs	r2, #0
 801578c:	2300      	movs	r3, #0
 801578e:	4640      	mov	r0, r8
 8015790:	4649      	mov	r1, r9
 8015792:	f7eb f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8015796:	b110      	cbz	r0, 801579e <_printf_float+0x86>
 8015798:	232d      	movs	r3, #45	@ 0x2d
 801579a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801579e:	4a91      	ldr	r2, [pc, #580]	@ (80159e4 <_printf_float+0x2cc>)
 80157a0:	4b91      	ldr	r3, [pc, #580]	@ (80159e8 <_printf_float+0x2d0>)
 80157a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80157a6:	bf8c      	ite	hi
 80157a8:	4690      	movhi	r8, r2
 80157aa:	4698      	movls	r8, r3
 80157ac:	2303      	movs	r3, #3
 80157ae:	6123      	str	r3, [r4, #16]
 80157b0:	f02b 0304 	bic.w	r3, fp, #4
 80157b4:	6023      	str	r3, [r4, #0]
 80157b6:	f04f 0900 	mov.w	r9, #0
 80157ba:	9700      	str	r7, [sp, #0]
 80157bc:	4633      	mov	r3, r6
 80157be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80157c0:	4621      	mov	r1, r4
 80157c2:	4628      	mov	r0, r5
 80157c4:	f000 f9d2 	bl	8015b6c <_printf_common>
 80157c8:	3001      	adds	r0, #1
 80157ca:	f040 808d 	bne.w	80158e8 <_printf_float+0x1d0>
 80157ce:	f04f 30ff 	mov.w	r0, #4294967295
 80157d2:	b00d      	add	sp, #52	@ 0x34
 80157d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157d8:	4642      	mov	r2, r8
 80157da:	464b      	mov	r3, r9
 80157dc:	4640      	mov	r0, r8
 80157de:	4649      	mov	r1, r9
 80157e0:	f7eb f9cc 	bl	8000b7c <__aeabi_dcmpun>
 80157e4:	b140      	cbz	r0, 80157f8 <_printf_float+0xe0>
 80157e6:	464b      	mov	r3, r9
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	bfbc      	itt	lt
 80157ec:	232d      	movlt	r3, #45	@ 0x2d
 80157ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80157f2:	4a7e      	ldr	r2, [pc, #504]	@ (80159ec <_printf_float+0x2d4>)
 80157f4:	4b7e      	ldr	r3, [pc, #504]	@ (80159f0 <_printf_float+0x2d8>)
 80157f6:	e7d4      	b.n	80157a2 <_printf_float+0x8a>
 80157f8:	6863      	ldr	r3, [r4, #4]
 80157fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80157fe:	9206      	str	r2, [sp, #24]
 8015800:	1c5a      	adds	r2, r3, #1
 8015802:	d13b      	bne.n	801587c <_printf_float+0x164>
 8015804:	2306      	movs	r3, #6
 8015806:	6063      	str	r3, [r4, #4]
 8015808:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801580c:	2300      	movs	r3, #0
 801580e:	6022      	str	r2, [r4, #0]
 8015810:	9303      	str	r3, [sp, #12]
 8015812:	ab0a      	add	r3, sp, #40	@ 0x28
 8015814:	e9cd a301 	strd	sl, r3, [sp, #4]
 8015818:	ab09      	add	r3, sp, #36	@ 0x24
 801581a:	9300      	str	r3, [sp, #0]
 801581c:	6861      	ldr	r1, [r4, #4]
 801581e:	ec49 8b10 	vmov	d0, r8, r9
 8015822:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8015826:	4628      	mov	r0, r5
 8015828:	f7ff fed6 	bl	80155d8 <__cvt>
 801582c:	9b06      	ldr	r3, [sp, #24]
 801582e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015830:	2b47      	cmp	r3, #71	@ 0x47
 8015832:	4680      	mov	r8, r0
 8015834:	d129      	bne.n	801588a <_printf_float+0x172>
 8015836:	1cc8      	adds	r0, r1, #3
 8015838:	db02      	blt.n	8015840 <_printf_float+0x128>
 801583a:	6863      	ldr	r3, [r4, #4]
 801583c:	4299      	cmp	r1, r3
 801583e:	dd41      	ble.n	80158c4 <_printf_float+0x1ac>
 8015840:	f1aa 0a02 	sub.w	sl, sl, #2
 8015844:	fa5f fa8a 	uxtb.w	sl, sl
 8015848:	3901      	subs	r1, #1
 801584a:	4652      	mov	r2, sl
 801584c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015850:	9109      	str	r1, [sp, #36]	@ 0x24
 8015852:	f7ff ff26 	bl	80156a2 <__exponent>
 8015856:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015858:	1813      	adds	r3, r2, r0
 801585a:	2a01      	cmp	r2, #1
 801585c:	4681      	mov	r9, r0
 801585e:	6123      	str	r3, [r4, #16]
 8015860:	dc02      	bgt.n	8015868 <_printf_float+0x150>
 8015862:	6822      	ldr	r2, [r4, #0]
 8015864:	07d2      	lsls	r2, r2, #31
 8015866:	d501      	bpl.n	801586c <_printf_float+0x154>
 8015868:	3301      	adds	r3, #1
 801586a:	6123      	str	r3, [r4, #16]
 801586c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8015870:	2b00      	cmp	r3, #0
 8015872:	d0a2      	beq.n	80157ba <_printf_float+0xa2>
 8015874:	232d      	movs	r3, #45	@ 0x2d
 8015876:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801587a:	e79e      	b.n	80157ba <_printf_float+0xa2>
 801587c:	9a06      	ldr	r2, [sp, #24]
 801587e:	2a47      	cmp	r2, #71	@ 0x47
 8015880:	d1c2      	bne.n	8015808 <_printf_float+0xf0>
 8015882:	2b00      	cmp	r3, #0
 8015884:	d1c0      	bne.n	8015808 <_printf_float+0xf0>
 8015886:	2301      	movs	r3, #1
 8015888:	e7bd      	b.n	8015806 <_printf_float+0xee>
 801588a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801588e:	d9db      	bls.n	8015848 <_printf_float+0x130>
 8015890:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8015894:	d118      	bne.n	80158c8 <_printf_float+0x1b0>
 8015896:	2900      	cmp	r1, #0
 8015898:	6863      	ldr	r3, [r4, #4]
 801589a:	dd0b      	ble.n	80158b4 <_printf_float+0x19c>
 801589c:	6121      	str	r1, [r4, #16]
 801589e:	b913      	cbnz	r3, 80158a6 <_printf_float+0x18e>
 80158a0:	6822      	ldr	r2, [r4, #0]
 80158a2:	07d0      	lsls	r0, r2, #31
 80158a4:	d502      	bpl.n	80158ac <_printf_float+0x194>
 80158a6:	3301      	adds	r3, #1
 80158a8:	440b      	add	r3, r1
 80158aa:	6123      	str	r3, [r4, #16]
 80158ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80158ae:	f04f 0900 	mov.w	r9, #0
 80158b2:	e7db      	b.n	801586c <_printf_float+0x154>
 80158b4:	b913      	cbnz	r3, 80158bc <_printf_float+0x1a4>
 80158b6:	6822      	ldr	r2, [r4, #0]
 80158b8:	07d2      	lsls	r2, r2, #31
 80158ba:	d501      	bpl.n	80158c0 <_printf_float+0x1a8>
 80158bc:	3302      	adds	r3, #2
 80158be:	e7f4      	b.n	80158aa <_printf_float+0x192>
 80158c0:	2301      	movs	r3, #1
 80158c2:	e7f2      	b.n	80158aa <_printf_float+0x192>
 80158c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80158c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80158ca:	4299      	cmp	r1, r3
 80158cc:	db05      	blt.n	80158da <_printf_float+0x1c2>
 80158ce:	6823      	ldr	r3, [r4, #0]
 80158d0:	6121      	str	r1, [r4, #16]
 80158d2:	07d8      	lsls	r0, r3, #31
 80158d4:	d5ea      	bpl.n	80158ac <_printf_float+0x194>
 80158d6:	1c4b      	adds	r3, r1, #1
 80158d8:	e7e7      	b.n	80158aa <_printf_float+0x192>
 80158da:	2900      	cmp	r1, #0
 80158dc:	bfd4      	ite	le
 80158de:	f1c1 0202 	rsble	r2, r1, #2
 80158e2:	2201      	movgt	r2, #1
 80158e4:	4413      	add	r3, r2
 80158e6:	e7e0      	b.n	80158aa <_printf_float+0x192>
 80158e8:	6823      	ldr	r3, [r4, #0]
 80158ea:	055a      	lsls	r2, r3, #21
 80158ec:	d407      	bmi.n	80158fe <_printf_float+0x1e6>
 80158ee:	6923      	ldr	r3, [r4, #16]
 80158f0:	4642      	mov	r2, r8
 80158f2:	4631      	mov	r1, r6
 80158f4:	4628      	mov	r0, r5
 80158f6:	47b8      	blx	r7
 80158f8:	3001      	adds	r0, #1
 80158fa:	d12b      	bne.n	8015954 <_printf_float+0x23c>
 80158fc:	e767      	b.n	80157ce <_printf_float+0xb6>
 80158fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015902:	f240 80dd 	bls.w	8015ac0 <_printf_float+0x3a8>
 8015906:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801590a:	2200      	movs	r2, #0
 801590c:	2300      	movs	r3, #0
 801590e:	f7eb f903 	bl	8000b18 <__aeabi_dcmpeq>
 8015912:	2800      	cmp	r0, #0
 8015914:	d033      	beq.n	801597e <_printf_float+0x266>
 8015916:	4a37      	ldr	r2, [pc, #220]	@ (80159f4 <_printf_float+0x2dc>)
 8015918:	2301      	movs	r3, #1
 801591a:	4631      	mov	r1, r6
 801591c:	4628      	mov	r0, r5
 801591e:	47b8      	blx	r7
 8015920:	3001      	adds	r0, #1
 8015922:	f43f af54 	beq.w	80157ce <_printf_float+0xb6>
 8015926:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801592a:	4543      	cmp	r3, r8
 801592c:	db02      	blt.n	8015934 <_printf_float+0x21c>
 801592e:	6823      	ldr	r3, [r4, #0]
 8015930:	07d8      	lsls	r0, r3, #31
 8015932:	d50f      	bpl.n	8015954 <_printf_float+0x23c>
 8015934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015938:	4631      	mov	r1, r6
 801593a:	4628      	mov	r0, r5
 801593c:	47b8      	blx	r7
 801593e:	3001      	adds	r0, #1
 8015940:	f43f af45 	beq.w	80157ce <_printf_float+0xb6>
 8015944:	f04f 0900 	mov.w	r9, #0
 8015948:	f108 38ff 	add.w	r8, r8, #4294967295
 801594c:	f104 0a1a 	add.w	sl, r4, #26
 8015950:	45c8      	cmp	r8, r9
 8015952:	dc09      	bgt.n	8015968 <_printf_float+0x250>
 8015954:	6823      	ldr	r3, [r4, #0]
 8015956:	079b      	lsls	r3, r3, #30
 8015958:	f100 8103 	bmi.w	8015b62 <_printf_float+0x44a>
 801595c:	68e0      	ldr	r0, [r4, #12]
 801595e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015960:	4298      	cmp	r0, r3
 8015962:	bfb8      	it	lt
 8015964:	4618      	movlt	r0, r3
 8015966:	e734      	b.n	80157d2 <_printf_float+0xba>
 8015968:	2301      	movs	r3, #1
 801596a:	4652      	mov	r2, sl
 801596c:	4631      	mov	r1, r6
 801596e:	4628      	mov	r0, r5
 8015970:	47b8      	blx	r7
 8015972:	3001      	adds	r0, #1
 8015974:	f43f af2b 	beq.w	80157ce <_printf_float+0xb6>
 8015978:	f109 0901 	add.w	r9, r9, #1
 801597c:	e7e8      	b.n	8015950 <_printf_float+0x238>
 801597e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015980:	2b00      	cmp	r3, #0
 8015982:	dc39      	bgt.n	80159f8 <_printf_float+0x2e0>
 8015984:	4a1b      	ldr	r2, [pc, #108]	@ (80159f4 <_printf_float+0x2dc>)
 8015986:	2301      	movs	r3, #1
 8015988:	4631      	mov	r1, r6
 801598a:	4628      	mov	r0, r5
 801598c:	47b8      	blx	r7
 801598e:	3001      	adds	r0, #1
 8015990:	f43f af1d 	beq.w	80157ce <_printf_float+0xb6>
 8015994:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8015998:	ea59 0303 	orrs.w	r3, r9, r3
 801599c:	d102      	bne.n	80159a4 <_printf_float+0x28c>
 801599e:	6823      	ldr	r3, [r4, #0]
 80159a0:	07d9      	lsls	r1, r3, #31
 80159a2:	d5d7      	bpl.n	8015954 <_printf_float+0x23c>
 80159a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80159a8:	4631      	mov	r1, r6
 80159aa:	4628      	mov	r0, r5
 80159ac:	47b8      	blx	r7
 80159ae:	3001      	adds	r0, #1
 80159b0:	f43f af0d 	beq.w	80157ce <_printf_float+0xb6>
 80159b4:	f04f 0a00 	mov.w	sl, #0
 80159b8:	f104 0b1a 	add.w	fp, r4, #26
 80159bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159be:	425b      	negs	r3, r3
 80159c0:	4553      	cmp	r3, sl
 80159c2:	dc01      	bgt.n	80159c8 <_printf_float+0x2b0>
 80159c4:	464b      	mov	r3, r9
 80159c6:	e793      	b.n	80158f0 <_printf_float+0x1d8>
 80159c8:	2301      	movs	r3, #1
 80159ca:	465a      	mov	r2, fp
 80159cc:	4631      	mov	r1, r6
 80159ce:	4628      	mov	r0, r5
 80159d0:	47b8      	blx	r7
 80159d2:	3001      	adds	r0, #1
 80159d4:	f43f aefb 	beq.w	80157ce <_printf_float+0xb6>
 80159d8:	f10a 0a01 	add.w	sl, sl, #1
 80159dc:	e7ee      	b.n	80159bc <_printf_float+0x2a4>
 80159de:	bf00      	nop
 80159e0:	7fefffff 	.word	0x7fefffff
 80159e4:	08018314 	.word	0x08018314
 80159e8:	08018310 	.word	0x08018310
 80159ec:	0801831c 	.word	0x0801831c
 80159f0:	08018318 	.word	0x08018318
 80159f4:	08018320 	.word	0x08018320
 80159f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80159fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80159fe:	4553      	cmp	r3, sl
 8015a00:	bfa8      	it	ge
 8015a02:	4653      	movge	r3, sl
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	4699      	mov	r9, r3
 8015a08:	dc36      	bgt.n	8015a78 <_printf_float+0x360>
 8015a0a:	f04f 0b00 	mov.w	fp, #0
 8015a0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015a12:	f104 021a 	add.w	r2, r4, #26
 8015a16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015a18:	9306      	str	r3, [sp, #24]
 8015a1a:	eba3 0309 	sub.w	r3, r3, r9
 8015a1e:	455b      	cmp	r3, fp
 8015a20:	dc31      	bgt.n	8015a86 <_printf_float+0x36e>
 8015a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a24:	459a      	cmp	sl, r3
 8015a26:	dc3a      	bgt.n	8015a9e <_printf_float+0x386>
 8015a28:	6823      	ldr	r3, [r4, #0]
 8015a2a:	07da      	lsls	r2, r3, #31
 8015a2c:	d437      	bmi.n	8015a9e <_printf_float+0x386>
 8015a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a30:	ebaa 0903 	sub.w	r9, sl, r3
 8015a34:	9b06      	ldr	r3, [sp, #24]
 8015a36:	ebaa 0303 	sub.w	r3, sl, r3
 8015a3a:	4599      	cmp	r9, r3
 8015a3c:	bfa8      	it	ge
 8015a3e:	4699      	movge	r9, r3
 8015a40:	f1b9 0f00 	cmp.w	r9, #0
 8015a44:	dc33      	bgt.n	8015aae <_printf_float+0x396>
 8015a46:	f04f 0800 	mov.w	r8, #0
 8015a4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015a4e:	f104 0b1a 	add.w	fp, r4, #26
 8015a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a54:	ebaa 0303 	sub.w	r3, sl, r3
 8015a58:	eba3 0309 	sub.w	r3, r3, r9
 8015a5c:	4543      	cmp	r3, r8
 8015a5e:	f77f af79 	ble.w	8015954 <_printf_float+0x23c>
 8015a62:	2301      	movs	r3, #1
 8015a64:	465a      	mov	r2, fp
 8015a66:	4631      	mov	r1, r6
 8015a68:	4628      	mov	r0, r5
 8015a6a:	47b8      	blx	r7
 8015a6c:	3001      	adds	r0, #1
 8015a6e:	f43f aeae 	beq.w	80157ce <_printf_float+0xb6>
 8015a72:	f108 0801 	add.w	r8, r8, #1
 8015a76:	e7ec      	b.n	8015a52 <_printf_float+0x33a>
 8015a78:	4642      	mov	r2, r8
 8015a7a:	4631      	mov	r1, r6
 8015a7c:	4628      	mov	r0, r5
 8015a7e:	47b8      	blx	r7
 8015a80:	3001      	adds	r0, #1
 8015a82:	d1c2      	bne.n	8015a0a <_printf_float+0x2f2>
 8015a84:	e6a3      	b.n	80157ce <_printf_float+0xb6>
 8015a86:	2301      	movs	r3, #1
 8015a88:	4631      	mov	r1, r6
 8015a8a:	4628      	mov	r0, r5
 8015a8c:	9206      	str	r2, [sp, #24]
 8015a8e:	47b8      	blx	r7
 8015a90:	3001      	adds	r0, #1
 8015a92:	f43f ae9c 	beq.w	80157ce <_printf_float+0xb6>
 8015a96:	9a06      	ldr	r2, [sp, #24]
 8015a98:	f10b 0b01 	add.w	fp, fp, #1
 8015a9c:	e7bb      	b.n	8015a16 <_printf_float+0x2fe>
 8015a9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015aa2:	4631      	mov	r1, r6
 8015aa4:	4628      	mov	r0, r5
 8015aa6:	47b8      	blx	r7
 8015aa8:	3001      	adds	r0, #1
 8015aaa:	d1c0      	bne.n	8015a2e <_printf_float+0x316>
 8015aac:	e68f      	b.n	80157ce <_printf_float+0xb6>
 8015aae:	9a06      	ldr	r2, [sp, #24]
 8015ab0:	464b      	mov	r3, r9
 8015ab2:	4442      	add	r2, r8
 8015ab4:	4631      	mov	r1, r6
 8015ab6:	4628      	mov	r0, r5
 8015ab8:	47b8      	blx	r7
 8015aba:	3001      	adds	r0, #1
 8015abc:	d1c3      	bne.n	8015a46 <_printf_float+0x32e>
 8015abe:	e686      	b.n	80157ce <_printf_float+0xb6>
 8015ac0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015ac4:	f1ba 0f01 	cmp.w	sl, #1
 8015ac8:	dc01      	bgt.n	8015ace <_printf_float+0x3b6>
 8015aca:	07db      	lsls	r3, r3, #31
 8015acc:	d536      	bpl.n	8015b3c <_printf_float+0x424>
 8015ace:	2301      	movs	r3, #1
 8015ad0:	4642      	mov	r2, r8
 8015ad2:	4631      	mov	r1, r6
 8015ad4:	4628      	mov	r0, r5
 8015ad6:	47b8      	blx	r7
 8015ad8:	3001      	adds	r0, #1
 8015ada:	f43f ae78 	beq.w	80157ce <_printf_float+0xb6>
 8015ade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ae2:	4631      	mov	r1, r6
 8015ae4:	4628      	mov	r0, r5
 8015ae6:	47b8      	blx	r7
 8015ae8:	3001      	adds	r0, #1
 8015aea:	f43f ae70 	beq.w	80157ce <_printf_float+0xb6>
 8015aee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015af2:	2200      	movs	r2, #0
 8015af4:	2300      	movs	r3, #0
 8015af6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015afa:	f7eb f80d 	bl	8000b18 <__aeabi_dcmpeq>
 8015afe:	b9c0      	cbnz	r0, 8015b32 <_printf_float+0x41a>
 8015b00:	4653      	mov	r3, sl
 8015b02:	f108 0201 	add.w	r2, r8, #1
 8015b06:	4631      	mov	r1, r6
 8015b08:	4628      	mov	r0, r5
 8015b0a:	47b8      	blx	r7
 8015b0c:	3001      	adds	r0, #1
 8015b0e:	d10c      	bne.n	8015b2a <_printf_float+0x412>
 8015b10:	e65d      	b.n	80157ce <_printf_float+0xb6>
 8015b12:	2301      	movs	r3, #1
 8015b14:	465a      	mov	r2, fp
 8015b16:	4631      	mov	r1, r6
 8015b18:	4628      	mov	r0, r5
 8015b1a:	47b8      	blx	r7
 8015b1c:	3001      	adds	r0, #1
 8015b1e:	f43f ae56 	beq.w	80157ce <_printf_float+0xb6>
 8015b22:	f108 0801 	add.w	r8, r8, #1
 8015b26:	45d0      	cmp	r8, sl
 8015b28:	dbf3      	blt.n	8015b12 <_printf_float+0x3fa>
 8015b2a:	464b      	mov	r3, r9
 8015b2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015b30:	e6df      	b.n	80158f2 <_printf_float+0x1da>
 8015b32:	f04f 0800 	mov.w	r8, #0
 8015b36:	f104 0b1a 	add.w	fp, r4, #26
 8015b3a:	e7f4      	b.n	8015b26 <_printf_float+0x40e>
 8015b3c:	2301      	movs	r3, #1
 8015b3e:	4642      	mov	r2, r8
 8015b40:	e7e1      	b.n	8015b06 <_printf_float+0x3ee>
 8015b42:	2301      	movs	r3, #1
 8015b44:	464a      	mov	r2, r9
 8015b46:	4631      	mov	r1, r6
 8015b48:	4628      	mov	r0, r5
 8015b4a:	47b8      	blx	r7
 8015b4c:	3001      	adds	r0, #1
 8015b4e:	f43f ae3e 	beq.w	80157ce <_printf_float+0xb6>
 8015b52:	f108 0801 	add.w	r8, r8, #1
 8015b56:	68e3      	ldr	r3, [r4, #12]
 8015b58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015b5a:	1a5b      	subs	r3, r3, r1
 8015b5c:	4543      	cmp	r3, r8
 8015b5e:	dcf0      	bgt.n	8015b42 <_printf_float+0x42a>
 8015b60:	e6fc      	b.n	801595c <_printf_float+0x244>
 8015b62:	f04f 0800 	mov.w	r8, #0
 8015b66:	f104 0919 	add.w	r9, r4, #25
 8015b6a:	e7f4      	b.n	8015b56 <_printf_float+0x43e>

08015b6c <_printf_common>:
 8015b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b70:	4616      	mov	r6, r2
 8015b72:	4698      	mov	r8, r3
 8015b74:	688a      	ldr	r2, [r1, #8]
 8015b76:	690b      	ldr	r3, [r1, #16]
 8015b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015b7c:	4293      	cmp	r3, r2
 8015b7e:	bfb8      	it	lt
 8015b80:	4613      	movlt	r3, r2
 8015b82:	6033      	str	r3, [r6, #0]
 8015b84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015b88:	4607      	mov	r7, r0
 8015b8a:	460c      	mov	r4, r1
 8015b8c:	b10a      	cbz	r2, 8015b92 <_printf_common+0x26>
 8015b8e:	3301      	adds	r3, #1
 8015b90:	6033      	str	r3, [r6, #0]
 8015b92:	6823      	ldr	r3, [r4, #0]
 8015b94:	0699      	lsls	r1, r3, #26
 8015b96:	bf42      	ittt	mi
 8015b98:	6833      	ldrmi	r3, [r6, #0]
 8015b9a:	3302      	addmi	r3, #2
 8015b9c:	6033      	strmi	r3, [r6, #0]
 8015b9e:	6825      	ldr	r5, [r4, #0]
 8015ba0:	f015 0506 	ands.w	r5, r5, #6
 8015ba4:	d106      	bne.n	8015bb4 <_printf_common+0x48>
 8015ba6:	f104 0a19 	add.w	sl, r4, #25
 8015baa:	68e3      	ldr	r3, [r4, #12]
 8015bac:	6832      	ldr	r2, [r6, #0]
 8015bae:	1a9b      	subs	r3, r3, r2
 8015bb0:	42ab      	cmp	r3, r5
 8015bb2:	dc26      	bgt.n	8015c02 <_printf_common+0x96>
 8015bb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015bb8:	6822      	ldr	r2, [r4, #0]
 8015bba:	3b00      	subs	r3, #0
 8015bbc:	bf18      	it	ne
 8015bbe:	2301      	movne	r3, #1
 8015bc0:	0692      	lsls	r2, r2, #26
 8015bc2:	d42b      	bmi.n	8015c1c <_printf_common+0xb0>
 8015bc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015bc8:	4641      	mov	r1, r8
 8015bca:	4638      	mov	r0, r7
 8015bcc:	47c8      	blx	r9
 8015bce:	3001      	adds	r0, #1
 8015bd0:	d01e      	beq.n	8015c10 <_printf_common+0xa4>
 8015bd2:	6823      	ldr	r3, [r4, #0]
 8015bd4:	6922      	ldr	r2, [r4, #16]
 8015bd6:	f003 0306 	and.w	r3, r3, #6
 8015bda:	2b04      	cmp	r3, #4
 8015bdc:	bf02      	ittt	eq
 8015bde:	68e5      	ldreq	r5, [r4, #12]
 8015be0:	6833      	ldreq	r3, [r6, #0]
 8015be2:	1aed      	subeq	r5, r5, r3
 8015be4:	68a3      	ldr	r3, [r4, #8]
 8015be6:	bf0c      	ite	eq
 8015be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015bec:	2500      	movne	r5, #0
 8015bee:	4293      	cmp	r3, r2
 8015bf0:	bfc4      	itt	gt
 8015bf2:	1a9b      	subgt	r3, r3, r2
 8015bf4:	18ed      	addgt	r5, r5, r3
 8015bf6:	2600      	movs	r6, #0
 8015bf8:	341a      	adds	r4, #26
 8015bfa:	42b5      	cmp	r5, r6
 8015bfc:	d11a      	bne.n	8015c34 <_printf_common+0xc8>
 8015bfe:	2000      	movs	r0, #0
 8015c00:	e008      	b.n	8015c14 <_printf_common+0xa8>
 8015c02:	2301      	movs	r3, #1
 8015c04:	4652      	mov	r2, sl
 8015c06:	4641      	mov	r1, r8
 8015c08:	4638      	mov	r0, r7
 8015c0a:	47c8      	blx	r9
 8015c0c:	3001      	adds	r0, #1
 8015c0e:	d103      	bne.n	8015c18 <_printf_common+0xac>
 8015c10:	f04f 30ff 	mov.w	r0, #4294967295
 8015c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c18:	3501      	adds	r5, #1
 8015c1a:	e7c6      	b.n	8015baa <_printf_common+0x3e>
 8015c1c:	18e1      	adds	r1, r4, r3
 8015c1e:	1c5a      	adds	r2, r3, #1
 8015c20:	2030      	movs	r0, #48	@ 0x30
 8015c22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015c26:	4422      	add	r2, r4
 8015c28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015c2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015c30:	3302      	adds	r3, #2
 8015c32:	e7c7      	b.n	8015bc4 <_printf_common+0x58>
 8015c34:	2301      	movs	r3, #1
 8015c36:	4622      	mov	r2, r4
 8015c38:	4641      	mov	r1, r8
 8015c3a:	4638      	mov	r0, r7
 8015c3c:	47c8      	blx	r9
 8015c3e:	3001      	adds	r0, #1
 8015c40:	d0e6      	beq.n	8015c10 <_printf_common+0xa4>
 8015c42:	3601      	adds	r6, #1
 8015c44:	e7d9      	b.n	8015bfa <_printf_common+0x8e>
	...

08015c48 <_printf_i>:
 8015c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015c4c:	7e0f      	ldrb	r7, [r1, #24]
 8015c4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015c50:	2f78      	cmp	r7, #120	@ 0x78
 8015c52:	4691      	mov	r9, r2
 8015c54:	4680      	mov	r8, r0
 8015c56:	460c      	mov	r4, r1
 8015c58:	469a      	mov	sl, r3
 8015c5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015c5e:	d807      	bhi.n	8015c70 <_printf_i+0x28>
 8015c60:	2f62      	cmp	r7, #98	@ 0x62
 8015c62:	d80a      	bhi.n	8015c7a <_printf_i+0x32>
 8015c64:	2f00      	cmp	r7, #0
 8015c66:	f000 80d1 	beq.w	8015e0c <_printf_i+0x1c4>
 8015c6a:	2f58      	cmp	r7, #88	@ 0x58
 8015c6c:	f000 80b8 	beq.w	8015de0 <_printf_i+0x198>
 8015c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015c74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015c78:	e03a      	b.n	8015cf0 <_printf_i+0xa8>
 8015c7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015c7e:	2b15      	cmp	r3, #21
 8015c80:	d8f6      	bhi.n	8015c70 <_printf_i+0x28>
 8015c82:	a101      	add	r1, pc, #4	@ (adr r1, 8015c88 <_printf_i+0x40>)
 8015c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015c88:	08015ce1 	.word	0x08015ce1
 8015c8c:	08015cf5 	.word	0x08015cf5
 8015c90:	08015c71 	.word	0x08015c71
 8015c94:	08015c71 	.word	0x08015c71
 8015c98:	08015c71 	.word	0x08015c71
 8015c9c:	08015c71 	.word	0x08015c71
 8015ca0:	08015cf5 	.word	0x08015cf5
 8015ca4:	08015c71 	.word	0x08015c71
 8015ca8:	08015c71 	.word	0x08015c71
 8015cac:	08015c71 	.word	0x08015c71
 8015cb0:	08015c71 	.word	0x08015c71
 8015cb4:	08015df3 	.word	0x08015df3
 8015cb8:	08015d1f 	.word	0x08015d1f
 8015cbc:	08015dad 	.word	0x08015dad
 8015cc0:	08015c71 	.word	0x08015c71
 8015cc4:	08015c71 	.word	0x08015c71
 8015cc8:	08015e15 	.word	0x08015e15
 8015ccc:	08015c71 	.word	0x08015c71
 8015cd0:	08015d1f 	.word	0x08015d1f
 8015cd4:	08015c71 	.word	0x08015c71
 8015cd8:	08015c71 	.word	0x08015c71
 8015cdc:	08015db5 	.word	0x08015db5
 8015ce0:	6833      	ldr	r3, [r6, #0]
 8015ce2:	1d1a      	adds	r2, r3, #4
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	6032      	str	r2, [r6, #0]
 8015ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015cec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015cf0:	2301      	movs	r3, #1
 8015cf2:	e09c      	b.n	8015e2e <_printf_i+0x1e6>
 8015cf4:	6833      	ldr	r3, [r6, #0]
 8015cf6:	6820      	ldr	r0, [r4, #0]
 8015cf8:	1d19      	adds	r1, r3, #4
 8015cfa:	6031      	str	r1, [r6, #0]
 8015cfc:	0606      	lsls	r6, r0, #24
 8015cfe:	d501      	bpl.n	8015d04 <_printf_i+0xbc>
 8015d00:	681d      	ldr	r5, [r3, #0]
 8015d02:	e003      	b.n	8015d0c <_printf_i+0xc4>
 8015d04:	0645      	lsls	r5, r0, #25
 8015d06:	d5fb      	bpl.n	8015d00 <_printf_i+0xb8>
 8015d08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015d0c:	2d00      	cmp	r5, #0
 8015d0e:	da03      	bge.n	8015d18 <_printf_i+0xd0>
 8015d10:	232d      	movs	r3, #45	@ 0x2d
 8015d12:	426d      	negs	r5, r5
 8015d14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015d18:	4858      	ldr	r0, [pc, #352]	@ (8015e7c <_printf_i+0x234>)
 8015d1a:	230a      	movs	r3, #10
 8015d1c:	e011      	b.n	8015d42 <_printf_i+0xfa>
 8015d1e:	6821      	ldr	r1, [r4, #0]
 8015d20:	6833      	ldr	r3, [r6, #0]
 8015d22:	0608      	lsls	r0, r1, #24
 8015d24:	f853 5b04 	ldr.w	r5, [r3], #4
 8015d28:	d402      	bmi.n	8015d30 <_printf_i+0xe8>
 8015d2a:	0649      	lsls	r1, r1, #25
 8015d2c:	bf48      	it	mi
 8015d2e:	b2ad      	uxthmi	r5, r5
 8015d30:	2f6f      	cmp	r7, #111	@ 0x6f
 8015d32:	4852      	ldr	r0, [pc, #328]	@ (8015e7c <_printf_i+0x234>)
 8015d34:	6033      	str	r3, [r6, #0]
 8015d36:	bf14      	ite	ne
 8015d38:	230a      	movne	r3, #10
 8015d3a:	2308      	moveq	r3, #8
 8015d3c:	2100      	movs	r1, #0
 8015d3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015d42:	6866      	ldr	r6, [r4, #4]
 8015d44:	60a6      	str	r6, [r4, #8]
 8015d46:	2e00      	cmp	r6, #0
 8015d48:	db05      	blt.n	8015d56 <_printf_i+0x10e>
 8015d4a:	6821      	ldr	r1, [r4, #0]
 8015d4c:	432e      	orrs	r6, r5
 8015d4e:	f021 0104 	bic.w	r1, r1, #4
 8015d52:	6021      	str	r1, [r4, #0]
 8015d54:	d04b      	beq.n	8015dee <_printf_i+0x1a6>
 8015d56:	4616      	mov	r6, r2
 8015d58:	fbb5 f1f3 	udiv	r1, r5, r3
 8015d5c:	fb03 5711 	mls	r7, r3, r1, r5
 8015d60:	5dc7      	ldrb	r7, [r0, r7]
 8015d62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015d66:	462f      	mov	r7, r5
 8015d68:	42bb      	cmp	r3, r7
 8015d6a:	460d      	mov	r5, r1
 8015d6c:	d9f4      	bls.n	8015d58 <_printf_i+0x110>
 8015d6e:	2b08      	cmp	r3, #8
 8015d70:	d10b      	bne.n	8015d8a <_printf_i+0x142>
 8015d72:	6823      	ldr	r3, [r4, #0]
 8015d74:	07df      	lsls	r7, r3, #31
 8015d76:	d508      	bpl.n	8015d8a <_printf_i+0x142>
 8015d78:	6923      	ldr	r3, [r4, #16]
 8015d7a:	6861      	ldr	r1, [r4, #4]
 8015d7c:	4299      	cmp	r1, r3
 8015d7e:	bfde      	ittt	le
 8015d80:	2330      	movle	r3, #48	@ 0x30
 8015d82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015d86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015d8a:	1b92      	subs	r2, r2, r6
 8015d8c:	6122      	str	r2, [r4, #16]
 8015d8e:	f8cd a000 	str.w	sl, [sp]
 8015d92:	464b      	mov	r3, r9
 8015d94:	aa03      	add	r2, sp, #12
 8015d96:	4621      	mov	r1, r4
 8015d98:	4640      	mov	r0, r8
 8015d9a:	f7ff fee7 	bl	8015b6c <_printf_common>
 8015d9e:	3001      	adds	r0, #1
 8015da0:	d14a      	bne.n	8015e38 <_printf_i+0x1f0>
 8015da2:	f04f 30ff 	mov.w	r0, #4294967295
 8015da6:	b004      	add	sp, #16
 8015da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015dac:	6823      	ldr	r3, [r4, #0]
 8015dae:	f043 0320 	orr.w	r3, r3, #32
 8015db2:	6023      	str	r3, [r4, #0]
 8015db4:	4832      	ldr	r0, [pc, #200]	@ (8015e80 <_printf_i+0x238>)
 8015db6:	2778      	movs	r7, #120	@ 0x78
 8015db8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015dbc:	6823      	ldr	r3, [r4, #0]
 8015dbe:	6831      	ldr	r1, [r6, #0]
 8015dc0:	061f      	lsls	r7, r3, #24
 8015dc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8015dc6:	d402      	bmi.n	8015dce <_printf_i+0x186>
 8015dc8:	065f      	lsls	r7, r3, #25
 8015dca:	bf48      	it	mi
 8015dcc:	b2ad      	uxthmi	r5, r5
 8015dce:	6031      	str	r1, [r6, #0]
 8015dd0:	07d9      	lsls	r1, r3, #31
 8015dd2:	bf44      	itt	mi
 8015dd4:	f043 0320 	orrmi.w	r3, r3, #32
 8015dd8:	6023      	strmi	r3, [r4, #0]
 8015dda:	b11d      	cbz	r5, 8015de4 <_printf_i+0x19c>
 8015ddc:	2310      	movs	r3, #16
 8015dde:	e7ad      	b.n	8015d3c <_printf_i+0xf4>
 8015de0:	4826      	ldr	r0, [pc, #152]	@ (8015e7c <_printf_i+0x234>)
 8015de2:	e7e9      	b.n	8015db8 <_printf_i+0x170>
 8015de4:	6823      	ldr	r3, [r4, #0]
 8015de6:	f023 0320 	bic.w	r3, r3, #32
 8015dea:	6023      	str	r3, [r4, #0]
 8015dec:	e7f6      	b.n	8015ddc <_printf_i+0x194>
 8015dee:	4616      	mov	r6, r2
 8015df0:	e7bd      	b.n	8015d6e <_printf_i+0x126>
 8015df2:	6833      	ldr	r3, [r6, #0]
 8015df4:	6825      	ldr	r5, [r4, #0]
 8015df6:	6961      	ldr	r1, [r4, #20]
 8015df8:	1d18      	adds	r0, r3, #4
 8015dfa:	6030      	str	r0, [r6, #0]
 8015dfc:	062e      	lsls	r6, r5, #24
 8015dfe:	681b      	ldr	r3, [r3, #0]
 8015e00:	d501      	bpl.n	8015e06 <_printf_i+0x1be>
 8015e02:	6019      	str	r1, [r3, #0]
 8015e04:	e002      	b.n	8015e0c <_printf_i+0x1c4>
 8015e06:	0668      	lsls	r0, r5, #25
 8015e08:	d5fb      	bpl.n	8015e02 <_printf_i+0x1ba>
 8015e0a:	8019      	strh	r1, [r3, #0]
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	6123      	str	r3, [r4, #16]
 8015e10:	4616      	mov	r6, r2
 8015e12:	e7bc      	b.n	8015d8e <_printf_i+0x146>
 8015e14:	6833      	ldr	r3, [r6, #0]
 8015e16:	1d1a      	adds	r2, r3, #4
 8015e18:	6032      	str	r2, [r6, #0]
 8015e1a:	681e      	ldr	r6, [r3, #0]
 8015e1c:	6862      	ldr	r2, [r4, #4]
 8015e1e:	2100      	movs	r1, #0
 8015e20:	4630      	mov	r0, r6
 8015e22:	f7ea f9fd 	bl	8000220 <memchr>
 8015e26:	b108      	cbz	r0, 8015e2c <_printf_i+0x1e4>
 8015e28:	1b80      	subs	r0, r0, r6
 8015e2a:	6060      	str	r0, [r4, #4]
 8015e2c:	6863      	ldr	r3, [r4, #4]
 8015e2e:	6123      	str	r3, [r4, #16]
 8015e30:	2300      	movs	r3, #0
 8015e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015e36:	e7aa      	b.n	8015d8e <_printf_i+0x146>
 8015e38:	6923      	ldr	r3, [r4, #16]
 8015e3a:	4632      	mov	r2, r6
 8015e3c:	4649      	mov	r1, r9
 8015e3e:	4640      	mov	r0, r8
 8015e40:	47d0      	blx	sl
 8015e42:	3001      	adds	r0, #1
 8015e44:	d0ad      	beq.n	8015da2 <_printf_i+0x15a>
 8015e46:	6823      	ldr	r3, [r4, #0]
 8015e48:	079b      	lsls	r3, r3, #30
 8015e4a:	d413      	bmi.n	8015e74 <_printf_i+0x22c>
 8015e4c:	68e0      	ldr	r0, [r4, #12]
 8015e4e:	9b03      	ldr	r3, [sp, #12]
 8015e50:	4298      	cmp	r0, r3
 8015e52:	bfb8      	it	lt
 8015e54:	4618      	movlt	r0, r3
 8015e56:	e7a6      	b.n	8015da6 <_printf_i+0x15e>
 8015e58:	2301      	movs	r3, #1
 8015e5a:	4632      	mov	r2, r6
 8015e5c:	4649      	mov	r1, r9
 8015e5e:	4640      	mov	r0, r8
 8015e60:	47d0      	blx	sl
 8015e62:	3001      	adds	r0, #1
 8015e64:	d09d      	beq.n	8015da2 <_printf_i+0x15a>
 8015e66:	3501      	adds	r5, #1
 8015e68:	68e3      	ldr	r3, [r4, #12]
 8015e6a:	9903      	ldr	r1, [sp, #12]
 8015e6c:	1a5b      	subs	r3, r3, r1
 8015e6e:	42ab      	cmp	r3, r5
 8015e70:	dcf2      	bgt.n	8015e58 <_printf_i+0x210>
 8015e72:	e7eb      	b.n	8015e4c <_printf_i+0x204>
 8015e74:	2500      	movs	r5, #0
 8015e76:	f104 0619 	add.w	r6, r4, #25
 8015e7a:	e7f5      	b.n	8015e68 <_printf_i+0x220>
 8015e7c:	08018322 	.word	0x08018322
 8015e80:	08018333 	.word	0x08018333

08015e84 <std>:
 8015e84:	2300      	movs	r3, #0
 8015e86:	b510      	push	{r4, lr}
 8015e88:	4604      	mov	r4, r0
 8015e8a:	e9c0 3300 	strd	r3, r3, [r0]
 8015e8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015e92:	6083      	str	r3, [r0, #8]
 8015e94:	8181      	strh	r1, [r0, #12]
 8015e96:	6643      	str	r3, [r0, #100]	@ 0x64
 8015e98:	81c2      	strh	r2, [r0, #14]
 8015e9a:	6183      	str	r3, [r0, #24]
 8015e9c:	4619      	mov	r1, r3
 8015e9e:	2208      	movs	r2, #8
 8015ea0:	305c      	adds	r0, #92	@ 0x5c
 8015ea2:	f000 f8f4 	bl	801608e <memset>
 8015ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8015edc <std+0x58>)
 8015ea8:	6263      	str	r3, [r4, #36]	@ 0x24
 8015eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8015ee0 <std+0x5c>)
 8015eac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015eae:	4b0d      	ldr	r3, [pc, #52]	@ (8015ee4 <std+0x60>)
 8015eb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8015ee8 <std+0x64>)
 8015eb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8015eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8015eec <std+0x68>)
 8015eb8:	6224      	str	r4, [r4, #32]
 8015eba:	429c      	cmp	r4, r3
 8015ebc:	d006      	beq.n	8015ecc <std+0x48>
 8015ebe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015ec2:	4294      	cmp	r4, r2
 8015ec4:	d002      	beq.n	8015ecc <std+0x48>
 8015ec6:	33d0      	adds	r3, #208	@ 0xd0
 8015ec8:	429c      	cmp	r4, r3
 8015eca:	d105      	bne.n	8015ed8 <std+0x54>
 8015ecc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015ed4:	f000 b9b6 	b.w	8016244 <__retarget_lock_init_recursive>
 8015ed8:	bd10      	pop	{r4, pc}
 8015eda:	bf00      	nop
 8015edc:	08016009 	.word	0x08016009
 8015ee0:	0801602b 	.word	0x0801602b
 8015ee4:	08016063 	.word	0x08016063
 8015ee8:	08016087 	.word	0x08016087
 8015eec:	200078e0 	.word	0x200078e0

08015ef0 <stdio_exit_handler>:
 8015ef0:	4a02      	ldr	r2, [pc, #8]	@ (8015efc <stdio_exit_handler+0xc>)
 8015ef2:	4903      	ldr	r1, [pc, #12]	@ (8015f00 <stdio_exit_handler+0x10>)
 8015ef4:	4803      	ldr	r0, [pc, #12]	@ (8015f04 <stdio_exit_handler+0x14>)
 8015ef6:	f000 b869 	b.w	8015fcc <_fwalk_sglue>
 8015efa:	bf00      	nop
 8015efc:	20000038 	.word	0x20000038
 8015f00:	08017915 	.word	0x08017915
 8015f04:	20000048 	.word	0x20000048

08015f08 <cleanup_stdio>:
 8015f08:	6841      	ldr	r1, [r0, #4]
 8015f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8015f3c <cleanup_stdio+0x34>)
 8015f0c:	4299      	cmp	r1, r3
 8015f0e:	b510      	push	{r4, lr}
 8015f10:	4604      	mov	r4, r0
 8015f12:	d001      	beq.n	8015f18 <cleanup_stdio+0x10>
 8015f14:	f001 fcfe 	bl	8017914 <_fflush_r>
 8015f18:	68a1      	ldr	r1, [r4, #8]
 8015f1a:	4b09      	ldr	r3, [pc, #36]	@ (8015f40 <cleanup_stdio+0x38>)
 8015f1c:	4299      	cmp	r1, r3
 8015f1e:	d002      	beq.n	8015f26 <cleanup_stdio+0x1e>
 8015f20:	4620      	mov	r0, r4
 8015f22:	f001 fcf7 	bl	8017914 <_fflush_r>
 8015f26:	68e1      	ldr	r1, [r4, #12]
 8015f28:	4b06      	ldr	r3, [pc, #24]	@ (8015f44 <cleanup_stdio+0x3c>)
 8015f2a:	4299      	cmp	r1, r3
 8015f2c:	d004      	beq.n	8015f38 <cleanup_stdio+0x30>
 8015f2e:	4620      	mov	r0, r4
 8015f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f34:	f001 bcee 	b.w	8017914 <_fflush_r>
 8015f38:	bd10      	pop	{r4, pc}
 8015f3a:	bf00      	nop
 8015f3c:	200078e0 	.word	0x200078e0
 8015f40:	20007948 	.word	0x20007948
 8015f44:	200079b0 	.word	0x200079b0

08015f48 <global_stdio_init.part.0>:
 8015f48:	b510      	push	{r4, lr}
 8015f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8015f78 <global_stdio_init.part.0+0x30>)
 8015f4c:	4c0b      	ldr	r4, [pc, #44]	@ (8015f7c <global_stdio_init.part.0+0x34>)
 8015f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8015f80 <global_stdio_init.part.0+0x38>)
 8015f50:	601a      	str	r2, [r3, #0]
 8015f52:	4620      	mov	r0, r4
 8015f54:	2200      	movs	r2, #0
 8015f56:	2104      	movs	r1, #4
 8015f58:	f7ff ff94 	bl	8015e84 <std>
 8015f5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015f60:	2201      	movs	r2, #1
 8015f62:	2109      	movs	r1, #9
 8015f64:	f7ff ff8e 	bl	8015e84 <std>
 8015f68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015f6c:	2202      	movs	r2, #2
 8015f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f72:	2112      	movs	r1, #18
 8015f74:	f7ff bf86 	b.w	8015e84 <std>
 8015f78:	20007a18 	.word	0x20007a18
 8015f7c:	200078e0 	.word	0x200078e0
 8015f80:	08015ef1 	.word	0x08015ef1

08015f84 <__sfp_lock_acquire>:
 8015f84:	4801      	ldr	r0, [pc, #4]	@ (8015f8c <__sfp_lock_acquire+0x8>)
 8015f86:	f000 b95e 	b.w	8016246 <__retarget_lock_acquire_recursive>
 8015f8a:	bf00      	nop
 8015f8c:	20007a21 	.word	0x20007a21

08015f90 <__sfp_lock_release>:
 8015f90:	4801      	ldr	r0, [pc, #4]	@ (8015f98 <__sfp_lock_release+0x8>)
 8015f92:	f000 b959 	b.w	8016248 <__retarget_lock_release_recursive>
 8015f96:	bf00      	nop
 8015f98:	20007a21 	.word	0x20007a21

08015f9c <__sinit>:
 8015f9c:	b510      	push	{r4, lr}
 8015f9e:	4604      	mov	r4, r0
 8015fa0:	f7ff fff0 	bl	8015f84 <__sfp_lock_acquire>
 8015fa4:	6a23      	ldr	r3, [r4, #32]
 8015fa6:	b11b      	cbz	r3, 8015fb0 <__sinit+0x14>
 8015fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015fac:	f7ff bff0 	b.w	8015f90 <__sfp_lock_release>
 8015fb0:	4b04      	ldr	r3, [pc, #16]	@ (8015fc4 <__sinit+0x28>)
 8015fb2:	6223      	str	r3, [r4, #32]
 8015fb4:	4b04      	ldr	r3, [pc, #16]	@ (8015fc8 <__sinit+0x2c>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d1f5      	bne.n	8015fa8 <__sinit+0xc>
 8015fbc:	f7ff ffc4 	bl	8015f48 <global_stdio_init.part.0>
 8015fc0:	e7f2      	b.n	8015fa8 <__sinit+0xc>
 8015fc2:	bf00      	nop
 8015fc4:	08015f09 	.word	0x08015f09
 8015fc8:	20007a18 	.word	0x20007a18

08015fcc <_fwalk_sglue>:
 8015fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015fd0:	4607      	mov	r7, r0
 8015fd2:	4688      	mov	r8, r1
 8015fd4:	4614      	mov	r4, r2
 8015fd6:	2600      	movs	r6, #0
 8015fd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015fdc:	f1b9 0901 	subs.w	r9, r9, #1
 8015fe0:	d505      	bpl.n	8015fee <_fwalk_sglue+0x22>
 8015fe2:	6824      	ldr	r4, [r4, #0]
 8015fe4:	2c00      	cmp	r4, #0
 8015fe6:	d1f7      	bne.n	8015fd8 <_fwalk_sglue+0xc>
 8015fe8:	4630      	mov	r0, r6
 8015fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015fee:	89ab      	ldrh	r3, [r5, #12]
 8015ff0:	2b01      	cmp	r3, #1
 8015ff2:	d907      	bls.n	8016004 <_fwalk_sglue+0x38>
 8015ff4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015ff8:	3301      	adds	r3, #1
 8015ffa:	d003      	beq.n	8016004 <_fwalk_sglue+0x38>
 8015ffc:	4629      	mov	r1, r5
 8015ffe:	4638      	mov	r0, r7
 8016000:	47c0      	blx	r8
 8016002:	4306      	orrs	r6, r0
 8016004:	3568      	adds	r5, #104	@ 0x68
 8016006:	e7e9      	b.n	8015fdc <_fwalk_sglue+0x10>

08016008 <__sread>:
 8016008:	b510      	push	{r4, lr}
 801600a:	460c      	mov	r4, r1
 801600c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016010:	f000 f8ca 	bl	80161a8 <_read_r>
 8016014:	2800      	cmp	r0, #0
 8016016:	bfab      	itete	ge
 8016018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801601a:	89a3      	ldrhlt	r3, [r4, #12]
 801601c:	181b      	addge	r3, r3, r0
 801601e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016022:	bfac      	ite	ge
 8016024:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016026:	81a3      	strhlt	r3, [r4, #12]
 8016028:	bd10      	pop	{r4, pc}

0801602a <__swrite>:
 801602a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801602e:	461f      	mov	r7, r3
 8016030:	898b      	ldrh	r3, [r1, #12]
 8016032:	05db      	lsls	r3, r3, #23
 8016034:	4605      	mov	r5, r0
 8016036:	460c      	mov	r4, r1
 8016038:	4616      	mov	r6, r2
 801603a:	d505      	bpl.n	8016048 <__swrite+0x1e>
 801603c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016040:	2302      	movs	r3, #2
 8016042:	2200      	movs	r2, #0
 8016044:	f000 f89e 	bl	8016184 <_lseek_r>
 8016048:	89a3      	ldrh	r3, [r4, #12]
 801604a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801604e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016052:	81a3      	strh	r3, [r4, #12]
 8016054:	4632      	mov	r2, r6
 8016056:	463b      	mov	r3, r7
 8016058:	4628      	mov	r0, r5
 801605a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801605e:	f000 b8b5 	b.w	80161cc <_write_r>

08016062 <__sseek>:
 8016062:	b510      	push	{r4, lr}
 8016064:	460c      	mov	r4, r1
 8016066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801606a:	f000 f88b 	bl	8016184 <_lseek_r>
 801606e:	1c43      	adds	r3, r0, #1
 8016070:	89a3      	ldrh	r3, [r4, #12]
 8016072:	bf15      	itete	ne
 8016074:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801607a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801607e:	81a3      	strheq	r3, [r4, #12]
 8016080:	bf18      	it	ne
 8016082:	81a3      	strhne	r3, [r4, #12]
 8016084:	bd10      	pop	{r4, pc}

08016086 <__sclose>:
 8016086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801608a:	f000 b80d 	b.w	80160a8 <_close_r>

0801608e <memset>:
 801608e:	4402      	add	r2, r0
 8016090:	4603      	mov	r3, r0
 8016092:	4293      	cmp	r3, r2
 8016094:	d100      	bne.n	8016098 <memset+0xa>
 8016096:	4770      	bx	lr
 8016098:	f803 1b01 	strb.w	r1, [r3], #1
 801609c:	e7f9      	b.n	8016092 <memset+0x4>
	...

080160a0 <_localeconv_r>:
 80160a0:	4800      	ldr	r0, [pc, #0]	@ (80160a4 <_localeconv_r+0x4>)
 80160a2:	4770      	bx	lr
 80160a4:	20000184 	.word	0x20000184

080160a8 <_close_r>:
 80160a8:	b538      	push	{r3, r4, r5, lr}
 80160aa:	4d06      	ldr	r5, [pc, #24]	@ (80160c4 <_close_r+0x1c>)
 80160ac:	2300      	movs	r3, #0
 80160ae:	4604      	mov	r4, r0
 80160b0:	4608      	mov	r0, r1
 80160b2:	602b      	str	r3, [r5, #0]
 80160b4:	f7f3 f916 	bl	80092e4 <_close>
 80160b8:	1c43      	adds	r3, r0, #1
 80160ba:	d102      	bne.n	80160c2 <_close_r+0x1a>
 80160bc:	682b      	ldr	r3, [r5, #0]
 80160be:	b103      	cbz	r3, 80160c2 <_close_r+0x1a>
 80160c0:	6023      	str	r3, [r4, #0]
 80160c2:	bd38      	pop	{r3, r4, r5, pc}
 80160c4:	20007a1c 	.word	0x20007a1c

080160c8 <_reclaim_reent>:
 80160c8:	4b2d      	ldr	r3, [pc, #180]	@ (8016180 <_reclaim_reent+0xb8>)
 80160ca:	681b      	ldr	r3, [r3, #0]
 80160cc:	4283      	cmp	r3, r0
 80160ce:	b570      	push	{r4, r5, r6, lr}
 80160d0:	4604      	mov	r4, r0
 80160d2:	d053      	beq.n	801617c <_reclaim_reent+0xb4>
 80160d4:	69c3      	ldr	r3, [r0, #28]
 80160d6:	b31b      	cbz	r3, 8016120 <_reclaim_reent+0x58>
 80160d8:	68db      	ldr	r3, [r3, #12]
 80160da:	b163      	cbz	r3, 80160f6 <_reclaim_reent+0x2e>
 80160dc:	2500      	movs	r5, #0
 80160de:	69e3      	ldr	r3, [r4, #28]
 80160e0:	68db      	ldr	r3, [r3, #12]
 80160e2:	5959      	ldr	r1, [r3, r5]
 80160e4:	b9b1      	cbnz	r1, 8016114 <_reclaim_reent+0x4c>
 80160e6:	3504      	adds	r5, #4
 80160e8:	2d80      	cmp	r5, #128	@ 0x80
 80160ea:	d1f8      	bne.n	80160de <_reclaim_reent+0x16>
 80160ec:	69e3      	ldr	r3, [r4, #28]
 80160ee:	4620      	mov	r0, r4
 80160f0:	68d9      	ldr	r1, [r3, #12]
 80160f2:	f000 ff11 	bl	8016f18 <_free_r>
 80160f6:	69e3      	ldr	r3, [r4, #28]
 80160f8:	6819      	ldr	r1, [r3, #0]
 80160fa:	b111      	cbz	r1, 8016102 <_reclaim_reent+0x3a>
 80160fc:	4620      	mov	r0, r4
 80160fe:	f000 ff0b 	bl	8016f18 <_free_r>
 8016102:	69e3      	ldr	r3, [r4, #28]
 8016104:	689d      	ldr	r5, [r3, #8]
 8016106:	b15d      	cbz	r5, 8016120 <_reclaim_reent+0x58>
 8016108:	4629      	mov	r1, r5
 801610a:	4620      	mov	r0, r4
 801610c:	682d      	ldr	r5, [r5, #0]
 801610e:	f000 ff03 	bl	8016f18 <_free_r>
 8016112:	e7f8      	b.n	8016106 <_reclaim_reent+0x3e>
 8016114:	680e      	ldr	r6, [r1, #0]
 8016116:	4620      	mov	r0, r4
 8016118:	f000 fefe 	bl	8016f18 <_free_r>
 801611c:	4631      	mov	r1, r6
 801611e:	e7e1      	b.n	80160e4 <_reclaim_reent+0x1c>
 8016120:	6961      	ldr	r1, [r4, #20]
 8016122:	b111      	cbz	r1, 801612a <_reclaim_reent+0x62>
 8016124:	4620      	mov	r0, r4
 8016126:	f000 fef7 	bl	8016f18 <_free_r>
 801612a:	69e1      	ldr	r1, [r4, #28]
 801612c:	b111      	cbz	r1, 8016134 <_reclaim_reent+0x6c>
 801612e:	4620      	mov	r0, r4
 8016130:	f000 fef2 	bl	8016f18 <_free_r>
 8016134:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016136:	b111      	cbz	r1, 801613e <_reclaim_reent+0x76>
 8016138:	4620      	mov	r0, r4
 801613a:	f000 feed 	bl	8016f18 <_free_r>
 801613e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016140:	b111      	cbz	r1, 8016148 <_reclaim_reent+0x80>
 8016142:	4620      	mov	r0, r4
 8016144:	f000 fee8 	bl	8016f18 <_free_r>
 8016148:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801614a:	b111      	cbz	r1, 8016152 <_reclaim_reent+0x8a>
 801614c:	4620      	mov	r0, r4
 801614e:	f000 fee3 	bl	8016f18 <_free_r>
 8016152:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016154:	b111      	cbz	r1, 801615c <_reclaim_reent+0x94>
 8016156:	4620      	mov	r0, r4
 8016158:	f000 fede 	bl	8016f18 <_free_r>
 801615c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801615e:	b111      	cbz	r1, 8016166 <_reclaim_reent+0x9e>
 8016160:	4620      	mov	r0, r4
 8016162:	f000 fed9 	bl	8016f18 <_free_r>
 8016166:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016168:	b111      	cbz	r1, 8016170 <_reclaim_reent+0xa8>
 801616a:	4620      	mov	r0, r4
 801616c:	f000 fed4 	bl	8016f18 <_free_r>
 8016170:	6a23      	ldr	r3, [r4, #32]
 8016172:	b11b      	cbz	r3, 801617c <_reclaim_reent+0xb4>
 8016174:	4620      	mov	r0, r4
 8016176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801617a:	4718      	bx	r3
 801617c:	bd70      	pop	{r4, r5, r6, pc}
 801617e:	bf00      	nop
 8016180:	20000044 	.word	0x20000044

08016184 <_lseek_r>:
 8016184:	b538      	push	{r3, r4, r5, lr}
 8016186:	4d07      	ldr	r5, [pc, #28]	@ (80161a4 <_lseek_r+0x20>)
 8016188:	4604      	mov	r4, r0
 801618a:	4608      	mov	r0, r1
 801618c:	4611      	mov	r1, r2
 801618e:	2200      	movs	r2, #0
 8016190:	602a      	str	r2, [r5, #0]
 8016192:	461a      	mov	r2, r3
 8016194:	f7f3 f8cd 	bl	8009332 <_lseek>
 8016198:	1c43      	adds	r3, r0, #1
 801619a:	d102      	bne.n	80161a2 <_lseek_r+0x1e>
 801619c:	682b      	ldr	r3, [r5, #0]
 801619e:	b103      	cbz	r3, 80161a2 <_lseek_r+0x1e>
 80161a0:	6023      	str	r3, [r4, #0]
 80161a2:	bd38      	pop	{r3, r4, r5, pc}
 80161a4:	20007a1c 	.word	0x20007a1c

080161a8 <_read_r>:
 80161a8:	b538      	push	{r3, r4, r5, lr}
 80161aa:	4d07      	ldr	r5, [pc, #28]	@ (80161c8 <_read_r+0x20>)
 80161ac:	4604      	mov	r4, r0
 80161ae:	4608      	mov	r0, r1
 80161b0:	4611      	mov	r1, r2
 80161b2:	2200      	movs	r2, #0
 80161b4:	602a      	str	r2, [r5, #0]
 80161b6:	461a      	mov	r2, r3
 80161b8:	f7f3 f85b 	bl	8009272 <_read>
 80161bc:	1c43      	adds	r3, r0, #1
 80161be:	d102      	bne.n	80161c6 <_read_r+0x1e>
 80161c0:	682b      	ldr	r3, [r5, #0]
 80161c2:	b103      	cbz	r3, 80161c6 <_read_r+0x1e>
 80161c4:	6023      	str	r3, [r4, #0]
 80161c6:	bd38      	pop	{r3, r4, r5, pc}
 80161c8:	20007a1c 	.word	0x20007a1c

080161cc <_write_r>:
 80161cc:	b538      	push	{r3, r4, r5, lr}
 80161ce:	4d07      	ldr	r5, [pc, #28]	@ (80161ec <_write_r+0x20>)
 80161d0:	4604      	mov	r4, r0
 80161d2:	4608      	mov	r0, r1
 80161d4:	4611      	mov	r1, r2
 80161d6:	2200      	movs	r2, #0
 80161d8:	602a      	str	r2, [r5, #0]
 80161da:	461a      	mov	r2, r3
 80161dc:	f7f3 f866 	bl	80092ac <_write>
 80161e0:	1c43      	adds	r3, r0, #1
 80161e2:	d102      	bne.n	80161ea <_write_r+0x1e>
 80161e4:	682b      	ldr	r3, [r5, #0]
 80161e6:	b103      	cbz	r3, 80161ea <_write_r+0x1e>
 80161e8:	6023      	str	r3, [r4, #0]
 80161ea:	bd38      	pop	{r3, r4, r5, pc}
 80161ec:	20007a1c 	.word	0x20007a1c

080161f0 <__errno>:
 80161f0:	4b01      	ldr	r3, [pc, #4]	@ (80161f8 <__errno+0x8>)
 80161f2:	6818      	ldr	r0, [r3, #0]
 80161f4:	4770      	bx	lr
 80161f6:	bf00      	nop
 80161f8:	20000044 	.word	0x20000044

080161fc <__libc_init_array>:
 80161fc:	b570      	push	{r4, r5, r6, lr}
 80161fe:	4d0d      	ldr	r5, [pc, #52]	@ (8016234 <__libc_init_array+0x38>)
 8016200:	4c0d      	ldr	r4, [pc, #52]	@ (8016238 <__libc_init_array+0x3c>)
 8016202:	1b64      	subs	r4, r4, r5
 8016204:	10a4      	asrs	r4, r4, #2
 8016206:	2600      	movs	r6, #0
 8016208:	42a6      	cmp	r6, r4
 801620a:	d109      	bne.n	8016220 <__libc_init_array+0x24>
 801620c:	4d0b      	ldr	r5, [pc, #44]	@ (801623c <__libc_init_array+0x40>)
 801620e:	4c0c      	ldr	r4, [pc, #48]	@ (8016240 <__libc_init_array+0x44>)
 8016210:	f001 ff64 	bl	80180dc <_init>
 8016214:	1b64      	subs	r4, r4, r5
 8016216:	10a4      	asrs	r4, r4, #2
 8016218:	2600      	movs	r6, #0
 801621a:	42a6      	cmp	r6, r4
 801621c:	d105      	bne.n	801622a <__libc_init_array+0x2e>
 801621e:	bd70      	pop	{r4, r5, r6, pc}
 8016220:	f855 3b04 	ldr.w	r3, [r5], #4
 8016224:	4798      	blx	r3
 8016226:	3601      	adds	r6, #1
 8016228:	e7ee      	b.n	8016208 <__libc_init_array+0xc>
 801622a:	f855 3b04 	ldr.w	r3, [r5], #4
 801622e:	4798      	blx	r3
 8016230:	3601      	adds	r6, #1
 8016232:	e7f2      	b.n	801621a <__libc_init_array+0x1e>
 8016234:	0801868c 	.word	0x0801868c
 8016238:	0801868c 	.word	0x0801868c
 801623c:	0801868c 	.word	0x0801868c
 8016240:	08018690 	.word	0x08018690

08016244 <__retarget_lock_init_recursive>:
 8016244:	4770      	bx	lr

08016246 <__retarget_lock_acquire_recursive>:
 8016246:	4770      	bx	lr

08016248 <__retarget_lock_release_recursive>:
 8016248:	4770      	bx	lr

0801624a <memcpy>:
 801624a:	440a      	add	r2, r1
 801624c:	4291      	cmp	r1, r2
 801624e:	f100 33ff 	add.w	r3, r0, #4294967295
 8016252:	d100      	bne.n	8016256 <memcpy+0xc>
 8016254:	4770      	bx	lr
 8016256:	b510      	push	{r4, lr}
 8016258:	f811 4b01 	ldrb.w	r4, [r1], #1
 801625c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016260:	4291      	cmp	r1, r2
 8016262:	d1f9      	bne.n	8016258 <memcpy+0xe>
 8016264:	bd10      	pop	{r4, pc}

08016266 <quorem>:
 8016266:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801626a:	6903      	ldr	r3, [r0, #16]
 801626c:	690c      	ldr	r4, [r1, #16]
 801626e:	42a3      	cmp	r3, r4
 8016270:	4607      	mov	r7, r0
 8016272:	db7e      	blt.n	8016372 <quorem+0x10c>
 8016274:	3c01      	subs	r4, #1
 8016276:	f101 0814 	add.w	r8, r1, #20
 801627a:	00a3      	lsls	r3, r4, #2
 801627c:	f100 0514 	add.w	r5, r0, #20
 8016280:	9300      	str	r3, [sp, #0]
 8016282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016286:	9301      	str	r3, [sp, #4]
 8016288:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801628c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016290:	3301      	adds	r3, #1
 8016292:	429a      	cmp	r2, r3
 8016294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016298:	fbb2 f6f3 	udiv	r6, r2, r3
 801629c:	d32e      	bcc.n	80162fc <quorem+0x96>
 801629e:	f04f 0a00 	mov.w	sl, #0
 80162a2:	46c4      	mov	ip, r8
 80162a4:	46ae      	mov	lr, r5
 80162a6:	46d3      	mov	fp, sl
 80162a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80162ac:	b298      	uxth	r0, r3
 80162ae:	fb06 a000 	mla	r0, r6, r0, sl
 80162b2:	0c02      	lsrs	r2, r0, #16
 80162b4:	0c1b      	lsrs	r3, r3, #16
 80162b6:	fb06 2303 	mla	r3, r6, r3, r2
 80162ba:	f8de 2000 	ldr.w	r2, [lr]
 80162be:	b280      	uxth	r0, r0
 80162c0:	b292      	uxth	r2, r2
 80162c2:	1a12      	subs	r2, r2, r0
 80162c4:	445a      	add	r2, fp
 80162c6:	f8de 0000 	ldr.w	r0, [lr]
 80162ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80162ce:	b29b      	uxth	r3, r3
 80162d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80162d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80162d8:	b292      	uxth	r2, r2
 80162da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80162de:	45e1      	cmp	r9, ip
 80162e0:	f84e 2b04 	str.w	r2, [lr], #4
 80162e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80162e8:	d2de      	bcs.n	80162a8 <quorem+0x42>
 80162ea:	9b00      	ldr	r3, [sp, #0]
 80162ec:	58eb      	ldr	r3, [r5, r3]
 80162ee:	b92b      	cbnz	r3, 80162fc <quorem+0x96>
 80162f0:	9b01      	ldr	r3, [sp, #4]
 80162f2:	3b04      	subs	r3, #4
 80162f4:	429d      	cmp	r5, r3
 80162f6:	461a      	mov	r2, r3
 80162f8:	d32f      	bcc.n	801635a <quorem+0xf4>
 80162fa:	613c      	str	r4, [r7, #16]
 80162fc:	4638      	mov	r0, r7
 80162fe:	f001 f97d 	bl	80175fc <__mcmp>
 8016302:	2800      	cmp	r0, #0
 8016304:	db25      	blt.n	8016352 <quorem+0xec>
 8016306:	4629      	mov	r1, r5
 8016308:	2000      	movs	r0, #0
 801630a:	f858 2b04 	ldr.w	r2, [r8], #4
 801630e:	f8d1 c000 	ldr.w	ip, [r1]
 8016312:	fa1f fe82 	uxth.w	lr, r2
 8016316:	fa1f f38c 	uxth.w	r3, ip
 801631a:	eba3 030e 	sub.w	r3, r3, lr
 801631e:	4403      	add	r3, r0
 8016320:	0c12      	lsrs	r2, r2, #16
 8016322:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8016326:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801632a:	b29b      	uxth	r3, r3
 801632c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016330:	45c1      	cmp	r9, r8
 8016332:	f841 3b04 	str.w	r3, [r1], #4
 8016336:	ea4f 4022 	mov.w	r0, r2, asr #16
 801633a:	d2e6      	bcs.n	801630a <quorem+0xa4>
 801633c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016340:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016344:	b922      	cbnz	r2, 8016350 <quorem+0xea>
 8016346:	3b04      	subs	r3, #4
 8016348:	429d      	cmp	r5, r3
 801634a:	461a      	mov	r2, r3
 801634c:	d30b      	bcc.n	8016366 <quorem+0x100>
 801634e:	613c      	str	r4, [r7, #16]
 8016350:	3601      	adds	r6, #1
 8016352:	4630      	mov	r0, r6
 8016354:	b003      	add	sp, #12
 8016356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801635a:	6812      	ldr	r2, [r2, #0]
 801635c:	3b04      	subs	r3, #4
 801635e:	2a00      	cmp	r2, #0
 8016360:	d1cb      	bne.n	80162fa <quorem+0x94>
 8016362:	3c01      	subs	r4, #1
 8016364:	e7c6      	b.n	80162f4 <quorem+0x8e>
 8016366:	6812      	ldr	r2, [r2, #0]
 8016368:	3b04      	subs	r3, #4
 801636a:	2a00      	cmp	r2, #0
 801636c:	d1ef      	bne.n	801634e <quorem+0xe8>
 801636e:	3c01      	subs	r4, #1
 8016370:	e7ea      	b.n	8016348 <quorem+0xe2>
 8016372:	2000      	movs	r0, #0
 8016374:	e7ee      	b.n	8016354 <quorem+0xee>
	...

08016378 <_dtoa_r>:
 8016378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801637c:	69c7      	ldr	r7, [r0, #28]
 801637e:	b097      	sub	sp, #92	@ 0x5c
 8016380:	ed8d 0b04 	vstr	d0, [sp, #16]
 8016384:	ec55 4b10 	vmov	r4, r5, d0
 8016388:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801638a:	9107      	str	r1, [sp, #28]
 801638c:	4681      	mov	r9, r0
 801638e:	920c      	str	r2, [sp, #48]	@ 0x30
 8016390:	9311      	str	r3, [sp, #68]	@ 0x44
 8016392:	b97f      	cbnz	r7, 80163b4 <_dtoa_r+0x3c>
 8016394:	2010      	movs	r0, #16
 8016396:	f000 fe09 	bl	8016fac <malloc>
 801639a:	4602      	mov	r2, r0
 801639c:	f8c9 001c 	str.w	r0, [r9, #28]
 80163a0:	b920      	cbnz	r0, 80163ac <_dtoa_r+0x34>
 80163a2:	4ba9      	ldr	r3, [pc, #676]	@ (8016648 <_dtoa_r+0x2d0>)
 80163a4:	21ef      	movs	r1, #239	@ 0xef
 80163a6:	48a9      	ldr	r0, [pc, #676]	@ (801664c <_dtoa_r+0x2d4>)
 80163a8:	f001 faec 	bl	8017984 <__assert_func>
 80163ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80163b0:	6007      	str	r7, [r0, #0]
 80163b2:	60c7      	str	r7, [r0, #12]
 80163b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80163b8:	6819      	ldr	r1, [r3, #0]
 80163ba:	b159      	cbz	r1, 80163d4 <_dtoa_r+0x5c>
 80163bc:	685a      	ldr	r2, [r3, #4]
 80163be:	604a      	str	r2, [r1, #4]
 80163c0:	2301      	movs	r3, #1
 80163c2:	4093      	lsls	r3, r2
 80163c4:	608b      	str	r3, [r1, #8]
 80163c6:	4648      	mov	r0, r9
 80163c8:	f000 fee6 	bl	8017198 <_Bfree>
 80163cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80163d0:	2200      	movs	r2, #0
 80163d2:	601a      	str	r2, [r3, #0]
 80163d4:	1e2b      	subs	r3, r5, #0
 80163d6:	bfb9      	ittee	lt
 80163d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80163dc:	9305      	strlt	r3, [sp, #20]
 80163de:	2300      	movge	r3, #0
 80163e0:	6033      	strge	r3, [r6, #0]
 80163e2:	9f05      	ldr	r7, [sp, #20]
 80163e4:	4b9a      	ldr	r3, [pc, #616]	@ (8016650 <_dtoa_r+0x2d8>)
 80163e6:	bfbc      	itt	lt
 80163e8:	2201      	movlt	r2, #1
 80163ea:	6032      	strlt	r2, [r6, #0]
 80163ec:	43bb      	bics	r3, r7
 80163ee:	d112      	bne.n	8016416 <_dtoa_r+0x9e>
 80163f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80163f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80163f6:	6013      	str	r3, [r2, #0]
 80163f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80163fc:	4323      	orrs	r3, r4
 80163fe:	f000 855a 	beq.w	8016eb6 <_dtoa_r+0xb3e>
 8016402:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016404:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8016664 <_dtoa_r+0x2ec>
 8016408:	2b00      	cmp	r3, #0
 801640a:	f000 855c 	beq.w	8016ec6 <_dtoa_r+0xb4e>
 801640e:	f10a 0303 	add.w	r3, sl, #3
 8016412:	f000 bd56 	b.w	8016ec2 <_dtoa_r+0xb4a>
 8016416:	ed9d 7b04 	vldr	d7, [sp, #16]
 801641a:	2200      	movs	r2, #0
 801641c:	ec51 0b17 	vmov	r0, r1, d7
 8016420:	2300      	movs	r3, #0
 8016422:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8016426:	f7ea fb77 	bl	8000b18 <__aeabi_dcmpeq>
 801642a:	4680      	mov	r8, r0
 801642c:	b158      	cbz	r0, 8016446 <_dtoa_r+0xce>
 801642e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016430:	2301      	movs	r3, #1
 8016432:	6013      	str	r3, [r2, #0]
 8016434:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016436:	b113      	cbz	r3, 801643e <_dtoa_r+0xc6>
 8016438:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801643a:	4b86      	ldr	r3, [pc, #536]	@ (8016654 <_dtoa_r+0x2dc>)
 801643c:	6013      	str	r3, [r2, #0]
 801643e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8016668 <_dtoa_r+0x2f0>
 8016442:	f000 bd40 	b.w	8016ec6 <_dtoa_r+0xb4e>
 8016446:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801644a:	aa14      	add	r2, sp, #80	@ 0x50
 801644c:	a915      	add	r1, sp, #84	@ 0x54
 801644e:	4648      	mov	r0, r9
 8016450:	f001 f984 	bl	801775c <__d2b>
 8016454:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8016458:	9002      	str	r0, [sp, #8]
 801645a:	2e00      	cmp	r6, #0
 801645c:	d078      	beq.n	8016550 <_dtoa_r+0x1d8>
 801645e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016460:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8016464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801646c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8016470:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8016474:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8016478:	4619      	mov	r1, r3
 801647a:	2200      	movs	r2, #0
 801647c:	4b76      	ldr	r3, [pc, #472]	@ (8016658 <_dtoa_r+0x2e0>)
 801647e:	f7e9 ff2b 	bl	80002d8 <__aeabi_dsub>
 8016482:	a36b      	add	r3, pc, #428	@ (adr r3, 8016630 <_dtoa_r+0x2b8>)
 8016484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016488:	f7ea f8de 	bl	8000648 <__aeabi_dmul>
 801648c:	a36a      	add	r3, pc, #424	@ (adr r3, 8016638 <_dtoa_r+0x2c0>)
 801648e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016492:	f7e9 ff23 	bl	80002dc <__adddf3>
 8016496:	4604      	mov	r4, r0
 8016498:	4630      	mov	r0, r6
 801649a:	460d      	mov	r5, r1
 801649c:	f7ea f86a 	bl	8000574 <__aeabi_i2d>
 80164a0:	a367      	add	r3, pc, #412	@ (adr r3, 8016640 <_dtoa_r+0x2c8>)
 80164a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164a6:	f7ea f8cf 	bl	8000648 <__aeabi_dmul>
 80164aa:	4602      	mov	r2, r0
 80164ac:	460b      	mov	r3, r1
 80164ae:	4620      	mov	r0, r4
 80164b0:	4629      	mov	r1, r5
 80164b2:	f7e9 ff13 	bl	80002dc <__adddf3>
 80164b6:	4604      	mov	r4, r0
 80164b8:	460d      	mov	r5, r1
 80164ba:	f7ea fb75 	bl	8000ba8 <__aeabi_d2iz>
 80164be:	2200      	movs	r2, #0
 80164c0:	4607      	mov	r7, r0
 80164c2:	2300      	movs	r3, #0
 80164c4:	4620      	mov	r0, r4
 80164c6:	4629      	mov	r1, r5
 80164c8:	f7ea fb30 	bl	8000b2c <__aeabi_dcmplt>
 80164cc:	b140      	cbz	r0, 80164e0 <_dtoa_r+0x168>
 80164ce:	4638      	mov	r0, r7
 80164d0:	f7ea f850 	bl	8000574 <__aeabi_i2d>
 80164d4:	4622      	mov	r2, r4
 80164d6:	462b      	mov	r3, r5
 80164d8:	f7ea fb1e 	bl	8000b18 <__aeabi_dcmpeq>
 80164dc:	b900      	cbnz	r0, 80164e0 <_dtoa_r+0x168>
 80164de:	3f01      	subs	r7, #1
 80164e0:	2f16      	cmp	r7, #22
 80164e2:	d852      	bhi.n	801658a <_dtoa_r+0x212>
 80164e4:	4b5d      	ldr	r3, [pc, #372]	@ (801665c <_dtoa_r+0x2e4>)
 80164e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80164ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80164f2:	f7ea fb1b 	bl	8000b2c <__aeabi_dcmplt>
 80164f6:	2800      	cmp	r0, #0
 80164f8:	d049      	beq.n	801658e <_dtoa_r+0x216>
 80164fa:	3f01      	subs	r7, #1
 80164fc:	2300      	movs	r3, #0
 80164fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8016500:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016502:	1b9b      	subs	r3, r3, r6
 8016504:	1e5a      	subs	r2, r3, #1
 8016506:	bf45      	ittet	mi
 8016508:	f1c3 0301 	rsbmi	r3, r3, #1
 801650c:	9300      	strmi	r3, [sp, #0]
 801650e:	2300      	movpl	r3, #0
 8016510:	2300      	movmi	r3, #0
 8016512:	9206      	str	r2, [sp, #24]
 8016514:	bf54      	ite	pl
 8016516:	9300      	strpl	r3, [sp, #0]
 8016518:	9306      	strmi	r3, [sp, #24]
 801651a:	2f00      	cmp	r7, #0
 801651c:	db39      	blt.n	8016592 <_dtoa_r+0x21a>
 801651e:	9b06      	ldr	r3, [sp, #24]
 8016520:	970d      	str	r7, [sp, #52]	@ 0x34
 8016522:	443b      	add	r3, r7
 8016524:	9306      	str	r3, [sp, #24]
 8016526:	2300      	movs	r3, #0
 8016528:	9308      	str	r3, [sp, #32]
 801652a:	9b07      	ldr	r3, [sp, #28]
 801652c:	2b09      	cmp	r3, #9
 801652e:	d863      	bhi.n	80165f8 <_dtoa_r+0x280>
 8016530:	2b05      	cmp	r3, #5
 8016532:	bfc4      	itt	gt
 8016534:	3b04      	subgt	r3, #4
 8016536:	9307      	strgt	r3, [sp, #28]
 8016538:	9b07      	ldr	r3, [sp, #28]
 801653a:	f1a3 0302 	sub.w	r3, r3, #2
 801653e:	bfcc      	ite	gt
 8016540:	2400      	movgt	r4, #0
 8016542:	2401      	movle	r4, #1
 8016544:	2b03      	cmp	r3, #3
 8016546:	d863      	bhi.n	8016610 <_dtoa_r+0x298>
 8016548:	e8df f003 	tbb	[pc, r3]
 801654c:	2b375452 	.word	0x2b375452
 8016550:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8016554:	441e      	add	r6, r3
 8016556:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801655a:	2b20      	cmp	r3, #32
 801655c:	bfc1      	itttt	gt
 801655e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8016562:	409f      	lslgt	r7, r3
 8016564:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8016568:	fa24 f303 	lsrgt.w	r3, r4, r3
 801656c:	bfd6      	itet	le
 801656e:	f1c3 0320 	rsble	r3, r3, #32
 8016572:	ea47 0003 	orrgt.w	r0, r7, r3
 8016576:	fa04 f003 	lslle.w	r0, r4, r3
 801657a:	f7e9 ffeb 	bl	8000554 <__aeabi_ui2d>
 801657e:	2201      	movs	r2, #1
 8016580:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8016584:	3e01      	subs	r6, #1
 8016586:	9212      	str	r2, [sp, #72]	@ 0x48
 8016588:	e776      	b.n	8016478 <_dtoa_r+0x100>
 801658a:	2301      	movs	r3, #1
 801658c:	e7b7      	b.n	80164fe <_dtoa_r+0x186>
 801658e:	9010      	str	r0, [sp, #64]	@ 0x40
 8016590:	e7b6      	b.n	8016500 <_dtoa_r+0x188>
 8016592:	9b00      	ldr	r3, [sp, #0]
 8016594:	1bdb      	subs	r3, r3, r7
 8016596:	9300      	str	r3, [sp, #0]
 8016598:	427b      	negs	r3, r7
 801659a:	9308      	str	r3, [sp, #32]
 801659c:	2300      	movs	r3, #0
 801659e:	930d      	str	r3, [sp, #52]	@ 0x34
 80165a0:	e7c3      	b.n	801652a <_dtoa_r+0x1b2>
 80165a2:	2301      	movs	r3, #1
 80165a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80165a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80165a8:	eb07 0b03 	add.w	fp, r7, r3
 80165ac:	f10b 0301 	add.w	r3, fp, #1
 80165b0:	2b01      	cmp	r3, #1
 80165b2:	9303      	str	r3, [sp, #12]
 80165b4:	bfb8      	it	lt
 80165b6:	2301      	movlt	r3, #1
 80165b8:	e006      	b.n	80165c8 <_dtoa_r+0x250>
 80165ba:	2301      	movs	r3, #1
 80165bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80165be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	dd28      	ble.n	8016616 <_dtoa_r+0x29e>
 80165c4:	469b      	mov	fp, r3
 80165c6:	9303      	str	r3, [sp, #12]
 80165c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80165cc:	2100      	movs	r1, #0
 80165ce:	2204      	movs	r2, #4
 80165d0:	f102 0514 	add.w	r5, r2, #20
 80165d4:	429d      	cmp	r5, r3
 80165d6:	d926      	bls.n	8016626 <_dtoa_r+0x2ae>
 80165d8:	6041      	str	r1, [r0, #4]
 80165da:	4648      	mov	r0, r9
 80165dc:	f000 fd9c 	bl	8017118 <_Balloc>
 80165e0:	4682      	mov	sl, r0
 80165e2:	2800      	cmp	r0, #0
 80165e4:	d142      	bne.n	801666c <_dtoa_r+0x2f4>
 80165e6:	4b1e      	ldr	r3, [pc, #120]	@ (8016660 <_dtoa_r+0x2e8>)
 80165e8:	4602      	mov	r2, r0
 80165ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80165ee:	e6da      	b.n	80163a6 <_dtoa_r+0x2e>
 80165f0:	2300      	movs	r3, #0
 80165f2:	e7e3      	b.n	80165bc <_dtoa_r+0x244>
 80165f4:	2300      	movs	r3, #0
 80165f6:	e7d5      	b.n	80165a4 <_dtoa_r+0x22c>
 80165f8:	2401      	movs	r4, #1
 80165fa:	2300      	movs	r3, #0
 80165fc:	9307      	str	r3, [sp, #28]
 80165fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8016600:	f04f 3bff 	mov.w	fp, #4294967295
 8016604:	2200      	movs	r2, #0
 8016606:	f8cd b00c 	str.w	fp, [sp, #12]
 801660a:	2312      	movs	r3, #18
 801660c:	920c      	str	r2, [sp, #48]	@ 0x30
 801660e:	e7db      	b.n	80165c8 <_dtoa_r+0x250>
 8016610:	2301      	movs	r3, #1
 8016612:	9309      	str	r3, [sp, #36]	@ 0x24
 8016614:	e7f4      	b.n	8016600 <_dtoa_r+0x288>
 8016616:	f04f 0b01 	mov.w	fp, #1
 801661a:	f8cd b00c 	str.w	fp, [sp, #12]
 801661e:	465b      	mov	r3, fp
 8016620:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8016624:	e7d0      	b.n	80165c8 <_dtoa_r+0x250>
 8016626:	3101      	adds	r1, #1
 8016628:	0052      	lsls	r2, r2, #1
 801662a:	e7d1      	b.n	80165d0 <_dtoa_r+0x258>
 801662c:	f3af 8000 	nop.w
 8016630:	636f4361 	.word	0x636f4361
 8016634:	3fd287a7 	.word	0x3fd287a7
 8016638:	8b60c8b3 	.word	0x8b60c8b3
 801663c:	3fc68a28 	.word	0x3fc68a28
 8016640:	509f79fb 	.word	0x509f79fb
 8016644:	3fd34413 	.word	0x3fd34413
 8016648:	08018351 	.word	0x08018351
 801664c:	08018368 	.word	0x08018368
 8016650:	7ff00000 	.word	0x7ff00000
 8016654:	08018321 	.word	0x08018321
 8016658:	3ff80000 	.word	0x3ff80000
 801665c:	080184b8 	.word	0x080184b8
 8016660:	080183c0 	.word	0x080183c0
 8016664:	0801834d 	.word	0x0801834d
 8016668:	08018320 	.word	0x08018320
 801666c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016670:	6018      	str	r0, [r3, #0]
 8016672:	9b03      	ldr	r3, [sp, #12]
 8016674:	2b0e      	cmp	r3, #14
 8016676:	f200 80a1 	bhi.w	80167bc <_dtoa_r+0x444>
 801667a:	2c00      	cmp	r4, #0
 801667c:	f000 809e 	beq.w	80167bc <_dtoa_r+0x444>
 8016680:	2f00      	cmp	r7, #0
 8016682:	dd33      	ble.n	80166ec <_dtoa_r+0x374>
 8016684:	4b9c      	ldr	r3, [pc, #624]	@ (80168f8 <_dtoa_r+0x580>)
 8016686:	f007 020f 	and.w	r2, r7, #15
 801668a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801668e:	ed93 7b00 	vldr	d7, [r3]
 8016692:	05f8      	lsls	r0, r7, #23
 8016694:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8016698:	ea4f 1427 	mov.w	r4, r7, asr #4
 801669c:	d516      	bpl.n	80166cc <_dtoa_r+0x354>
 801669e:	4b97      	ldr	r3, [pc, #604]	@ (80168fc <_dtoa_r+0x584>)
 80166a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80166a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80166a8:	f7ea f8f8 	bl	800089c <__aeabi_ddiv>
 80166ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80166b0:	f004 040f 	and.w	r4, r4, #15
 80166b4:	2603      	movs	r6, #3
 80166b6:	4d91      	ldr	r5, [pc, #580]	@ (80168fc <_dtoa_r+0x584>)
 80166b8:	b954      	cbnz	r4, 80166d0 <_dtoa_r+0x358>
 80166ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80166be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80166c2:	f7ea f8eb 	bl	800089c <__aeabi_ddiv>
 80166c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80166ca:	e028      	b.n	801671e <_dtoa_r+0x3a6>
 80166cc:	2602      	movs	r6, #2
 80166ce:	e7f2      	b.n	80166b6 <_dtoa_r+0x33e>
 80166d0:	07e1      	lsls	r1, r4, #31
 80166d2:	d508      	bpl.n	80166e6 <_dtoa_r+0x36e>
 80166d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80166d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80166dc:	f7e9 ffb4 	bl	8000648 <__aeabi_dmul>
 80166e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80166e4:	3601      	adds	r6, #1
 80166e6:	1064      	asrs	r4, r4, #1
 80166e8:	3508      	adds	r5, #8
 80166ea:	e7e5      	b.n	80166b8 <_dtoa_r+0x340>
 80166ec:	f000 80af 	beq.w	801684e <_dtoa_r+0x4d6>
 80166f0:	427c      	negs	r4, r7
 80166f2:	4b81      	ldr	r3, [pc, #516]	@ (80168f8 <_dtoa_r+0x580>)
 80166f4:	4d81      	ldr	r5, [pc, #516]	@ (80168fc <_dtoa_r+0x584>)
 80166f6:	f004 020f 	and.w	r2, r4, #15
 80166fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80166fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016702:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016706:	f7e9 ff9f 	bl	8000648 <__aeabi_dmul>
 801670a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801670e:	1124      	asrs	r4, r4, #4
 8016710:	2300      	movs	r3, #0
 8016712:	2602      	movs	r6, #2
 8016714:	2c00      	cmp	r4, #0
 8016716:	f040 808f 	bne.w	8016838 <_dtoa_r+0x4c0>
 801671a:	2b00      	cmp	r3, #0
 801671c:	d1d3      	bne.n	80166c6 <_dtoa_r+0x34e>
 801671e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016720:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016724:	2b00      	cmp	r3, #0
 8016726:	f000 8094 	beq.w	8016852 <_dtoa_r+0x4da>
 801672a:	4b75      	ldr	r3, [pc, #468]	@ (8016900 <_dtoa_r+0x588>)
 801672c:	2200      	movs	r2, #0
 801672e:	4620      	mov	r0, r4
 8016730:	4629      	mov	r1, r5
 8016732:	f7ea f9fb 	bl	8000b2c <__aeabi_dcmplt>
 8016736:	2800      	cmp	r0, #0
 8016738:	f000 808b 	beq.w	8016852 <_dtoa_r+0x4da>
 801673c:	9b03      	ldr	r3, [sp, #12]
 801673e:	2b00      	cmp	r3, #0
 8016740:	f000 8087 	beq.w	8016852 <_dtoa_r+0x4da>
 8016744:	f1bb 0f00 	cmp.w	fp, #0
 8016748:	dd34      	ble.n	80167b4 <_dtoa_r+0x43c>
 801674a:	4620      	mov	r0, r4
 801674c:	4b6d      	ldr	r3, [pc, #436]	@ (8016904 <_dtoa_r+0x58c>)
 801674e:	2200      	movs	r2, #0
 8016750:	4629      	mov	r1, r5
 8016752:	f7e9 ff79 	bl	8000648 <__aeabi_dmul>
 8016756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801675a:	f107 38ff 	add.w	r8, r7, #4294967295
 801675e:	3601      	adds	r6, #1
 8016760:	465c      	mov	r4, fp
 8016762:	4630      	mov	r0, r6
 8016764:	f7e9 ff06 	bl	8000574 <__aeabi_i2d>
 8016768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801676c:	f7e9 ff6c 	bl	8000648 <__aeabi_dmul>
 8016770:	4b65      	ldr	r3, [pc, #404]	@ (8016908 <_dtoa_r+0x590>)
 8016772:	2200      	movs	r2, #0
 8016774:	f7e9 fdb2 	bl	80002dc <__adddf3>
 8016778:	4605      	mov	r5, r0
 801677a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801677e:	2c00      	cmp	r4, #0
 8016780:	d16a      	bne.n	8016858 <_dtoa_r+0x4e0>
 8016782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016786:	4b61      	ldr	r3, [pc, #388]	@ (801690c <_dtoa_r+0x594>)
 8016788:	2200      	movs	r2, #0
 801678a:	f7e9 fda5 	bl	80002d8 <__aeabi_dsub>
 801678e:	4602      	mov	r2, r0
 8016790:	460b      	mov	r3, r1
 8016792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016796:	462a      	mov	r2, r5
 8016798:	4633      	mov	r3, r6
 801679a:	f7ea f9e5 	bl	8000b68 <__aeabi_dcmpgt>
 801679e:	2800      	cmp	r0, #0
 80167a0:	f040 8298 	bne.w	8016cd4 <_dtoa_r+0x95c>
 80167a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80167a8:	462a      	mov	r2, r5
 80167aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80167ae:	f7ea f9bd 	bl	8000b2c <__aeabi_dcmplt>
 80167b2:	bb38      	cbnz	r0, 8016804 <_dtoa_r+0x48c>
 80167b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80167b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80167bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80167be:	2b00      	cmp	r3, #0
 80167c0:	f2c0 8157 	blt.w	8016a72 <_dtoa_r+0x6fa>
 80167c4:	2f0e      	cmp	r7, #14
 80167c6:	f300 8154 	bgt.w	8016a72 <_dtoa_r+0x6fa>
 80167ca:	4b4b      	ldr	r3, [pc, #300]	@ (80168f8 <_dtoa_r+0x580>)
 80167cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80167d0:	ed93 7b00 	vldr	d7, [r3]
 80167d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	ed8d 7b00 	vstr	d7, [sp]
 80167dc:	f280 80e5 	bge.w	80169aa <_dtoa_r+0x632>
 80167e0:	9b03      	ldr	r3, [sp, #12]
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	f300 80e1 	bgt.w	80169aa <_dtoa_r+0x632>
 80167e8:	d10c      	bne.n	8016804 <_dtoa_r+0x48c>
 80167ea:	4b48      	ldr	r3, [pc, #288]	@ (801690c <_dtoa_r+0x594>)
 80167ec:	2200      	movs	r2, #0
 80167ee:	ec51 0b17 	vmov	r0, r1, d7
 80167f2:	f7e9 ff29 	bl	8000648 <__aeabi_dmul>
 80167f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80167fa:	f7ea f9ab 	bl	8000b54 <__aeabi_dcmpge>
 80167fe:	2800      	cmp	r0, #0
 8016800:	f000 8266 	beq.w	8016cd0 <_dtoa_r+0x958>
 8016804:	2400      	movs	r4, #0
 8016806:	4625      	mov	r5, r4
 8016808:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801680a:	4656      	mov	r6, sl
 801680c:	ea6f 0803 	mvn.w	r8, r3
 8016810:	2700      	movs	r7, #0
 8016812:	4621      	mov	r1, r4
 8016814:	4648      	mov	r0, r9
 8016816:	f000 fcbf 	bl	8017198 <_Bfree>
 801681a:	2d00      	cmp	r5, #0
 801681c:	f000 80bd 	beq.w	801699a <_dtoa_r+0x622>
 8016820:	b12f      	cbz	r7, 801682e <_dtoa_r+0x4b6>
 8016822:	42af      	cmp	r7, r5
 8016824:	d003      	beq.n	801682e <_dtoa_r+0x4b6>
 8016826:	4639      	mov	r1, r7
 8016828:	4648      	mov	r0, r9
 801682a:	f000 fcb5 	bl	8017198 <_Bfree>
 801682e:	4629      	mov	r1, r5
 8016830:	4648      	mov	r0, r9
 8016832:	f000 fcb1 	bl	8017198 <_Bfree>
 8016836:	e0b0      	b.n	801699a <_dtoa_r+0x622>
 8016838:	07e2      	lsls	r2, r4, #31
 801683a:	d505      	bpl.n	8016848 <_dtoa_r+0x4d0>
 801683c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016840:	f7e9 ff02 	bl	8000648 <__aeabi_dmul>
 8016844:	3601      	adds	r6, #1
 8016846:	2301      	movs	r3, #1
 8016848:	1064      	asrs	r4, r4, #1
 801684a:	3508      	adds	r5, #8
 801684c:	e762      	b.n	8016714 <_dtoa_r+0x39c>
 801684e:	2602      	movs	r6, #2
 8016850:	e765      	b.n	801671e <_dtoa_r+0x3a6>
 8016852:	9c03      	ldr	r4, [sp, #12]
 8016854:	46b8      	mov	r8, r7
 8016856:	e784      	b.n	8016762 <_dtoa_r+0x3ea>
 8016858:	4b27      	ldr	r3, [pc, #156]	@ (80168f8 <_dtoa_r+0x580>)
 801685a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801685c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016864:	4454      	add	r4, sl
 8016866:	2900      	cmp	r1, #0
 8016868:	d054      	beq.n	8016914 <_dtoa_r+0x59c>
 801686a:	4929      	ldr	r1, [pc, #164]	@ (8016910 <_dtoa_r+0x598>)
 801686c:	2000      	movs	r0, #0
 801686e:	f7ea f815 	bl	800089c <__aeabi_ddiv>
 8016872:	4633      	mov	r3, r6
 8016874:	462a      	mov	r2, r5
 8016876:	f7e9 fd2f 	bl	80002d8 <__aeabi_dsub>
 801687a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801687e:	4656      	mov	r6, sl
 8016880:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016884:	f7ea f990 	bl	8000ba8 <__aeabi_d2iz>
 8016888:	4605      	mov	r5, r0
 801688a:	f7e9 fe73 	bl	8000574 <__aeabi_i2d>
 801688e:	4602      	mov	r2, r0
 8016890:	460b      	mov	r3, r1
 8016892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016896:	f7e9 fd1f 	bl	80002d8 <__aeabi_dsub>
 801689a:	3530      	adds	r5, #48	@ 0x30
 801689c:	4602      	mov	r2, r0
 801689e:	460b      	mov	r3, r1
 80168a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80168a4:	f806 5b01 	strb.w	r5, [r6], #1
 80168a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80168ac:	f7ea f93e 	bl	8000b2c <__aeabi_dcmplt>
 80168b0:	2800      	cmp	r0, #0
 80168b2:	d172      	bne.n	801699a <_dtoa_r+0x622>
 80168b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80168b8:	4911      	ldr	r1, [pc, #68]	@ (8016900 <_dtoa_r+0x588>)
 80168ba:	2000      	movs	r0, #0
 80168bc:	f7e9 fd0c 	bl	80002d8 <__aeabi_dsub>
 80168c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80168c4:	f7ea f932 	bl	8000b2c <__aeabi_dcmplt>
 80168c8:	2800      	cmp	r0, #0
 80168ca:	f040 80b4 	bne.w	8016a36 <_dtoa_r+0x6be>
 80168ce:	42a6      	cmp	r6, r4
 80168d0:	f43f af70 	beq.w	80167b4 <_dtoa_r+0x43c>
 80168d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80168d8:	4b0a      	ldr	r3, [pc, #40]	@ (8016904 <_dtoa_r+0x58c>)
 80168da:	2200      	movs	r2, #0
 80168dc:	f7e9 feb4 	bl	8000648 <__aeabi_dmul>
 80168e0:	4b08      	ldr	r3, [pc, #32]	@ (8016904 <_dtoa_r+0x58c>)
 80168e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80168e6:	2200      	movs	r2, #0
 80168e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80168ec:	f7e9 feac 	bl	8000648 <__aeabi_dmul>
 80168f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80168f4:	e7c4      	b.n	8016880 <_dtoa_r+0x508>
 80168f6:	bf00      	nop
 80168f8:	080184b8 	.word	0x080184b8
 80168fc:	08018490 	.word	0x08018490
 8016900:	3ff00000 	.word	0x3ff00000
 8016904:	40240000 	.word	0x40240000
 8016908:	401c0000 	.word	0x401c0000
 801690c:	40140000 	.word	0x40140000
 8016910:	3fe00000 	.word	0x3fe00000
 8016914:	4631      	mov	r1, r6
 8016916:	4628      	mov	r0, r5
 8016918:	f7e9 fe96 	bl	8000648 <__aeabi_dmul>
 801691c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016920:	9413      	str	r4, [sp, #76]	@ 0x4c
 8016922:	4656      	mov	r6, sl
 8016924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016928:	f7ea f93e 	bl	8000ba8 <__aeabi_d2iz>
 801692c:	4605      	mov	r5, r0
 801692e:	f7e9 fe21 	bl	8000574 <__aeabi_i2d>
 8016932:	4602      	mov	r2, r0
 8016934:	460b      	mov	r3, r1
 8016936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801693a:	f7e9 fccd 	bl	80002d8 <__aeabi_dsub>
 801693e:	3530      	adds	r5, #48	@ 0x30
 8016940:	f806 5b01 	strb.w	r5, [r6], #1
 8016944:	4602      	mov	r2, r0
 8016946:	460b      	mov	r3, r1
 8016948:	42a6      	cmp	r6, r4
 801694a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801694e:	f04f 0200 	mov.w	r2, #0
 8016952:	d124      	bne.n	801699e <_dtoa_r+0x626>
 8016954:	4baf      	ldr	r3, [pc, #700]	@ (8016c14 <_dtoa_r+0x89c>)
 8016956:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801695a:	f7e9 fcbf 	bl	80002dc <__adddf3>
 801695e:	4602      	mov	r2, r0
 8016960:	460b      	mov	r3, r1
 8016962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016966:	f7ea f8ff 	bl	8000b68 <__aeabi_dcmpgt>
 801696a:	2800      	cmp	r0, #0
 801696c:	d163      	bne.n	8016a36 <_dtoa_r+0x6be>
 801696e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016972:	49a8      	ldr	r1, [pc, #672]	@ (8016c14 <_dtoa_r+0x89c>)
 8016974:	2000      	movs	r0, #0
 8016976:	f7e9 fcaf 	bl	80002d8 <__aeabi_dsub>
 801697a:	4602      	mov	r2, r0
 801697c:	460b      	mov	r3, r1
 801697e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016982:	f7ea f8d3 	bl	8000b2c <__aeabi_dcmplt>
 8016986:	2800      	cmp	r0, #0
 8016988:	f43f af14 	beq.w	80167b4 <_dtoa_r+0x43c>
 801698c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801698e:	1e73      	subs	r3, r6, #1
 8016990:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016992:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016996:	2b30      	cmp	r3, #48	@ 0x30
 8016998:	d0f8      	beq.n	801698c <_dtoa_r+0x614>
 801699a:	4647      	mov	r7, r8
 801699c:	e03b      	b.n	8016a16 <_dtoa_r+0x69e>
 801699e:	4b9e      	ldr	r3, [pc, #632]	@ (8016c18 <_dtoa_r+0x8a0>)
 80169a0:	f7e9 fe52 	bl	8000648 <__aeabi_dmul>
 80169a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80169a8:	e7bc      	b.n	8016924 <_dtoa_r+0x5ac>
 80169aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80169ae:	4656      	mov	r6, sl
 80169b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80169b4:	4620      	mov	r0, r4
 80169b6:	4629      	mov	r1, r5
 80169b8:	f7e9 ff70 	bl	800089c <__aeabi_ddiv>
 80169bc:	f7ea f8f4 	bl	8000ba8 <__aeabi_d2iz>
 80169c0:	4680      	mov	r8, r0
 80169c2:	f7e9 fdd7 	bl	8000574 <__aeabi_i2d>
 80169c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80169ca:	f7e9 fe3d 	bl	8000648 <__aeabi_dmul>
 80169ce:	4602      	mov	r2, r0
 80169d0:	460b      	mov	r3, r1
 80169d2:	4620      	mov	r0, r4
 80169d4:	4629      	mov	r1, r5
 80169d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80169da:	f7e9 fc7d 	bl	80002d8 <__aeabi_dsub>
 80169de:	f806 4b01 	strb.w	r4, [r6], #1
 80169e2:	9d03      	ldr	r5, [sp, #12]
 80169e4:	eba6 040a 	sub.w	r4, r6, sl
 80169e8:	42a5      	cmp	r5, r4
 80169ea:	4602      	mov	r2, r0
 80169ec:	460b      	mov	r3, r1
 80169ee:	d133      	bne.n	8016a58 <_dtoa_r+0x6e0>
 80169f0:	f7e9 fc74 	bl	80002dc <__adddf3>
 80169f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80169f8:	4604      	mov	r4, r0
 80169fa:	460d      	mov	r5, r1
 80169fc:	f7ea f8b4 	bl	8000b68 <__aeabi_dcmpgt>
 8016a00:	b9c0      	cbnz	r0, 8016a34 <_dtoa_r+0x6bc>
 8016a02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016a06:	4620      	mov	r0, r4
 8016a08:	4629      	mov	r1, r5
 8016a0a:	f7ea f885 	bl	8000b18 <__aeabi_dcmpeq>
 8016a0e:	b110      	cbz	r0, 8016a16 <_dtoa_r+0x69e>
 8016a10:	f018 0f01 	tst.w	r8, #1
 8016a14:	d10e      	bne.n	8016a34 <_dtoa_r+0x6bc>
 8016a16:	9902      	ldr	r1, [sp, #8]
 8016a18:	4648      	mov	r0, r9
 8016a1a:	f000 fbbd 	bl	8017198 <_Bfree>
 8016a1e:	2300      	movs	r3, #0
 8016a20:	7033      	strb	r3, [r6, #0]
 8016a22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016a24:	3701      	adds	r7, #1
 8016a26:	601f      	str	r7, [r3, #0]
 8016a28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016a2a:	2b00      	cmp	r3, #0
 8016a2c:	f000 824b 	beq.w	8016ec6 <_dtoa_r+0xb4e>
 8016a30:	601e      	str	r6, [r3, #0]
 8016a32:	e248      	b.n	8016ec6 <_dtoa_r+0xb4e>
 8016a34:	46b8      	mov	r8, r7
 8016a36:	4633      	mov	r3, r6
 8016a38:	461e      	mov	r6, r3
 8016a3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016a3e:	2a39      	cmp	r2, #57	@ 0x39
 8016a40:	d106      	bne.n	8016a50 <_dtoa_r+0x6d8>
 8016a42:	459a      	cmp	sl, r3
 8016a44:	d1f8      	bne.n	8016a38 <_dtoa_r+0x6c0>
 8016a46:	2230      	movs	r2, #48	@ 0x30
 8016a48:	f108 0801 	add.w	r8, r8, #1
 8016a4c:	f88a 2000 	strb.w	r2, [sl]
 8016a50:	781a      	ldrb	r2, [r3, #0]
 8016a52:	3201      	adds	r2, #1
 8016a54:	701a      	strb	r2, [r3, #0]
 8016a56:	e7a0      	b.n	801699a <_dtoa_r+0x622>
 8016a58:	4b6f      	ldr	r3, [pc, #444]	@ (8016c18 <_dtoa_r+0x8a0>)
 8016a5a:	2200      	movs	r2, #0
 8016a5c:	f7e9 fdf4 	bl	8000648 <__aeabi_dmul>
 8016a60:	2200      	movs	r2, #0
 8016a62:	2300      	movs	r3, #0
 8016a64:	4604      	mov	r4, r0
 8016a66:	460d      	mov	r5, r1
 8016a68:	f7ea f856 	bl	8000b18 <__aeabi_dcmpeq>
 8016a6c:	2800      	cmp	r0, #0
 8016a6e:	d09f      	beq.n	80169b0 <_dtoa_r+0x638>
 8016a70:	e7d1      	b.n	8016a16 <_dtoa_r+0x69e>
 8016a72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016a74:	2a00      	cmp	r2, #0
 8016a76:	f000 80ea 	beq.w	8016c4e <_dtoa_r+0x8d6>
 8016a7a:	9a07      	ldr	r2, [sp, #28]
 8016a7c:	2a01      	cmp	r2, #1
 8016a7e:	f300 80cd 	bgt.w	8016c1c <_dtoa_r+0x8a4>
 8016a82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016a84:	2a00      	cmp	r2, #0
 8016a86:	f000 80c1 	beq.w	8016c0c <_dtoa_r+0x894>
 8016a8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8016a8e:	9c08      	ldr	r4, [sp, #32]
 8016a90:	9e00      	ldr	r6, [sp, #0]
 8016a92:	9a00      	ldr	r2, [sp, #0]
 8016a94:	441a      	add	r2, r3
 8016a96:	9200      	str	r2, [sp, #0]
 8016a98:	9a06      	ldr	r2, [sp, #24]
 8016a9a:	2101      	movs	r1, #1
 8016a9c:	441a      	add	r2, r3
 8016a9e:	4648      	mov	r0, r9
 8016aa0:	9206      	str	r2, [sp, #24]
 8016aa2:	f000 fc2d 	bl	8017300 <__i2b>
 8016aa6:	4605      	mov	r5, r0
 8016aa8:	b166      	cbz	r6, 8016ac4 <_dtoa_r+0x74c>
 8016aaa:	9b06      	ldr	r3, [sp, #24]
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	dd09      	ble.n	8016ac4 <_dtoa_r+0x74c>
 8016ab0:	42b3      	cmp	r3, r6
 8016ab2:	9a00      	ldr	r2, [sp, #0]
 8016ab4:	bfa8      	it	ge
 8016ab6:	4633      	movge	r3, r6
 8016ab8:	1ad2      	subs	r2, r2, r3
 8016aba:	9200      	str	r2, [sp, #0]
 8016abc:	9a06      	ldr	r2, [sp, #24]
 8016abe:	1af6      	subs	r6, r6, r3
 8016ac0:	1ad3      	subs	r3, r2, r3
 8016ac2:	9306      	str	r3, [sp, #24]
 8016ac4:	9b08      	ldr	r3, [sp, #32]
 8016ac6:	b30b      	cbz	r3, 8016b0c <_dtoa_r+0x794>
 8016ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	f000 80c6 	beq.w	8016c5c <_dtoa_r+0x8e4>
 8016ad0:	2c00      	cmp	r4, #0
 8016ad2:	f000 80c0 	beq.w	8016c56 <_dtoa_r+0x8de>
 8016ad6:	4629      	mov	r1, r5
 8016ad8:	4622      	mov	r2, r4
 8016ada:	4648      	mov	r0, r9
 8016adc:	f000 fcc8 	bl	8017470 <__pow5mult>
 8016ae0:	9a02      	ldr	r2, [sp, #8]
 8016ae2:	4601      	mov	r1, r0
 8016ae4:	4605      	mov	r5, r0
 8016ae6:	4648      	mov	r0, r9
 8016ae8:	f000 fc20 	bl	801732c <__multiply>
 8016aec:	9902      	ldr	r1, [sp, #8]
 8016aee:	4680      	mov	r8, r0
 8016af0:	4648      	mov	r0, r9
 8016af2:	f000 fb51 	bl	8017198 <_Bfree>
 8016af6:	9b08      	ldr	r3, [sp, #32]
 8016af8:	1b1b      	subs	r3, r3, r4
 8016afa:	9308      	str	r3, [sp, #32]
 8016afc:	f000 80b1 	beq.w	8016c62 <_dtoa_r+0x8ea>
 8016b00:	9a08      	ldr	r2, [sp, #32]
 8016b02:	4641      	mov	r1, r8
 8016b04:	4648      	mov	r0, r9
 8016b06:	f000 fcb3 	bl	8017470 <__pow5mult>
 8016b0a:	9002      	str	r0, [sp, #8]
 8016b0c:	2101      	movs	r1, #1
 8016b0e:	4648      	mov	r0, r9
 8016b10:	f000 fbf6 	bl	8017300 <__i2b>
 8016b14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016b16:	4604      	mov	r4, r0
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	f000 81d8 	beq.w	8016ece <_dtoa_r+0xb56>
 8016b1e:	461a      	mov	r2, r3
 8016b20:	4601      	mov	r1, r0
 8016b22:	4648      	mov	r0, r9
 8016b24:	f000 fca4 	bl	8017470 <__pow5mult>
 8016b28:	9b07      	ldr	r3, [sp, #28]
 8016b2a:	2b01      	cmp	r3, #1
 8016b2c:	4604      	mov	r4, r0
 8016b2e:	f300 809f 	bgt.w	8016c70 <_dtoa_r+0x8f8>
 8016b32:	9b04      	ldr	r3, [sp, #16]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	f040 8097 	bne.w	8016c68 <_dtoa_r+0x8f0>
 8016b3a:	9b05      	ldr	r3, [sp, #20]
 8016b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	f040 8093 	bne.w	8016c6c <_dtoa_r+0x8f4>
 8016b46:	9b05      	ldr	r3, [sp, #20]
 8016b48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016b4c:	0d1b      	lsrs	r3, r3, #20
 8016b4e:	051b      	lsls	r3, r3, #20
 8016b50:	b133      	cbz	r3, 8016b60 <_dtoa_r+0x7e8>
 8016b52:	9b00      	ldr	r3, [sp, #0]
 8016b54:	3301      	adds	r3, #1
 8016b56:	9300      	str	r3, [sp, #0]
 8016b58:	9b06      	ldr	r3, [sp, #24]
 8016b5a:	3301      	adds	r3, #1
 8016b5c:	9306      	str	r3, [sp, #24]
 8016b5e:	2301      	movs	r3, #1
 8016b60:	9308      	str	r3, [sp, #32]
 8016b62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	f000 81b8 	beq.w	8016eda <_dtoa_r+0xb62>
 8016b6a:	6923      	ldr	r3, [r4, #16]
 8016b6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016b70:	6918      	ldr	r0, [r3, #16]
 8016b72:	f000 fb79 	bl	8017268 <__hi0bits>
 8016b76:	f1c0 0020 	rsb	r0, r0, #32
 8016b7a:	9b06      	ldr	r3, [sp, #24]
 8016b7c:	4418      	add	r0, r3
 8016b7e:	f010 001f 	ands.w	r0, r0, #31
 8016b82:	f000 8082 	beq.w	8016c8a <_dtoa_r+0x912>
 8016b86:	f1c0 0320 	rsb	r3, r0, #32
 8016b8a:	2b04      	cmp	r3, #4
 8016b8c:	dd73      	ble.n	8016c76 <_dtoa_r+0x8fe>
 8016b8e:	9b00      	ldr	r3, [sp, #0]
 8016b90:	f1c0 001c 	rsb	r0, r0, #28
 8016b94:	4403      	add	r3, r0
 8016b96:	9300      	str	r3, [sp, #0]
 8016b98:	9b06      	ldr	r3, [sp, #24]
 8016b9a:	4403      	add	r3, r0
 8016b9c:	4406      	add	r6, r0
 8016b9e:	9306      	str	r3, [sp, #24]
 8016ba0:	9b00      	ldr	r3, [sp, #0]
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	dd05      	ble.n	8016bb2 <_dtoa_r+0x83a>
 8016ba6:	9902      	ldr	r1, [sp, #8]
 8016ba8:	461a      	mov	r2, r3
 8016baa:	4648      	mov	r0, r9
 8016bac:	f000 fcba 	bl	8017524 <__lshift>
 8016bb0:	9002      	str	r0, [sp, #8]
 8016bb2:	9b06      	ldr	r3, [sp, #24]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	dd05      	ble.n	8016bc4 <_dtoa_r+0x84c>
 8016bb8:	4621      	mov	r1, r4
 8016bba:	461a      	mov	r2, r3
 8016bbc:	4648      	mov	r0, r9
 8016bbe:	f000 fcb1 	bl	8017524 <__lshift>
 8016bc2:	4604      	mov	r4, r0
 8016bc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d061      	beq.n	8016c8e <_dtoa_r+0x916>
 8016bca:	9802      	ldr	r0, [sp, #8]
 8016bcc:	4621      	mov	r1, r4
 8016bce:	f000 fd15 	bl	80175fc <__mcmp>
 8016bd2:	2800      	cmp	r0, #0
 8016bd4:	da5b      	bge.n	8016c8e <_dtoa_r+0x916>
 8016bd6:	2300      	movs	r3, #0
 8016bd8:	9902      	ldr	r1, [sp, #8]
 8016bda:	220a      	movs	r2, #10
 8016bdc:	4648      	mov	r0, r9
 8016bde:	f000 fafd 	bl	80171dc <__multadd>
 8016be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016be4:	9002      	str	r0, [sp, #8]
 8016be6:	f107 38ff 	add.w	r8, r7, #4294967295
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	f000 8177 	beq.w	8016ede <_dtoa_r+0xb66>
 8016bf0:	4629      	mov	r1, r5
 8016bf2:	2300      	movs	r3, #0
 8016bf4:	220a      	movs	r2, #10
 8016bf6:	4648      	mov	r0, r9
 8016bf8:	f000 faf0 	bl	80171dc <__multadd>
 8016bfc:	f1bb 0f00 	cmp.w	fp, #0
 8016c00:	4605      	mov	r5, r0
 8016c02:	dc6f      	bgt.n	8016ce4 <_dtoa_r+0x96c>
 8016c04:	9b07      	ldr	r3, [sp, #28]
 8016c06:	2b02      	cmp	r3, #2
 8016c08:	dc49      	bgt.n	8016c9e <_dtoa_r+0x926>
 8016c0a:	e06b      	b.n	8016ce4 <_dtoa_r+0x96c>
 8016c0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016c0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8016c12:	e73c      	b.n	8016a8e <_dtoa_r+0x716>
 8016c14:	3fe00000 	.word	0x3fe00000
 8016c18:	40240000 	.word	0x40240000
 8016c1c:	9b03      	ldr	r3, [sp, #12]
 8016c1e:	1e5c      	subs	r4, r3, #1
 8016c20:	9b08      	ldr	r3, [sp, #32]
 8016c22:	42a3      	cmp	r3, r4
 8016c24:	db09      	blt.n	8016c3a <_dtoa_r+0x8c2>
 8016c26:	1b1c      	subs	r4, r3, r4
 8016c28:	9b03      	ldr	r3, [sp, #12]
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	f6bf af30 	bge.w	8016a90 <_dtoa_r+0x718>
 8016c30:	9b00      	ldr	r3, [sp, #0]
 8016c32:	9a03      	ldr	r2, [sp, #12]
 8016c34:	1a9e      	subs	r6, r3, r2
 8016c36:	2300      	movs	r3, #0
 8016c38:	e72b      	b.n	8016a92 <_dtoa_r+0x71a>
 8016c3a:	9b08      	ldr	r3, [sp, #32]
 8016c3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016c3e:	9408      	str	r4, [sp, #32]
 8016c40:	1ae3      	subs	r3, r4, r3
 8016c42:	441a      	add	r2, r3
 8016c44:	9e00      	ldr	r6, [sp, #0]
 8016c46:	9b03      	ldr	r3, [sp, #12]
 8016c48:	920d      	str	r2, [sp, #52]	@ 0x34
 8016c4a:	2400      	movs	r4, #0
 8016c4c:	e721      	b.n	8016a92 <_dtoa_r+0x71a>
 8016c4e:	9c08      	ldr	r4, [sp, #32]
 8016c50:	9e00      	ldr	r6, [sp, #0]
 8016c52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016c54:	e728      	b.n	8016aa8 <_dtoa_r+0x730>
 8016c56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8016c5a:	e751      	b.n	8016b00 <_dtoa_r+0x788>
 8016c5c:	9a08      	ldr	r2, [sp, #32]
 8016c5e:	9902      	ldr	r1, [sp, #8]
 8016c60:	e750      	b.n	8016b04 <_dtoa_r+0x78c>
 8016c62:	f8cd 8008 	str.w	r8, [sp, #8]
 8016c66:	e751      	b.n	8016b0c <_dtoa_r+0x794>
 8016c68:	2300      	movs	r3, #0
 8016c6a:	e779      	b.n	8016b60 <_dtoa_r+0x7e8>
 8016c6c:	9b04      	ldr	r3, [sp, #16]
 8016c6e:	e777      	b.n	8016b60 <_dtoa_r+0x7e8>
 8016c70:	2300      	movs	r3, #0
 8016c72:	9308      	str	r3, [sp, #32]
 8016c74:	e779      	b.n	8016b6a <_dtoa_r+0x7f2>
 8016c76:	d093      	beq.n	8016ba0 <_dtoa_r+0x828>
 8016c78:	9a00      	ldr	r2, [sp, #0]
 8016c7a:	331c      	adds	r3, #28
 8016c7c:	441a      	add	r2, r3
 8016c7e:	9200      	str	r2, [sp, #0]
 8016c80:	9a06      	ldr	r2, [sp, #24]
 8016c82:	441a      	add	r2, r3
 8016c84:	441e      	add	r6, r3
 8016c86:	9206      	str	r2, [sp, #24]
 8016c88:	e78a      	b.n	8016ba0 <_dtoa_r+0x828>
 8016c8a:	4603      	mov	r3, r0
 8016c8c:	e7f4      	b.n	8016c78 <_dtoa_r+0x900>
 8016c8e:	9b03      	ldr	r3, [sp, #12]
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	46b8      	mov	r8, r7
 8016c94:	dc20      	bgt.n	8016cd8 <_dtoa_r+0x960>
 8016c96:	469b      	mov	fp, r3
 8016c98:	9b07      	ldr	r3, [sp, #28]
 8016c9a:	2b02      	cmp	r3, #2
 8016c9c:	dd1e      	ble.n	8016cdc <_dtoa_r+0x964>
 8016c9e:	f1bb 0f00 	cmp.w	fp, #0
 8016ca2:	f47f adb1 	bne.w	8016808 <_dtoa_r+0x490>
 8016ca6:	4621      	mov	r1, r4
 8016ca8:	465b      	mov	r3, fp
 8016caa:	2205      	movs	r2, #5
 8016cac:	4648      	mov	r0, r9
 8016cae:	f000 fa95 	bl	80171dc <__multadd>
 8016cb2:	4601      	mov	r1, r0
 8016cb4:	4604      	mov	r4, r0
 8016cb6:	9802      	ldr	r0, [sp, #8]
 8016cb8:	f000 fca0 	bl	80175fc <__mcmp>
 8016cbc:	2800      	cmp	r0, #0
 8016cbe:	f77f ada3 	ble.w	8016808 <_dtoa_r+0x490>
 8016cc2:	4656      	mov	r6, sl
 8016cc4:	2331      	movs	r3, #49	@ 0x31
 8016cc6:	f806 3b01 	strb.w	r3, [r6], #1
 8016cca:	f108 0801 	add.w	r8, r8, #1
 8016cce:	e59f      	b.n	8016810 <_dtoa_r+0x498>
 8016cd0:	9c03      	ldr	r4, [sp, #12]
 8016cd2:	46b8      	mov	r8, r7
 8016cd4:	4625      	mov	r5, r4
 8016cd6:	e7f4      	b.n	8016cc2 <_dtoa_r+0x94a>
 8016cd8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	f000 8101 	beq.w	8016ee6 <_dtoa_r+0xb6e>
 8016ce4:	2e00      	cmp	r6, #0
 8016ce6:	dd05      	ble.n	8016cf4 <_dtoa_r+0x97c>
 8016ce8:	4629      	mov	r1, r5
 8016cea:	4632      	mov	r2, r6
 8016cec:	4648      	mov	r0, r9
 8016cee:	f000 fc19 	bl	8017524 <__lshift>
 8016cf2:	4605      	mov	r5, r0
 8016cf4:	9b08      	ldr	r3, [sp, #32]
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d05c      	beq.n	8016db4 <_dtoa_r+0xa3c>
 8016cfa:	6869      	ldr	r1, [r5, #4]
 8016cfc:	4648      	mov	r0, r9
 8016cfe:	f000 fa0b 	bl	8017118 <_Balloc>
 8016d02:	4606      	mov	r6, r0
 8016d04:	b928      	cbnz	r0, 8016d12 <_dtoa_r+0x99a>
 8016d06:	4b82      	ldr	r3, [pc, #520]	@ (8016f10 <_dtoa_r+0xb98>)
 8016d08:	4602      	mov	r2, r0
 8016d0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016d0e:	f7ff bb4a 	b.w	80163a6 <_dtoa_r+0x2e>
 8016d12:	692a      	ldr	r2, [r5, #16]
 8016d14:	3202      	adds	r2, #2
 8016d16:	0092      	lsls	r2, r2, #2
 8016d18:	f105 010c 	add.w	r1, r5, #12
 8016d1c:	300c      	adds	r0, #12
 8016d1e:	f7ff fa94 	bl	801624a <memcpy>
 8016d22:	2201      	movs	r2, #1
 8016d24:	4631      	mov	r1, r6
 8016d26:	4648      	mov	r0, r9
 8016d28:	f000 fbfc 	bl	8017524 <__lshift>
 8016d2c:	f10a 0301 	add.w	r3, sl, #1
 8016d30:	9300      	str	r3, [sp, #0]
 8016d32:	eb0a 030b 	add.w	r3, sl, fp
 8016d36:	9308      	str	r3, [sp, #32]
 8016d38:	9b04      	ldr	r3, [sp, #16]
 8016d3a:	f003 0301 	and.w	r3, r3, #1
 8016d3e:	462f      	mov	r7, r5
 8016d40:	9306      	str	r3, [sp, #24]
 8016d42:	4605      	mov	r5, r0
 8016d44:	9b00      	ldr	r3, [sp, #0]
 8016d46:	9802      	ldr	r0, [sp, #8]
 8016d48:	4621      	mov	r1, r4
 8016d4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8016d4e:	f7ff fa8a 	bl	8016266 <quorem>
 8016d52:	4603      	mov	r3, r0
 8016d54:	3330      	adds	r3, #48	@ 0x30
 8016d56:	9003      	str	r0, [sp, #12]
 8016d58:	4639      	mov	r1, r7
 8016d5a:	9802      	ldr	r0, [sp, #8]
 8016d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d5e:	f000 fc4d 	bl	80175fc <__mcmp>
 8016d62:	462a      	mov	r2, r5
 8016d64:	9004      	str	r0, [sp, #16]
 8016d66:	4621      	mov	r1, r4
 8016d68:	4648      	mov	r0, r9
 8016d6a:	f000 fc63 	bl	8017634 <__mdiff>
 8016d6e:	68c2      	ldr	r2, [r0, #12]
 8016d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d72:	4606      	mov	r6, r0
 8016d74:	bb02      	cbnz	r2, 8016db8 <_dtoa_r+0xa40>
 8016d76:	4601      	mov	r1, r0
 8016d78:	9802      	ldr	r0, [sp, #8]
 8016d7a:	f000 fc3f 	bl	80175fc <__mcmp>
 8016d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d80:	4602      	mov	r2, r0
 8016d82:	4631      	mov	r1, r6
 8016d84:	4648      	mov	r0, r9
 8016d86:	920c      	str	r2, [sp, #48]	@ 0x30
 8016d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d8a:	f000 fa05 	bl	8017198 <_Bfree>
 8016d8e:	9b07      	ldr	r3, [sp, #28]
 8016d90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016d92:	9e00      	ldr	r6, [sp, #0]
 8016d94:	ea42 0103 	orr.w	r1, r2, r3
 8016d98:	9b06      	ldr	r3, [sp, #24]
 8016d9a:	4319      	orrs	r1, r3
 8016d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d9e:	d10d      	bne.n	8016dbc <_dtoa_r+0xa44>
 8016da0:	2b39      	cmp	r3, #57	@ 0x39
 8016da2:	d027      	beq.n	8016df4 <_dtoa_r+0xa7c>
 8016da4:	9a04      	ldr	r2, [sp, #16]
 8016da6:	2a00      	cmp	r2, #0
 8016da8:	dd01      	ble.n	8016dae <_dtoa_r+0xa36>
 8016daa:	9b03      	ldr	r3, [sp, #12]
 8016dac:	3331      	adds	r3, #49	@ 0x31
 8016dae:	f88b 3000 	strb.w	r3, [fp]
 8016db2:	e52e      	b.n	8016812 <_dtoa_r+0x49a>
 8016db4:	4628      	mov	r0, r5
 8016db6:	e7b9      	b.n	8016d2c <_dtoa_r+0x9b4>
 8016db8:	2201      	movs	r2, #1
 8016dba:	e7e2      	b.n	8016d82 <_dtoa_r+0xa0a>
 8016dbc:	9904      	ldr	r1, [sp, #16]
 8016dbe:	2900      	cmp	r1, #0
 8016dc0:	db04      	blt.n	8016dcc <_dtoa_r+0xa54>
 8016dc2:	9807      	ldr	r0, [sp, #28]
 8016dc4:	4301      	orrs	r1, r0
 8016dc6:	9806      	ldr	r0, [sp, #24]
 8016dc8:	4301      	orrs	r1, r0
 8016dca:	d120      	bne.n	8016e0e <_dtoa_r+0xa96>
 8016dcc:	2a00      	cmp	r2, #0
 8016dce:	ddee      	ble.n	8016dae <_dtoa_r+0xa36>
 8016dd0:	9902      	ldr	r1, [sp, #8]
 8016dd2:	9300      	str	r3, [sp, #0]
 8016dd4:	2201      	movs	r2, #1
 8016dd6:	4648      	mov	r0, r9
 8016dd8:	f000 fba4 	bl	8017524 <__lshift>
 8016ddc:	4621      	mov	r1, r4
 8016dde:	9002      	str	r0, [sp, #8]
 8016de0:	f000 fc0c 	bl	80175fc <__mcmp>
 8016de4:	2800      	cmp	r0, #0
 8016de6:	9b00      	ldr	r3, [sp, #0]
 8016de8:	dc02      	bgt.n	8016df0 <_dtoa_r+0xa78>
 8016dea:	d1e0      	bne.n	8016dae <_dtoa_r+0xa36>
 8016dec:	07da      	lsls	r2, r3, #31
 8016dee:	d5de      	bpl.n	8016dae <_dtoa_r+0xa36>
 8016df0:	2b39      	cmp	r3, #57	@ 0x39
 8016df2:	d1da      	bne.n	8016daa <_dtoa_r+0xa32>
 8016df4:	2339      	movs	r3, #57	@ 0x39
 8016df6:	f88b 3000 	strb.w	r3, [fp]
 8016dfa:	4633      	mov	r3, r6
 8016dfc:	461e      	mov	r6, r3
 8016dfe:	3b01      	subs	r3, #1
 8016e00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016e04:	2a39      	cmp	r2, #57	@ 0x39
 8016e06:	d04e      	beq.n	8016ea6 <_dtoa_r+0xb2e>
 8016e08:	3201      	adds	r2, #1
 8016e0a:	701a      	strb	r2, [r3, #0]
 8016e0c:	e501      	b.n	8016812 <_dtoa_r+0x49a>
 8016e0e:	2a00      	cmp	r2, #0
 8016e10:	dd03      	ble.n	8016e1a <_dtoa_r+0xaa2>
 8016e12:	2b39      	cmp	r3, #57	@ 0x39
 8016e14:	d0ee      	beq.n	8016df4 <_dtoa_r+0xa7c>
 8016e16:	3301      	adds	r3, #1
 8016e18:	e7c9      	b.n	8016dae <_dtoa_r+0xa36>
 8016e1a:	9a00      	ldr	r2, [sp, #0]
 8016e1c:	9908      	ldr	r1, [sp, #32]
 8016e1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016e22:	428a      	cmp	r2, r1
 8016e24:	d028      	beq.n	8016e78 <_dtoa_r+0xb00>
 8016e26:	9902      	ldr	r1, [sp, #8]
 8016e28:	2300      	movs	r3, #0
 8016e2a:	220a      	movs	r2, #10
 8016e2c:	4648      	mov	r0, r9
 8016e2e:	f000 f9d5 	bl	80171dc <__multadd>
 8016e32:	42af      	cmp	r7, r5
 8016e34:	9002      	str	r0, [sp, #8]
 8016e36:	f04f 0300 	mov.w	r3, #0
 8016e3a:	f04f 020a 	mov.w	r2, #10
 8016e3e:	4639      	mov	r1, r7
 8016e40:	4648      	mov	r0, r9
 8016e42:	d107      	bne.n	8016e54 <_dtoa_r+0xadc>
 8016e44:	f000 f9ca 	bl	80171dc <__multadd>
 8016e48:	4607      	mov	r7, r0
 8016e4a:	4605      	mov	r5, r0
 8016e4c:	9b00      	ldr	r3, [sp, #0]
 8016e4e:	3301      	adds	r3, #1
 8016e50:	9300      	str	r3, [sp, #0]
 8016e52:	e777      	b.n	8016d44 <_dtoa_r+0x9cc>
 8016e54:	f000 f9c2 	bl	80171dc <__multadd>
 8016e58:	4629      	mov	r1, r5
 8016e5a:	4607      	mov	r7, r0
 8016e5c:	2300      	movs	r3, #0
 8016e5e:	220a      	movs	r2, #10
 8016e60:	4648      	mov	r0, r9
 8016e62:	f000 f9bb 	bl	80171dc <__multadd>
 8016e66:	4605      	mov	r5, r0
 8016e68:	e7f0      	b.n	8016e4c <_dtoa_r+0xad4>
 8016e6a:	f1bb 0f00 	cmp.w	fp, #0
 8016e6e:	bfcc      	ite	gt
 8016e70:	465e      	movgt	r6, fp
 8016e72:	2601      	movle	r6, #1
 8016e74:	4456      	add	r6, sl
 8016e76:	2700      	movs	r7, #0
 8016e78:	9902      	ldr	r1, [sp, #8]
 8016e7a:	9300      	str	r3, [sp, #0]
 8016e7c:	2201      	movs	r2, #1
 8016e7e:	4648      	mov	r0, r9
 8016e80:	f000 fb50 	bl	8017524 <__lshift>
 8016e84:	4621      	mov	r1, r4
 8016e86:	9002      	str	r0, [sp, #8]
 8016e88:	f000 fbb8 	bl	80175fc <__mcmp>
 8016e8c:	2800      	cmp	r0, #0
 8016e8e:	dcb4      	bgt.n	8016dfa <_dtoa_r+0xa82>
 8016e90:	d102      	bne.n	8016e98 <_dtoa_r+0xb20>
 8016e92:	9b00      	ldr	r3, [sp, #0]
 8016e94:	07db      	lsls	r3, r3, #31
 8016e96:	d4b0      	bmi.n	8016dfa <_dtoa_r+0xa82>
 8016e98:	4633      	mov	r3, r6
 8016e9a:	461e      	mov	r6, r3
 8016e9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016ea0:	2a30      	cmp	r2, #48	@ 0x30
 8016ea2:	d0fa      	beq.n	8016e9a <_dtoa_r+0xb22>
 8016ea4:	e4b5      	b.n	8016812 <_dtoa_r+0x49a>
 8016ea6:	459a      	cmp	sl, r3
 8016ea8:	d1a8      	bne.n	8016dfc <_dtoa_r+0xa84>
 8016eaa:	2331      	movs	r3, #49	@ 0x31
 8016eac:	f108 0801 	add.w	r8, r8, #1
 8016eb0:	f88a 3000 	strb.w	r3, [sl]
 8016eb4:	e4ad      	b.n	8016812 <_dtoa_r+0x49a>
 8016eb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016eb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8016f14 <_dtoa_r+0xb9c>
 8016ebc:	b11b      	cbz	r3, 8016ec6 <_dtoa_r+0xb4e>
 8016ebe:	f10a 0308 	add.w	r3, sl, #8
 8016ec2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016ec4:	6013      	str	r3, [r2, #0]
 8016ec6:	4650      	mov	r0, sl
 8016ec8:	b017      	add	sp, #92	@ 0x5c
 8016eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ece:	9b07      	ldr	r3, [sp, #28]
 8016ed0:	2b01      	cmp	r3, #1
 8016ed2:	f77f ae2e 	ble.w	8016b32 <_dtoa_r+0x7ba>
 8016ed6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016ed8:	9308      	str	r3, [sp, #32]
 8016eda:	2001      	movs	r0, #1
 8016edc:	e64d      	b.n	8016b7a <_dtoa_r+0x802>
 8016ede:	f1bb 0f00 	cmp.w	fp, #0
 8016ee2:	f77f aed9 	ble.w	8016c98 <_dtoa_r+0x920>
 8016ee6:	4656      	mov	r6, sl
 8016ee8:	9802      	ldr	r0, [sp, #8]
 8016eea:	4621      	mov	r1, r4
 8016eec:	f7ff f9bb 	bl	8016266 <quorem>
 8016ef0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8016ef4:	f806 3b01 	strb.w	r3, [r6], #1
 8016ef8:	eba6 020a 	sub.w	r2, r6, sl
 8016efc:	4593      	cmp	fp, r2
 8016efe:	ddb4      	ble.n	8016e6a <_dtoa_r+0xaf2>
 8016f00:	9902      	ldr	r1, [sp, #8]
 8016f02:	2300      	movs	r3, #0
 8016f04:	220a      	movs	r2, #10
 8016f06:	4648      	mov	r0, r9
 8016f08:	f000 f968 	bl	80171dc <__multadd>
 8016f0c:	9002      	str	r0, [sp, #8]
 8016f0e:	e7eb      	b.n	8016ee8 <_dtoa_r+0xb70>
 8016f10:	080183c0 	.word	0x080183c0
 8016f14:	08018344 	.word	0x08018344

08016f18 <_free_r>:
 8016f18:	b538      	push	{r3, r4, r5, lr}
 8016f1a:	4605      	mov	r5, r0
 8016f1c:	2900      	cmp	r1, #0
 8016f1e:	d041      	beq.n	8016fa4 <_free_r+0x8c>
 8016f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016f24:	1f0c      	subs	r4, r1, #4
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	bfb8      	it	lt
 8016f2a:	18e4      	addlt	r4, r4, r3
 8016f2c:	f000 f8e8 	bl	8017100 <__malloc_lock>
 8016f30:	4a1d      	ldr	r2, [pc, #116]	@ (8016fa8 <_free_r+0x90>)
 8016f32:	6813      	ldr	r3, [r2, #0]
 8016f34:	b933      	cbnz	r3, 8016f44 <_free_r+0x2c>
 8016f36:	6063      	str	r3, [r4, #4]
 8016f38:	6014      	str	r4, [r2, #0]
 8016f3a:	4628      	mov	r0, r5
 8016f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016f40:	f000 b8e4 	b.w	801710c <__malloc_unlock>
 8016f44:	42a3      	cmp	r3, r4
 8016f46:	d908      	bls.n	8016f5a <_free_r+0x42>
 8016f48:	6820      	ldr	r0, [r4, #0]
 8016f4a:	1821      	adds	r1, r4, r0
 8016f4c:	428b      	cmp	r3, r1
 8016f4e:	bf01      	itttt	eq
 8016f50:	6819      	ldreq	r1, [r3, #0]
 8016f52:	685b      	ldreq	r3, [r3, #4]
 8016f54:	1809      	addeq	r1, r1, r0
 8016f56:	6021      	streq	r1, [r4, #0]
 8016f58:	e7ed      	b.n	8016f36 <_free_r+0x1e>
 8016f5a:	461a      	mov	r2, r3
 8016f5c:	685b      	ldr	r3, [r3, #4]
 8016f5e:	b10b      	cbz	r3, 8016f64 <_free_r+0x4c>
 8016f60:	42a3      	cmp	r3, r4
 8016f62:	d9fa      	bls.n	8016f5a <_free_r+0x42>
 8016f64:	6811      	ldr	r1, [r2, #0]
 8016f66:	1850      	adds	r0, r2, r1
 8016f68:	42a0      	cmp	r0, r4
 8016f6a:	d10b      	bne.n	8016f84 <_free_r+0x6c>
 8016f6c:	6820      	ldr	r0, [r4, #0]
 8016f6e:	4401      	add	r1, r0
 8016f70:	1850      	adds	r0, r2, r1
 8016f72:	4283      	cmp	r3, r0
 8016f74:	6011      	str	r1, [r2, #0]
 8016f76:	d1e0      	bne.n	8016f3a <_free_r+0x22>
 8016f78:	6818      	ldr	r0, [r3, #0]
 8016f7a:	685b      	ldr	r3, [r3, #4]
 8016f7c:	6053      	str	r3, [r2, #4]
 8016f7e:	4408      	add	r0, r1
 8016f80:	6010      	str	r0, [r2, #0]
 8016f82:	e7da      	b.n	8016f3a <_free_r+0x22>
 8016f84:	d902      	bls.n	8016f8c <_free_r+0x74>
 8016f86:	230c      	movs	r3, #12
 8016f88:	602b      	str	r3, [r5, #0]
 8016f8a:	e7d6      	b.n	8016f3a <_free_r+0x22>
 8016f8c:	6820      	ldr	r0, [r4, #0]
 8016f8e:	1821      	adds	r1, r4, r0
 8016f90:	428b      	cmp	r3, r1
 8016f92:	bf04      	itt	eq
 8016f94:	6819      	ldreq	r1, [r3, #0]
 8016f96:	685b      	ldreq	r3, [r3, #4]
 8016f98:	6063      	str	r3, [r4, #4]
 8016f9a:	bf04      	itt	eq
 8016f9c:	1809      	addeq	r1, r1, r0
 8016f9e:	6021      	streq	r1, [r4, #0]
 8016fa0:	6054      	str	r4, [r2, #4]
 8016fa2:	e7ca      	b.n	8016f3a <_free_r+0x22>
 8016fa4:	bd38      	pop	{r3, r4, r5, pc}
 8016fa6:	bf00      	nop
 8016fa8:	20007a28 	.word	0x20007a28

08016fac <malloc>:
 8016fac:	4b02      	ldr	r3, [pc, #8]	@ (8016fb8 <malloc+0xc>)
 8016fae:	4601      	mov	r1, r0
 8016fb0:	6818      	ldr	r0, [r3, #0]
 8016fb2:	f000 b825 	b.w	8017000 <_malloc_r>
 8016fb6:	bf00      	nop
 8016fb8:	20000044 	.word	0x20000044

08016fbc <sbrk_aligned>:
 8016fbc:	b570      	push	{r4, r5, r6, lr}
 8016fbe:	4e0f      	ldr	r6, [pc, #60]	@ (8016ffc <sbrk_aligned+0x40>)
 8016fc0:	460c      	mov	r4, r1
 8016fc2:	6831      	ldr	r1, [r6, #0]
 8016fc4:	4605      	mov	r5, r0
 8016fc6:	b911      	cbnz	r1, 8016fce <sbrk_aligned+0x12>
 8016fc8:	f000 fccc 	bl	8017964 <_sbrk_r>
 8016fcc:	6030      	str	r0, [r6, #0]
 8016fce:	4621      	mov	r1, r4
 8016fd0:	4628      	mov	r0, r5
 8016fd2:	f000 fcc7 	bl	8017964 <_sbrk_r>
 8016fd6:	1c43      	adds	r3, r0, #1
 8016fd8:	d103      	bne.n	8016fe2 <sbrk_aligned+0x26>
 8016fda:	f04f 34ff 	mov.w	r4, #4294967295
 8016fde:	4620      	mov	r0, r4
 8016fe0:	bd70      	pop	{r4, r5, r6, pc}
 8016fe2:	1cc4      	adds	r4, r0, #3
 8016fe4:	f024 0403 	bic.w	r4, r4, #3
 8016fe8:	42a0      	cmp	r0, r4
 8016fea:	d0f8      	beq.n	8016fde <sbrk_aligned+0x22>
 8016fec:	1a21      	subs	r1, r4, r0
 8016fee:	4628      	mov	r0, r5
 8016ff0:	f000 fcb8 	bl	8017964 <_sbrk_r>
 8016ff4:	3001      	adds	r0, #1
 8016ff6:	d1f2      	bne.n	8016fde <sbrk_aligned+0x22>
 8016ff8:	e7ef      	b.n	8016fda <sbrk_aligned+0x1e>
 8016ffa:	bf00      	nop
 8016ffc:	20007a24 	.word	0x20007a24

08017000 <_malloc_r>:
 8017000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017004:	1ccd      	adds	r5, r1, #3
 8017006:	f025 0503 	bic.w	r5, r5, #3
 801700a:	3508      	adds	r5, #8
 801700c:	2d0c      	cmp	r5, #12
 801700e:	bf38      	it	cc
 8017010:	250c      	movcc	r5, #12
 8017012:	2d00      	cmp	r5, #0
 8017014:	4606      	mov	r6, r0
 8017016:	db01      	blt.n	801701c <_malloc_r+0x1c>
 8017018:	42a9      	cmp	r1, r5
 801701a:	d904      	bls.n	8017026 <_malloc_r+0x26>
 801701c:	230c      	movs	r3, #12
 801701e:	6033      	str	r3, [r6, #0]
 8017020:	2000      	movs	r0, #0
 8017022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017026:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80170fc <_malloc_r+0xfc>
 801702a:	f000 f869 	bl	8017100 <__malloc_lock>
 801702e:	f8d8 3000 	ldr.w	r3, [r8]
 8017032:	461c      	mov	r4, r3
 8017034:	bb44      	cbnz	r4, 8017088 <_malloc_r+0x88>
 8017036:	4629      	mov	r1, r5
 8017038:	4630      	mov	r0, r6
 801703a:	f7ff ffbf 	bl	8016fbc <sbrk_aligned>
 801703e:	1c43      	adds	r3, r0, #1
 8017040:	4604      	mov	r4, r0
 8017042:	d158      	bne.n	80170f6 <_malloc_r+0xf6>
 8017044:	f8d8 4000 	ldr.w	r4, [r8]
 8017048:	4627      	mov	r7, r4
 801704a:	2f00      	cmp	r7, #0
 801704c:	d143      	bne.n	80170d6 <_malloc_r+0xd6>
 801704e:	2c00      	cmp	r4, #0
 8017050:	d04b      	beq.n	80170ea <_malloc_r+0xea>
 8017052:	6823      	ldr	r3, [r4, #0]
 8017054:	4639      	mov	r1, r7
 8017056:	4630      	mov	r0, r6
 8017058:	eb04 0903 	add.w	r9, r4, r3
 801705c:	f000 fc82 	bl	8017964 <_sbrk_r>
 8017060:	4581      	cmp	r9, r0
 8017062:	d142      	bne.n	80170ea <_malloc_r+0xea>
 8017064:	6821      	ldr	r1, [r4, #0]
 8017066:	1a6d      	subs	r5, r5, r1
 8017068:	4629      	mov	r1, r5
 801706a:	4630      	mov	r0, r6
 801706c:	f7ff ffa6 	bl	8016fbc <sbrk_aligned>
 8017070:	3001      	adds	r0, #1
 8017072:	d03a      	beq.n	80170ea <_malloc_r+0xea>
 8017074:	6823      	ldr	r3, [r4, #0]
 8017076:	442b      	add	r3, r5
 8017078:	6023      	str	r3, [r4, #0]
 801707a:	f8d8 3000 	ldr.w	r3, [r8]
 801707e:	685a      	ldr	r2, [r3, #4]
 8017080:	bb62      	cbnz	r2, 80170dc <_malloc_r+0xdc>
 8017082:	f8c8 7000 	str.w	r7, [r8]
 8017086:	e00f      	b.n	80170a8 <_malloc_r+0xa8>
 8017088:	6822      	ldr	r2, [r4, #0]
 801708a:	1b52      	subs	r2, r2, r5
 801708c:	d420      	bmi.n	80170d0 <_malloc_r+0xd0>
 801708e:	2a0b      	cmp	r2, #11
 8017090:	d917      	bls.n	80170c2 <_malloc_r+0xc2>
 8017092:	1961      	adds	r1, r4, r5
 8017094:	42a3      	cmp	r3, r4
 8017096:	6025      	str	r5, [r4, #0]
 8017098:	bf18      	it	ne
 801709a:	6059      	strne	r1, [r3, #4]
 801709c:	6863      	ldr	r3, [r4, #4]
 801709e:	bf08      	it	eq
 80170a0:	f8c8 1000 	streq.w	r1, [r8]
 80170a4:	5162      	str	r2, [r4, r5]
 80170a6:	604b      	str	r3, [r1, #4]
 80170a8:	4630      	mov	r0, r6
 80170aa:	f000 f82f 	bl	801710c <__malloc_unlock>
 80170ae:	f104 000b 	add.w	r0, r4, #11
 80170b2:	1d23      	adds	r3, r4, #4
 80170b4:	f020 0007 	bic.w	r0, r0, #7
 80170b8:	1ac2      	subs	r2, r0, r3
 80170ba:	bf1c      	itt	ne
 80170bc:	1a1b      	subne	r3, r3, r0
 80170be:	50a3      	strne	r3, [r4, r2]
 80170c0:	e7af      	b.n	8017022 <_malloc_r+0x22>
 80170c2:	6862      	ldr	r2, [r4, #4]
 80170c4:	42a3      	cmp	r3, r4
 80170c6:	bf0c      	ite	eq
 80170c8:	f8c8 2000 	streq.w	r2, [r8]
 80170cc:	605a      	strne	r2, [r3, #4]
 80170ce:	e7eb      	b.n	80170a8 <_malloc_r+0xa8>
 80170d0:	4623      	mov	r3, r4
 80170d2:	6864      	ldr	r4, [r4, #4]
 80170d4:	e7ae      	b.n	8017034 <_malloc_r+0x34>
 80170d6:	463c      	mov	r4, r7
 80170d8:	687f      	ldr	r7, [r7, #4]
 80170da:	e7b6      	b.n	801704a <_malloc_r+0x4a>
 80170dc:	461a      	mov	r2, r3
 80170de:	685b      	ldr	r3, [r3, #4]
 80170e0:	42a3      	cmp	r3, r4
 80170e2:	d1fb      	bne.n	80170dc <_malloc_r+0xdc>
 80170e4:	2300      	movs	r3, #0
 80170e6:	6053      	str	r3, [r2, #4]
 80170e8:	e7de      	b.n	80170a8 <_malloc_r+0xa8>
 80170ea:	230c      	movs	r3, #12
 80170ec:	6033      	str	r3, [r6, #0]
 80170ee:	4630      	mov	r0, r6
 80170f0:	f000 f80c 	bl	801710c <__malloc_unlock>
 80170f4:	e794      	b.n	8017020 <_malloc_r+0x20>
 80170f6:	6005      	str	r5, [r0, #0]
 80170f8:	e7d6      	b.n	80170a8 <_malloc_r+0xa8>
 80170fa:	bf00      	nop
 80170fc:	20007a28 	.word	0x20007a28

08017100 <__malloc_lock>:
 8017100:	4801      	ldr	r0, [pc, #4]	@ (8017108 <__malloc_lock+0x8>)
 8017102:	f7ff b8a0 	b.w	8016246 <__retarget_lock_acquire_recursive>
 8017106:	bf00      	nop
 8017108:	20007a20 	.word	0x20007a20

0801710c <__malloc_unlock>:
 801710c:	4801      	ldr	r0, [pc, #4]	@ (8017114 <__malloc_unlock+0x8>)
 801710e:	f7ff b89b 	b.w	8016248 <__retarget_lock_release_recursive>
 8017112:	bf00      	nop
 8017114:	20007a20 	.word	0x20007a20

08017118 <_Balloc>:
 8017118:	b570      	push	{r4, r5, r6, lr}
 801711a:	69c6      	ldr	r6, [r0, #28]
 801711c:	4604      	mov	r4, r0
 801711e:	460d      	mov	r5, r1
 8017120:	b976      	cbnz	r6, 8017140 <_Balloc+0x28>
 8017122:	2010      	movs	r0, #16
 8017124:	f7ff ff42 	bl	8016fac <malloc>
 8017128:	4602      	mov	r2, r0
 801712a:	61e0      	str	r0, [r4, #28]
 801712c:	b920      	cbnz	r0, 8017138 <_Balloc+0x20>
 801712e:	4b18      	ldr	r3, [pc, #96]	@ (8017190 <_Balloc+0x78>)
 8017130:	4818      	ldr	r0, [pc, #96]	@ (8017194 <_Balloc+0x7c>)
 8017132:	216b      	movs	r1, #107	@ 0x6b
 8017134:	f000 fc26 	bl	8017984 <__assert_func>
 8017138:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801713c:	6006      	str	r6, [r0, #0]
 801713e:	60c6      	str	r6, [r0, #12]
 8017140:	69e6      	ldr	r6, [r4, #28]
 8017142:	68f3      	ldr	r3, [r6, #12]
 8017144:	b183      	cbz	r3, 8017168 <_Balloc+0x50>
 8017146:	69e3      	ldr	r3, [r4, #28]
 8017148:	68db      	ldr	r3, [r3, #12]
 801714a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801714e:	b9b8      	cbnz	r0, 8017180 <_Balloc+0x68>
 8017150:	2101      	movs	r1, #1
 8017152:	fa01 f605 	lsl.w	r6, r1, r5
 8017156:	1d72      	adds	r2, r6, #5
 8017158:	0092      	lsls	r2, r2, #2
 801715a:	4620      	mov	r0, r4
 801715c:	f000 fc30 	bl	80179c0 <_calloc_r>
 8017160:	b160      	cbz	r0, 801717c <_Balloc+0x64>
 8017162:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017166:	e00e      	b.n	8017186 <_Balloc+0x6e>
 8017168:	2221      	movs	r2, #33	@ 0x21
 801716a:	2104      	movs	r1, #4
 801716c:	4620      	mov	r0, r4
 801716e:	f000 fc27 	bl	80179c0 <_calloc_r>
 8017172:	69e3      	ldr	r3, [r4, #28]
 8017174:	60f0      	str	r0, [r6, #12]
 8017176:	68db      	ldr	r3, [r3, #12]
 8017178:	2b00      	cmp	r3, #0
 801717a:	d1e4      	bne.n	8017146 <_Balloc+0x2e>
 801717c:	2000      	movs	r0, #0
 801717e:	bd70      	pop	{r4, r5, r6, pc}
 8017180:	6802      	ldr	r2, [r0, #0]
 8017182:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017186:	2300      	movs	r3, #0
 8017188:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801718c:	e7f7      	b.n	801717e <_Balloc+0x66>
 801718e:	bf00      	nop
 8017190:	08018351 	.word	0x08018351
 8017194:	080183d1 	.word	0x080183d1

08017198 <_Bfree>:
 8017198:	b570      	push	{r4, r5, r6, lr}
 801719a:	69c6      	ldr	r6, [r0, #28]
 801719c:	4605      	mov	r5, r0
 801719e:	460c      	mov	r4, r1
 80171a0:	b976      	cbnz	r6, 80171c0 <_Bfree+0x28>
 80171a2:	2010      	movs	r0, #16
 80171a4:	f7ff ff02 	bl	8016fac <malloc>
 80171a8:	4602      	mov	r2, r0
 80171aa:	61e8      	str	r0, [r5, #28]
 80171ac:	b920      	cbnz	r0, 80171b8 <_Bfree+0x20>
 80171ae:	4b09      	ldr	r3, [pc, #36]	@ (80171d4 <_Bfree+0x3c>)
 80171b0:	4809      	ldr	r0, [pc, #36]	@ (80171d8 <_Bfree+0x40>)
 80171b2:	218f      	movs	r1, #143	@ 0x8f
 80171b4:	f000 fbe6 	bl	8017984 <__assert_func>
 80171b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80171bc:	6006      	str	r6, [r0, #0]
 80171be:	60c6      	str	r6, [r0, #12]
 80171c0:	b13c      	cbz	r4, 80171d2 <_Bfree+0x3a>
 80171c2:	69eb      	ldr	r3, [r5, #28]
 80171c4:	6862      	ldr	r2, [r4, #4]
 80171c6:	68db      	ldr	r3, [r3, #12]
 80171c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80171cc:	6021      	str	r1, [r4, #0]
 80171ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80171d2:	bd70      	pop	{r4, r5, r6, pc}
 80171d4:	08018351 	.word	0x08018351
 80171d8:	080183d1 	.word	0x080183d1

080171dc <__multadd>:
 80171dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80171e0:	690d      	ldr	r5, [r1, #16]
 80171e2:	4607      	mov	r7, r0
 80171e4:	460c      	mov	r4, r1
 80171e6:	461e      	mov	r6, r3
 80171e8:	f101 0c14 	add.w	ip, r1, #20
 80171ec:	2000      	movs	r0, #0
 80171ee:	f8dc 3000 	ldr.w	r3, [ip]
 80171f2:	b299      	uxth	r1, r3
 80171f4:	fb02 6101 	mla	r1, r2, r1, r6
 80171f8:	0c1e      	lsrs	r6, r3, #16
 80171fa:	0c0b      	lsrs	r3, r1, #16
 80171fc:	fb02 3306 	mla	r3, r2, r6, r3
 8017200:	b289      	uxth	r1, r1
 8017202:	3001      	adds	r0, #1
 8017204:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017208:	4285      	cmp	r5, r0
 801720a:	f84c 1b04 	str.w	r1, [ip], #4
 801720e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017212:	dcec      	bgt.n	80171ee <__multadd+0x12>
 8017214:	b30e      	cbz	r6, 801725a <__multadd+0x7e>
 8017216:	68a3      	ldr	r3, [r4, #8]
 8017218:	42ab      	cmp	r3, r5
 801721a:	dc19      	bgt.n	8017250 <__multadd+0x74>
 801721c:	6861      	ldr	r1, [r4, #4]
 801721e:	4638      	mov	r0, r7
 8017220:	3101      	adds	r1, #1
 8017222:	f7ff ff79 	bl	8017118 <_Balloc>
 8017226:	4680      	mov	r8, r0
 8017228:	b928      	cbnz	r0, 8017236 <__multadd+0x5a>
 801722a:	4602      	mov	r2, r0
 801722c:	4b0c      	ldr	r3, [pc, #48]	@ (8017260 <__multadd+0x84>)
 801722e:	480d      	ldr	r0, [pc, #52]	@ (8017264 <__multadd+0x88>)
 8017230:	21ba      	movs	r1, #186	@ 0xba
 8017232:	f000 fba7 	bl	8017984 <__assert_func>
 8017236:	6922      	ldr	r2, [r4, #16]
 8017238:	3202      	adds	r2, #2
 801723a:	f104 010c 	add.w	r1, r4, #12
 801723e:	0092      	lsls	r2, r2, #2
 8017240:	300c      	adds	r0, #12
 8017242:	f7ff f802 	bl	801624a <memcpy>
 8017246:	4621      	mov	r1, r4
 8017248:	4638      	mov	r0, r7
 801724a:	f7ff ffa5 	bl	8017198 <_Bfree>
 801724e:	4644      	mov	r4, r8
 8017250:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017254:	3501      	adds	r5, #1
 8017256:	615e      	str	r6, [r3, #20]
 8017258:	6125      	str	r5, [r4, #16]
 801725a:	4620      	mov	r0, r4
 801725c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017260:	080183c0 	.word	0x080183c0
 8017264:	080183d1 	.word	0x080183d1

08017268 <__hi0bits>:
 8017268:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801726c:	4603      	mov	r3, r0
 801726e:	bf36      	itet	cc
 8017270:	0403      	lslcc	r3, r0, #16
 8017272:	2000      	movcs	r0, #0
 8017274:	2010      	movcc	r0, #16
 8017276:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801727a:	bf3c      	itt	cc
 801727c:	021b      	lslcc	r3, r3, #8
 801727e:	3008      	addcc	r0, #8
 8017280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017284:	bf3c      	itt	cc
 8017286:	011b      	lslcc	r3, r3, #4
 8017288:	3004      	addcc	r0, #4
 801728a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801728e:	bf3c      	itt	cc
 8017290:	009b      	lslcc	r3, r3, #2
 8017292:	3002      	addcc	r0, #2
 8017294:	2b00      	cmp	r3, #0
 8017296:	db05      	blt.n	80172a4 <__hi0bits+0x3c>
 8017298:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801729c:	f100 0001 	add.w	r0, r0, #1
 80172a0:	bf08      	it	eq
 80172a2:	2020      	moveq	r0, #32
 80172a4:	4770      	bx	lr

080172a6 <__lo0bits>:
 80172a6:	6803      	ldr	r3, [r0, #0]
 80172a8:	4602      	mov	r2, r0
 80172aa:	f013 0007 	ands.w	r0, r3, #7
 80172ae:	d00b      	beq.n	80172c8 <__lo0bits+0x22>
 80172b0:	07d9      	lsls	r1, r3, #31
 80172b2:	d421      	bmi.n	80172f8 <__lo0bits+0x52>
 80172b4:	0798      	lsls	r0, r3, #30
 80172b6:	bf49      	itett	mi
 80172b8:	085b      	lsrmi	r3, r3, #1
 80172ba:	089b      	lsrpl	r3, r3, #2
 80172bc:	2001      	movmi	r0, #1
 80172be:	6013      	strmi	r3, [r2, #0]
 80172c0:	bf5c      	itt	pl
 80172c2:	6013      	strpl	r3, [r2, #0]
 80172c4:	2002      	movpl	r0, #2
 80172c6:	4770      	bx	lr
 80172c8:	b299      	uxth	r1, r3
 80172ca:	b909      	cbnz	r1, 80172d0 <__lo0bits+0x2a>
 80172cc:	0c1b      	lsrs	r3, r3, #16
 80172ce:	2010      	movs	r0, #16
 80172d0:	b2d9      	uxtb	r1, r3
 80172d2:	b909      	cbnz	r1, 80172d8 <__lo0bits+0x32>
 80172d4:	3008      	adds	r0, #8
 80172d6:	0a1b      	lsrs	r3, r3, #8
 80172d8:	0719      	lsls	r1, r3, #28
 80172da:	bf04      	itt	eq
 80172dc:	091b      	lsreq	r3, r3, #4
 80172de:	3004      	addeq	r0, #4
 80172e0:	0799      	lsls	r1, r3, #30
 80172e2:	bf04      	itt	eq
 80172e4:	089b      	lsreq	r3, r3, #2
 80172e6:	3002      	addeq	r0, #2
 80172e8:	07d9      	lsls	r1, r3, #31
 80172ea:	d403      	bmi.n	80172f4 <__lo0bits+0x4e>
 80172ec:	085b      	lsrs	r3, r3, #1
 80172ee:	f100 0001 	add.w	r0, r0, #1
 80172f2:	d003      	beq.n	80172fc <__lo0bits+0x56>
 80172f4:	6013      	str	r3, [r2, #0]
 80172f6:	4770      	bx	lr
 80172f8:	2000      	movs	r0, #0
 80172fa:	4770      	bx	lr
 80172fc:	2020      	movs	r0, #32
 80172fe:	4770      	bx	lr

08017300 <__i2b>:
 8017300:	b510      	push	{r4, lr}
 8017302:	460c      	mov	r4, r1
 8017304:	2101      	movs	r1, #1
 8017306:	f7ff ff07 	bl	8017118 <_Balloc>
 801730a:	4602      	mov	r2, r0
 801730c:	b928      	cbnz	r0, 801731a <__i2b+0x1a>
 801730e:	4b05      	ldr	r3, [pc, #20]	@ (8017324 <__i2b+0x24>)
 8017310:	4805      	ldr	r0, [pc, #20]	@ (8017328 <__i2b+0x28>)
 8017312:	f240 1145 	movw	r1, #325	@ 0x145
 8017316:	f000 fb35 	bl	8017984 <__assert_func>
 801731a:	2301      	movs	r3, #1
 801731c:	6144      	str	r4, [r0, #20]
 801731e:	6103      	str	r3, [r0, #16]
 8017320:	bd10      	pop	{r4, pc}
 8017322:	bf00      	nop
 8017324:	080183c0 	.word	0x080183c0
 8017328:	080183d1 	.word	0x080183d1

0801732c <__multiply>:
 801732c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017330:	4617      	mov	r7, r2
 8017332:	690a      	ldr	r2, [r1, #16]
 8017334:	693b      	ldr	r3, [r7, #16]
 8017336:	429a      	cmp	r2, r3
 8017338:	bfa8      	it	ge
 801733a:	463b      	movge	r3, r7
 801733c:	4689      	mov	r9, r1
 801733e:	bfa4      	itt	ge
 8017340:	460f      	movge	r7, r1
 8017342:	4699      	movge	r9, r3
 8017344:	693d      	ldr	r5, [r7, #16]
 8017346:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801734a:	68bb      	ldr	r3, [r7, #8]
 801734c:	6879      	ldr	r1, [r7, #4]
 801734e:	eb05 060a 	add.w	r6, r5, sl
 8017352:	42b3      	cmp	r3, r6
 8017354:	b085      	sub	sp, #20
 8017356:	bfb8      	it	lt
 8017358:	3101      	addlt	r1, #1
 801735a:	f7ff fedd 	bl	8017118 <_Balloc>
 801735e:	b930      	cbnz	r0, 801736e <__multiply+0x42>
 8017360:	4602      	mov	r2, r0
 8017362:	4b41      	ldr	r3, [pc, #260]	@ (8017468 <__multiply+0x13c>)
 8017364:	4841      	ldr	r0, [pc, #260]	@ (801746c <__multiply+0x140>)
 8017366:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801736a:	f000 fb0b 	bl	8017984 <__assert_func>
 801736e:	f100 0414 	add.w	r4, r0, #20
 8017372:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8017376:	4623      	mov	r3, r4
 8017378:	2200      	movs	r2, #0
 801737a:	4573      	cmp	r3, lr
 801737c:	d320      	bcc.n	80173c0 <__multiply+0x94>
 801737e:	f107 0814 	add.w	r8, r7, #20
 8017382:	f109 0114 	add.w	r1, r9, #20
 8017386:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801738a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801738e:	9302      	str	r3, [sp, #8]
 8017390:	1beb      	subs	r3, r5, r7
 8017392:	3b15      	subs	r3, #21
 8017394:	f023 0303 	bic.w	r3, r3, #3
 8017398:	3304      	adds	r3, #4
 801739a:	3715      	adds	r7, #21
 801739c:	42bd      	cmp	r5, r7
 801739e:	bf38      	it	cc
 80173a0:	2304      	movcc	r3, #4
 80173a2:	9301      	str	r3, [sp, #4]
 80173a4:	9b02      	ldr	r3, [sp, #8]
 80173a6:	9103      	str	r1, [sp, #12]
 80173a8:	428b      	cmp	r3, r1
 80173aa:	d80c      	bhi.n	80173c6 <__multiply+0x9a>
 80173ac:	2e00      	cmp	r6, #0
 80173ae:	dd03      	ble.n	80173b8 <__multiply+0x8c>
 80173b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d055      	beq.n	8017464 <__multiply+0x138>
 80173b8:	6106      	str	r6, [r0, #16]
 80173ba:	b005      	add	sp, #20
 80173bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173c0:	f843 2b04 	str.w	r2, [r3], #4
 80173c4:	e7d9      	b.n	801737a <__multiply+0x4e>
 80173c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80173ca:	f1ba 0f00 	cmp.w	sl, #0
 80173ce:	d01f      	beq.n	8017410 <__multiply+0xe4>
 80173d0:	46c4      	mov	ip, r8
 80173d2:	46a1      	mov	r9, r4
 80173d4:	2700      	movs	r7, #0
 80173d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80173da:	f8d9 3000 	ldr.w	r3, [r9]
 80173de:	fa1f fb82 	uxth.w	fp, r2
 80173e2:	b29b      	uxth	r3, r3
 80173e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80173e8:	443b      	add	r3, r7
 80173ea:	f8d9 7000 	ldr.w	r7, [r9]
 80173ee:	0c12      	lsrs	r2, r2, #16
 80173f0:	0c3f      	lsrs	r7, r7, #16
 80173f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80173f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80173fa:	b29b      	uxth	r3, r3
 80173fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017400:	4565      	cmp	r5, ip
 8017402:	f849 3b04 	str.w	r3, [r9], #4
 8017406:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801740a:	d8e4      	bhi.n	80173d6 <__multiply+0xaa>
 801740c:	9b01      	ldr	r3, [sp, #4]
 801740e:	50e7      	str	r7, [r4, r3]
 8017410:	9b03      	ldr	r3, [sp, #12]
 8017412:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8017416:	3104      	adds	r1, #4
 8017418:	f1b9 0f00 	cmp.w	r9, #0
 801741c:	d020      	beq.n	8017460 <__multiply+0x134>
 801741e:	6823      	ldr	r3, [r4, #0]
 8017420:	4647      	mov	r7, r8
 8017422:	46a4      	mov	ip, r4
 8017424:	f04f 0a00 	mov.w	sl, #0
 8017428:	f8b7 b000 	ldrh.w	fp, [r7]
 801742c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8017430:	fb09 220b 	mla	r2, r9, fp, r2
 8017434:	4452      	add	r2, sl
 8017436:	b29b      	uxth	r3, r3
 8017438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801743c:	f84c 3b04 	str.w	r3, [ip], #4
 8017440:	f857 3b04 	ldr.w	r3, [r7], #4
 8017444:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017448:	f8bc 3000 	ldrh.w	r3, [ip]
 801744c:	fb09 330a 	mla	r3, r9, sl, r3
 8017450:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017454:	42bd      	cmp	r5, r7
 8017456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801745a:	d8e5      	bhi.n	8017428 <__multiply+0xfc>
 801745c:	9a01      	ldr	r2, [sp, #4]
 801745e:	50a3      	str	r3, [r4, r2]
 8017460:	3404      	adds	r4, #4
 8017462:	e79f      	b.n	80173a4 <__multiply+0x78>
 8017464:	3e01      	subs	r6, #1
 8017466:	e7a1      	b.n	80173ac <__multiply+0x80>
 8017468:	080183c0 	.word	0x080183c0
 801746c:	080183d1 	.word	0x080183d1

08017470 <__pow5mult>:
 8017470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017474:	4615      	mov	r5, r2
 8017476:	f012 0203 	ands.w	r2, r2, #3
 801747a:	4607      	mov	r7, r0
 801747c:	460e      	mov	r6, r1
 801747e:	d007      	beq.n	8017490 <__pow5mult+0x20>
 8017480:	4c25      	ldr	r4, [pc, #148]	@ (8017518 <__pow5mult+0xa8>)
 8017482:	3a01      	subs	r2, #1
 8017484:	2300      	movs	r3, #0
 8017486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801748a:	f7ff fea7 	bl	80171dc <__multadd>
 801748e:	4606      	mov	r6, r0
 8017490:	10ad      	asrs	r5, r5, #2
 8017492:	d03d      	beq.n	8017510 <__pow5mult+0xa0>
 8017494:	69fc      	ldr	r4, [r7, #28]
 8017496:	b97c      	cbnz	r4, 80174b8 <__pow5mult+0x48>
 8017498:	2010      	movs	r0, #16
 801749a:	f7ff fd87 	bl	8016fac <malloc>
 801749e:	4602      	mov	r2, r0
 80174a0:	61f8      	str	r0, [r7, #28]
 80174a2:	b928      	cbnz	r0, 80174b0 <__pow5mult+0x40>
 80174a4:	4b1d      	ldr	r3, [pc, #116]	@ (801751c <__pow5mult+0xac>)
 80174a6:	481e      	ldr	r0, [pc, #120]	@ (8017520 <__pow5mult+0xb0>)
 80174a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80174ac:	f000 fa6a 	bl	8017984 <__assert_func>
 80174b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80174b4:	6004      	str	r4, [r0, #0]
 80174b6:	60c4      	str	r4, [r0, #12]
 80174b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80174bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80174c0:	b94c      	cbnz	r4, 80174d6 <__pow5mult+0x66>
 80174c2:	f240 2171 	movw	r1, #625	@ 0x271
 80174c6:	4638      	mov	r0, r7
 80174c8:	f7ff ff1a 	bl	8017300 <__i2b>
 80174cc:	2300      	movs	r3, #0
 80174ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80174d2:	4604      	mov	r4, r0
 80174d4:	6003      	str	r3, [r0, #0]
 80174d6:	f04f 0900 	mov.w	r9, #0
 80174da:	07eb      	lsls	r3, r5, #31
 80174dc:	d50a      	bpl.n	80174f4 <__pow5mult+0x84>
 80174de:	4631      	mov	r1, r6
 80174e0:	4622      	mov	r2, r4
 80174e2:	4638      	mov	r0, r7
 80174e4:	f7ff ff22 	bl	801732c <__multiply>
 80174e8:	4631      	mov	r1, r6
 80174ea:	4680      	mov	r8, r0
 80174ec:	4638      	mov	r0, r7
 80174ee:	f7ff fe53 	bl	8017198 <_Bfree>
 80174f2:	4646      	mov	r6, r8
 80174f4:	106d      	asrs	r5, r5, #1
 80174f6:	d00b      	beq.n	8017510 <__pow5mult+0xa0>
 80174f8:	6820      	ldr	r0, [r4, #0]
 80174fa:	b938      	cbnz	r0, 801750c <__pow5mult+0x9c>
 80174fc:	4622      	mov	r2, r4
 80174fe:	4621      	mov	r1, r4
 8017500:	4638      	mov	r0, r7
 8017502:	f7ff ff13 	bl	801732c <__multiply>
 8017506:	6020      	str	r0, [r4, #0]
 8017508:	f8c0 9000 	str.w	r9, [r0]
 801750c:	4604      	mov	r4, r0
 801750e:	e7e4      	b.n	80174da <__pow5mult+0x6a>
 8017510:	4630      	mov	r0, r6
 8017512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017516:	bf00      	nop
 8017518:	08018484 	.word	0x08018484
 801751c:	08018351 	.word	0x08018351
 8017520:	080183d1 	.word	0x080183d1

08017524 <__lshift>:
 8017524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017528:	460c      	mov	r4, r1
 801752a:	6849      	ldr	r1, [r1, #4]
 801752c:	6923      	ldr	r3, [r4, #16]
 801752e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017532:	68a3      	ldr	r3, [r4, #8]
 8017534:	4607      	mov	r7, r0
 8017536:	4691      	mov	r9, r2
 8017538:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801753c:	f108 0601 	add.w	r6, r8, #1
 8017540:	42b3      	cmp	r3, r6
 8017542:	db0b      	blt.n	801755c <__lshift+0x38>
 8017544:	4638      	mov	r0, r7
 8017546:	f7ff fde7 	bl	8017118 <_Balloc>
 801754a:	4605      	mov	r5, r0
 801754c:	b948      	cbnz	r0, 8017562 <__lshift+0x3e>
 801754e:	4602      	mov	r2, r0
 8017550:	4b28      	ldr	r3, [pc, #160]	@ (80175f4 <__lshift+0xd0>)
 8017552:	4829      	ldr	r0, [pc, #164]	@ (80175f8 <__lshift+0xd4>)
 8017554:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8017558:	f000 fa14 	bl	8017984 <__assert_func>
 801755c:	3101      	adds	r1, #1
 801755e:	005b      	lsls	r3, r3, #1
 8017560:	e7ee      	b.n	8017540 <__lshift+0x1c>
 8017562:	2300      	movs	r3, #0
 8017564:	f100 0114 	add.w	r1, r0, #20
 8017568:	f100 0210 	add.w	r2, r0, #16
 801756c:	4618      	mov	r0, r3
 801756e:	4553      	cmp	r3, sl
 8017570:	db33      	blt.n	80175da <__lshift+0xb6>
 8017572:	6920      	ldr	r0, [r4, #16]
 8017574:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017578:	f104 0314 	add.w	r3, r4, #20
 801757c:	f019 091f 	ands.w	r9, r9, #31
 8017580:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017584:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017588:	d02b      	beq.n	80175e2 <__lshift+0xbe>
 801758a:	f1c9 0e20 	rsb	lr, r9, #32
 801758e:	468a      	mov	sl, r1
 8017590:	2200      	movs	r2, #0
 8017592:	6818      	ldr	r0, [r3, #0]
 8017594:	fa00 f009 	lsl.w	r0, r0, r9
 8017598:	4310      	orrs	r0, r2
 801759a:	f84a 0b04 	str.w	r0, [sl], #4
 801759e:	f853 2b04 	ldr.w	r2, [r3], #4
 80175a2:	459c      	cmp	ip, r3
 80175a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80175a8:	d8f3      	bhi.n	8017592 <__lshift+0x6e>
 80175aa:	ebac 0304 	sub.w	r3, ip, r4
 80175ae:	3b15      	subs	r3, #21
 80175b0:	f023 0303 	bic.w	r3, r3, #3
 80175b4:	3304      	adds	r3, #4
 80175b6:	f104 0015 	add.w	r0, r4, #21
 80175ba:	4560      	cmp	r0, ip
 80175bc:	bf88      	it	hi
 80175be:	2304      	movhi	r3, #4
 80175c0:	50ca      	str	r2, [r1, r3]
 80175c2:	b10a      	cbz	r2, 80175c8 <__lshift+0xa4>
 80175c4:	f108 0602 	add.w	r6, r8, #2
 80175c8:	3e01      	subs	r6, #1
 80175ca:	4638      	mov	r0, r7
 80175cc:	612e      	str	r6, [r5, #16]
 80175ce:	4621      	mov	r1, r4
 80175d0:	f7ff fde2 	bl	8017198 <_Bfree>
 80175d4:	4628      	mov	r0, r5
 80175d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175da:	f842 0f04 	str.w	r0, [r2, #4]!
 80175de:	3301      	adds	r3, #1
 80175e0:	e7c5      	b.n	801756e <__lshift+0x4a>
 80175e2:	3904      	subs	r1, #4
 80175e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80175e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80175ec:	459c      	cmp	ip, r3
 80175ee:	d8f9      	bhi.n	80175e4 <__lshift+0xc0>
 80175f0:	e7ea      	b.n	80175c8 <__lshift+0xa4>
 80175f2:	bf00      	nop
 80175f4:	080183c0 	.word	0x080183c0
 80175f8:	080183d1 	.word	0x080183d1

080175fc <__mcmp>:
 80175fc:	690a      	ldr	r2, [r1, #16]
 80175fe:	4603      	mov	r3, r0
 8017600:	6900      	ldr	r0, [r0, #16]
 8017602:	1a80      	subs	r0, r0, r2
 8017604:	b530      	push	{r4, r5, lr}
 8017606:	d10e      	bne.n	8017626 <__mcmp+0x2a>
 8017608:	3314      	adds	r3, #20
 801760a:	3114      	adds	r1, #20
 801760c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8017610:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8017614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801761c:	4295      	cmp	r5, r2
 801761e:	d003      	beq.n	8017628 <__mcmp+0x2c>
 8017620:	d205      	bcs.n	801762e <__mcmp+0x32>
 8017622:	f04f 30ff 	mov.w	r0, #4294967295
 8017626:	bd30      	pop	{r4, r5, pc}
 8017628:	42a3      	cmp	r3, r4
 801762a:	d3f3      	bcc.n	8017614 <__mcmp+0x18>
 801762c:	e7fb      	b.n	8017626 <__mcmp+0x2a>
 801762e:	2001      	movs	r0, #1
 8017630:	e7f9      	b.n	8017626 <__mcmp+0x2a>
	...

08017634 <__mdiff>:
 8017634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017638:	4689      	mov	r9, r1
 801763a:	4606      	mov	r6, r0
 801763c:	4611      	mov	r1, r2
 801763e:	4648      	mov	r0, r9
 8017640:	4614      	mov	r4, r2
 8017642:	f7ff ffdb 	bl	80175fc <__mcmp>
 8017646:	1e05      	subs	r5, r0, #0
 8017648:	d112      	bne.n	8017670 <__mdiff+0x3c>
 801764a:	4629      	mov	r1, r5
 801764c:	4630      	mov	r0, r6
 801764e:	f7ff fd63 	bl	8017118 <_Balloc>
 8017652:	4602      	mov	r2, r0
 8017654:	b928      	cbnz	r0, 8017662 <__mdiff+0x2e>
 8017656:	4b3f      	ldr	r3, [pc, #252]	@ (8017754 <__mdiff+0x120>)
 8017658:	f240 2137 	movw	r1, #567	@ 0x237
 801765c:	483e      	ldr	r0, [pc, #248]	@ (8017758 <__mdiff+0x124>)
 801765e:	f000 f991 	bl	8017984 <__assert_func>
 8017662:	2301      	movs	r3, #1
 8017664:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017668:	4610      	mov	r0, r2
 801766a:	b003      	add	sp, #12
 801766c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017670:	bfbc      	itt	lt
 8017672:	464b      	movlt	r3, r9
 8017674:	46a1      	movlt	r9, r4
 8017676:	4630      	mov	r0, r6
 8017678:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801767c:	bfba      	itte	lt
 801767e:	461c      	movlt	r4, r3
 8017680:	2501      	movlt	r5, #1
 8017682:	2500      	movge	r5, #0
 8017684:	f7ff fd48 	bl	8017118 <_Balloc>
 8017688:	4602      	mov	r2, r0
 801768a:	b918      	cbnz	r0, 8017694 <__mdiff+0x60>
 801768c:	4b31      	ldr	r3, [pc, #196]	@ (8017754 <__mdiff+0x120>)
 801768e:	f240 2145 	movw	r1, #581	@ 0x245
 8017692:	e7e3      	b.n	801765c <__mdiff+0x28>
 8017694:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017698:	6926      	ldr	r6, [r4, #16]
 801769a:	60c5      	str	r5, [r0, #12]
 801769c:	f109 0310 	add.w	r3, r9, #16
 80176a0:	f109 0514 	add.w	r5, r9, #20
 80176a4:	f104 0e14 	add.w	lr, r4, #20
 80176a8:	f100 0b14 	add.w	fp, r0, #20
 80176ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80176b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80176b4:	9301      	str	r3, [sp, #4]
 80176b6:	46d9      	mov	r9, fp
 80176b8:	f04f 0c00 	mov.w	ip, #0
 80176bc:	9b01      	ldr	r3, [sp, #4]
 80176be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80176c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80176c6:	9301      	str	r3, [sp, #4]
 80176c8:	fa1f f38a 	uxth.w	r3, sl
 80176cc:	4619      	mov	r1, r3
 80176ce:	b283      	uxth	r3, r0
 80176d0:	1acb      	subs	r3, r1, r3
 80176d2:	0c00      	lsrs	r0, r0, #16
 80176d4:	4463      	add	r3, ip
 80176d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80176da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80176de:	b29b      	uxth	r3, r3
 80176e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80176e4:	4576      	cmp	r6, lr
 80176e6:	f849 3b04 	str.w	r3, [r9], #4
 80176ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80176ee:	d8e5      	bhi.n	80176bc <__mdiff+0x88>
 80176f0:	1b33      	subs	r3, r6, r4
 80176f2:	3b15      	subs	r3, #21
 80176f4:	f023 0303 	bic.w	r3, r3, #3
 80176f8:	3415      	adds	r4, #21
 80176fa:	3304      	adds	r3, #4
 80176fc:	42a6      	cmp	r6, r4
 80176fe:	bf38      	it	cc
 8017700:	2304      	movcc	r3, #4
 8017702:	441d      	add	r5, r3
 8017704:	445b      	add	r3, fp
 8017706:	461e      	mov	r6, r3
 8017708:	462c      	mov	r4, r5
 801770a:	4544      	cmp	r4, r8
 801770c:	d30e      	bcc.n	801772c <__mdiff+0xf8>
 801770e:	f108 0103 	add.w	r1, r8, #3
 8017712:	1b49      	subs	r1, r1, r5
 8017714:	f021 0103 	bic.w	r1, r1, #3
 8017718:	3d03      	subs	r5, #3
 801771a:	45a8      	cmp	r8, r5
 801771c:	bf38      	it	cc
 801771e:	2100      	movcc	r1, #0
 8017720:	440b      	add	r3, r1
 8017722:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017726:	b191      	cbz	r1, 801774e <__mdiff+0x11a>
 8017728:	6117      	str	r7, [r2, #16]
 801772a:	e79d      	b.n	8017668 <__mdiff+0x34>
 801772c:	f854 1b04 	ldr.w	r1, [r4], #4
 8017730:	46e6      	mov	lr, ip
 8017732:	0c08      	lsrs	r0, r1, #16
 8017734:	fa1c fc81 	uxtah	ip, ip, r1
 8017738:	4471      	add	r1, lr
 801773a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801773e:	b289      	uxth	r1, r1
 8017740:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017744:	f846 1b04 	str.w	r1, [r6], #4
 8017748:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801774c:	e7dd      	b.n	801770a <__mdiff+0xd6>
 801774e:	3f01      	subs	r7, #1
 8017750:	e7e7      	b.n	8017722 <__mdiff+0xee>
 8017752:	bf00      	nop
 8017754:	080183c0 	.word	0x080183c0
 8017758:	080183d1 	.word	0x080183d1

0801775c <__d2b>:
 801775c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017760:	460f      	mov	r7, r1
 8017762:	2101      	movs	r1, #1
 8017764:	ec59 8b10 	vmov	r8, r9, d0
 8017768:	4616      	mov	r6, r2
 801776a:	f7ff fcd5 	bl	8017118 <_Balloc>
 801776e:	4604      	mov	r4, r0
 8017770:	b930      	cbnz	r0, 8017780 <__d2b+0x24>
 8017772:	4602      	mov	r2, r0
 8017774:	4b23      	ldr	r3, [pc, #140]	@ (8017804 <__d2b+0xa8>)
 8017776:	4824      	ldr	r0, [pc, #144]	@ (8017808 <__d2b+0xac>)
 8017778:	f240 310f 	movw	r1, #783	@ 0x30f
 801777c:	f000 f902 	bl	8017984 <__assert_func>
 8017780:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017784:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017788:	b10d      	cbz	r5, 801778e <__d2b+0x32>
 801778a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801778e:	9301      	str	r3, [sp, #4]
 8017790:	f1b8 0300 	subs.w	r3, r8, #0
 8017794:	d023      	beq.n	80177de <__d2b+0x82>
 8017796:	4668      	mov	r0, sp
 8017798:	9300      	str	r3, [sp, #0]
 801779a:	f7ff fd84 	bl	80172a6 <__lo0bits>
 801779e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80177a2:	b1d0      	cbz	r0, 80177da <__d2b+0x7e>
 80177a4:	f1c0 0320 	rsb	r3, r0, #32
 80177a8:	fa02 f303 	lsl.w	r3, r2, r3
 80177ac:	430b      	orrs	r3, r1
 80177ae:	40c2      	lsrs	r2, r0
 80177b0:	6163      	str	r3, [r4, #20]
 80177b2:	9201      	str	r2, [sp, #4]
 80177b4:	9b01      	ldr	r3, [sp, #4]
 80177b6:	61a3      	str	r3, [r4, #24]
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	bf0c      	ite	eq
 80177bc:	2201      	moveq	r2, #1
 80177be:	2202      	movne	r2, #2
 80177c0:	6122      	str	r2, [r4, #16]
 80177c2:	b1a5      	cbz	r5, 80177ee <__d2b+0x92>
 80177c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80177c8:	4405      	add	r5, r0
 80177ca:	603d      	str	r5, [r7, #0]
 80177cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80177d0:	6030      	str	r0, [r6, #0]
 80177d2:	4620      	mov	r0, r4
 80177d4:	b003      	add	sp, #12
 80177d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177da:	6161      	str	r1, [r4, #20]
 80177dc:	e7ea      	b.n	80177b4 <__d2b+0x58>
 80177de:	a801      	add	r0, sp, #4
 80177e0:	f7ff fd61 	bl	80172a6 <__lo0bits>
 80177e4:	9b01      	ldr	r3, [sp, #4]
 80177e6:	6163      	str	r3, [r4, #20]
 80177e8:	3020      	adds	r0, #32
 80177ea:	2201      	movs	r2, #1
 80177ec:	e7e8      	b.n	80177c0 <__d2b+0x64>
 80177ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80177f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80177f6:	6038      	str	r0, [r7, #0]
 80177f8:	6918      	ldr	r0, [r3, #16]
 80177fa:	f7ff fd35 	bl	8017268 <__hi0bits>
 80177fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017802:	e7e5      	b.n	80177d0 <__d2b+0x74>
 8017804:	080183c0 	.word	0x080183c0
 8017808:	080183d1 	.word	0x080183d1

0801780c <__sflush_r>:
 801780c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017814:	0716      	lsls	r6, r2, #28
 8017816:	4605      	mov	r5, r0
 8017818:	460c      	mov	r4, r1
 801781a:	d454      	bmi.n	80178c6 <__sflush_r+0xba>
 801781c:	684b      	ldr	r3, [r1, #4]
 801781e:	2b00      	cmp	r3, #0
 8017820:	dc02      	bgt.n	8017828 <__sflush_r+0x1c>
 8017822:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017824:	2b00      	cmp	r3, #0
 8017826:	dd48      	ble.n	80178ba <__sflush_r+0xae>
 8017828:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801782a:	2e00      	cmp	r6, #0
 801782c:	d045      	beq.n	80178ba <__sflush_r+0xae>
 801782e:	2300      	movs	r3, #0
 8017830:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017834:	682f      	ldr	r7, [r5, #0]
 8017836:	6a21      	ldr	r1, [r4, #32]
 8017838:	602b      	str	r3, [r5, #0]
 801783a:	d030      	beq.n	801789e <__sflush_r+0x92>
 801783c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801783e:	89a3      	ldrh	r3, [r4, #12]
 8017840:	0759      	lsls	r1, r3, #29
 8017842:	d505      	bpl.n	8017850 <__sflush_r+0x44>
 8017844:	6863      	ldr	r3, [r4, #4]
 8017846:	1ad2      	subs	r2, r2, r3
 8017848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801784a:	b10b      	cbz	r3, 8017850 <__sflush_r+0x44>
 801784c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801784e:	1ad2      	subs	r2, r2, r3
 8017850:	2300      	movs	r3, #0
 8017852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017854:	6a21      	ldr	r1, [r4, #32]
 8017856:	4628      	mov	r0, r5
 8017858:	47b0      	blx	r6
 801785a:	1c43      	adds	r3, r0, #1
 801785c:	89a3      	ldrh	r3, [r4, #12]
 801785e:	d106      	bne.n	801786e <__sflush_r+0x62>
 8017860:	6829      	ldr	r1, [r5, #0]
 8017862:	291d      	cmp	r1, #29
 8017864:	d82b      	bhi.n	80178be <__sflush_r+0xb2>
 8017866:	4a2a      	ldr	r2, [pc, #168]	@ (8017910 <__sflush_r+0x104>)
 8017868:	40ca      	lsrs	r2, r1
 801786a:	07d6      	lsls	r6, r2, #31
 801786c:	d527      	bpl.n	80178be <__sflush_r+0xb2>
 801786e:	2200      	movs	r2, #0
 8017870:	6062      	str	r2, [r4, #4]
 8017872:	04d9      	lsls	r1, r3, #19
 8017874:	6922      	ldr	r2, [r4, #16]
 8017876:	6022      	str	r2, [r4, #0]
 8017878:	d504      	bpl.n	8017884 <__sflush_r+0x78>
 801787a:	1c42      	adds	r2, r0, #1
 801787c:	d101      	bne.n	8017882 <__sflush_r+0x76>
 801787e:	682b      	ldr	r3, [r5, #0]
 8017880:	b903      	cbnz	r3, 8017884 <__sflush_r+0x78>
 8017882:	6560      	str	r0, [r4, #84]	@ 0x54
 8017884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017886:	602f      	str	r7, [r5, #0]
 8017888:	b1b9      	cbz	r1, 80178ba <__sflush_r+0xae>
 801788a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801788e:	4299      	cmp	r1, r3
 8017890:	d002      	beq.n	8017898 <__sflush_r+0x8c>
 8017892:	4628      	mov	r0, r5
 8017894:	f7ff fb40 	bl	8016f18 <_free_r>
 8017898:	2300      	movs	r3, #0
 801789a:	6363      	str	r3, [r4, #52]	@ 0x34
 801789c:	e00d      	b.n	80178ba <__sflush_r+0xae>
 801789e:	2301      	movs	r3, #1
 80178a0:	4628      	mov	r0, r5
 80178a2:	47b0      	blx	r6
 80178a4:	4602      	mov	r2, r0
 80178a6:	1c50      	adds	r0, r2, #1
 80178a8:	d1c9      	bne.n	801783e <__sflush_r+0x32>
 80178aa:	682b      	ldr	r3, [r5, #0]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d0c6      	beq.n	801783e <__sflush_r+0x32>
 80178b0:	2b1d      	cmp	r3, #29
 80178b2:	d001      	beq.n	80178b8 <__sflush_r+0xac>
 80178b4:	2b16      	cmp	r3, #22
 80178b6:	d11e      	bne.n	80178f6 <__sflush_r+0xea>
 80178b8:	602f      	str	r7, [r5, #0]
 80178ba:	2000      	movs	r0, #0
 80178bc:	e022      	b.n	8017904 <__sflush_r+0xf8>
 80178be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80178c2:	b21b      	sxth	r3, r3
 80178c4:	e01b      	b.n	80178fe <__sflush_r+0xf2>
 80178c6:	690f      	ldr	r7, [r1, #16]
 80178c8:	2f00      	cmp	r7, #0
 80178ca:	d0f6      	beq.n	80178ba <__sflush_r+0xae>
 80178cc:	0793      	lsls	r3, r2, #30
 80178ce:	680e      	ldr	r6, [r1, #0]
 80178d0:	bf08      	it	eq
 80178d2:	694b      	ldreq	r3, [r1, #20]
 80178d4:	600f      	str	r7, [r1, #0]
 80178d6:	bf18      	it	ne
 80178d8:	2300      	movne	r3, #0
 80178da:	eba6 0807 	sub.w	r8, r6, r7
 80178de:	608b      	str	r3, [r1, #8]
 80178e0:	f1b8 0f00 	cmp.w	r8, #0
 80178e4:	dde9      	ble.n	80178ba <__sflush_r+0xae>
 80178e6:	6a21      	ldr	r1, [r4, #32]
 80178e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80178ea:	4643      	mov	r3, r8
 80178ec:	463a      	mov	r2, r7
 80178ee:	4628      	mov	r0, r5
 80178f0:	47b0      	blx	r6
 80178f2:	2800      	cmp	r0, #0
 80178f4:	dc08      	bgt.n	8017908 <__sflush_r+0xfc>
 80178f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80178fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80178fe:	81a3      	strh	r3, [r4, #12]
 8017900:	f04f 30ff 	mov.w	r0, #4294967295
 8017904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017908:	4407      	add	r7, r0
 801790a:	eba8 0800 	sub.w	r8, r8, r0
 801790e:	e7e7      	b.n	80178e0 <__sflush_r+0xd4>
 8017910:	20400001 	.word	0x20400001

08017914 <_fflush_r>:
 8017914:	b538      	push	{r3, r4, r5, lr}
 8017916:	690b      	ldr	r3, [r1, #16]
 8017918:	4605      	mov	r5, r0
 801791a:	460c      	mov	r4, r1
 801791c:	b913      	cbnz	r3, 8017924 <_fflush_r+0x10>
 801791e:	2500      	movs	r5, #0
 8017920:	4628      	mov	r0, r5
 8017922:	bd38      	pop	{r3, r4, r5, pc}
 8017924:	b118      	cbz	r0, 801792e <_fflush_r+0x1a>
 8017926:	6a03      	ldr	r3, [r0, #32]
 8017928:	b90b      	cbnz	r3, 801792e <_fflush_r+0x1a>
 801792a:	f7fe fb37 	bl	8015f9c <__sinit>
 801792e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017932:	2b00      	cmp	r3, #0
 8017934:	d0f3      	beq.n	801791e <_fflush_r+0xa>
 8017936:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017938:	07d0      	lsls	r0, r2, #31
 801793a:	d404      	bmi.n	8017946 <_fflush_r+0x32>
 801793c:	0599      	lsls	r1, r3, #22
 801793e:	d402      	bmi.n	8017946 <_fflush_r+0x32>
 8017940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017942:	f7fe fc80 	bl	8016246 <__retarget_lock_acquire_recursive>
 8017946:	4628      	mov	r0, r5
 8017948:	4621      	mov	r1, r4
 801794a:	f7ff ff5f 	bl	801780c <__sflush_r>
 801794e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017950:	07da      	lsls	r2, r3, #31
 8017952:	4605      	mov	r5, r0
 8017954:	d4e4      	bmi.n	8017920 <_fflush_r+0xc>
 8017956:	89a3      	ldrh	r3, [r4, #12]
 8017958:	059b      	lsls	r3, r3, #22
 801795a:	d4e1      	bmi.n	8017920 <_fflush_r+0xc>
 801795c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801795e:	f7fe fc73 	bl	8016248 <__retarget_lock_release_recursive>
 8017962:	e7dd      	b.n	8017920 <_fflush_r+0xc>

08017964 <_sbrk_r>:
 8017964:	b538      	push	{r3, r4, r5, lr}
 8017966:	4d06      	ldr	r5, [pc, #24]	@ (8017980 <_sbrk_r+0x1c>)
 8017968:	2300      	movs	r3, #0
 801796a:	4604      	mov	r4, r0
 801796c:	4608      	mov	r0, r1
 801796e:	602b      	str	r3, [r5, #0]
 8017970:	f7f1 fcec 	bl	800934c <_sbrk>
 8017974:	1c43      	adds	r3, r0, #1
 8017976:	d102      	bne.n	801797e <_sbrk_r+0x1a>
 8017978:	682b      	ldr	r3, [r5, #0]
 801797a:	b103      	cbz	r3, 801797e <_sbrk_r+0x1a>
 801797c:	6023      	str	r3, [r4, #0]
 801797e:	bd38      	pop	{r3, r4, r5, pc}
 8017980:	20007a1c 	.word	0x20007a1c

08017984 <__assert_func>:
 8017984:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017986:	4614      	mov	r4, r2
 8017988:	461a      	mov	r2, r3
 801798a:	4b09      	ldr	r3, [pc, #36]	@ (80179b0 <__assert_func+0x2c>)
 801798c:	681b      	ldr	r3, [r3, #0]
 801798e:	4605      	mov	r5, r0
 8017990:	68d8      	ldr	r0, [r3, #12]
 8017992:	b14c      	cbz	r4, 80179a8 <__assert_func+0x24>
 8017994:	4b07      	ldr	r3, [pc, #28]	@ (80179b4 <__assert_func+0x30>)
 8017996:	9100      	str	r1, [sp, #0]
 8017998:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801799c:	4906      	ldr	r1, [pc, #24]	@ (80179b8 <__assert_func+0x34>)
 801799e:	462b      	mov	r3, r5
 80179a0:	f000 f842 	bl	8017a28 <fiprintf>
 80179a4:	f000 f852 	bl	8017a4c <abort>
 80179a8:	4b04      	ldr	r3, [pc, #16]	@ (80179bc <__assert_func+0x38>)
 80179aa:	461c      	mov	r4, r3
 80179ac:	e7f3      	b.n	8017996 <__assert_func+0x12>
 80179ae:	bf00      	nop
 80179b0:	20000044 	.word	0x20000044
 80179b4:	08018434 	.word	0x08018434
 80179b8:	08018441 	.word	0x08018441
 80179bc:	0801846f 	.word	0x0801846f

080179c0 <_calloc_r>:
 80179c0:	b570      	push	{r4, r5, r6, lr}
 80179c2:	fba1 5402 	umull	r5, r4, r1, r2
 80179c6:	b934      	cbnz	r4, 80179d6 <_calloc_r+0x16>
 80179c8:	4629      	mov	r1, r5
 80179ca:	f7ff fb19 	bl	8017000 <_malloc_r>
 80179ce:	4606      	mov	r6, r0
 80179d0:	b928      	cbnz	r0, 80179de <_calloc_r+0x1e>
 80179d2:	4630      	mov	r0, r6
 80179d4:	bd70      	pop	{r4, r5, r6, pc}
 80179d6:	220c      	movs	r2, #12
 80179d8:	6002      	str	r2, [r0, #0]
 80179da:	2600      	movs	r6, #0
 80179dc:	e7f9      	b.n	80179d2 <_calloc_r+0x12>
 80179de:	462a      	mov	r2, r5
 80179e0:	4621      	mov	r1, r4
 80179e2:	f7fe fb54 	bl	801608e <memset>
 80179e6:	e7f4      	b.n	80179d2 <_calloc_r+0x12>

080179e8 <__ascii_mbtowc>:
 80179e8:	b082      	sub	sp, #8
 80179ea:	b901      	cbnz	r1, 80179ee <__ascii_mbtowc+0x6>
 80179ec:	a901      	add	r1, sp, #4
 80179ee:	b142      	cbz	r2, 8017a02 <__ascii_mbtowc+0x1a>
 80179f0:	b14b      	cbz	r3, 8017a06 <__ascii_mbtowc+0x1e>
 80179f2:	7813      	ldrb	r3, [r2, #0]
 80179f4:	600b      	str	r3, [r1, #0]
 80179f6:	7812      	ldrb	r2, [r2, #0]
 80179f8:	1e10      	subs	r0, r2, #0
 80179fa:	bf18      	it	ne
 80179fc:	2001      	movne	r0, #1
 80179fe:	b002      	add	sp, #8
 8017a00:	4770      	bx	lr
 8017a02:	4610      	mov	r0, r2
 8017a04:	e7fb      	b.n	80179fe <__ascii_mbtowc+0x16>
 8017a06:	f06f 0001 	mvn.w	r0, #1
 8017a0a:	e7f8      	b.n	80179fe <__ascii_mbtowc+0x16>

08017a0c <__ascii_wctomb>:
 8017a0c:	4603      	mov	r3, r0
 8017a0e:	4608      	mov	r0, r1
 8017a10:	b141      	cbz	r1, 8017a24 <__ascii_wctomb+0x18>
 8017a12:	2aff      	cmp	r2, #255	@ 0xff
 8017a14:	d904      	bls.n	8017a20 <__ascii_wctomb+0x14>
 8017a16:	228a      	movs	r2, #138	@ 0x8a
 8017a18:	601a      	str	r2, [r3, #0]
 8017a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8017a1e:	4770      	bx	lr
 8017a20:	700a      	strb	r2, [r1, #0]
 8017a22:	2001      	movs	r0, #1
 8017a24:	4770      	bx	lr
	...

08017a28 <fiprintf>:
 8017a28:	b40e      	push	{r1, r2, r3}
 8017a2a:	b503      	push	{r0, r1, lr}
 8017a2c:	4601      	mov	r1, r0
 8017a2e:	ab03      	add	r3, sp, #12
 8017a30:	4805      	ldr	r0, [pc, #20]	@ (8017a48 <fiprintf+0x20>)
 8017a32:	f853 2b04 	ldr.w	r2, [r3], #4
 8017a36:	6800      	ldr	r0, [r0, #0]
 8017a38:	9301      	str	r3, [sp, #4]
 8017a3a:	f000 f837 	bl	8017aac <_vfiprintf_r>
 8017a3e:	b002      	add	sp, #8
 8017a40:	f85d eb04 	ldr.w	lr, [sp], #4
 8017a44:	b003      	add	sp, #12
 8017a46:	4770      	bx	lr
 8017a48:	20000044 	.word	0x20000044

08017a4c <abort>:
 8017a4c:	b508      	push	{r3, lr}
 8017a4e:	2006      	movs	r0, #6
 8017a50:	f000 fa00 	bl	8017e54 <raise>
 8017a54:	2001      	movs	r0, #1
 8017a56:	f7f1 fc01 	bl	800925c <_exit>

08017a5a <__sfputc_r>:
 8017a5a:	6893      	ldr	r3, [r2, #8]
 8017a5c:	3b01      	subs	r3, #1
 8017a5e:	2b00      	cmp	r3, #0
 8017a60:	b410      	push	{r4}
 8017a62:	6093      	str	r3, [r2, #8]
 8017a64:	da08      	bge.n	8017a78 <__sfputc_r+0x1e>
 8017a66:	6994      	ldr	r4, [r2, #24]
 8017a68:	42a3      	cmp	r3, r4
 8017a6a:	db01      	blt.n	8017a70 <__sfputc_r+0x16>
 8017a6c:	290a      	cmp	r1, #10
 8017a6e:	d103      	bne.n	8017a78 <__sfputc_r+0x1e>
 8017a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017a74:	f000 b932 	b.w	8017cdc <__swbuf_r>
 8017a78:	6813      	ldr	r3, [r2, #0]
 8017a7a:	1c58      	adds	r0, r3, #1
 8017a7c:	6010      	str	r0, [r2, #0]
 8017a7e:	7019      	strb	r1, [r3, #0]
 8017a80:	4608      	mov	r0, r1
 8017a82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017a86:	4770      	bx	lr

08017a88 <__sfputs_r>:
 8017a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a8a:	4606      	mov	r6, r0
 8017a8c:	460f      	mov	r7, r1
 8017a8e:	4614      	mov	r4, r2
 8017a90:	18d5      	adds	r5, r2, r3
 8017a92:	42ac      	cmp	r4, r5
 8017a94:	d101      	bne.n	8017a9a <__sfputs_r+0x12>
 8017a96:	2000      	movs	r0, #0
 8017a98:	e007      	b.n	8017aaa <__sfputs_r+0x22>
 8017a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017a9e:	463a      	mov	r2, r7
 8017aa0:	4630      	mov	r0, r6
 8017aa2:	f7ff ffda 	bl	8017a5a <__sfputc_r>
 8017aa6:	1c43      	adds	r3, r0, #1
 8017aa8:	d1f3      	bne.n	8017a92 <__sfputs_r+0xa>
 8017aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017aac <_vfiprintf_r>:
 8017aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ab0:	460d      	mov	r5, r1
 8017ab2:	b09d      	sub	sp, #116	@ 0x74
 8017ab4:	4614      	mov	r4, r2
 8017ab6:	4698      	mov	r8, r3
 8017ab8:	4606      	mov	r6, r0
 8017aba:	b118      	cbz	r0, 8017ac4 <_vfiprintf_r+0x18>
 8017abc:	6a03      	ldr	r3, [r0, #32]
 8017abe:	b90b      	cbnz	r3, 8017ac4 <_vfiprintf_r+0x18>
 8017ac0:	f7fe fa6c 	bl	8015f9c <__sinit>
 8017ac4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017ac6:	07d9      	lsls	r1, r3, #31
 8017ac8:	d405      	bmi.n	8017ad6 <_vfiprintf_r+0x2a>
 8017aca:	89ab      	ldrh	r3, [r5, #12]
 8017acc:	059a      	lsls	r2, r3, #22
 8017ace:	d402      	bmi.n	8017ad6 <_vfiprintf_r+0x2a>
 8017ad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017ad2:	f7fe fbb8 	bl	8016246 <__retarget_lock_acquire_recursive>
 8017ad6:	89ab      	ldrh	r3, [r5, #12]
 8017ad8:	071b      	lsls	r3, r3, #28
 8017ada:	d501      	bpl.n	8017ae0 <_vfiprintf_r+0x34>
 8017adc:	692b      	ldr	r3, [r5, #16]
 8017ade:	b99b      	cbnz	r3, 8017b08 <_vfiprintf_r+0x5c>
 8017ae0:	4629      	mov	r1, r5
 8017ae2:	4630      	mov	r0, r6
 8017ae4:	f000 f938 	bl	8017d58 <__swsetup_r>
 8017ae8:	b170      	cbz	r0, 8017b08 <_vfiprintf_r+0x5c>
 8017aea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017aec:	07dc      	lsls	r4, r3, #31
 8017aee:	d504      	bpl.n	8017afa <_vfiprintf_r+0x4e>
 8017af0:	f04f 30ff 	mov.w	r0, #4294967295
 8017af4:	b01d      	add	sp, #116	@ 0x74
 8017af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017afa:	89ab      	ldrh	r3, [r5, #12]
 8017afc:	0598      	lsls	r0, r3, #22
 8017afe:	d4f7      	bmi.n	8017af0 <_vfiprintf_r+0x44>
 8017b00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017b02:	f7fe fba1 	bl	8016248 <__retarget_lock_release_recursive>
 8017b06:	e7f3      	b.n	8017af0 <_vfiprintf_r+0x44>
 8017b08:	2300      	movs	r3, #0
 8017b0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b0c:	2320      	movs	r3, #32
 8017b0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017b12:	f8cd 800c 	str.w	r8, [sp, #12]
 8017b16:	2330      	movs	r3, #48	@ 0x30
 8017b18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017cc8 <_vfiprintf_r+0x21c>
 8017b1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017b20:	f04f 0901 	mov.w	r9, #1
 8017b24:	4623      	mov	r3, r4
 8017b26:	469a      	mov	sl, r3
 8017b28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017b2c:	b10a      	cbz	r2, 8017b32 <_vfiprintf_r+0x86>
 8017b2e:	2a25      	cmp	r2, #37	@ 0x25
 8017b30:	d1f9      	bne.n	8017b26 <_vfiprintf_r+0x7a>
 8017b32:	ebba 0b04 	subs.w	fp, sl, r4
 8017b36:	d00b      	beq.n	8017b50 <_vfiprintf_r+0xa4>
 8017b38:	465b      	mov	r3, fp
 8017b3a:	4622      	mov	r2, r4
 8017b3c:	4629      	mov	r1, r5
 8017b3e:	4630      	mov	r0, r6
 8017b40:	f7ff ffa2 	bl	8017a88 <__sfputs_r>
 8017b44:	3001      	adds	r0, #1
 8017b46:	f000 80a7 	beq.w	8017c98 <_vfiprintf_r+0x1ec>
 8017b4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017b4c:	445a      	add	r2, fp
 8017b4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017b50:	f89a 3000 	ldrb.w	r3, [sl]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	f000 809f 	beq.w	8017c98 <_vfiprintf_r+0x1ec>
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8017b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017b64:	f10a 0a01 	add.w	sl, sl, #1
 8017b68:	9304      	str	r3, [sp, #16]
 8017b6a:	9307      	str	r3, [sp, #28]
 8017b6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017b70:	931a      	str	r3, [sp, #104]	@ 0x68
 8017b72:	4654      	mov	r4, sl
 8017b74:	2205      	movs	r2, #5
 8017b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b7a:	4853      	ldr	r0, [pc, #332]	@ (8017cc8 <_vfiprintf_r+0x21c>)
 8017b7c:	f7e8 fb50 	bl	8000220 <memchr>
 8017b80:	9a04      	ldr	r2, [sp, #16]
 8017b82:	b9d8      	cbnz	r0, 8017bbc <_vfiprintf_r+0x110>
 8017b84:	06d1      	lsls	r1, r2, #27
 8017b86:	bf44      	itt	mi
 8017b88:	2320      	movmi	r3, #32
 8017b8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017b8e:	0713      	lsls	r3, r2, #28
 8017b90:	bf44      	itt	mi
 8017b92:	232b      	movmi	r3, #43	@ 0x2b
 8017b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017b98:	f89a 3000 	ldrb.w	r3, [sl]
 8017b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8017b9e:	d015      	beq.n	8017bcc <_vfiprintf_r+0x120>
 8017ba0:	9a07      	ldr	r2, [sp, #28]
 8017ba2:	4654      	mov	r4, sl
 8017ba4:	2000      	movs	r0, #0
 8017ba6:	f04f 0c0a 	mov.w	ip, #10
 8017baa:	4621      	mov	r1, r4
 8017bac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017bb0:	3b30      	subs	r3, #48	@ 0x30
 8017bb2:	2b09      	cmp	r3, #9
 8017bb4:	d94b      	bls.n	8017c4e <_vfiprintf_r+0x1a2>
 8017bb6:	b1b0      	cbz	r0, 8017be6 <_vfiprintf_r+0x13a>
 8017bb8:	9207      	str	r2, [sp, #28]
 8017bba:	e014      	b.n	8017be6 <_vfiprintf_r+0x13a>
 8017bbc:	eba0 0308 	sub.w	r3, r0, r8
 8017bc0:	fa09 f303 	lsl.w	r3, r9, r3
 8017bc4:	4313      	orrs	r3, r2
 8017bc6:	9304      	str	r3, [sp, #16]
 8017bc8:	46a2      	mov	sl, r4
 8017bca:	e7d2      	b.n	8017b72 <_vfiprintf_r+0xc6>
 8017bcc:	9b03      	ldr	r3, [sp, #12]
 8017bce:	1d19      	adds	r1, r3, #4
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	9103      	str	r1, [sp, #12]
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	bfbb      	ittet	lt
 8017bd8:	425b      	neglt	r3, r3
 8017bda:	f042 0202 	orrlt.w	r2, r2, #2
 8017bde:	9307      	strge	r3, [sp, #28]
 8017be0:	9307      	strlt	r3, [sp, #28]
 8017be2:	bfb8      	it	lt
 8017be4:	9204      	strlt	r2, [sp, #16]
 8017be6:	7823      	ldrb	r3, [r4, #0]
 8017be8:	2b2e      	cmp	r3, #46	@ 0x2e
 8017bea:	d10a      	bne.n	8017c02 <_vfiprintf_r+0x156>
 8017bec:	7863      	ldrb	r3, [r4, #1]
 8017bee:	2b2a      	cmp	r3, #42	@ 0x2a
 8017bf0:	d132      	bne.n	8017c58 <_vfiprintf_r+0x1ac>
 8017bf2:	9b03      	ldr	r3, [sp, #12]
 8017bf4:	1d1a      	adds	r2, r3, #4
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	9203      	str	r2, [sp, #12]
 8017bfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017bfe:	3402      	adds	r4, #2
 8017c00:	9305      	str	r3, [sp, #20]
 8017c02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017cd8 <_vfiprintf_r+0x22c>
 8017c06:	7821      	ldrb	r1, [r4, #0]
 8017c08:	2203      	movs	r2, #3
 8017c0a:	4650      	mov	r0, sl
 8017c0c:	f7e8 fb08 	bl	8000220 <memchr>
 8017c10:	b138      	cbz	r0, 8017c22 <_vfiprintf_r+0x176>
 8017c12:	9b04      	ldr	r3, [sp, #16]
 8017c14:	eba0 000a 	sub.w	r0, r0, sl
 8017c18:	2240      	movs	r2, #64	@ 0x40
 8017c1a:	4082      	lsls	r2, r0
 8017c1c:	4313      	orrs	r3, r2
 8017c1e:	3401      	adds	r4, #1
 8017c20:	9304      	str	r3, [sp, #16]
 8017c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017c26:	4829      	ldr	r0, [pc, #164]	@ (8017ccc <_vfiprintf_r+0x220>)
 8017c28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017c2c:	2206      	movs	r2, #6
 8017c2e:	f7e8 faf7 	bl	8000220 <memchr>
 8017c32:	2800      	cmp	r0, #0
 8017c34:	d03f      	beq.n	8017cb6 <_vfiprintf_r+0x20a>
 8017c36:	4b26      	ldr	r3, [pc, #152]	@ (8017cd0 <_vfiprintf_r+0x224>)
 8017c38:	bb1b      	cbnz	r3, 8017c82 <_vfiprintf_r+0x1d6>
 8017c3a:	9b03      	ldr	r3, [sp, #12]
 8017c3c:	3307      	adds	r3, #7
 8017c3e:	f023 0307 	bic.w	r3, r3, #7
 8017c42:	3308      	adds	r3, #8
 8017c44:	9303      	str	r3, [sp, #12]
 8017c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c48:	443b      	add	r3, r7
 8017c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8017c4c:	e76a      	b.n	8017b24 <_vfiprintf_r+0x78>
 8017c4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017c52:	460c      	mov	r4, r1
 8017c54:	2001      	movs	r0, #1
 8017c56:	e7a8      	b.n	8017baa <_vfiprintf_r+0xfe>
 8017c58:	2300      	movs	r3, #0
 8017c5a:	3401      	adds	r4, #1
 8017c5c:	9305      	str	r3, [sp, #20]
 8017c5e:	4619      	mov	r1, r3
 8017c60:	f04f 0c0a 	mov.w	ip, #10
 8017c64:	4620      	mov	r0, r4
 8017c66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017c6a:	3a30      	subs	r2, #48	@ 0x30
 8017c6c:	2a09      	cmp	r2, #9
 8017c6e:	d903      	bls.n	8017c78 <_vfiprintf_r+0x1cc>
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	d0c6      	beq.n	8017c02 <_vfiprintf_r+0x156>
 8017c74:	9105      	str	r1, [sp, #20]
 8017c76:	e7c4      	b.n	8017c02 <_vfiprintf_r+0x156>
 8017c78:	fb0c 2101 	mla	r1, ip, r1, r2
 8017c7c:	4604      	mov	r4, r0
 8017c7e:	2301      	movs	r3, #1
 8017c80:	e7f0      	b.n	8017c64 <_vfiprintf_r+0x1b8>
 8017c82:	ab03      	add	r3, sp, #12
 8017c84:	9300      	str	r3, [sp, #0]
 8017c86:	462a      	mov	r2, r5
 8017c88:	4b12      	ldr	r3, [pc, #72]	@ (8017cd4 <_vfiprintf_r+0x228>)
 8017c8a:	a904      	add	r1, sp, #16
 8017c8c:	4630      	mov	r0, r6
 8017c8e:	f7fd fd43 	bl	8015718 <_printf_float>
 8017c92:	4607      	mov	r7, r0
 8017c94:	1c78      	adds	r0, r7, #1
 8017c96:	d1d6      	bne.n	8017c46 <_vfiprintf_r+0x19a>
 8017c98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017c9a:	07d9      	lsls	r1, r3, #31
 8017c9c:	d405      	bmi.n	8017caa <_vfiprintf_r+0x1fe>
 8017c9e:	89ab      	ldrh	r3, [r5, #12]
 8017ca0:	059a      	lsls	r2, r3, #22
 8017ca2:	d402      	bmi.n	8017caa <_vfiprintf_r+0x1fe>
 8017ca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017ca6:	f7fe facf 	bl	8016248 <__retarget_lock_release_recursive>
 8017caa:	89ab      	ldrh	r3, [r5, #12]
 8017cac:	065b      	lsls	r3, r3, #25
 8017cae:	f53f af1f 	bmi.w	8017af0 <_vfiprintf_r+0x44>
 8017cb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017cb4:	e71e      	b.n	8017af4 <_vfiprintf_r+0x48>
 8017cb6:	ab03      	add	r3, sp, #12
 8017cb8:	9300      	str	r3, [sp, #0]
 8017cba:	462a      	mov	r2, r5
 8017cbc:	4b05      	ldr	r3, [pc, #20]	@ (8017cd4 <_vfiprintf_r+0x228>)
 8017cbe:	a904      	add	r1, sp, #16
 8017cc0:	4630      	mov	r0, r6
 8017cc2:	f7fd ffc1 	bl	8015c48 <_printf_i>
 8017cc6:	e7e4      	b.n	8017c92 <_vfiprintf_r+0x1e6>
 8017cc8:	08018470 	.word	0x08018470
 8017ccc:	0801847a 	.word	0x0801847a
 8017cd0:	08015719 	.word	0x08015719
 8017cd4:	08017a89 	.word	0x08017a89
 8017cd8:	08018476 	.word	0x08018476

08017cdc <__swbuf_r>:
 8017cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017cde:	460e      	mov	r6, r1
 8017ce0:	4614      	mov	r4, r2
 8017ce2:	4605      	mov	r5, r0
 8017ce4:	b118      	cbz	r0, 8017cee <__swbuf_r+0x12>
 8017ce6:	6a03      	ldr	r3, [r0, #32]
 8017ce8:	b90b      	cbnz	r3, 8017cee <__swbuf_r+0x12>
 8017cea:	f7fe f957 	bl	8015f9c <__sinit>
 8017cee:	69a3      	ldr	r3, [r4, #24]
 8017cf0:	60a3      	str	r3, [r4, #8]
 8017cf2:	89a3      	ldrh	r3, [r4, #12]
 8017cf4:	071a      	lsls	r2, r3, #28
 8017cf6:	d501      	bpl.n	8017cfc <__swbuf_r+0x20>
 8017cf8:	6923      	ldr	r3, [r4, #16]
 8017cfa:	b943      	cbnz	r3, 8017d0e <__swbuf_r+0x32>
 8017cfc:	4621      	mov	r1, r4
 8017cfe:	4628      	mov	r0, r5
 8017d00:	f000 f82a 	bl	8017d58 <__swsetup_r>
 8017d04:	b118      	cbz	r0, 8017d0e <__swbuf_r+0x32>
 8017d06:	f04f 37ff 	mov.w	r7, #4294967295
 8017d0a:	4638      	mov	r0, r7
 8017d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017d0e:	6823      	ldr	r3, [r4, #0]
 8017d10:	6922      	ldr	r2, [r4, #16]
 8017d12:	1a98      	subs	r0, r3, r2
 8017d14:	6963      	ldr	r3, [r4, #20]
 8017d16:	b2f6      	uxtb	r6, r6
 8017d18:	4283      	cmp	r3, r0
 8017d1a:	4637      	mov	r7, r6
 8017d1c:	dc05      	bgt.n	8017d2a <__swbuf_r+0x4e>
 8017d1e:	4621      	mov	r1, r4
 8017d20:	4628      	mov	r0, r5
 8017d22:	f7ff fdf7 	bl	8017914 <_fflush_r>
 8017d26:	2800      	cmp	r0, #0
 8017d28:	d1ed      	bne.n	8017d06 <__swbuf_r+0x2a>
 8017d2a:	68a3      	ldr	r3, [r4, #8]
 8017d2c:	3b01      	subs	r3, #1
 8017d2e:	60a3      	str	r3, [r4, #8]
 8017d30:	6823      	ldr	r3, [r4, #0]
 8017d32:	1c5a      	adds	r2, r3, #1
 8017d34:	6022      	str	r2, [r4, #0]
 8017d36:	701e      	strb	r6, [r3, #0]
 8017d38:	6962      	ldr	r2, [r4, #20]
 8017d3a:	1c43      	adds	r3, r0, #1
 8017d3c:	429a      	cmp	r2, r3
 8017d3e:	d004      	beq.n	8017d4a <__swbuf_r+0x6e>
 8017d40:	89a3      	ldrh	r3, [r4, #12]
 8017d42:	07db      	lsls	r3, r3, #31
 8017d44:	d5e1      	bpl.n	8017d0a <__swbuf_r+0x2e>
 8017d46:	2e0a      	cmp	r6, #10
 8017d48:	d1df      	bne.n	8017d0a <__swbuf_r+0x2e>
 8017d4a:	4621      	mov	r1, r4
 8017d4c:	4628      	mov	r0, r5
 8017d4e:	f7ff fde1 	bl	8017914 <_fflush_r>
 8017d52:	2800      	cmp	r0, #0
 8017d54:	d0d9      	beq.n	8017d0a <__swbuf_r+0x2e>
 8017d56:	e7d6      	b.n	8017d06 <__swbuf_r+0x2a>

08017d58 <__swsetup_r>:
 8017d58:	b538      	push	{r3, r4, r5, lr}
 8017d5a:	4b29      	ldr	r3, [pc, #164]	@ (8017e00 <__swsetup_r+0xa8>)
 8017d5c:	4605      	mov	r5, r0
 8017d5e:	6818      	ldr	r0, [r3, #0]
 8017d60:	460c      	mov	r4, r1
 8017d62:	b118      	cbz	r0, 8017d6c <__swsetup_r+0x14>
 8017d64:	6a03      	ldr	r3, [r0, #32]
 8017d66:	b90b      	cbnz	r3, 8017d6c <__swsetup_r+0x14>
 8017d68:	f7fe f918 	bl	8015f9c <__sinit>
 8017d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017d70:	0719      	lsls	r1, r3, #28
 8017d72:	d422      	bmi.n	8017dba <__swsetup_r+0x62>
 8017d74:	06da      	lsls	r2, r3, #27
 8017d76:	d407      	bmi.n	8017d88 <__swsetup_r+0x30>
 8017d78:	2209      	movs	r2, #9
 8017d7a:	602a      	str	r2, [r5, #0]
 8017d7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017d80:	81a3      	strh	r3, [r4, #12]
 8017d82:	f04f 30ff 	mov.w	r0, #4294967295
 8017d86:	e033      	b.n	8017df0 <__swsetup_r+0x98>
 8017d88:	0758      	lsls	r0, r3, #29
 8017d8a:	d512      	bpl.n	8017db2 <__swsetup_r+0x5a>
 8017d8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017d8e:	b141      	cbz	r1, 8017da2 <__swsetup_r+0x4a>
 8017d90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017d94:	4299      	cmp	r1, r3
 8017d96:	d002      	beq.n	8017d9e <__swsetup_r+0x46>
 8017d98:	4628      	mov	r0, r5
 8017d9a:	f7ff f8bd 	bl	8016f18 <_free_r>
 8017d9e:	2300      	movs	r3, #0
 8017da0:	6363      	str	r3, [r4, #52]	@ 0x34
 8017da2:	89a3      	ldrh	r3, [r4, #12]
 8017da4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017da8:	81a3      	strh	r3, [r4, #12]
 8017daa:	2300      	movs	r3, #0
 8017dac:	6063      	str	r3, [r4, #4]
 8017dae:	6923      	ldr	r3, [r4, #16]
 8017db0:	6023      	str	r3, [r4, #0]
 8017db2:	89a3      	ldrh	r3, [r4, #12]
 8017db4:	f043 0308 	orr.w	r3, r3, #8
 8017db8:	81a3      	strh	r3, [r4, #12]
 8017dba:	6923      	ldr	r3, [r4, #16]
 8017dbc:	b94b      	cbnz	r3, 8017dd2 <__swsetup_r+0x7a>
 8017dbe:	89a3      	ldrh	r3, [r4, #12]
 8017dc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017dc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017dc8:	d003      	beq.n	8017dd2 <__swsetup_r+0x7a>
 8017dca:	4621      	mov	r1, r4
 8017dcc:	4628      	mov	r0, r5
 8017dce:	f000 f883 	bl	8017ed8 <__smakebuf_r>
 8017dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017dd6:	f013 0201 	ands.w	r2, r3, #1
 8017dda:	d00a      	beq.n	8017df2 <__swsetup_r+0x9a>
 8017ddc:	2200      	movs	r2, #0
 8017dde:	60a2      	str	r2, [r4, #8]
 8017de0:	6962      	ldr	r2, [r4, #20]
 8017de2:	4252      	negs	r2, r2
 8017de4:	61a2      	str	r2, [r4, #24]
 8017de6:	6922      	ldr	r2, [r4, #16]
 8017de8:	b942      	cbnz	r2, 8017dfc <__swsetup_r+0xa4>
 8017dea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017dee:	d1c5      	bne.n	8017d7c <__swsetup_r+0x24>
 8017df0:	bd38      	pop	{r3, r4, r5, pc}
 8017df2:	0799      	lsls	r1, r3, #30
 8017df4:	bf58      	it	pl
 8017df6:	6962      	ldrpl	r2, [r4, #20]
 8017df8:	60a2      	str	r2, [r4, #8]
 8017dfa:	e7f4      	b.n	8017de6 <__swsetup_r+0x8e>
 8017dfc:	2000      	movs	r0, #0
 8017dfe:	e7f7      	b.n	8017df0 <__swsetup_r+0x98>
 8017e00:	20000044 	.word	0x20000044

08017e04 <_raise_r>:
 8017e04:	291f      	cmp	r1, #31
 8017e06:	b538      	push	{r3, r4, r5, lr}
 8017e08:	4605      	mov	r5, r0
 8017e0a:	460c      	mov	r4, r1
 8017e0c:	d904      	bls.n	8017e18 <_raise_r+0x14>
 8017e0e:	2316      	movs	r3, #22
 8017e10:	6003      	str	r3, [r0, #0]
 8017e12:	f04f 30ff 	mov.w	r0, #4294967295
 8017e16:	bd38      	pop	{r3, r4, r5, pc}
 8017e18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017e1a:	b112      	cbz	r2, 8017e22 <_raise_r+0x1e>
 8017e1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017e20:	b94b      	cbnz	r3, 8017e36 <_raise_r+0x32>
 8017e22:	4628      	mov	r0, r5
 8017e24:	f000 f830 	bl	8017e88 <_getpid_r>
 8017e28:	4622      	mov	r2, r4
 8017e2a:	4601      	mov	r1, r0
 8017e2c:	4628      	mov	r0, r5
 8017e2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017e32:	f000 b817 	b.w	8017e64 <_kill_r>
 8017e36:	2b01      	cmp	r3, #1
 8017e38:	d00a      	beq.n	8017e50 <_raise_r+0x4c>
 8017e3a:	1c59      	adds	r1, r3, #1
 8017e3c:	d103      	bne.n	8017e46 <_raise_r+0x42>
 8017e3e:	2316      	movs	r3, #22
 8017e40:	6003      	str	r3, [r0, #0]
 8017e42:	2001      	movs	r0, #1
 8017e44:	e7e7      	b.n	8017e16 <_raise_r+0x12>
 8017e46:	2100      	movs	r1, #0
 8017e48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017e4c:	4620      	mov	r0, r4
 8017e4e:	4798      	blx	r3
 8017e50:	2000      	movs	r0, #0
 8017e52:	e7e0      	b.n	8017e16 <_raise_r+0x12>

08017e54 <raise>:
 8017e54:	4b02      	ldr	r3, [pc, #8]	@ (8017e60 <raise+0xc>)
 8017e56:	4601      	mov	r1, r0
 8017e58:	6818      	ldr	r0, [r3, #0]
 8017e5a:	f7ff bfd3 	b.w	8017e04 <_raise_r>
 8017e5e:	bf00      	nop
 8017e60:	20000044 	.word	0x20000044

08017e64 <_kill_r>:
 8017e64:	b538      	push	{r3, r4, r5, lr}
 8017e66:	4d07      	ldr	r5, [pc, #28]	@ (8017e84 <_kill_r+0x20>)
 8017e68:	2300      	movs	r3, #0
 8017e6a:	4604      	mov	r4, r0
 8017e6c:	4608      	mov	r0, r1
 8017e6e:	4611      	mov	r1, r2
 8017e70:	602b      	str	r3, [r5, #0]
 8017e72:	f7f1 f9e3 	bl	800923c <_kill>
 8017e76:	1c43      	adds	r3, r0, #1
 8017e78:	d102      	bne.n	8017e80 <_kill_r+0x1c>
 8017e7a:	682b      	ldr	r3, [r5, #0]
 8017e7c:	b103      	cbz	r3, 8017e80 <_kill_r+0x1c>
 8017e7e:	6023      	str	r3, [r4, #0]
 8017e80:	bd38      	pop	{r3, r4, r5, pc}
 8017e82:	bf00      	nop
 8017e84:	20007a1c 	.word	0x20007a1c

08017e88 <_getpid_r>:
 8017e88:	f7f1 b9d0 	b.w	800922c <_getpid>

08017e8c <__swhatbuf_r>:
 8017e8c:	b570      	push	{r4, r5, r6, lr}
 8017e8e:	460c      	mov	r4, r1
 8017e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e94:	2900      	cmp	r1, #0
 8017e96:	b096      	sub	sp, #88	@ 0x58
 8017e98:	4615      	mov	r5, r2
 8017e9a:	461e      	mov	r6, r3
 8017e9c:	da0d      	bge.n	8017eba <__swhatbuf_r+0x2e>
 8017e9e:	89a3      	ldrh	r3, [r4, #12]
 8017ea0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017ea4:	f04f 0100 	mov.w	r1, #0
 8017ea8:	bf14      	ite	ne
 8017eaa:	2340      	movne	r3, #64	@ 0x40
 8017eac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017eb0:	2000      	movs	r0, #0
 8017eb2:	6031      	str	r1, [r6, #0]
 8017eb4:	602b      	str	r3, [r5, #0]
 8017eb6:	b016      	add	sp, #88	@ 0x58
 8017eb8:	bd70      	pop	{r4, r5, r6, pc}
 8017eba:	466a      	mov	r2, sp
 8017ebc:	f000 f848 	bl	8017f50 <_fstat_r>
 8017ec0:	2800      	cmp	r0, #0
 8017ec2:	dbec      	blt.n	8017e9e <__swhatbuf_r+0x12>
 8017ec4:	9901      	ldr	r1, [sp, #4]
 8017ec6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017eca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017ece:	4259      	negs	r1, r3
 8017ed0:	4159      	adcs	r1, r3
 8017ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017ed6:	e7eb      	b.n	8017eb0 <__swhatbuf_r+0x24>

08017ed8 <__smakebuf_r>:
 8017ed8:	898b      	ldrh	r3, [r1, #12]
 8017eda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017edc:	079d      	lsls	r5, r3, #30
 8017ede:	4606      	mov	r6, r0
 8017ee0:	460c      	mov	r4, r1
 8017ee2:	d507      	bpl.n	8017ef4 <__smakebuf_r+0x1c>
 8017ee4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017ee8:	6023      	str	r3, [r4, #0]
 8017eea:	6123      	str	r3, [r4, #16]
 8017eec:	2301      	movs	r3, #1
 8017eee:	6163      	str	r3, [r4, #20]
 8017ef0:	b003      	add	sp, #12
 8017ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017ef4:	ab01      	add	r3, sp, #4
 8017ef6:	466a      	mov	r2, sp
 8017ef8:	f7ff ffc8 	bl	8017e8c <__swhatbuf_r>
 8017efc:	9f00      	ldr	r7, [sp, #0]
 8017efe:	4605      	mov	r5, r0
 8017f00:	4639      	mov	r1, r7
 8017f02:	4630      	mov	r0, r6
 8017f04:	f7ff f87c 	bl	8017000 <_malloc_r>
 8017f08:	b948      	cbnz	r0, 8017f1e <__smakebuf_r+0x46>
 8017f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f0e:	059a      	lsls	r2, r3, #22
 8017f10:	d4ee      	bmi.n	8017ef0 <__smakebuf_r+0x18>
 8017f12:	f023 0303 	bic.w	r3, r3, #3
 8017f16:	f043 0302 	orr.w	r3, r3, #2
 8017f1a:	81a3      	strh	r3, [r4, #12]
 8017f1c:	e7e2      	b.n	8017ee4 <__smakebuf_r+0xc>
 8017f1e:	89a3      	ldrh	r3, [r4, #12]
 8017f20:	6020      	str	r0, [r4, #0]
 8017f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017f26:	81a3      	strh	r3, [r4, #12]
 8017f28:	9b01      	ldr	r3, [sp, #4]
 8017f2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017f2e:	b15b      	cbz	r3, 8017f48 <__smakebuf_r+0x70>
 8017f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017f34:	4630      	mov	r0, r6
 8017f36:	f000 f81d 	bl	8017f74 <_isatty_r>
 8017f3a:	b128      	cbz	r0, 8017f48 <__smakebuf_r+0x70>
 8017f3c:	89a3      	ldrh	r3, [r4, #12]
 8017f3e:	f023 0303 	bic.w	r3, r3, #3
 8017f42:	f043 0301 	orr.w	r3, r3, #1
 8017f46:	81a3      	strh	r3, [r4, #12]
 8017f48:	89a3      	ldrh	r3, [r4, #12]
 8017f4a:	431d      	orrs	r5, r3
 8017f4c:	81a5      	strh	r5, [r4, #12]
 8017f4e:	e7cf      	b.n	8017ef0 <__smakebuf_r+0x18>

08017f50 <_fstat_r>:
 8017f50:	b538      	push	{r3, r4, r5, lr}
 8017f52:	4d07      	ldr	r5, [pc, #28]	@ (8017f70 <_fstat_r+0x20>)
 8017f54:	2300      	movs	r3, #0
 8017f56:	4604      	mov	r4, r0
 8017f58:	4608      	mov	r0, r1
 8017f5a:	4611      	mov	r1, r2
 8017f5c:	602b      	str	r3, [r5, #0]
 8017f5e:	f7f1 f9cd 	bl	80092fc <_fstat>
 8017f62:	1c43      	adds	r3, r0, #1
 8017f64:	d102      	bne.n	8017f6c <_fstat_r+0x1c>
 8017f66:	682b      	ldr	r3, [r5, #0]
 8017f68:	b103      	cbz	r3, 8017f6c <_fstat_r+0x1c>
 8017f6a:	6023      	str	r3, [r4, #0]
 8017f6c:	bd38      	pop	{r3, r4, r5, pc}
 8017f6e:	bf00      	nop
 8017f70:	20007a1c 	.word	0x20007a1c

08017f74 <_isatty_r>:
 8017f74:	b538      	push	{r3, r4, r5, lr}
 8017f76:	4d06      	ldr	r5, [pc, #24]	@ (8017f90 <_isatty_r+0x1c>)
 8017f78:	2300      	movs	r3, #0
 8017f7a:	4604      	mov	r4, r0
 8017f7c:	4608      	mov	r0, r1
 8017f7e:	602b      	str	r3, [r5, #0]
 8017f80:	f7f1 f9cc 	bl	800931c <_isatty>
 8017f84:	1c43      	adds	r3, r0, #1
 8017f86:	d102      	bne.n	8017f8e <_isatty_r+0x1a>
 8017f88:	682b      	ldr	r3, [r5, #0]
 8017f8a:	b103      	cbz	r3, 8017f8e <_isatty_r+0x1a>
 8017f8c:	6023      	str	r3, [r4, #0]
 8017f8e:	bd38      	pop	{r3, r4, r5, pc}
 8017f90:	20007a1c 	.word	0x20007a1c

08017f94 <fmaxf>:
 8017f94:	b508      	push	{r3, lr}
 8017f96:	ed2d 8b02 	vpush	{d8}
 8017f9a:	eeb0 8a40 	vmov.f32	s16, s0
 8017f9e:	eef0 8a60 	vmov.f32	s17, s1
 8017fa2:	f000 f815 	bl	8017fd0 <__fpclassifyf>
 8017fa6:	b930      	cbnz	r0, 8017fb6 <fmaxf+0x22>
 8017fa8:	eeb0 8a68 	vmov.f32	s16, s17
 8017fac:	eeb0 0a48 	vmov.f32	s0, s16
 8017fb0:	ecbd 8b02 	vpop	{d8}
 8017fb4:	bd08      	pop	{r3, pc}
 8017fb6:	eeb0 0a68 	vmov.f32	s0, s17
 8017fba:	f000 f809 	bl	8017fd0 <__fpclassifyf>
 8017fbe:	2800      	cmp	r0, #0
 8017fc0:	d0f4      	beq.n	8017fac <fmaxf+0x18>
 8017fc2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017fca:	dded      	ble.n	8017fa8 <fmaxf+0x14>
 8017fcc:	e7ee      	b.n	8017fac <fmaxf+0x18>
	...

08017fd0 <__fpclassifyf>:
 8017fd0:	ee10 3a10 	vmov	r3, s0
 8017fd4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8017fd8:	d00d      	beq.n	8017ff6 <__fpclassifyf+0x26>
 8017fda:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8017fde:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8017fe2:	d30a      	bcc.n	8017ffa <__fpclassifyf+0x2a>
 8017fe4:	4b07      	ldr	r3, [pc, #28]	@ (8018004 <__fpclassifyf+0x34>)
 8017fe6:	1e42      	subs	r2, r0, #1
 8017fe8:	429a      	cmp	r2, r3
 8017fea:	d908      	bls.n	8017ffe <__fpclassifyf+0x2e>
 8017fec:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8017ff0:	4258      	negs	r0, r3
 8017ff2:	4158      	adcs	r0, r3
 8017ff4:	4770      	bx	lr
 8017ff6:	2002      	movs	r0, #2
 8017ff8:	4770      	bx	lr
 8017ffa:	2004      	movs	r0, #4
 8017ffc:	4770      	bx	lr
 8017ffe:	2003      	movs	r0, #3
 8018000:	4770      	bx	lr
 8018002:	bf00      	nop
 8018004:	007ffffe 	.word	0x007ffffe

08018008 <round>:
 8018008:	ec51 0b10 	vmov	r0, r1, d0
 801800c:	b570      	push	{r4, r5, r6, lr}
 801800e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8018012:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8018016:	2a13      	cmp	r2, #19
 8018018:	460b      	mov	r3, r1
 801801a:	4605      	mov	r5, r0
 801801c:	dc1b      	bgt.n	8018056 <round+0x4e>
 801801e:	2a00      	cmp	r2, #0
 8018020:	da0b      	bge.n	801803a <round+0x32>
 8018022:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8018026:	3201      	adds	r2, #1
 8018028:	bf04      	itt	eq
 801802a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801802e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8018032:	2200      	movs	r2, #0
 8018034:	4619      	mov	r1, r3
 8018036:	4610      	mov	r0, r2
 8018038:	e015      	b.n	8018066 <round+0x5e>
 801803a:	4c15      	ldr	r4, [pc, #84]	@ (8018090 <round+0x88>)
 801803c:	4114      	asrs	r4, r2
 801803e:	ea04 0601 	and.w	r6, r4, r1
 8018042:	4306      	orrs	r6, r0
 8018044:	d00f      	beq.n	8018066 <round+0x5e>
 8018046:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 801804a:	fa41 f202 	asr.w	r2, r1, r2
 801804e:	4413      	add	r3, r2
 8018050:	ea23 0304 	bic.w	r3, r3, r4
 8018054:	e7ed      	b.n	8018032 <round+0x2a>
 8018056:	2a33      	cmp	r2, #51	@ 0x33
 8018058:	dd08      	ble.n	801806c <round+0x64>
 801805a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 801805e:	d102      	bne.n	8018066 <round+0x5e>
 8018060:	4602      	mov	r2, r0
 8018062:	f7e8 f93b 	bl	80002dc <__adddf3>
 8018066:	ec41 0b10 	vmov	d0, r0, r1
 801806a:	bd70      	pop	{r4, r5, r6, pc}
 801806c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8018070:	f04f 34ff 	mov.w	r4, #4294967295
 8018074:	40f4      	lsrs	r4, r6
 8018076:	4204      	tst	r4, r0
 8018078:	d0f5      	beq.n	8018066 <round+0x5e>
 801807a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 801807e:	2201      	movs	r2, #1
 8018080:	408a      	lsls	r2, r1
 8018082:	1952      	adds	r2, r2, r5
 8018084:	bf28      	it	cs
 8018086:	3301      	addcs	r3, #1
 8018088:	ea22 0204 	bic.w	r2, r2, r4
 801808c:	e7d2      	b.n	8018034 <round+0x2c>
 801808e:	bf00      	nop
 8018090:	000fffff 	.word	0x000fffff

08018094 <roundf>:
 8018094:	ee10 0a10 	vmov	r0, s0
 8018098:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 801809c:	3a7f      	subs	r2, #127	@ 0x7f
 801809e:	2a16      	cmp	r2, #22
 80180a0:	dc15      	bgt.n	80180ce <roundf+0x3a>
 80180a2:	2a00      	cmp	r2, #0
 80180a4:	da08      	bge.n	80180b8 <roundf+0x24>
 80180a6:	3201      	adds	r2, #1
 80180a8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80180ac:	d101      	bne.n	80180b2 <roundf+0x1e>
 80180ae:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80180b2:	ee00 3a10 	vmov	s0, r3
 80180b6:	4770      	bx	lr
 80180b8:	4907      	ldr	r1, [pc, #28]	@ (80180d8 <roundf+0x44>)
 80180ba:	4111      	asrs	r1, r2
 80180bc:	4201      	tst	r1, r0
 80180be:	d0fa      	beq.n	80180b6 <roundf+0x22>
 80180c0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80180c4:	4113      	asrs	r3, r2
 80180c6:	4403      	add	r3, r0
 80180c8:	ea23 0301 	bic.w	r3, r3, r1
 80180cc:	e7f1      	b.n	80180b2 <roundf+0x1e>
 80180ce:	2a80      	cmp	r2, #128	@ 0x80
 80180d0:	d1f1      	bne.n	80180b6 <roundf+0x22>
 80180d2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80180d6:	4770      	bx	lr
 80180d8:	007fffff 	.word	0x007fffff

080180dc <_init>:
 80180dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180de:	bf00      	nop
 80180e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80180e2:	bc08      	pop	{r3}
 80180e4:	469e      	mov	lr, r3
 80180e6:	4770      	bx	lr

080180e8 <_fini>:
 80180e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180ea:	bf00      	nop
 80180ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80180ee:	bc08      	pop	{r3}
 80180f0:	469e      	mov	lr, r3
 80180f2:	4770      	bx	lr
