#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 30 12:12:13 2020
# Process ID: 13229
# Current directory: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design
# Command line: vivado tmp/double_iq_pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tmp/double_iq_pid_vco.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/double_iq_pid_vco.bd}
set_property location {10 3100 1310} [get_bd_cells mixer_sin_2]
set_property location {10 3110 1320} [get_bd_cells mixer_sin_2]
set_property location {10 3110 1310} [get_bd_cells mixer_sin_2]
set_property location {10 3110 1320} [get_bd_cells mixer_sin_2]
delete_bd_objs [get_bd_intf_nets dds1_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds1_f0/data_out] [get_bd_intf_pins demod1_nco/pinc_in]
delete_bd_objs [get_bd_intf_nets dds2_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds2_f0/data_out] [get_bd_intf_pins demod2_nco/pinc_in]
delete_bd_objs [get_bd_intf_nets shifterReal_dyn_1_data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_2_data2_out]
connect_bd_intf_net [get_bd_intf_pins pidv3_axi_1/data_in] [get_bd_intf_pins shifterReal_dyn_1/data_out]
delete_bd_objs [get_bd_intf_nets shifterReal_dyn_0_data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out]
connect_bd_intf_net [get_bd_intf_pins pidv3_axi_0/data_in] [get_bd_intf_pins shifterReal_dyn_0/data_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_2_data1_out]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_2/data2_out] [get_bd_intf_pins dupplReal_1_to_2_3/data_in]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal:1.0 dupplReal_0
endgroup
set_property location {7 2277 520} [get_bd_cells dupplReal_0]
set_property -dict [list CONFIG.NB_OUTPUT {3} CONFIG.DATA_SIZE {40}] [get_bd_cells dupplReal_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_4_data1_out]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_4_data2_out]
startgroup
set_property -dict [list CONFIG.DATA_SIZE {40}] [get_bd_cells dataReal_to_ram_fast]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {40}] [get_bd_cells dataReal_to_ram_slow]
endgroup
delete_bd_objs [get_bd_intf_nets dds1_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds1_f0/data_out] [get_bd_intf_pins dupplReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_0/data2_out] [get_bd_intf_pins meanReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_0/data3_out] [get_bd_intf_pins meanReal_2/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_0/data1_out] [get_bd_intf_pins demod1_nco/pinc_in]
set_property location {9 2999 241} [get_bd_cells dupplReal_0]
copy_bd_objs /  [get_bd_cells {dupplReal_0}]
set_property location {9 2974 388} [get_bd_cells dupplReal_1]
delete_bd_objs [get_bd_intf_nets dds2_f0_data_out]
connect_bd_intf_net [get_bd_intf_pins dds2_f0/data_out] [get_bd_intf_pins dupplReal_1/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1/data1_out] [get_bd_intf_pins demod2_nco/pinc_in]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_2_data2_out]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_2]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data2_out]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_4]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_3_data1_out] [get_bd_intf_nets dupplReal_1_to_2_3_data2_out] [get_bd_cells dupplReal_1_to_2_3]
connect_bd_intf_net [get_bd_intf_pins meanReal_1/data_in] [get_bd_intf_pins dupplReal_1/data2_out]
connect_bd_intf_net [get_bd_intf_pins meanReal_3/data_in] [get_bd_intf_pins dupplReal_1/data3_out]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_1]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_2]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {64} CONFIG.DATA_IN_SIZE {40}] [get_bd_cells meanReal_3]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {64}] [get_bd_cells dataReal_to_ram_fast]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_SIZE {64}] [get_bd_cells dataReal_to_ram_slow]
endgroup
startgroup
set_property -dict [list CONFIG.NB_ACCUM {32768} CONFIG.SHIFT {15}] [get_bd_cells meanReal_2]
endgroup
startgroup
set_property -dict [list CONFIG.NB_ACCUM {32768} CONFIG.SHIFT {15}] [get_bd_cells meanReal_3]
endgroup
startgroup
endgroup
startgroup
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run double_iq_pid_vco_meanReal_0_0_synth_1
reset_run double_iq_pid_vco_meanReal_1_0_synth_1
reset_run double_iq_pid_vco_meanReal_2_0_synth_1
reset_run double_iq_pid_vco_meanReal_3_0_synth_1
reset_run double_iq_pid_vco_dataReal_to_ram_slow_0_synth_1
reset_run double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
get_param general.maxThreads
startgroup
endgroup
