{
  "design": {
    "design_info": {
      "boundary_crc": "0x51A2E928735541C4",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1.1"
    },
    "design_tree": {
      "button_0": "",
      "source_100mhz": {
        "proc_sys_reset_0": "",
        "clk_wiz_0": ""
      },
      "sevenseg_driver_0": "",
      "xlconstant_0": "",
      "packet_counter_0": "",
      "axi_stream_master_0": "",
      "system_ila_0": ""
    },
    "ports": {
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I"
      },
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I"
      },
      "START": {
        "direction": "I"
      },
      "SWITCHES": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "AN": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "SEG": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "button_0": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "top_level_button_0_0",
        "xci_path": "ip\\top_level_button_0_0\\top_level_button_0_0.xci",
        "inst_hier_path": "button_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "source_100mhz": {
        "ports": {
          "clk_100mhz": {
            "type": "clk",
            "direction": "O"
          },
          "CPU_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "CLK100MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_0",
            "xci_path": "ip\\top_level_proc_sys_reset_0_0\\top_level_proc_sys_reset_0_0.xci",
            "inst_hier_path": "source_100mhz/proc_sys_reset_0"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_level_clk_wiz_0_0",
            "xci_path": "ip\\top_level_clk_wiz_0_0\\top_level_clk_wiz_0_0.xci",
            "inst_hier_path": "source_100mhz/clk_wiz_0",
            "parameters": {
              "CLK_OUT1_PORT": {
                "value": "clk_100mhz"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "clk_in1_0_1": {
            "ports": [
              "CLK100MHZ",
              "clk_wiz_0/clk_in1"
            ]
          },
          "clk_wiz_0_clk_100mhz": {
            "ports": [
              "clk_wiz_0/clk_100mhz",
              "clk_100mhz",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "CPU_RESETN",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "sevenseg_driver_0": {
        "vlnv": "xilinx.com:module_ref:sevenseg_driver:1.0",
        "xci_name": "top_level_sevenseg_driver_0_0",
        "xci_path": "ip\\top_level_sevenseg_driver_0_0\\top_level_sevenseg_driver_0_0.xci",
        "inst_hier_path": "sevenseg_driver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sevenseg_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "display": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dp_bitmap": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "digit_enable": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ANODE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "CATHODE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "top_level_xlconstant_0_0",
        "xci_path": "ip\\top_level_xlconstant_0_0\\top_level_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b00000000"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "packet_counter_0": {
        "vlnv": "xilinx.com:module_ref:packet_counter:1.0",
        "xci_name": "top_level_packet_counter_0_0",
        "xci_path": "ip\\top_level_packet_counter_0_0\\top_level_packet_counter_0_0.xci",
        "inst_hier_path": "packet_counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "packet_counter",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              }
            }
          },
          "resentn": {
            "direction": "I"
          },
          "start": {
            "direction": "I"
          },
          "sevenseg": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "digital_enable": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axi_stream_master_0": {
        "vlnv": "xilinx.com:module_ref:axi_stream_master:1.0",
        "xci_name": "top_level_axi_stream_master_0_0",
        "xci_path": "ip\\top_level_axi_stream_master_0_0\\top_level_axi_stream_master_0_0.xci",
        "inst_hier_path": "axi_stream_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_stream_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              }
            }
          },
          "resentn": {
            "direction": "I"
          },
          "packet_size": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "top_level_system_ila_0_1",
        "xci_path": "ip\\top_level_system_ila_0_1\\top_level_system_ila_0_1.xci",
        "inst_hier_path": "system_ila_0",
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_stream_master_0_interface_axis": {
        "interface_ports": [
          "axi_stream_master_0/interface_axis",
          "packet_counter_0/interface_axis"
        ]
      }
    },
    "nets": {
      "PIN_0_1": {
        "ports": [
          "START",
          "button_0/PIN"
        ]
      },
      "button_0_Q": {
        "ports": [
          "button_0/Q",
          "packet_counter_0/start"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "CLK100MHZ",
          "source_100mhz/CLK100MHZ"
        ]
      },
      "clk_wiz_0_clk_100mhz": {
        "ports": [
          "source_100mhz/clk_100mhz",
          "button_0/CLK",
          "sevenseg_driver_0/clk",
          "packet_counter_0/clk",
          "axi_stream_master_0/clk",
          "system_ila_0/clk"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "CPU_RESETN",
          "source_100mhz/CPU_RESETN"
        ]
      },
      "packet_counter_0_digital_enable": {
        "ports": [
          "packet_counter_0/digital_enable",
          "sevenseg_driver_0/digit_enable"
        ]
      },
      "packet_counter_0_sevenseg": {
        "ports": [
          "packet_counter_0/sevenseg",
          "sevenseg_driver_0/display"
        ]
      },
      "packet_size_0_1": {
        "ports": [
          "SWITCHES",
          "axi_stream_master_0/packet_size"
        ]
      },
      "sevenseg_driver_0_ANODE": {
        "ports": [
          "sevenseg_driver_0/ANODE",
          "AN"
        ]
      },
      "sevenseg_driver_0_CATHODE": {
        "ports": [
          "sevenseg_driver_0/CATHODE",
          "SEG"
        ]
      },
      "source_100mhz_peripheral_aresetn": {
        "ports": [
          "source_100mhz/peripheral_aresetn",
          "sevenseg_driver_0/resetn",
          "packet_counter_0/resentn",
          "axi_stream_master_0/resentn",
          "system_ila_0/resetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "sevenseg_driver_0/dp_bitmap"
        ]
      }
    }
  }
}