#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DSM
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_IRQ
ADC_IRQ__ES2_PATCH EQU 0
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_IRQ__INTC_MASK EQU 0x20
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; Rx_1
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT2_PC7
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 7
Rx_1__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT2_PC6
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT2_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; Timer_TimerHW
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Vin_1
Vin_1__0__MASK EQU 0x01
Vin_1__0__PC EQU CYREG_PRT0_PC0
Vin_1__0__PORT EQU 0
Vin_1__0__SHIFT EQU 0
Vin_1__AG EQU CYREG_PRT0_AG
Vin_1__AMUX EQU CYREG_PRT0_AMUX
Vin_1__BIE EQU CYREG_PRT0_BIE
Vin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin_1__BYP EQU CYREG_PRT0_BYP
Vin_1__CTL EQU CYREG_PRT0_CTL
Vin_1__DM0 EQU CYREG_PRT0_DM0
Vin_1__DM1 EQU CYREG_PRT0_DM1
Vin_1__DM2 EQU CYREG_PRT0_DM2
Vin_1__DR EQU CYREG_PRT0_DR
Vin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin_1__MASK EQU 0x01
Vin_1__PORT EQU 0
Vin_1__PRT EQU CYREG_PRT0_PRT
Vin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin_1__PS EQU CYREG_PRT0_PS
Vin_1__SHIFT EQU 0
Vin_1__SLW EQU CYREG_PRT0_SLW

; Vin_2
Vin_2__0__MASK EQU 0x02
Vin_2__0__PC EQU CYREG_PRT0_PC1
Vin_2__0__PORT EQU 0
Vin_2__0__SHIFT EQU 1
Vin_2__AG EQU CYREG_PRT0_AG
Vin_2__AMUX EQU CYREG_PRT0_AMUX
Vin_2__BIE EQU CYREG_PRT0_BIE
Vin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin_2__BYP EQU CYREG_PRT0_BYP
Vin_2__CTL EQU CYREG_PRT0_CTL
Vin_2__DM0 EQU CYREG_PRT0_DM0
Vin_2__DM1 EQU CYREG_PRT0_DM1
Vin_2__DM2 EQU CYREG_PRT0_DM2
Vin_2__DR EQU CYREG_PRT0_DR
Vin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin_2__MASK EQU 0x02
Vin_2__PORT EQU 0
Vin_2__PRT EQU CYREG_PRT0_PRT
Vin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin_2__PS EQU CYREG_PRT0_PS
Vin_2__SHIFT EQU 1
Vin_2__SLW EQU CYREG_PRT0_SLW

; Vin_3
Vin_3__0__MASK EQU 0x04
Vin_3__0__PC EQU CYREG_PRT0_PC2
Vin_3__0__PORT EQU 0
Vin_3__0__SHIFT EQU 2
Vin_3__AG EQU CYREG_PRT0_AG
Vin_3__AMUX EQU CYREG_PRT0_AMUX
Vin_3__BIE EQU CYREG_PRT0_BIE
Vin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin_3__BYP EQU CYREG_PRT0_BYP
Vin_3__CTL EQU CYREG_PRT0_CTL
Vin_3__DM0 EQU CYREG_PRT0_DM0
Vin_3__DM1 EQU CYREG_PRT0_DM1
Vin_3__DM2 EQU CYREG_PRT0_DM2
Vin_3__DR EQU CYREG_PRT0_DR
Vin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin_3__MASK EQU 0x04
Vin_3__PORT EQU 0
Vin_3__PRT EQU CYREG_PRT0_PRT
Vin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin_3__PS EQU CYREG_PRT0_PS
Vin_3__SHIFT EQU 2
Vin_3__SLW EQU CYREG_PRT0_SLW

; Vin_4
Vin_4__0__MASK EQU 0x08
Vin_4__0__PC EQU CYREG_PRT0_PC3
Vin_4__0__PORT EQU 0
Vin_4__0__SHIFT EQU 3
Vin_4__AG EQU CYREG_PRT0_AG
Vin_4__AMUX EQU CYREG_PRT0_AMUX
Vin_4__BIE EQU CYREG_PRT0_BIE
Vin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin_4__BYP EQU CYREG_PRT0_BYP
Vin_4__CTL EQU CYREG_PRT0_CTL
Vin_4__DM0 EQU CYREG_PRT0_DM0
Vin_4__DM1 EQU CYREG_PRT0_DM1
Vin_4__DM2 EQU CYREG_PRT0_DM2
Vin_4__DR EQU CYREG_PRT0_DR
Vin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin_4__MASK EQU 0x08
Vin_4__PORT EQU 0
Vin_4__PRT EQU CYREG_PRT0_PRT
Vin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin_4__PS EQU CYREG_PRT0_PS
Vin_4__SHIFT EQU 3
Vin_4__SLW EQU CYREG_PRT0_SLW

; Vin_5
Vin_5__0__MASK EQU 0x10
Vin_5__0__PC EQU CYREG_PRT1_PC4
Vin_5__0__PORT EQU 1
Vin_5__0__SHIFT EQU 4
Vin_5__AG EQU CYREG_PRT1_AG
Vin_5__AMUX EQU CYREG_PRT1_AMUX
Vin_5__BIE EQU CYREG_PRT1_BIE
Vin_5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vin_5__BYP EQU CYREG_PRT1_BYP
Vin_5__CTL EQU CYREG_PRT1_CTL
Vin_5__DM0 EQU CYREG_PRT1_DM0
Vin_5__DM1 EQU CYREG_PRT1_DM1
Vin_5__DM2 EQU CYREG_PRT1_DM2
Vin_5__DR EQU CYREG_PRT1_DR
Vin_5__INP_DIS EQU CYREG_PRT1_INP_DIS
Vin_5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vin_5__LCD_EN EQU CYREG_PRT1_LCD_EN
Vin_5__MASK EQU 0x10
Vin_5__PORT EQU 1
Vin_5__PRT EQU CYREG_PRT1_PRT
Vin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vin_5__PS EQU CYREG_PRT1_PS
Vin_5__SHIFT EQU 4
Vin_5__SLW EQU CYREG_PRT1_SLW

; Vin_6
Vin_6__0__MASK EQU 0x20
Vin_6__0__PC EQU CYREG_PRT1_PC5
Vin_6__0__PORT EQU 1
Vin_6__0__SHIFT EQU 5
Vin_6__AG EQU CYREG_PRT1_AG
Vin_6__AMUX EQU CYREG_PRT1_AMUX
Vin_6__BIE EQU CYREG_PRT1_BIE
Vin_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vin_6__BYP EQU CYREG_PRT1_BYP
Vin_6__CTL EQU CYREG_PRT1_CTL
Vin_6__DM0 EQU CYREG_PRT1_DM0
Vin_6__DM1 EQU CYREG_PRT1_DM1
Vin_6__DM2 EQU CYREG_PRT1_DM2
Vin_6__DR EQU CYREG_PRT1_DR
Vin_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Vin_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vin_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Vin_6__MASK EQU 0x20
Vin_6__PORT EQU 1
Vin_6__PRT EQU CYREG_PRT1_PRT
Vin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vin_6__PS EQU CYREG_PRT1_PS
Vin_6__SHIFT EQU 5
Vin_6__SLW EQU CYREG_PRT1_SLW

; Vin_7
Vin_7__0__MASK EQU 0x01
Vin_7__0__PC EQU CYREG_PRT2_PC0
Vin_7__0__PORT EQU 2
Vin_7__0__SHIFT EQU 0
Vin_7__AG EQU CYREG_PRT2_AG
Vin_7__AMUX EQU CYREG_PRT2_AMUX
Vin_7__BIE EQU CYREG_PRT2_BIE
Vin_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vin_7__BYP EQU CYREG_PRT2_BYP
Vin_7__CTL EQU CYREG_PRT2_CTL
Vin_7__DM0 EQU CYREG_PRT2_DM0
Vin_7__DM1 EQU CYREG_PRT2_DM1
Vin_7__DM2 EQU CYREG_PRT2_DM2
Vin_7__DR EQU CYREG_PRT2_DR
Vin_7__INP_DIS EQU CYREG_PRT2_INP_DIS
Vin_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vin_7__LCD_EN EQU CYREG_PRT2_LCD_EN
Vin_7__MASK EQU 0x01
Vin_7__PORT EQU 2
Vin_7__PRT EQU CYREG_PRT2_PRT
Vin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vin_7__PS EQU CYREG_PRT2_PS
Vin_7__SHIFT EQU 0
Vin_7__SLW EQU CYREG_PRT2_SLW

; Vin_8
Vin_8__0__MASK EQU 0x02
Vin_8__0__PC EQU CYREG_PRT2_PC1
Vin_8__0__PORT EQU 2
Vin_8__0__SHIFT EQU 1
Vin_8__AG EQU CYREG_PRT2_AG
Vin_8__AMUX EQU CYREG_PRT2_AMUX
Vin_8__BIE EQU CYREG_PRT2_BIE
Vin_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vin_8__BYP EQU CYREG_PRT2_BYP
Vin_8__CTL EQU CYREG_PRT2_CTL
Vin_8__DM0 EQU CYREG_PRT2_DM0
Vin_8__DM1 EQU CYREG_PRT2_DM1
Vin_8__DM2 EQU CYREG_PRT2_DM2
Vin_8__DR EQU CYREG_PRT2_DR
Vin_8__INP_DIS EQU CYREG_PRT2_INP_DIS
Vin_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vin_8__LCD_EN EQU CYREG_PRT2_LCD_EN
Vin_8__MASK EQU 0x02
Vin_8__PORT EQU 2
Vin_8__PRT EQU CYREG_PRT2_PRT
Vin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vin_8__PS EQU CYREG_PRT2_PS
Vin_8__SHIFT EQU 1
Vin_8__SLW EQU CYREG_PRT2_SLW

; Vin_9
Vin_9__0__MASK EQU 0x04
Vin_9__0__PC EQU CYREG_PRT2_PC2
Vin_9__0__PORT EQU 2
Vin_9__0__SHIFT EQU 2
Vin_9__AG EQU CYREG_PRT2_AG
Vin_9__AMUX EQU CYREG_PRT2_AMUX
Vin_9__BIE EQU CYREG_PRT2_BIE
Vin_9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vin_9__BYP EQU CYREG_PRT2_BYP
Vin_9__CTL EQU CYREG_PRT2_CTL
Vin_9__DM0 EQU CYREG_PRT2_DM0
Vin_9__DM1 EQU CYREG_PRT2_DM1
Vin_9__DM2 EQU CYREG_PRT2_DM2
Vin_9__DR EQU CYREG_PRT2_DR
Vin_9__INP_DIS EQU CYREG_PRT2_INP_DIS
Vin_9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vin_9__LCD_EN EQU CYREG_PRT2_LCD_EN
Vin_9__MASK EQU 0x04
Vin_9__PORT EQU 2
Vin_9__PRT EQU CYREG_PRT2_PRT
Vin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vin_9__PS EQU CYREG_PRT2_PS
Vin_9__SHIFT EQU 2
Vin_9__SLW EQU CYREG_PRT2_SLW

; isr_1
isr_1__ES2_PATCH EQU 0
isr_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
isr_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; Status
Status_sts_sts_reg__0__MASK EQU 0x01
Status_sts_sts_reg__0__POS EQU 0
Status_sts_sts_reg__MASK EQU 0x01
Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB15_MSK
Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB15_ST

; Vin_10
Vin_10__0__MASK EQU 0x08
Vin_10__0__PC EQU CYREG_PRT2_PC3
Vin_10__0__PORT EQU 2
Vin_10__0__SHIFT EQU 3
Vin_10__AG EQU CYREG_PRT2_AG
Vin_10__AMUX EQU CYREG_PRT2_AMUX
Vin_10__BIE EQU CYREG_PRT2_BIE
Vin_10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vin_10__BYP EQU CYREG_PRT2_BYP
Vin_10__CTL EQU CYREG_PRT2_CTL
Vin_10__DM0 EQU CYREG_PRT2_DM0
Vin_10__DM1 EQU CYREG_PRT2_DM1
Vin_10__DM2 EQU CYREG_PRT2_DM2
Vin_10__DR EQU CYREG_PRT2_DR
Vin_10__INP_DIS EQU CYREG_PRT2_INP_DIS
Vin_10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vin_10__LCD_EN EQU CYREG_PRT2_LCD_EN
Vin_10__MASK EQU 0x08
Vin_10__PORT EQU 2
Vin_10__PRT EQU CYREG_PRT2_PRT
Vin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vin_10__PS EQU CYREG_PRT2_PS
Vin_10__SHIFT EQU 3
Vin_10__SLW EQU CYREG_PRT2_SLW

; Vin_11
Vin_11__0__MASK EQU 0x10
Vin_11__0__PC EQU CYREG_PRT2_PC4
Vin_11__0__PORT EQU 2
Vin_11__0__SHIFT EQU 4
Vin_11__AG EQU CYREG_PRT2_AG
Vin_11__AMUX EQU CYREG_PRT2_AMUX
Vin_11__BIE EQU CYREG_PRT2_BIE
Vin_11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vin_11__BYP EQU CYREG_PRT2_BYP
Vin_11__CTL EQU CYREG_PRT2_CTL
Vin_11__DM0 EQU CYREG_PRT2_DM0
Vin_11__DM1 EQU CYREG_PRT2_DM1
Vin_11__DM2 EQU CYREG_PRT2_DM2
Vin_11__DR EQU CYREG_PRT2_DR
Vin_11__INP_DIS EQU CYREG_PRT2_INP_DIS
Vin_11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vin_11__LCD_EN EQU CYREG_PRT2_LCD_EN
Vin_11__MASK EQU 0x10
Vin_11__PORT EQU 2
Vin_11__PRT EQU CYREG_PRT2_PRT
Vin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vin_11__PS EQU CYREG_PRT2_PS
Vin_11__SHIFT EQU 4
Vin_11__SLW EQU CYREG_PRT2_SLW

; Vin_12
Vin_12__0__MASK EQU 0x20
Vin_12__0__PC EQU CYREG_PRT2_PC5
Vin_12__0__PORT EQU 2
Vin_12__0__SHIFT EQU 5
Vin_12__AG EQU CYREG_PRT2_AG
Vin_12__AMUX EQU CYREG_PRT2_AMUX
Vin_12__BIE EQU CYREG_PRT2_BIE
Vin_12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Vin_12__BYP EQU CYREG_PRT2_BYP
Vin_12__CTL EQU CYREG_PRT2_CTL
Vin_12__DM0 EQU CYREG_PRT2_DM0
Vin_12__DM1 EQU CYREG_PRT2_DM1
Vin_12__DM2 EQU CYREG_PRT2_DM2
Vin_12__DR EQU CYREG_PRT2_DR
Vin_12__INP_DIS EQU CYREG_PRT2_INP_DIS
Vin_12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Vin_12__LCD_EN EQU CYREG_PRT2_LCD_EN
Vin_12__MASK EQU 0x20
Vin_12__PORT EQU 2
Vin_12__PRT EQU CYREG_PRT2_PRT
Vin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Vin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Vin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Vin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Vin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Vin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Vin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Vin_12__PS EQU CYREG_PRT2_PS
Vin_12__SHIFT EQU 5
Vin_12__SLW EQU CYREG_PRT2_SLW

; Vin_13
Vin_13__0__MASK EQU 0x01
Vin_13__0__PC EQU CYREG_PRT4_PC0
Vin_13__0__PORT EQU 4
Vin_13__0__SHIFT EQU 0
Vin_13__AG EQU CYREG_PRT4_AG
Vin_13__AMUX EQU CYREG_PRT4_AMUX
Vin_13__BIE EQU CYREG_PRT4_BIE
Vin_13__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin_13__BYP EQU CYREG_PRT4_BYP
Vin_13__CTL EQU CYREG_PRT4_CTL
Vin_13__DM0 EQU CYREG_PRT4_DM0
Vin_13__DM1 EQU CYREG_PRT4_DM1
Vin_13__DM2 EQU CYREG_PRT4_DM2
Vin_13__DR EQU CYREG_PRT4_DR
Vin_13__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin_13__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin_13__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin_13__MASK EQU 0x01
Vin_13__PORT EQU 4
Vin_13__PRT EQU CYREG_PRT4_PRT
Vin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin_13__PS EQU CYREG_PRT4_PS
Vin_13__SHIFT EQU 0
Vin_13__SLW EQU CYREG_PRT4_SLW

; Vin_14
Vin_14__0__MASK EQU 0x02
Vin_14__0__PC EQU CYREG_PRT4_PC1
Vin_14__0__PORT EQU 4
Vin_14__0__SHIFT EQU 1
Vin_14__AG EQU CYREG_PRT4_AG
Vin_14__AMUX EQU CYREG_PRT4_AMUX
Vin_14__BIE EQU CYREG_PRT4_BIE
Vin_14__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vin_14__BYP EQU CYREG_PRT4_BYP
Vin_14__CTL EQU CYREG_PRT4_CTL
Vin_14__DM0 EQU CYREG_PRT4_DM0
Vin_14__DM1 EQU CYREG_PRT4_DM1
Vin_14__DM2 EQU CYREG_PRT4_DM2
Vin_14__DR EQU CYREG_PRT4_DR
Vin_14__INP_DIS EQU CYREG_PRT4_INP_DIS
Vin_14__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vin_14__LCD_EN EQU CYREG_PRT4_LCD_EN
Vin_14__MASK EQU 0x02
Vin_14__PORT EQU 4
Vin_14__PRT EQU CYREG_PRT4_PRT
Vin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vin_14__PS EQU CYREG_PRT4_PS
Vin_14__SHIFT EQU 1
Vin_14__SLW EQU CYREG_PRT4_SLW

; isr_RX
isr_RX__ES2_PATCH EQU 0
isr_RX__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RX__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RX__INTC_MASK EQU 0x02
isr_RX__INTC_NUMBER EQU 1
isr_RX__INTC_PRIOR_NUM EQU 7
isr_RX__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
isr_RX__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RX__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RX__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; Control
Control_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Sync_ctrl_reg__0__POS EQU 0
Control_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Sync_ctrl_reg__1__POS EQU 1
Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Sync_ctrl_reg__2__POS EQU 2
Control_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Sync_ctrl_reg__3__POS EQU 3
Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Sync_ctrl_reg__MASK EQU 0x0F
Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_PROJECT_NAME LIT 'ADC_4ch_DAC_renew'
CY_VERSION LIT 'PSoC Creator  3.2'
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000002
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
