module binarysearch_datapath 
#(
	parameter WIDTH = 8
)
(
	clock, F, NF, set_L, set_R, set_M, load_A
);
	input logic clock;
	input logic set_L, set_R, set_M, load_A;
	output logic F, NF;
	
	reg A 
	always_ff @(posedge clock) begin
		
	
	end
	
endmodule 