/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "trace.h"

uint16_t _TRACE_SLAVIO_TIMER_GET_OUT_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_IRQ_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_READL_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE;
uint16_t _TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_ENABLE_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_DISABLED_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_RESTART_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_HIT_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_READL_DSTATE;
uint16_t _TRACE_GRLIB_GPTIMER_WRITEL_DSTATE;
uint16_t _TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_LM32_TIMER_MEMORY_READ_DSTATE;
uint16_t _TRACE_LM32_TIMER_HIT_DSTATE;
uint16_t _TRACE_LM32_TIMER_IRQ_STATE_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE;
uint16_t _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_SET_VALUE_DSTATE;
uint16_t _TRACE_ASPEED_TIMER_READ_DSTATE;
uint16_t _TRACE_SYSTICK_RELOAD_DSTATE;
uint16_t _TRACE_SYSTICK_TIMER_TICK_DSTATE;
uint16_t _TRACE_SYSTICK_READ_DSTATE;
uint16_t _TRACE_SYSTICK_WRITE_DSTATE;
TraceEvent _TRACE_SLAVIO_TIMER_GET_OUT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_get_out",
    .sstate = TRACE_SLAVIO_TIMER_GET_OUT_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_GET_OUT_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_irq",
    .sstate = TRACE_SLAVIO_TIMER_IRQ_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_IRQ_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_readl_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_READL_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_readl",
    .sstate = TRACE_SLAVIO_TIMER_MEM_READL_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_READL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_limit",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_counter_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_status_start",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_status_stop",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_mode_user",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_mode_counter",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_mode_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_DSTATE 
};
TraceEvent _TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "slavio_timer_mem_writel_invalid",
    .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_ENABLED,
    .dstate = &_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_enable",
    .sstate = TRACE_GRLIB_GPTIMER_ENABLE_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_ENABLE_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_DISABLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_disabled",
    .sstate = TRACE_GRLIB_GPTIMER_DISABLED_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_DISABLED_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_RESTART_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_restart",
    .sstate = TRACE_GRLIB_GPTIMER_RESTART_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_RESTART_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_set_scaler",
    .sstate = TRACE_GRLIB_GPTIMER_SET_SCALER_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_SET_SCALER_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_HIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_hit",
    .sstate = TRACE_GRLIB_GPTIMER_HIT_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_HIT_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_READL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_readl",
    .sstate = TRACE_GRLIB_GPTIMER_READL_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_READL_DSTATE 
};
TraceEvent _TRACE_GRLIB_GPTIMER_WRITEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "grlib_gptimer_writel",
    .sstate = TRACE_GRLIB_GPTIMER_WRITEL_ENABLED,
    .dstate = &_TRACE_GRLIB_GPTIMER_WRITEL_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_memory_write",
    .sstate = TRACE_LM32_TIMER_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_memory_read",
    .sstate = TRACE_LM32_TIMER_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_HIT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_hit",
    .sstate = TRACE_LM32_TIMER_HIT_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_HIT_DSTATE 
};
TraceEvent _TRACE_LM32_TIMER_IRQ_STATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "lm32_timer_irq_state",
    .sstate = TRACE_LM32_TIMER_IRQ_STATE_ENABLED,
    .dstate = &_TRACE_LM32_TIMER_IRQ_STATE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_memory_read",
    .sstate = TRACE_MILKYMIST_SYSCTL_MEMORY_READ_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_memory_write",
    .sstate = TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_icap_write",
    .sstate = TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_start_timer0",
    .sstate = TRACE_MILKYMIST_SYSCTL_START_TIMER0_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_START_TIMER0_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_stop_timer0",
    .sstate = TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_start_timer1",
    .sstate = TRACE_MILKYMIST_SYSCTL_START_TIMER1_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_START_TIMER1_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_stop_timer1",
    .sstate = TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_pulse_irq_timer0",
    .sstate = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_DSTATE 
};
TraceEvent _TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "milkymist_sysctl_pulse_irq_timer1",
    .sstate = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_ENABLED,
    .dstate = &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_enable",
    .sstate = TRACE_ASPEED_TIMER_CTRL_ENABLE_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_ENABLE_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_external_clock",
    .sstate = TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_overflow_interrupt",
    .sstate = TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_ctrl_pulse_enable",
    .sstate = TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_SET_CTRL2_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_set_ctrl2",
    .sstate = TRACE_ASPEED_TIMER_SET_CTRL2_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_SET_CTRL2_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_SET_VALUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_set_value",
    .sstate = TRACE_ASPEED_TIMER_SET_VALUE_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_SET_VALUE_DSTATE 
};
TraceEvent _TRACE_ASPEED_TIMER_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "aspeed_timer_read",
    .sstate = TRACE_ASPEED_TIMER_READ_ENABLED,
    .dstate = &_TRACE_ASPEED_TIMER_READ_DSTATE 
};
TraceEvent _TRACE_SYSTICK_RELOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "systick_reload",
    .sstate = TRACE_SYSTICK_RELOAD_ENABLED,
    .dstate = &_TRACE_SYSTICK_RELOAD_DSTATE 
};
TraceEvent _TRACE_SYSTICK_TIMER_TICK_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "systick_timer_tick",
    .sstate = TRACE_SYSTICK_TIMER_TICK_ENABLED,
    .dstate = &_TRACE_SYSTICK_TIMER_TICK_DSTATE 
};
TraceEvent _TRACE_SYSTICK_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "systick_read",
    .sstate = TRACE_SYSTICK_READ_ENABLED,
    .dstate = &_TRACE_SYSTICK_READ_DSTATE 
};
TraceEvent _TRACE_SYSTICK_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "systick_write",
    .sstate = TRACE_SYSTICK_WRITE_ENABLED,
    .dstate = &_TRACE_SYSTICK_WRITE_DSTATE 
};
TraceEvent *hw_timer_trace_events[] = {
    &_TRACE_SLAVIO_TIMER_GET_OUT_EVENT,
    &_TRACE_SLAVIO_TIMER_IRQ_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_READL_INVALID_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_READL_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_EVENT,
    &_TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_EVENT,
    &_TRACE_GRLIB_GPTIMER_ENABLE_EVENT,
    &_TRACE_GRLIB_GPTIMER_DISABLED_EVENT,
    &_TRACE_GRLIB_GPTIMER_RESTART_EVENT,
    &_TRACE_GRLIB_GPTIMER_SET_SCALER_EVENT,
    &_TRACE_GRLIB_GPTIMER_HIT_EVENT,
    &_TRACE_GRLIB_GPTIMER_READL_EVENT,
    &_TRACE_GRLIB_GPTIMER_WRITEL_EVENT,
    &_TRACE_LM32_TIMER_MEMORY_WRITE_EVENT,
    &_TRACE_LM32_TIMER_MEMORY_READ_EVENT,
    &_TRACE_LM32_TIMER_HIT_EVENT,
    &_TRACE_LM32_TIMER_IRQ_STATE_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_MEMORY_READ_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_START_TIMER0_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_START_TIMER1_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_EVENT,
    &_TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_ENABLE_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_EVENT,
    &_TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_EVENT,
    &_TRACE_ASPEED_TIMER_SET_CTRL2_EVENT,
    &_TRACE_ASPEED_TIMER_SET_VALUE_EVENT,
    &_TRACE_ASPEED_TIMER_READ_EVENT,
    &_TRACE_SYSTICK_RELOAD_EVENT,
    &_TRACE_SYSTICK_TIMER_TICK_EVENT,
    &_TRACE_SYSTICK_READ_EVENT,
    &_TRACE_SYSTICK_WRITE_EVENT,
  NULL,
};

static void trace_hw_timer_register_events(void)
{
    trace_event_register_group(hw_timer_trace_events);
}
trace_init(trace_hw_timer_register_events)
