{"vcs1":{"timestamp_begin":1730896847.217067501, "rt":1.70, "ut":0.25, "st":0.24}}
{"vcselab":{"timestamp_begin":1730896848.995489382, "rt":1.44, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1730896850.512242505, "rt":0.33, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730896846.608963063}
{"VCS_COMP_START_TIME": 1730896846.608963063}
{"VCS_COMP_END_TIME": 1730896852.622187852}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329604}}
{"stitch_vcselab": {"peak_mem": 215156}}
