
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb 23 14:39:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1433.973 ; gain = 0.027 ; free physical = 1390 ; free virtual = 5546
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.566 ; gain = 0.000 ; free physical = 1362 ; free virtual = 5518
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luis/Documents/BSU/ECE230L/Lab7/class/constraints.xdc]
Finished Parsing XDC File [/home/luis/Documents/BSU/ECE230L/Lab7/class/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.125 ; gain = 0.000 ; free physical = 1261 ; free virtual = 5416
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.062 ; gain = 268.090 ; free physical = 1253 ; free virtual = 5408
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.383 ; gain = 141.320 ; free physical = 1173 ; free virtual = 5329

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 28058cafa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.336 ; gain = 403.953 ; free physical = 796 ; free virtual = 4951

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 28058cafa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 28058cafa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Phase 1 Initialization | Checksum: 28058cafa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 28058cafa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 28058cafa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Phase 2 Timer Update And Timing Data Collection | Checksum: 28058cafa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28058cafa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Retarget | Checksum: 28058cafa
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 28058cafa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Constant propagation | Checksum: 28058cafa
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Phase 5 Sweep | Checksum: 28058cafa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2591.141 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Sweep | Checksum: 28058cafa
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 28058cafa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613
BUFG optimization | Checksum: 28058cafa
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28058cafa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613
Shift Register Optimization | Checksum: 28058cafa
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 28058cafa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613
Post Processing Netlist | Checksum: 28058cafa
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 28058cafa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.156 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Phase 9.2 Verifying Netlist Connectivity | Checksum: 28058cafa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613
Phase 9 Finalization | Checksum: 28058cafa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 28058cafa

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2623.156 ; gain = 32.016 ; free physical = 457 ; free virtual = 4613

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 28058cafa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.156 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28058cafa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.156 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.156 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
Ending Netlist Obfuscation Task | Checksum: 28058cafa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.156 ; gain = 0.000 ; free physical = 457 ; free virtual = 4613
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.156 ; gain = 921.094 ; free physical = 457 ; free virtual = 4613
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 367 ; free virtual = 4522
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 367 ; free virtual = 4522
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 367 ; free virtual = 4522
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 364 ; free virtual = 4520
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 364 ; free virtual = 4520
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 364 ; free virtual = 4520
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2683.250 ; gain = 0.000 ; free physical = 364 ; free virtual = 4520
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 326 ; free virtual = 4482
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19cabd642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 326 ; free virtual = 4482
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 326 ; free virtual = 4482

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19cabd642

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed38dd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed38dd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474
Phase 1 Placer Initialization | Checksum: 1ed38dd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ed38dd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ed38dd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ed38dd01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 318 ; free virtual = 4474

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 23f6b8385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1a403d122

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475
Phase 2 Global Placement | Checksum: 1a403d122

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a403d122

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2349159d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ff8186d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ff8186d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475
Phase 3 Detail Placement | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475
Phase 4.3 Placer Reporting | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 319 ; free virtual = 4475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2301acb5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475
Ending Placer Task | Checksum: 1c03adfe4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2723.730 ; gain = 24.012 ; free physical = 319 ; free virtual = 4475
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 309 ; free virtual = 4465
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 305 ; free virtual = 4461
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 293 ; free virtual = 4449
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 293 ; free virtual = 4449
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 293 ; free virtual = 4449
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 293 ; free virtual = 4449
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 292 ; free virtual = 4448
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 292 ; free virtual = 4448
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 291 ; free virtual = 4448
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2723.730 ; gain = 0.000 ; free physical = 291 ; free virtual = 4448
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df80b042 ConstDB: 0 ShapeSum: 4038d34b RouteDB: a0815c57
Post Restoration Checksum: NetGraph: a2e10342 | NumContArr: 3bc80042 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 263faf8be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2785.621 ; gain = 61.891 ; free physical = 217 ; free virtual = 4373

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 263faf8be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2816.621 ; gain = 92.891 ; free physical = 178 ; free virtual = 4334

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 263faf8be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2816.621 ; gain = 92.891 ; free physical = 178 ; free virtual = 4334
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 305865a19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 305865a19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26b29bb4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315
Phase 4 Initial Routing | Checksum: 26b29bb4e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315
Phase 5 Rip-up And Reroute | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315
Phase 7 Post Hold Fix | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0365144 %
  Global Horizontal Routing Utilization  = 0.0271994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23e44bbd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2bfdb31ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2bfdb31ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315
Total Elapsed time in route_design: 22.75 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1d52b4f43

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d52b4f43

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.621 ; gain = 110.891 ; free physical = 159 ; free virtual = 4315
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3020.879 ; gain = 186.258 ; free physical = 156 ; free virtual = 4217
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 156 ; free virtual = 4217
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 156 ; free virtual = 4217
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 156 ; free virtual = 4217
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 157 ; free virtual = 4218
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 157 ; free virtual = 4218
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 156 ; free virtual = 4217
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3020.879 ; gain = 0.000 ; free physical = 156 ; free virtual = 4217
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 14:41:02 2025...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Feb 28 12:05:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1476.570 ; gain = 0.000 ; free physical = 2729 ; free virtual = 6988
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1545.320 ; gain = 0.000 ; free physical = 2636 ; free virtual = 6909
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2114 ; free virtual = 6410
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2114 ; free virtual = 6410
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2114 ; free virtual = 6410
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2114 ; free virtual = 6410
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2114 ; free virtual = 6410
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2114 ; free virtual = 6410
Restored from archive | CPU: 0.090000 secs | Memory: 1.132874 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2148.570 ; gain = 16.844 ; free physical = 2114 ; free virtual = 6410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.570 ; gain = 0.000 ; free physical = 2112 ; free virtual = 6408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2148.570 ; gain = 714.621 ; free physical = 2112 ; free virtual = 6408
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15332896 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2677.098 ; gain = 528.527 ; free physical = 1614 ; free virtual = 5917
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 12:06:01 2025...
