// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1933\sampleModel1933_2_sub\Mysubsystem_27.v
// Created: 2024-07-02 14:34:52
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_27
// Source Path: sampleModel1933_2_sub/Subsystem/Mysubsystem_27
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_27
          (In3,
           In4,
           Out1,
           Out2);


  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk29_const_val_1;  // uint8
  wire [7:0] cfblk29_out1;  // uint8
  wire [7:0] cfblk60_out1;  // uint8


  assign cfblk29_const_val_1 = 8'b00000000;



  assign cfblk29_out1 = In4 + cfblk29_const_val_1;



  assign Out1 = cfblk29_out1;

  assign cfblk60_out1 = cfblk29_out1 + In3;



  assign Out2 = cfblk60_out1;

endmodule  // Mysubsystem_27

