// Seed: 355341643
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri id_3;
  assign id_3 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1;
  wand id_2;
  wire id_3;
  tri0 id_4;
  tri1 id_5 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_6;
  assign id_2 = id_5 / id_4 - 1;
  always @(posedge id_2) begin : LABEL_0
    wait (1);
  end
endmodule
module module_2 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    input  uwire id_5
    , id_9,
    input  tri0  id_6,
    input  logic id_7
);
  assign id_9 = id_7;
  always @(negedge 1) begin : LABEL_0
    id_9 <= 1 == 1;
  end
endmodule
module module_3 (
    output tri   id_0
    , id_5,
    input  tri0  id_1,
    output logic id_2,
    output wand  id_3
);
  assign id_2 = id_5;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.type_1 = 0;
  initial begin : LABEL_0
    #1 id_3 = 1;
    id_3 = 1;
    id_5 <= id_5 == id_5 < id_5;
    id_2 <= id_5;
    id_2 <= id_5;
  end
endmodule
